[02/08 15:15:49      0s] 
[02/08 15:15:49      0s] Cadence Innovus(TM) Implementation System.
[02/08 15:15:49      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/08 15:15:49      0s] 
[02/08 15:15:49      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[02/08 15:15:49      0s] Options:	-stylus -files layout_flow.tcl 
[02/08 15:15:49      0s] Date:		Wed Feb  8 15:15:49 2023
[02/08 15:15:49      0s] Host:		cn98.it.auth.gr (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (1core*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
[02/08 15:15:49      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/08 15:15:49      0s] 
[02/08 15:15:49      0s] License:
[02/08 15:15:49      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[02/08 15:15:49      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/08 15:15:56      6s] 
[02/08 15:15:56      6s] 
[02/08 15:16:04     12s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/08 15:16:04     12s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[02/08 15:16:04     12s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/08 15:16:04     12s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[02/08 15:16:04     12s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[02/08 15:16:04     12s] @(#)CDS: CPE v19.11-s006
[02/08 15:16:04     12s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[02/08 15:16:04     12s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[02/08 15:16:04     12s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[02/08 15:16:04     12s] @(#)CDS: RCDB 11.14.18
[02/08 15:16:04     12s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[02/08 15:16:04     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60.

[02/08 15:16:04     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60.
[02/08 15:16:04     12s] 
[02/08 15:16:04     12s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[02/08 15:16:05     13s] [INFO] Loading PVS 19.10 fill procedures
[02/08 15:16:06     13s] 
[02/08 15:16:06     13s] **INFO:  MMMC transition support version v31-84 
[02/08 15:16:06     13s] 
[02/08 15:16:08     15s] #@ Processing -files option
[02/08 15:16:08     15s] @innovus 1> source layout_flow.tcl
[02/08 15:16:08     15s] #@ Begin verbose source layout_flow.tcl (pre)
[02/08 15:16:08     15s] @file 1: # Get global settings
[02/08 15:16:08     15s] #@ Begin verbose source ./global_vars.tcl (pre)
[02/08 15:16:08     15s] @file 1: # Set current directory root as variable
[02/08 15:16:08     15s] @file 2: set ROOT [file normalize [file dirname [info script]]]
[02/08 15:16:08     15s] @file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
[02/08 15:16:08     15s] @file 4:
[02/08 15:16:08     15s] @file 5: set DATA $ROOT/data
[02/08 15:16:08     15s] @file 6: set SCRIPTS $ROOT/scripts
[02/08 15:16:08     15s] @file 7: set OUTPUT $ROOT/out
[02/08 15:16:08     15s] @file 8: set INTERMEDIATE $ROOT/interm
[02/08 15:16:08     15s] @file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
[02/08 15:16:08     15s] #@ End verbose source ./global_vars.tcl
[02/08 15:16:08     15s] @file 3:
[02/08 15:16:08     15s] @file 4: # Set script+report directories
[02/08 15:16:08     15s] @file 5: set LAYOUT_SCRIPTS $SCRIPTS/layout
[02/08 15:16:08     15s] @file 6: set LAYOUT_REPORTS $OUTPUT/layout-reports
[02/08 15:16:08     15s] @file 7:
[02/08 15:16:08     15s] @file 8: # Intermediate files output
[02/08 15:16:08     15s] @file 9: set LAYOUT_INTERM  $INTERMEDIATE/layout
[02/08 15:16:08     15s] @file 10:
[02/08 15:16:08     15s] @file 11: # Prepare Innovus with Genus exported design
[02/08 15:16:08     15s] @file 12:
[02/08 15:16:08     15s] @file 13: read_mmmc $INTERM_GENUS_INV/picorv32.mmmc.tcl
[02/08 15:16:08     15s] #@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl (pre)
[02/08 15:16:08     15s] @file 1: #################################################################################
[02/08 15:16:08     15s] @file 2: #
[02/08 15:16:08     15s] @file 3: # Created by Genus(TM) Synthesis Solution 19.11-s087_1 on Wed Feb 08 14:37:35 EET 2023
[02/08 15:16:08     15s] @file 4: #
[02/08 15:16:08     15s] @file 5: #################################################################################
[02/08 15:16:08     15s] @file 6:
[02/08 15:16:08     15s] @file 7: ## library_sets
[02/08 15:16:08     15s] @file 8: create_library_set -name default_emulate_libset_max \
[02/08 15:16:08     15s]     -timing { /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//timing/fast_vdd1v0_basicCells.lib }
[02/08 15:16:08     15s] @file 10:
[02/08 15:16:08     15s] @file 11: ## opcond
[02/08 15:16:08     15s] @file 12: create_opcond -name default_emulate_opcond -process 1.0 -voltage 1.1 -temperature 0.0
[02/08 15:16:08     15s] @file 13:
[02/08 15:16:08     15s] @file 14: ## timing_condition
[02/08 15:16:08     15s] @file 15: create_timing_condition -name default_emulate_timing_cond_max \
[02/08 15:16:08     15s]     -opcond default_emulate_opcond \
[02/08 15:16:08     15s]     -library_sets { default_emulate_libset_max }
[02/08 15:16:08     15s] @file 18:
[02/08 15:16:08     15s] @file 19: ## rc_corner
[02/08 15:16:08     15s] @file 20: create_rc_corner -name default_emulate_rc_corner \
[02/08 15:16:08     15s]     -temperature 0.0 \
[02/08 15:16:08     15s]     -qrc_tech /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch \
[02/08 15:16:08     15s]     -pre_route_res 1.0 \
[02/08 15:16:08     15s]     -pre_route_cap 1.0 \
[02/08 15:16:08     15s]     -pre_route_clock_res 0.0 \
[02/08 15:16:08     15s]     -pre_route_clock_cap 0.0 \
[02/08 15:16:08     15s]     -post_route_res {1.0 1.0 1.0} \
[02/08 15:16:08     15s]     -post_route_cap {1.0 1.0 1.0} \
[02/08 15:16:08     15s]     -post_route_cross_cap {1.0 1.0 1.0} \
[02/08 15:16:08     15s]     -post_route_clock_res {1.0 1.0 1.0} \
[02/08 15:16:08     15s]     -post_route_clock_cap {1.0 1.0 1.0}
[02/08 15:16:08     15s] @file 32:
[02/08 15:16:08     15s] @file 33: ## delay_corner
[02/08 15:16:08     15s] @file 34: create_delay_corner -name default_emulate_delay_corner \
[02/08 15:16:08     15s]     -early_timing_condition { default_emulate_timing_cond_max } \
[02/08 15:16:08     15s]     -late_timing_condition { default_emulate_timing_cond_max } \
[02/08 15:16:08     15s]     -early_rc_corner default_emulate_rc_corner \
[02/08 15:16:08     15s]     -late_rc_corner default_emulate_rc_corner
[02/08 15:16:08     15s] @file 39:
[02/08 15:16:08     15s] @file 40: ## constraint_mode
[02/08 15:16:08     15s] @file 41: create_constraint_mode -name default_emulate_constraint_mode \
[02/08 15:16:08     15s]     -sdc_files { /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc }
[02/08 15:16:08     15s] @file 43:
[02/08 15:16:08     15s] @file 44: ## analysis_view
[02/08 15:16:08     15s] @file 45: create_analysis_view -name default_emulate_view \
[02/08 15:16:08     15s]     -constraint_mode default_emulate_constraint_mode \
[02/08 15:16:08     15s]     -delay_corner default_emulate_delay_corner
[02/08 15:16:08     15s] @file 48:
[02/08 15:16:08     15s] @file 49: ## set_analysis_view
[02/08 15:16:08     15s] @file 50: set_analysis_view -setup { default_emulate_view } \
[02/08 15:16:08     15s]                   -hold { default_emulate_view }
[02/08 15:16:08     15s] #@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.mmmc.tcl
[02/08 15:16:08     15s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v0_basicCells.lib)
[02/08 15:16:08     16s] Read 489 cells in library 'fast_vdd1v0' 
[02/08 15:16:08     16s] @file 14: read_physical -lef [ list "$LIB_ROOT/lef/gsclib045_tech.lef" "$LIB_ROOT/lef/gsclib045_macro.lef" ]
[02/08 15:16:08     16s] 
[02/08 15:16:08     16s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef ...
[02/08 15:16:08     16s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[02/08 15:16:08     16s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[02/08 15:16:08     16s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[02/08 15:16:08     16s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[02/08 15:16:08     16s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[02/08 15:16:08     16s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[02/08 15:16:08     16s] 
[02/08 15:16:08     16s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef ...
[02/08 15:16:08     16s] Set DBUPerIGU to M2 pitch 400.
[02/08 15:16:08     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/08 15:16:08     16s] Type 'man IMPLF-200' for more detail.
[02/08 15:16:08     16s] 
[02/08 15:16:08     16s] viaInitial starts at Wed Feb  8 15:16:08 2023
[02/08 15:16:08     16s] viaInitial ends at Wed Feb  8 15:16:08 2023
[02/08 15:16:08     16s] 
[02/08 15:16:08     16s] ##  Check design process and node:  
[02/08 15:16:08     16s] ##  Both design process and tech node are not set.
[02/08 15:16:08     16s] 
[02/08 15:16:08     16s] @file 15: read_netlist $INTERM_GENUS_INV/picorv32.v
[02/08 15:16:08     16s] #% Begin Load netlist data ... (date=02/08 15:16:08, mem=495.7M)
[02/08 15:16:08     16s] *** Begin netlist parsing (mem=754.3M) ***
[02/08 15:16:08     16s] Created 489 new cells from 1 timing libraries.
[02/08 15:16:08     16s] Reading netlist ...
[02/08 15:16:08     16s] Backslashed names will retain backslash and a trailing blank character.
[02/08 15:16:09     16s] Reading verilog netlist '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.v'
[02/08 15:16:09     16s] 
[02/08 15:16:09     16s] *** Memory Usage v#1 (Current mem = 758.305M, initial mem = 264.809M) ***
[02/08 15:16:09     16s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=758.3M) ***
[02/08 15:16:09     16s] #% End Load netlist data ... (date=02/08 15:16:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=506.9M, current mem=506.9M)
[02/08 15:16:09     16s] Top level cell is picorv32.
[02/08 15:16:09     17s] Hooked 489 DB cells to tlib cells.
[02/08 15:16:09     17s] Starting recursive module instantiation check.
[02/08 15:16:09     17s] No recursion found.
[02/08 15:16:09     17s] Building hierarchical netlist for Cell picorv32 ...
[02/08 15:16:09     17s] *** Netlist is unique.
[02/08 15:16:09     17s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[02/08 15:16:09     17s] ** info: there are 584 modules.
[02/08 15:16:09     17s] ** info: there are 8704 stdCell insts.
[02/08 15:16:09     17s] 
[02/08 15:16:09     17s] *** Memory Usage v#1 (Current mem = 807.230M, initial mem = 264.809M) ***
[02/08 15:16:09     17s] @file 16:
[02/08 15:16:09     17s] @file 17: set_db init_power_nets VDD
[02/08 15:16:09     17s] @file 18: set_db init_ground_nets VSS
[02/08 15:16:09     17s] @file 19:
[02/08 15:16:09     17s] @file 20: init_design
[02/08 15:16:09     17s] Set Default Net Delay as 1000 ps.
[02/08 15:16:09     17s] Set Default Net Load as 0.5 pF. 
[02/08 15:16:09     17s] Set Default Input Pin Transition as 0.1 ps.
[02/08 15:16:09     17s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/08 15:16:09     17s] Type 'man IMPFP-3961' for more detail.
[02/08 15:16:09     17s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/08 15:16:09     17s] Type 'man IMPFP-3961' for more detail.
[02/08 15:16:10     17s] Extraction setup Started 
[02/08 15:16:10     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/08 15:16:10     17s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/08 15:16:10     18s] Generating auto layer map file.
[02/08 15:16:11     18s] Restore PreRoute Pattern Extraction data failed.
[02/08 15:16:11     18s] Importing multi-corner technology file(s) for preRoute extraction...
[02/08 15:16:11     18s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch
[02/08 15:16:12     19s] Generating auto layer map file.
[02/08 15:16:15     22s] LayerId::1 widthSet size::1
[02/08 15:16:15     22s] LayerId::2 widthSet size::1
[02/08 15:16:15     22s] LayerId::3 widthSet size::1
[02/08 15:16:15     22s] LayerId::4 widthSet size::1
[02/08 15:16:15     22s] LayerId::5 widthSet size::1
[02/08 15:16:15     22s] LayerId::6 widthSet size::1
[02/08 15:16:15     22s] LayerId::7 widthSet size::1
[02/08 15:16:15     22s] LayerId::8 widthSet size::1
[02/08 15:16:15     22s] LayerId::9 widthSet size::1
[02/08 15:16:15     22s] LayerId::10 widthSet size::1
[02/08 15:16:15     22s] LayerId::11 widthSet size::1
[02/08 15:16:15     22s] Completed (cpu: 0:00:04.9 real: 0:00:05.0)
[02/08 15:16:15     22s] Set Shrink Factor to 1.00000
[02/08 15:16:15     22s] Summary of Active RC-Corners : 
[02/08 15:16:15     22s]  
[02/08 15:16:15     22s]  Analysis View: default_emulate_view
[02/08 15:16:15     22s]     RC-Corner Name        : default_emulate_rc_corner
[02/08 15:16:15     22s]     RC-Corner Index       : 0
[02/08 15:16:15     22s]     RC-Corner Temperature : 0 Celsius
[02/08 15:16:15     22s]     RC-Corner Cap Table   : ''
[02/08 15:16:15     22s]     RC-Corner PreRoute Res Factor         : 1
[02/08 15:16:15     22s]     RC-Corner PreRoute Cap Factor         : 1
[02/08 15:16:15     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/08 15:16:15     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/08 15:16:15     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/08 15:16:15     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/08 15:16:15     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/08 15:16:15     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/08 15:16:15     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/08 15:16:15     22s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//qrc/qx/gpdk045.tch'
[02/08 15:16:15     22s] Updating RC grid for preRoute extraction ...
[02/08 15:16:15     22s] Initializing multi-corner resistance tables ...
[02/08 15:16:15     22s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/08 15:16:15     22s] *Info: initialize multi-corner CTS.
[02/08 15:16:15     22s] Reading timing constraints file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc' ...
[02/08 15:16:15     22s] Current (total cpu=0:00:22.5, real=0:00:26.0, peak res=740.7M, current mem=740.7M)
[02/08 15:16:15     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc, Line 9).
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc, Line 10).
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] picorv32
[02/08 15:16:15     22s] INFO (CTE): Reading of timing constraints file /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/genus_to_innovus/picorv32.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[02/08 15:16:15     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=759.0M, current mem=759.0M)
[02/08 15:16:15     22s] Current (total cpu=0:00:22.7, real=0:00:26.0, peak res=759.0M, current mem=759.0M)
[02/08 15:16:15     22s] Creating Cell Server ...(0, 1, 1, 1)
[02/08 15:16:15     22s] Summary for sequential cells identification: 
[02/08 15:16:15     22s]   Identified SBFF number: 104
[02/08 15:16:15     22s]   Identified MBFF number: 0
[02/08 15:16:15     22s]   Identified SB Latch number: 0
[02/08 15:16:15     22s]   Identified MB Latch number: 0
[02/08 15:16:15     22s]   Not identified SBFF number: 16
[02/08 15:16:15     22s]   Not identified MBFF number: 0
[02/08 15:16:15     22s]   Not identified SB Latch number: 0
[02/08 15:16:15     22s]   Not identified MB Latch number: 0
[02/08 15:16:15     22s]   Number of sequential cells which are not FFs: 32
[02/08 15:16:15     22s] Total number of combinational cells: 327
[02/08 15:16:15     22s] Total number of sequential cells: 152
[02/08 15:16:15     22s] Total number of tristate cells: 10
[02/08 15:16:15     22s] Total number of level shifter cells: 0
[02/08 15:16:15     22s] Total number of power gating cells: 0
[02/08 15:16:15     22s] T[02/08 15:16:15     22s] Creating Cell Server, finished. 
[02/08 15:16:15     22s] 
otal number of isolation cells: 0
[02/08 15:16:15     22s] Total number of power switch cells: 0
[02/08 15:16:15     22s] Total number of pulse generator cells: 0
[02/08 15:16:15     22s] Total number of always on buffers: 0
[02/08 15:16:15     22s] Total number of retention cells: 0
[02/08 15:16:15     22s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[02/08 15:16:15     22s] Total number of usable buffers: 16
[02/08 15:16:15     22s] List of unusable buffers:
[02/08 15:16:15     22s] Total number of unusable buffers: 0
[02/08 15:16:15     22s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[02/08 15:16:15     22s] Total number of usable inverters: 19
[02/08 15:16:15     22s] List of unusable inverters:
[02/08 15:16:15     22s] Total number of unusable inverters: 0
[02/08 15:16:15     22s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[02/08 15:16:15     22s] Total number of identified usable delay cells: 8
[02/08 15:16:15     22s] List of identified unusable delay cells:
[02/08 15:16:15     22s] Total number of identified unusable delay cells: 0
[02/08 15:16:15     22s] Deleting Cell Server ...
[02/08 15:16:15     22s] @file 21:
[02/08 15:16:15     22s] @file 22: # Set up floorplan
[02/08 15:16:15     22s] @file 23: # (aspect ratio 1, core util 75%, 15 micron
[02/08 15:16:15     22s] @file 24: # margin all sides for I/O)
[02/08 15:16:15     22s] @file 25: #
[02/08 15:16:15     22s] @file 26: create_floorplan -site CoreSite -core_density_size 1 0.85 15 15 15 15
[02/08 15:16:15     22s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :15.01
[02/08 15:16:15     22s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :15.01
[02/08 15:16:15     22s] Adjusting core size to PlacementGrid : width :189 height : 186.39
[02/08 15:16:15     22s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/08 15:16:15     22s] Type 'man IMPFP-3961' for more detail.
[02/08 15:16:15     22s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/08 15:16:15     22s] Type 'man IMPFP-3961' for more detail.
[02/08 15:16:15     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/08 15:16:15     22s] @file 27:
[02/08 15:16:15     22s] @file 28: # Create PDN
[02/08 15:16:15     22s] #@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_pdn.tcl (pre)
[02/08 15:16:15     22s] @file 1: # Set up PDN
[02/08 15:16:15     22s] @file 2:
[02/08 15:16:15     22s] @file 3: # Create power rings (VDD, VSS)
[02/08 15:16:15     22s] @file 4: # (width = spacing = 3 microns, centered in channel
[02/08 15:16:15     22s] @file 5: # between core and I/O)
[02/08 15:16:15     22s] @file 6: add_rings -nets {VDD VSS} -type core_rings -follow core \
[02/08 15:16:15     22s]  -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} \
[02/08 15:16:15     22s]  -width {top 3 bottom 3 left 3 right 3} \
[02/08 15:16:15     22s]  -spacing {top 3 bottom 3 left 3 right 3} \
[02/08 15:16:15     22s]  -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} \
[02/08 15:16:15     22s]  -center 1 -threshold 0
[02/08 15:16:15     22s] #% Begin add_rings (date=02/08 15:16:15, mem=781.0M)
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.1M)
[02/08 15:16:15     22s] Ring generation is complete.
[02/08 15:16:15     22s] vias are now being generated.
[02/08 15:16:15     22s] add_rings created 8 wires.
[02/08 15:16:15     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] |  Layer |     Created    |     Deleted    |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] | Metal10|        4       |       NA       |
[02/08 15:16:15     22s] |  Via10 |        8       |        0       |
[02/08 15:16:15     22s] | Metal11|        4       |       NA       |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] #% End add_rings (date=02/08 15:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=782.7M, current mem=782.7M)
[02/08 15:16:15     22s] @file 12:
[02/08 15:16:15     22s] @file 13: # Create power stripes (VDD, VSS)
[02/08 15:16:15     22s] @file 14: # (3 pairs, same width and spacing as with rings)
[02/08 15:16:15     22s] @file 15: add_stripes -nets {VDD VSS} -layer Metal10 \
[02/08 15:16:15     22s]  -direction vertical \
[02/08 15:16:15     22s]  -width 3 -spacing 3 -number_of_sets 3
[02/08 15:16:15     22s] #% Begin add_stripes (date=02/08 15:16:15, mem=782.7M)
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] Initialize fgc environment(mem: 1074.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.1M)
[02/08 15:16:15     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.1M)
[02/08 15:16:15     22s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.1M)
[02/08 15:16:15     22s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1074.1M)
[02/08 15:16:15     22s] Starting stripe generation ...
[02/08 15:16:15     22s] Non-Default Mode Option Settings :
[02/08 15:16:15     22s]   NONE
[02/08 15:16:15     22s] Stripe generation is complete.
[02/08 15:16:15     22s] vias are now being generated.
[02/08 15:16:15     22s] add_stripes created 6 wires.
[02/08 15:16:15     22s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] |  Layer |     Created    |     Deleted    |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] | Metal10|        6       |       NA       |
[02/08 15:16:15     22s] |  Via10 |       12       |        0       |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] #% End add_stripes (date=02/08 15:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.4M, current mem=783.4M)
[02/08 15:16:15     22s] @file 18:
[02/08 15:16:15     22s] @file 19: # Connect global nets VDD and VSS
[02/08 15:16:15     22s] @file 20: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
[02/08 15:16:15     22s] @file 21: connect_global_net VDD -type tie_hi -inst_base_name *
[02/08 15:16:15     22s] @file 22: connect_global_net VSS -type pg_pin -pin_base_name VSS -all
[02/08 15:16:15     22s] @file 23: connect_global_net VSS -type tie_lo -inst_base_name *
[02/08 15:16:15     22s] @file 24:
[02/08 15:16:15     22s] @file 25: # Create power+ground pins and connect with rings
[02/08 15:16:15     22s] @file 26: create_pg_pin -name VDD -net VDD -geom Metal11 0 13 12 19
[02/08 15:16:15     22s] @file 27: create_pg_pin -name VSS -net VSS -geom Metal11 0 201 6 207
[02/08 15:16:15     22s] @file 28: update_power_vias -add_vias 1 -top_layer Metal11 -bottom_layer Metal10 -area {9 13 12 19}
[02/08 15:16:15     22s] #% Begin update_power_vias (date=02/08 15:16:15, mem=783.5M)
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] ViaGen created 1 via, deleted 0 via to avoid violation.
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] |  Layer |     Created    |     Deleted    |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] |  Via10 |        1       |        0       |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] #% End update_power_vias (date=02/08 15:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
[02/08 15:16:15     22s] @file 29: update_power_vias -add_vias 1 -top_layer Metal11 -bottom_layer Metal10 -area {3 201 6 207}
[02/08 15:16:15     22s] #% Begin update_power_vias (date=02/08 15:16:15, mem=783.7M)
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] ViaGen created 1 via, deleted 0 via to avoid violation.
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] |  Layer |     Created    |     Deleted    |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] |  Via10 |        1       |        0       |
[02/08 15:16:15     22s] +--------+----------------+----------------+
[02/08 15:16:15     22s] #% End update_power_vias (date=02/08 15:16:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=783.7M, current mem=783.7M)
[02/08 15:16:15     22s] @file 30:
[02/08 15:16:15     22s] @file 31: # Create follow pins (logic-to-power connections)
[02/08 15:16:15     22s] @file 32: set_db route_special_via_connect_to_shape { stripe }
[02/08 15:16:15     22s] @file 33: route_special -connect core_pin \
[02/08 15:16:15     22s]  -layer_change_range { Metal1(1) Metal11(11) } \
[02/08 15:16:15     22s]  -block_pin_target nearest_target \
[02/08 15:16:15     22s]  -core_pin_target first_after_row_end \
[02/08 15:16:15     22s]  -allow_jogging 1 \
[02/08 15:16:15     22s]  -crossover_via_layer_range { Metal1(1) Metal11(11) } \
[02/08 15:16:15     22s]  -nets { VSS VDD } -allow_layer_change 1 \
[02/08 15:16:15     22s]  -target_via_layer_range { Metal1(1) Metal11(11) }
[02/08 15:16:15     22s] #% Begin route_special (date=02/08 15:16:15, mem=783.7M)
[02/08 15:16:15     22s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[02/08 15:16:15     22s] *** Begin SPECIAL ROUTE on Wed Feb  8 15:16:15 2023 ***
[02/08 15:16:15     22s] SPECIAL ROUTE ran on directory: /mnt/scratch_b/users/g/grigpavl/project-asic-2022
[02/08 15:16:15     22s] SPECIAL ROUTE ran on machine: cn98.it.auth.gr (Linux 3.10.0-1160.81.1.el7.x86_64 Xeon 2.10Ghz)
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] Begin option processing ...
[02/08 15:16:15     22s] srouteConnectPowerBump set to false
[02/08 15:16:15     22s] routeSelectNet set to "VSS VDD"
[02/08 15:16:15     22s] routeSpecial set to true
[02/08 15:16:15     22s] srouteBottomLayerLimit set to 1
[02/08 15:16:15     22s] srouteBottomTargetLayerLimit set to 1
[02/08 15:16:15     22s] srouteConnectBlockPin set to false
[02/08 15:16:15     22s] srouteConnectConverterPin set to false
[02/08 15:16:15     22s] srouteConnectPadPin set to false
[02/08 15:16:15     22s] srouteConnectStripe set to false
[02/08 15:16:15     22s] srouteCrossoverViaBottomLayer set to 1
[02/08 15:16:15     22s] srouteCrossoverViaTopLayer set to 11
[02/08 15:16:15     22s] srouteFollowCorePinEnd set to 3
[02/08 15:16:15     22s] srouteFollowPadPin set to false
[02/08 15:16:15     22s] srouteJogControl set to "preferWithChanges differentLayer"
[02/08 15:16:15     22s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[02/08 15:16:15     22s] sroutePadPinAllPorts set to true
[02/08 15:16:15     22s] sroutePreserveExistingRoutes set to true
[02/08 15:16:15     22s] srouteRoutePowerBarPortOnBothDir set to true
[02/08 15:16:15     22s] srouteStopBlockPin set to "nearestTarget"
[02/08 15:16:15     22s] srouteTopLayerLimit set to 11
[02/08 15:16:15     22s] srouteTopTargetLayerLimit set to 11
[02/08 15:16:15     22s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2018.00 megs.
[02/08 15:16:15     22s] 
[02/08 15:16:15     22s] Reading DB technology information...
[02/08 15:16:16     23s] Finished reading DB technology information.
[02/08 15:16:16     23s] Reading floorplan and netlist information...
[02/08 15:16:16     23s] Finished reading floorplan and netlist information.
[02/08 15:16:16     23s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[02/08 15:16:16     23s] Read in 24 layers, 11 routing layers, 1 overlap layer
[02/08 15:16:16     23s] Read in 2 nondefault rules, 0 used
[02/08 15:16:16     23s] Read in 583 macros, 86 used
[02/08 15:16:16     23s] Read in 86 components
[02/08 15:16:16     23s]   86 core components: 86 unplaced, 0 placed, 0 fixed
[02/08 15:16:16     23s] Read in 2 physical pins
[02/08 15:16:16     23s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[02/08 15:16:16     23s] Read in 409 logical pins
[02/08 15:16:16     23s] Read in 409 nets
[02/08 15:16:16     23s] Read in 2 special nets, 2 routed
[02/08 15:16:16     23s] Read in 174 terminals
[02/08 15:16:16     23s] 2 nets selected.
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s] Begin power routing ...
[02/08 15:16:16     23s] CPU time for FollowPin 0 seconds
[02/08 15:16:16     23s] CPU time for FollowPin 0 seconds
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 199.57) (18.00, 199.81).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 196.15) (18.00, 196.39).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 192.73) (18.00, 192.97).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 189.31) (18.00, 189.55).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 185.89) (18.00, 186.13).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 182.47) (18.00, 182.71).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 179.05) (18.00, 179.29).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 175.63) (18.00, 175.87).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 172.21) (18.00, 172.45).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 168.79) (18.00, 169.03).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 165.37) (18.00, 165.61).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 161.95) (18.00, 162.19).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 158.53) (18.00, 158.77).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 155.11) (18.00, 155.35).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 151.69) (18.00, 151.93).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 148.27) (18.00, 148.51).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 144.85) (18.00, 145.09).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 141.43) (18.00, 141.67).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 138.01) (18.00, 138.25).
[02/08 15:16:16     23s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer Via9 at (14.86, 134.59) (18.00, 134.83).
[02/08 15:16:16     23s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[02/08 15:16:16     23s] To increase the message display limit, refer to the product command reference manual.
[02/08 15:16:16     23s]   Number of Core ports routed: 220
[02/08 15:16:16     23s]   Number of Followpin connections: 110
[02/08 15:16:16     23s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2020.00 megs.
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s]  Begin updating DB with routing results ...
[02/08 15:16:16     23s]  Updating DB with 2 io pins ...
[02/08 15:16:16     23s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[02/08 15:16:16     23s] Pin and blockage extraction finished
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s] route_special created 330 wires.
[02/08 15:16:16     23s] ViaGen created 4950 vias, deleted 0 via to avoid violation.
[02/08 15:16:16     23s] +--------+----------------+----------------+
[02/08 15:16:16     23s] |  Layer |     Created    |     Deleted    |
[02/08 15:16:16     23s] +--------+----------------+----------------+
[02/08 15:16:16     23s] | Metal1 |       330      |       NA       |
[02/08 15:16:16     23s] |  Via1  |       550      |        0       |
[02/08 15:16:16     23s] |  Via2  |       550      |        0       |
[02/08 15:16:16     23s] |  Via3  |       550      |        0       |
[02/08 15:16:16     23s] |  Via4  |       550      |        0       |
[02/08 15:16:16     23s] |  Via5  |       550      |        0       |
[02/08 15:16:16     23s] |  Via6  |       550      |        0       |
[02/08 15:16:16     23s] |  Via7  |       550      |        0       |
[02/08 15:16:16     23s] |  Via8  |       550      |        0       |
[02/08 15:16:16     23s] |  Via9  |       550      |        0       |
[02/08 15:16:16     23s] +--------+----------------+----------------+
[02/08 15:16:16     23s] #% End route_special (date=02/08 15:16:16, total cpu=0:00:00.7, real=0:00:01.0, peak res=808.0M, current mem=794.6M)
[02/08 15:16:16     23s] #@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_pdn.tcl
[02/08 15:16:16     23s] @file 30:
[02/08 15:16:16     23s] @file 31: # Perform cell placement
[02/08 15:16:16     23s] #@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/configure_placement.tcl (pre)
[02/08 15:16:16     23s] @file 1: # Placement Settings
[02/08 15:16:16     23s] @file 2: # Floorplan mode (fast placement, may be illegal)
[02/08 15:16:16     23s] @file 3: # Also implies set_db place_global_cong_effort low
[02/08 15:16:16     23s] @file 4: set_db place_design_floorplan_mode false
[02/08 15:16:16     23s] @file 5:
[02/08 15:16:16     23s] @file 6: # Whether to perform legal
[02/08 15:16:16     23s] @file 7: set_db place_design_refine_place true
[02/08 15:16:16     23s] @file 8:
[02/08 15:16:16     23s] @file 9: # Control congestion effort (low/med/high/auto)
[02/08 15:16:16     23s] @file 10: set_db place_global_cong_effort auto
[02/08 15:16:16     23s] @file 11:
[02/08 15:16:16     23s] @file 12: # whether to place i/o pins based on placement inst
[02/08 15:16:16     23s] @file 13: set_db place_global_place_io_pins true
[02/08 15:16:16     23s] @file 14:
[02/08 15:16:16     23s] @file 15: # Control timing-driven place effort
[02/08 15:16:16     23s] @file 16: # (by default place_design runs timing-based placement)
[02/08 15:16:16     23s] @file 17: #set_db place_global_timing_effort high
[02/08 15:16:16     23s] @file 18:
[02/08 15:16:16     23s] @file 19: # Clock-gate-aware placement
[02/08 15:16:16     23s] @file 20: #set_db place_global_clock_gate_aware true
[02/08 15:16:16     23s] @file 21:
[02/08 15:16:16     23s] @file 22: # Power-driven placement (activity+clock)
[02/08 15:16:16     23s] @file 23: #set_db place_global_activity_power_driven true
[02/08 15:16:16     23s] @file 24: #set_db place_global_activity_power_driven_effort high
[02/08 15:16:16     23s] @file 25: #set_db place_global_clock_power_driven_effort high
[02/08 15:16:16     23s] @file 26: #set_db place_global_clock_power_driven true
[02/08 15:16:16     23s] @file 27:
[02/08 15:16:16     23s] @file 28: # Optimization Settings
[02/08 15:16:16     23s] @file 29: # Effort (timing+power)
[02/08 15:16:16     23s] @file 30: set_db opt_effort high 
[02/08 15:16:16     23s] @file 31: set_db opt_power_effort none 
[02/08 15:16:16     23s] @file 32:
[02/08 15:16:16     23s] @file 33: # Simplify netlist
[02/08 15:16:16     23s] @file 34: set_db opt_remove_redundant_insts true
[02/08 15:16:16     23s] @file 35:
[02/08 15:16:16     23s] @file 36: # Reclaim area (default/false/true)
[02/08 15:16:16     23s] @file 37: # (this is for preroute, postroute: opt_post_route_area_reclaim)
[02/08 15:16:16     23s] @file 38: # (In case of custom target slack: opt_setup_target_slack)
[02/08 15:16:16     23s] @file 39: set_db opt_area_recovery default
[02/08 15:16:16     23s] @file 40:
[02/08 15:16:16     23s] @file 41: # Leakage to dynamic ratio
[02/08 15:16:16     23s] @file 42: set_db opt_leakage_to_dynamic_ratio 1.0
[02/08 15:16:16     23s] #@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/configure_placement.tcl
[02/08 15:16:16     23s] @file 33:
[02/08 15:16:16     23s] @file 34: # Place design 
[02/08 15:16:16     23s] @file 35: place_design
[02/08 15:16:16     23s] -place_design_floorplan_mode false         # bool, default=false, user setting
[02/08 15:16:16     23s] [check_scan_connected]: number of scan connected with missing definition = 456, number of scan = 1239, number of sequential = 1960, percentage of missing scan cell = 23.27% (456 / 1960)
[02/08 15:16:16     23s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 23.27% flops. Placement and timing QoR can be severely impacted in this case!
[02/08 15:16:16     23s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s] pdi colorize_geometry "" ""
[02/08 15:16:16     23s] 
[02/08 15:16:16     23s] ### Time Record (colorize_geometry) is installed.
[02/08 15:16:16     23s] #Start colorize_geometry on Wed Feb  8 15:16:16 2023
[02/08 15:16:16     23s] #
[02/08 15:16:16     23s] ### Time Record (Pre Callback) is installed.
[02/08 15:16:16     23s] ### Time Record (Pre Callback) is uninstalled.
[02/08 15:16:16     23s] ### Time Record (DB Import) is installed.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:16     23s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:16:17     24s] ### Time Record (DB Import) is uninstalled.
[02/08 15:16:17     24s] ### Time Record (Post Callback) is installed.
[02/08 15:16:17     24s] ### Time Record (Post Callback) is uninstalled.
[02/08 15:16:17     24s] #Cpu time = 00:00:01
[02/08 15:16:17     24s] #Elapsed time = 00:00:01
[02/08 15:16:17     24s] #Increased memory = 35.09 (MB)
[02/08 15:16:17     24s] #Total memory = 831.41 (MB)
[02/08 15:16:17     24s] #Peak memory = 831.90 (MB)
[02/08 15:16:17     24s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed Feb  8 15:16:17 2023
[02/08 15:16:17     24s] #
[02/08 15:16:17     24s] ### Time Record (colorize_geometry) is uninstalled.
[02/08 15:16:17     24s] ### 
[02/08 15:16:17     24s] ###   Scalability Statistics
[02/08 15:16:17     24s] ### 
[02/08 15:16:17     24s] ### ------------------------+----------------+----------------+----------------+
[02/08 15:16:17     24s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/08 15:16:17     24s] ### ------------------------+----------------+----------------+----------------+
[02/08 15:16:17     24s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/08 15:16:17     24s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/08 15:16:17     24s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[02/08 15:16:17     24s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[02/08 15:16:17     24s] ### ------------------------+----------------+----------------+----------------+
[02/08 15:16:17     24s] ### 
[02/08 15:16:17     24s] *** Starting place_design default flow ***
[02/08 15:16:17     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.6 mem=1098.4M
[02/08 15:16:17     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.6 mem=1098.4M
[02/08 15:16:17     24s] *** Start delete_buffer_trees ***
[02/08 15:16:17     24s] Info: Detect buffers to remove automatically.
[02/08 15:16:17     24s] Analyzing netlist ...
[02/08 15:16:17     24s] Updating netlist
[02/08 15:16:18     25s] AAE DB initialization (MEM=1143.67 CPU=0:00:00.2 REAL=0:00:00.0) 
[02/08 15:16:18     25s] siFlow : Timing analysis mode is single, using late cdB files
[02/08 15:16:18     25s] Start AAE Lib Loading. (MEM=1143.67)
[02/08 15:16:18     25s] End AAE Lib Loading. (MEM=1162.75 CPU=0:00:00.0 Real=0:00:00.0)
[02/08 15:16:18     25s] 
[02/08 15:16:18     25s] *summary: 238 instances (buffers/inverters) removed
[02/08 15:16:18     25s] *** Finish delete_buffer_trees (0:00:01.2) ***
[02/08 15:16:18     25s] **INFO: Enable pre-place timing setting for timing analysis
[02/08 15:16:18     25s] Set Using Default Delay Limit as 101.
[02/08 15:16:18     25s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/08 15:16:18     25s] Set Default Net Delay as 0 ps.
[02/08 15:16:18     25s] Set Default Net Load as 0 pF. 
[02/08 15:16:18     26s] **INFO: Analyzing IO path groups for slack adjustment
[02/08 15:16:19     26s] Effort level <high> specified for reg2reg_tmp.92585 path_group
[02/08 15:16:19     26s] #################################################################################
[02/08 15:16:19     26s] # Design Stage: PreRoute
[02/08 15:16:19     26s] # Design Name: picorv32
[02/08 15:16:19     26s] # Design Mode: 90nm
[02/08 15:16:19     26s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:16:19     26s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:16:19     26s] # Signoff Settings: SI Off 
[02/08 15:16:19     26s] #################################################################################
[02/08 15:16:19     26s] Calculate delays in Single mode...
[02/08 15:16:19     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 1166.5M, InitMEM = 1166.5M)
[02/08 15:16:19     26s] Start delay calculation (fullDC) (1 T). (MEM=1166.51)
[02/08 15:16:19     26s] End AAE Lib Interpolated Model. (MEM=1182.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:16:19     26s] First Iteration Infinite Tw... 
[02/08 15:16:20     27s] Total number of fetched objects 9369
[02/08 15:16:20     27s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:16:20     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:16:20     27s] End delay calculation. (MEM=1265.61 CPU=0:00:00.9 REAL=0:00:01.0)
[02/08 15:16:20     27s] End delay calculation (fullDC). (MEM=1248.07 CPU=0:00:01.3 REAL=0:00:01.0)
[02/08 15:16:20     27s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1248.1M) ***
[02/08 15:16:21     28s] **INFO: Disable pre-place timing setting for timing analysis
[02/08 15:16:21     28s] Set Using Default Delay Limit as 1000.
[02/08 15:16:21     28s] Set Default Net Delay as 1000 ps.
[02/08 15:16:21     28s] Set Default Net Load as 0.5 pF. 
[02/08 15:16:21     28s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/08 15:16:21     28s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1233.7M
[02/08 15:16:21     28s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1233.7M
[02/08 15:16:21     28s] Deleted 0 physical inst  (cell - / prefix -).
[02/08 15:16:21     28s] INFO: #ExclusiveGroups=0
[02/08 15:16:21     28s] INFO: There are no Exclusive Groups.
[02/08 15:16:21     28s] *** Starting "NanoPlace(TM) placement v#16 (mem=1233.7M)" ...
[02/08 15:16:21     28s] Wait...
[02/08 15:16:22     29s] *** Build Buffered Sizing Timing Model
[02/08 15:16:22     29s] (cpu=0:00:00.7 mem=1233.7M) ***
[02/08 15:16:22     29s] *** Build Virtual Sizing Timing Model
[02/08 15:16:22     29s] (cpu=0:00:00.8 mem=1233.7M) ***
[02/08 15:16:22     29s] No user-set net weight.
[02/08 15:16:22     29s] no activity file in design. spp won't run.
[02/08 15:16:22     29s] Net fanout histogram:
[02/08 15:16:22     29s] 2		: 6170 (65.9%) nets
[02/08 15:16:22     29s] 3		: 857 (9.2%) nets
[02/08 15:16:22     29s] 4     -	14	: 1968 (21.0%) nets
[02/08 15:16:22     29s] 15    -	39	: 354 (3.8%) nets
[02/08 15:16:22     29s] 40    -	79	: 11 (0.1%) nets
[02/08 15:16:22     29s] 80    -	159	: 5 (0.1%) nets
[02/08 15:16:22     29s] 160   -	319	: 0 (0.0%) nets
[02/08 15:16:22     29s] 320   -	639	: 0 (0.0%) nets
[02/08 15:16:22     29s] 640   -	1279	: 0 (0.0%) nets
[02/08 15:16:22     29s] 1280  -	2559	: 1 (0.0%) nets
[02/08 15:16:22     29s] 2560  -	5119	: 0 (0.0%) nets
[02/08 15:16:22     29s] 5120+		: 0 (0.0%) nets
[02/08 15:16:22     29s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/08 15:16:22     29s] Scan chains were not defined.
[02/08 15:16:22     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1233.7M
[02/08 15:16:22     29s] #std cell=8467 (0 fixed + 8467 movable) #buf cell=0 #inv cell=290 #block=0 (0 floating + 0 preplaced)
[02/08 15:16:22     29s] #ioInst=0 #net=9366 #term=37015 #term/net=3.95, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[02/08 15:16:22     29s] stdCell: 8467 single + 0 double + 0 multi
[02/08 15:16:22     29s] Total standard cell length = 16.3818 (mm), area = 0.0280 (mm^2)
[02/08 15:16:22     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1233.7M
[02/08 15:16:22     29s] Core basic site is CoreSite
[02/08 15:16:22     29s] Use non-trimmed site array because memory saving is not enough.
[02/08 15:16:22     29s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:16:22     29s] SiteArray: use 446,464 bytes
[02/08 15:16:22     29s] SiteArray: current memory after site array memory allocation 1234.2M
[02/08 15:16:22     29s] SiteArray: FP blocked sites are writable
[02/08 15:16:22     29s] Estimated cell power/ground rail width = 0.160 um
[02/08 15:16:22     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:16:22     29s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1234.2M
[02/08 15:16:22     29s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:16:22     29s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.006, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.115, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.130, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF: Starting pre-place ADS at level 1, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.002, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.003, MEM:1234.2M
[02/08 15:16:22     29s] ADSU 0.795 -> 0.807. GS 13.680
[02/08 15:16:22     29s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.017, MEM:1234.2M
[02/08 15:16:22     29s] Average module density = 0.807.
[02/08 15:16:22     29s] Density for the design = 0.807.
[02/08 15:16:22     29s]        = stdcell_area 81909 sites (28013 um^2) / alloc_area 101537 sites (34726 um^2).
[02/08 15:16:22     29s] Pin Density = 0.3594.
[02/08 15:16:22     29s]             = total # of pins 37015 / total area 103005.
[02/08 15:16:22     29s] OPERPROF: Starting spMPad at level 1, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:   Starting spContextMPad at level 2, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1234.2M
[02/08 15:16:22     29s] Initial padding reaches pin density 0.700 for top
[02/08 15:16:22     29s] InitPadU 0.807 -> 0.878 for top
[02/08 15:16:22     29s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1234.2M
[02/08 15:16:22     29s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1234.2M
[02/08 15:16:22     29s] === lastAutoLevel = 8 
[02/08 15:16:22     29s] OPERPROF: Starting spInitNetWt at level 1, MEM:1234.2M
[02/08 15:16:22     29s] 0 delay mode for cte enabled initNetWt.
[02/08 15:16:22     29s] no activity file in design. spp won't run.
[02/08 15:16:22     29s] [spp] 0
[02/08 15:16:22     29s] [adp] 0:1:1:3
[02/08 15:16:23     30s] 0 delay mode for cte disabled initNetWt.
[02/08 15:16:23     30s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.590, REAL:0.592, MEM:1232.2M
[02/08 15:16:23     30s] no activity file in design. spp won't run.
[02/08 15:16:23     30s] no activity file in design. spp won't run.
[02/08 15:16:23     30s] Clock gating cells determined by native netlist tracing.
[02/08 15:16:23     30s] OPERPROF: Starting npMain at level 1, MEM:1232.2M
[02/08 15:16:24     30s] OPERPROF:   Starting npPlace at level 2, MEM:1240.2M
[02/08 15:16:24     30s] Iteration  1: Total net bbox = 7.654e-09 (3.97e-09 3.69e-09)
[02/08 15:16:24     30s]               Est.  stn bbox = 8.205e-09 (4.24e-09 3.97e-09)
[02/08 15:16:24     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1225.2M
[02/08 15:16:24     30s] Iteration  2: Total net bbox = 7.654e-09 (3.97e-09 3.69e-09)
[02/08 15:16:24     30s]               Est.  stn bbox = 8.205e-09 (4.24e-09 3.97e-09)
[02/08 15:16:24     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1225.2M
[02/08 15:16:24     30s] exp_mt_sequential is set from setPlaceMode option to 1
[02/08 15:16:24     30s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/08 15:16:24     30s] place_exp_mt_interval set to default 32
[02/08 15:16:24     30s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/08 15:16:24     30s] Iteration  3: Total net bbox = 2.557e+02 (1.47e+02 1.09e+02)
[02/08 15:16:24     30s]               Est.  stn bbox = 3.378e+02 (1.91e+02 1.46e+02)
[02/08 15:16:24     30s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1242.0M
[02/08 15:16:24     30s] Total number of setup views is 1.
[02/08 15:16:24     30s] Total number of active setup views is 1.
[02/08 15:16:24     30s] Active setup views:
[02/08 15:16:24     30s]     default_emulate_view
[02/08 15:16:26     32s] Iteration  4: Total net bbox = 1.002e+05 (4.75e+04 5.27e+04)
[02/08 15:16:26     32s]               Est.  stn bbox = 1.335e+05 (6.17e+04 7.18e+04)
[02/08 15:16:26     32s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1242.0M
[02/08 15:16:28     34s] Iteration  5: Total net bbox = 1.209e+05 (5.60e+04 6.50e+04)
[02/08 15:16:28     34s]               Est.  stn bbox = 1.654e+05 (7.42e+04 9.12e+04)
[02/08 15:16:28     34s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1242.0M
[02/08 15:16:28     34s] OPERPROF:   Finished npPlace at level 2, CPU:4.660, REAL:4.700, MEM:1230.0M
[02/08 15:16:28     34s] OPERPROF: Finished npMain at level 1, CPU:4.740, REAL:5.783, MEM:1230.0M
[02/08 15:16:28     34s] OPERPROF: Starting npMain at level 1, MEM:1230.0M
[02/08 15:16:29     35s] OPERPROF:   Starting npPlace at level 2, MEM:1230.0M
[02/08 15:16:32     38s] Iteration  6: Total net bbox = 1.270e+05 (5.88e+04 6.83e+04)
[02/08 15:16:32     38s]               Est.  stn bbox = 1.746e+05 (7.81e+04 9.66e+04)
[02/08 15:16:32     38s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1245.4M
[02/08 15:16:32     38s] OPERPROF:   Finished npPlace at level 2, CPU:3.400, REAL:3.406, MEM:1245.4M
[02/08 15:16:32     38s] OPERPROF: Finished npMain at level 1, CPU:3.530, REAL:3.530, MEM:1245.4M
[02/08 15:16:32     38s] 
[02/08 15:16:32     38s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1245.4M
[02/08 15:16:32     38s] Starting Early Global Route rough congestion estimation: mem = 1245.4M
[02/08 15:16:32     38s] (I)       Started Loading and Dumping File ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Reading DB...
[02/08 15:16:32     38s] (I)       Read data from FE... (mem=1245.4M)
[02/08 15:16:32     38s] (I)       Read nodes and places... (mem=1245.4M)
[02/08 15:16:32     38s] (I)       Done Read nodes and places (cpu=0.000s, mem=1245.4M)
[02/08 15:16:32     38s] (I)       Read nets... (mem=1245.4M)
[02/08 15:16:32     38s] (I)       Done Read nets (cpu=0.020s, mem=1245.4M)
[02/08 15:16:32     38s] (I)       Done Read data from FE (cpu=0.030s, mem=1245.4M)
[02/08 15:16:32     38s] (I)       before initializing RouteDB syMemory usage = 1245.4 MB
[02/08 15:16:32     38s] (I)       Print mode             : 2
[02/08 15:16:32     38s] (I)       Stop if highly congested: false
[02/08 15:16:32     38s] (I)       Honor MSV route constraint: false
[02/08 15:16:32     38s] (I)       Maximum routing layer  : 127
[02/08 15:16:32     38s] (I)       Minimum routing layer  : 2
[02/08 15:16:32     38s] (I)       Supply scale factor H  : 1.00
[02/08 15:16:32     38s] (I)       Supply scale factor V  : 1.00
[02/08 15:16:32     38s] (I)       Tracks used by clock wire: 0
[02/08 15:16:32     38s] (I)       Reverse direction      : 
[02/08 15:16:32     38s] (I)       Honor partition pin guides: true
[02/08 15:16:32     38s] (I)       Route selected nets only: false
[02/08 15:16:32     38s] (I)       Route secondary PG pins: false
[02/08 15:16:32     38s] (I)       Second PG max fanout   : 2147483647
[02/08 15:16:32     38s] (I)       Assign partition pins  : false
[02/08 15:16:32     38s] (I)       Support large GCell    : true
[02/08 15:16:32     38s] (I)       Number of rows per GCell: 7
[02/08 15:16:32     38s] (I)       Max num rows per GCell : 32
[02/08 15:16:32     38s] (I)       Apply function for special wires: true
[02/08 15:16:32     38s] (I)       Layer by layer blockage reading: true
[02/08 15:16:32     38s] (I)       Offset calculation fix : true
[02/08 15:16:32     38s] (I)       Route stripe layer range: 
[02/08 15:16:32     38s] (I)       Honor partition fences : 
[02/08 15:16:32     38s] (I)       Honor partition pin    : 
[02/08 15:16:32     38s] (I)       Honor partition fences with feedthrough: 
[02/08 15:16:32     38s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:16:32     38s] (I)       build grid graph
[02/08 15:16:32     38s] (I)       build grid graph start
[02/08 15:16:32     38s] [NR-eGR] Track table information for default rule: 
[02/08 15:16:32     38s] [NR-eGR] Metal1 has no routable track
[02/08 15:16:32     38s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:16:32     38s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:16:32     38s] (I)       build grid graph end
[02/08 15:16:32     38s] (I)       ===========================================================================
[02/08 15:16:32     38s] (I)       == Report All Rule Vias ==
[02/08 15:16:32     38s] (I)       ===========================================================================
[02/08 15:16:32     38s] (I)        Via Rule : (Default)
[02/08 15:16:32     38s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:32     38s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:32     38s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:16:32     38s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:16:32     38s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:16:32     38s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:16:32     38s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:16:32     38s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:16:32     38s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:16:32     38s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:16:32     38s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:16:32     38s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:16:32     38s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       ===========================================================================
[02/08 15:16:32     38s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:16:32     38s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:32     38s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:32     38s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       ===========================================================================
[02/08 15:16:32     38s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:16:32     38s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:32     38s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:32     38s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:32     38s] (I)       ===========================================================================
[02/08 15:16:32     38s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Num PG vias on layer 1 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 2 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 3 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 4 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 5 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 6 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 7 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 8 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 9 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 10 : 0
[02/08 15:16:32     38s] (I)       Num PG vias on layer 11 : 0
[02/08 15:16:32     38s] [NR-eGR] Read 9408 PG shapes
[02/08 15:16:32     38s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:16:32     38s] [NR-eGR] #Instance Blockages : 0
[02/08 15:16:32     38s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:16:32     38s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:16:32     38s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:16:32     38s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:16:32     38s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:16:32     38s] (I)       readDataFromPlaceDB
[02/08 15:16:32     38s] (I)       Read net information..
[02/08 15:16:32     38s] [NR-eGR] Read numTotalNets=9330  numIgnoredNets=0
[02/08 15:16:32     38s] (I)       Read testcase time = 0.010 seconds
[02/08 15:16:32     38s] 
[02/08 15:16:32     38s] (I)       early_global_route_priority property id does not exist.
[02/08 15:16:32     38s] (I)       Start initializing grid graph
[02/08 15:16:32     38s] (I)       End initializing grid graph
[02/08 15:16:32     38s] (I)       Model blockages into capacity
[02/08 15:16:32     38s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:16:32     38s] (I)       Started Modeling ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 1 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 2 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 3 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 4 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 5 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 6 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 7 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 8 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 9 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 10 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Modeling Layer 11 ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:16:32     38s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Number of ignored nets = 0
[02/08 15:16:32     38s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:16:32     38s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:16:32     38s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:16:32     38s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:16:32     38s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:16:32     38s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:16:32     38s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:16:32     38s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:16:32     38s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:16:32     38s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:16:32     38s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1245.4 MB
[02/08 15:16:32     38s] (I)       Ndr track 0 does not exist
[02/08 15:16:32     38s] (I)       Layer1  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer2  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer3  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer4  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer5  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer6  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer7  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer8  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer9  viaCost=200.00
[02/08 15:16:32     38s] (I)       Layer10  viaCost=200.00
[02/08 15:16:32     38s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:16:32     38s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:16:32     38s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:16:32     38s] (I)       Site width          :   400  (dbu)
[02/08 15:16:32     38s] (I)       Row height          :  3420  (dbu)
[02/08 15:16:32     38s] (I)       GCell width         : 23940  (dbu)
[02/08 15:16:32     38s] (I)       GCell height        : 23940  (dbu)
[02/08 15:16:32     38s] (I)       Grid                :    19    18    11
[02/08 15:16:32     38s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:16:32     38s] (I)       Vertical capacity   :     0 23940     0 23940     0 23940     0 23940     0 23940     0
[02/08 15:16:32     38s] (I)       Horizontal capacity :     0     0 23940     0 23940     0 23940     0 23940     0 23940
[02/08 15:16:32     38s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:16:32     38s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:16:32     38s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:16:32     38s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:16:32     38s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:16:32     38s] (I)       Num tracks per GCell: 99.75 59.85 63.00 59.85 63.00 59.85 63.00 59.85 63.00 23.94 25.20
[02/08 15:16:32     38s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:16:32     38s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:16:32     38s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:16:32     38s] (I)       --------------------------------------------------------
[02/08 15:16:32     38s] 
[02/08 15:16:32     38s] [NR-eGR] ============ Routing rule table ============
[02/08 15:16:32     38s] [NR-eGR] Rule id: 0  Nets: 9330 
[02/08 15:16:32     38s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:16:32     38s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:16:32     38s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:32     38s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:32     38s] [NR-eGR] ========================================
[02/08 15:16:32     38s] [NR-eGR] 
[02/08 15:16:32     38s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer2 : = 2720 / 19710 (13.80%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer3 : = 1100 / 21641 (5.08%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer4 : = 2720 / 19710 (13.80%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer5 : = 1100 / 21641 (5.08%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer6 : = 2720 / 19710 (13.80%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer7 : = 1100 / 21641 (5.08%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer8 : = 2720 / 19710 (13.80%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer9 : = 2200 / 21641 (10.17%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer10 : = 1440 / 7866 (18.31%)
[02/08 15:16:32     38s] (I)       blocked tracks on layer11 : = 670 / 8645 (7.75%)
[02/08 15:16:32     38s] (I)       After initializing earlyGlobalRoute syMemory usage = 1245.4 MB
[02/08 15:16:32     38s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.11 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       ============= Initialization =============
[02/08 15:16:32     38s] (I)       numLocalWires=35647  numGlobalNetBranches=11194  numLocalNetBranches=6645
[02/08 15:16:32     38s] (I)       totalPins=36675  totalGlobalPin=13945 (38.02%)
[02/08 15:16:32     38s] (I)       Started Build MST ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Generate topology with single threads
[02/08 15:16:32     38s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       total 2D Cap : 175458 = (91887 H, 83571 V)
[02/08 15:16:32     38s] (I)       ============  Phase 1a Route ============
[02/08 15:16:32     38s] (I)       Started Phase 1a ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/08 15:16:32     38s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1245.39 MB )
[02/08 15:16:32     38s] (I)       Usage: 13055 = (6327 H, 6728 V) = (6.89% H, 8.05% V) = (7.573e+04um H, 8.053e+04um V)
[02/08 15:16:32     38s] (I)       
[02/08 15:16:32     38s] (I)       ============  Phase 1b Route ============
[02/08 15:16:32     38s] (I)       Usage: 13055 = (6327 H, 6728 V) = (6.89% H, 8.05% V) = (7.573e+04um H, 8.053e+04um V)
[02/08 15:16:32     38s] (I)       
[02/08 15:16:32     38s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/08 15:16:32     38s] 
[02/08 15:16:32     38s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:16:32     38s] Finished Early Global Route rough congestion estimation: mem = 1245.4M
[02/08 15:16:32     38s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.090, REAL:0.136, MEM:1245.4M
[02/08 15:16:32     38s] earlyGlobalRoute rough estimation gcell size 7 row height
[02/08 15:16:32     38s] OPERPROF: Starting CDPad at level 1, MEM:1245.4M
[02/08 15:16:32     38s] CDPadU 0.878 -> 0.879. R=0.807, N=8467, GS=11.970
[02/08 15:16:32     38s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.056, MEM:1245.4M
[02/08 15:16:32     38s] OPERPROF: Starting npMain at level 1, MEM:1245.4M
[02/08 15:16:32     38s] OPERPROF:   Starting npPlace at level 2, MEM:1245.4M
[02/08 15:16:32     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1257.8M
[02/08 15:16:32     38s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.154, MEM:1257.8M
[02/08 15:16:32     38s] Global placement CDP skipped at cutLevel 7.
[02/08 15:16:32     38s] Iteration  7: Total net bbox = 1.485e+05 (6.82e+04 8.03e+04)
[02/08 15:16:32     38s]               Est.  stn bbox = 2.001e+05 (8.89e+04 1.11e+05)
[02/08 15:16:32     38s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1257.8M
[02/08 15:16:33     39s] nrCritNet: 0.00% ( 0 / 9366 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[02/08 15:16:35     41s] nrCritNet: 0.00% ( 0 / 9366 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[02/08 15:16:35     41s] Iteration  8: Total net bbox = 1.485e+05 (6.82e+04 8.03e+04)
[02/08 15:16:35     41s]               Est.  stn bbox = 2.001e+05 (8.89e+04 1.11e+05)
[02/08 15:16:35     41s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 1274.1M
[02/08 15:16:35     41s] OPERPROF: Starting npMain at level 1, MEM:1274.1M
[02/08 15:16:35     41s] OPERPROF:   Starting npPlace at level 2, MEM:1274.1M
[02/08 15:16:37     43s] OPERPROF:   Finished npPlace at level 2, CPU:2.450, REAL:2.450, MEM:1281.1M
[02/08 15:16:37     43s] OPERPROF: Finished npMain at level 1, CPU:2.570, REAL:2.573, MEM:1281.1M
[02/08 15:16:37     43s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1281.1M
[02/08 15:16:37     43s] Starting Early Global Route rough congestion estimation: mem = 1281.1M
[02/08 15:16:37     43s] (I)       Started Loading and Dumping File ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Reading DB...
[02/08 15:16:37     43s] (I)       Read data from FE... (mem=1281.1M)
[02/08 15:16:37     43s] (I)       Read nodes and places... (mem=1281.1M)
[02/08 15:16:37     43s] (I)       Done Read nodes and places (cpu=0.000s, mem=1281.1M)
[02/08 15:16:37     43s] (I)       Read nets... (mem=1281.1M)
[02/08 15:16:37     43s] (I)       Done Read nets (cpu=0.030s, mem=1281.1M)
[02/08 15:16:37     43s] (I)       Done Read data from FE (cpu=0.030s, mem=1281.1M)
[02/08 15:16:37     43s] (I)       before initializing RouteDB syMemory usage = 1281.1 MB
[02/08 15:16:37     43s] (I)       Print mode             : 2
[02/08 15:16:37     43s] (I)       Stop if highly congested: false
[02/08 15:16:37     43s] (I)       Honor MSV route constraint: false
[02/08 15:16:37     43s] (I)       Maximum routing layer  : 127
[02/08 15:16:37     43s] (I)       Minimum routing layer  : 2
[02/08 15:16:37     43s] (I)       Supply scale factor H  : 1.00
[02/08 15:16:37     43s] (I)       Supply scale factor V  : 1.00
[02/08 15:16:37     43s] (I)       Tracks used by clock wire: 0
[02/08 15:16:37     43s] (I)       Reverse direction      : 
[02/08 15:16:37     43s] (I)       Honor partition pin guides: true
[02/08 15:16:37     43s] (I)       Route selected nets only: false
[02/08 15:16:37     43s] (I)       Route secondary PG pins: false
[02/08 15:16:37     43s] (I)       Second PG max fanout   : 2147483647
[02/08 15:16:37     43s] (I)       Assign partition pins  : false
[02/08 15:16:37     43s] (I)       Support large GCell    : true
[02/08 15:16:37     43s] (I)       Number of rows per GCell: 4
[02/08 15:16:37     43s] (I)       Max num rows per GCell : 32
[02/08 15:16:37     43s] (I)       Apply function for special wires: true
[02/08 15:16:37     43s] (I)       Layer by layer blockage reading: true
[02/08 15:16:37     43s] (I)       Offset calculation fix : true
[02/08 15:16:37     43s] (I)       Route stripe layer range: 
[02/08 15:16:37     43s] (I)       Honor partition fences : 
[02/08 15:16:37     43s] (I)       Honor partition pin    : 
[02/08 15:16:37     43s] (I)       Honor partition fences with feedthrough: 
[02/08 15:16:37     43s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:16:37     43s] (I)       build grid graph
[02/08 15:16:37     43s] (I)       build grid graph start
[02/08 15:16:37     43s] [NR-eGR] Track table information for default rule: 
[02/08 15:16:37     43s] [NR-eGR] Metal1 has no routable track
[02/08 15:16:37     43s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:16:37     43s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:16:37     43s] (I)       build grid graph end
[02/08 15:16:37     43s] (I)       ===========================================================================
[02/08 15:16:37     43s] (I)       == Report All Rule Vias ==
[02/08 15:16:37     43s] (I)       ===========================================================================
[02/08 15:16:37     43s] (I)        Via Rule : (Default)
[02/08 15:16:37     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:37     43s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:37     43s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:16:37     43s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:16:37     43s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:16:37     43s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:16:37     43s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:16:37     43s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:16:37     43s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:16:37     43s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:16:37     43s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:16:37     43s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:16:37     43s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       ===========================================================================
[02/08 15:16:37     43s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:16:37     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:37     43s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:37     43s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       ===========================================================================
[02/08 15:16:37     43s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:16:37     43s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:37     43s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:37     43s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:37     43s] (I)       ===========================================================================
[02/08 15:16:37     43s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Num PG vias on layer 1 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 2 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 3 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 4 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 5 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 6 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 7 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 8 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 9 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 10 : 0
[02/08 15:16:37     43s] (I)       Num PG vias on layer 11 : 0
[02/08 15:16:37     43s] [NR-eGR] Read 9408 PG shapes
[02/08 15:16:37     43s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:16:37     43s] [NR-eGR] #Instance Blockages : 0
[02/08 15:16:37     43s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:16:37     43s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:16:37     43s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:16:37     43s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:16:37     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:16:37     43s] (I)       readDataFromPlaceDB
[02/08 15:16:37     43s] (I)       Read net information..
[02/08 15:16:37     43s] [NR-eGR] Read numTotalNets=9366  numIgnoredNets=0
[02/08 15:16:37     43s] (I)       Read testcase time = 0.010 seconds
[02/08 15:16:37     43s] 
[02/08 15:16:37     43s] (I)       early_global_route_priority property id does not exist.
[02/08 15:16:37     43s] (I)       Start initializing grid graph
[02/08 15:16:37     43s] (I)       End initializing grid graph
[02/08 15:16:37     43s] (I)       Model blockages into capacity
[02/08 15:16:37     43s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:16:37     43s] (I)       Started Modeling ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 1 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 2 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 3 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 4 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 5 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 6 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 7 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 8 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 9 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 10 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Modeling Layer 11 ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:16:37     43s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Number of ignored nets = 0
[02/08 15:16:37     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:16:37     43s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:16:37     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:16:37     43s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:16:37     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:16:37     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:16:37     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:16:37     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:16:37     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:16:37     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:16:37     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1281.1 MB
[02/08 15:16:37     43s] (I)       Ndr track 0 does not exist
[02/08 15:16:37     43s] (I)       Layer1  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer2  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer3  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer4  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer5  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer6  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer7  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer8  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer9  viaCost=200.00
[02/08 15:16:37     43s] (I)       Layer10  viaCost=200.00
[02/08 15:16:37     43s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:16:37     43s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:16:37     43s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:16:37     43s] (I)       Site width          :   400  (dbu)
[02/08 15:16:37     43s] (I)       Row height          :  3420  (dbu)
[02/08 15:16:37     43s] (I)       GCell width         : 13680  (dbu)
[02/08 15:16:37     43s] (I)       GCell height        : 13680  (dbu)
[02/08 15:16:37     43s] (I)       Grid                :    32    32    11
[02/08 15:16:37     43s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:16:37     43s] (I)       Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[02/08 15:16:37     43s] (I)       Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[02/08 15:16:37     43s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:16:37     43s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:16:37     43s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:16:37     43s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:16:37     43s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:16:37     43s] (I)       Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[02/08 15:16:37     43s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:16:37     43s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:16:37     43s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:16:37     43s] (I)       --------------------------------------------------------
[02/08 15:16:37     43s] 
[02/08 15:16:37     43s] [NR-eGR] ============ Routing rule table ============
[02/08 15:16:37     43s] [NR-eGR] Rule id: 0  Nets: 9366 
[02/08 15:16:37     43s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:16:37     43s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:16:37     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:37     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:37     43s] [NR-eGR] ========================================
[02/08 15:16:37     43s] [NR-eGR] 
[02/08 15:16:37     43s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer2 : = 4845 / 35040 (13.83%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer3 : = 1320 / 36448 (3.62%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer4 : = 4845 / 35040 (13.83%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer5 : = 1320 / 36448 (3.62%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer6 : = 4845 / 35040 (13.83%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer7 : = 1320 / 36448 (3.62%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer8 : = 4845 / 35040 (13.83%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer9 : = 2640 / 36448 (7.24%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer10 : = 2480 / 13984 (17.73%)
[02/08 15:16:37     43s] (I)       blocked tracks on layer11 : = 1146 / 14560 (7.87%)
[02/08 15:16:37     43s] (I)       After initializing earlyGlobalRoute syMemory usage = 1281.1 MB
[02/08 15:16:37     43s] (I)       Finished Loading and Dumping File ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       ============= Initialization =============
[02/08 15:16:37     43s] (I)       numLocalWires=26607  numGlobalNetBranches=9314  numLocalNetBranches=4034
[02/08 15:16:37     43s] (I)       totalPins=37013  totalGlobalPin=20328 (54.92%)
[02/08 15:16:37     43s] (I)       Started Build MST ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Generate topology with single threads
[02/08 15:16:37     43s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       total 2D Cap : 303181 = (154539 H, 148642 V)
[02/08 15:16:37     43s] (I)       ============  Phase 1a Route ============
[02/08 15:16:37     43s] (I)       Started Phase 1a ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/08 15:16:37     43s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1281.12 MB )
[02/08 15:16:37     43s] (I)       Usage: 25417 = (12200 H, 13217 V) = (7.89% H, 8.89% V) = (8.345e+04um H, 9.040e+04um V)
[02/08 15:16:37     43s] (I)       
[02/08 15:16:37     43s] (I)       ============  Phase 1b Route ============
[02/08 15:16:37     43s] (I)       Usage: 25417 = (12200 H, 13217 V) = (7.89% H, 8.89% V) = (8.345e+04um H, 9.040e+04um V)
[02/08 15:16:37     43s] (I)       
[02/08 15:16:37     43s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/08 15:16:37     43s] 
[02/08 15:16:37     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:16:37     43s] Finished Early Global Route rough congestion estimation: mem = 1281.1M
[02/08 15:16:37     43s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.121, MEM:1281.1M
[02/08 15:16:37     43s] earlyGlobalRoute rough estimation gcell size 4 row height
[02/08 15:16:37     43s] OPERPROF: Starting CDPad at level 1, MEM:1281.1M
[02/08 15:16:37     43s] CDPadU 0.879 -> 0.880. R=0.807, N=8467, GS=6.840
[02/08 15:16:37     43s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.037, MEM:1281.1M
[02/08 15:16:37     43s] OPERPROF: Starting npMain at level 1, MEM:1281.1M
[02/08 15:16:37     43s] OPERPROF:   Starting npPlace at level 2, MEM:1281.1M
[02/08 15:16:37     43s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.028, MEM:1281.1M
[02/08 15:16:37     43s] OPERPROF: Finished npMain at level 1, CPU:0.150, REAL:0.150, MEM:1281.1M
[02/08 15:16:37     43s] Global placement CDP skipped at cutLevel 9.
[02/08 15:16:37     43s] Iteration  9: Total net bbox = 1.443e+05 (6.71e+04 7.71e+04)
[02/08 15:16:37     43s]               Est.  stn bbox = 1.957e+05 (8.77e+04 1.08e+05)
[02/08 15:16:37     43s]               cpu = 0:00:02.9 real = 0:00:02.0 mem = 1281.1M
[02/08 15:16:39     45s] nrCritNet: 0.00% ( 0 / 9366 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[02/08 15:16:40     46s] nrCritNet: 0.00% ( 0 / 9366 ) cutoffSlk: 214748364.7ps stdDelay: 11.6ps
[02/08 15:16:40     46s] Iteration 10: Total net bbox = 1.443e+05 (6.71e+04 7.71e+04)
[02/08 15:16:40     46s]               Est.  stn bbox = 1.957e+05 (8.77e+04 1.08e+05)
[02/08 15:16:40     46s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1281.1M
[02/08 15:16:40     46s] OPERPROF: Starting npMain at level 1, MEM:1281.1M
[02/08 15:16:40     46s] OPERPROF:   Starting npPlace at level 2, MEM:1281.1M
[02/08 15:16:47     53s] OPERPROF:   Finished npPlace at level 2, CPU:7.060, REAL:7.059, MEM:1283.1M
[02/08 15:16:47     53s] OPERPROF: Finished npMain at level 1, CPU:7.180, REAL:7.181, MEM:1283.1M
[02/08 15:16:47     53s] Iteration 11: Total net bbox = 1.493e+05 (6.95e+04 7.98e+04)
[02/08 15:16:47     53s]               Est.  stn bbox = 2.002e+05 (9.00e+04 1.10e+05)
[02/08 15:16:47     53s]               cpu = 0:00:07.2 real = 0:00:07.0 mem = 1283.1M
[02/08 15:16:47     53s] [adp] clock
[02/08 15:16:47     53s] [adp] weight, nr nets, wire length
[02/08 15:16:47     53s] [adp]      0        1  402.071500
[02/08 15:16:47     53s] [adp] data
[02/08 15:16:47     53s] [adp] weight, nr nets, wire length
[02/08 15:16:47     53s] [adp]      0     9365  149178.488000
[02/08 15:16:47     53s] [adp] 0.000000|0.000000|0.000000
[02/08 15:16:47     53s] Iteration 12: Total net bbox = 1.493e+05 (6.95e+04 7.98e+04)
[02/08 15:16:47     53s]               Est.  stn bbox = 2.002e+05 (9.00e+04 1.10e+05)
[02/08 15:16:47     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1283.1M
[02/08 15:16:47     53s] *** cost = 1.493e+05 (6.95e+04 7.98e+04) (cpu for global=0:00:23.7) real=0:00:24.0***
[02/08 15:16:47     53s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[02/08 15:16:47     53s] net ignore based on current view = 0
[02/08 15:16:47     53s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1283.1M
[02/08 15:16:47     53s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1282.7M
[02/08 15:16:47     53s] Solver runtime cpu: 0:00:17.1 real: 0:00:17.2
[02/08 15:16:47     53s] Core Placement runtime cpu: 0:00:18.3 real: 0:00:18.0
[02/08 15:16:47     53s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1282.7M
[02/08 15:16:47     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/08 15:16:47     53s] Type 'man IMPSP-9025' for more detail.
[02/08 15:16:47     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1282.7M
[02/08 15:16:48     53s] #spOpts: mergeVia=F 
[02/08 15:16:48     53s] All LLGs are deleted
[02/08 15:16:48     53s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1282.7M
[02/08 15:16:48     53s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1282.7M
[02/08 15:16:48     53s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1282.7M
[02/08 15:16:48     53s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1282.7M
[02/08 15:16:48     53s] Core basic site is CoreSite
[02/08 15:16:48     54s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:16:48     54s] SiteArray: use 446,464 bytes
[02/08 15:16:48     54s] SiteArray: current memory after site array memory allocation 1283.1M
[02/08 15:16:48     54s] SiteArray: FP blocked sites are writable
[02/08 15:16:48     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:16:48     54s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1283.1M
[02/08 15:16:48     54s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:16:48     54s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.005, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.066, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:       Starting CMU at level 4, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.071, MEM:1283.1M
[02/08 15:16:48     54s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1283.1MB).
[02/08 15:16:48     54s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.085, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.085, MEM:1283.1M
[02/08 15:16:48     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.1
[02/08 15:16:48     54s] OPERPROF: Starting RefinePlace at level 1, MEM:1283.1M
[02/08 15:16:48     54s] *** Starting place_detail (0:00:54.0 mem=1283.1M) ***
[02/08 15:16:48     54s] Total net bbox length = 1.494e+05 (6.952e+04 7.988e+04) (ext = 9.026e+03)
[02/08 15:16:48     54s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:16:48     54s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1283.1M
[02/08 15:16:48     54s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1283.1M
[02/08 15:16:48     54s] Starting refinePlace ...
[02/08 15:16:48     54s] ** Cut row section cpu time 0:00:00.0.
[02/08 15:16:48     54s]    Spread Effort: high, standalone mode, useDDP on.
[02/08 15:16:48     54s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1283.1MB) @(0:00:54.0 - 0:00:54.1).
[02/08 15:16:48     54s] Move report: preRPlace moves 8467 insts, mean move: 0.57 um, max move: 4.20 um
[02/08 15:16:48     54s] 	Max move on inst (cpuregs_reg[26][7]): (16.00, 125.36) --> (19.40, 126.16)
[02/08 15:16:48     54s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[02/08 15:16:48     54s] wireLenOptFixPriorityInst 0 inst fixed
[02/08 15:16:48     54s] Placement tweakage begins.
[02/08 15:16:48     54s] wire length = 1.930e+05
[02/08 15:16:49     55s] wire length = 1.921e+05
[02/08 15:16:49     55s] Placement tweakage ends.
[02/08 15:16:49     55s] Move report: tweak moves 2262 insts, mean move: 2.62 um, max move: 31.40 um
[02/08 15:16:49     55s] 	Max move on inst (g179992): (122.60, 160.36) --> (91.20, 160.36)
[02/08 15:16:49     55s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:01.0, mem=1283.1MB) @(0:00:54.1 - 0:00:55.5).
[02/08 15:16:49     55s] 
[02/08 15:16:49     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:16:49     55s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:16:49     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1283.1MB) @(0:00:55.5 - 0:00:55.7).
[02/08 15:16:49     55s] Move report: Detail placement moves 8467 insts, mean move: 1.16 um, max move: 31.79 um
[02/08 15:16:49     55s] 	Max move on inst (g179992): (122.55, 160.80) --> (91.20, 160.36)
[02/08 15:16:49     55s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1283.1MB
[02/08 15:16:49     55s] Statistics of distance of Instance movement in refine placement:
[02/08 15:16:49     55s]   maximum (X+Y) =        31.79 um
[02/08 15:16:49     55s]   inst (g179992) with max move: (122.545, 160.803) -> (91.2, 160.36)
[02/08 15:16:49     55s]   mean    (X+Y) =         1.16 um
[02/08 15:16:49     55s] Total instances moved : 8467
[02/08 15:16:49     55s] Summary Report:
[02/08 15:16:49     55s] Instances move: 8467 (out of 8467 movable)
[02/08 15:16:49     55s] Instances flipped: 0
[02/08 15:16:49     55s] Mean displacement: 1.16 um
[02/08 15:16:49     55s] Max displacement: 31.79 um (Instance: g179992) (122.545, 160.803) -> (91.2, 160.36)
[02/08 15:16:49     55s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[02/08 15:16:49     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.680, REAL:1.658, MEM:1283.1M
[02/08 15:16:49     55s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=1283.1MB) @(0:00:54.0 - 0:00:55.7).
[02/08 15:16:49     55s] Total net bbox length = 1.494e+05 (6.929e+04 8.015e+04) (ext = 8.990e+03)
[02/08 15:16:49     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.1
[02/08 15:16:49     55s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1283.1MB
[02/08 15:16:49     55s] *** Finished place_detail (0:00:55.7 mem=1283.1M) ***
[02/08 15:16:49     55s] OPERPROF: Finished RefinePlace at level 1, CPU:1.700, REAL:1.683, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1282.7M
[02/08 15:16:49     55s] All LLGs are deleted
[02/08 15:16:49     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1282.7M
[02/08 15:16:49     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1282.7M
[02/08 15:16:49     55s] *** End of Placement (cpu=0:00:27.3, real=0:00:28.0, mem=1282.7M) ***
[02/08 15:16:49     55s] #spOpts: mergeVia=F 
[02/08 15:16:49     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1282.7M
[02/08 15:16:49     55s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1282.7M
[02/08 15:16:49     55s] Core basic site is CoreSite
[02/08 15:16:49     55s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:16:49     55s] SiteArray: use 446,464 bytes
[02/08 15:16:49     55s] SiteArray: current memory after site array memory allocation 1283.1M
[02/08 15:16:49     55s] SiteArray: FP blocked sites are writable
[02/08 15:16:49     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:16:49     55s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1283.1M
[02/08 15:16:49     55s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:16:49     55s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.004, MEM:1283.1M
[02/08 15:16:49     55s] default core: bins with density > 0.750 = 85.12 % ( 103 / 121 )
[02/08 15:16:49     55s] Density distribution unevenness ratio = 2.900%
[02/08 15:16:49     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1283.1M
[02/08 15:16:49     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1282.7M
[02/08 15:16:49     55s] All LLGs are deleted
[02/08 15:16:49     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1282.7M
[02/08 15:16:49     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1282.7M
[02/08 15:16:49     55s] *** Free Virtual Timing Model ...(mem=1282.7M)
[02/08 15:16:49     55s] Starting IO pin assignment...
[02/08 15:16:49     55s] The design is not routed. Using placement based method for pin assignment.
[02/08 15:16:49     55s] Completed IO pin assignment.
[02/08 15:16:50     55s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:16:50     55s] UM:*                                      final
[02/08 15:16:50     56s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:16:50     56s] UM:*                                      global_place
[02/08 15:16:50     56s] **INFO: Enable pre-place timing setting for timing analysis
[02/08 15:16:50     56s] Set Using Default Delay Limit as 101.
[02/08 15:16:50     56s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/08 15:16:50     56s] Set Default Net Delay as 0 ps.
[02/08 15:16:50     56s] Set Default Net Load as 0 pF. 
[02/08 15:16:50     56s] **INFO: Analyzing IO path groups for slack adjustment
[02/08 15:16:50     56s] Effort level <high> specified for reg2reg_tmp.92585 path_group
[02/08 15:16:50     56s] #################################################################################
[02/08 15:16:50     56s] # Design Stage: PreRoute
[02/08 15:16:50     56s] # Design Name: picorv32
[02/08 15:16:50     56s] # Design Mode: 90nm
[02/08 15:16:50     56s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:16:50     56s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:16:50     56s] # Signoff Settings: SI Off 
[02/08 15:16:50     56s] #################################################################################
[02/08 15:16:50     56s] Calculate delays in Single mode...
[02/08 15:16:50     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 1259.4M, InitMEM = 1259.4M)
[02/08 15:16:50     56s] Start delay calculation (fullDC) (1 T). (MEM=1259.36)
[02/08 15:16:50     56s] End AAE Lib Interpolated Model. (MEM=1275.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:16:51     57s] Total number of fetched objects 9369
[02/08 15:16:51     57s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:16:51     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:16:51     57s] End delay calculation. (MEM=1355.39 CPU=0:00:00.9 REAL=0:00:01.0)
[02/08 15:16:51     57s] End delay calculation (fullDC). (MEM=1355.39 CPU=0:00:01.3 REAL=0:00:01.0)
[02/08 15:16:51     57s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1355.4M) ***
[02/08 15:16:52     58s] **INFO: Disable pre-place timing setting for timing analysis
[02/08 15:16:52     58s] Set Using Default Delay Limit as 1000.
[02/08 15:16:52     58s] Set Default Net Delay as 1000 ps.
[02/08 15:16:52     58s] Set Default Net Load as 0.5 pF. 
[02/08 15:16:52     58s] User Input Parameters:
[02/08 15:16:52     58s] - Congestion Driven    : On
[02/08 15:16:52     58s] - Timing Driven        : Off
[02/08 15:16:52     58s] - Area-Violation Based : On
[02/08 15:16:52     58s] - Start Rollback Level : -5
[02/08 15:16:52     58s] - Legalized            : On
[02/08 15:16:52     58s] 
[02/08 15:16:52     58s] Starting congRepair ...
[02/08 15:16:52     58s] - Window Based         : Off
[02/08 15:16:52     58s] - eDen incr mode       : Off
[02/08 15:16:52     58s] 
[02/08 15:16:52     58s] Collecting buffer chain nets ...
[02/08 15:16:52     58s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1341.1M
[02/08 15:16:52     58s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:1341.1M
[02/08 15:16:52     58s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1341.1M
[02/08 15:16:52     58s] Starting Early Global Route congestion estimation: mem = 1341.1M
[02/08 15:16:52     58s] (I)       Started Loading and Dumping File ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Reading DB...
[02/08 15:16:52     58s] (I)       Read data from FE... (mem=1341.1M)
[02/08 15:16:52     58s] (I)       Read nodes and places... (mem=1341.1M)
[02/08 15:16:52     58s] (I)       Done Read nodes and places (cpu=0.010s, mem=1341.1M)
[02/08 15:16:52     58s] (I)       Read nets... (mem=1341.1M)
[02/08 15:16:52     58s] (I)       Done Read nets (cpu=0.020s, mem=1341.1M)
[02/08 15:16:52     58s] (I)       Done Read data from FE (cpu=0.030s, mem=1341.1M)
[02/08 15:16:52     58s] (I)       before initializing RouteDB syMemory usage = 1341.1 MB
[02/08 15:16:52     58s] (I)       Honor MSV route constraint: false
[02/08 15:16:52     58s] (I)       Maximum routing layer  : 127
[02/08 15:16:52     58s] (I)       Minimum routing layer  : 2
[02/08 15:16:52     58s] (I)       Supply scale factor H  : 1.00
[02/08 15:16:52     58s] (I)       Supply scale factor V  : 1.00
[02/08 15:16:52     58s] (I)       Tracks used by clock wire: 0
[02/08 15:16:52     58s] (I)       Reverse direction      : 
[02/08 15:16:52     58s] (I)       Honor partition pin guides: true
[02/08 15:16:52     58s] (I)       Route selected nets only: false
[02/08 15:16:52     58s] (I)       Route secondary PG pins: false
[02/08 15:16:52     58s] (I)       Second PG max fanout   : 2147483647
[02/08 15:16:52     58s] (I)       Apply function for special wires: true
[02/08 15:16:52     58s] (I)       Layer by layer blockage reading: true
[02/08 15:16:52     58s] (I)       Offset calculation fix : true
[02/08 15:16:52     58s] (I)       Route stripe layer range: 
[02/08 15:16:52     58s] (I)       Honor partition fences : 
[02/08 15:16:52     58s] (I)       Honor partition pin    : 
[02/08 15:16:52     58s] (I)       Honor partition fences with feedthrough: 
[02/08 15:16:52     58s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:16:52     58s] (I)       build grid graph
[02/08 15:16:52     58s] (I)       build grid graph start
[02/08 15:16:52     58s] [NR-eGR] Track table information for default rule: 
[02/08 15:16:52     58s] [NR-eGR] Metal1 has no routable track
[02/08 15:16:52     58s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:16:52     58s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:16:52     58s] (I)       build grid graph end
[02/08 15:16:52     58s] (I)       ===========================================================================
[02/08 15:16:52     58s] (I)       == Report All Rule Vias ==
[02/08 15:16:52     58s] (I)       ===========================================================================
[02/08 15:16:52     58s] (I)        Via Rule : (Default)
[02/08 15:16:52     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:52     58s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:52     58s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:16:52     58s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:16:52     58s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:16:52     58s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:16:52     58s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:16:52     58s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:16:52     58s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:16:52     58s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:16:52     58s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:16:52     58s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:16:52     58s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       ===========================================================================
[02/08 15:16:52     58s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:16:52     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:52     58s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:52     58s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       ===========================================================================
[02/08 15:16:52     58s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:16:52     58s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:52     58s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:52     58s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:52     58s] (I)       ===========================================================================
[02/08 15:16:52     58s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Num PG vias on layer 1 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 2 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 3 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 4 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 5 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 6 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 7 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 8 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 9 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 10 : 0
[02/08 15:16:52     58s] (I)       Num PG vias on layer 11 : 0
[02/08 15:16:52     58s] [NR-eGR] Read 9408 PG shapes
[02/08 15:16:52     58s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:16:52     58s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:16:52     58s] [NR-eGR] #Instance Blockages : 0
[02/08 15:16:52     58s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:16:52     58s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:16:52     58s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:16:52     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:16:52     58s] (I)       readDataFromPlaceDB
[02/08 15:16:52     58s] (I)       Read net information..
[02/08 15:16:52     58s] (I)       Read testcase time = 0.000 seconds
[02/08 15:16:52     58s] 
[02/08 15:16:52     58s] [NR-eGR] Read numTotalNets=9366  numIgnoredNets=0
[02/08 15:16:52     58s] (I)       early_global_route_priority property id does not exist.
[02/08 15:16:52     58s] (I)       Start initializing grid graph
[02/08 15:16:52     58s] (I)       End initializing grid graph
[02/08 15:16:52     58s] (I)       Model blockages into capacity
[02/08 15:16:52     58s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:16:52     58s] (I)       Started Modeling ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 1 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 2 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 3 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 4 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 5 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 6 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 7 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 8 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 9 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 10 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Modeling Layer 11 ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:16:52     58s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Number of ignored nets = 0
[02/08 15:16:52     58s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:16:52     58s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:16:52     58s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:16:52     58s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:16:52     58s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:16:52     58s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:16:52     58s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:16:52     58s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:16:52     58s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:16:52     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:16:52     58s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1341.1 MB
[02/08 15:16:52     58s] (I)       Ndr track 0 does not exist
[02/08 15:16:52     58s] (I)       Layer1  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer2  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer3  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer4  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer5  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer6  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer7  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer8  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer9  viaCost=200.00
[02/08 15:16:52     58s] (I)       Layer10  viaCost=200.00
[02/08 15:16:52     58s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:16:52     58s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:16:52     58s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:16:52     58s] (I)       Site width          :   400  (dbu)
[02/08 15:16:52     58s] (I)       Row height          :  3420  (dbu)
[02/08 15:16:52     58s] (I)       GCell width         :  3420  (dbu)
[02/08 15:16:52     58s] (I)       GCell height        :  3420  (dbu)
[02/08 15:16:52     58s] (I)       Grid                :   128   126    11
[02/08 15:16:52     58s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:16:52     58s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:16:52     58s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:16:52     58s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:16:52     58s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:16:52     58s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:16:52     58s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:16:52     58s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:16:52     58s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:16:52     58s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:16:52     58s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:16:52     58s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:16:52     58s] (I)       --------------------------------------------------------
[02/08 15:16:52     58s] 
[02/08 15:16:52     58s] (I)       ID:0  Default:yes[02/08 15:16:52     58s] [NR-eGR] ============ Routing rule table ============
[02/08 15:16:52     58s] [NR-eGR] Rule id: 0  Nets: 9366 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:16:52     58s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:16:52     58s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:52     58s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:52     58s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:16:52     58s] [NR-eGR] ========================================
[02/08 15:16:52     58s] [NR-eGR] 
[02/08 15:16:52     58s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:16:52     58s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:16:52     58s] (I)       After initializing earlyGlobalRoute syMemory usage = 1341.1 MB
[02/08 15:16:52     58s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.23 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Started Global Routing ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       ============= Initialization =============
[02/08 15:16:52     58s] (I)       totalPins=37015  totalGlobalPin=36091 (97.50%)
[02/08 15:16:52     58s] (I)       Started Build MST ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Generate topology with single threads
[02/08 15:16:52     58s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       total 2D Cap : 1198837 = (623419 H, 575418 V)
[02/08 15:16:52     58s] (I)       ============  Phase 1a Route ============
[02/08 15:16:52     58s] [NR-eGR] Layer group 1: route 9366 net(s) in layer range [2, 11]
[02/08 15:16:52     58s] (I)       Started Phase 1a ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Usage: 107575 = (51886 H, 55689 V) = (8.32% H, 9.68% V) = (8.873e+04um H, 9.523e+04um V)
[02/08 15:16:52     58s] (I)       
[02/08 15:16:52     58s] (I)       ============  Phase 1b Route ============
[02/08 15:16:52     58s] (I)       Usage: 107575 = (51886 H, 55689 V) = (8.32% H, 9.68% V) = (8.873e+04um H, 9.523e+04um V)
[02/08 15:16:52     58s] (I)       
[02/08 15:16:52     58s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.839532e+05um
[02/08 15:16:52     58s] (I)       ============  Phase 1c Route ============
[02/08 15:16:52     58s] (I)       Usage: 107575 = (51886 H, 55689 V) = (8.32% H, 9.68% V) = (8.873e+04um H, 9.523e+04um V)
[02/08 15:16:52     58s] (I)       
[02/08 15:16:52     58s] (I)       ============  Phase 1d Route ============
[02/08 15:16:52     58s] (I)       Usage: 107575 = (51886 H, 55689 V) = (8.32% H, 9.68% V) = (8.873e+04um H, 9.523e+04um V)
[02/08 15:16:52     58s] (I)       
[02/08 15:16:52     58s] (I)       ============  Phase 1e Route ============
[02/08 15:16:52     58s] (I)       Started Phase 1e ( Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Usage: 107575 = (51886 H, 55689 V) = (8.32% H, 9.68% V) = (8.873e+04um H, 9.523e+04um V)
[02/08 15:16:52     58s] (I)       
[02/08 15:16:52     58s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.839532e+05um
[02/08 15:16:52     58s] [NR-eGR] 
[02/08 15:16:52     58s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:16:52     58s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:52     58s] (I)       ============  Phase 1l Route ============
[02/08 15:16:52     58s] (I)       
[02/08 15:16:52     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:16:52     58s] [NR-eGR]                        OverCon            
[02/08 15:16:52     58s] [NR-eGR]                         #Gcell     %Gcell
[02/08 15:16:52     58s] [NR-eGR]       Layer                (2)    OverCon 
[02/08 15:16:52     58s] [NR-eGR] ----------------------------------------------
[02/08 15:16:52     58s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal2  (2)        16( 0.10%)   ( 0.10%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal3  (3)         3( 0.02%)   ( 0.02%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:52     58s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:53     58s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:53     58s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:53     58s] [NR-eGR] ----------------------------------------------
[02/08 15:16:53     58s] [NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[02/08 15:16:53     58s] [NR-eGR] 
[02/08 15:16:53     58s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.65 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:53     58s] (I)       total 2D Cap : 1201062 = (624096 H, 576966 V)
[02/08 15:16:53     58s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:16:53     58s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:16:53     58s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.200, REAL:0.889, MEM:1341.1M
[02/08 15:16:53     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:1341.1M
[02/08 15:16:53     58s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1341.1M
[02/08 15:16:53     58s] [hotspot] +------------+---------------+---------------+
[02/08 15:16:53     58s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:16:53     58s] [hotspot] +------------+---------------+---------------+
[02/08 15:16:53     58s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:16:53     58s] [hotspot] +------------+---------------+---------------+
[02/08 15:16:53     58s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:16:53     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:16:53     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1341.1M
[02/08 15:16:53     58s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1341.1M
[02/08 15:16:53     58s] Skipped repairing congestion.
[02/08 15:16:53     58s] Starting Early Global Route wiring: mem = 1341.1M
[02/08 15:16:53     58s] (I)       ============= track Assignment ============
[02/08 15:16:53     58s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1341.06 MB )
[02/08 15:16:53     58s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:53     58s] (I)       Started Greedy Track Assignment ( Curr Mem: 1341.06 MB )
[02/08 15:16:53     58s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:16:53     58s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:53     58s] (I)       Run Multi-thread track assignment
[02/08 15:16:53     58s] (I)       Finished Greedy Track Assignment ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1341.06 MB )
[02/08 15:16:53     58s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:16:53     58s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 36711
[02/08 15:16:53     58s] [NR-eGR] Metal2  (2V) length: 5.997497e+04um, number of vias: 53928
[02/08 15:16:53     58s] [NR-eGR] Metal3  (3H) length: 7.067820e+04um, number of vias: 7144
[02/08 15:16:53     58s] [NR-eGR] Metal4  (4V) length: 3.744385e+04um, number of vias: 2827
[02/08 15:16:53     58s] [NR-eGR] Metal5  (5H) length: 1.998771e+04um, number of vias: 508
[02/08 15:16:53     58s] [NR-eGR] Metal6  (6V) length: 4.972425e+03um, number of vias: 92
[02/08 15:16:53     58s] [NR-eGR] Metal7  (7H) length: 6.817700e+02um, number of vias: 29
[02/08 15:16:53     58s] [NR-eGR] Metal8  (8V) length: 5.635400e+02um, number of vias: 10
[02/08 15:16:53     58s] [NR-eGR] Metal9  (9H) length: 3.394000e+01um, number of vias: 4
[02/08 15:16:53     58s] [NR-eGR] Metal10 (10V) length: 3.230000e+00um, number of vias: 0
[02/08 15:16:53     58s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:16:53     58s] [NR-eGR] Total length: 1.943396e+05um, number of vias: 101253
[02/08 15:16:53     58s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:16:53     58s] [NR-eGR] Total eGR-routed clock nets wire length: 6.244570e+03um 
[02/08 15:16:53     58s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:16:53     58s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.240, REAL:0.238, MEM:1284.1M
[02/08 15:16:53     58s] Clear Wl Manager.
[02/08 15:16:53     58s] Early Global Route wiring runtime: 0.24 seconds, mem = 1284.1M
[02/08 15:16:53     58s] Clear WL bound data that no need be kept to net call of ip
[02/08 15:16:53     58s] End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
[02/08 15:16:53     58s] *** Finishing place_design default flow ***
[02/08 15:16:53     58s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 23.27% flops. Placement and timing QoR can be severely impacted in this case!
[02/08 15:16:53     58s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[02/08 15:16:53     58s] ***** Total cpu  0:0:35
[02/08 15:16:53     58s] ***** Total real time  0:0:37
[02/08 15:16:53     58s] **place_design ... cpu = 0: 0:35, real = 0: 0:37, mem = 1284.1M **
[02/08 15:16:53     58s] 
[02/08 15:16:53     58s] *** Summary of all messages that are not suppressed in this session:
[02/08 15:16:53     58s] Severity  ID               Count  Summary                                  
[02/08 15:16:53     58s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/08 15:16:53     58s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/08 15:16:53     58s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/08 15:16:53     58s] *** Message Summary: 3 warning(s), 2 error(s)
[02/08 15:16:53     58s] 
[02/08 15:16:53     58s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:16:53     58s] UM:*                                      final
[02/08 15:16:53     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1284.1M
[02/08 15:16:53     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1284.1M
[02/08 15:16:53     59s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1284.5M
[02/08 15:16:53     59s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1284.5M
[02/08 15:16:53     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:1284.5M
[02/08 15:16:53     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:1284.5M
[02/08 15:16:53     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1284.5M
[02/08 15:16:53     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1284.1M
[02/08 15:16:54     59s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:16:54     59s] UM:                                       place_design
[02/08 15:16:54     59s] @file 36: opt_design -pre_cts
[02/08 15:16:54     59s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 914.4M, totSessionCpu=0:00:59 **
[02/08 15:16:54     59s] Executing: place_opt_design -opt
[02/08 15:16:54     59s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/08 15:16:54     59s] 'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set options
[02/08 15:16:54     59s] ====================================================================================================================================================================================
[02/08 15:16:54     59s] = Category: opt
[02/08 15:16:54     59s] ====================================================================================================================================================================================
[02/08 15:16:54     59s] Attribute Name                                        Current Value                                                                                                                   
[02/08 15:16:54     59s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:16:54     59s] opt_area_recovery                                     default
[02/08 15:16:54     59s] opt_effort (hidden)                                   high
[02/08 15:16:54     59s] opt_leakage_to_dynamic_ratio                          1.0
[02/08 15:16:54     59s] opt_power_effort                                      none
[02/08 15:16:54     59s] opt_remove_redundant_insts                            true
[02/08 15:16:54     59s] ====================================================================================================================================================================================
[02/08 15:16:54     59s] = Category: place
[02/08 15:16:54     59s] ====================================================================================================================================================================================
[02/08 15:16:54     59s] Attribute Name                                        Current Value                                                                                                                   
[02/08 15:16:54     59s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:16:54     59s] place_design_floorplan_mode                           false
[02/08 15:16:54     59s] place_design_refine_place                             true
[02/08 15:16:54     59s] place_global_cong_effort                              auto
[02/08 15:16:54     59s] place_global_place_io_pins                            true
[02/08 15:16:54     59s] #optDebug: fT-E <X 2 3 1 0>
[02/08 15:16:54     59s] #optDebug: fT-E <X 2 3 1 0>
[02/08 15:16:54     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1286.1M
[02/08 15:16:54     59s] All LLGs are deleted
[02/08 15:16:54     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1286.1M
[02/08 15:16:54     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1286.1M
[02/08 15:16:54     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1286.1M
[02/08 15:16:54     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1286.1M
[02/08 15:16:54     59s] Core basic site is CoreSite
[02/08 15:16:54     59s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:16:54     59s] SiteArray: use 446,464 bytes
[02/08 15:16:54     59s] SiteArray: current memory after site array memory allocation 1286.5M
[02/08 15:16:54     59s] SiteArray: FP blocked sites are writable
[02/08 15:16:54     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:16:54     59s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1286.5M
[02/08 15:16:54     59s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:16:54     59s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1286.5M
[02/08 15:16:54     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.066, MEM:1286.5M
[02/08 15:16:54     59s] OPERPROF:     Starting CMU at level 3, MEM:1286.5M
[02/08 15:16:54     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1286.5M
[02/08 15:16:54     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.071, MEM:1286.5M
[02/08 15:16:54     59s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1286.5MB).
[02/08 15:16:54     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:1286.5M
[02/08 15:16:54     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1286.5M
[02/08 15:16:54     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1286.1M
[02/08 15:16:54     59s] All LLGs are deleted
[02/08 15:16:54     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1286.1M
[02/08 15:16:54     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1286.1M
[02/08 15:16:54     59s] VSMManager cleared!
[02/08 15:16:54     59s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 915.2M, totSessionCpu=0:01:00 **
[02/08 15:16:54     59s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/08 15:16:54     59s] Info: 1 threads available for lower-level modules during optimization.
[02/08 15:16:54     59s] GigaOpt running with 1 threads.
[02/08 15:16:54     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:1283.1M
[02/08 15:16:54     59s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:16:54     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1283.1M
[02/08 15:16:54     59s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1283.1M
[02/08 15:16:54     59s] Core basic site is CoreSite
[02/08 15:16:54     59s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:16:54     59s] SiteArray: use 446,464 bytes
[02/08 15:16:54     59s] SiteArray: current memory after site array memory allocation 1283.5M
[02/08 15:16:54     59s] SiteArray: FP blocked sites are writable
[02/08 15:16:54     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:16:54     59s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1283.5M
[02/08 15:16:54     59s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:16:54     59s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1283.5M
[02/08 15:16:54     59s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.067, MEM:1283.5M
[02/08 15:16:54     59s] OPERPROF:     Starting CMU at level 3, MEM:1283.5M
[02/08 15:16:54     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1283.5M
[02/08 15:16:54     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1283.5M
[02/08 15:16:54     59s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1283.5MB).
[02/08 15:16:54     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:1283.5M
[02/08 15:16:54     59s] LayerId::1 widthSet size::1
[02/08 15:16:54     59s] LayerId::2 widthSet size::1
[02/08 15:16:54     59s] LayerId::3 widthSet size::1
[02/08 15:16:54     59s] LayerId::4 widthSet size::1
[02/08 15:16:54     59s] LayerId::5 widthSet size::1
[02/08 15:16:54     59s] LayerId::6 widthSet size::1
[02/08 15:16:54     59s] LayerId::7 widthSet size::1
[02/08 15:16:54     59s] LayerId::8 widthSet size::1
[02/08 15:16:54     59s] LayerId::9 widthSet size::1
[02/08 15:16:54     59s] LayerId::10 widthSet size::1
[02/08 15:16:54     59s] LayerId::11 widthSet size::1
[02/08 15:16:54     59s] Updating RC grid for preRoute extraction ...
[02/08 15:16:54     59s] Initializing multi-corner resistance tables ...
[02/08 15:16:54     59s] 
[02/08 15:16:54     59s] Creating Lib Analyzer ...
[02/08 15:16:54     59s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:16:54     59s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/08 15:16:54     59s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:16:54     59s] 
[02/08 15:16:55     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:00 mem=1291.5M
[02/08 15:16:55     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:00 mem=1291.5M
[02/08 15:16:55     60s] Creating Lib Analyzer, finished. 
[02/08 15:16:55     60s] #optDebug: fT-S <1 2 3 1 0>
[02/08 15:16:55     60s] Setting timing_disable_library_data_to_data_checks to 'true'.
[02/08 15:16:55     60s] Setting timing_disable_user_data_to_data_checks to 'true'.
[02/08 15:16:55     60s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 923.4M, totSessionCpu=0:01:00 **
[02/08 15:16:55     60s] *** opt_design -pre_cts ***
[02/08 15:16:55     60s] DRC Margin: user margin 0.0; extra margin 0.2
[02/08 15:16:55     60s] Setup Target Slack: user slack 0; extra slack 0.0
[02/08 15:16:55     60s] Hold Target Slack: user slack 0
[02/08 15:16:55     60s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/08 15:16:55     60s] Type 'man IMPOPT-3195' for more detail.
[02/08 15:16:55     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1291.5M
[02/08 15:16:55     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:1291.5M
[02/08 15:16:55     60s] Multi-VT timing optimization disabled based on library information.
[02/08 15:16:55     60s] Deleting Cell Server ...
[02/08 15:16:55     60s] Deleting Lib Analyzer.
[02/08 15:16:55     60s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:16:55     60s] Summary for sequential cells identification: 
[02/08 15:16:55     60s]   Identified SBFF number: 104
[02/08 15:16:55     60s]   Identified MBFF number: 0
[02/08 15:16:55     60s]   Identified SB Latch number: 0
[02/08 15:16:55     60s]   Identified MB Latch number: 0
[02/08 15:16:55     60s]   Not identified SBFF number: 16
[02/08 15:16:55     60s]   Not identified MBFF number: 0
[02/08 15:16:55     60s]   Not identified SB Latch number: 0
[02/08 15:16:55     60s]   Not identified MB Latch number: 0
[02/08 15:16:55     60s]   Number of sequential cells which are not FFs: 32
[02/08 15:16:55     60s]  Visiting view : default_emulate_view
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:16:55     60s]  Visiting view : default_emulate_view
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:16:55     60s]  Setting StdDelay to 11.60
[02/08 15:16:55     60s] Creating Cell Server, finished. 
[02/08 15:16:55     60s] 
[02/08 15:16:55     60s] Deleting Cell Server ...
[02/08 15:16:55     60s] 
[02/08 15:16:55     60s] Creating Lib Analyzer ...
[02/08 15:16:55     60s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:16:55     60s] Summary for sequential cells identification: 
[02/08 15:16:55     60s]   Identified SBFF number: 104
[02/08 15:16:55     60s]   Identified MBFF number: 0
[02/08 15:16:55     60s]   Identified SB Latch number: 0
[02/08 15:16:55     60s]   Identified MB Latch number: 0
[02/08 15:16:55     60s]   Not identified SBFF number: 16
[02/08 15:16:55     60s]   Not identified MBFF number: 0
[02/08 15:16:55     60s]   Not identified SB Latch number: 0
[02/08 15:16:55     60s]   Not identified MB Latch number: 0
[02/08 15:16:55     60s]   Number of sequential cells which are not FFs: 32
[02/08 15:16:55     60s]  Visiting view : default_emulate_view
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:16:55     60s]  Visiting view : default_emulate_view
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:16:55     60s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:16:55     60s]  Setting StdDelay to 11.60
[02/08 15:16:55     60s] Creating Cell Server, finished. 
[02/08 15:16:55     60s] 
[02/08 15:16:55     60s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:16:55     60s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:16:55     60s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:16:55     60s] 
[02/08 15:16:55     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=1291.5M
[02/08 15:16:55     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=1291.5M
[02/08 15:16:55     61s] Creating Lib Analyzer, finished. 
[02/08 15:16:55     61s] All LLGs are deleted
[02/08 15:16:55     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1291.5M
[02/08 15:16:55     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1291.1M
[02/08 15:16:55     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=1291.1M
[02/08 15:16:55     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=1291.1M
[02/08 15:16:55     61s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1291.08 MB )
[02/08 15:16:55     61s] (I)       Started Loading and Dumping File ( Curr Mem: 1291.08 MB )
[02/08 15:16:55     61s] (I)       Reading DB...
[02/08 15:16:55     61s] (I)       Read data from FE... (mem=1291.1M)
[02/08 15:16:55     61s] (I)       Read nodes and places... (mem=1291.1M)
[02/08 15:16:55     61s] (I)       Number of ignored instance 0
[02/08 15:16:55     61s] (I)       Number of inbound cells 0
[02/08 15:16:55     61s] (I)       numMoveCells=8467, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[02/08 15:16:55     61s] (I)       Done Read nodes and places (cpu=0.000s, mem=1293.2M)
[02/08 15:16:55     61s] (I)       Read nets... (mem=1293.2M)
[02/08 15:16:55     61s] (I)       numNets=9366  ignoredNets=3
[02/08 15:16:55     61s] (I)       Done Read nets (cpu=0.030s, mem=1295.2M)
[02/08 15:16:55     61s] (I)       Read rows... (mem=1295.2M)
[02/08 15:16:55     61s] (I)       Done Read rows (cpu=0.000s, mem=1295.2M)
[02/08 15:16:56     61s] (I)       Identified Clock instances: Flop 1960, Clock buffer/inverter 0, Gate 0, Logic 0
[02/08 15:16:56     61s] (I)       Read module constraints... (mem=1295.2M)
[02/08 15:16:56     61s] (I)       Done Read module constraints (cpu=0.000s, mem=1295.2M)
[02/08 15:16:56     61s] (I)       Done Read data from FE (cpu=0.040s, mem=1295.2M)
[02/08 15:16:56     61s] (I)       before initializing RouteDB syMemory usage = 1295.2 MB
[02/08 15:16:56     61s] (I)       Honor MSV route constraint: false
[02/08 15:16:56     61s] (I)       Maximum routing layer  : 127
[02/08 15:16:56     61s] (I)       Minimum routing layer  : 2
[02/08 15:16:56     61s] (I)       Supply scale factor H  : 1.00
[02/08 15:16:56     61s] (I)       Supply scale factor V  : 1.00
[02/08 15:16:56     61s] (I)       Tracks used by clock wire: 0
[02/08 15:16:56     61s] (I)       Reverse direction      : 
[02/08 15:16:56     61s] (I)       Honor partition pin guides: true
[02/08 15:16:56     61s] (I)       Route selected nets only: false
[02/08 15:16:56     61s] (I)       Route secondary PG pins: false
[02/08 15:16:56     61s] (I)       Second PG max fanout   : 2147483647
[02/08 15:16:56     61s] (I)       Buffering-aware routing: true
[02/08 15:16:56     61s] (I)       Spread congestion away from blockages: true
[02/08 15:16:56     61s] (I)       Overflow penalty cost  : 10
[02/08 15:16:56     61s] (I)       punchThroughDistance   : 1327.70
[02/08 15:16:56     61s] (I)       source-to-sink ratio   : 0.30
[02/08 15:16:56     61s] (I)       Apply function for special wires: true
[02/08 15:16:56     61s] (I)       Layer by layer blockage reading: true
[02/08 15:16:56     61s] (I)       Offset calculation fix : true
[02/08 15:16:56     61s] (I)       Route stripe layer range: 
[02/08 15:16:56     61s] (I)       Honor partition fences : 
[02/08 15:16:56     61s] (I)       Honor partition pin    : 
[02/08 15:16:56     61s] (I)       Honor partition fences with feedthrough: 
[02/08 15:16:56     61s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:16:56     61s] (I)       build grid graph
[02/08 15:16:56     61s] (I)       build grid graph start
[02/08 15:16:56     61s] [NR-eGR] Track table information for default rule: 
[02/08 15:16:56     61s] [NR-eGR] Metal1 has no routable track
[02/08 15:16:56     61s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:16:56     61s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:16:56     61s] (I)       build grid graph end
[02/08 15:16:56     61s] (I)       ===========================================================================
[02/08 15:16:56     61s] (I)       == Report All Rule Vias ==
[02/08 15:16:56     61s] (I)       ===========================================================================
[02/08 15:16:56     61s] (I)        Via Rule : (Default)
[02/08 15:16:56     61s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:56     61s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:56     61s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:16:56     61s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:16:56     61s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:16:56     61s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:16:56     61s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:16:56     61s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:16:56     61s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:16:56     61s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:16:56     61s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:16:56     61s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:16:56     61s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       ===========================================================================
[02/08 15:16:56     61s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:16:56     61s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:56     61s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:56     61s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       ===========================================================================
[02/08 15:16:56     61s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:16:56     61s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:16:56     61s] (I)       ---------------------------------------------------------------------------
[02/08 15:16:56     61s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:16:56     61s] (I)       ===========================================================================
[02/08 15:16:56     61s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Num PG vias on layer 1 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 2 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 3 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 4 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 5 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 6 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 7 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 8 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 9 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 10 : 0
[02/08 15:16:56     61s] (I)       Num PG vias on layer 11 : 0
[02/08 15:16:56     61s] [NR-eGR] Read 9408 PG shapes
[02/08 15:16:56     61s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:16:56     61s] (I)       readDataFromPlaceDB
[02/08 15:16:56     61s] (I)       Read net information..
[02/08 15:16:56     61s] (I)       Read testcase time = 0.000 seconds
[02/08 15:16:56     61s] 
[02/08 15:16:56     61s] (I)       early_global_route_priority property id does not exist.
[02/08 15:16:56     61s] (I)       Start initializing grid graph
[02/08 15:16:56     61s] (I)       End initializing grid graph
[02/08 15:16:56     61s] (I)       Model blockages into capacity
[02/08 15:16:56     61s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:16:56     61s] (I)       Started Modeling ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 1 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 2 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 3 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 4 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 5 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 6 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:16:56     61s] [NR-eGR] #Instance Blockages : 0
[02/08 15:16:56     61s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:16:56     61s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:16:56     61s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:16:56     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:16:56     61s] [NR-eGR] Read numTotalNets=9366  numIgnoredNets=0
[02/08 15:16:56     61s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 7 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 8 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 9 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 10 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Modeling Layer 11 ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:16:56     61s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Number of ignored nets = 0
[02/08 15:16:56     61s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:16:56     61s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:16:56     61s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:16:56     61s] (I)       Constructing bin map
[02/08 15:16:56     61s] (I)       Initialize bin information with width=6840 height=6840
[02/08 15:16:56     61s] (I)       Done constructing bin map
[02/08 15:16:56     61s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:16:56     61s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1295.2 MB
[02/08 15:16:56     61s] (I)       Ndr track 0 does not exist
[02/08 15:16:56     61s] (I)       Layer1  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer2  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer3  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer4  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer5  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer6  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer7  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer8  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer9  viaCost=200.00
[02/08 15:16:56     61s] (I)       Layer10  viaCost=200.00
[02/08 15:16:56     61s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:16:56     61s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:16:56     61s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:16:56     61s] (I)       Site width          :   400  (dbu)
[02/08 15:16:56     61s] (I)       Row height          :  3420  (dbu)
[02/08 15:16:56     61s] (I)       GCell width         :  3420  (dbu)
[02/08 15:16:56     61s] (I)       GCell height        :  3420  (dbu)
[02/08 15:16:56     61s] (I)       Grid                :   128   126    11
[02/08 15:16:56     61s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:16:56     61s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:16:56     61s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:16:56     61s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:16:56     61s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:16:56     61s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:16:56     61s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:16:56     61s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:16:56     61s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:16:56     61s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:16:56     61s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:16:56     61s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:16:56     61s] (I)       --------------------------------------------------------
[02/08 15:16:56     61s] 
[02/08 15:16:56     61s] (I)       [02/08 15:16:56     61s] [NR-eGR] ============ Routing rule table ============
[02/08 15:16:56     61s] [NR-eGR] Rule id: 0  Nets: 9366 
ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:16:56     61s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:16:56     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:56     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:16:56     61s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:16:56     61s] [NR-eGR] ========================================
[02/08 15:16:56     61s] [NR-eGR] 
[02/08 15:16:56     61s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:16:56     61s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:16:56     61s] (I)       After initializing earlyGlobalRoute syMemory usage = 1295.2 MB
[02/08 15:16:56     61s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.26 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Global Routing ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       ============= Initialization =============
[02/08 15:16:56     61s] (I)       totalPins=37015  totalGlobalPin=36091 (97.50%)
[02/08 15:16:56     61s] (I)       Started Build MST ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Generate topology with single threads
[02/08 15:16:56     61s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       total 2D Cap : 1198837 = (623419 H, 575418 V)
[02/08 15:16:56     61s] (I)       #blocked areas for congestion spreading : 0
[02/08 15:16:56     61s] (I)       [02/08 15:16:56     61s] [NR-eGR] Layer group 1: route 9366 net(s) in layer range [2, 11]
============  Phase 1a Route ============
[02/08 15:16:56     61s] (I)       Started Phase 1a ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Usage: 108961 = (52097 H, 56864 V) = (8.36% H, 9.88% V) = (8.909e+04um H, 9.724e+04um V)
[02/08 15:16:56     61s] (I)       
[02/08 15:16:56     61s] (I)       ============  Phase 1b Route ============
[02/08 15:16:56     61s] (I)       Usage: 108961 = (52097 H, 56864 V) = (8.36% H, 9.88% V) = (8.909e+04um H, 9.724e+04um V)
[02/08 15:16:56     61s] (I)       
[02/08 15:16:56     61s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.863233e+05um
[02/08 15:16:56     61s] (I)       ============  Phase 1c Route ============
[02/08 15:16:56     61s] (I)       Usage: 108961 = (52097 H, 56864 V) = (8.36% H, 9.88% V) = (8.909e+04um H, 9.724e+04um V)
[02/08 15:16:56     61s] (I)       
[02/08 15:16:56     61s] (I)       ============  Phase 1d Route ============
[02/08 15:16:56     61s] (I)       Usage: 108961 = (52097 H, 56864 V) = (8.36% H, 9.88% V) = (8.909e+04um H, 9.724e+04um V)
[02/08 15:16:56     61s] (I)       
[02/08 15:16:56     61s] (I)       ============  Phase 1e Route ============
[02/08 15:16:56     61s] (I)       Started Phase 1e ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Usage: 108961 = (52097 H, 56864 V) = (8.36% H, 9.88% V) = (8.909e+04um H, 9.724e+04um V)
[02/08 15:16:56     61s] (I)       
[02/08 15:16:56     61s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.863233e+05um
[02/08 15:16:56     61s] [NR-eGR] 
[02/08 15:16:56     61s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:16:56     61s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       ============  Phase 1l Route ============
[02/08 15:16:56     61s] (I)       
[02/08 15:16:56     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:16:56     61s] [NR-eGR]                        OverCon            
[02/08 15:16:56     61s] [NR-eGR]                         #Gcell     %Gcell
[02/08 15:16:56     61s] [NR-eGR]       Layer                (2)    OverCon 
[02/08 15:16:56     61s] [NR-eGR] ----------------------------------------------
[02/08 15:16:56     61s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal2  (2)        18( 0.11%)   ( 0.11%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal3  (3)         3( 0.02%)   ( 0.02%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/08 15:16:56     61s] [NR-eGR] ----------------------------------------------
[02/08 15:16:56     61s] [NR-eGR] Total               21( 0.01%)   ( 0.01%) 
[02/08 15:16:56     61s] [NR-eGR] 
[02/08 15:16:56     61s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.33 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       total 2D Cap : 1201062 = (624096 H, 576966 V)
[02/08 15:16:56     61s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:16:56     61s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:16:56     61s] (I)       ============= track Assignment ============
[02/08 15:16:56     61s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Started Greedy Track Assignment ( Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:16:56     61s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] (I)       Run Multi-thread track assignment
[02/08 15:16:56     61s] (I)       Finished Greedy Track Assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1295.21 MB )
[02/08 15:16:56     61s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:16:56     61s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 36711
[02/08 15:16:56     61s] [NR-eGR] Metal2  (2V) length: 6.010883e+04um, number of vias: 53810
[02/08 15:16:56     61s] [NR-eGR] Metal3  (3H) length: 7.105625e+04um, number of vias: 7410
[02/08 15:16:56     61s] [NR-eGR] Metal4  (4V) length: 3.877041e+04um, number of vias: 2949
[02/08 15:16:56     61s] [NR-eGR] Metal5  (5H) length: 1.990259e+04um, number of vias: 562
[02/08 15:16:56     61s] [NR-eGR] Metal6  (6V) length: 5.685420e+03um, number of vias: 108
[02/08 15:16:56     61s] [NR-eGR] Metal7  (7H) length: 7.100000e+02um, number of vias: 26
[02/08 15:16:56     61s] [NR-eGR] Metal8  (8V) length: 5.840050e+02um, number of vias: 9
[02/08 15:16:56     61s] [NR-eGR] Metal9  (9H) length: 1.038000e+02um, number of vias: 4
[02/08 15:16:56     61s] [NR-eGR] Metal10 (10V) length: 3.135000e+00um, number of vias: 0
[02/08 15:16:56     61s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:16:56     61s] [NR-eGR] Total length: 1.969244e+05um, number of vias: 101589
[02/08 15:16:56     61s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:16:56     61s] [NR-eGR] Total eGR-routed clock nets wire length: 6.633735e+03um 
[02/08 15:16:56     61s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:16:56     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.83 sec, Curr Mem: 1291.21 MB )
[02/08 15:16:56     61s] Extraction called for design 'picorv32' of instances=8467 and nets=9565 using extraction engine 'pre_route' .
[02/08 15:16:56     61s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:16:56     61s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:16:56     61s] pre_route RC Extraction called for design picorv32.
[02/08 15:16:56     61s] RC Extraction called in multi-corner(1) mode.
[02/08 15:16:56     61s] RCMode: PreRoute
[02/08 15:16:56     61s]       RC Corner Indexes            0   
[02/08 15:16:56     61s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:16:56     61s] Resistance Scaling Factor    : 1.00000 
[02/08 15:16:56     61s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:16:56     61s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:16:56     61s] Shrink Factor                : 1.00000
[02/08 15:16:56     61s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:16:56     61s] Using Quantus QRC technology file ...
[02/08 15:16:56     61s] LayerId::1 widthSet size::1
[02/08 15:16:56     61s] LayerId::2 widthSet size::1
[02/08 15:16:56     61s] LayerId::3 widthSet size::1
[02/08 15:16:56     61s] LayerId::4 widthSet size::1
[02/08 15:16:56     61s] LayerId::5 widthSet size::1
[02/08 15:16:56     61s] LayerId::6 widthSet size::1
[02/08 15:16:56     61s] LayerId::7 widthSet size::1
[02/08 15:16:56     61s] LayerId::8 widthSet size::1
[02/08 15:16:56     61s] LayerId::9 widthSet size::1
[02/08 15:16:56     61s] LayerId::10 widthSet size::1
[02/08 15:16:56     61s] LayerId::11 widthSet size::1
[02/08 15:16:56     61s] Updating RC grid for preRoute extraction ...
[02/08 15:16:56     61s] Initializing multi-corner resistance tables ...
[02/08 15:16:56     61s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1291.207M)
[02/08 15:16:56     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1291.2M
[02/08 15:16:56     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1291.2M
[02/08 15:16:56     61s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1291.6M
[02/08 15:16:56     61s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1291.6M
[02/08 15:16:56     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1291.6M
[02/08 15:16:56     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:1291.6M
[02/08 15:16:56     61s] Starting delay calculation for Setup views
[02/08 15:16:56     61s] #################################################################################
[02/08 15:16:56     61s] # Design Stage: PreRoute
[02/08 15:16:56     61s] # Design Name: picorv32
[02/08 15:16:56     61s] # Design Mode: 90nm
[02/08 15:16:56     61s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:16:56     61s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:16:56     61s] # Signoff Settings: SI Off 
[02/08 15:16:56     61s] #################################################################################
[02/08 15:16:57     62s] Calculate delays in Single mode...
[02/08 15:16:57     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 1293.6M, InitMEM = 1293.6M)
[02/08 15:16:57     62s] Start delay calculation (fullDC) (1 T). (MEM=1293.65)
[02/08 15:16:57     62s] End AAE Lib Interpolated Model. (MEM=1309.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:16:59     63s] Total number of fetched objects 9369
[02/08 15:16:59     63s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:16:59     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:16:59     64s] End delay calculation. (MEM=1357.68 CPU=0:00:01.3 REAL=0:00:02.0)
[02/08 15:16:59     64s] End delay calculation (fullDC). (MEM=1357.68 CPU=0:00:01.9 REAL=0:00:02.0)
[02/08 15:16:59     64s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 1357.7M) ***
[02/08 15:16:59     64s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:01:04 mem=1357.7M)
[02/08 15:16:59     64s] 
[02/08 15:16:59     64s] ------------------------------------------------------------
[02/08 15:16:59     64s]              Initial Summary                             
[02/08 15:16:59     64s] ------------------------------------------------------------
[02/08 15:16:59     64s] 
[02/08 15:16:59     64s] Setup views included:
[02/08 15:16:59     64s]  default_emulate_view 
[02/08 15:16:59     64s] 
[02/08 15:16:59     64s] +--------------------+---------+
[02/08 15:16:59     64s] |     Setup mode     |   all   |
[02/08 15:16:59     64s] +--------------------+---------+
[02/08 15:16:59     64s] |           WNS (ns):| -4.267  |
[02/08 15:16:59     64s] |           TNS (ns):| -15.545 |
[02/08 15:16:59     64s] |    Violating Paths:|   14    |
[02/08 15:16:59     64s] |          All Paths:|  4680   |
[02/08 15:16:59     64s] +--------------------+---------+
[02/08 15:16:59     64s] 
[02/08 15:16:59     64s] +----------------+-------------------------------+------------------+
[02/08 15:16:59     64s] |                |              Real             |       Total      |
[02/08 15:16:59     64s] |    DRVs        +------------------+------------+------------------|
[02/08 15:16:59     64s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:16:59     64s] +----------------+------------------+------------+------------------+
[02/08 15:16:59     64s] |   max_cap      |    226 (226)     |   -0.783   |    227 (227)     |
[02/08 15:16:59     64s] |   max_tran     |    531 (2437)    |  -13.780   |    531 (2443)    |
[02/08 15:16:59     64s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:16:59     64s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:16:59     64s] +----------------+------------------+------------+------------------+
[02/08 15:16:59     64s] 
[02/08 15:16:59     64s] Density: 79.519%
[02/08 15:16:59     64s] ------------------------------------------------------------
[02/08 15:16:59     64s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 967.3M, totSessionCpu=0:01:05 **
[02/08 15:16:59     64s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/08 15:16:59     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:16:59     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=1312.7M
[02/08 15:16:59     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1312.7M
[02/08 15:16:59     64s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:16:59     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1312.7M
[02/08 15:16:59     64s] OPERPROF:     Starting CMU at level 3, MEM:1312.7M
[02/08 15:16:59     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1312.7M
[02/08 15:16:59     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:1312.7M
[02/08 15:16:59     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1312.7MB).
[02/08 15:16:59     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:1312.7M
[02/08 15:16:59     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=1312.7M
[02/08 15:16:59     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:16:59     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=1312.7M
[02/08 15:16:59     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1312.7M
[02/08 15:16:59     64s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:16:59     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1312.7M
[02/08 15:16:59     64s] OPERPROF:     Starting CMU at level 3, MEM:1312.7M
[02/08 15:16:59     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1312.7M
[02/08 15:16:59     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:1312.7M
[02/08 15:16:59     64s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1312.7MB).
[02/08 15:16:59     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1312.7M
[02/08 15:16:59     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=1312.7M
[02/08 15:16:59     64s] *** Starting optimizing excluded clock nets MEM= 1312.7M) ***
[02/08 15:16:59     64s] *info: No excluded clock nets to be optimized.
[02/08 15:16:59     64s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1312.7M) ***
[02/08 15:16:59     64s] The useful skew maximum allowed delay is: 0.3
[02/08 15:17:00     65s] Deleting Lib Analyzer.
[02/08 15:17:00     65s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:00     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=1312.7M
[02/08 15:17:00     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=1312.7M
[02/08 15:17:00     65s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/08 15:17:00     65s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.1/0:01:09.6 (0.9), mem = 1312.7M
[02/08 15:17:00     65s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.1
[02/08 15:17:00     65s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:00     65s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=1320.7M
[02/08 15:17:00     65s] OPERPROF: Starting DPlace-Init at level 1, MEM:1320.7M
[02/08 15:17:00     65s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:00     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1320.7M
[02/08 15:17:00     65s] OPERPROF:     Starting CMU at level 3, MEM:1320.7M
[02/08 15:17:00     65s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1320.7M
[02/08 15:17:00     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:1320.7M
[02/08 15:17:00     65s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1320.7MB).
[02/08 15:17:00     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.093, MEM:1320.7M
[02/08 15:17:00     65s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=1320.7M
[02/08 15:17:00     65s] 
[02/08 15:17:00     65s] Footprint cell information for calculating maxBufDist
[02/08 15:17:00     65s] *info: There are 15 candidate Buffer cells
[02/08 15:17:00     65s] *info: There are 14 candidate Inverter cells
[02/08 15:17:00     65s] 
[02/08 15:17:00     65s] 
[02/08 15:17:00     65s] Creating Lib Analyzer ...
[02/08 15:17:00     65s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:17:00     65s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:17:00     65s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:17:00     65s] 
[02/08 15:17:01     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=1481.6M
[02/08 15:17:01     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=1481.6M
[02/08 15:17:01     66s] Creating Lib Analyzer, finished. 
[02/08 15:17:01     66s] 
[02/08 15:17:01     66s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/08 15:17:02     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1500.7M
[02/08 15:17:02     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1500.7M
[02/08 15:17:02     67s] 
[02/08 15:17:02     67s] Netlist preparation processing... 
[02/08 15:17:02     67s] Removed 0 instance
[02/08 15:17:02     67s] *info: Marking 0 isolation instances dont touch
[02/08 15:17:02     67s] *info: Marking 0 level shifter instances dont touch
[02/08 15:17:02     67s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.1
[02/08 15:17:02     67s] *** AreaOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:07.3/0:01:11.8 (0.9), mem = 1481.6M
[02/08 15:17:02     67s] Deleting Lib Analyzer.
[02/08 15:17:02     67s] GigaOpt HFN: use maxLocalDensity 1.2
[02/08 15:17:02     67s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:17:02     67s] Begin: GigaOpt high fanout net optimization
[02/08 15:17:02     67s] GigaOpt HFN: use maxLocalDensity 1.2
[02/08 15:17:02     67s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:17:02     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.2
[02/08 15:17:02     67s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:02     67s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1394.6M
[02/08 15:17:02     67s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:17:02     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:1394.6M
[02/08 15:17:02     67s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:02     67s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:02     67s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.7/0:01:12.1 (0.9), mem = 1394.6M
[02/08 15:17:02     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1394.6M
[02/08 15:17:02     67s] OPERPROF:     Starting CMU at level 3, MEM:1394.6M
[02/08 15:17:02     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1394.6M
[02/08 15:17:02     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1394.6M
[02/08 15:17:02     67s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1394.6MB).
[02/08 15:17:02     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:1394.6M
[02/08 15:17:02     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1394.6M
[02/08 15:17:02     67s] 
[02/08 15:17:02     67s] Creating Lib Analyzer ...
[02/08 15:17:02     67s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:17:02     67s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:17:02     67s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:17:02     67s] 
[02/08 15:17:03     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=1394.6M
[02/08 15:17:03     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=1394.6M
[02/08 15:17:03     68s] Creating Lib Analyzer, finished. 
[02/08 15:17:03     68s] 
[02/08 15:17:03     68s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:17:05     69s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:05     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.2
[02/08 15:17:05     69s] *** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:09.8/0:01:14.4 (0.9), mem = 1394.6M
[02/08 15:17:05     69s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/08 15:17:05     69s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:17:05     69s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/08 15:17:05     69s] End: GigaOpt high fanout net optimization
[02/08 15:17:05     69s] Begin: GigaOpt DRV Optimization
[02/08 15:17:05     69s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:17:05     69s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:05     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.3
[02/08 15:17:05     69s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([02/08 15:17:05     69s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:05     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1394.6M
0.0), totSession cpu/real = 0:01:09.9/0:01:14.4 (0.9), mem = 1394.6M
[02/08 15:17:05     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1394.6M
[02/08 15:17:05     69s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:05     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1394.6M
[02/08 15:17:05     69s] OPERPROF:     Starting CMU at level 3, MEM:1394.6M
[02/08 15:17:05     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1394.6M
[02/08 15:17:05     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:1394.6M
[02/08 15:17:05     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1394.6MB).
[02/08 15:17:05     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1394.6M
[02/08 15:17:05     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1394.6M
[02/08 15:17:05     70s] 
[02/08 15:17:05     70s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:17:06     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1413.7M
[02/08 15:17:06     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1413.7M
[02/08 15:17:06     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:06     71s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/08 15:17:06     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:06     71s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:17:06     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:06     71s] Info: violation cost 43699.539062 (cap = 369.093140, tran = 43330.453125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:06     71s] |   657|  3742|   -13.84|   226|   226|    -0.83|     0|     0|     0|     0|    -4.27|   -15.54|       0|       0|       0|  79.52|          |         |
[02/08 15:17:09     73s] Info: violation cost 1015.922485 (cap = 96.517509, tran = 919.404785, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:09     73s] |   230|   384|    -0.78|   231|   231|    -0.64|     0|     0|     0|     0|     6.34|     0.00|      18|     461|      94|  82.41| 0:00:03.0|  1466.9M|
[02/08 15:17:09     74s] Info: violation cost 1015.922485 (cap = 96.517509, tran = 919.404785, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:09     74s] 
[02/08 15:17:09     74s] ###############################################################################
[02/08 15:17:09     74s] #
[02/08 15:17:09     74s] #  Large fanout net report:  
[02/08 15:17:09     74s] |   230|   384|    -0.78|   231|   231|    -0.64|     0|     0|     0|     0|     6.34|     0.00|       0|       0|       0|  82.41| 0:00:00.0|  1466.9M|
[02/08 15:17:09     74s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:17:09     74s] #     - current density: 82.41
[02/08 15:17:09     74s] #
[02/08 15:17:09     74s] #  List of high fanout nets:
[02/08 15:17:09     74s] #
[02/08 15:17:09     74s] ###############################################################################
[02/08 15:17:09     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:09     74s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:17:09     74s] 0 Ndr or Layer constraints added by optimization 
[02/08 15:17:09     74s] **** End NDR-Layer Usage Statistics ****
[02/08 15:17:09     74s] 
[02/08 15:17:09     74s] 
[02/08 15:17:09     74s] =======================================================================
[02/08 15:17:09     74s]                 Reasons for remaining drv violations
[02/08 15:17:09     74s] =======================================================================
[02/08 15:17:09     74s] *info: Total 231 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:17:09     74s] 
[02/08 15:17:09     74s] 
[02/08 15:17:09     74s] *** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1466.9M) ***
[02/08 15:17:09     74s] 
[02/08 15:17:09     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.3
[02/08 15:17:09     74s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/08 15:17:09     74s] *** DrvOpt [finish] : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:01:14.8/0:01:19.3 (0.9), mem = 1447.8M
[02/08 15:17:09     74s] End: GigaOpt DRV Optimization
[02/08 15:17:09     74s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/08 15:17:09     74s] **opt_design ... cpu = 0:00:15, real = 0:00:15, mem = 1071.9M, totSessionCpu=0:01:15 **
[02/08 15:17:10     74s] 
[02/08 15:17:10     74s] Active setup views:
[02/08 15:17:10     74s]  default_emulate_view
[02/08 15:17:10     74s]   Dominating endpoints: 0
[02/08 15:17:10     74s]   Dominating TNS: -0.000
[02/08 15:17:10     74s] 
[02/08 15:17:10     74s] Deleting Lib Analyzer.
[02/08 15:17:10     74s] Begin: GigaOpt Global Optimization
[02/08 15:17:10     74s] *info: use new DP (enabled)
[02/08 15:17:10     74s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/08 15:17:10     74s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/08 15:17:10     74s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:10     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.4
[02/08 15:17:10     74s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:10     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=1409.8M
[02/08 15:17:10     74s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:17:10     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:1409.8M
[02/08 15:17:10     74s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:14.9/0:01:19.4 (0.9), mem = 1409.8M
[02/08 15:17:10     74s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:10     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1409.8M
[02/08 15:17:10     74s] OPERPROF:     Starting CMU at level 3, MEM:1409.8M
[02/08 15:17:10     74s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1409.8M
[02/08 15:17:10     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1409.8M
[02/08 15:17:10     74s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1409.8MB).
[02/08 15:17:10     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1409.8M
[02/08 15:17:10     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=1409.8M
[02/08 15:17:10     75s] 
[02/08 15:17:10     75s] Creating Lib Analyzer ...
[02/08 15:17:10     75s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:17:10     75s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:17:10     75s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:17:10     75s] 
[02/08 15:17:10     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:16 mem=1409.8M
[02/08 15:17:10     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:16 mem=1409.8M
[02/08 15:17:10     75s] Creating Lib Analyzer, finished. 
[02/08 15:17:10     75s] 
[02/08 15:17:10     75s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/08 15:17:13     78s] *info: 1 clock net excluded
[02/08 15:17:13     78s] *info: 2 special nets excluded.
[02/08 15:17:13     78s] *info: 162 no-driver nets excluded.
[02/08 15:17:15     79s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1428.9M
[02/08 15:17:15     79s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1428.9M
[02/08 15:17:15     79s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/08 15:17:15     79s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------+
[02/08 15:17:15     79s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                   |
[02/08 15:17:15     79s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------+
[02/08 15:17:15     79s] |   0.000|   0.000|    82.41%|   0:00:00.0| 1446.9M|default_emulate_view|       NA| NA                                           |
[02/08 15:17:15     79s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------+
[02/08 15:17:15     79s] 
[02/08 15:17:15     79s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1446.9M) ***
[02/08 15:17:15     79s] 
[02/08 15:17:15     79s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1446.9M) ***
[02/08 15:17:15     79s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:17:15     79s] 0 Ndr or Layer constraints added by optimization 
[02/08 15:17:15     79s] **** End NDR-Layer Usage Statistics ****
[02/08 15:17:15     79s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/08 15:17:15     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.4
[02/08 15:17:15     79s] *** SetupOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:01:20.0/0:01:24.5 (0.9), mem = 1411.8M
[02/08 15:17:15     79s] End: GigaOpt Global Optimization
[02/08 15:17:15     79s] *** Timing Is met
[02/08 15:17:15     79s] *** Check timing (0:00:00.0)
[02/08 15:17:15     79s] Deleting Lib Analyzer.
[02/08 15:17:15     79s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/08 15:17:15     79s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[02/08 15:17:15     80s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:15     80s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=1409.8M
[02/08 15:17:15     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=1409.8M
[02/08 15:17:15     80s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/08 15:17:15     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1409.8M
[02/08 15:17:15     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1409.8M
[02/08 15:17:15     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:15     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=1428.9M
[02/08 15:17:15     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1428.9M
[02/08 15:17:15     80s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:15     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1428.9M
[02/08 15:17:15     80s] OPERPROF:     Starting CMU at level 3, MEM:1428.9M
[02/08 15:17:15     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1428.9M
[02/08 15:17:15     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1428.9M
[02/08 15:17:15     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1428.9MB).
[02/08 15:17:15     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:1428.9M
[02/08 15:17:15     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=1428.9M
[02/08 15:17:15     80s] 
[02/08 15:17:15     80s] Creating Lib Analyzer ...
[02/08 15:17:15     80s] Begin: Area Reclaim Optimization
[02/08 15:17:15     80s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:17:15     80s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:17:15     80s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:17:15     80s] 
[02/08 15:17:16     80s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=1446.9M
[02/08 15:17:16     80s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=1446.9M
[02/08 15:17:16     80s] Creating Lib Analyzer, finished. 
[02/08 15:17:16     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.5
[02/08 15:17:16     80s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:20.8/0:01:25.4 (0.9), mem = 1446.9M
[02/08 15:17:16     80s] 
[02/08 15:17:16     80s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/08 15:17:16     81s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1446.9M
[02/08 15:17:16     81s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1446.9M
[02/08 15:17:16     81s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 82.41
[02/08 15:17:16     81s] +----------+---------+--------+--------+------------+--------+
[02/08 15:17:16     81s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/08 15:17:16     81s] +----------+---------+--------+--------+------------+--------+
[02/08 15:17:16     81s] |    82.41%|        -|   0.000|   0.000|   0:00:00.0| 1446.9M|
[02/08 15:17:16     81s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:17     82s] |    82.41%|        0|   0.000|   0.000|   0:00:01.0| 1466.9M|
[02/08 15:17:17     82s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:17:17     82s] |    82.41%|        0|   0.000|   0.000|   0:00:00.0| 1466.9M|
[02/08 15:17:17     82s] |    82.40%|        2|   0.000|   0.000|   0:00:00.0| 1486.0M|
[02/08 15:17:18     83s] |    82.06%|      283|   0.000|   0.000|   0:00:01.0| 1486.0M|
[02/08 15:17:18     83s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:17:18     83s] |    82.06%|        0|   0.000|   0.000|   0:00:00.0| 1486.0M|
[02/08 15:17:18     83s] |    82.06%|        0|   0.000|   0.000|   0:00:00.0| 1486.0M|
[02/08 15:17:18     83s] 
[02/08 15:17:18     83s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 283 **
[02/08 15:17:18     83s] --------------------------------------------------------------
[02/08 15:17:18     83s] |                                   | Total     | Sequential |
[02/08 15:17:18     83s] --------------------------------------------------------------
[02/08 15:17:18     83s] | Num insts resized                 |     283  |       5    |
[02/08 15:17:18     83s] | Num insts undone                  |       0  |       0    |
[02/08 15:17:18     83s] | Num insts Downsized               |     283  |       5    |
[02/08 15:17:18     83s] | Num insts Samesized               |       0  |       0    |
[02/08 15:17:18     83s] | Num insts Upsized                 |       0  |       0    |
[02/08 15:17:18     83s] | Num multiple commits+uncommits    |       0  |       -    |
[02/08 15:17:18     83s] --------------------------------------------------------------
[02/08 15:17:18     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.5
[02/08 15:17:18     83s] +----------+---------+--------+--------+------------+--------+
[02/08 15:17:18     83s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 82.06
[02/08 15:17:18     83s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:17:18     83s] 0 Ndr or Layer constraints added by optimization 
[02/08 15:17:18     83s] **** End NDR-Layer Usage Statistics ****
[02/08 15:17:18     83s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
[02/08 15:17:18     83s] *** AreaOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:23.5/0:01:28.1 (0.9), mem = 1486.0M
[02/08 15:17:18     83s] Executing incremental physical updates
[02/08 15:17:18     83s] Executing incremental physical updates
[02/08 15:17:18     83s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1410.94M, totSessionCpu=0:01:24).
[02/08 15:17:18     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1410.9M
[02/08 15:17:18     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:1410.9M
[02/08 15:17:18     83s] **INFO: Flow update: Design is easy to close.
[02/08 15:17:18     83s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[02/08 15:17:18     83s] User Input Parameters:
[02/08 15:17:18     83s] - Congestion Driven    : On
[02/08 15:17:18     83s] - Timing Driven        : On
[02/08 15:17:18     83s] - Area-Violation Based : On
[02/08 15:17:18     83s] - Start Rollback Level : -5
[02/08 15:17:18     83s] - Legalized            : On
[02/08 15:17:18     83s] - Window Based         : Off
[02/08 15:17:18     83s] - eDen incr mode       : Off
[02/08 15:17:18     83s] 
[02/08 15:17:18     83s] *** Start incrementalPlace ***
[02/08 15:17:18     83s] 
[02/08 15:17:19     83s] no activity file in design. spp won't run.
[02/08 15:17:19     83s] Effort level <high> specified for reg2reg path_group
[02/08 15:17:19     84s] Collecting buffer chain nets ...
[02/08 15:17:19     84s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1412.9M
[02/08 15:17:19     84s] No Views given, use default active views for adaptive view pruning
[02/08 15:17:19     84s] SKP will enable view:
[02/08 15:17:19     84s]   default_emulate_view
[02/08 15:17:19     84s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1412.9M
[02/08 15:17:19     84s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1412.9M
[02/08 15:17:19     84s] Starting Early Global Route congestion estimation: mem = 1412.9M
[02/08 15:17:19     84s] (I)       Started Loading and Dumping File ( Curr Mem: 1412.94 MB )
[02/08 15:17:19     84s] (I)       Reading DB...
[02/08 15:17:19     84s] (I)       Read data from FE... (mem=1412.9M)
[02/08 15:17:19     84s] (I)       Read nodes and places... (mem=1412.9M)
[02/08 15:17:19     84s] (I)       Done Read nodes and places (cpu=0.010s, mem=1416.1M)
[02/08 15:17:19     84s] (I)       Read nets... (mem=1416.1M)
[02/08 15:17:19     84s] (I)       Done Read nets (cpu=0.020s, mem=1419.4M)
[02/08 15:17:19     84s] (I)       Done Read data from FE (cpu=0.040s, mem=1419.4M)
[02/08 15:17:19     84s] (I)       before initializing RouteDB syMemory usage = 1419.4 MB
[02/08 15:17:19     84s] (I)       Honor MSV route constraint: false
[02/08 15:17:19     84s] (I)       Maximum routing layer  : 127
[02/08 15:17:19     84s] (I)       Minimum routing layer  : 2
[02/08 15:17:19     84s] (I)       Supply scale factor H  : 1.00
[02/08 15:17:19     84s] (I)       Supply scale factor V  : 1.00
[02/08 15:17:19     84s] (I)       Tracks used by clock wire: 0
[02/08 15:17:19     84s] (I)       Reverse direction      : 
[02/08 15:17:19     84s] (I)       Honor partition pin guides: true
[02/08 15:17:19     84s] (I)       Route selected nets only: false
[02/08 15:17:19     84s] (I)       Route secondary PG pins: false
[02/08 15:17:19     84s] (I)       Second PG max fanout   : 2147483647
[02/08 15:17:19     84s] (I)       Apply function for special wires: true
[02/08 15:17:19     84s] (I)       Layer by layer blockage reading: true
[02/08 15:17:19     84s] (I)       Offset calculation fix : true
[02/08 15:17:19     84s] (I)       Route stripe layer range: 
[02/08 15:17:19     84s] (I)       Honor partition fences : 
[02/08 15:17:19     84s] (I)       Honor partition pin    : 
[02/08 15:17:19     84s] (I)       Honor partition fences with feedthrough: 
[02/08 15:17:19     84s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:17:19     84s] (I)       build grid graph
[02/08 15:17:19     84s] (I)       build grid graph start
[02/08 15:17:19     84s] [NR-eGR] Track table information for default rule: 
[02/08 15:17:19     84s] [NR-eGR] Metal1 has no routable track
[02/08 15:17:19     84s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:17:19     84s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:17:19     84s] (I)       build grid graph end
[02/08 15:17:19     84s] (I)       ===========================================================================
[02/08 15:17:19     84s] (I)       == Report All Rule Vias ==
[02/08 15:17:19     84s] (I)       ===========================================================================
[02/08 15:17:19     84s] (I)        Via Rule : (Default)
[02/08 15:17:19     84s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:19     84s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:19     84s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:17:19     84s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:17:19     84s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:17:19     84s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:17:19     84s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:17:19     84s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:17:19     84s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:17:19     84s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:17:19     84s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:17:19     84s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:17:19     84s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       ===========================================================================
[02/08 15:17:19     84s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:17:19     84s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:19     84s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:19     84s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       ===========================================================================
[02/08 15:17:19     84s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:17:19     84s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:19     84s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:19     84s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:19     84s] (I)       ===========================================================================
[02/08 15:17:19     84s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1419.38 MB )
[02/08 15:17:19     84s] (I)       Num PG vias on layer 1 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 2 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 3 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 4 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 5 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 6 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 7 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 8 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 9 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 10 : 0
[02/08 15:17:19     84s] (I)       Num PG vias on layer 11 : 0
[02/08 15:17:19     84s] [NR-eGR] Read 9408 PG shapes
[02/08 15:17:19     84s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1419.38 MB )
[02/08 15:17:19     84s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:17:19     84s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:17:19     84s] [NR-eGR] #Instance Blockages : 0
[02/08 15:17:19     84s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:17:19     84s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:17:19     84s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:17:19     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:17:19     84s] (I)       readDataFromPlaceDB
[02/08 15:17:19     84s] (I)       Read net information..
[02/08 15:17:19     84s] (I)       Read testcase time = 0.000 seconds
[02/08 15:17:19     84s] 
[02/08 15:17:19     84s] [NR-eGR] Read numTotalNets=9843  numIgnoredNets=0
[02/08 15:17:19     84s] (I)       early_global_route_priority property id does not exist.
[02/08 15:17:19     84s] (I)       Start initializing grid graph
[02/08 15:17:19     84s] (I)       End initializing grid graph
[02/08 15:17:19     84s] (I)       Model blockages into capacity
[02/08 15:17:19     84s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:17:19     84s] (I)       Started Modeling ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 1 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 2 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 3 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 4 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 5 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 6 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 7 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 8 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 9 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 10 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Modeling Layer 11 ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:17:19     84s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Number of ignored nets = 0
[02/08 15:17:19     84s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:17:19     84s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:17:19     84s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:17:19     84s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:17:19     84s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:17:19     84s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:17:19     84s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:17:19     84s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:17:19     84s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:17:19     84s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:17:19     84s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1421.0 MB
[02/08 15:17:19     84s] (I)       Ndr track 0 does not exist
[02/08 15:17:19     84s] (I)       Layer1  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer2  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer3  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer4  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer5  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer6  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer7  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer8  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer9  viaCost=200.00
[02/08 15:17:19     84s] (I)       Layer10  viaCost=200.00
[02/08 15:17:19     84s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:17:19     84s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:17:19     84s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:17:19     84s] (I)       Site width          :   400  (dbu)
[02/08 15:17:19     84s] (I)       Row height          :  3420  (dbu)
[02/08 15:17:19     84s] (I)       GCell width         :  3420  (dbu)
[02/08 15:17:19     84s] (I)       GCell height        :  3420  (dbu)
[02/08 15:17:19     84s] (I)       Grid                :   128   126    11
[02/08 15:17:19     84s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:17:19     84s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:17:19     84s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:17:19     84s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:17:19     84s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:17:19     84s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:17:19     84s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:17:19     84s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:17:19     84s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:17:19     84s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:17:19     84s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:17:19     84s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:17:19     84s] (I)       --------------------------------------------------------
[02/08 15:17:19     84s] 
[02/08 15:17:19     84s] (I)       ID:0 [02/08 15:17:19     84s] [NR-eGR] ============ Routing rule table ============
[02/08 15:17:19     84s] [NR-eGR] Rule id: 0  Nets: 9843 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:17:19     84s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:17:19     84s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:19     84s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:19     84s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:17:19     84s] [NR-eGR] ========================================
[02/08 15:17:19     84s] [NR-eGR] 
[02/08 15:17:19     84s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:17:19     84s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:17:19     84s] (I)       After initializing earlyGlobalRoute syMemory usage = 1421.0 MB
[02/08 15:17:19     84s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.23 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Started Global Routing ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       ============= Initialization =============
[02/08 15:17:19     84s] (I)       totalPins=37969  totalGlobalPin=36726 (96.73%)
[02/08 15:17:19     84s] (I)       Started Build MST ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Generate topology with single threads
[02/08 15:17:19     84s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       total 2D Cap : 1198837 = (623419 H, 575418 V)
[02/08 15:17:19     84s] (I)       ============  Phase 1a Route ============
[02/08 15:17:19     84s] [NR-eGR] Layer group 1: route 9843 net(s) in layer range [2, 11]
[02/08 15:17:19     84s] (I)       Started Phase 1a ( Curr Mem: 1421.04 MB )
[02/08 15:17:19     84s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Usage: 108142 = (52351 H, 55791 V) = (8.40% H, 9.70% V) = (8.952e+04um H, 9.540e+04um V)
[02/08 15:17:19     84s] (I)       
[02/08 15:17:19     84s] (I)       ============  Phase 1b Route ============
[02/08 15:17:19     84s] (I)       Usage: 108142 = (52351 H, 55791 V) = (8.40% H, 9.70% V) = (8.952e+04um H, 9.540e+04um V)
[02/08 15:17:19     84s] (I)       
[02/08 15:17:19     84s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849228e+05um
[02/08 15:17:19     84s] (I)       ============  Phase 1c Route ============
[02/08 15:17:19     84s] (I)       Usage: 108142 = (52351 H, 55791 V) = (8.40% H, 9.70% V) = (8.952e+04um H, 9.540e+04um V)
[02/08 15:17:19     84s] (I)       
[02/08 15:17:19     84s] (I)       ============  Phase 1d Route ============
[02/08 15:17:19     84s] (I)       Usage: 108142 = (52351 H, 55791 V) = (8.40% H, 9.70% V) = (8.952e+04um H, 9.540e+04um V)
[02/08 15:17:19     84s] (I)       
[02/08 15:17:19     84s] (I)       ============  Phase 1e Route ============
[02/08 15:17:19     84s] (I)       Started Phase 1e ( Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Usage: 108142 = (52351 H, 55791 V) = (8.40% H, 9.70% V) = (8.952e+04um H, 9.540e+04um V)
[02/08 15:17:19     84s] (I)       
[02/08 15:17:19     84s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.849228e+05um
[02/08 15:17:19     84s] [NR-eGR] 
[02/08 15:17:19     84s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:17:19     84s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       ============  Phase 1l Route ============
[02/08 15:17:19     84s] (I)       
[02/08 15:17:19     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:17:19     84s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[02/08 15:17:19     84s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[02/08 15:17:19     84s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[02/08 15:17:19     84s] [NR-eGR] -------------------------------------------------------------------------------------------------
[02/08 15:17:19     84s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal2  (2)        20( 0.12%)         6( 0.04%)         0( 0.00%)         1( 0.01%)   ( 0.17%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal3  (3)         8( 0.05%)         1( 0.01%)         1( 0.01%)         0( 0.00%)   ( 0.06%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal4  (4)         1( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:19     84s] [NR-eGR] -------------------------------------------------------------------------------------------------
[02/08 15:17:19     84s] [NR-eGR] Total               29( 0.02%)         7( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[02/08 15:17:19     84s] [NR-eGR] 
[02/08 15:17:19     84s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.44 sec, Curr Mem: 1421.03 MB )
[02/08 15:17:19     84s] (I)       total 2D Cap : 1201062 = (624096 H, 576966 V)
[02/08 15:17:19     84s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:17:19     84s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:17:19     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.220, REAL:0.668, MEM:1421.0M
[02/08 15:17:19     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:1421.0M
[02/08 15:17:19     84s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:19     84s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:17:19     84s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:19     84s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 1421.0M
[02/08 15:17:19     84s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:17:19     84s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:19     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:17:19     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:17:19     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1421.0M
[02/08 15:17:19     84s] 
[02/08 15:17:19     84s] === incrementalPlace Internal Loop 1 ===
[02/08 15:17:19     84s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/08 15:17:19     84s] OPERPROF: Starting IPInitSPData at level 1, MEM:1421.0M
[02/08 15:17:19     84s] #spOpts: minPadR=1.1 
[02/08 15:17:19     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.073, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:   Starting post-place ADS at level 2, MEM:1421.0M
[02/08 15:17:20     84s] ADSU 0.821 -> 0.821. GS 13.680
[02/08 15:17:20     84s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.019, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:   Starting spMPad at level 2, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:     Starting spContextMPad at level 3, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.003, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1421.0M
[02/08 15:17:20     84s] no activity file in design. spp won't run.
[02/08 15:17:20     84s] [spp] 0
[02/08 15:17:20     84s] [adp] 0:1:1:3
[02/08 15:17:20     84s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.003, MEM:1421.0M
[02/08 15:17:20     84s] SP #FI/SF FL/PI 0/0 8944/0
[02/08 15:17:20     84s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.114, MEM:1421.0M
[02/08 15:17:20     84s] PP off. flexM 0
[02/08 15:17:20     84s] OPERPROF: Starting CDPad at level 1, MEM:1421.0M
[02/08 15:17:20     84s] 3DP is on.
[02/08 15:17:20     84s] 3DP OF M2 0.003, M4 0.000. Diff 0
[02/08 15:17:20     84s] design sh 0.149.
[02/08 15:17:20     84s] design sh -0.000.
[02/08 15:17:20     84s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[02/08 15:17:20     84s] design sh 0.134.
[02/08 15:17:20     84s] CDPadU 1.015 -> 0.878. R=0.820, N=8944, GS=1.710
[02/08 15:17:20     84s] OPERPROF: Finished CDPad at level 1, CPU:0.200, REAL:0.202, MEM:1421.0M
[02/08 15:17:20     84s] OPERPROF: Starting InitSKP at level 1, MEM:1421.0M
[02/08 15:17:20     84s] no activity file in design. spp won't run.
[02/08 15:17:20     84s] no activity file in design. spp won't run.
[02/08 15:17:21     85s] OPERPROF: Finished InitSKP at level 1, CPU:0.910, REAL:0.910, MEM:1437.1M
[02/08 15:17:21     85s] *** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
[02/08 15:17:21     85s] NP #FI/FS/SF FL/PI: 0/0/0 8944/0
[02/08 15:17:21     85s] no activity file in design. spp won't run.
[02/08 15:17:21     85s] 
[02/08 15:17:21     85s] AB Est...
[02/08 15:17:21     85s] OPERPROF: Starting npPlace at level 1, MEM:1441.1M
[02/08 15:17:21     85s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.034, MEM:1473.6M
[02/08 15:17:21     85s] Iteration  4: Skipped, with CDP Off
[02/08 15:17:21     85s] 
[02/08 15:17:21     85s] AB Est...
[02/08 15:17:21     85s] OPERPROF: Starting npPlace at level 1, MEM:1473.6M
[02/08 15:17:21     85s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.023, MEM:1473.6M
[02/08 15:17:21     85s] Iteration  5: Skipped, with CDP Off
[02/08 15:17:21     85s] OPERPROF: Starting npPlace at level 1, MEM:1473.6M
[02/08 15:17:21     85s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[02/08 15:17:21     85s] No instances found in the vector
[02/08 15:17:21     85s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1473.6M, DRC: 0)
[02/08 15:17:21     85s] 0 (out of 0) MH cells were successfully legalized.
[02/08 15:17:22     86s] Iteration  6: Total net bbox = 1.355e+05 (6.06e+04 7.49e+04)
[02/08 15:17:22     86s]               Est.  stn bbox = 1.829e+05 (7.93e+04 1.04e+05)
[02/08 15:17:22     86s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1473.4M
[02/08 15:17:22     86s] OPERPROF: Finished npPlace at level 1, CPU:1.320, REAL:1.323, MEM:1473.4M
[02/08 15:17:22     87s] no activity file in design. spp won't run.
[02/08 15:17:22     87s] NP #FI/FS/SF FL/PI: 0/0/0 8944/0
[02/08 15:17:22     87s] no activity file in design. spp won't run.
[02/08 15:17:22     87s] OPERPROF: Starting npPlace at level 1, MEM:1473.4M
[02/08 15:17:22     87s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[02/08 15:17:22     87s] No instances found in the vector
[02/08 15:17:22     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1473.4M, DRC: 0)
[02/08 15:17:22     87s] 0 (out of 0) MH cells were successfully legalized.
[02/08 15:17:25     89s] Iteration  7: Total net bbox = 1.380e+05 (6.18e+04 7.62e+04)
[02/08 15:17:25     89s]               Est.  stn bbox = 1.859e+05 (8.08e+04 1.05e+05)
[02/08 15:17:25     89s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 1462.4M
[02/08 15:17:25     89s] OPERPROF: Finished npPlace at level 1, CPU:2.480, REAL:2.477, MEM:1462.4M
[02/08 15:17:25     89s] no activity file in design. spp won't run.
[02/08 15:17:25     89s] NP #FI/FS/SF FL/PI: 0/0/0 8944/0
[02/08 15:17:25     89s] no activity file in design. spp won't run.
[02/08 15:17:25     89s] OPERPROF: Starting npPlace at level 1, MEM:1462.4M
[02/08 15:17:25     89s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[02/08 15:17:25     89s] No instances found in the vector
[02/08 15:17:25     89s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1462.4M, DRC: 0)
[02/08 15:17:25     89s] 0 (out of 0) MH cells were successfully legalized.
[02/08 15:17:28     92s] Iteration  8: Total net bbox = 1.377e+05 (6.19e+04 7.58e+04)
[02/08 15:17:28     92s]               Est.  stn bbox = 1.853e+05 (8.08e+04 1.04e+05)
[02/08 15:17:28     92s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1456.4M
[02/08 15:17:28     92s] OPERPROF: Finished npPlace at level 1, CPU:2.850, REAL:2.856, MEM:1456.4M
[02/08 15:17:28     92s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1456.4M
[02/08 15:17:28     92s] Starting Early Global Route rough congestion estimation: mem = 1456.4M
[02/08 15:17:28     92s] (I)       Started Loading and Dumping File ( Curr Mem: 1456.42 MB )
[02/08 15:17:28     92s] (I)       Reading DB...
[02/08 15:17:28     92s] (I)       Read data from FE... (mem=1456.4M)
[02/08 15:17:28     92s] (I)       Read nodes and places... (mem=1456.4M)
[02/08 15:17:28     92s] (I)       Done Read nodes and places (cpu=0.010s, mem=1456.4M)
[02/08 15:17:28     92s] (I)       Read nets... (mem=1456.4M)
[02/08 15:17:28     92s] (I)       Done Read nets (cpu=0.020s, mem=1458.4M)
[02/08 15:17:28     92s] (I)       Done Read data from FE (cpu=0.030s, mem=1458.4M)
[02/08 15:17:28     92s] (I)       before initializing RouteDB syMemory usage = 1458.4 MB
[02/08 15:17:28     92s] (I)       Print mode             : 2
[02/08 15:17:28     92s] (I)       Stop if highly congested: false
[02/08 15:17:28     92s] (I)       Honor MSV route constraint: false
[02/08 15:17:28     92s] (I)       Maximum routing layer  : 127
[02/08 15:17:28     92s] (I)       Minimum routing layer  : 2
[02/08 15:17:28     92s] (I)       Supply scale factor H  : 1.00
[02/08 15:17:28     92s] (I)       Supply scale factor V  : 1.00
[02/08 15:17:28     92s] (I)       Tracks used by clock wire: 0
[02/08 15:17:28     92s] (I)       Reverse direction      : 
[02/08 15:17:28     92s] (I)       Honor partition pin guides: true
[02/08 15:17:28     92s] (I)       Route selected nets only: false
[02/08 15:17:28     92s] (I)       Route secondary PG pins: false
[02/08 15:17:28     92s] (I)       Second PG max fanout   : 2147483647
[02/08 15:17:28     92s] (I)       Assign partition pins  : false
[02/08 15:17:28     92s] (I)       Support large GCell    : true
[02/08 15:17:28     92s] (I)       Number of rows per GCell: 2
[02/08 15:17:28     92s] (I)       Max num rows per GCell : 32
[02/08 15:17:28     92s] (I)       Apply function for special wires: true
[02/08 15:17:28     92s] (I)       Layer by layer blockage reading: true
[02/08 15:17:28     92s] (I)       Offset calculation fix : true
[02/08 15:17:28     92s] (I)       Route stripe layer range: 
[02/08 15:17:28     92s] (I)       Honor partition fences : 
[02/08 15:17:28     92s] (I)       Honor partition pin    : 
[02/08 15:17:28     92s] (I)       Honor partition fences with feedthrough: 
[02/08 15:17:28     92s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:17:28     92s] (I)       build grid graph
[02/08 15:17:28     92s] (I)       build grid graph start
[02/08 15:17:28     92s] [NR-eGR] Track table information for default rule: 
[02/08 15:17:28     92s] [NR-eGR] Metal1 has no routable track
[02/08 15:17:28     92s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:17:28     92s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:17:28     92s] (I)       build grid graph end
[02/08 15:17:28     92s] (I)       ===========================================================================
[02/08 15:17:28     92s] (I)       == Report All Rule Vias ==
[02/08 15:17:28     92s] (I)       ===========================================================================
[02/08 15:17:28     92s] (I)        Via Rule : (Default)
[02/08 15:17:28     92s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:28     92s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:28     92s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:17:28     92s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:17:28     92s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:17:28     92s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:17:28     92s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:17:28     92s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:17:28     92s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:17:28     92s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:17:28     92s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:17:28     92s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:17:28     92s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       ===========================================================================
[02/08 15:17:28     92s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:17:28     92s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:28     92s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:28     92s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       ===========================================================================
[02/08 15:17:28     92s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:17:28     92s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:28     92s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:28     92s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:28     92s] (I)       ===========================================================================
[02/08 15:17:28     92s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Num PG vias on layer 1 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 2 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 3 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 4 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 5 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 6 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 7 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 8 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 9 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 10 : 0
[02/08 15:17:28     92s] (I)       Num PG vias on layer 11 : 0
[02/08 15:17:28     92s] [NR-eGR] Read 9408 PG shapes
[02/08 15:17:28     92s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:17:28     92s] [NR-eGR] #Instance Blockages : 0
[02/08 15:17:28     92s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:17:28     92s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:17:28     92s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:17:28     92s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:17:28     92s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:17:28     92s] (I)       readDataFromPlaceDB
[02/08 15:17:28     92s] (I)       Read net information..
[02/08 15:17:28     92s] [NR-eGR] Read numTotalNets=9843  numIgnoredNets=0
[02/08 15:17:28     92s] (I)       Read testcase time = 0.010 seconds
[02/08 15:17:28     92s] 
[02/08 15:17:28     92s] (I)       early_global_route_priority property id does not exist.
[02/08 15:17:28     92s] (I)       Start initializing grid graph
[02/08 15:17:28     92s] (I)       End initializing grid graph
[02/08 15:17:28     92s] (I)       Model blockages into capacity
[02/08 15:17:28     92s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:17:28     92s] (I)       Started Modeling ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 1 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 2 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 3 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 4 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 5 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 6 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 7 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 8 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 9 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 10 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Modeling Layer 11 ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:17:28     92s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Number of ignored nets = 0
[02/08 15:17:28     92s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:17:28     92s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:17:28     92s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:17:28     92s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:17:28     92s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:17:28     92s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:17:28     92s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:17:28     92s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:17:28     92s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:17:28     92s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:17:28     92s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1458.4 MB
[02/08 15:17:28     92s] (I)       Ndr track 0 does not exist
[02/08 15:17:28     92s] (I)       Layer1  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer2  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer3  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer4  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer5  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer6  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer7  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer8  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer9  viaCost=200.00
[02/08 15:17:28     92s] (I)       Layer10  viaCost=200.00
[02/08 15:17:28     92s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:17:28     92s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:17:28     92s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:17:28     92s] (I)       Site width          :   400  (dbu)
[02/08 15:17:28     92s] (I)       Row height          :  3420  (dbu)
[02/08 15:17:28     92s] (I)       GCell width         :  6840  (dbu)
[02/08 15:17:28     92s] (I)       GCell height        :  6840  (dbu)
[02/08 15:17:28     92s] (I)       Grid                :    64    63    11
[02/08 15:17:28     92s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:17:28     92s] (I)       Vertical capacity   :     0  6840     0  6840     0  6840     0  6840     0  6840     0
[02/08 15:17:28     92s] (I)       Horizontal capacity :     0     0  6840     0  6840     0  6840     0  6840     0  6840
[02/08 15:17:28     92s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:17:28     92s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:17:28     92s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:17:28     92s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:17:28     92s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:17:28     92s] (I)       Num tracks per GCell: 28.50 17.10 18.00 17.10 18.00 17.10 18.00 17.10 18.00  6.84  7.20
[02/08 15:17:28     92s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:17:28     92s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:17:28     92s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:17:28     92s] (I)       --------------------------------------------------------
[02/08 15:17:28     92s] 
[02/08 15:17:28     92s] [NR-eGR] ============ Routing rule table ============
[02/08 15:17:28     92s] [NR-eGR] Rule id: 0  Nets: 9843 
[02/08 15:17:28     92s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:17:28     92s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:17:28     92s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:28     92s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:28     92s] [NR-eGR] ========================================
[02/08 15:17:28     92s] [NR-eGR] 
[02/08 15:17:28     92s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer2 : = 9435 / 68985 (13.68%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer3 : = 1980 / 72896 (2.72%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer4 : = 9435 / 68985 (13.68%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer5 : = 1980 / 72896 (2.72%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer6 : = 9435 / 68985 (13.68%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer7 : = 1980 / 72896 (2.72%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer8 : = 9435 / 68985 (13.68%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer9 : = 3960 / 72896 (5.43%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer10 : = 4880 / 27531 (17.73%)
[02/08 15:17:28     92s] (I)       blocked tracks on layer11 : = 2274 / 29120 (7.81%)
[02/08 15:17:28     92s] (I)       After initializing earlyGlobalRoute syMemory usage = 1458.4 MB
[02/08 15:17:28     92s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.12 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       ============= Initialization =============
[02/08 15:17:28     92s] (I)       numLocalWires=15238  numGlobalNetBranches=5128  numLocalNetBranches=2526
[02/08 15:17:28     92s] (I)       totalPins=37969  totalGlobalPin=28000 (73.74%)
[02/08 15:17:28     92s] (I)       Started Build MST ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Generate topology with single threads
[02/08 15:17:28     92s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       total 2D Cap : 603032 = (310878 H, 292154 V)
[02/08 15:17:28     92s] (I)       ============  Phase 1a Route ============
[02/08 15:17:28     92s] (I)       Started Phase 1a ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/08 15:17:28     92s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:28     92s] (I)       Usage: 51657 = (24697 H, 26960 V) = (7.94% H, 9.23% V) = (8.446e+04um H, 9.220e+04um V)
[02/08 15:17:28     92s] (I)       
[02/08 15:17:28     92s] (I)       ============  Phase 1b Route ============
[02/08 15:17:28     92s] (I)       Usage: 51657 = (24697 H, 26960 V) = (7.94% H, 9.23% V) = (8.446e+04um H, 9.220e+04um V)
[02/08 15:17:28     92s] (I)       
[02/08 15:17:28     92s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[02/08 15:17:28     92s] 
[02/08 15:17:28     92s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:17:28     92s] Finished Early Global Route rough congestion estimation: mem = 1458.4M
[02/08 15:17:28     92s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.152, MEM:1458.4M
[02/08 15:17:28     92s] earlyGlobalRoute rough estimation gcell size 2 row height
[02/08 15:17:28     92s] OPERPROF: Starting CDPad at level 1, MEM:1458.4M
[02/08 15:17:28     92s] CDPadU 0.878 -> 0.878. R=0.820, N=8944, GS=3.420
[02/08 15:17:28     92s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.054, MEM:1458.4M
[02/08 15:17:28     92s] no activity file in design. spp won't run.
[02/08 15:17:28     92s] NP #FI/FS/SF FL/PI: 0/0/0 8944/0
[02/08 15:17:28     92s] no activity file in design. spp won't run.
[02/08 15:17:28     92s] OPERPROF: Starting npPlace at level 1, MEM:1458.4M
[02/08 15:17:28     92s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[02/08 15:17:28     92s] No instances found in the vector
[02/08 15:17:28     92s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1458.4M, DRC: 0)
[02/08 15:17:28     92s] 0 (out of 0) MH cells were successfully legalized.
[02/08 15:17:29     93s] OPERPROF: Finished npPlace at level 1, CPU:0.480, REAL:0.475, MEM:1456.4M
[02/08 15:17:29     93s] no activity file in design. spp won't run.
[02/08 15:17:29     93s] NP #FI/FS/SF FL/PI: 0/0/0 8944/0
[02/08 15:17:29     93s] no activity file in design. spp won't run.
[02/08 15:17:29     93s] OPERPROF: Starting npPlace at level 1, MEM:1456.4M
[02/08 15:17:29     93s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[02/08 15:17:29     93s] No instances found in the vector
[02/08 15:17:29     93s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1456.4M, DRC: 0)
[02/08 15:17:29     93s] 0 (out of 0) MH cells were successfully legalized.
[02/08 15:17:35     99s] Iteration  9: Total net bbox = 1.402e+05 (6.35e+04 7.67e+04)
[02/08 15:17:35     99s]               Est.  stn bbox = 1.872e+05 (8.24e+04 1.05e+05)
[02/08 15:17:35     99s]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 1456.4M
[02/08 15:17:35     99s] OPERPROF: Finished npPlace at level 1, CPU:6.190, REAL:6.191, MEM:1456.4M
[02/08 15:17:35     99s] no activity file in design. spp won't run.
[02/08 15:17:35     99s] NP #FI/FS/SF FL/PI: 0/0/0 8944/0
[02/08 15:17:35     99s] no activity file in design. spp won't run.
[02/08 15:17:35     99s] OPERPROF: Starting npPlace at level 1, MEM:1456.4M
[02/08 15:17:35     99s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[02/08 15:17:35     99s] No instances found in the vector
[02/08 15:17:35     99s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1456.4M, DRC: 0)
[02/08 15:17:35     99s] 0 (out of 0) MH cells were successfully legalized.
[02/08 15:17:36    101s] Iteration 10: Total net bbox = 1.428e+05 (6.47e+04 7.81e+04)
[02/08 15:17:36    101s]               Est.  stn bbox = 1.895e+05 (8.34e+04 1.06e+05)
[02/08 15:17:36    101s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1456.4M
[02/08 15:17:36    101s] OPERPROF: Finished npPlace at level 1, CPU:1.260, REAL:1.261, MEM:1456.4M
[02/08 15:17:36    101s] Move report: Timing Driven Placement moves 8944 insts, mean move: 6.31 um, max move: 61.16 um
[02/08 15:17:36    101s] 	Max move on inst (FE_OFC156_mem_la_wdata_0): (145.80, 160.36) --> (154.23, 107.63)
[02/08 15:17:36    101s] no activity file in design. spp won't run.
[02/08 15:17:36    101s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1456.4M
[02/08 15:17:36    101s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1456.4M
[02/08 15:17:36    101s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.002, MEM:1456.4M
[02/08 15:17:36    101s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1456.4M
[02/08 15:17:36    101s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1456.0M
[02/08 15:17:36    101s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.009, MEM:1456.0M
[02/08 15:17:36    101s] 
[02/08 15:17:36    101s] Finished Incremental Placement (cpu=0:00:16.9, real=0:00:17.0, mem=1456.0M)
[02/08 15:17:36    101s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/08 15:17:36    101s] Type 'man IMPSP-9025' for more detail.
[02/08 15:17:36    101s] CongRepair sets shifter mode to gplace
[02/08 15:17:36    101s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1456.0M
[02/08 15:17:36    101s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1456.0M
[02/08 15:17:36    101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1456.0M
[02/08 15:17:36    101s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:36    101s] All LLGs are deleted
[02/08 15:17:36    101s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1456.0M
[02/08 15:17:36    101s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1456.0M
[02/08 15:17:36    101s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1456.0M
[02/08 15:17:36    101s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1456.0M
[02/08 15:17:36    101s] Core basic site is CoreSite
[02/08 15:17:36    101s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:17:36    101s] Type 'man IMPSP-365' for more detail.
[02/08 15:17:36    101s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:17:36    101s] SiteArray: use 446,464 bytes
[02/08 15:17:36    101s] SiteArray: current memory after site array memory allocation 1456.4M
[02/08 15:17:36    101s] SiteArray: FP blocked sites are writable
[02/08 15:17:36    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:17:37    101s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1456.4M
[02/08 15:17:37    101s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:17:37    101s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.005, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.060, REAL:0.068, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:         Starting CMU at level 5, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.073, MEM:1456.4M
[02/08 15:17:37    101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1456.4MB).
[02/08 15:17:37    101s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.085, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.085, MEM:1456.4M
[02/08 15:17:37    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.2
[02/08 15:17:37    101s] OPERPROF:   Starting RefinePlace at level 2, MEM:1456.4M
[02/08 15:17:37    101s] *** Starting place_detail (0:01:41 mem=1456.4M) ***
[02/08 15:17:37    101s] Total net bbox length = 1.473e+05 (6.873e+04 7.860e+04) (ext = 7.963e+03)
[02/08 15:17:37    101s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:17:37    101s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1456.4M
[02/08 15:17:37    101s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1456.4M
[02/08 15:17:37    101s] Starting refinePlace ...
[02/08 15:17:37    101s] ** Cut row section cpu time 0:00:00.0.
[02/08 15:17:37    101s]    Spread Effort: high, pre-route mode, useDDP on.
[02/08 15:17:37    101s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1456.4MB) @(0:01:41 - 0:01:41).
[02/08 15:17:37    101s] Move report: preRPlace moves 8928 insts, mean move: 0.61 um, max move: 4.37 um
[02/08 15:17:37    101s] 	Max move on inst (genblk2.pcpi_div_pcpi_rd_reg[7]): (175.20, 159.50) --> (173.40, 156.94)
[02/08 15:17:37    101s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
[02/08 15:17:37    101s] wireLenOptFixPriorityInst 0 inst fixed
[02/08 15:17:37    101s] Placement tweakage begins.
[02/08 15:17:37    101s] wire length = 1.909e+05
[02/08 15:17:38    102s] wire length = 1.902e+05
[02/08 15:17:38    102s] Placement tweakage ends.
[02/08 15:17:38    102s] Move report: tweak moves 1968 insts, mean move: 1.79 um, max move: 12.20 um
[02/08 15:17:38    102s] 	Max move on inst (FE_OFC387_mem_la_addr_13): (163.60, 121.03) --> (175.80, 121.03)
[02/08 15:17:38    102s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1456.4MB) @(0:01:41 - 0:01:42).
[02/08 15:17:38    102s] 
[02/08 15:17:38    102s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:17:38    102s] Move report: legalization moves 27 insts, mean move: 1.44 um, max move: 3.51 um
[02/08 15:17:38    102s] 	Max move on inst (g175948): (87.60, 153.52) --> (89.40, 151.81)
[02/08 15:17:38    102s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1456.4MB) @(0:01:42 - 0:01:42).
[02/08 15:17:38    102s] Move report: Detail placement moves 8944 insts, mean move: 0.94 um, max move: 13.10 um
[02/08 15:17:38    102s] 	Max move on inst (FE_OFC387_mem_la_addr_13): (163.35, 121.67) --> (175.80, 121.03)
[02/08 15:17:38    102s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1456.4MB
[02/08 15:17:38    102s] Statistics of distance of Instance movement in refine placement:
[02/08 15:17:38    102s]   maximum (X+Y) =        13.10 um
[02/08 15:17:38    102s]   inst (FE_OFC387_mem_la_addr_13) with max move: (163.346, 121.675) -> (175.8, 121.03)
[02/08 15:17:38    102s]   mean    (X+Y) =         0.94 um
[02/08 15:17:38    102s] Total instances moved : 8944
[02/08 15:17:38    102s] Summary Report:
[02/08 15:17:38    102s] Instances move: 8944 (out of 8944 movable)
[02/08 15:17:38    102s] Instances flipped: 0
[02/08 15:17:38    102s] Mean displacement: 0.94 um
[02/08 15:17:38    102s] Max displacement: 13.10 um (Instance: FE_OFC387_mem_la_addr_13) (163.346, 121.675) -> (175.8, 121.03)
[02/08 15:17:38    102s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[02/08 15:17:38    102s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.180, REAL:1.178, MEM:1456.4M
[02/08 15:17:38    102s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1456.4MB) @(0:01:41 - 0:01:42).
[02/08 15:17:38    102s] Total net bbox length = 1.479e+05 (6.848e+04 7.946e+04) (ext = 7.992e+03)
[02/08 15:17:38    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.2
[02/08 15:17:38    102s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.200, REAL:1.206, MEM:1456.4M
[02/08 15:17:38    102s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1456.4MB
[02/08 15:17:38    102s] *** Finished place_detail (0:01:42 mem=1456.4M) ***
[02/08 15:17:38    102s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.300, REAL:1.316, MEM:1456.4M
[02/08 15:17:38    102s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1456.4M
[02/08 15:17:38    102s] Starting Early Global Route congestion estimation: mem = 1456.4M
[02/08 15:17:38    102s] (I)       Started Loading and Dumping File ( Curr Mem: 1456.42 MB )
[02/08 15:17:38    102s] (I)       Reading DB...
[02/08 15:17:38    102s] (I)       Read data from FE... (mem=1456.4M)
[02/08 15:17:38    102s] (I)       Read nodes and places... (mem=1456.4M)
[02/08 15:17:38    102s] (I)       Done Read nodes and places (cpu=0.000s, mem=1456.4M)
[02/08 15:17:38    102s] (I)       Read nets... (mem=1456.4M)
[02/08 15:17:38    102s] (I)       Done Read nets (cpu=0.030s, mem=1458.4M)
[02/08 15:17:38    102s] (I)       Done Read data from FE (cpu=0.030s, mem=1458.4M)
[02/08 15:17:38    102s] (I)       before initializing RouteDB syMemory usage = 1458.4 MB
[02/08 15:17:38    102s] (I)       Honor MSV route constraint: false
[02/08 15:17:38    102s] (I)       Maximum routing layer  : 127
[02/08 15:17:38    102s] (I)       Minimum routing layer  : 2
[02/08 15:17:38    102s] (I)       Supply scale factor H  : 1.00
[02/08 15:17:38    102s] (I)       Supply scale factor V  : 1.00
[02/08 15:17:38    102s] (I)       Tracks used by clock wire: 0
[02/08 15:17:38    102s] (I)       Reverse direction      : 
[02/08 15:17:38    102s] (I)       Honor partition pin guides: true
[02/08 15:17:38    102s] (I)       Route selected nets only: false
[02/08 15:17:38    102s] (I)       Route secondary PG pins: false
[02/08 15:17:38    102s] (I)       Second PG max fanout   : 2147483647
[02/08 15:17:38    102s] (I)       Apply function for special wires: true
[02/08 15:17:38    102s] (I)       Layer by layer blockage reading: true
[02/08 15:17:38    102s] (I)       Offset calculation fix : true
[02/08 15:17:38    102s] (I)       Route stripe layer range: 
[02/08 15:17:38    102s] (I)       Honor partition fences : 
[02/08 15:17:38    102s] (I)       Honor partition pin    : 
[02/08 15:17:38    102s] (I)       Honor partition fences with feedthrough: 
[02/08 15:17:38    102s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:17:38    102s] (I)       build grid graph
[02/08 15:17:38    102s] (I)       build grid graph start
[02/08 15:17:38    102s] [NR-eGR] Track table information for default rule: 
[02/08 15:17:38    102s] [NR-eGR] Metal1 has no routable track
[02/08 15:17:38    102s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:17:38    102s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:17:38    102s] (I)       build grid graph end
[02/08 15:17:38    102s] (I)       ===========================================================================
[02/08 15:17:38    102s] (I)       == Report All Rule Vias ==
[02/08 15:17:38    102s] (I)       ===========================================================================
[02/08 15:17:38    102s] (I)        Via Rule : (Default)
[02/08 15:17:38    102s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:38    102s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:38    102s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:17:38    102s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:17:38    102s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:17:38    102s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:17:38    102s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:17:38    102s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:17:38    102s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:17:38    102s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:17:38    102s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:17:38    102s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:17:38    102s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       ===========================================================================
[02/08 15:17:38    102s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:17:38    102s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:38    102s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:38    102s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       ===========================================================================
[02/08 15:17:38    102s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:17:38    102s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:38    102s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:38    102s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:38    102s] (I)       ===========================================================================
[02/08 15:17:38    102s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Num PG vias on layer 1 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 2 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 3 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 4 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 5 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 6 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 7 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 8 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 9 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 10 : 0
[02/08 15:17:38    102s] (I)       Num PG vias on layer 11 : 0
[02/08 15:17:38    102s] [NR-eGR] Read 9408 PG shapes
[02/08 15:17:38    102s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:17:38    102s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:17:38    102s] [NR-eGR] #Instance Blockages : 0
[02/08 15:17:38    102s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:17:38    102s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:17:38    102s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:17:38    102s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:17:38    102s] (I)       readDataFromPlaceDB
[02/08 15:17:38    102s] (I)       Read net information..
[02/08 15:17:38    102s] (I)       Read testcase time = 0.000 seconds
[02/08 15:17:38    102s] 
[02/08 15:17:38    102s] [NR-eGR] Read numTotalNets=9843  numIgnoredNets=0
[02/08 15:17:38    102s] (I)       early_global_route_priority property id does not exist.
[02/08 15:17:38    102s] (I)       Start initializing grid graph
[02/08 15:17:38    102s] (I)       End initializing grid graph
[02/08 15:17:38    102s] (I)       Model blockages into capacity
[02/08 15:17:38    102s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:17:38    102s] (I)       Started Modeling ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 1 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 2 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 3 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 4 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 5 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 6 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 7 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 8 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 9 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 10 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Modeling Layer 11 ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:17:38    102s] (I)       Finished Modeling Layer 11 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Number of ignored nets = 0
[02/08 15:17:38    102s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:17:38    102s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:17:38    102s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:17:38    102s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1458.4 MB
[02/08 15:17:38    102s] (I)       Ndr track 0 does not exist
[02/08 15:17:38    102s] (I)       Layer1  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer2  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer3  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer4  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer5  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer6  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer7  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer8  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer9  viaCost=200.00
[02/08 15:17:38    102s] (I)       Layer10  viaCost=200.00
[02/08 15:17:38    102s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:17:38    102s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:17:38    102s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:17:38    102s] (I)       Site width          :   400  (dbu)
[02/08 15:17:38    102s] (I)       Row height          :  3420  (dbu)
[02/08 15:17:38    102s] (I)       GCell width         :  3420  (dbu)
[02/08 15:17:38    102s] (I)       GCell height        :  3420  (dbu)
[02/08 15:17:38    102s] (I)       Grid                :   128   126    11
[02/08 15:17:38    102s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:17:38    102s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:17:38    102s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:17:38    102s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:17:38    102s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:17:38    102s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:17:38    102s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:17:38    102s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:17:38    102s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:17:38    102s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:17:38    102s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:17:38    102s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:17:38    102s] (I)       --------------------------------------------------------
[02/08 15:17:38    102s] 
[02/08 15:17:38    102s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:17:38    102s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:17:38    102s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:38    102s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:38    102s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:17:38    102s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:17:38    102s] (I)       After initializing earlyGlobalRoute syMemory usage = 1458.4 MB
[02/08 15:17:38    102s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.22 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:17:38    102s] [NR-eGR] ============ Routing rule table ============
[02/08 15:17:38    102s] [NR-eGR] Rule id: 0  Nets: 9843 
[02/08 15:17:38    102s] [NR-eGR] ========================================
[02/08 15:17:38    102s] [NR-eGR] 
[02/08 15:17:38    102s] (I)       Started Global Routing ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       ============= Initialization =============
[02/08 15:17:38    102s] (I)       totalPins=37969  totalGlobalPin=36770 (96.84%)
[02/08 15:17:38    102s] (I)       Started Build MST ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Generate topology with single threads
[02/08 15:17:38    102s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       total 2D Cap : 1198837 = (623419 H, 575418 V)
[02/08 15:17:38    102s] (I)       ============  Phase 1a Route ============
[02/08 15:17:38    102s] [NR-eGR] Layer group 1: route 9843 net(s) in layer range [2, 11]
[02/08 15:17:38    102s] (I)       Started Phase 1a ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Usage: 106546 = (50801 H, 55745 V) = (8.15% H, 9.69% V) = (8.687e+04um H, 9.532e+04um V)
[02/08 15:17:38    102s] (I)       
[02/08 15:17:38    102s] (I)       ============  Phase 1b Route ============
[02/08 15:17:38    102s] (I)       Usage: 106546 = (50801 H, 55745 V) = (8.15% H, 9.69% V) = (8.687e+04um H, 9.532e+04um V)
[02/08 15:17:38    102s] (I)       
[02/08 15:17:38    102s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.821937e+05um
[02/08 15:17:38    102s] (I)       ============  Phase 1c Route ============
[02/08 15:17:38    102s] (I)       Usage: 106546 = (50801 H, 55745 V) = (8.15% H, 9.69% V) = (8.687e+04um H, 9.532e+04um V)
[02/08 15:17:38    102s] (I)       
[02/08 15:17:38    102s] (I)       ============  Phase 1d Route ============
[02/08 15:17:38    102s] (I)       Usage: 106546 = (50801 H, 55745 V) = (8.15% H, 9.69% V) = (8.687e+04um H, 9.532e+04um V)
[02/08 15:17:38    102s] (I)       
[02/08 15:17:38    102s] (I)       ============  Phase 1e Route ============
[02/08 15:17:38    102s] (I)       Started Phase 1e ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Usage: 106546 = (50801 H, 55745 V) = (8.15% H, 9.69% V) = (8.687e+04um H, 9.532e+04um V)
[02/08 15:17:38    102s] (I)       
[02/08 15:17:38    102s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.821937e+05um
[02/08 15:17:38    102s] [NR-eGR] 
[02/08 15:17:38    102s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:17:38    102s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       ============  Phase 1l Route ============
[02/08 15:17:38    102s] (I)       
[02/08 15:17:38    102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:17:38    102s] [NR-eGR]                        OverCon            
[02/08 15:17:38    102s] [NR-eGR]                         #Gcell     %Gcell
[02/08 15:17:38    102s] [NR-eGR]       Layer                (2)    OverCon 
[02/08 15:17:38    102s] [NR-eGR] ----------------------------------------------
[02/08 15:17:38    102s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal2  (2)        18( 0.11%)   ( 0.11%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal3  (3)         3( 0.02%)   ( 0.02%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:38    102s] [NR-eGR] ----------------------------------------------
[02/08 15:17:38    102s] [NR-eGR] Total               21( 0.01%)   ( 0.01%) 
[02/08 15:17:38    102s] [NR-eGR] 
[02/08 15:17:38    102s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.34 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       total 2D Cap : 1201062 = (624096 H, 576966 V)
[02/08 15:17:38    102s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.210, REAL:0.560, MEM:1458.4M
[02/08 15:17:38    102s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:17:38    102s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:17:38    102s] OPERPROF: Starting HotSpotCal at level 1, MEM:1458.4M
[02/08 15:17:38    102s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1458.4M
[02/08 15:17:38    102s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:38    102s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:17:38    102s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:38    102s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:17:38    102s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:38    102s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:17:38    102s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:17:38    102s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1458.4M
[02/08 15:17:38    102s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1458.4M
[02/08 15:17:38    102s] Starting Early Global Route wiring: mem = 1458.4M
[02/08 15:17:38    102s] (I)       ============= track Assignment ============
[02/08 15:17:38    102s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Started Greedy Track Assignment ( Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:17:38    102s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:38    102s] (I)       Run Multi-thread track assignment
[02/08 15:17:38    102s] (I)       Finished Greedy Track Assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1458.42 MB )
[02/08 15:17:39    102s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:17:39    102s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 37665
[02/08 15:17:39    102s] [NR-eGR] Metal2  (2V) length: 5.921853e+04um, number of vias: 55025
[02/08 15:17:39    102s] [NR-eGR] Metal3  (3H) length: 6.899699e+04um, number of vias: 7634
[02/08 15:17:39    102s] [NR-eGR] Metal4  (4V) length: 3.751586e+04um, number of vias: 2987
[02/08 15:17:39    102s] [NR-eGR] Metal5  (5H) length: 1.948849e+04um, number of vias: 711
[02/08 15:17:39    102s] [NR-eGR] Metal6  (6V) length: 6.178025e+03um, number of vias: 170
[02/08 15:17:39    102s] [NR-eGR] Metal7  (7H) length: 1.077940e+03um, number of vias: 26
[02/08 15:17:39    102s] [NR-eGR] Metal8  (8V) length: 2.699600e+02um, number of vias: 18
[02/08 15:17:39    102s] [NR-eGR] Metal9  (9H) length: 1.007800e+02um, number of vias: 4
[02/08 15:17:39    102s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:17:39    102s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:17:39    102s] [NR-eGR] Total length: 1.928484e+05um, number of vias: 104240
[02/08 15:17:39    102s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:17:39    102s] [NR-eGR] Total eGR-routed clock nets wire length: 6.184960e+03um 
[02/08 15:17:39    102s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:17:39    102s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.250, REAL:0.257, MEM:1450.4M
[02/08 15:17:39    102s] Early Global Route wiring runtime: 0.25 seconds, mem = 1450.4M
[02/08 15:17:39    102s] SKP cleared!
[02/08 15:17:39    102s] Clear Wl Manager.
[02/08 15:17:39    102s] 0 delay mode for cte disabled.
[02/08 15:17:39    102s] Clear WL bound data that no need be kept to net call of ip
[02/08 15:17:39    102s] 
[02/08 15:17:39    102s] *** Finished incrementalPlace (cpu=0:00:19.2, real=0:00:21.0)***
[02/08 15:17:39    103s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[02/08 15:17:39    103s] All LLGs are deleted
[02/08 15:17:39    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1418.4M
[02/08 15:17:39    103s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1418.0M
[02/08 15:17:39    103s] Start to check current routing status for nets...
[02/08 15:17:39    103s] All nets are already routed correctly.
[02/08 15:17:39    103s] End to check current routing status for nets (mem=1418.0M)
[02/08 15:17:39    103s] Extraction called for design 'picorv32' of instances=8944 and nets=10040 using extraction engine 'pre_route' .
[02/08 15:17:39    103s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:17:39    103s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:17:39    103s] pre_route RC Extraction called for design picorv32.
[02/08 15:17:39    103s] RC Extraction called in multi-corner(1) mode.
[02/08 15:17:39    103s] RCMode: PreRoute
[02/08 15:17:39    103s]       RC Corner Indexes            0   
[02/08 15:17:39    103s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:17:39    103s] Resistance Scaling Factor    : 1.00000 
[02/08 15:17:39    103s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:17:39    103s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:17:39    103s] Shrink Factor                : 1.00000
[02/08 15:17:39    103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:17:39    103s] Using Quantus QRC technology file ...
[02/08 15:17:39    103s] LayerId::1 widthSet size::1
[02/08 15:17:39    103s] LayerId::2 widthSet size::1
[02/08 15:17:39    103s] LayerId::3 widthSet size::1
[02/08 15:17:39    103s] LayerId::4 widthSet size::1
[02/08 15:17:39    103s] LayerId::5 widthSet size::1
[02/08 15:17:39    103s] LayerId::6 widthSet size::1
[02/08 15:17:39    103s] LayerId::7 widthSet size::1
[02/08 15:17:39    103s] LayerId::8 widthSet size::1
[02/08 15:17:39    103s] LayerId::9 widthSet size::1
[02/08 15:17:39    103s] LayerId::10 widthSet size::1
[02/08 15:17:39    103s] LayerId::11 widthSet size::1
[02/08 15:17:39    103s] Updating RC grid for preRoute extraction ...
[02/08 15:17:39    103s] Initializing multi-corner resistance tables ...
[02/08 15:17:39    103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1417.992M)
[02/08 15:17:39    103s] Compute RC Scale Done ...
[02/08 15:17:39    103s] **opt_design ... cpu = 0:00:44, real = 0:00:45, mem = 1054.1M, totSessionCpu=0:01:44 **
[02/08 15:17:39    103s] #################################################################################
[02/08 15:17:39    103s] # Design Stage: PreRoute
[02/08 15:17:39    103s] # Design Name: picorv32
[02/08 15:17:39    103s] # Design Mode: 90nm
[02/08 15:17:39    103s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:17:39    103s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:17:39    103s] # Signoff Settings: SI Off 
[02/08 15:17:39    103s] #################################################################################
[02/08 15:17:40    103s] Calculate delays in Single mode...
[02/08 15:17:40    103s] Topological Sorting (REAL = 0:00:00.0, MEM = 1399.0M, InitMEM = 1399.0M)
[02/08 15:17:40    103s] Start delay calculation (fullDC) (1 T). (MEM=1399.01)
[02/08 15:17:40    104s] End AAE Lib Interpolated Model. (MEM=1415.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:17:42    106s] Total number of fetched objects 9846
[02/08 15:17:42    106s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:17:42    106s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/08 15:17:42    106s] End delay calculation. (MEM=1452.04 CPU=0:00:01.5 REAL=0:00:02.0)
[02/08 15:17:42    106s] End delay calculation (fullDC). (MEM=1452.04 CPU=0:00:02.3 REAL=0:00:02.0)
[02/08 15:17:42    106s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1452.0M) ***
[02/08 15:17:43    106s] Deleting Lib Analyzer.
[02/08 15:17:43    106s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[02/08 15:17:43    106s] Begin: GigaOpt DRV Optimization
[02/08 15:17:43    106s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[02/08 15:17:43    106s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:43    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.6
[02/08 15:17:43    106s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:43    106s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:47.0/0:01:52.4 (1.0), mem = 1452.0M
[02/08 15:17:43    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=1452.0M
[02/08 15:17:43    106s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:17:43    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1452.0M
[02/08 15:17:43    106s] #spOpts: minPadR=1.1 
[02/08 15:17:43    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1452.0M
[02/08 15:17:43    106s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1452.0M
[02/08 15:17:43    106s] Core basic site is CoreSite
[02/08 15:17:43    106s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:17:43    106s] Type 'man IMPSP-365' for more detail.
[02/08 15:17:43    107s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:17:43    107s] SiteArray: use 446,464 bytes
[02/08 15:17:43    107s] SiteArray: current memory after site array memory allocation 1452.5M
[02/08 15:17:43    107s] SiteArray: FP blocked sites are writable
[02/08 15:17:43    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:17:43    107s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1452.5M
[02/08 15:17:43    107s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:17:43    107s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1452.5M
[02/08 15:17:43    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.067, MEM:1452.5M
[02/08 15:17:43    107s] OPERPROF:     Starting CMU at level 3, MEM:1452.5M
[02/08 15:17:43    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1452.5M
[02/08 15:17:43    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:1452.5M
[02/08 15:17:43    107s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1452.5MB).
[02/08 15:17:43    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:1452.5M
[02/08 15:17:43    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1452.5M
[02/08 15:17:43    107s] 
[02/08 15:17:43    107s] Creating Lib Analyzer ...
[02/08 15:17:43    107s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:17:43    107s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:17:43    107s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:17:43    107s] 
[02/08 15:17:43    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=1452.5M
[02/08 15:17:43    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=1452.5M
[02/08 15:17:43    107s] Creating Lib Analyzer, finished. 
[02/08 15:17:43    107s] 
[02/08 15:17:43    107s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:17:43    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=1452.5M
[02/08 15:17:43    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=1452.5M
[02/08 15:17:45    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1471.5M
[02/08 15:17:45    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1471.5M
[02/08 15:17:45    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:45    109s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/08 15:17:45    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:45    109s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:17:45    109s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:45    109s] Info: violation cost 1021.605469 (cap = 96.791092, tran = 924.814392, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:45    109s] |   233|   397|    -0.80|   231|   231|    -0.64|     0|     0|     0|     0|     6.25|     0.00|       0|       0|       0|  82.06|          |         |
[02/08 15:17:47    111s] Info: violation cost 418.932373 (cap = 192.323257, tran = 226.609390, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:47    111s] |   221|   267|    -0.30|   232|   232|    -0.76|     0|     0|     0|     0|     6.25|     0.00|       1|     183|     230|  84.30| 0:00:02.0|  1498.6M|
[02/08 15:17:48    112s] Info: violation cost 263.489166 (cap = 256.909088, tran = 6.579909, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:48    112s] |   127|   150|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.38|     0.00|      30|       0|      93|  85.20| 0:00:01.0|  1498.6M|
[02/08 15:17:50    114s] Info: violation cost 263.350952 (cap = 256.898590, tran = 6.452230, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] ###############################################################################
[02/08 15:17:50    114s] #
[02/08 15:17:50    114s] #  Large fanout net report:  
[02/08 15:17:50    114s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:17:50    114s] #     - current density: 85.20
[02/08 15:17:50    114s] #
[02/08 15:17:50    114s] #  List of high fanout nets:
[02/08 15:17:50    114s] #
[02/08 15:17:50    114s] ###############################################################################
[02/08 15:17:50    114s] |   126|   148|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.38|     0.00|       1|       0|       0|  85.20| 0:00:02.0|  1498.6M|
[02/08 15:17:50    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:17:50    114s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:17:50    114s] 0 Ndr or Layer constraints added by optimization 
[02/08 15:17:50    114s] **** End NDR-Layer Usage Statistics ****
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] =======================================================================
[02/08 15:17:50    114s]                 Reasons for remaining drv violations
[02/08 15:17:50    114s] =======================================================================
[02/08 15:17:50    114s] *info: Total 231 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] MultiBuffering failure reasons
[02/08 15:17:50    114s] ------------------------------------------------
[02/08 15:17:50    114s] *info:   217 net(s): Could not be fixed because the gain is not enough.
[02/08 15:17:50    114s] *info:    14 net(s): Could not be fixed because buffering engine can't find a solution.
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] *** Finish DRV Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=1498.6M) ***
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:       Starting CMU at level 4, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.078, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.079, MEM:1514.6M
[02/08 15:17:50    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.3
[02/08 15:17:50    114s] OPERPROF: Starting RefinePlace at level 1, MEM:1514.6M
[02/08 15:17:50    114s] *** Starting place_detail (0:01:55 mem=1514.6M) ***
[02/08 15:17:50    114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:17:50    114s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1514.6M
[02/08 15:17:50    114s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1514.6M
[02/08 15:17:50    114s] Starting refinePlace ...
[02/08 15:17:50    114s] Total net bbox length = 1.486e+05 (6.909e+04 7.950e+04) (ext = 7.306e+03)
[02/08 15:17:50    114s] ** Cut row section cpu time 0:00:00.0.
[02/08 15:17:50    114s]    Spread Effort: high, pre-route mode, useDDP on.
[02/08 15:17:50    114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1514.6MB) @(0:01:55 - 0:01:55).
[02/08 15:17:50    114s] Move report: preRPlace moves 2752 insts, mean move: 3.43 um, max move: 17.22 um
[02/08 15:17:50    114s] 	Max move on inst (FE_OFC590_pcpi_insn_15): (111.00, 199.69) --> (97.20, 196.27)
[02/08 15:17:50    114s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
[02/08 15:17:50    114s] wireLenOptFixPriorityInst 0 inst fixed
[02/08 15:17:50    114s] 
[02/08 15:17:50    114s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:17:50    114s] Move report: legalization moves 85 insts, mean move: 6.93 um, max move: 21.62 um
[02/08 15:17:50    114s] 	Max move on inst (FE_OFC7_pcpi_valid): (154.40, 191.14) --> (172.60, 194.56)
[02/08 15:17:50    114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1514.6MB) @(0:01:55 - 0:01:55).
[02/08 15:17:50    114s] Move report: Detail placement moves 2764 insts, mean move: 3.58 um, max move: 30.62 um
[02/08 15:17:50    114s] 	Max move on inst (FE_OFC355_mem_wstrb_0): (142.80, 199.69) --> (170.00, 196.27)
[02/08 15:17:50    114s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1514.6MB
[02/08 15:17:50    114s] Statistics of distance of Instance movement in refine placement:
[02/08 15:17:50    114s]   maximum (X+Y) =        30.62 um
[02/08 15:17:50    114s]   inst (FE_OFC355_mem_wstrb_0) with max move: (142.8, 199.69) -> (170, 196.27)
[02/08 15:17:50    114s]   mean    (X+Y) =         3.58 um
[02/08 15:17:50    114s] Total instances moved : 2764
[02/08 15:17:50    114s] Summary Report:
[02/08 15:17:50    114s] Instances move: 2764 (out of 9159 movable)
[02/08 15:17:50    114s] Instances flipped: 0
[02/08 15:17:50    114s] Mean displacement: 3.58 um
[02/08 15:17:50    114s] Max displacement: 30.62 um (Instance: FE_OFC355_mem_wstrb_0) (142.8, 199.69) -> (170, 196.27)
[02/08 15:17:50    114s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[02/08 15:17:50    114s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.280, REAL:0.285, MEM:1514.6M
[02/08 15:17:50    114s] Total net bbox length = 1.528e+05 (7.200e+04 8.079e+04) (ext = 8.750e+03)
[02/08 15:17:50    114s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1514.6MB) @(0:01:55 - 0:01:55).
[02/08 15:17:50    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.3
[02/08 15:17:50    114s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1514.6MB
[02/08 15:17:50    114s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.310, MEM:1514.6M
[02/08 15:17:50    114s] *** Finished place_detail (0:01:55 mem=1514.6M) ***
[02/08 15:17:51    114s] *** maximum move = 30.62 um ***
[02/08 15:17:51    114s] *** Finished re-routing un-routed nets (1514.6M) ***
[02/08 15:17:51    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF:     Starting CMU at level 3, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1514.6M
[02/08 15:17:51    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.078, MEM:1514.6M
[02/08 15:17:51    115s] 
[02/08 15:17:51    115s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1514.6M) ***
[02/08 15:17:51    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.6
[02/08 15:17:51    115s] *** DrvOpt [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:01:55.2/0:02:00.6 (1.0), mem = [02/08 15:17:51    115s] GigaOpt DRV: restore maxLocalDensity to 0.98
1479.5M
[02/08 15:17:51    115s] End: GigaOpt DRV Optimization
[02/08 15:17:51    115s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/08 15:17:51    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1422.5M
[02/08 15:17:51    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.062, MEM:1422.5M
[02/08 15:17:51    115s] 
[02/08 15:17:51    115s] ------------------------------------------------------------
[02/08 15:17:51    115s]      Summary (cpu=0.14min real=0.13min mem=1422.5M)                             
[02/08 15:17:51    115s] ------------------------------------------------------------
[02/08 15:17:51    115s] 
[02/08 15:17:51    115s] Setup views included:
[02/08 15:17:51    115s]  default_emulate_view 
[02/08 15:17:51    115s] 
[02/08 15:17:51    115s] +--------------------+---------+---------+---------+
[02/08 15:17:51    115s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:17:51    115s] +--------------------+---------+---------+---------+
[02/08 15:17:51    115s] |           WNS (ns):|  6.370  |  6.534  |  6.370  |
[02/08 15:17:51    115s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:17:51    115s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:17:51    115s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:17:51    115s] +--------------------+---------+---------+---------+
[02/08 15:17:51    115s] 
[02/08 15:17:51    115s] +----------------+-------------------------------+------------------+
[02/08 15:17:51    115s] |                |              Real             |       Total      |
[02/08 15:17:51    115s] |    DRVs        +------------------+------------+------------------|
[02/08 15:17:51    115s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:17:51    115s] +----------------+------------------+------------+------------------+
[02/08 15:17:51    115s] |   max_cap      |    232 (232)     |   -0.702   |    233 (233)     |
[02/08 15:17:51    115s] |   max_tran     |      2 (2)       |   -0.164   |      2 (2)       |
[02/08 15:17:51    115s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:17:51    115s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:17:51    115s] +----------------+------------------+------------+------------------+
[02/08 15:17:51    115s] 
[02/08 15:17:51    115s] Density: 85.921%
[02/08 15:17:51    115s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:17:51    115s] ------------------------------------------------------------
[02/08 15:17:51    115s] **opt_design ... cpu = 0:00:56, real = 0:00:57, mem = 1088.7M, totSessionCpu=0:01:56 **
[02/08 15:17:51    115s] *** Timing Is met
[02/08 15:17:51    115s] *** Check timing (0:00:00.0)
[02/08 15:17:51    115s] *** Timing Is met
[02/08 15:17:51    115s] *** Check timing (0:00:00.0)
[02/08 15:17:51    115s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/08 15:17:51    115s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/08 15:17:51    115s] Info: 1 clock net  excluded from IPO operation.
[02/08 15:17:51    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1422.6M
[02/08 15:17:51    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1422.6M
[02/08 15:17:51    115s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:17:51    115s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=1441.6M
[02/08 15:17:51    115s] OPERPROF: Starting DPlace-Init at level 1, MEM:1441.6M
[02/08 15:17:51    115s] #spOpts: minPadR=1.1 mergeVia=F 
[02/08 15:17:51    115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1441.6M
[02/08 15:17:52    115s] OPERPROF:     Starting CMU at level 3, MEM:1441.6M
[02/08 15:17:52    115s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1441.6M
[02/08 15:17:52    115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:1441.6M
[02/08 15:17:52    115s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1441.6MB).
[02/08 15:17:52    115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:1441.6M
[02/08 15:17:52    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=1441.6M
[02/08 15:17:52    115s] Begin: Area Reclaim Optimization
[02/08 15:17:52    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.7
[02/08 15:17:52    115s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.9/0:02:01.4 (1.0), mem = 1441.6M
[02/08 15:17:52    115s] 
[02/08 15:17:52    115s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/08 15:17:52    115s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1441.6M
[02/08 15:17:52    115s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1441.6M
[02/08 15:17:52    116s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1441.6M
[02/08 15:17:52    116s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1441.6M
[02/08 15:17:52    116s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 85.92
[02/08 15:17:52    116s] +----------+---------+--------+--------+------------+--------+
[02/08 15:17:52    116s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/08 15:17:52    116s] +----------+---------+--------+--------+------------+--------+
[02/08 15:17:52    116s] |    85.92%|        -|   0.000|   0.000|   0:00:00.0| 1441.6M|
[02/08 15:17:52    116s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:17:52    116s] |    85.92%|        0|   0.000|   0.000|   0:00:00.0| 1441.6M|
[02/08 15:17:52    116s] |    85.84%|       13|   0.000|   0.000|   0:00:00.0| 1479.8M|
[02/08 15:17:53    117s] |    84.86%|      214|   0.000|   0.000|   0:00:01.0| 1479.8M|
[02/08 15:17:53    117s] |    84.86%|       29|   0.000|   0.000|   0:00:00.0| 1479.8M|
[02/08 15:17:53    117s] |    84.86%|       28|   0.000|   0.000|   0:00:00.0| 1479.8M|
[02/08 15:17:53    117s] |    84.86%|       28|   0.000|   0.000|   0:00:00.0| 1479.8M|
[02/08 15:17:53    117s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:17:53    117s] |    84.86%|       28|   0.000|   0.000|   0:00:00.0| 1479.8M|
[02/08 15:17:53    117s] |    84.86%|        0|   0.000|   0.000|   0:00:00.0| 1479.8M|
[02/08 15:17:53    117s] +----------+---------+--------+--------+------------+--------+
[02/08 15:17:53    117s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 84.86
[02/08 15:17:53    117s] 
[02/08 15:17:53    117s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 7 Resize = 186 **
[02/08 15:17:53    117s] --------------------------------------------------------------
[02/08 15:17:53    117s] |                                   | Total     | Sequential |
[02/08 15:17:53    117s] --------------------------------------------------------------
[02/08 15:17:53    117s] | Num insts resized                 |     186  |       1    |
[02/08 15:17:53    117s] | Num insts undone                  |     141  |       0    |
[02/08 15:17:53    117s] | Num insts Downsized               |     186  |       1    |
[02/08 15:17:53    117s] | Num insts Samesized               |       0  |       0    |
[02/08 15:17:53    117s] | Num insts Upsized                 |       0  |       0    |
[02/08 15:17:53    117s] | Num multiple commits+uncommits    |       0  |       -    |
[02/08 15:17:53    117s] --------------------------------------------------------------
[02/08 15:17:53    117s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:17:53    117s] 0 Ndr or Layer constraints added by optimization 
[02/08 15:17:53    117s] **** End NDR-Layer Usage Statistics ****
[02/08 15:17:53    117s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:01.0) **
[02/08 15:17:53    117s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1495.8M
[02/08 15:17:53    117s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1495.8M
[02/08 15:17:53    117s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1495.8M
[02/08 15:17:53    117s] OPERPROF:       Starting CMU at level 4, MEM:1495.8M
[02/08 15:17:53    117s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1495.8M
[02/08 15:17:53    117s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.079, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.079, MEM:1495.8M
[02/08 15:17:54    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.4
[02/08 15:17:54    117s] OPERPROF: Starting RefinePlace at level 1, MEM:1495.8M
[02/08 15:17:54    117s] *** Starting place_detail (0:01:58 mem=1495.8M) ***
[02/08 15:17:54    117s] Total net bbox length = 1.528e+05 (7.201e+04 8.080e+04) (ext = 8.750e+03)
[02/08 15:17:54    117s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:17:54    117s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1495.8M
[02/08 15:17:54    117s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1495.8M
[02/08 15:17:54    117s] Starting refinePlace ...
[02/08 15:17:54    117s] 
[02/08 15:17:54    117s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:17:54    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:17:54    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1495.8MB) @(0:01:58 - 0:01:58).
[02/08 15:17:54    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:17:54    118s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1495.8MB
[02/08 15:17:54    118s] Statistics of distance of Instance movement in refine placement:
[02/08 15:17:54    118s]   maximum (X+Y) =         0.00 um
[02/08 15:17:54    118s]   mean    (X+Y) =         0.00 um
[02/08 15:17:54    118s] Total instances moved : 0
[02/08 15:17:54    118s] Summary Report:
[02/08 15:17:54    118s] Instances move: 0 (out of 9146 movable)
[02/08 15:17:54    118s] Instances flipped: 0
[02/08 15:17:54    118s] Mean displacement: 0.00 um
[02/08 15:17:54    118s] Max displacement: 0.00 um 
[02/08 15:17:54    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.179, MEM:1495.8M
[02/08 15:17:54    118s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1495.8MB) @(0:01:58 - 0:01:58).
[02/08 15:17:54    118s] Total net bbox length = 1.528e+05 (7.201e+04 8.080e+04) (ext = 8.750e+03)
[02/08 15:17:54    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.4
[02/08 15:17:54    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.205, MEM:1495.8M
[02/08 15:17:54    118s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1495.8MB
[02/08 15:17:54    118s] *** Finished place_detail (0:01:58 mem=1495.8M) ***
[02/08 15:17:54    118s] *** maximum move = 0.00 um ***
[02/08 15:17:54    118s] *** Finished re-routing un-routed nets (1495.8M) ***
[02/08 15:17:54    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF:     Starting CMU at level 3, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1495.8M
[02/08 15:17:54    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.079, MEM:1495.8M
[02/08 15:17:54    118s] 
[02/08 15:17:54    118s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1495.8M) ***
[02/08 15:17:54    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.7
[02/08 15:17:54    118s] *** AreaOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:01:58.3/0:02:03.7 (1.0), mem = 1495.8M
[02/08 15:17:54    118s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1422.71M, totSessionCpu=0:01:58).
[02/08 15:17:54    118s] **INFO: Flow update: Design timing is met.
[02/08 15:17:54    118s] 
[02/08 15:17:54    118s] Active setup views:
[02/08 15:17:54    118s]  default_emulate_view
[02/08 15:17:54    118s]   Dominating endpoints: 0
[02/08 15:17:54    118s]   Dominating TNS: -0.000
[02/08 15:17:54    118s] 
[02/08 15:17:54    118s] RC Grid backup saved.
[02/08 15:17:54    118s] Extraction called for design 'picorv32' of instances=9146 and nets=10241 using extraction engine 'pre_route' .
[02/08 15:17:54    118s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:17:54    118s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:17:54    118s] pre_route RC Extraction called for design picorv32.
[02/08 15:17:54    118s] RC Extraction called in multi-corner(1) mode.
[02/08 15:17:54    118s] RCMode: PreRoute
[02/08 15:17:54    118s]       RC Corner Indexes            0   
[02/08 15:17:54    118s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:17:54    118s] Resistance Scaling Factor    : 1.00000 
[02/08 15:17:54    118s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:17:54    118s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:17:54    118s] Shrink Factor                : 1.00000
[02/08 15:17:54    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:17:54    118s] Using Quantus QRC technology file ...
[02/08 15:17:54    118s] LayerId::1 widthSet size::1
[02/08 15:17:54    118s] LayerId::2 widthSet size::1
[02/08 15:17:54    118s] LayerId::3 widthSet size::1
[02/08 15:17:54    118s] LayerId::4 widthSet size::1
[02/08 15:17:54    118s] LayerId::5 widthSet size::1
[02/08 15:17:54    118s] LayerId::6 widthSet size::1
[02/08 15:17:54    118s] LayerId::7 widthSet size::1
[02/08 15:17:54    118s] LayerId::8 widthSet size::1
[02/08 15:17:54    118s] LayerId::9 widthSet size::1
[02/08 15:17:54    118s] LayerId::10 widthSet size::1
[02/08 15:17:54    118s] LayerId::11 widthSet size::1
[02/08 15:17:54    118s] Skipped RC grid update for preRoute extraction.
[02/08 15:17:54    118s] Initializing multi-corner resistance tables ...
[02/08 15:17:54    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1404.371M)
[02/08 15:17:54    118s] Skewing Data Summary (End_of_FINAL)
[02/08 15:17:55    118s] --------------------------------------------------
[02/08 15:17:55    118s]  Total skewed count:0
[02/08 15:17:55    118s] --------------------------------------------------
[02/08 15:17:55    118s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1408.39 MB )
[02/08 15:17:55    118s] (I)       Started Loading and Dumping File ( Curr Mem: 1408.39 MB )
[02/08 15:17:55    118s] (I)       Reading DB...
[02/08 15:17:55    118s] (I)       Read data from FE... (mem=1408.4M)
[02/08 15:17:55    118s] (I)       Read nodes and places... (mem=1408.4M)
[02/08 15:17:55    118s] (I)       Done Read nodes and places (cpu=0.020s, mem=1410.5M)
[02/08 15:17:55    118s] (I)       Read nets... (mem=1410.5M)
[02/08 15:17:55    118s] (I)       Done Read nets (cpu=0.020s, mem=1412.5M)
[02/08 15:17:55    118s] (I)       Done Read data from FE (cpu=0.040s, mem=1412.5M)
[02/08 15:17:55    118s] (I)       before initializing RouteDB syMemory usage = 1412.5 MB
[02/08 15:17:55    118s] (I)       Build term to term wires: false
[02/08 15:17:55    118s] (I)       Honor MSV route constraint: false
[02/08 15:17:55    118s] (I)       Maximum routing layer  : 127
[02/08 15:17:55    118s] (I)       Minimum routing layer  : 2
[02/08 15:17:55    118s] (I)       Supply scale factor H  : 1.00
[02/08 15:17:55    118s] (I)       Supply scale factor V  : 1.00
[02/08 15:17:55    118s] (I)       Tracks used by clock wire: 0
[02/08 15:17:55    118s] (I)       Reverse direction      : 
[02/08 15:17:55    118s] (I)       Honor partition pin guides: true
[02/08 15:17:55    118s] (I)       Route selected nets only: false
[02/08 15:17:55    118s] (I)       Route secondary PG pins: false
[02/08 15:17:55    118s] (I)       Second PG max fanout   : 2147483647
[02/08 15:17:55    118s] (I)       Apply function for special wires: true
[02/08 15:17:55    118s] (I)       Layer by layer blockage reading: true
[02/08 15:17:55    118s] (I)       Offset calculation fix : true
[02/08 15:17:55    118s] (I)       Route stripe layer range: 
[02/08 15:17:55    118s] (I)       Honor partition fences : 
[02/08 15:17:55    118s] (I)       Honor partition pin    : 
[02/08 15:17:55    118s] (I)       Honor partition fences with feedthrough: 
[02/08 15:17:55    118s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:17:55    118s] (I)       build grid graph
[02/08 15:17:55    118s] (I)       build grid graph start
[02/08 15:17:55    118s] [NR-eGR] Track table information for default rule: 
[02/08 15:17:55    118s] [NR-eGR] Metal1 has no routable track
[02/08 15:17:55    118s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:17:55    118s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:17:55    118s] (I)       build grid graph end
[02/08 15:17:55    118s] (I)       ===========================================================================
[02/08 15:17:55    118s] (I)       == Report All Rule Vias ==
[02/08 15:17:55    118s] (I)       ===========================================================================
[02/08 15:17:55    118s] (I)        Via Rule : (Default)
[02/08 15:17:55    118s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:55    118s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:55    118s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:17:55    118s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:17:55    118s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:17:55    118s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:17:55    118s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:17:55    118s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:17:55    118s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:17:55    118s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:17:55    118s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:17:55    118s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:17:55    118s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       ===========================================================================
[02/08 15:17:55    118s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:17:55    118s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:55    118s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:55    118s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       ===========================================================================
[02/08 15:17:55    118s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:17:55    118s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:17:55    118s] (I)       ---------------------------------------------------------------------------
[02/08 15:17:55    118s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:17:55    118s] (I)       ===========================================================================
[02/08 15:17:55    118s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Num PG vias on layer 1 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 2 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 3 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 4 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 5 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 6 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 7 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 8 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 9 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 10 : 0
[02/08 15:17:55    118s] (I)       Num PG vias on layer 11 : 0
[02/08 15:17:55    118s] [NR-eGR] Read 9408 PG shapes
[02/08 15:17:55    118s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.04 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:17:55    118s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:17:55    118s] [NR-eGR] #Instance Blockages : 0
[02/08 15:17:55    118s] [NR-eGR] #PG Blockages       : 9408
[02/08 15:17:55    118s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:17:55    118s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:17:55    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:17:55    118s] (I)       readDataFromPlaceDB
[02/08 15:17:55    118s] (I)       Read net information..
[02/08 15:17:55    118s] (I)       Read testcase time = 0.000 seconds
[02/08 15:17:55    118s] 
[02/08 15:17:55    118s] [NR-eGR] Read numTotalNets=10045  numIgnoredNets=0
[02/08 15:17:55    118s] (I)       early_global_route_priority property id does not exist.
[02/08 15:17:55    118s] (I)       Start initializing grid graph
[02/08 15:17:55    118s] (I)       End initializing grid graph
[02/08 15:17:55    118s] (I)       Model blockages into capacity
[02/08 15:17:55    118s] (I)       Read Num Blocks=9408  Num Prerouted Wires=0  Num CS=0
[02/08 15:17:55    118s] (I)       Started Modeling ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 1 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 2 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 3 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 4 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 5 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 6 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 7 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 8 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 9 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 10 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Modeling Layer 11 ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:17:55    118s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Number of ignored nets = 0
[02/08 15:17:55    118s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:17:55    118s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:17:55    118s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:17:55    118s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:17:55    118s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:17:55    118s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:17:55    118s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:17:55    118s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:17:55    118s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:17:55    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:17:55    118s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1412.5 MB
[02/08 15:17:55    118s] (I)       Ndr track 0 does not exist
[02/08 15:17:55    118s] (I)       Layer1  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer2  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer3  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer4  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer5  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer6  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer7  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer8  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer9  viaCost=200.00
[02/08 15:17:55    118s] (I)       Layer10  viaCost=200.00
[02/08 15:17:55    118s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:17:55    118s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:17:55    118s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:17:55    118s] (I)       Site width          :   400  (dbu)
[02/08 15:17:55    118s] (I)       Row height          :  3420  (dbu)
[02/08 15:17:55    118s] (I)       GCell width         :  3420  (dbu)
[02/08 15:17:55    118s] (I)       GCell height        :  3420  (dbu)
[02/08 15:17:55    118s] (I)       Grid                :   128   126    11
[02/08 15:17:55    118s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:17:55    118s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:17:55    118s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:17:55    118s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:17:55    118s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:17:55    118s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:17:55    118s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/08 15:17:55    118s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200   760
[02/08 15:17:55    118s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:17:55    118s] (I)       Total num of tracks :     0  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:17:55    118s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:17:55    118s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:17:55    118s] (I)       --------------------------------------------------------
[02/08 15:17:55    118s] 
[02/08 15:17:55    118s] (I)       ID:0 [02/08 15:17:55    118s] [NR-eGR] ============ Routing rule table ============
[02/08 15:17:55    118s] [NR-eGR] Rule id: 0  Nets: 10045 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:17:55    118s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:17:55    118s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:55    118s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:17:55    118s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[02/08 15:17:55    118s] [NR-eGR] ========================================
[02/08 15:17:55    118s] [NR-eGR] 
[02/08 15:17:55    118s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:17:55    118s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:17:55    118s] (I)       After initializing earlyGlobalRoute syMemory usage = 1412.5 MB
[02/08 15:17:55    118s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.24 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Started Global Routing ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       ============= Initialization =============
[02/08 15:17:55    118s] (I)       totalPins=38373  totalGlobalPin=37145 (96.80%)
[02/08 15:17:55    118s] (I)       Started Build MST ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       Generate topology with single threads
[02/08 15:17:55    118s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] (I)       total 2D Cap : 1198837 = (623419 H, 575418 V)
[02/08 15:17:55    118s] (I)       ============  Phase 1a Route ============
[02/08 15:17:55    118s] (I)       Started Phase 1a ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    118s] [NR-eGR] Layer group 1: route 10045 net(s) in layer range [2, 11]
[02/08 15:17:55    119s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] (I)       Usage: 109515 = (52980 H, 56535 V) = (8.50% H, 9.83% V) = (9.060e+04um H, 9.667e+04um V)
[02/08 15:17:55    119s] (I)       
[02/08 15:17:55    119s] (I)       ============  Phase 1b Route ============
[02/08 15:17:55    119s] (I)       Usage: 109515 = (52980 H, 56535 V) = (8.50% H, 9.83% V) = (9.060e+04um H, 9.667e+04um V)
[02/08 15:17:55    119s] (I)       
[02/08 15:17:55    119s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.872707e+05um
[02/08 15:17:55    119s] (I)       ============  Phase 1c Route ============
[02/08 15:17:55    119s] (I)       Usage: 109515 = (52980 H, 56535 V) = (8.50% H, 9.83% V) = (9.060e+04um H, 9.667e+04um V)
[02/08 15:17:55    119s] (I)       
[02/08 15:17:55    119s] (I)       ============  Phase 1d Route ============
[02/08 15:17:55    119s] (I)       Usage: 109515 = (52980 H, 56535 V) = (8.50% H, 9.83% V) = (9.060e+04um H, 9.667e+04um V)
[02/08 15:17:55    119s] (I)       
[02/08 15:17:55    119s] (I)       ============  Phase 1e Route ============
[02/08 15:17:55    119s] (I)       Started Phase 1e ( Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] (I)       Usage: 109515 = (52980 H, 56535 V) = (8.50% H, 9.83% V) = (9.060e+04um H, 9.667e+04um V)
[02/08 15:17:55    119s] (I)       
[02/08 15:17:55    119s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.872707e+05um
[02/08 15:17:55    119s] [NR-eGR] 
[02/08 15:17:55    119s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:17:55    119s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] (I)       ============  Phase 1l Route ============
[02/08 15:17:55    119s] (I)       
[02/08 15:17:55    119s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:17:55    119s] [NR-eGR]                        OverCon            
[02/08 15:17:55    119s] [NR-eGR]                         #Gcell     %Gcell
[02/08 15:17:55    119s] [NR-eGR]       Layer                (2)    OverCon 
[02/08 15:17:55    119s] [NR-eGR] ----------------------------------------------
[02/08 15:17:55    119s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal2  (2)        15( 0.09%)   ( 0.09%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal3  (3)         5( 0.03%)   ( 0.03%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/08 15:17:55    119s] [NR-eGR] ----------------------------------------------
[02/08 15:17:55    119s] [NR-eGR] Total               20( 0.01%)   ( 0.01%) 
[02/08 15:17:55    119s] [NR-eGR] 
[02/08 15:17:55    119s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.35 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] (I)       total 2D Cap : 1201062 = (624096 H, 576966 V)
[02/08 15:17:55    119s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:17:55    119s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:17:55    119s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.59 sec, Curr Mem: 1412.51 MB )
[02/08 15:17:55    119s] OPERPROF: Starting HotSpotCal at level 1, MEM:1412.5M
[02/08 15:17:55    119s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:55    119s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:17:55    119s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:55    119s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:17:55    119s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:17:55    119s] [hotspot] +------------+---------------+---------------+
[02/08 15:17:55    119s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:17:55    119s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1412.5M
[02/08 15:17:55    119s] Starting delay calculation for Setup views
[02/08 15:17:55    119s] #################################################################################
[02/08 15:17:55    119s] # Design Stage: PreRoute
[02/08 15:17:55    119s] # Design Name: picorv32
[02/08 15:17:55    119s] # Design Mode: 90nm
[02/08 15:17:55    119s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:17:55    119s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:17:55    119s] # Signoff Settings: SI Off 
[02/08 15:17:55    119s] #################################################################################
[02/08 15:17:55    119s] Calculate delays in Single mode...
[02/08 15:17:55    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 1402.5M, InitMEM = 1402.5M)
[02/08 15:17:55    119s] Start delay calculation (fullDC) (1 T). (MEM=1402.51)
[02/08 15:17:56    119s] End AAE Lib Interpolated Model. (MEM=1418.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:17:57    121s] Total number of fetched objects 10048
[02/08 15:17:57    121s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:17:57    121s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:17:57    121s] End delay calculation. (MEM=1466.54 CPU=0:00:01.3 REAL=0:00:01.0)
[02/08 15:17:57    121s] End delay calculation (fullDC). (MEM=1466.54 CPU=0:00:02.0 REAL=0:00:02.0)
[02/08 15:17:57    121s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1466.5M) ***
[02/08 15:17:58    121s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:02 mem=1466.5M)
[02/08 15:17:58    121s] Reported timing to dir ./timingReports
[02/08 15:17:58    121s] **opt_design ... cpu = 0:01:02, real = 0:01:04, mem = 1091.4M, totSessionCpu=0:02:02 **
[02/08 15:17:58    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1415.6M
[02/08 15:17:58    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.064, MEM:1415.6M
[02/08 15:18:00    122s] 
[02/08 15:18:00    122s] ------------------------------------------------------------
[02/08 15:18:00    122s]      opt_design Final Summary                             
[02/08 15:18:00    122s] ------------------------------------------------------------
[02/08 15:18:00    122s] 
[02/08 15:18:00    122s] Setup views included:
[02/08 15:18:00    122s]  default_emulate_view 
[02/08 15:18:00    122s] 
[02/08 15:18:00    122s] +--------------------+---------+---------+---------+
[02/08 15:18:00    122s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:18:00    122s] +--------------------+---------+---------+---------+
[02/08 15:18:00    122s] |           WNS (ns):|  6.340  |  6.534  |  6.340  |
[02/08 15:18:00    122s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:18:00    122s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:18:00    122s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:18:00    122s] +--------------------+---------+---------+---------+
[02/08 15:18:00    122s] 
[02/08 15:18:00    122s] +----------------+-------------------------------+------------------+
[02/08 15:18:00    122s] |                |              Real             |       Total      |
[02/08 15:18:00    122s] |    DRVs        +------------------+------------+------------------|
[02/08 15:18:00    122s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:18:00    122s] +----------------+------------------+------------+------------------+
[02/08 15:18:00    122s] |   max_cap      |    232 (232)     |   -0.702   |    233 (233)     |
[02/08 15:18:00    122s] |   max_tran     |      2 (2)       |   -0.164   |      2 (2)       |
[02/08 15:18:00    122s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:18:00    122s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:18:00    122s] +----------------+------------------+------------+------------------+
[02/08 15:18:00    122s] 
[02/08 15:18:00    122s] Density: 84.855%
[02/08 15:18:00    122s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:18:00    122s] ------------------------------------------------------------
[02/08 15:18:00    122s] Deleting Cell Server ...
[02/08 15:18:00    122s] **opt_design ... cpu = 0:01:03, real = 0:01:06, mem = 1093.2M, totSessionCpu=0:02:03 **
[02/08 15:18:00    122s] Deleting Lib Analyzer.
[02/08 15:18:00    122s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/08 15:18:00    122s] Type 'man IMPOPT-3195' for more detail.
[02/08 15:18:00    122s] *** Finished opt_design ***
[02/08 15:18:00    122s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:18:00    122s] UM:*          0.000 ns          6.340 ns  final
[02/08 15:18:00    122s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1415.6M
[02/08 15:18:00    122s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1415.6M
[02/08 15:18:00    122s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1415.6M
[02/08 15:18:00    122s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1415.1M
[02/08 15:18:00    123s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:18:00    123s] UM:                                       opt_design_prects
[02/08 15:18:00    123s] 
[02/08 15:18:00    123s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:01:11)
[02/08 15:18:00    123s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[02/08 15:18:00    123s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[02/08 15:18:00    123s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.1 real=0:00:06.1)
[02/08 15:18:00    123s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:19.9 real=0:00:20.8)
[02/08 15:18:00    123s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:18:00    123s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:18:00    123s] clean pInstBBox. size 0
[02/08 15:18:00    123s] All LLGs are deleted
[02/08 15:18:00    123s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1415.1M
[02/08 15:18:00    123s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1415.1M
[02/08 15:18:00    123s] #optDebug: fT-D <X 1 0 0 0>
[02/08 15:18:00    123s] VSMManager cleared!
[02/08 15:18:00    123s] #optDebug: fT-D <X 1 0 0 0>
[02/08 15:18:00    123s] **place_opt_design ... cpu = 0:01:04, real = 0:01:06, mem = 1332.1M **
[02/08 15:18:00    123s] *** Finished GigaPlace ***
[02/08 15:18:00    123s] 
[02/08 15:18:00    123s] *** Summary of all messages that are not suppressed in this session:
[02/08 15:18:00    123s] Severity  ID               Count  Summary                                  
[02/08 15:18:00    123s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[02/08 15:18:00    123s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/08 15:18:00    123s] WARNING   IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[02/08 15:18:00    123s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/08 15:18:00    123s] *** Message Summary: 8 warning(s), 0 error(s)
[02/08 15:18:00    123s] 
[02/08 15:18:00    123s] @file 37:
[02/08 15:18:00    123s] @file 38: # Check placement
[02/08 15:18:00    123s] @file 39: check_place
[02/08 15:18:00    123s] OPERPROF: Starting checkPlace at level 1, MEM:1332.1M
[02/08 15:18:00    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1332.1M
[02/08 15:18:00    123s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1332.1M
[02/08 15:18:00    123s] Core basic site is CoreSite
[02/08 15:18:00    123s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:18:00    123s] Type 'man IMPSP-365' for more detail.
[02/08 15:18:00    123s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:18:00    123s] SiteArray: use 446,464 bytes
[02/08 15:18:00    123s] SiteArray: current memory after site array memory allocation 1332.6M
[02/08 15:18:00    123s] SiteArray: FP blocked sites are writable
[02/08 15:18:00    123s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:18:00    123s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1332.6M
[02/08 15:18:00    123s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:18:00    123s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.068, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.070, MEM:1332.6M
[02/08 15:18:00    123s] Begin checking placement ... (start mem=1332.1M, init mem=1332.6M)
[02/08 15:18:00    123s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.042, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:1332.6M
[02/08 15:18:00    123s] TechSite Violation:	11
[02/08 15:18:00    123s] *info: Placed = 9146          
[02/08 15:18:00    123s] *info: Unplaced = 0           
[02/08 15:18:00    123s] Placement Density:84.86%(29893/35228)
[02/08 15:18:00    123s] Placement Density (including fixed std cells):84.86%(29893/35228)
[02/08 15:18:00    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1332.6M
[02/08 15:18:00    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1332.1M
[02/08 15:18:00    123s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.161, MEM:1332.1M
[02/08 15:18:00    123s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1332.1M)
[02/08 15:18:00    123s] @file 40:
[02/08 15:18:00    123s] @file 41: # Generate reports
[02/08 15:18:00    123s] @file 42: report_area > $LAYOUT_REPORTS/area_prects.txt
[02/08 15:18:01    123s] ** NOTE: Created directory path '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports' for file '/mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports/area_prects.txt'.
[02/08 15:18:01    123s] @file 43: report_power > $LAYOUT_REPORTS/power_prects.txt
[02/08 15:18:03    125s] *
[02/08 15:18:03    125s] 
[02/08 15:18:03    125s] 
[02/08 15:18:03    125s] 
[02/08 15:18:03    125s] Total Power
[02/08 15:18:03    125s] -----------------------------------------------------------------------------------------
[02/08 15:18:03    125s] Total Internal Power:        1.09971041 	   34.1246%%
[02/08 15:18:03    125s] Total Switching Power:       2.12103483 	   65.8169%%
[02/08 15:18:03    125s] Total Leakage Power:         0.00188511 	    0.0585%%
[02/08 15:18:03    125s] Total Power:                 3.22263035
[02/08 15:18:03    125s] -----------------------------------------------------------------------------------------
[02/08 15:18:03    125s] @file 44: time_design -pre_cts -slack_report > $LAYOUT_REPORTS/timing_setup_prects.txt
[02/08 15:18:03    125s] #optDebug: fT-S <1 1 0 0 0>
[02/08 15:18:03    125s] All LLGs are deleted
[02/08 15:18:03    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1332.1M
[02/08 15:18:03    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1332.1M
[02/08 15:18:03    125s] Effort level <high> specified for reg2reg path_group
[02/08 15:18:03    125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1334.2M
[02/08 15:18:03    125s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1334.2M
[02/08 15:18:03    125s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1334.6M
[02/08 15:18:03    125s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1334.6M
[02/08 15:18:03    125s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1334.6M
[02/08 15:18:03    125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1334.6M
[02/08 15:18:03    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1334.6M
[02/08 15:18:03    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1334.2M
[02/08 15:18:04    126s] 
[02/08 15:18:04    126s] =============================================================================================
[02/08 15:18:04    126s]  Final TAT Report for time_design
[02/08 15:18:04    126s] =============================================================================================
[02/08 15:18:04    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:18:04    126s] ---------------------------------------------------------------------------------------------
[02/08 15:18:04    126s] [ TimingUpdate           ]      1   0:00:00.2  (  17.1 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:18:04    126s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:18:04    126s] [ TimingReport           ]      2   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:18:04    126s] [ DrvReport              ]      1   0:00:00.3  (  26.8 % )     0:00:00.3 /  0:00:00.3    1.0
[02/08 15:18:04    126s] [ MISC                   ]          0:00:00.5  (  42.3 % )     0:00:00.5 /  0:00:00.4    0.9
[02/08 15:18:04    126s] ---------------------------------------------------------------------------------------------
[02/08 15:18:04    126s]  time_design TOTAL                  0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    0.9
[02/08 15:18:04    126s] ---------------------------------------------------------------------------------------------
[02/08 15:18:04    126s] 
[02/08 15:18:04    126s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:18:04    126s] @file 45: time_design -pre_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_prects.txt
[02/08 15:18:04    126s] All LLGs are deleted
[02/08 15:18:04    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1315.8M
[02/08 15:18:04    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1315.8M
[02/08 15:18:04    126s] Effort level <high> specified for reg2reg path_group
[02/08 15:18:04    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1319.8M
[02/08 15:18:04    127s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1319.8M
[02/08 15:18:05    127s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1320.3M
[02/08 15:18:05    127s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:1320.3M
[02/08 15:18:05    127s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1320.3M
[02/08 15:18:05    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:1320.3M
[02/08 15:18:05    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1320.3M
[02/08 15:18:05    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1319.8M
[02/08 15:18:05    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 1317.8M, InitMEM = 1317.8M)
[02/08 15:18:05    127s] End AAE Lib Interpolated Model. (MEM=1334.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:18:07    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:18:07    129s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1381.9M) ***
[02/08 15:18:07    129s] 
[02/08 15:18:07    129s] =============================================================================================
[02/08 15:18:07    129s]  Final TAT Report for time_design
[02/08 15:18:07    129s] =============================================================================================
[02/08 15:18:07    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:18:07    129s] ---------------------------------------------------------------------------------------------
[02/08 15:18:07    129s] [ TimingUpdate           ]      1   0:00:00.2  (   5.9 % )     0:00:02.2 /  0:00:02.3    1.0
[02/08 15:18:07    129s] [ FullDelayCalc          ]      1   0:00:02.1  (  66.7 % )     0:00:02.1 /  0:00:02.1    1.0
[02/08 15:18:07    129s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:18:07    129s] [ TimingReport           ]      2   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/08 15:18:07    129s] [ MISC                   ]          0:00:00.7  (  23.6 % )     0:00:00.7 /  0:00:00.6    0.8
[02/08 15:18:07    129s] ---------------------------------------------------------------------------------------------
[02/08 15:18:07    129s]  time_design TOTAL                  0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.0    1.0
[02/08 15:18:07    129s] ---------------------------------------------------------------------------------------------
[02/08 15:18:07    129s] 
[02/08 15:18:07    129s] @file 46: report_gate_count -out_file $LAYOUT_REPORTS/gates_prects.txt
[02/08 15:18:07    129s] Gate area 1.0260 um^2
[02/08 15:18:07    129s] [0] picorv32 Gates=29135 Cells=9146 Area=29892.5 um^2
[02/08 15:18:07    129s] @file 47: report_qor -format text -file $LAYOUT_REPORTS/qor_prects.txt
[02/08 15:18:07    129s] @file 48: report_route -summary > $LAYOUT_REPORTS/route_prects.txt
[02/08 15:18:07    129s] @file 49:
[02/08 15:18:07    129s] @file 50: # Early power rail analysis
[02/08 15:18:07    129s] #@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_power_rail.tcl (pre)
[02/08 15:18:07    129s] @file 1: # Power analysis settings
[02/08 15:18:07    129s] @file 2: set_db power_method static
[02/08 15:18:07    129s] @file 3: set_db power_view default_emulate_view
[02/08 15:18:07    129s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[02/08 15:18:07    129s] 
[02/08 15:18:07    129s] @file 4: set_db power_corner max
[02/08 15:18:07    129s] @file 5: set_db power_write_db true
[02/08 15:18:07    129s] @file 6: set_db power_write_static_currents true
[02/08 15:18:07    129s] @file 7: set_db power_honor_negative_energy true
[02/08 15:18:07    129s] @file 8: set_db power_ignore_control_signals true
[02/08 15:18:07    129s] @file 9:
[02/08 15:18:07    129s] @file 10: set_power_output_dir interm/layout/power_analysis
[02/08 15:18:07    129s] @file 11: set_default_switching_activity -input_activity 0.2 -period 10.0
[02/08 15:18:07    129s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[02/08 15:18:07    129s] 
[02/08 15:18:07    129s] 'set_default_switching_activity' finished successfully.
[02/08 15:18:07    129s] @file 12: read_activity_file -reset
[02/08 15:18:07    129s] @file 13: set_power -reset
[02/08 15:18:07    129s] @file 14: set_dynamic_power_simulation -reset
[02/08 15:18:07    129s] @file 15: report_power -rail_analysis_format VS -out_file interm/layout/power_analysis/picorv32.rpt
[02/08 15:18:07    129s] Using Power View: default_emulate_view.
[02/08 15:18:07    129s] #################################################################################
[02/08 15:18:07    129s] # Design Stage: PreRoute
[02/08 15:18:07    129s] # Design Name: picorv32
[02/08 15:18:07    129s] # Design Mode: 90nm
[02/08 15:18:07    129s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:18:07    129s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:18:07    129s] # Signoff Settings: SI Off 
[02/08 15:18:07    129s] #################################################################################
[02/08 15:18:08    129s] Calculate delays in Single mode...
[02/08 15:18:08    129s] Topological Sorting (REAL = 0:00:00.0, MEM = 1317.5M, InitMEM = 1317.5M)
[02/08 15:18:08    129s] Start delay calculation (fullDC) (1 T). (MEM=1317.55)
[02/08 15:18:08    130s] End AAE Lib Interpolated Model. (MEM=1333.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:18:10    131s] Total number of fetched objects 10048
[02/08 15:18:10    131s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:18:10    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:18:10    131s] End delay calculation. (MEM=1379.58 CPU=0:00:01.3 REAL=0:00:02.0)
[02/08 15:18:10    131s] End delay calculation (fullDC). (MEM=1379.58 CPU=0:00:02.0 REAL=0:00:02.0)
[02/08 15:18:10    131s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1379.6M) ***
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Power Analysis
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s]     0.00V	    VSS
[02/08 15:18:10    132s]     1.10V	    VDD
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Processing Timing Library for Power Calculation
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Processing Timing Library for Power Calculation
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Processing Power Net/Grid for Power Calculation
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Processing Timing Window Data for Power Calculation
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] CK: assigning clock clk to net clk
[02/08 15:18:10    132s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Processing User Attributes
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Processing Signal Activity
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Starting Activity Propagation
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT)
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT): 10%
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT): 20%
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Finished Activity Propagation
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT)
[02/08 15:18:10    132s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Begin Power Computation
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s]       ----------------------------------------------------------
[02/08 15:18:10    132s]       # of cell(s) missing both power/leakage table: 0
[02/08 15:18:10    132s]       # of cell(s) missing power table: 0
[02/08 15:18:10    132s]       # of cell(s) missing leakage table: 0
[02/08 15:18:10    132s]       # of MSMV cell(s) missing power_level: 0
[02/08 15:18:10    132s]       ----------------------------------------------------------
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] 
[02/08 15:18:10    132s] Starting Calculating power
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT)
[02/08 15:18:10    132s]  ... Calculating switching power
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT): 10%
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT): 20%
[02/08 15:18:10    132s] 2023-Feb-08 15:18:10 (2023-Feb-08 13:18:10 GMT): 30%
[02/08 15:18:11    132s] 2023-Feb-08 15:18:11 (2023-Feb-08 13:18:11 GMT): 40%
[02/08 15:18:11    132s] 2023-Feb-08 15:18:11 (2023-Feb-08 13:18:11 GMT): 50%
[02/08 15:18:11    132s]  ... Calculating internal and leakage power
[02/08 15:18:11    132s] 2023-Feb-08 15:18:11 (2023-Feb-08 13:18:11 GMT): 60%
[02/08 15:18:11    133s] 2023-Feb-08 15:18:11 (2023-Feb-08 13:18:11 GMT): 70%
[02/08 15:18:11    133s] 2023-Feb-08 15:18:11 (2023-Feb-08 13:18:11 GMT): 80%
[02/08 15:18:11    133s] 2023-Feb-08 15:18:11 (2023-Feb-08 13:18:11 GMT): 90%
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] Finished Calculating power
[02/08 15:18:12    133s] 2023-Feb-08 15:18:12 (2023-Feb-08 13:18:12 GMT)
[02/08 15:18:12    133s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] Begin Processing User Attributes
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] Begin Boundary Leakage Calculation
[02/08 15:18:12    133s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[02/08 15:18:12    133s] mem(process/total/peak)=1005.46MB/2333.71MB/1115.65MB)
[02/08 15:18:12    133s] Begin Static Power Report Generation
[02/08 15:18:12    133s] *
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] Total Power[02/08 15:18:12    133s] *
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] 
[02/08 15:18:12    133s] 

[02/08 15:18:12    133s] -----------------------------------------------------------------------------------------[02/08 15:18:12    133s] Total Power

[02/08 15:18:12    133s] Total Internal Power:        1.09971041 	   34.1246%[02/08 15:18:12    133s] -----------------------------------------------------------------------------------------
%
[02/08 15:18:12    133s] Total Switching Power:       2.12103483 	   65.8169%%
[02/08 15:18:12    133s] Total Leakage Power:         0.00188511 	    0.0585%%
[02/08 15:18:12    133s] Total Power:                 3.22263035
[02/08 15:18:12    133s] -----------------------------------------------------------------------------------------
[02/08 15:18:12    133s] Total Internal Power:        1.09971041 	   34.1246%
[02/08 15:18:12    133s] Total Switching Power:       2.12103483 	   65.8169%
[02/08 15:18:12    133s] Total Leakage Power:         0.00188511 	    0.0585%
[02/08 15:18:12    133s] Total Power:                 3.22263035
[02/08 15:18:12    133s] -----------------------------------------------------------------------------------------
[02/08 15:18:12    134s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[02/08 15:18:12    134s] mem(process/total/peak)=1009.70MB/2333.71MB/1115.65MB)
[02/08 15:18:12    134s] 
[02/08 15:18:12    134s] Begin Creating Binary Database
[02/08 15:18:13    134s] Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
[02/08 15:18:13    134s] mem(process/total/peak)=1009.73MB/2333.71MB/1115.65MB)
[02/08 15:18:13    134s] 
[02/08 15:18:13    134s] Output file is interm/layout/power_analysis/picorv32.rpt
[02/08 15:18:13    134s] @file 16:
[02/08 15:18:13    134s] @file 17: # Early power rail analysis
[02/08 15:18:13    134s] @file 18: # NOTE: xd (accelerated) accuracy means early, hd means signoff
[02/08 15:18:13    134s] @file 19: set_rail_analysis_config -method era_static \
[02/08 15:18:13    134s]  -power_switch_eco false -write_movies false \
[02/08 15:18:13    134s]  -write_voltage_waveforms false \
[02/08 15:18:13    134s]  -write_decap_eco true \
[02/08 15:18:13    134s]  -accuracy xd \
[02/08 15:18:13    134s]  -analysis_view default_emulate_view \
[02/08 15:18:13    134s]  -process_techgen_em_rules false \
[02/08 15:18:13    134s]  -enable_rlrp_analysis false \
[02/08 15:18:13    134s]  -extraction_tech_file ../../../../../apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045_tech/qrc/qx/gpdk045.tch \
[02/08 15:18:13    134s]  -voltage_source_search_distance 50 \
[02/08 15:18:13    134s]  -ignore_shorts false -enable_mfg_effects false \
[02/08 15:18:13    134s]  -report_via_current_direction false
[02/08 15:18:13    134s] **WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
[02/08 15:18:13    134s] @file 31:
[02/08 15:18:13    134s] @file 32: # Prepare XY file for pads
[02/08 15:18:13    134s] @file 33: write_power_pads -auto_fetch -net VDD -voltage_source_file interm/layout/power_analysis/picorv32_vdd.pp
[02/08 15:18:13    134s] Saving DC sources to file interm/layout/power_analysis/picorv32_vdd.pp.
[02/08 15:18:13    134s] @file 34:
[02/08 15:18:13    134s] @file 35: # Run analysis
[02/08 15:18:13    134s] @file 36: set_pg_nets -net VDD -voltage 1.1 -threshold 1.0
[02/08 15:18:13    134s] @file 37: set_power_data -format current -scale 1 interm/layout/power_analysis/static_VDD.ptiavg
[02/08 15:18:13    134s] @file 38: set_power_pads -net VDD -format xy -file interm/layout/power_analysis/picorv32_vdd.pp
[02/08 15:18:13    134s] @file 39: set_package -spice_model_file {} -mapping_file {}
[02/08 15:18:13    134s] @file 40: report_rail -type net -results_directory interm/layout/power_analysis VDD
[02/08 15:18:38    135s] Started PGV Library Generator at 15:18:12 02/08/2023
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[02/08 15:18:38    135s] 	Mode: TECH 
[02/08 15:18:38    135s] 	Capacitance: area_cap 
[02/08 15:18:38    135s] 	Current Distribution: estimation 
[02/08 15:18:38    135s] 	Grid Port Definition: LEF 
[02/08 15:18:38    135s] 	Grid Current Sinks: LEF pin 
[02/08 15:18:38    135s] 	Power Gate: no
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[02/08 15:18:38    135s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_tech.lef
[02/08 15:18:38    135s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045//lef/gsclib045_macro.lef
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[02/08 15:18:38    135s] internally generated the mapping between technology layers and lef layers
[02/08 15:18:38    135s] using information in technology file and technology lef. To specify your
[02/08 15:18:38    135s] own layer mapping, use set_pg_library_mode -lef_layermap.
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s]   TECH-LAYER    LEF-LAYER
[02/08 15:18:38    135s]   METAL_1    Metal1
[02/08 15:18:38    135s]   VIA_1    Via1
[02/08 15:18:38    135s]   METAL_2    Metal2
[02/08 15:18:38    135s]   VIA_2    Via2
[02/08 15:18:38    135s]   METAL_3    Metal3
[02/08 15:18:38    135s]   VIA_3    Via3
[02/08 15:18:38    135s]   METAL_4    Metal4
[02/08 15:18:38    135s]   VIA_4    Via4
[02/08 15:18:38    135s]   METAL_5    Metal5
[02/08 15:18:38    135s]   VIA_5    Via5
[02/08 15:18:38    135s]   METAL_6    Metal6
[02/08 15:18:38    135s]   VIA_6    Via6
[02/08 15:18:38    135s]   METAL_7    Metal7
[02/08 15:18:38    135s]   VIA_7    Via7
[02/08 15:18:38    135s]   METAL_8    Metal8
[02/08 15:18:38    135s]   VIA_8    Via8
[02/08 15:18:38    135s]   METAL_9    Metal9
[02/08 15:18:38    135s]   VIA_9    Via9
[02/08 15:18:38    135s]   METAL_10    Metal10
[02/08 15:18:38    135s]   VIA_10    Via10
[02/08 15:18:38    135s]   METAL_11    Metal11
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[02/08 15:18:38    135s] pins: , SDFF4RX1, SDFF4RX2
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] ** INFO:  (VOLTUS_LGEN-3606): 
[02/08 15:18:38    135s] Power Grid View Generation Statistics:
[02/08 15:18:38    135s]         # Total number of cells: 583 
[02/08 15:18:38    135s]         # TECH view created: 583 (100%)
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] ** WARN:  (VOLTUS_LGEN-3430): The following cells failed to create some of
[02/08 15:18:38    135s] the PGV views:
[02/08 15:18:38    135s]  CELL                      				 REASON                    
[02/08 15:18:38    135s]  ==== 							 ====== 
[02/08 15:18:38    135s]  SDFF4RX1                  				 No PowerPin found in LEF.
[02/08 15:18:38    135s]  
[02/08 15:18:38    135s]  SDFF4RX2                  				 No PowerPin found in LEF.
[02/08 15:18:38    135s]  
[02/08 15:18:38    135s] 
[02/08 15:18:38    135s] Finished PGV Library Generator at 15:18:38 02/08/2023 (cpu=0:00:04, real=0:00:26, peak mem=1055.34MB)
[02/08 15:18:38    135s] Current Innovus resource usage: (total cpu=0:02:19, real=0:02:51, mem=1055.34MB)
[02/08 15:18:38    164s] 
[02/08 15:18:38    164s] Begin ERA Data Preparation
[02/08 15:18:38    164s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[02/08 15:18:38    164s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.62MB/2333.71MB/1115.65MB)
[02/08 15:18:38    164s] 
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 302600 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 308200 315590 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 305800 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 311220 329330 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 301800 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 305800 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 304200 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 308200 315350 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 307930 315350 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 302600 330280 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 303800 332690 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 311220 332690 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 302600 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal4' at ( 308200 315590 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 311220 377150 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Route on layer 'Metal5' at ( 302600 332690 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Via 'M4_M3_VH' at ( 311220 329330 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Via 'M3_M2_HV' at ( 311220 329330 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 311220 332690 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (IMPDF-1012):	Via 'M5_M4_HV' at ( 301800 319010 ) on net 'FE_OFN539_pcpi_insn_12' has been found with unknown routing status so it is ignored.
[02/08 15:18:38    164s] Type 'man IMPDF-1012' for more detail.
[02/08 15:18:38    164s] **WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
[02/08 15:18:38    164s] To increase the message display limit, refer to the product command reference manual.
[02/08 15:18:38    164s] -process 90                             # int, default=90, min=3, max=250
[02/08 15:18:39    164s] * voltus_rail
[02/08 15:18:39    164s] *	Version v19.11-s006_1 (08/05/2019 12:08:07)
[02/08 15:18:39    164s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[02/08 15:18:39    164s] *
[02/08 15:18:39    164s] *	Run by grigpavl on Wed Feb  8 15:18:38 2023
[02/08 15:18:39    164s] *	Executing 64 bit version on host: cn98.it.auth.gr
[02/08 15:18:39    164s] *
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] Started Rail Analysis at 15:18:37 02/08/2023
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] Multi-CPU Configuration:
[02/08 15:18:39    164s] 	#CPU: 1
[02/08 15:18:39    164s] 	Mode: local
[02/08 15:18:39    164s] 	Host: cn98.it.auth.gr
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] Analyze Rail Settings:
[02/08 15:18:39    164s] 	Temp directory: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60
[02/08 15:18:39    164s] 	Output directory: interm/layout/power_analysis
[02/08 15:18:39    164s] 	Run directory: interm/layout/power_analysis/VDD_25C_avg_2
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] Running R  extraction for /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/eps_out_92585.def.gz ...
[02/08 15:18:39    164s] 
[02/08 15:18:39    164s] Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session   -cmd ./work/voltus_scheduler.cmd" ...
[02/08 15:18:39    164s] Extraction option setup as:
[02/08 15:18:39    164s] setenv gray_data NONE
[02/08 15:18:39    164s] setenv enable_cluster_overhang_via false
[02/08 15:18:39    164s] setenv enable_dfm_mask_conflict_shape false
[02/08 15:18:39    164s] Begin Preparing Data for Parasitic Extraction
[02/08 15:18:42    164s] Extracting following DFM effects:
[02/08 15:18:42    164s] MetalFill        : n/a
[02/08 15:18:42    164s] WEE Effects      : n/a
[02/08 15:18:42    164s] Erosion Effects  : n/a
[02/08 15:18:42    164s] T/B Enlargements : n/a
[02/08 15:18:42    164s] R(w) Effects     : n/a
[02/08 15:18:42    164s] R(w,s) Effects   : n/a
[02/08 15:18:42    164s] R(sw,st) Effects : n/a
[02/08 15:18:42    164s] TC(w) Effects    : n/a
[02/08 15:18:42    164s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[02/08 15:18:42    164s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=19.72MB/3585.75MB/1603.25MB)
[02/08 15:18:42    164s] 
[02/08 15:18:42    164s] Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -cmd ./work/voltus_scheduler.cmd -zx /mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[02/08 15:18:42    164s] Extraction option setup as:
[02/08 15:18:42    164s] setenv gray_data NONE
[02/08 15:18:42    164s] setenv enable_cluster_overhang_via false
[02/08 15:18:42    164s] setenv enable_dfm_mask_conflict_shape false
[02/08 15:18:42    164s] Begin Parasitic Extraction
[02/08 15:18:42    164s] Extracting Progress:
[02/08 15:18:42    164s]     0% at 15:18:42 02/08/2023
[02/08 15:18:48    164s]   100% at 15:18:48 02/08/2023
[02/08 15:18:48    164s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:06, mem(process/total/peak)=5.86MB/2783.33MB/1603.25MB)
[02/08 15:18:48    164s] 
[02/08 15:18:49    164s] Invoking: "/mnt/apps/prebuilt/EDA/cadence/2019-20/RHELx86/INNOVUS/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd interm/layout/power_analysis/voltus_rail_smg.VDD.cmd -l interm/layout/power_analysis/voltus_rail_smg.VDD.log" ...
[02/08 15:18:49    164s] Begin Merging power grid
[02/08 15:18:49    164s] Tech reference temperature: 25
[02/08 15:18:49    164s] Target temperature: 25
[02/08 15:18:49    164s] 
[02/08 15:18:49    164s] Grid Statistics of Net VDD:
[02/08 15:18:49    164s] - NODE
[02/08 15:18:49    164s]   Total node: 13323
[02/08 15:18:49    164s]     Top Level grid node: 13323
[02/08 15:18:49    164s]       Top level interface node: 9146
[02/08 15:18:49    164s]     Missing interface node: 0
[02/08 15:18:49    164s]     Cell internal node: 0
[02/08 15:18:49    164s] - ELEM
[02/08 15:18:49    164s]   Total element: 13546
[02/08 15:18:49    164s]     Top Level grid element: 13546
[02/08 15:18:49    164s]     Cell internal element: 0
[02/08 15:18:49    164s] - INST
[02/08 15:18:49    164s]   Instance logically connected: 9146
[02/08 15:18:49    164s]     Tech: 9146
[02/08 15:18:49    164s]     StdCell: 0
[02/08 15:18:49    164s]     Macro:
[02/08 15:18:49    164s]       Early: 0
[02/08 15:18:49    164s]       IR: 0
[02/08 15:18:49    164s]       EM: 0
[02/08 15:18:49    164s]     Current Region:  0
[02/08 15:18:49    164s]   Dropped instance due to missing/incomplete cell library: 0
[02/08 15:18:49    164s] - TAP
[02/08 15:18:49    164s]   Total tap: 9146
[02/08 15:18:49    164s] 
[02/08 15:18:49    164s] Ended Merging power grid: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=27.19MB/2902.79MB/1603.25MB)
[02/08 15:18:49    164s] 
[02/08 15:18:49    164s] Begin Preparing Data for Rail Analysis
[02/08 15:18:50    164s]   Power Pin Location File: /mnt/scratch_b/users/g/grigpavl/project-asic-2022/interm/layout/power_analysis/picorv32_vdd.pp
[02/08 15:18:50    164s]   # Voltage Source Added/Total (%): 1/1 (100.00%)
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s]   Power Database: interm/layout/power_analysis/static_VDD.ptiavg
[02/08 15:18:50    164s]   # Current Taps Matched/Total (%): 9146/9146 (100.00%)
[02/08 15:18:50    164s]   # Instances Matched: 9146
[02/08 15:18:50    164s] Ended Preparing Data for Rail Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=60.74MB/3493.03MB/1603.25MB)
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s] Begin PowerGrid Integrity Analysis
[02/08 15:18:50    164s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=60.75MB/3493.03MB/1603.25MB)
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s] Begin Steady-State Analysis
[02/08 15:18:50    164s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=69.75MB/3695.95MB/1603.25MB)
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s] 
[02/08 15:18:50    164s] Begin Report Generation
[02/08 15:18:51    164s] 
[02/08 15:18:51    164s] 
[02/08 15:18:51    164s] Net VDD:
[02/08 15:18:51    164s] 
[02/08 15:18:51    164s] 
[02/08 15:18:51    164s] Begin Preparing Database for Report Generation
[02/08 15:18:52    164s] 
[02/08 15:18:52    164s] Circuit profile:
[02/08 15:18:52    164s]                                                       Current    Voltage
[02/08 15:18:52    164s] Layer Name                       Nodes   Resistors    Sources    Sources
[02/08 15:18:52    164s] ----- --------------------  ----------  ----------  ---------  ---------
[02/08 15:18:52    164s] 0     METAL_11                      13          10          0          1
[02/08 15:18:52    164s] 1     VIA_10                         0          11          0          0
[02/08 15:18:52    164s] 2     METAL_10                     286         281          0          0
[02/08 15:18:52    164s] 3     VIA_9                          0         275          0          0
[02/08 15:18:52    164s] 4     METAL_9                      275           0          0          0
[02/08 15:18:52    164s] 5     VIA_8                          0         275          0          0
[02/08 15:18:52    164s] 6     METAL_8                      275           0          0          0
[02/08 15:18:52    164s] 7     VIA_7                          0         275          0          0
[02/08 15:18:52    164s] 8     METAL_7                      275           0          0          0
[02/08 15:18:52    164s] 9     VIA_6                          0         275          0          0
[02/08 15:18:52    164s] 10    METAL_6                      275           0          0          0
[02/08 15:18:52    164s] 11    VIA_5                          0         275          0          0
[02/08 15:18:52    164s] 12    METAL_5                      275           0          0          0
[02/08 15:18:52    164s] 13    VIA_4                          0         275          0          0
[02/08 15:18:52    164s] 14    METAL_4                      275           0          0          0
[02/08 15:18:52    164s] 15    VIA_3                          0         275          0          0
[02/08 15:18:52    164s] 16    METAL_3                      275           0          0          0
[02/08 15:18:52    164s] 17    VIA_2                          0         275          0          0
[02/08 15:18:52    164s] 18    METAL_2                      275           0          0          0
[02/08 15:18:52    164s] 19    VIA_1                          0         275          0          0
[02/08 15:18:52    164s] 20    METAL_1                    10824       10769       8876          0
[02/08 15:18:52    164s]                             ----------  ----------  ---------  ---------
[02/08 15:18:52    164s] 21    Circuit total              13324       13546       8876          1
[02/08 15:18:52    164s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=342.63MB/3953.16MB/1603.25MB)
[02/08 15:18:52    164s] 
[02/08 15:18:52    164s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=342.77MB/3953.16MB/1603.25MB)
[02/08 15:18:57    164s] 
[02/08 15:18:57    164s] Begin IR Drop (Linear) Report Generation
[02/08 15:18:57    164s]   Voltage: 1.1
[02/08 15:18:57    164s]   Threshold: 1
[02/08 15:18:57    164s]   Minimum, Average, Maximum IR Drop: 1.097V, 1.099V, 1.100V
[02/08 15:18:57    164s]     Range 1(    1.097V  -      1.097V ):        46 (  0.35%)
[02/08 15:18:57    164s]     Range 2(    1.097V  -      1.098V ):        57 (  0.43%)
[02/08 15:18:57    164s]     Range 3(    1.098V  -      1.098V ):       135 (  1.01%)
[02/08 15:18:57    164s]     Range 4(    1.098V  -      1.098V ):      1249 (  9.37%)
[02/08 15:18:57    164s]     Range 5(    1.098V  -      1.099V ):      8160 ( 61.25%)
[02/08 15:18:57    164s]     Range 6(    1.099V  -      1.099V ):      2218 ( 16.65%)
[02/08 15:18:57    164s]     Range 7(    1.099V  -      1.100V ):      1143 (  8.58%)
[02/08 15:18:57    164s]     Range 8(    1.100V  -      1.100V ):       315 (  2.36%)
[02/08 15:18:57    164s]     Layer with maximum IR Drop:  METAL_1
[02/08 15:18:57    164s]       METAL_11: 0.0014756 [1.0985 - 1.1]
[02/08 15:18:57    164s]       METAL_10: 0.001478 [1.0985 - 1.1]
[02/08 15:18:57    164s]       METAL_9: 0.0014644 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_8: 0.0014642 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_7: 0.001465 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_6: 0.0014672 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_5: 0.0014704 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_4: 0.0014737 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_3: 0.0014768 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_2: 0.0014801 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_1: 0.0029659 [1.0969 - 1.0999]
[02/08 15:18:57    164s]   IR Report: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/VDD.main.rpt
[02/08 15:18:57    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/ir_linear.gif
[02/08 15:18:57    164s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=391.43MB/3953.16MB/1603.25MB)
[02/08 15:18:57    164s] 
[02/08 15:18:57    164s] Begin IR Drop (Limit) Report Generation
[02/08 15:18:57    164s]   Voltage: 1.1
[02/08 15:18:57    164s]   Threshold: 1
[02/08 15:18:57    164s]   Minimum, Average, Maximum IR Drop: 1.097V, 1.099V, 1.100V
[02/08 15:18:57    164s]     Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
[02/08 15:18:57    164s]     Range 8(    1.050V  -      1.100V ):     13323 (100.00%)
[02/08 15:18:57    164s]     Layer with maximum IR Drop:  METAL_1
[02/08 15:18:57    164s]       METAL_11: 0.0014756 [1.0985 - 1.1]
[02/08 15:18:57    164s]       METAL_10: 0.001478 [1.0985 - 1.1]
[02/08 15:18:57    164s]       METAL_9: 0.0014644 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_8: 0.0014642 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_7: 0.001465 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_6: 0.0014672 [1.0985 - 1.0999]
[02/08 15:18:57    164s]       METAL_5: 0.0014704 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_4: 0.0014737 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_3: 0.0014768 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_2: 0.0014801 [1.0984 - 1.0999]
[02/08 15:18:57    164s]       METAL_1: 0.0029659 [1.0969 - 1.0999]
[02/08 15:18:57    164s]   IR Report: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/VDD.main.rpt
[02/08 15:18:57    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/ir_limit.gif
[02/08 15:18:57    164s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=393.79MB/3953.16MB/1603.25MB)
[02/08 15:18:57    164s] 
[02/08 15:18:57    164s] Begin Tap Current Report Generation
[02/08 15:18:57    164s]   Minimum, Average, Maximum Tap Current: 33.777pA, 0.330uA, 16.438uA
[02/08 15:18:57    164s]   Total Current: 2.930mA
[02/08 15:18:58    164s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[02/08 15:18:58    164s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[02/08 15:18:58    164s]     Range 3(  10.000uA  -   100.000uA ):        33 (  0.37%)
[02/08 15:18:58    164s]     Range 4(   1.000uA  -    10.000uA ):       258 (  2.91%)
[02/08 15:18:58    164s]     Range 5( 100.000nA  -     1.000uA ):      3319 ( 37.39%)
[02/08 15:18:58    164s]     Range 6(  10.000nA  -   100.000nA ):      4416 ( 49.75%)
[02/08 15:18:58    164s]     Range 7(   1.000nA  -    10.000nA ):       655 (  7.38%)
[02/08 15:18:58    164s]     Range 8(    0.000A  -     1.000nA ):       195 (  2.20%)
[02/08 15:18:58    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/tc.gif
[02/08 15:18:58    164s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=393.85MB/3953.16MB/1603.25MB)
[02/08 15:18:58    164s] 
[02/08 15:18:58    164s] 
[02/08 15:18:58    164s] Begin Resistor Current Report Generation
[02/08 15:18:58    164s]   Minimum, Average, Maximum Resistor Current: 0.000A, 16.145uA, 3.052mA
[02/08 15:18:58    164s]     Range 1(   1.000mA  -     1.000GA ):         8 (  0.06%)
[02/08 15:18:58    164s]     Range 2( 100.000uA  -     1.000mA ):       269 (  1.99%)
[02/08 15:18:58    164s]     Range 3(  10.000uA  -   100.000uA ):      4331 ( 31.97%)
[02/08 15:18:58    164s]     Range 4(   1.000uA  -    10.000uA ):      6396 ( 47.22%)
[02/08 15:18:58    164s]     Range 5(   0.100uA  -     1.000uA ):       846 (  6.25%)
[02/08 15:18:58    164s]     Range 6(  10.000nA  -     0.100uA ):         4 (  0.03%)
[02/08 15:18:58    164s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[02/08 15:18:58    164s]     Range 8(    0.000A  -     1.000nA ):      1692 ( 12.49%)
[02/08 15:18:58    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/rc.gif
[02/08 15:18:59    164s] Ended Resistor Current Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=497.43MB/3953.16MB/1603.25MB)
[02/08 15:18:59    164s] 
[02/08 15:18:59    164s] 
[02/08 15:18:59    164s] Begin Instance Based IR Drop Report Generation
[02/08 15:18:59    164s]   Minimum, Average, Maximum Instance Based IR Drop: 1.097V, 1.099V, 1.100V
[02/08 15:19:00    164s]     Range 1(    1.000V  -      1.000V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 2(    1.000V  -      1.008V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 3(    1.008V  -      1.017V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 4(    1.017V  -      1.025V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 5(    1.025V  -      1.033V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 6(    1.033V  -      1.042V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 7(    1.042V  -      1.050V ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 8(    1.050V  -      1.100V ):      8876 (100.00%)
[02/08 15:19:00    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/iv.gif
[02/08 15:19:00    164s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=500.24MB/3953.16MB/1603.25MB)
[02/08 15:19:00    164s] 
[02/08 15:19:00    164s] 
[02/08 15:19:00    164s] Begin Resistor Voltage Report Generation
[02/08 15:19:00    164s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 6.028uV, 0.905mV
[02/08 15:19:00    164s]     Range 1(   0.792mV  -     0.905mV ):         2 (  0.01%)
[02/08 15:19:00    164s]     Range 2(   0.679mV  -     0.792mV ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 3(   0.566mV  -     0.679mV ):         2 (  0.01%)
[02/08 15:19:00    164s]     Range 4(   0.453mV  -     0.566mV ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 5(   0.339mV  -     0.453mV ):         2 (  0.01%)
[02/08 15:19:00    164s]     Range 6(   0.226mV  -     0.339mV ):         2 (  0.01%)
[02/08 15:19:00    164s]     Range 7(   0.113mV  -     0.226mV ):         9 (  0.07%)
[02/08 15:19:00    164s]     Range 8(    0.000V  -     0.113mV ):     13529 ( 99.87%)
[02/08 15:19:00    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/rv.gif
[02/08 15:19:00    164s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=502.64MB/3953.16MB/1603.25MB)
[02/08 15:19:00    164s] 
[02/08 15:19:00    164s] 
[02/08 15:19:00    164s] Begin Voltage Source Current Report Generation
[02/08 15:19:00    164s]   Minimum, Average, Maximum Voltage Source Current: -2.930mA, -2.930mA, -2.930mA
[02/08 15:19:00    164s]   Total Current: -2.930mA
[02/08 15:19:00    164s]     Range 1(  -2.930mA  -    -2.930mA ):         1 (100.00%)
[02/08 15:19:00    164s]     Range 2(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 3(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 4(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 5(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 6(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 7(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]     Range 8(  -2.930mA  -    -2.930mA ):         0 (  0.00%)
[02/08 15:19:00    164s]   GIF plot: interm/layout/power_analysis/VDD_25C_avg_2/Reports/VDD/vc.gif
[02/08 15:19:01    164s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.69MB/3953.16MB/1603.25MB)
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Begin Power Gate Voltage Report Generation
[02/08 15:19:01    164s]   No data found.
[02/08 15:19:01    164s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.72MB/3953.16MB/1603.25MB)
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Begin Power Gate I/Idsat Report Generation
[02/08 15:19:01    164s]   No data found.
[02/08 15:19:01    164s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.74MB/3953.16MB/1603.25MB)
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Begin Weak Grid Connectivity Report
[02/08 15:19:01    164s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.79MB/3953.16MB/1603.25MB)
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Begin Grid Integrity Report Generation
[02/08 15:19:01    164s]   # Missing Cell Power-Grid Views: 0
[02/08 15:19:01    164s]   # Physically Disconnected Instances: 0
[02/08 15:19:01    164s]   # Instances with Floating Power Pins: 0
[02/08 15:19:01    164s]   # Disconnected Wire Segments: 0
[02/08 15:19:01    164s]   # Weakly Connected Metal Segments: 0
[02/08 15:19:01    164s]   # Dropped Voltage Sources: 0
[02/08 15:19:01    164s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=504.87MB/3953.16MB/1603.25MB)
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Ended Report Generation: (cpu=0:00:08, real=0:00:10, mem(process/total/peak)=504.88MB/3953.16MB/1603.25MB)
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Rail Analysis Statistics:
[02/08 15:19:01    164s] Warning messages:      0
[02/08 15:19:01    164s] Error messages:        0
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Rail Analysis completed successfully.
[02/08 15:19:01    164s] 
[02/08 15:19:01    164s] Finished Rail Analysis at 15:19:01 02/08/2023 (cpu=0:00:12, real=0:00:24, peak mem=1603.25MB)
[02/08 15:19:01    164s] Current Innovus resource usage: (total cpu=0:02:28, real=0:03:14, mem=1526.98MB)
[02/08 15:19:01    176s] @file 41:
[02/08 15:19:01    176s] @file 42: # Load up power analysis results 
[02/08 15:19:01    176s] @file 43: read_power_rail_results \
[02/08 15:19:01    176s]  -power_db interm/layout/power_analysis/power.db \
[02/08 15:19:01    176s]  -rail_directory interm/layout/power_analysis/VDD_25C_avg_1 \
[02/08 15:19:01    176s]  -instance_voltage_window { timing whole } \
[02/08 15:19:01    176s]  -instance_voltage_method { worst best avg worstavg } \
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] MGE PGDB.
[02/08 15:19:01    176s] avg [02/08 15:19:01    176s] ::ps::read_power_rail_results -instance_voltage_method { worst best avg worstavg } -power_db interm/layout/power_analysis/power.db -rail_directory interm/layout/power_analysis/VDD_25C_avg_1 -instance_voltage_window { timing whole }
best worst worstavg 
[02/08 15:19:01    176s] timing whole 
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] Begin Loading State Directory.
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] Start loading power.db in thread.
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] Begin Initializing Design.
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] Begin Power Analysis
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s]     0.00V	    VSS
[02/08 15:19:01    176s]     1.10V	    VDD
[02/08 15:19:01    176s] No Nets are Specified, will Load All the Nets Automatically.
[02/08 15:19:01    176s] Nets Number: 1.
[02/08 15:19:01    176s] Icf Flow Enabled   :  0
[02/08 15:19:01    176s] Begin Restoring Power Databases
[02/08 15:19:01    176s] Begin Restoring Binary Database : interm/layout/power_analysis/power.db
[02/08 15:19:01    176s] ** INFO:  (VOLTUS_POWR-3042): Load clock data from data base: total of '1' clocks
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] clk(100MHz) ** INFO:  (VOLTUS_POWR-3043): Load rail data from data base: total of '1' rails
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] ** INFO:  (VOLTUS_POWR-3044): Load net data from data base: total of '10160' nets
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] ** INFO:  (VOLTUS_POWR-3045): Load instance data from data base: total of '9153' instances
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] Ended Restoring Binary Database : interm/layout/power_analysis/power.db:
[02/08 15:19:01    176s] (cpu=0:00:00, real=0:00:00,
[02/08 15:19:01    176s] mem(process/total/peak)=1158.73MB/2592.93MB/1603.25MB)
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] ### Start verbose source output (echo_comments mode) for 'interm/layout/power_analysis/power.db.cnstr.tcl' ...
[02/08 15:19:01    176s] @set_default_switching_activity -input_activity 0.200000 -seq_activity 0.200000 -period 10.000000ns
[02/08 15:19:01    176s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] 'set_default_switching_activity' finished successfully.
[02/08 15:19:01    176s] @set_power_analysis_mode -view default_emulate_view -compatible_internal_power true -corner max -create_binary_db true -handle_glitch false -disable_static false -handle_tri_state false -honor_negative_energy true -ignore_control_signals true -ignore_inout_pin_cap false -state_dependent_leakage true -worst_case_vector_activity false -worst_case_vector_activity_for_clk true -honor_net_activity true -honor_net_activity_with_pin true -honor_net_activity_for_tcf false -honor_sublevel_activity true -method static -report_black_boxes false -enable_input_net_power false -split_bus_power false -transition_time_method max -write_static_currents true -x_transition_factor 0.500000 -z_transition_factor 0.250000 -report_missing_nets false
[02/08 15:19:01    176s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[02/08 15:19:01    176s] 
[02/08 15:19:01    176s] ### End verbose source output for 'interm/layout/power_analysis/power.db.cnstr.tcl'.
[02/08 15:19:01    176s] End loading power.db in thread.
[02/08 15:19:02    177s] Loading CellIdMap Sucessfully.
[02/08 15:19:02    177s] is multi-die design:  0
[02/08 15:19:02    177s] start creating net:VDD  die: 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1269.48MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Building Rail DB.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 13311 Nodes Loaded for VDD.
[02/08 15:19:02    177s] 13549 Elements Loaded for VDD.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Total Nodes Number: 13311.
[02/08 15:19:02    177s] Total Elements Number: 13549.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1289.77MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Building Instance DB
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Loading Instances from PGDB.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 9153 Instances Loaded for VDD.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Building Pin Map.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Pin Name List: [02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Total Instances Number: 9153.
[02/08 15:19:02    177s] 

[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] End Building Pin Map.
[02/08 15:19:02    177s] 4 Pins Loaded.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1289.95MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading Plots in Multi-Thread Mode
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing ir Plot
[02/08 15:19:02    177s] Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1289.98MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing rc Plot
[02/08 15:19:02    177s] Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.05MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing tc Plot
[02/08 15:19:02    177s] Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.05MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing cap Plot
[02/08 15:19:02    177s] Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.11MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing Voltage Source Vu and Vc Plots
[02/08 15:19:02    177s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.16MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:001, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing unc Plot
[02/08 15:19:02    177s] Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.16MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing ivdn Plot.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing ivdd Plot.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing ipc Plot.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing ipceiv Plot.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing thermal Plot.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading ir Plot for VDD.
[02/08 15:19:02    177s] 13311 Nodes of ir Loaded for VDD
[02/08 15:19:02    177s] Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.23MB/2849.14MB/1603.25MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:003, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading rc Plot for VDD.
[02/08 15:19:02    177s] 0 Elements of rc Loaded for VDD
[02/08 15:19:02    177s] Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.29MB/2849.14MB/1603.25MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:003, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading tc Plot for VDD.
[02/08 15:19:02    177s] 8938 Nodes of tc Loaded for VDD
[02/08 15:19:02    177s] Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.30MB/2849.14MB/1603.25MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:003, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading cap Plot for VDD.
[02/08 15:19:02    177s] 13311 Nodes of cap Loaded for VDD
[02/08 15:19:02    177s] Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.30MB/2849.14MB/1603.25MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading Voltage Source, Vu and Vc for All Nets.
[02/08 15:19:02    177s] 1 Nodes of vsrcs Loaded for VDD
[02/08 15:19:02    177s] 1 Nodes of vc Loaded for VDD
[02/08 15:19:02    177s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.32MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:000, real=00:00:00:004, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading unc for All Nets.
[02/08 15:19:02    177s] 0 Nodes of unc Loaded for VDD
[02/08 15:19:02    177s] Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.32MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing InstPeak DB.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 0 Instances Loaded by Names without CellIDMap for Instance Peak Current.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.95MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:001, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing IVDN DB.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 0 Instances Loaded by Names without CellIDMap for IVDN.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.34MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing IVDN DB.: (cpu=00:00:00:000, real=00:00:00:003, pid=92585, tid=94214)
[02/08 15:19:02    177s] 9153 Instance Based Instances Voltage Net Loaded for VDD (Avg, timing)
[02/08 15:19:02    177s] 9153 Instance Based Instances Voltage Net Loaded for VDD (Worst, timing)
[02/08 15:19:02    177s] 9153 Instance Based Instances Voltage Net Loaded for VDD (Avg, whole)
[02/08 15:19:02    177s] 9153 Instance Based Instances Voltage Net Loaded for VDD (Worst, whole)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing IVDD DB.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 0 Instances Loaded by Names without CellIDMap for IVDD.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.92MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:003, pid=92585, tid=94214)
[02/08 15:19:02    177s] Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.95MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:005, real=00:00:00:017, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] [Warning] Can not get instance peak current and instance switch data under path: interm/layout/power_analysis/VDD_25C_avg_1/Reports/ResultDB/info.json
[02/08 15:19:02    177s] [Error] No IVDD Nets Pairs for creating Mcyc.
[02/08 15:19:02    177s] Begin Loading EIV Window instance switch and peak current for All Nets.
[02/08 15:19:02    177s] Begin Initializing McycDB.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.99MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:003, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Thermal file not found, so no thermal data
[02/08 15:19:02    177s] Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1290.99MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Loading power plots in Multi-Thread mode.
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ip Plot.: (cpu=00:00:00:014, real=00:00:00:014, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ip_i Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ip_s Plot.: (cpu=00:00:00:011, real=00:00:00:011, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] [Warning] Cannot get decap instances successfully.
[02/08 15:19:02    177s] Ended Loading ip_l Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ipd Plot.: (cpu=00:00:00:010, real=00:00:00:010, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ipd_i Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ipd_s Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ipd_l Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading freq Plot.: (cpu=00:00:00:025, real=00:00:00:025, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading slack Plot.: (cpu=00:00:00:009, real=00:00:00:009, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading td Plot.: (cpu=00:00:00:024, real=00:00:00:024, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading load Plot.: (cpu=00:00:00:025, real=00:00:00:025, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ip_clk Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading ip_tr Plot.: (cpu=00:00:00:023, real=00:00:00:023, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading activity Plot.: (cpu=00:00:00:023, real=00:00:00:023, pid=92585, tid=94214)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.27MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin reading tpd data from DB
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.34MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] calculate sorted Tile based Power Density for reporting
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Building query for Plots in Multi-Thread Mode
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing Node Based Data Query
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.38MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Build Node Based Data Query
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.40MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Set Query for ir
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.43MB/2849.14MB/1603.25MB)
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] 
[02/08 15:19:02    177s] Begin Initializing Element Based Data Query
[02/08 15:19:02    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.43MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Build Element Based Data Query
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.43MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Set Query for rc
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.43MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Initializing Sparse Node Based Data Query
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Set Query for vc
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.45MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Set Query for tc
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.45MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Set Query for unc
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.45MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Set Query for cap
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.45MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1291.45MB/2849.14MB/1603.25MB)
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Preparing Data for Renders
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Instances Number: 9153.
[02/08 15:19:03    177s] 
[02/08 15:19:03    177s] Begin Generating Image cache for plots
[02/08 15:19:03    177s] 
[02/08 15:19:04    178s] 
[02/08 15:19:04    178s] Ended Generating Image cache for plots: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1349.88MB/2849.14MB/1603.25MB)
[02/08 15:19:04    178s] 
[02/08 15:19:04    178s] 
[02/08 15:19:04    178s] Ended Preparing Data for Renders: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1349.89MB/2849.14MB/1603.25MB)
[02/08 15:19:04    178s] 
[02/08 15:19:04    178s] 
[02/08 15:19:04    178s] Ended Loading State Directory.: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1349.89MB/2849.14MB/1603.25MB)
[02/08 15:19:04    178s] 
[02/08 15:19:04    178s] #@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_power_rail.tcl
[02/08 15:19:04    178s] @file 52:
[02/08 15:19:04    178s] @file 53: # Early global route
[02/08 15:19:04    178s] #@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_global_route.tcl (pre)
[02/08 15:19:04    178s] @file 1: # Get global settings
[02/08 15:19:04    178s] #@ Begin verbose source ./global_vars.tcl (pre)
[02/08 15:19:04    178s] @file 1: # Set current directory root as variable
[02/08 15:19:04    178s] @file 2: set ROOT [file normalize [file dirname [info script]]]
[02/08 15:19:04    178s] @file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
[02/08 15:19:04    178s] @file 4:
[02/08 15:19:04    178s] @file 5: set DATA $ROOT/data
[02/08 15:19:04    178s] @file 6: set SCRIPTS $ROOT/scripts
[02/08 15:19:04    178s] @file 7: set OUTPUT $ROOT/out
[02/08 15:19:04    178s] @file 8: set INTERMEDIATE $ROOT/interm
[02/08 15:19:04    178s] @file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
[02/08 15:19:04    178s] #@ End verbose source ./global_vars.tcl
[02/08 15:19:04    178s] @file 3:
[02/08 15:19:04    178s] @file 4: # Early global route settings
[02/08 15:19:04    178s] @file 5: # Top and bottom allowed layers for routing (M1 bottom, M11 top)
[02/08 15:19:04    178s] @file 6:
[02/08 15:19:04    178s] @file 7: set_db route_early_global_bottom_routing_layer 1
[02/08 15:19:04    178s] @file 8: set_db route_early_global_top_routing_layer 11
[02/08 15:19:04    178s] @file 9:
[02/08 15:19:04    178s] @file 10: # Run early global route
[02/08 15:19:04    178s] @file 11: route_early_global
[02/08 15:19:04    178s] #% Begin route_early_global (date=02/08 15:19:04, mem=1291.2M)
[02/08 15:19:04    178s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1837.00 MB )
[02/08 15:19:04    178s] (I)       Started Loading and Dumping File ( Curr Mem: 1837.00 MB )
[02/08 15:19:04    178s] (I)       Reading DB...
[02/08 15:19:04    178s] (I)       Read data from FE... (mem=1837.0M)
[02/08 15:19:04    178s] (I)       Read nodes and places... (mem=1837.0M)
[02/08 15:19:04    178s] (I)       Done Read nodes and places (cpu=0.010s, mem=1841.2M)
[02/08 15:19:04    178s] (I)       Read nets... (mem=1841.2M)
[02/08 15:19:04    178s] (I)       Done Read nets (cpu=0.040s, mem=1844.2M)
[02/08 15:19:04    178s] (I)       Done Read data from FE (cpu=0.050s, mem=1844.2M)
[02/08 15:19:04    178s] (I)       before initializing RouteDB syMemory usage = 1844.2 MB
[02/08 15:19:04    178s] (I)       Honor MSV route constraint: false
[02/08 15:19:04    178s] (I)       Maximum routing layer  : 11
[02/08 15:19:04    178s] (I)       Minimum routing layer  : 1
[02/08 15:19:04    178s] (I)       Supply scale factor H  : 1.00
[02/08 15:19:04    178s] (I)       Supply scale factor V  : 1.00
[02/08 15:19:04    178s] (I)       Tracks used by clock wire: 0
[02/08 15:19:04    178s] (I)       Reverse direction      : 
[02/08 15:19:04    178s] (I)       Honor partition pin guides: true
[02/08 15:19:04    178s] (I)       Route selected nets only: false
[02/08 15:19:04    178s] (I)       Route secondary PG pins: false
[02/08 15:19:04    178s] (I)       Second PG max fanout   : 2147483647
[02/08 15:19:04    178s] (I)       Apply function for special wires: true
[02/08 15:19:04    178s] (I)       Layer by layer blockage reading: true
[02/08 15:19:04    178s] (I)       Offset calculation fix : true
[02/08 15:19:04    178s] (I)       Route stripe layer range: 
[02/08 15:19:04    178s] (I)       Honor partition fences : 
[02/08 15:19:04    178s] (I)       Honor partition pin    : 
[02/08 15:19:04    178s] (I)       Honor partition fences with feedthrough: 
[02/08 15:19:04    178s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:19:04    178s] (I)       build grid graph
[02/08 15:19:04    178s] (I)       build grid graph start
[02/08 15:19:04    178s] [NR-eGR] Track table information for default rule: 
[02/08 15:19:04    178s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:19:04    178s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:19:04    178s] (I)       build grid graph end
[02/08 15:19:04    178s] (I)       ===========================================================================
[02/08 15:19:04    178s] (I)       == Report All Rule Vias ==
[02/08 15:19:04    178s] (I)       ===========================================================================
[02/08 15:19:04    178s] (I)        Via Rule : (Default)
[02/08 15:19:04    178s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:04    178s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:04    178s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:04    178s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:04    178s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:04    178s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:04    178s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:04    178s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:04    178s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:04    178s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:04    178s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:04    178s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:04    178s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       ===========================================================================
[02/08 15:19:04    178s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:19:04    178s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:04    178s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:04    178s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       ===========================================================================
[02/08 15:19:04    178s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:19:04    178s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:04    178s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:04    178s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:04    178s] (I)       ===========================================================================
[02/08 15:19:04    179s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Num PG vias on layer 1 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 2 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 3 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 4 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 5 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 6 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 7 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 8 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 9 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 10 : 0
[02/08 15:19:04    179s] (I)       Num PG vias on layer 11 : 0
[02/08 15:19:04    179s] [NR-eGR] Read 10288 PG shapes
[02/08 15:19:04    179s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:19:04    179s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:19:04    179s] [NR-eGR] #Instance Blockages : 63613
[02/08 15:19:04    179s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:19:04    179s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:19:04    179s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:19:04    179s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:19:04    179s] (I)       readDataFromPlaceDB
[02/08 15:19:04    179s] (I)       Read net information..
[02/08 15:19:04    179s] (I)       Read testcase time = 0.000 seconds
[02/08 15:19:04    179s] 
[02/08 15:19:04    179s] (I)       early_global_route_priority property id does not exist.
[02/08 15:19:04    179s] [NR-eGR] Read numTotalNets=10045  numIgnoredNets=0
[02/08 15:19:04    179s] (I)       Start initializing grid graph
[02/08 15:19:04    179s] (I)       End initializing grid graph
[02/08 15:19:04    179s] (I)       Model blockages into capacity
[02/08 15:19:04    179s] (I)       Read Num Blocks=383841  Num Prerouted Wires=0  Num CS=0
[02/08 15:19:04    179s] (I)       Started Modeling ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 1 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 0 (H) : #blockages 374433 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 2 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 3 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 4 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 5 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 6 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 7 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 8 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 9 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 10 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Modeling Layer 11 ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:19:04    179s] (I)       Finished Modeling Layer 11 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Number of ignored nets = 0
[02/08 15:19:04    179s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:19:04    179s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:19:04    179s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:19:04    179s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:19:04    179s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:19:04    179s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:19:04    179s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:19:04    179s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:19:04    179s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:19:04    179s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:19:04    179s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1862.9 MB
[02/08 15:19:04    179s] (I)       Ndr track 0 does not exist
[02/08 15:19:04    179s] (I)       Layer1  viaCost=100.00
[02/08 15:19:04    179s] (I)       Layer2  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer3  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer4  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer5  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer6  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer7  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer8  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer9  viaCost=200.00
[02/08 15:19:04    179s] (I)       Layer10  viaCost=200.00
[02/08 15:19:04    179s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:19:04    179s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:19:04    179s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:19:04    179s] (I)       Site width          :   400  (dbu)
[02/08 15:19:04    179s] (I)       Row height          :  3420  (dbu)
[02/08 15:19:04    179s] (I)       GCell width         :  3420  (dbu)
[02/08 15:19:04    179s] (I)       GCell height        :  3420  (dbu)
[02/08 15:19:04    179s] (I)       Grid                :   128   126    11
[02/08 15:19:04    179s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:19:04    179s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:19:04    179s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:19:04    179s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:19:04    179s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:19:04    179s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:19:04    179s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:19:04    179s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:19:04    179s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:19:04    179s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:19:04    179s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:19:04    179s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:19:04    179s] (I)       --------------------------------------------------------
[02/08 15:19:04    179s] 
[02/08 15:19:04    179s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1[02/08 15:19:04    179s] [NR-eGR] ============ Routing rule table ============
[02/08 15:19:04    179s] [NR-eGR] Rule id: 0  Nets: 10045 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:19:04    179s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:19:04    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:04    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:04    179s] (I)       blocked tracks on layer1 : = 110410 / 145792 (75.73%)
[02/08 15:19:04    179s] [NR-eGR] ========================================
[02/08 15:19:04    179s] [NR-eGR] 
[02/08 15:19:04    179s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:19:04    179s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:19:04    179s] (I)       After initializing earlyGlobalRoute syMemory usage = 1862.9 MB
[02/08 15:19:04    179s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.43 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Started Global Routing ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       ============= Initialization =============
[02/08 15:19:04    179s] (I)       totalPins=38373  totalGlobalPin=37145 (96.80%)
[02/08 15:19:04    179s] (I)       Started Build MST ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Generate topology with single threads
[02/08 15:19:04    179s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       total 2D Cap : 1235132 = (659714 H, 575418 V)
[02/08 15:19:04    179s] (I)       ============  Phase 1a Route ============
[02/08 15:19:04    179s] [NR-eGR] Layer group 1: route 10045 net(s) in layer range [1, 11]
[02/08 15:19:04    179s] (I)       Started Phase 1a ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:04    179s] (I)       
[02/08 15:19:04    179s] (I)       ============  Phase 1b Route ============
[02/08 15:19:04    179s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:04    179s] (I)       
[02/08 15:19:04    179s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.872689e+05um
[02/08 15:19:04    179s] (I)       ============  Phase 1c Route ============
[02/08 15:19:04    179s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:04    179s] (I)       
[02/08 15:19:04    179s] (I)       ============  Phase 1d Route ============
[02/08 15:19:04    179s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:04    179s] (I)       
[02/08 15:19:04    179s] (I)       ============  Phase 1e Route ============
[02/08 15:19:04    179s] (I)       Started Phase 1e ( Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:04    179s] (I)       
[02/08 15:19:04    179s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.872689e+05um
[02/08 15:19:04    179s] [NR-eGR] 
[02/08 15:19:04    179s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1862.94 MB )
[02/08 15:19:04    179s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:04    179s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1870.95 MB )
[02/08 15:19:04    179s] (I)       ============  Phase 1l Route ============
[02/08 15:19:04    179s] (I)       
[02/08 15:19:04    179s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:19:04    179s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:19:04    179s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:19:04    179s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:19:04    179s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:04    179s] [NR-eGR]  Metal1  (1)        27( 0.61%)         0( 0.00%)   ( 0.61%) 
[02/08 15:19:04    179s] [NR-eGR]  Metal2  (2)        10( 0.06%)         0( 0.00%)   ( 0.06%) 
[02/08 15:19:04    179s] [NR-eGR]  Metal3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/08 15:19:04    179s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:04    179s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:04    179s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:04    179s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:05    179s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:05    179s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:05    179s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:05    179s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:05    179s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:05    179s] [NR-eGR] Total               39( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:19:05    179s] [NR-eGR] 
[02/08 15:19:05    179s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.31 sec, Curr Mem: 1870.95 MB )
[02/08 15:19:05    179s] (I)       total 2D Cap : 1237404 = (660438 H, 576966 V)
[02/08 15:19:05    179s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:19:05    179s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:19:05    179s] (I)       ============= track Assignment ============
[02/08 15:19:05    179s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1870.95 MB )
[02/08 15:19:05    179s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1870.95 MB )
[02/08 15:19:05    179s] (I)       Started Greedy Track Assignment ( Curr Mem: 1870.95 MB )
[02/08 15:19:05    179s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:19:05    179s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.95 MB )
[02/08 15:19:05    179s] (I)       Run Multi-thread track assignment
[02/08 15:19:05    179s] (I)       Finished Greedy Track Assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1870.95 MB )
[02/08 15:19:05    179s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:05    179s] [NR-eGR] Metal1  (1H) length: 1.551343e+04um, number of vias: 39729
[02/08 15:19:05    179s] [NR-eGR] Metal2  (2V) length: 6.153882e+04um, number of vias: 27470
[02/08 15:19:05    179s] [NR-eGR] Metal3  (3H) length: 6.409368e+04um, number of vias: 6359
[02/08 15:19:05    179s] [NR-eGR] Metal4  (4V) length: 3.495725e+04um, number of vias: 2264
[02/08 15:19:05    179s] [NR-eGR] Metal5  (5H) length: 1.606665e+04um, number of vias: 459
[02/08 15:19:05    179s] [NR-eGR] Metal6  (6V) length: 3.718585e+03um, number of vias: 131
[02/08 15:19:05    179s] [NR-eGR] Metal7  (7H) length: 8.766150e+02um, number of vias: 27
[02/08 15:19:05    179s] [NR-eGR] Metal8  (8V) length: 2.323700e+02um, number of vias: 11
[02/08 15:19:05    179s] [NR-eGR] Metal9  (9H) length: 9.200000e+00um, number of vias: 4
[02/08 15:19:05    179s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:19:05    179s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:05    179s] [NR-eGR] Total length: 1.970084e+05um, number of vias: 76454
[02/08 15:19:05    179s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:05    179s] [NR-eGR] Total eGR-routed clock nets wire length: 6.107015e+03um 
[02/08 15:19:05    179s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:05    179s] Saved RC grid cleaned up.
[02/08 15:19:05    179s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 1.08 sec, Curr Mem: 1841.61 MB )
[02/08 15:19:05    179s] #% End route_early_global (date=02/08 15:19:05, total cpu=0:00:00.7, real=0:00:01.0, peak res=1291.2M, current mem=1268.2M)
[02/08 15:19:05    179s] #@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/early_global_route.tcl
[02/08 15:19:05    179s] @file 55:
[02/08 15:19:05    179s] @file 56: # Clock tree synthesis
[02/08 15:19:05    179s] #@ Begin verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_clock_tree.tcl (pre)
[02/08 15:19:05    179s] @file 1: # Get global settings
[02/08 15:19:05    179s] #@ Begin verbose source ./global_vars.tcl (pre)
[02/08 15:19:05    179s] @file 1: # Set current directory root as variable
[02/08 15:19:05    179s] @file 2: set ROOT [file normalize [file dirname [info script]]]
[02/08 15:19:05    179s] @file 3: set LIB_ROOT /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/
[02/08 15:19:05    179s] @file 4:
[02/08 15:19:05    179s] @file 5: set DATA $ROOT/data
[02/08 15:19:05    179s] @file 6: set SCRIPTS $ROOT/scripts
[02/08 15:19:05    179s] @file 7: set OUTPUT $ROOT/out
[02/08 15:19:05    179s] @file 8: set INTERMEDIATE $ROOT/interm
[02/08 15:19:05    179s] @file 9: set INTERM_GENUS_INV $INTERMEDIATE/genus_to_innovus
[02/08 15:19:05    179s] #@ End verbose source ./global_vars.tcl
[02/08 15:19:05    179s] @file 3:
[02/08 15:19:05    179s] @file 4: # NDR for clock tree tracks (double spacing+width)
[02/08 15:19:05    179s] @file 5: create_route_rule -name NDR_ClockTree \
[02/08 15:19:05    179s]  -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } \
[02/08 15:19:05    179s]  -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 Metal10 0.4 Metal11 0.4 } \
[02/08 15:19:05    179s] 
[02/08 15:19:05    179s] @file 9: # Clock tree configuration:
[02/08 15:19:05    179s] @file 10: # Routing on layers 9-5 and in between
[02/08 15:19:05    179s] @file 11: create_route_type -name ClockTrack -top_preferred_layer 9 -bottom_preferred_layer 5 -route_rule NDR_ClockTree
[02/08 15:19:05    179s] @file 12:
[02/08 15:19:05    179s] @file 13: # Timing targets and track types
[02/08 15:19:05    179s] @file 14: # max skew 100 ps (0.1 TU), max transition time 150 ps (0.15 TU)
[02/08 15:19:05    179s] @file 15: set_db cts_route_type_leaf ClockTrack
[02/08 15:19:05    179s] @file 16: set_db cts_route_type_trunk ClockTrack
[02/08 15:19:05    179s] @file 17: set_db cts_target_skew 0.1
[02/08 15:19:05    179s] @file 18: set_db cts_target_max_transition_time 0.15
[02/08 15:19:05    179s] @file 19:
[02/08 15:19:05    179s] @file 20: # Save all constraints (above + SDC)
[02/08 15:19:05    179s] @file 21: create_clock_tree_spec -out_file interm/layout/clocktree.spec
[02/08 15:19:05    179s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[02/08 15:19:05    179s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/08 15:19:05    179s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:19:05    179s] Summary for sequential cells identification: 
[02/08 15:19:05    179s]   Identified SBFF number: 104
[02/08 15:19:05    179s]   Identified MBFF number: 0
[02/08 15:19:05    179s]   Identified SB Latch number: 0
[02/08 15:19:05    179s]   Identified MB Latch number: 0
[02/08 15:19:05    179s]   Not identified SBFF number: 16
[02/08 15:19:05    179s]   Not identified MBFF number: 0
[02/08 15:19:05    179s]   Not identified SB Latch number: 0
[02/08 15:19:05    179s]   Not identified MB Latch number: 0
[02/08 15:19:05    179s]   Number of sequential cells which are not FFs: 32
[02/08 15:19:05    179s]  Visiting view : default_emulate_view
[02/08 15:19:05    179s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:19:05    179s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:19:05    179s]  Visiting view : default_emulate_view
[02/08 15:19:05    179s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:19:05    179s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:19:05    179s]  Setting StdDelay to 11.60
[02/08 15:19:05    179s] Creating Cell Server, finished. 
[02/08 15:19:05    179s] 
[02/08 15:19:05    179s] Reset timing graph...
[02/08 15:19:05    179s] Ignoring AAE DB Resetting ...
[02/08 15:19:05    179s] Reset timing graph done.
[02/08 15:19:05    179s] Ignoring AAE DB Resetting ...
[02/08 15:19:05    179s] Analyzing clock structure...
[02/08 15:19:05    180s] Analyzing clock structure done.
[02/08 15:19:05    180s] Reset timing graph...
[02/08 15:19:05    180s] Ignoring AAE DB Resetting ...
[02/08 15:19:05    180s] Reset timing graph done.
[02/08 15:19:05    180s] Wrote: interm/layout/clocktree.spec
[02/08 15:19:05    180s] @file 22:
[02/08 15:19:05    180s] @file 23: # Design clock tree
[02/08 15:19:05    180s] @file 24: ccopt_design
[02/08 15:19:05    180s] #% Begin ccopt_design (date=02/08 15:19:05, mem=1271.2M)
[02/08 15:19:05    180s] Setting ::DelayCal::PrerouteDcFastMode 0
[02/08 15:19:05    180s] Runtime...
[02/08 15:19:05    180s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/08 15:19:05    180s] (ccopt_design): create_ccopt_clock_tree_spec
[02/08 15:19:05    180s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[02/08 15:19:05    180s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/08 15:19:05    180s] Reset timing graph...
[02/08 15:19:05    180s] Ignoring AAE DB Resetting ...
[02/08 15:19:05    180s] Reset timing graph done.
[02/08 15:19:05    180s] Ignoring AAE DB Resetting ...
[02/08 15:19:06    180s] Analyzing clock structure...
[02/08 15:19:06    180s] Analyzing clock structure done.
[02/08 15:19:06    180s] Reset timing graph...
[02/08 15:19:06    180s] Ignoring AAE DB Resetting ...
[02/08 15:19:06    180s] Reset timing graph done.
[02/08 15:19:06    180s] Extracting original clock gating for clk...
[02/08 15:19:06    180s]   clock_tree clk contains 1960 sinks and 0 clock gates.
[02/08 15:19:06    180s]   Extraction for clk complete.
[02/08 15:19:06    180s] Extracting original clock gating for clk done.
[02/08 15:19:06    180s] The skew group clk/default_emulate_constraint_mode was created. It contains 1960 sinks and 1 sources.
[02/08 15:19:06    180s] Checking clock tree convergence...
[02/08 15:19:06    180s] Checking clock tree convergence done.
[02/08 15:19:06    180s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[02/08 15:19:06    180s] Set place::cacheFPlanSiteMark to 1
[02/08 15:19:06    180s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[02/08 15:19:06    180s] Using CCOpt effort standard.
[02/08 15:19:06    180s] CCOpt::Phase::Initialization...
[02/08 15:19:06    180s] Check Prerequisites...
[02/08 15:19:06    180s] Leaving CCOpt scope - CheckPlace...
[02/08 15:19:06    180s] OPERPROF: Starting checkPlace at level 1, MEM:1845.6M
[02/08 15:19:06    180s] All LLGs are deleted
[02/08 15:19:06    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1845.6M
[02/08 15:19:06    180s] Core basic site is CoreSite
[02/08 15:19:06    180s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:19:06    180s] Type 'man IMPSP-365' for more detail.
[02/08 15:19:06    180s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:19:06    180s] SiteArray: use 446,464 bytes
[02/08 15:19:06    180s] SiteArray: current memory after site array memory allocation 1846.1M
[02/08 15:19:06    180s] SiteArray: FP blocked sites are writable
[02/08 15:19:06    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1846.1M
[02/08 15:19:06    180s] Begin checking placement ... (start mem=1845.6M, init mem=1846.1M)
[02/08 15:19:06    180s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.025, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.004, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1846.1M
[02/08 15:19:06    180s] TechSite Violation:	11
[02/08 15:19:06    180s] *info: Placed = 9146          
[02/08 15:19:06    180s] *info: Unplaced = 0           
[02/08 15:19:06    180s] Placement Density:84.86%(29893/35228)
[02/08 15:19:06    180s] Placement Density (including fixed std cells):84.86%(29893/35228)
[02/08 15:19:06    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.065, MEM:1845.6M
[02/08 15:19:06    180s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1845.6M)
[02/08 15:19:06    180s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
[02/08 15:19:06    180s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:06    180s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:06    180s] UM:*                                      Leaving CCOpt scope - CheckPlace
[02/08 15:19:06    180s] Validating CTS configuration...
[02/08 15:19:06    180s] Checking module port directions...
[02/08 15:19:06    180s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:06    180s] Non-default CCOpt properties:
[02/08 15:19:06    180s] route_type is set for at least one key
[02/08 15:19:06    180s] source_driver is set for at least one key
[02/08 15:19:06    180s] target_max_trans is set for at least one key
[02/08 15:19:06    180s] target_max_trans_sdc is set for at least one key
[02/08 15:19:06    180s] target_skew is set for at least one key
Using cell based legalization.
[02/08 15:19:06    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1845.6M
[02/08 15:19:06    180s] All LLGs are deleted
[02/08 15:19:06    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1845.6M
[02/08 15:19:06    180s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1845.6M
[02/08 15:19:06    180s] Core basic site is CoreSite
[02/08 15:19:06    180s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:19:06    180s] Type 'man IMPSP-365' for more detail.
[02/08 15:19:06    180s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:19:06    180s] SiteArray: use 446,464 bytes
[02/08 15:19:06    180s] SiteArray: current memory after site array memory allocation 1846.1M
[02/08 15:19:06    180s] SiteArray: FP blocked sites are writable
[02/08 15:19:06    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:19:06    180s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1846.1M
[02/08 15:19:06    180s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:19:06    180s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.070, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:     Starting CMU at level 3, MEM:1846.1M
[02/08 15:19:06    180s] 
[02/08 15:19:06    180s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:06    180s] 
[02/08 15:19:06    180s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:06    180s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:06    180s] OPERPROF:     Finished CMU at level 3, CPU:0.050, REAL:0.042, MEM:1846.1M
[02/08 15:19:06    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1846.1M
[02/08 15:19:06    180s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1846.1MB).
[02/08 15:19:06    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.129, MEM:1846.1M
[02/08 15:19:06    180s] (I)       Load db... (mem=1846.1M)
[02/08 15:19:06    180s] (I)       Read data from FE... (mem=1846.1M)
[02/08 15:19:06    180s] (I)       Read nodes and places... (mem=1846.1M)
[02/08 15:19:06    180s] (I)       Number of ignored instance 0
[02/08 15:19:06    180s] (I)       Number of inbound cells 0
[02/08 15:19:06    180s] (I)       numMoveCells=9146, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[02/08 15:19:06    180s] (I)       Done Read nodes and places (cpu=0.010s, mem=1848.2M)
[02/08 15:19:06    180s] (I)       Read rows... (mem=1848.2M)
[02/08 15:19:06    180s] (I)       Done Read rows (cpu=0.000s, mem=1848.2M)
[02/08 15:19:06    180s] (I)       Done Read data from FE (cpu=0.010s, mem=1848.2M)
[02/08 15:19:06    180s] (I)       Done Load db (cpu=0.010s, mem=1848.2M)
[02/08 15:19:06    180s] (I)       Constructing placeable region... (mem=1848.2M)
[02/08 15:19:06    180s] (I)       Constructing bin map
[02/08 15:19:06    180s] (I)       Initialize bin information with width=34200 height=34200
[02/08 15:19:06    180s] (I)       Done constructing bin map
[02/08 15:19:06    180s] (I)       Removing 1 blocked bin with high fixed inst density
[02/08 15:19:06    180s] (I)       Compute region effective width... (mem=1848.2M)
[02/08 15:19:06    180s] (I)       Done Compute region effective width (cpu=0.000s, mem=1848.2M)
[02/08 15:19:06    180s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1848.2M)
[02/08 15:19:06    180s] LayerId::1 widthSet size::2
[02/08 15:19:06    180s] LayerId::2 widthSet size::2
[02/08 15:19:06    180s] LayerId::3 widthSet size::2
[02/08 15:19:06    180s] LayerId::4 widthSet size::2
[02/08 15:19:06    180s] LayerId::5 widthSet size::2
[02/08 15:19:06    180s] LayerId::6 widthSet size::2
[02/08 15:19:06    180s] LayerId::7 widthSet size::2
[02/08 15:19:06    180s] LayerId::8 widthSet size::2
[02/08 15:19:06    180s] LayerId::9 widthSet size::2
[02/08 15:19:06    180s] LayerId::10 widthSet size::2
[02/08 15:19:06    180s] LayerId::11 widthSet size::2
[02/08 15:19:06    180s] Updating RC grid for preRoute extraction ...
[02/08 15:19:06    180s] Initializing multi-corner resistance tables ...
[02/08 15:19:06    180s] Accumulated time to calculate placeable region: 0
[02/08 15:19:06    180s] Route type trimming info:
[02/08 15:19:06    180s]   The following route types were modified by the autotrimmer:
[02/08 15:19:06    180s]     ClockTrack (Metal5-Metal9) was replaced by ClockTrack_ccopt_autotrimmed (Metal5-Metal7);
[02/08 15:19:06    180s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[02/08 15:19:06    180s] (I)       Return empty region as tech site is not initialized
[02/08 15:19:06    180s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[02/08 15:19:06    180s]   To disable this behavior, either reduce the range of allowed layers or set the property "cts_route_type_auto_trim" to false.
[02/08 15:19:06    180s] Accumulated time to calculate placeable region: 0
[02/08 15:19:06    180s] (I)       Initializing Steiner engine. 
[02/08 15:19:07    181s] End AAE Lib Interpolated Model. (MEM=1850.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:07    181s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 7 of 15 cells
[02/08 15:19:07    181s] Original list had 15 cells:
[02/08 15:19:07    181s] CLKBUFX20 BUFX20 CLKBUFX16 BUFX16 CLKBUFX12 BUFX12 CLKBUFX8 BUFX8 CLKBUFX6 BUFX6 CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[02/08 15:19:07    181s] New trimmed list has 8 cells:
[02/08 15:19:07    181s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/08 15:19:07    181s] Accumulated time to calculate placeable region: 0
[02/08 15:19:07    181s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 8 of 19 cells
[02/08 15:19:07    181s] Original list had 19 cells:
[02/08 15:19:07    181s] INVX20 CLKINVX20 INVX16 CLKINVX16 INVX12 CLKINVX12 INVX8 CLKINVX8 INVX6 CLKINVX6 INVX4 CLKINVX4 INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[02/08 15:19:07    181s] New trimmed list has 11 cells:
[02/08 15:19:07    181s] INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL 
[02/08 15:19:07    181s] Accumulated time to calculate placeable region: 0
[02/08 15:19:07    181s] Accumulated time to calculate placeable region: 0
[02/08 15:19:07    181s] Accumulated time to calculate placeable region: 0
[02/08 15:19:09    183s] Clock tree balancer configuration for clock_tree clk:
[02/08 15:19:09    183s] Non-default CCOpt properties:
[02/08 15:19:09    183s]   route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
[02/08 15:19:09    183s]   route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
[02/08 15:19:09    183s]   route_type (top): default_route_type_nonleaf (default: default)
[02/08 15:19:09    183s]   source_driver: BUFX2/A BUFX2/Y (default: )
[02/08 15:19:09    183s] For power domain auto-default:
[02/08 15:19:09    183s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
[02/08 15:19:09    183s]   Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
[02/08 15:19:09    183s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/08 15:19:09    183s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/08 15:19:09    183s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 35213.859um^2
[02/08 15:19:09    183s] Top Routing info:
[02/08 15:19:09    183s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/08 15:19:09    183s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/08 15:19:09    183s] Trunk/Leaf Routing info:
[02/08 15:19:09    183s]   Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[02/08 15:19:09    183s]   Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/08 15:19:09    183s] For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[02/08 15:19:09    183s]   Slew time target (leaf):    0.150ns
[02/08 15:19:09    183s]   Slew time target (trunk):   0.150ns
[02/08 15:19:09    183s]   Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[02/08 15:19:09    183s]   Buffer unit delay: 0.048ns
[02/08 15:19:09    183s]   Buffer max distance: 1391.875um
[02/08 15:19:09    183s] Fastest wire driving cells and distances:
[02/08 15:19:09    183s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
[02/08 15:19:09    183s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
[02/08 15:19:09    183s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
[02/08 15:19:09    183s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] Logic Sizing Table:
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] ----------------------------------------------------------
[02/08 15:19:09    183s] Cell    Instance count    Source    Eligible library cells
[02/08 15:19:09    183s] ----------------------------------------------------------
[02/08 15:19:09    183s]   (empty table)
[02/08 15:19:09    183s] ----------------------------------------------------------
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[02/08 15:19:09    183s]   Sources:                     pin clk
[02/08 15:19:09    183s]   Total number of sinks:       1960
[02/08 15:19:09    183s]   Delay constrained sinks:     1960
[02/08 15:19:09    183s]   Non-leaf sinks:              0
[02/08 15:19:09    183s]   Ignore pins:                 0
[02/08 15:19:09    183s]  Timing corner default_emulate_delay_corner:setup.late:
[02/08 15:19:09    183s]   Skew target:                 0.100ns
[02/08 15:19:09    183s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/08 15:19:09    183s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/08 15:19:09    183s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/08 15:19:09    183s] Primary reporting skew groups are:
[02/08 15:19:09    183s] skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] Via Selection for Estimated Routes (rule default):
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] ------------------------------------------------------------------------
[02/08 15:19:09    183s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[02/08 15:19:09    183s] Range                            (Ohm)    (fF)     (fs)     Only
[02/08 15:19:09    183s] ------------------------------------------------------------------------
[02/08 15:19:09    183s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[02/08 15:19:09    183s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[02/08 15:19:09    183s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[02/08 15:19:09    183s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[02/08 15:19:09    183s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[02/08 15:19:09    183s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[02/08 15:19:09    183s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[02/08 15:19:09    183s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[02/08 15:19:09    183s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[02/08 15:19:09    183s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[02/08 15:19:09    183s] ------------------------------------------------------------------------
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] Via Selection for Estimated Routes (rule NDR_ClockTree):
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] ------------------------------------------------------------------------
[02/08 15:19:09    183s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[02/08 15:19:09    183s] Range                            (Ohm)    (fF)     (fs)     Only
[02/08 15:19:09    183s] ------------------------------------------------------------------------
[02/08 15:19:09    183s] Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[02/08 15:19:09    183s] Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[02/08 15:19:09    183s] Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[02/08 15:19:09    183s] Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[02/08 15:19:09    183s] Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[02/08 15:19:09    183s] Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[02/08 15:19:09    183s] Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[02/08 15:19:09    183s] Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[02/08 15:19:09    183s] Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[02/08 15:19:09    183s] Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[02/08 15:19:09    183s] ------------------------------------------------------------------------
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] No ideal or dont_touch nets found in the clock tree
[02/08 15:19:09    183s] No dont_touch hnets found in the clock tree
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] Filtering reasons for cell type: buffer
[02/08 15:19:09    183s] =======================================
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] ------------------------------------------------------------------------------------------------------
[02/08 15:19:09    183s] Clock trees    Power domain    Reason                 Library cells
[02/08 15:19:09    183s] ------------------------------------------------------------------------------------------------------
[02/08 15:19:09    183s] all            auto-default    Library trimming       { BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[02/08 15:19:09    183s] all            auto-default    Cannot be legalized    { BUFX2 }
[02/08 15:19:09    183s] ------------------------------------------------------------------------------------------------------
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] Filtering reasons for cell type: inverter
[02/08 15:19:09    183s] =========================================
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:19:09    183s] Clock trees    Power domain    Reason              Library cells
[02/08 15:19:09    183s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:19:09    183s] all            auto-default    Library trimming    { CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 }
[02/08 15:19:09    183s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:19:09    183s] 
[02/08 15:19:09    183s] 
[02/08 15:19:09    184s] Validating CTS configuration done. (took cpu=0:00:03.3 real=0:00:03.3)
[02/08 15:19:09    184s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:09    184s] UM:*                                      Validating CTS configuration
[02/08 15:19:09    184s] 
[02/08 15:19:09    184s] CCOpt configuration status: all checks passed.
[02/08 15:19:09    184s] External - Set all clocks to propagated mode...
[02/08 15:19:09    184s] 
[02/08 15:19:09    184s] Innovus will update I/O latencies
[02/08 15:19:09    184s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:09    184s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[02/08 15:19:09    184s] 
[02/08 15:19:09    184s] Check Prerequisites done. (took cpu=0:00:03.4 real=0:00:03.5)
[02/08 15:19:09    184s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:09    184s] UM:*                                      Check Prerequisites
[02/08 15:19:09    184s] CCOpt::Phase::Initialization done. (took cpu=0:00:03.5 real=0:00:03.5)
[02/08 15:19:09    184s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:09    184s] UM:*                                      CCOpt::Phase::Initialization
[02/08 15:19:10    184s] Executing ccopt post-processing.
[02/08 15:19:10    184s] Synthesizing clock trees with CCOpt...
[02/08 15:19:10    184s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/08 15:19:10    184s] CCOpt::Phase::PreparingToBalance...
[02/08 15:19:10    184s] 
[02/08 15:19:10    184s] Positive (advancing) pin insertion delays
[02/08 15:19:10    184s] =========================================
[02/08 15:19:10    184s] 
[02/08 15:19:10    184s] 
[02/08 15:19:10    184s] Negative (delaying) pin insertion delays
[02/08 15:19:10    184s] Found 0 pin insertion delay advances (0 of 1960 clock tree sinks)
[02/08 15:19:10    184s] ========================================
[02/08 15:19:10    184s] 
[02/08 15:19:10    184s] Found 0 pin insertion delay delays (0 of 1960 clock tree sinks)
[02/08 15:19:10    184s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[02/08 15:19:10    184s] All LLGs are deleted
[02/08 15:19:10    184s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1888.5M
[02/08 15:19:10    184s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1888.1M
[02/08 15:19:10    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1888.1M
[02/08 15:19:10    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1888.1M
[02/08 15:19:10    184s] (I)       Started Loading and Dumping File ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Reading DB...
[02/08 15:19:10    184s] (I)       Read data from FE... (mem=1888.1M)
[02/08 15:19:10    184s] (I)       Read nodes and places... (mem=1888.1M)
[02/08 15:19:10    184s] (I)       Done Read nodes and places (cpu=0.000s, mem=1888.1M)
[02/08 15:19:10    184s] (I)       Read nets... (mem=1888.1M)
[02/08 15:19:10    184s] (I)       Done Read nets (cpu=0.030s, mem=1888.1M)
[02/08 15:19:10    184s] (I)       Done Read data from FE (cpu=0.030s, mem=1888.1M)
[02/08 15:19:10    184s] (I)       before initializing RouteDB syMemory usage = 1888.1 MB
[02/08 15:19:10    184s] (I)       Honor MSV route constraint: false
[02/08 15:19:10    184s] (I)       Maximum routing layer  : 11
[02/08 15:19:10    184s] (I)       Minimum routing layer  : 1
[02/08 15:19:10    184s] (I)       Supply scale factor H  : 1.00
[02/08 15:19:10    184s] (I)       Supply scale factor V  : 1.00
[02/08 15:19:10    184s] (I)       Tracks used by clock wire: 0
[02/08 15:19:10    184s] (I)       Reverse direction      : 
[02/08 15:19:10    184s] (I)       Honor partition pin guides: true
[02/08 15:19:10    184s] (I)       Route selected nets only: false
[02/08 15:19:10    184s] (I)       Route secondary PG pins: false
[02/08 15:19:10    184s] (I)       Second PG max fanout   : 2147483647
[02/08 15:19:10    184s] (I)       Apply function for special wires: true
[02/08 15:19:10    184s] (I)       Layer by layer blockage reading: true
[02/08 15:19:10    184s] (I)       Offset calculation fix : true
[02/08 15:19:10    184s] (I)       Route stripe layer range: 
[02/08 15:19:10    184s] (I)       Honor partition fences : 
[02/08 15:19:10    184s] (I)       Honor partition pin    : 
[02/08 15:19:10    184s] (I)       Honor partition fences with feedthrough: 
[02/08 15:19:10    184s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:19:10    184s] (I)       build grid graph
[02/08 15:19:10    184s] (I)       build grid graph start
[02/08 15:19:10    184s] [NR-eGR] Track table information for default rule: 
[02/08 15:19:10    184s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:19:10    184s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:19:10    184s] (I)       build grid graph end
[02/08 15:19:10    184s] (I)       ===========================================================================
[02/08 15:19:10    184s] (I)       == Report All Rule Vias ==
[02/08 15:19:10    184s] (I)       ===========================================================================
[02/08 15:19:10    184s] (I)        Via Rule : (Default)
[02/08 15:19:10    184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:10    184s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:10    184s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:10    184s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:10    184s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:10    184s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:10    184s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:10    184s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:10    184s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:10    184s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:10    184s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:10    184s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:10    184s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       ===========================================================================
[02/08 15:19:10    184s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:19:10    184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:10    184s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:10    184s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       ===========================================================================
[02/08 15:19:10    184s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:19:10    184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:10    184s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:10    184s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       ===========================================================================
[02/08 15:19:10    184s] (I)        Via Rule : NDR_ClockTree
[02/08 15:19:10    184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:10    184s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:10    184s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:10    184s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:10    184s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:10    184s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:10    184s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:10    184s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:10    184s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:10    184s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:10    184s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:10    184s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:10    184s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:10    184s] (I)       ===========================================================================
[02/08 15:19:10    184s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Num PG vias on layer 1 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 2 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 3 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 4 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 5 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 6 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 7 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 8 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 9 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 10 : 0
[02/08 15:19:10    184s] (I)       Num PG vias on layer 11 : 0
[02/08 15:19:10    184s] [NR-eGR] Read 10288 PG shapes
[02/08 15:19:10    184s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:19:10    184s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:19:10    184s] [NR-eGR] #Instance Blockages : 63613
[02/08 15:19:10    184s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:19:10    184s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:19:10    184s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:19:10    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:19:10    184s] (I)       readDataFromPlaceDB
[02/08 15:19:10    184s] (I)       Read net information..
[02/08 15:19:10    184s] (I)       [02/08 15:19:10    184s] [NR-eGR] Read numTotalNets=10045  numIgnoredNets=0
Read testcase time = 0.000 seconds
[02/08 15:19:10    184s] 
[02/08 15:19:10    184s] (I)       early_global_route_priority property id does not exist.
[02/08 15:19:10    184s] (I)       Start initializing grid graph
[02/08 15:19:10    184s] (I)       End initializing grid graph
[02/08 15:19:10    184s] (I)       Model blockages into capacity
[02/08 15:19:10    184s] (I)       Read Num Blocks=383841  Num Prerouted Wires=0  Num CS=0
[02/08 15:19:10    184s] (I)       Started Modeling ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 1 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 0 (H) : #blockages 374433 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 2 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 3 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 4 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 5 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 6 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 7 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 8 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 9 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 10 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Modeling Layer 11 ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:19:10    184s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Number of ignored nets = 0
[02/08 15:19:10    184s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:19:10    184s] (I)       Number of clock nets = 1.  Ignored: No
[02/08 15:19:10    184s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:19:10    184s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:19:10    184s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:19:10    184s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:19:10    184s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:19:10    184s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:19:10    184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:19:10    184s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[02/08 15:19:10    184s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1888.1 MB
[02/08 15:19:10    184s] (I)       Ndr track 0 does not exist
[02/08 15:19:10    184s] (I)       Layer1  viaCost=100.00
[02/08 15:19:10    184s] (I)       Layer2  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer3  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer4  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer5  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer6  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer7  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer8  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer9  viaCost=200.00
[02/08 15:19:10    184s] (I)       Layer10  viaCost=200.00
[02/08 15:19:10    184s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:19:10    184s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:19:10    184s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:19:10    184s] (I)       Site width          :   400  (dbu)
[02/08 15:19:10    184s] (I)       Row height          :  3420  (dbu)
[02/08 15:19:10    184s] (I)       GCell width         :  3420  (dbu)
[02/08 15:19:10    184s] (I)       GCell height        :  3420  (dbu)
[02/08 15:19:10    184s] (I)       Grid                :   128   126    11
[02/08 15:19:10    184s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:19:10    184s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:19:10    184s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:19:10    184s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:19:10    184s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:19:10    184s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:19:10    184s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:19:10    184s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:19:10    184s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:19:10    184s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:19:10    184s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:19:10    184s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:19:10    184s] (I)       --------------------------------------------------------
[02/08 15:19:10    184s] 
[02/08 15:19:10    184s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:19:10    184s] (I)       Pitch:[02/08 15:19:10    184s] [NR-eGR] ============ Routing rule table ============
[02/08 15:19:10    184s] [NR-eGR] Rule id: 0  Nets: 10045 
  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:19:10    184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:10    184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:10    184s] (I)       blocked tracks on layer1 : = 110410 / 145792 (75.73%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:19:10    184s] [NR-eGR] ========================================
[02/08 15:19:10    184s] [NR-eGR] 
[02/08 15:19:10    184s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:19:10    184s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:19:10    184s] (I)       After initializing earlyGlobalRoute syMemory usage = 1888.1 MB
[02/08 15:19:10    184s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.38 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Global Routing ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       ============= Initialization =============
[02/08 15:19:10    184s] (I)       totalPins=38373  totalGlobalPin=37145 (96.80%)
[02/08 15:19:10    184s] (I)       Started Build MST ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Generate topology with single threads
[02/08 15:19:10    184s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       total 2D Cap : 1235132 = (659714 H, 575418 V)
[02/08 15:19:10    184s] (I)       ============  Phase 1a Route ============
[02/08 15:19:10    184s] [NR-eGR] Layer group 1: route 10045 net(s) in layer range [1, 11]
[02/08 15:19:10    184s] (I)       Started Phase 1a ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:10    184s] (I)       
[02/08 15:19:10    184s] (I)       ============  Phase 1b Route ============
[02/08 15:19:10    184s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:10    184s] (I)       
[02/08 15:19:10    184s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.872689e+05um
[02/08 15:19:10    184s] (I)       ============  Phase 1c Route ============
[02/08 15:19:10    184s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:10    184s] (I)       
[02/08 15:19:10    184s] (I)       ============  Phase 1d Route ============
[02/08 15:19:10    184s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:10    184s] (I)       
[02/08 15:19:10    184s] (I)       ============  Phase 1e Route ============
[02/08 15:19:10    184s] (I)       Started Phase 1e ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Usage: 109514 = (52971 H, 56543 V) = (8.03% H, 9.83% V) = (9.058e+04um H, 9.669e+04um V)
[02/08 15:19:10    184s] (I)       
[02/08 15:19:10    184s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.872689e+05um
[02/08 15:19:10    184s] [NR-eGR] 
[02/08 15:19:10    184s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:10    184s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       ============  Phase 1l Route ============
[02/08 15:19:10    184s] (I)       
[02/08 15:19:10    184s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:19:10    184s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:19:10    184s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:19:10    184s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:19:10    184s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:10    184s] [NR-eGR]  Metal1  (1)        27( 0.61%)         0( 0.00%)   ( 0.61%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal2  (2)        10( 0.06%)         0( 0.00%)   ( 0.06%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal3  (3)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:10    184s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:10    184s] [NR-eGR] Total               39( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:19:10    184s] [NR-eGR] 
[02/08 15:19:10    184s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.31 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       total 2D Cap : 1237404 = (660438 H, 576966 V)
[02/08 15:19:10    184s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:19:10    184s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:19:10    184s] (I)       ============= track Assignment ============
[02/08 15:19:10    184s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Started Greedy Track Assignment ( Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:19:10    184s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:10    184s] (I)       Run Multi-thread track assignment
[02/08 15:19:10    184s] (I)       Finished Greedy Track Assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1888.05 MB )
[02/08 15:19:11    184s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:11    184s] [NR-eGR] Metal1  (1H) length: 1.551343e+04um, number of vias: 39729
[02/08 15:19:11    184s] [NR-eGR] Metal2  (2V) length: 6.153882e+04um, number of vias: 27470
[02/08 15:19:11    184s] [NR-eGR] Metal3  (3H) length: 6.409368e+04um, number of vias: 6359
[02/08 15:19:11    184s] [NR-eGR] Metal4  (4V) length: 3.495725e+04um, number of vias: 2264
[02/08 15:19:11    184s] [NR-eGR] Metal5  (5H) length: 1.606665e+04um, number of vias: 459
[02/08 15:19:11    184s] [NR-eGR] Metal6  (6V) length: 3.718585e+03um, number of vias: 131
[02/08 15:19:11    184s] [NR-eGR] Metal7  (7H) length: 8.766150e+02um, number of vias: 27
[02/08 15:19:11    184s] [NR-eGR] Metal8  (8V) length: 2.323700e+02um, number of vias: 11
[02/08 15:19:11    184s] [NR-eGR] Metal9  (9H) length: 9.200000e+00um, number of vias: 4
[02/08 15:19:11    184s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:19:11    184s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:11    184s] [NR-eGR] Total length: 1.970084e+05um, number of vias: 76454
[02/08 15:19:11    184s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:11    184s] [NR-eGR] Total eGR-routed clock nets wire length: 6.107015e+03um 
[02/08 15:19:11    184s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:11    184s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.93 sec, Curr Mem: 1842.05 MB )
[02/08 15:19:11    184s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:01.0)
[02/08 15:19:11    184s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:11    184s] UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
[02/08 15:19:11    184s] Rebuilding timing graph...
[02/08 15:19:11    185s] Rebuilding timing graph done.
[02/08 15:19:11    185s] Legalization setup...
[02/08 15:19:11    185s] Using cell based legalization.
[02/08 15:19:11    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:1847.8M
[02/08 15:19:11    185s] #spOpts: mergeVia=F 
[02/08 15:19:11    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1847.8M
[02/08 15:19:11    185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1847.8M
[02/08 15:19:11    185s] Core basic site is CoreSite
[02/08 15:19:11    185s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:19:11    185s] Type 'man IMPSP-365' for more detail.
[02/08 15:19:11    185s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:19:11    185s] SiteArray: use 446,464 bytes
[02/08 15:19:11    185s] SiteArray: current memory after site array memory allocation 1848.2M
[02/08 15:19:11    185s] SiteArray: FP blocked sites are writable
[02/08 15:19:11    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:19:11    185s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1848.2M
[02/08 15:19:11    185s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:19:11    185s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1848.2M
[02/08 15:19:11    185s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.068, MEM:1848.2M
[02/08 15:19:11    185s] OPERPROF:     Starting CMU at level 3, MEM:1848.2M
[02/08 15:19:11    185s] 
[02/08 15:19:11    185s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:11    185s] 
[02/08 15:19:11    185s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:11    185s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:11    185s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.043, MEM:1852.3M
[02/08 15:19:11    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.115, MEM:1852.3M
[02/08 15:19:11    185s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1852.3MB).
[02/08 15:19:11    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.128, MEM:1852.3M
[02/08 15:19:11    185s] (I)       Load db... (mem=1852.3M)
[02/08 15:19:11    185s] (I)       Read data from FE... (mem=1852.3M)
[02/08 15:19:11    185s] (I)       Read nodes and places... (mem=1852.3M)
[02/08 15:19:11    185s] (I)       Number of ignored instance 0
[02/08 15:19:11    185s] (I)       Number of inbound cells 0
[02/08 15:19:11    185s] (I)       numMoveCells=9146, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[02/08 15:19:11    185s] (I)       Done Read nodes and places (cpu=0.020s, mem=1855.5M)
[02/08 15:19:11    185s] (I)       Read rows... (mem=1855.5M)
[02/08 15:19:11    185s] (I)       Done Read rows (cpu=0.000s, mem=1855.5M)
[02/08 15:19:11    185s] (I)       Done Read data from FE (cpu=0.020s, mem=1855.5M)
[02/08 15:19:11    185s] (I)       Done Load db (cpu=0.020s, mem=1855.5M)
[02/08 15:19:11    185s] (I)       Constructing placeable region... (mem=1855.5M)
[02/08 15:19:11    185s] (I)       Constructing bin map
[02/08 15:19:11    185s] (I)       Initialize bin information with width=34200 height=34200
[02/08 15:19:11    185s] (I)       Done constructing bin map
[02/08 15:19:11    185s] (I)       Removing 1 blocked bin with high fixed inst density
[02/08 15:19:11    185s] (I)       Compute region effective width... (mem=1855.5M)
[02/08 15:19:11    185s] (I)       Done Compute region effective width (cpu=0.000s, mem=1855.5M)
[02/08 15:19:11    185s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1855.5M)
[02/08 15:19:11    185s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/08 15:19:11    185s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:11    185s] UM:*                                      Legalization setup
[02/08 15:19:11    185s] Validating CTS configuration...
[02/08 15:19:11    185s] Checking module port directions...
[02/08 15:19:11    185s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:11    185s] Non-default CCOpt properties:
[02/08 15:19:11    185s] cts_merge_clock_gates is set for at least one key
[02/08 15:19:11    185s] cts_merge_clock_logic is set for at least one key
[02/08 15:19:11    185s] route_type is set for at least one key
[02/08 15:19:11    185s] source_driver is set for at least one key
[02/08 15:19:11    185s] target_max_trans is set for at least one key
[02/08 15:19:11    185s] target_max_trans_sdc is set for at least one key
[02/08 15:19:11    185s] target_skew is set for at least one key
[02/08 15:19:11    185s] LayerId::1 widthSet size::2
[02/08 15:19:11    185s] LayerId::2 widthSet size::2
[02/08 15:19:11    185s] LayerId::3 widthSet size::2
[02/08 15:19:11    185s] LayerId::4 widthSet size::2
[02/08 15:19:11    185s] LayerId::5 widthSet size::2
[02/08 15:19:11    185s] LayerId::6 widthSet size::2
[02/08 15:19:11    185s] LayerId::7 widthSet size::2
[02/08 15:19:11    185s] LayerId::8 widthSet size::2
[02/08 15:19:11    185s] LayerId::9 widthSet size::2
[02/08 15:19:11    185s] LayerId::10 widthSet size::2
[02/08 15:19:11    185s] LayerId::11 widthSet size::2
[02/08 15:19:11    185s] Updating RC grid for preRoute extraction ...
[02/08 15:19:11    185s] Initializing multi-corner resistance tables ...
[02/08 15:19:11    185s] Route type trimming info:
[02/08 15:19:11    185s]   No route type modifications were made.
[02/08 15:19:11    185s] Accumulated time to calculate placeable region: 0
[02/08 15:19:11    185s] (I)       Return empty region as tech site is not initialized
[02/08 15:19:11    185s] Accumulated time to calculate placeable region: 0
[02/08 15:19:11    185s] (I)       Initializing Steiner engine. 
[02/08 15:19:11    185s] End AAE Lib Interpolated Model. (MEM=1857.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:11    185s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 7 of 15 cells
[02/08 15:19:11    185s] Original list had 15 cells:
[02/08 15:19:11    185s] CLKBUFX20 BUFX20 CLKBUFX16 BUFX16 CLKBUFX12 BUFX12 CLKBUFX8 BUFX8 CLKBUFX6 BUFX6 CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[02/08 15:19:11    185s] New trimmed list has 8 cells:
[02/08 15:19:11    185s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/08 15:19:11    185s] Accumulated time to calculate placeable region: 0
[02/08 15:19:11    185s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 8 of 19 cells
[02/08 15:19:11    185s] Original list had 19 cells:
[02/08 15:19:11    185s] INVX20 CLKINVX20 INVX16 CLKINVX16 INVX12 CLKINVX12 INVX8 CLKINVX8 INVX6 CLKINVX6 INVX4 CLKINVX4 INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[02/08 15:19:11    185s] New trimmed list has 11 cells:
[02/08 15:19:11    185s] INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL 
[02/08 15:19:11    185s] Accumulated time to calculate placeable region: 0
[02/08 15:19:11    185s] Accumulated time to calculate placeable region: 0
[02/08 15:19:11    185s] Accumulated time to calculate placeable region: 0
[02/08 15:19:14    188s] Clock tree balancer configuration for clock_tree clk:
[02/08 15:19:14    188s] Non-default CCOpt properties:
[02/08 15:19:14    188s]   cts_merge_clock_gates: true (default: false)
[02/08 15:19:14    188s]   cts_merge_clock_logic: true (default: false)
[02/08 15:19:14    188s]   route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
[02/08 15:19:14    188s]   route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
[02/08 15:19:14    188s]   route_type (top): default_route_type_nonleaf (default: default)
[02/08 15:19:14    188s]   source_driver: BUFX2/A BUFX2/Y (default: )
[02/08 15:19:14    188s] For power domain auto-default:
[02/08 15:19:14    188s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
[02/08 15:19:14    188s]   Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
[02/08 15:19:14    188s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/08 15:19:14    188s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/08 15:19:14    188s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 35213.859um^2
[02/08 15:19:14    188s] Top Routing info:
[02/08 15:19:14    188s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/08 15:19:14    188s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/08 15:19:14    188s] Trunk/Leaf Routing info:
[02/08 15:19:14    188s]   Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[02/08 15:19:14    188s]   Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/08 15:19:14    188s] For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[02/08 15:19:14    188s]   Slew time target (leaf):    0.150ns
[02/08 15:19:14    188s]   Slew time target (trunk):   0.150ns
[02/08 15:19:14    188s]   Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[02/08 15:19:14    188s]   Buffer unit delay: 0.048ns
[02/08 15:19:14    188s]   Buffer max distance: 1391.875um
[02/08 15:19:14    188s] Fastest wire driving cells and distances:
[02/08 15:19:14    188s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
[02/08 15:19:14    188s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
[02/08 15:19:14    188s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
[02/08 15:19:14    188s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Logic Sizing Table:
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] ----------------------------------------------------------
[02/08 15:19:14    188s] Cell    Instance count    Source    Eligible library cells
[02/08 15:19:14    188s] ----------------------------------------------------------
[02/08 15:19:14    188s]   (empty table)
[02/08 15:19:14    188s] ----------------------------------------------------------
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[02/08 15:19:14    188s]   Sources:                     pin clk
[02/08 15:19:14    188s]   Total number of sinks:       1960
[02/08 15:19:14    188s]   Delay constrained sinks:     1960
[02/08 15:19:14    188s]   Non-leaf sinks:              0
[02/08 15:19:14    188s]   Ignore pins:                 0
[02/08 15:19:14    188s]  Timing corner default_emulate_delay_corner:setup.late:
[02/08 15:19:14    188s]   Skew target:                 0.100ns
[02/08 15:19:14    188s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/08 15:19:14    188s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/08 15:19:14    188s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal5-Metal7 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/08 15:19:14    188s] Primary reporting skew groups are:
[02/08 15:19:14    188s] skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Via Selection for Estimated Routes (rule default):
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Filtering reasons for cell type: buffer
[02/08 15:19:14    188s] ------------------------------------------------------------------------
[02/08 15:19:14    188s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[02/08 15:19:14    188s] Range                            (Ohm)    (fF)     (fs)     Only
[02/08 15:19:14    188s] ------------------------------------------------------------------------
[02/08 15:19:14    188s] Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
[02/08 15:19:14    188s] Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
[02/08 15:19:14    188s] Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
[02/08 15:19:14    188s] Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
[02/08 15:19:14    188s] Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
[02/08 15:19:14    188s] Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
[02/08 15:19:14    188s] Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
[02/08 15:19:14    188s] Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
[02/08 15:19:14    188s] Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
[02/08 15:19:14    188s] Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
[02/08 15:19:14    188s] ------------------------------------------------------------------------
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Via Selection for Estimated Routes (rule NDR_ClockTree):
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] ------------------------------------------------------------------------
[02/08 15:19:14    188s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[02/08 15:19:14    188s] Range                            (Ohm)    (fF)     (fs)     Only
[02/08 15:19:14    188s] ------------------------------------------------------------------------
[02/08 15:19:14    188s] Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[02/08 15:19:14    188s] Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[02/08 15:19:14    188s] Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[02/08 15:19:14    188s] Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[02/08 15:19:14    188s] Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[02/08 15:19:14    188s] Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[02/08 15:19:14    188s] Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[02/08 15:19:14    188s] Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[02/08 15:19:14    188s] Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[02/08 15:19:14    188s] Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[02/08 15:19:14    188s] ------------------------------------------------------------------------
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] No ideal or dont_touch nets found in the clock tree
[02/08 15:19:14    188s] No dont_touch hnets found in the clock tree
[02/08 15:19:14    188s] =======================================
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] ------------------------------------------------------------------------------------------------------
[02/08 15:19:14    188s] Clock trees    Power domain    Reason                 Library cells
[02/08 15:19:14    188s] ------------------------------------------------------------------------------------------------------
[02/08 15:19:14    188s] all            auto-default    Library trimming       { BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[02/08 15:19:14    188s] all            auto-default    Cannot be legalized    { BUFX2 }
[02/08 15:19:14    188s] ------------------------------------------------------------------------------------------------------
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Filtering reasons for cell type: inverter
[02/08 15:19:14    188s] =========================================
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:19:14    188s] Clock trees    Power domain    Reason              Library cells
[02/08 15:19:14    188s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:19:14    188s] all            auto-default    Library trimming    { CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 }
[02/08 15:19:14    188s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] Validating CTS configuration done. (took cpu=0:00:02.9 real=0:00:02.9)
[02/08 15:19:14    188s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:14    188s] UM:*                                      Validating CTS configuration
[02/08 15:19:14    188s] CCOpt configuration status: all checks passed.
[02/08 15:19:14    188s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[02/08 15:19:14    188s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[02/08 15:19:14    188s]   No exclusion drivers are needed.
[02/08 15:19:14    188s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[02/08 15:19:14    188s] Antenna diode management...
[02/08 15:19:14    188s]   Found 0 antenna diodes in the clock trees.
[02/08 15:19:14    188s]   
[02/08 15:19:14    188s] Antenna diode management done.
[02/08 15:19:14    188s] Adding driver cells for primary IOs...
[02/08 15:19:14    188s]   
[02/08 15:19:14    188s]   ----------------------------------------------------------------------------------------------
[02/08 15:19:14    188s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[02/08 15:19:14    188s]   ----------------------------------------------------------------------------------------------
[02/08 15:19:14    188s]     (empty table)
[02/08 15:19:14    188s]   ----------------------------------------------------------------------------------------------
[02/08 15:19:14    188s]   
[02/08 15:19:14    188s]   
[02/08 15:19:14    188s] Adding driver cells for primary IOs done.
[02/08 15:19:14    188s] Adding driver cell for primary IO roots...
[02/08 15:19:14    188s] Adding driver cell for primary IO roots done.
[02/08 15:19:14    188s] Maximizing clock DAG abstraction...
[02/08 15:19:14    188s] Maximizing clock DAG abstraction done.
[02/08 15:19:14    188s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.1 real=0:00:04.4)
[02/08 15:19:14    188s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:14    188s] UM:*                                      CCOpt::Phase::PreparingToBalance
[02/08 15:19:14    188s] Synthesizing clock trees...
[02/08 15:19:14    188s]   Preparing To Balance...
[02/08 15:19:14    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:1905.3M
[02/08 15:19:14    188s] #spOpts: mergeVia=F 
[02/08 15:19:14    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1905.3M
[02/08 15:19:14    188s] OPERPROF:     Starting CMU at level 3, MEM:1905.3M
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:14    188s] 
[02/08 15:19:14    188s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:14    188s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:14    188s] OPERPROF:     Finished CMU at level 3, CPU:0.050, REAL:0.042, MEM:1905.3M
[02/08 15:19:14    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:1905.3M
[02/08 15:19:14    188s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1905.3MB).
[02/08 15:19:14    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:1905.3M
[02/08 15:19:14    188s]   Checking for inverting clock gates...
[02/08 15:19:14    188s]   Checking for inverting clock gates done.
[02/08 15:19:14    188s]   Merging duplicate siblings in DAG...
[02/08 15:19:14    188s]     Clock DAG stats before merging:
[02/08 15:19:14    188s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/08 15:19:14    188s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/08 15:19:14    188s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/08 15:19:14    188s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:14    188s] UM:*                                      before merging
[02/08 15:19:14    188s]     Resynthesising clock tree into netlist...
[02/08 15:19:14    188s]       Reset timing graph...
[02/08 15:19:14    188s] Ignoring AAE DB Resetting ...
[02/08 15:19:14    188s]       Reset timing graph done.
[02/08 15:19:14    188s]     Resynthesising clock tree into netlist done.
[02/08 15:19:14    188s]     
[02/08 15:19:14    188s]     Disconnecting clock tree from netlist...
[02/08 15:19:14    188s]     Disconnecting clock tree from netlist done.
[02/08 15:19:14    188s]   Merging duplicate siblings in DAG done.
[02/08 15:19:14    188s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/08 15:19:14    188s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:14    188s] UM:*                                      Preparing To Balance
[02/08 15:19:14    188s]   CCOpt::Phase::Construction...
[02/08 15:19:14    188s]   Stage::Clustering...
[02/08 15:19:14    188s]   Clustering...
[02/08 15:19:14    188s]     Initialize for clustering...
[02/08 15:19:14    188s]     Clock DAG stats before clustering:
[02/08 15:19:14    188s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[02/08 15:19:14    188s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/08 15:19:14    188s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[02/08 15:19:14    188s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:14    188s] UM:*                                      before clustering
[02/08 15:19:14    188s]     Computing max distances from locked parents...
[02/08 15:19:14    188s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[02/08 15:19:14    188s]     Computing max distances from locked parents done.
[02/08 15:19:14    188s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:14    188s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:14    188s] UM:*                                      Initialize for clustering
[02/08 15:19:14    188s]     Bottom-up phase...
[02/08 15:19:14    188s]     Clustering clock_tree clk...
[02/08 15:19:15    188s] End AAE Lib Interpolated Model. (MEM=1895.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:15    189s] Accumulated time to calculate placeable region: 0
[02/08 15:19:16    190s]       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:19:16    190s]       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:16    190s]     Clustering clock_tree clk done.
[02/08 15:19:16    190s]     Clock DAG stats after bottom-up phase:
[02/08 15:19:16    190s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:16    190s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:16    190s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1620.845um, total=1936.585um
[02/08 15:19:16    190s]     Clock DAG library cell distribution after bottom-up phase {count}:
[02/08 15:19:16    190s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:16    190s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:16    190s] UM:*                                      after bottom-up phase
[02/08 15:19:16    190s]     Bottom-up phase done. (took cpu=0:00:01.7 real=0:00:01.7)
[02/08 15:19:16    190s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:16    190s] UM:*                                      Bottom-up phase
[02/08 15:19:16    190s]     Legalizing clock trees...
[02/08 15:19:16    190s]     Resynthesising clock tree into netlist...
[02/08 15:19:16    190s]       Reset timing graph...
[02/08 15:19:16    190s] Ignoring AAE DB Resetting ...
[02/08 15:19:16    190s]       Reset timing graph done.
[02/08 15:19:16    190s]     Resynthesising clock tree into netlist done.
[02/08 15:19:16    190s]     Commiting net attributes....
[02/08 15:19:16    190s]     Commiting net attributes. done.
[02/08 15:19:16    190s]     Leaving CCOpt scope - ClockRefiner...
[02/08 15:19:16    190s] Assigned high priority to 1981 cells.
[02/08 15:19:16    190s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[02/08 15:19:16    190s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[02/08 15:19:16    190s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1895.8M
[02/08 15:19:16    190s] #spOpts: mergeVia=F 
[02/08 15:19:16    190s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:       Starting CMU at level 4, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.065, MEM:1895.8M
[02/08 15:19:16    190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB).
[02/08 15:19:16    190s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.078, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.079, MEM:1895.8M
[02/08 15:19:16    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.5
[02/08 15:19:16    190s] OPERPROF: Starting RefinePlace at level 1, MEM:1895.8M
[02/08 15:19:16    190s] *** Starting place_detail (0:03:11 mem=1895.8M) ***
[02/08 15:19:16    190s] Total net bbox length = 1.544e+05 (7.283e+04 8.157e+04) (ext = 8.770e+03)
[02/08 15:19:16    190s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:16    190s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1895.8M
[02/08 15:19:16    190s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1895.8M
[02/08 15:19:16    190s] Starting refinePlace ...
[02/08 15:19:16    190s] ** Cut row section cpu time 0:00:00.0.
[02/08 15:19:16    190s]    Spread Effort: high, standalone mode, useDDP on.
[02/08 15:19:16    190s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB) @(0:03:11 - 0:03:11).
[02/08 15:19:16    190s] Move report: preRPlace moves 655 insts, mean move: 0.70 um, max move: 3.91 um
[02/08 15:19:16    190s] 	Max move on inst (cpuregs_reg[21][28]): (33.40, 115.90) --> (35.60, 114.19)
[02/08 15:19:16    190s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[02/08 15:19:16    190s] wireLenOptFixPriorityInst 1960 inst fixed
[02/08 15:19:16    190s] 
[02/08 15:19:16    190s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:19:17    190s] Move report: legalization moves 1 insts, mean move: 0.20 um, max move: 0.20 um
[02/08 15:19:17    190s] 	Max move on inst (FE_OFC143_mem_la_wdata_4): (83.40, 151.81) --> (83.60, 151.81)
[02/08 15:19:17    190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1895.8MB) @(0:03:11 - 0:03:11).
[02/08 15:19:17    190s] Move report: Detail placement moves 656 insts, mean move: 0.70 um, max move: 3.91 um
[02/08 15:19:17    190s] 	Max move on inst (cpuregs_reg[21][28]): (33.40, 115.90) --> (35.60, 114.19)
[02/08 15:19:17    190s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1895.8MB
[02/08 15:19:17    190s] Statistics of distance of Instance movement in refine placement:
[02/08 15:19:17    190s]   maximum (X+Y) =         3.91 um
[02/08 15:19:17    190s]   inst (cpuregs_reg[21][28]) with max move: (33.4, 115.9) -> (35.6, 114.19)
[02/08 15:19:17    190s]   mean    (X+Y) =         0.70 um
[02/08 15:19:17    190s] Total instances moved : 656
[02/08 15:19:17    190s] Summary Report:
[02/08 15:19:17    190s] Instances move: 656 (out of 9167 movable)
[02/08 15:19:17    190s] Instances flipped: 0
[02/08 15:19:17    190s] Mean displacement: 0.70 um
[02/08 15:19:17    190s] Max displacement: 3.91 um (Instance: cpuregs_reg[21][28]) (33.4, 115.9) -> (35.6, 114.19)
[02/08 15:19:17    190s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[02/08 15:19:17    190s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.280, MEM:1895.8M
[02/08 15:19:17    190s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1895.8MB) @(0:03:11 - 0:03:11).
[02/08 15:19:17    190s] Total net bbox length = 1.546e+05 (7.291e+04 8.166e+04) (ext = 8.769e+03)
[02/08 15:19:17    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.5
[02/08 15:19:17    190s] OPERPROF: Finished RefinePlace at level 1, CPU:0.310, REAL:0.308, MEM:1895.8M
[02/08 15:19:17    190s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1895.8MB
[02/08 15:19:17    190s] *** Finished place_detail (0:03:11 mem=1895.8M) ***
[02/08 15:19:17    190s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[02/08 15:19:17    190s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/08 15:19:17    190s] Moved 147 and flipped 30 of 1960 clock sinks during refinement.
[02/08 15:19:17    190s] The largest move for clock sinks was 3.91 microns. The inst with this movement was cpuregs_reg[21][28]
[02/08 15:19:17    190s]     Moved 147, flipped 30 and cell swapped 0 of 1981 clock instance(s) during refinement.
[02/08 15:19:17    190s] Revert refine place priority changes on 0 cells.
[02/08 15:19:17    190s]     The largest move was 3.91 microns for cpuregs_reg[21][28].
[02/08 15:19:17    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.8M
[02/08 15:19:17    190s] #spOpts: mergeVia=F 
[02/08 15:19:17    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.8M
[02/08 15:19:17    191s] OPERPROF:     Starting CMU at level 3, MEM:1895.8M
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:17    191s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:17    191s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.041, MEM:1895.8M
[02/08 15:19:17    191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.106, MEM:1895.8M
[02/08 15:19:17    191s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB).
[02/08 15:19:17    191s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.119, MEM:1895.8M
[02/08 15:19:17    191s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/08 15:19:17    191s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:17    191s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[02/08 15:19:17    191s]     Disconnecting clock tree from netlist...
[02/08 15:19:17    191s]     Disconnecting clock tree from netlist done.
[02/08 15:19:17    191s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.8M
[02/08 15:19:17    191s] #spOpts: mergeVia=F 
[02/08 15:19:17    191s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.8M
[02/08 15:19:17    191s] OPERPROF:     Starting CMU at level 3, MEM:1895.8M
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:17    191s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:17    191s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.025, MEM:1895.8M
[02/08 15:19:17    191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:1895.8M
[02/08 15:19:17    191s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB).
[02/08 15:19:17    191s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.105, MEM:1895.8M
[02/08 15:19:17    191s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:19:17    191s] End AAE Lib Interpolated Model. (MEM=1895.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:17    191s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:17    191s]     
[02/08 15:19:17    191s]     Clock tree legalization - Histogram:
[02/08 15:19:17    191s]     ====================================
[02/08 15:19:17    191s]     
[02/08 15:19:17    191s]     --------------------------------
[02/08 15:19:17    191s]     Movement (um)    Number of cells
[02/08 15:19:17    191s]     --------------------------------
[02/08 15:19:17    191s]       (empty table)
[02/08 15:19:17    191s]     --------------------------------
[02/08 15:19:17    191s]     
[02/08 15:19:17    191s]     
[02/08 15:19:17    191s]     Clock tree legalization - There are no Movements:
[02/08 15:19:17    191s]     =================================================
[02/08 15:19:17    191s]     
[02/08 15:19:17    191s]     ---------------------------------------------
[02/08 15:19:17    191s]     Movement (um)    Desired     Achieved    Node
[02/08 15:19:17    191s]                      location    location    
[02/08 15:19:17    191s]     ---------------------------------------------
[02/08 15:19:17    191s]       (empty table)
[02/08 15:19:17    191s]     ---------------------------------------------
[02/08 15:19:17    191s]     
[02/08 15:19:17    191s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
[02/08 15:19:17    191s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:17    191s] UM:*                                      Legalizing clock trees
[02/08 15:19:17    191s]     Clock DAG stats after 'Clustering':
[02/08 15:19:17    191s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:17    191s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:17    191s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:17    191s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:17    191s]       wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.539pF, total=0.583pF
[02/08 15:19:17    191s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:17    191s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:17    191s]     Clock DAG net violations after 'Clustering': none
[02/08 15:19:17    191s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[02/08 15:19:17    191s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.017ns min=0.019ns max=0.044ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:17    191s]       Leaf  : target=0.150ns count=20 avg=0.033ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:17    191s]     Clock DAG library cell distribution after 'Clustering' {count}:
[02/08 15:19:17    191s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:17    191s]     Primary reporting skew groups after 'Clustering':
[02/08 15:19:17    191s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.096, avg=0.094, sd=0.001], skew [0.005 vs 0.100], 100% {0.091, 0.096} (wid=0.013 ws=0.006) (gid=0.085 gs=0.002)
[02/08 15:19:17    191s]       min path sink: cpuregs_reg[15][19]/CK
[02/08 15:19:17    191s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:17    191s]     Skew group summary after 'Clustering':
[02/08 15:19:17    191s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.096, avg=0.094, sd=0.001], skew [0.005 vs 0.100], 100% {0.091, 0.096} (wid=0.013 ws=0.006) (gid=0.085 gs=0.002)
[02/08 15:19:17    191s]     Legalizer API calls during this step: 382 succeeded with high effort: 382 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:17    191s]   Clustering done. (took cpu=0:00:02.8 real=0:00:02.8)
[02/08 15:19:17    191s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:17    191s] UM:*                                      Clustering
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] Post-Clustering Statistics Report
[02/08 15:19:17    191s] =================================
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] Fanout Statistics:
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] ---------------------------------------------------------------------------------------------------------------
[02/08 15:19:17    191s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[02/08 15:19:17    191s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[02/08 15:19:17    191s] ---------------------------------------------------------------------------------------------------------------
[02/08 15:19:17    191s] Trunk         3       7.333       1        20       10.970      {2 <= 4, 1 <= 20}
[02/08 15:19:17    191s] Leaf         20      98.000      91       100        2.991      {2 <= 92, 1 <= 94, 2 <= 96, 2 <= 98, 13 <= 100}
[02/08 15:19:17    191s] ---------------------------------------------------------------------------------------------------------------
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] Clustering Failure Statistics:
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] --------------------------------
[02/08 15:19:17    191s] Net Type    Clusters    Clusters
[02/08 15:19:17    191s]             Tried       Failed
[02/08 15:19:17    191s] --------------------------------
[02/08 15:19:17    191s] Trunk           1          0
[02/08 15:19:17    191s] Leaf           20          0
[02/08 15:19:17    191s] --------------------------------
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] Clustering Partition Statistics:
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] --------------------------------------------------------------------------------------
[02/08 15:19:17    191s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[02/08 15:19:17    191s]             Fraction    Fraction    Count        Size        Size    Size    Size
[02/08 15:19:17    191s] --------------------------------------------------------------------------------------
[02/08 15:19:17    191s] Trunk        0.000       1.000          1          20.000      20      20      0.000
[02/08 15:19:17    191s] Leaf         0.000       1.000          1        1960.000    1960    1960      0.000
[02/08 15:19:17    191s] --------------------------------------------------------------------------------------
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s] 
[02/08 15:19:17    191s]   Looking for fanout violations...
[02/08 15:19:17    191s]   Looking for fanout violations done.
[02/08 15:19:17    191s]   CongRepair After Initial Clustering...
[02/08 15:19:17    191s]   Reset timing graph...
[02/08 15:19:17    191s] Ignoring AAE DB Resetting ...
[02/08 15:19:17    191s]   Reset timing graph done.
[02/08 15:19:17    191s]   Leaving CCOpt scope - Early Global Route...
[02/08 15:19:17    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.8M
[02/08 15:19:17    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1895.3M
[02/08 15:19:17    191s] All LLGs are deleted
[02/08 15:19:17    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.3M
[02/08 15:19:17    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1895.3M
[02/08 15:19:17    191s]   Clock implementation routing...
[02/08 15:19:17    191s] Net route status summary:
[02/08 15:19:17    191s]   Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:17    191s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:17    191s]     Routing using eGR only...
[02/08 15:19:17    191s]       Early Global Route - eGR->NR step...
[02/08 15:19:17    191s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[02/08 15:19:17    191s] (ccopt eGR): Start to route 22 all nets
[02/08 15:19:17    191s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1895.35 MB )
[02/08 15:19:17    191s] (I)       Started Loading and Dumping File ( Curr Mem: 1895.35 MB )
[02/08 15:19:17    191s] (I)       Reading DB...
[02/08 15:19:17    191s] (I)       Read data from FE... (mem=1895.3M)
[02/08 15:19:17    191s] (I)       Read nodes and places... (mem=1895.3M)
[02/08 15:19:17    191s] (I)       Done Read nodes and places (cpu=0.010s, mem=1895.3M)
[02/08 15:19:17    191s] (I)       Read nets... (mem=1895.3M)
[02/08 15:19:17    191s] (I)       Done Read nets (cpu=0.020s, mem=1895.3M)
[02/08 15:19:17    191s] (I)       Done Read data from FE (cpu=0.030s, mem=1895.3M)
[02/08 15:19:17    191s] (I)       before initializing RouteDB syMemory usage = 1895.3 MB
[02/08 15:19:17    191s] (I)       Clean congestion better: true
[02/08 15:19:17    191s] (I)       Estimate vias on DPT layer: true
[02/08 15:19:17    191s] (I)       Clean congestion LA rounds: 5
[02/08 15:19:17    191s] (I)       Layer constraints as soft constraints: true
[02/08 15:19:17    191s] (I)       Soft top layer         : true
[02/08 15:19:17    191s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[02/08 15:19:17    191s] (I)       Better NDR handling    : true
[02/08 15:19:17    191s] (I)       Routing cost fix for NDR handling: true
[02/08 15:19:17    191s] (I)       Update initial WL after Phase 1a: true
[02/08 15:19:17    191s] (I)       Block tracks for preroutes: true
[02/08 15:19:17    191s] (I)       Assign IRoute by net group key: true
[02/08 15:19:17    191s] (I)       Block unroutable channels: true
[02/08 15:19:17    191s] (I)       Block unroutable channel fix: true
[02/08 15:19:17    191s] (I)       Block unroutable channels 3D: true
[02/08 15:19:17    191s] (I)       Check blockage within NDR space in TA: true
[02/08 15:19:17    191s] (I)       Handle EOL spacing     : true
[02/08 15:19:17    191s] (I)       Honor MSV route constraint: false
[02/08 15:19:17    191s] (I)       Maximum routing layer  : 11
[02/08 15:19:17    191s] (I)       Minimum routing layer  : 1
[02/08 15:19:17    191s] (I)       Supply scale factor H  : 1.00
[02/08 15:19:17    191s] (I)       Supply scale factor V  : 1.00
[02/08 15:19:17    191s] (I)       Tracks used by clock wire: 0
[02/08 15:19:17    191s] (I)       Reverse direction      : 
[02/08 15:19:17    191s] (I)       Honor partition pin guides: true
[02/08 15:19:17    191s] (I)       Route selected nets only: true
[02/08 15:19:17    191s] (I)       Route secondary PG pins: false
[02/08 15:19:17    191s] (I)       Second PG max fanout   : 2147483647
[02/08 15:19:17    191s] (I)       Refine MST             : true
[02/08 15:19:17    191s] (I)       Honor PRL              : true
[02/08 15:19:17    191s] (I)       Strong congestion aware: true
[02/08 15:19:17    191s] (I)       Improved initial location for IRoutes: true
[02/08 15:19:17    191s] (I)       Multi panel TA         : true
[02/08 15:19:17    191s] (I)       Penalize wire overlap  : true
[02/08 15:19:17    191s] (I)       Expand small instance blockage: true
[02/08 15:19:17    191s] (I)       Reduce via in TA       : true
[02/08 15:19:17    191s] (I)       SS-aware routing       : true
[02/08 15:19:17    191s] (I)       Improve tree edge sharing: true
[02/08 15:19:17    191s] (I)       Improve 2D via estimation: true
[02/08 15:19:17    191s] (I)       Refine Steiner tree    : true
[02/08 15:19:17    191s] (I)       Build spine tree       : true
[02/08 15:19:17    191s] (I)       Model pass through capacity: true
[02/08 15:19:17    191s] (I)       Extend blockages by a half GCell: true
[02/08 15:19:17    191s] (I)       Partial layer blockage modeling: true
[02/08 15:19:17    191s] (I)       Consider pin shapes    : true
[02/08 15:19:17    191s] (I)       Consider pin shapes for all nodes: true
[02/08 15:19:17    191s] (I)       Consider NR APA        : true
[02/08 15:19:17    191s] (I)       Consider IO pin shape  : true
[02/08 15:19:17    191s] (I)       Fix pin connection bug : true
[02/08 15:19:17    191s] (I)       Consider layer RC for local wires: true
[02/08 15:19:17    191s] (I)       LA-aware pin escape length: 2
[02/08 15:19:17    191s] (I)       Split for must join    : true
[02/08 15:19:17    191s] (I)       Route guide main branches file: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/.rgfK9QIM6.trunk.1
[02/08 15:19:17    191s] (I)       Route guide min downstream WL type: SUBTREE
[02/08 15:19:17    191s] (I)       Routing effort level   : 10000
[02/08 15:19:17    191s] (I)       Special modeling for N7: 0
[02/08 15:19:17    191s] (I)       Special modeling for N6: 0
[02/08 15:19:17    191s] (I)       N3 special modeling    : 0
[02/08 15:19:17    191s] (I)       Special modeling for N5 v6: 0
[02/08 15:19:17    191s] (I)       Special settings for S4 designs: 0
[02/08 15:19:17    191s] (I)       Special settings for S5 designs v2: 0
[02/08 15:19:17    191s] (I)       Special settings for S7 designs: 0
[02/08 15:19:17    191s] (I)       Prefer layer length threshold: 8
[02/08 15:19:17    191s] (I)       Overflow penalty cost  : 10
[02/08 15:19:17    191s] (I)       A-star cost            : 0.30
[02/08 15:19:17    191s] (I)       Misalignment cost      : 10.00
[02/08 15:19:17    191s] (I)       Threshold for short IRoute: 6
[02/08 15:19:17    191s] (I)       Via cost during post routing: 1.00
[02/08 15:19:17    191s] (I)       Layer congestion ratio : 1.00
[02/08 15:19:17    191s] (I)       source-to-sink ratio   : 0.30
[02/08 15:19:17    191s] (I)       Scenic ratio bound     : 3.00
[02/08 15:19:17    191s] (I)       Segment layer relax scenic ratio: 1.25
[02/08 15:19:17    191s] (I)       Source-sink aware LA ratio: 0.50
[02/08 15:19:17    191s] (I)       PG-aware similar topology routing: true
[02/08 15:19:17    191s] (I)       Maze routing via cost fix: true
[02/08 15:19:17    191s] (I)       Apply PRL on PG terms  : true
[02/08 15:19:17    191s] (I)       Apply PRL on obs objects: true
[02/08 15:19:17    191s] (I)       Handle range-type spacing rules: true
[02/08 15:19:17    191s] (I)       Apply function for special wires: true
[02/08 15:19:17    191s] (I)       Layer by layer blockage reading: true
[02/08 15:19:17    191s] (I)       Offset calculation fix : true
[02/08 15:19:17    191s] (I)       Parallel spacing query fix: true
[02/08 15:19:17    191s] (I)       Force source to root IR: true
[02/08 15:19:17    191s] (I)       Layer Weights          : L2:4 L3:2.5
[02/08 15:19:17    191s] (I)       Route stripe layer range: 
[02/08 15:19:17    191s] (I)       Honor partition fences : 
[02/08 15:19:17    191s] (I)       Honor partition pin    : 
[02/08 15:19:17    191s] (I)       Honor partition fences with feedthrough: 
[02/08 15:19:17    191s] (I)       Do not relax to DPT layer: true
[02/08 15:19:17    191s] (I)       Pass through capacity modeling: true
[02/08 15:19:17    191s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:19:17    191s] (I)       build grid graph
[02/08 15:19:17    191s] (I)       build grid graph start
[02/08 15:19:17    191s] [NR-eGR] Track table information for default rule: 
[02/08 15:19:17    191s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:19:17    191s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:19:17    191s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:19:17    191s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:19:17    191s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:19:18    191s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:19:18    191s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:19:18    191s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:19:18    191s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:19:18    191s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:19:18    191s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:19:18    191s] (I)       build grid graph end
[02/08 15:19:18    191s] (I)       ===========================================================================
[02/08 15:19:18    191s] (I)       == Report All Rule Vias ==
[02/08 15:19:18    191s] (I)       ===========================================================================
[02/08 15:19:18    191s] (I)        Via Rule : (Default)
[02/08 15:19:18    191s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:18    191s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:18    191s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:18    191s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:18    191s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:18    191s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:18    191s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:18    191s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:18    191s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:18    191s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:18    191s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:18    191s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:18    191s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       ===========================================================================
[02/08 15:19:18    191s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:19:18    191s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:18    191s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:18    191s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       ===========================================================================
[02/08 15:19:18    191s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:19:18    191s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:18    191s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:18    191s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       ===========================================================================
[02/08 15:19:18    191s] (I)        Via Rule : NDR_ClockTree
[02/08 15:19:18    191s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:18    191s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:18    191s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:18    191s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:18    191s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:18    191s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:18    191s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:18    191s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:18    191s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:18    191s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:18    191s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:18    191s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:18    191s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:18    191s] (I)       ===========================================================================
[02/08 15:19:18    191s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Num PG vias on layer 1 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 2 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 3 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 4 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 5 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 6 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 7 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 8 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 9 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 10 : 0
[02/08 15:19:18    191s] (I)       Num PG vias on layer 11 : 0
[02/08 15:19:18    191s] [NR-eGR] Read 22748 PG shapes
[02/08 15:19:18    191s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:19:18    191s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:19:18    191s] [NR-eGR] #Instance Blockages : 63718
[02/08 15:19:18    191s] [NR-eGR] #PG Blockages       : 22748
[02/08 15:19:18    191s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:19:18    191s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:19:18    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:19:18    191s] (I)       readDataFromPlaceDB
[02/08 15:19:18    191s] (I)       Read net information..
[02/08 15:19:18    191s] (I)       Read testcase time = 0.000 seconds
[02/08 15:19:18    191s] 
[02/08 15:19:18    191s] [NR-eGR] Read numTotalNets=10066  numIgnoredNets=10044
[02/08 15:19:18    191s] (I)       early_global_route_priority property id does not exist.
[02/08 15:19:18    191s] [NR-eGR] Connected 0 must-join pins/ports
[02/08 15:19:18    191s] (I)       Start initializing grid graph
[02/08 15:19:18    191s] (I)       End initializing grid graph
[02/08 15:19:18    191s] (I)       Model blockages into capacity
[02/08 15:19:18    191s] (I)       Read Num Blocks=479825  Num Prerouted Wires=0  Num CS=0
[02/08 15:19:18    191s] (I)       Started Modeling ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 1 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 0 (H) : #blockages 459717 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 2 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 3 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 2 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 4 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 5 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 4 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 6 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 7 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 6 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 8 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 9 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 8 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 10 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 9 (V) : #blockages 1894 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Modeling Layer 11 ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Layer 10 (H) : #blockages 614 : #preroutes 0
[02/08 15:19:18    191s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Moved 0 terms for better access 
[02/08 15:19:18    191s] (I)       Number of ignored nets = 0
[02/08 15:19:18    191s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:19:18    191s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:19:18    191s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:19:18    191s] (I)       [02/08 15:19:18    191s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 1895.3 MB
[02/08 15:19:18    191s] (I)       Ndr track 0 does not exist
[02/08 15:19:18    191s] (I)       Ndr track 0 does not exist
[02/08 15:19:18    191s] (I)       Layer1  viaCost=100.00
[02/08 15:19:18    191s] (I)       Layer2  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer3  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer4  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer5  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer6  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer7  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer8  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer9  viaCost=200.00
[02/08 15:19:18    191s] (I)       Layer10  viaCost=200.00
[02/08 15:19:18    191s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:19:18    191s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:19:18    191s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:19:18    191s] (I)       Site width          :   400  (dbu)
[02/08 15:19:18    191s] (I)       Row height          :  3420  (dbu)
[02/08 15:19:18    191s] (I)       GCell width         :  3420  (dbu)
[02/08 15:19:18    191s] (I)       GCell height        :  3420  (dbu)
[02/08 15:19:18    191s] (I)       Grid                :   128   126    11
[02/08 15:19:18    191s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:19:18    191s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:19:18    191s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:19:18    191s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:19:18    191s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:19:18    191s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:19:18    191s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:19:18    191s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:19:18    191s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:19:18    191s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:19:18    191s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:19:18    191s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:19:18    191s] (I)       --------------------------------------------------------
[02/08 15:19:18    191s] 
[02/08 15:19:18    191s] (I)       ID:0 [02/08 15:19:18    191s] [NR-eGR] ============ Routing rule table ============
[02/08 15:19:18    191s] [NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 22 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:19:18    191s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:19:18    191s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:18    191s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:18    191s] (I)       ID:1 [02/08 15:19:18    191s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:19:18    191s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:19:18    191s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:18    191s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:18    191s] (I)       blocked tracks on layer1 : = 110417 / 145792 (75.74%)
[02/08 15:19:18    191s] (I)       [02/08 15:19:18    191s] [NR-eGR] ========================================
[02/08 15:19:18    191s] [NR-eGR] 
blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer9 : = 6270 / 145792 (4.30%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer10 : = 10280 / 55062 (18.67%)
[02/08 15:19:18    191s] (I)       blocked tracks on layer11 : = 4754 / 58240 (8.16%)
[02/08 15:19:18    191s] (I)       After initializing earlyGlobalRoute syMemory usage = 1895.3 MB
[02/08 15:19:18    191s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.43 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Global Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       ============= Initialization =============
[02/08 15:19:18    191s] (I)       totalPins=2003  totalGlobalPin=2003 (100.00%)
[02/08 15:19:18    191s] (I)       Started Build MST ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Generate topology with single threads
[02/08 15:19:18    191s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       total 2D Cap : 413439 = (285644 H, 127795 V)
[02/08 15:19:18    191s] (I)       ============  Phase 1a Route ============
[02/08 15:19:18    191s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [5, 7]
[02/08 15:19:18    191s] (I)       Started Phase 1a ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 62
[02/08 15:19:18    191s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3896 = (1795 H, 2101 V) = (0.63% H, 1.64% V) = (3.069e+03um H, 3.593e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1b Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1b ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3896 = (1795 H, 2101 V) = (0.63% H, 1.64% V) = (3.069e+03um H, 3.593e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.662160e+03um
[02/08 15:19:18    191s] (I)       ============  Phase 1c Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1c ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:18    191s] (I)       Started Two Level Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3896 = (1795 H, 2101 V) = (0.63% H, 1.64% V) = (3.069e+03um H, 3.593e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1d Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1d ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3922 = (1817 H, 2105 V) = (0.64% H, 1.65% V) = (3.107e+03um H, 3.600e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1e Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1e ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3922 = (1817 H, 2105 V) = (0.64% H, 1.65% V) = (3.107e+03um H, 3.600e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1f Route ============
[02/08 15:19:18    191s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.706620e+03um
[02/08 15:19:18    191s] [NR-eGR] 
[02/08 15:19:18    191s] (I)       Started Phase 1f ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3931 = (1825 H, 2106 V) = (0.64% H, 1.65% V) = (3.121e+03um H, 3.601e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1g Route ============
[02/08 15:19:18    191s] (I)       Started Post Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 3911 = (1844 H, 2067 V) = (0.65% H, 1.62% V) = (3.153e+03um H, 3.535e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       numNets=22  numFullyRipUpNets=19  numPartialRipUpNets=19 routedWL=577
[02/08 15:19:18    191s] [NR-eGR] Create a new net group with 19 nets and layer range [5, 9]
[02/08 15:19:18    191s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:18    191s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Build MST ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Generate topology with single threads
[02/08 15:19:18    191s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       total 2D Cap : 683231 = (426156 H, 257075 V)
[02/08 15:19:18    191s] (I)       ============  Phase 1a Route ============
[02/08 15:19:18    191s] [NR-eGR] Layer group 2: route 19 net(s) in layer range [5, 9]
[02/08 15:19:18    191s] (I)       Started Phase 1a ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 62
[02/08 15:19:18    191s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7232 = (3347 H, 3885 V) = (0.79% H, 1.51% V) = (5.723e+03um H, 6.643e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1b Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1b ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7232 = (3347 H, 3885 V) = (0.79% H, 1.51% V) = (5.723e+03um H, 6.643e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.236672e+04um
[02/08 15:19:18    191s] (I)       ============  Phase 1c Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1c ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:18    191s] (I)       Started Two Level Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7232 = (3347 H, 3885 V) = (0.79% H, 1.51% V) = (5.723e+03um H, 6.643e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1d Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1d ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7253 = (3363 H, 3890 V) = (0.79% H, 1.51% V) = (5.751e+03um H, 6.652e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1e Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1e ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7253 = (3363 H, 3890 V) = (0.79% H, 1.51% V) = (5.751e+03um H, 6.652e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1f Route ============
[02/08 15:19:18    191s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.240263e+04um
[02/08 15:19:18    191s] [NR-eGR] 
[02/08 15:19:18    191s] (I)       Started Phase 1f ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7253 = (3363 H, 3890 V) = (0.79% H, 1.51% V) = (5.751e+03um H, 6.652e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1g Route ============
[02/08 15:19:18    191s] (I)       Started Post Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 7239 = (3386 H, 3853 V) = (0.79% H, 1.50% V) = (5.790e+03um H, 6.589e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       numNets=19  numFullyRipUpNets=18  numPartialRipUpNets=18 routedWL=169
[02/08 15:19:18    191s] (I)       [02/08 15:19:18    191s] [NR-eGR] Create a new net group with 18 nets and layer range [5, 11]
Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:18    191s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Build MST ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Generate topology with single threads
[02/08 15:19:18    191s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       total 2D Cap : 781585 = (479682 H, 301903 V)
[02/08 15:19:18    191s] (I)       ============  Phase 1a Route ============
[02/08 15:19:18    191s] [NR-eGR] Layer group 3: route 18 net(s) in layer range [5, 11]
[02/08 15:19:18    191s] (I)       Started Phase 1a ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 62
[02/08 15:19:18    191s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 10390 = (4808 H, 5582 V) = (1.00% H, 1.85% V) = (8.222e+03um H, 9.545e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1b Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1b ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 10390 = (4808 H, 5582 V) = (1.00% H, 1.85% V) = (8.222e+03um H, 9.545e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.776690e+04um
[02/08 15:19:18    191s] (I)       ============  Phase 1c Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1c ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:18    191s] (I)       Started Two Level Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 10390 = (4808 H, 5582 V) = (1.00% H, 1.85% V) = (8.222e+03um H, 9.545e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1d Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1d ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 10411 = (4824 H, 5587 V) = (1.01% H, 1.85% V) = (8.249e+03um H, 9.554e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1e Route ============
[02/08 15:19:18    191s] (I)       Started Phase 1e ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 10411 = (4824 H, 5587 V) = (1.01% H, 1.85% V) = (8.249e+03um H, 9.554e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1f Route ============
[02/08 15:19:18    191s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.780281e+04um
[02/08 15:19:18    191s] [NR-eGR] 
[02/08 15:19:18    191s] (I)       Started Phase 1f ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    191s] (I)       Usage: 10411 = (4824 H, 5587 V) = (1.01% H, 1.85% V) = (8.249e+03um H, 9.554e+03um V)
[02/08 15:19:18    191s] (I)       
[02/08 15:19:18    191s] (I)       ============  Phase 1g Route ============
[02/08 15:19:18    191s] (I)       Started Post Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 10398 = (4844 H, 5554 V) = (1.01% H, 1.84% V) = (8.283e+03um H, 9.497e+03um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       numNets=18  numFullyRipUpNets=0  numPartialRipUpNets=15 routedWL=529
[02/08 15:19:18    192s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] [NR-eGR] Create a new net group with 15 nets and layer range [3, 11]
[02/08 15:19:18    192s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:18    192s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Build MST ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Generate topology with single threads
[02/08 15:19:18    192s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       total 2D Cap : 1053139 = (622396 H, 430743 V)
[02/08 15:19:18    192s] (I)       ============  Phase 1a Route ============
[02/08 15:19:18    192s] [NR-eGR] Layer group 4: route 15 net(s) in layer range [3, 11]
[02/08 15:19:18    192s] (I)       Started Phase 1a ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 41
[02/08 15:19:18    192s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 15596 = (7269 H, 8327 V) = (1.17% H, 1.93% V) = (1.243e+04um H, 1.424e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1b Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1b ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 15596 = (7269 H, 8327 V) = (1.17% H, 1.93% V) = (1.243e+04um H, 1.424e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.666916e+04um
[02/08 15:19:18    192s] (I)       ============  Phase 1c Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1c ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:18    192s] (I)       Started Two Level Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 15596 = (7269 H, 8327 V) = (1.17% H, 1.93% V) = (1.243e+04um H, 1.424e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1d Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1d ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 15615 = (7294 H, 8321 V) = (1.17% H, 1.93% V) = (1.247e+04um H, 1.423e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1e Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1e ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 15615 = (7294 H, 8321 V) = (1.17% H, 1.93% V) = (1.247e+04um H, 1.423e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1f Route ============
[02/08 15:19:18    192s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.670165e+04um
[02/08 15:19:18    192s] [NR-eGR] 
[02/08 15:19:18    192s] (I)       Usage: 15615 = (7294 H, 8321 V) = (1.17% H, 1.93% V) = (1.247e+04um H, 1.423e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1g Route ============
[02/08 15:19:18    192s] (I)       Started Post Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 15548 = (7233 H, 8315 V) = (1.16% H, 1.93% V) = (1.237e+04um H, 1.422e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       numNets=15  numFullyRipUpNets=0  numPartialRipUpNets=11 routedWL=656
[02/08 15:19:18    192s] (I)       [02/08 15:19:18    192s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 11]
Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:18    192s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Build MST ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Generate topology with single threads
[02/08 15:19:18    192s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       total 2D Cap : 1181979 = (622396 H, 559583 V)
[02/08 15:19:18    192s] (I)       ============  Phase 1a Route ============
[02/08 15:19:18    192s] [NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 11]
[02/08 15:19:18    192s] (I)       Started Phase 1a ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[02/08 15:19:18    192s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19463 = (9085 H, 10378 V) = (1.46% H, 1.85% V) = (1.554e+04um H, 1.775e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1b Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1b ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19463 = (9085 H, 10378 V) = (1.46% H, 1.85% V) = (1.554e+04um H, 1.775e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.328173e+04um
[02/08 15:19:18    192s] (I)       ============  Phase 1c Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1c ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:18    192s] (I)       Started Two Level Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19463 = (9085 H, 10378 V) = (1.46% H, 1.85% V) = (1.554e+04um H, 1.775e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1d Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1d ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19481 = (9109 H, 10372 V) = (1.46% H, 1.85% V) = (1.558e+04um H, 1.774e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1e Route ============
[02/08 15:19:18    192s] (I)       Started Phase 1e ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19481 = (9109 H, 10372 V) = (1.46% H, 1.85% V) = (1.558e+04um H, 1.774e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1f Route ============
[02/08 15:19:18    192s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.331251e+04um
[02/08 15:19:18    192s] [NR-eGR] 
[02/08 15:19:18    192s] (I)       Started Phase 1f ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19481 = (9109 H, 10372 V) = (1.46% H, 1.85% V) = (1.558e+04um H, 1.774e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       ============  Phase 1g Route ============
[02/08 15:19:18    192s] (I)       Started Post Routing ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Usage: 19413 = (9050 H, 10363 V) = (1.45% H, 1.85% V) = (1.548e+04um H, 1.772e+04um V)
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:18    192s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       
[02/08 15:19:18    192s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:19:18    192s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:19:18    192s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:19:18    192s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:19:18    192s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR]  Metal1  (1)         4( 0.09%)         1( 0.02%)   ( 0.11%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR] Total                4( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/08 15:19:18    192s] [NR-eGR] 
[02/08 15:19:18    192s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.39 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       total 2D Cap : 1235952 = (659586 H, 576366 V)
[02/08 15:19:18    192s] (I)       [02/08 15:19:18    192s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:19:18    192s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
============= track Assignment ============
[02/08 15:19:18    192s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Started Greedy Track Assignment ( Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:19:18    192s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] (I)       Run Multi-thread track assignment
[02/08 15:19:18    192s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1895.35 MB )
[02/08 15:19:18    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR] Metal1  (1H) length: 1.516764e+04um, number of vias: 39487
[02/08 15:19:18    192s] [NR-eGR] Metal2  (2V) length: 6.091618e+04um, number of vias: 27583
[02/08 15:19:18    192s] [NR-eGR] Metal3  (3H) length: 6.391588e+04um, number of vias: 6949
[02/08 15:19:18    192s] [NR-eGR] Metal4  (4V) length: 3.515903e+04um, number of vias: 2843
[02/08 15:19:18    192s] [NR-eGR] Metal5  (5H) length: 1.715462e+04um, number of vias: 924
[02/08 15:19:18    192s] [NR-eGR] Metal6  (6V) length: 4.692145e+03um, number of vias: 133
[02/08 15:19:18    192s] [NR-eGR] Metal7  (7H) length: 8.772150e+02um, number of vias: 27
[02/08 15:19:18    192s] [NR-eGR] Metal8  (8V) length: 2.323700e+02um, number of vias: 11
[02/08 15:19:18    192s] [NR-eGR] Metal9  (9H) length: 9.200000e+00um, number of vias: 4
[02/08 15:19:18    192s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Total length: 1.981261e+05um, number of vias: 77961
[02/08 15:19:18    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR] Total eGR-routed clock nets wire length: 7.224700e+03um 
[02/08 15:19:18    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR] Report for selected net(s) only.
[02/08 15:19:18    192s] [NR-eGR] Metal1  (1H) length: 6.561850e+02um, number of vias: 2116
[02/08 15:19:18    192s] [NR-eGR] Metal2  (2V) length: 2.432380e+03um, number of vias: 1607
[02/08 15:19:18    192s] [NR-eGR] Metal3  (3H) length: 1.869945e+03um, number of vias: 608
[02/08 15:19:18    192s] [NR-eGR] Metal4  (4V) length: 2.040600e+02um, number of vias: 579
[02/08 15:19:18    192s] [NR-eGR] Metal5  (5H) length: 1.087970e+03um, number of vias: 465
[02/08 15:19:18    192s] [NR-eGR] Metal6  (6V) length: 9.735600e+02um, number of vias: 2
[02/08 15:19:18    192s] [NR-eGR] Metal7  (7H) length: 6.000000e-01um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:18    192s] [NR-eGR] Total length: 7.224700e+03um, number of vias: 5377
[02/08 15:19:18    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR] Total routed clock nets wire length: 7.224700e+03um, number of vias: 5377
[02/08 15:19:18    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:18    192s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.92 sec, Curr Mem: 1848.35 MB )
[02/08 15:19:18    192s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/.rgfK9QIM6
[02/08 15:19:18    192s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.0)
[02/08 15:19:18    192s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:18    192s] UM:*                                      Early Global Route - eGR->NR step
[02/08 15:19:18    192s]     Routing using eGR only done.
[02/08 15:19:18    192s] Net route status summary:
[02/08 15:19:18    192s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:18    192s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:18    192s] 
[02/08 15:19:18    192s] CCOPT: Done with clock implementation routing.
[02/08 15:19:18    192s] 
[02/08 15:19:18    192s]   Clock implementation routing done.
[02/08 15:19:18    192s] Fixed 22 wires.
[02/08 15:19:18    192s]   CCOpt: Starting congestion repair using flow wrapper...
[02/08 15:19:18    192s]     Congestion Repair...
[02/08 15:19:18    192s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[02/08 15:19:18    192s] User Input Parameters:
[02/08 15:19:18    192s] - Congestion Driven    : On
[02/08 15:19:18    192s] - Timing Driven        : Off
[02/08 15:19:18    192s] 
[02/08 15:19:18    192s] Starting congRepair ...
[02/08 15:19:18    192s] - Area-Violation Based : On
[02/08 15:19:18    192s] - Start Rollback Level : -5
[02/08 15:19:18    192s] - Legalized            : On
[02/08 15:19:18    192s] - Window Based         : Off
[02/08 15:19:18    192s] - eDen incr mode       : Off
[02/08 15:19:18    192s] 
[02/08 15:19:18    192s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1848.3M
[02/08 15:19:18    192s] Collecting buffer chain nets ...
[02/08 15:19:18    192s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:1848.3M
[02/08 15:19:18    192s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1848.3M
[02/08 15:19:18    192s] Starting Early Global Route congestion estimation: mem = 1848.3M
[02/08 15:19:18    192s] (I)       Started Loading and Dumping File ( Curr Mem: 1848.35 MB )
[02/08 15:19:18    192s] (I)       Reading DB...
[02/08 15:19:18    192s] (I)       Read data from FE... (mem=1848.3M)
[02/08 15:19:18    192s] (I)       Read nodes and places... (mem=1848.3M)
[02/08 15:19:18    192s] (I)       Done Read nodes and places (cpu=0.000s, mem=1850.5M)
[02/08 15:19:18    192s] (I)       Read nets... (mem=1850.5M)
[02/08 15:19:18    192s] (I)       Done Read nets (cpu=0.040s, mem=1852.5M)
[02/08 15:19:18    192s] (I)       Done Read data from FE (cpu=0.040s, mem=1852.5M)
[02/08 15:19:18    192s] (I)       before initializing RouteDB syMemory usage = 1852.5 MB
[02/08 15:19:18    192s] (I)       Honor MSV route constraint: false
[02/08 15:19:18    192s] (I)       Maximum routing layer  : 11
[02/08 15:19:18    192s] (I)       Minimum routing layer  : 1
[02/08 15:19:18    192s] (I)       Supply scale factor H  : 1.00
[02/08 15:19:18    192s] (I)       Supply scale factor V  : 1.00
[02/08 15:19:18    192s] (I)       Tracks used by clock wire: 0
[02/08 15:19:18    192s] (I)       Reverse direction      : 
[02/08 15:19:18    192s] (I)       Honor partition pin guides: true
[02/08 15:19:18    192s] (I)       Route selected nets only: false
[02/08 15:19:18    192s] (I)       Route secondary PG pins: false
[02/08 15:19:18    192s] (I)       Second PG max fanout   : 2147483647
[02/08 15:19:18    192s] (I)       Apply function for special wires: true
[02/08 15:19:18    192s] (I)       Layer by layer blockage reading: true
[02/08 15:19:18    192s] (I)       Offset calculation fix : true
[02/08 15:19:18    192s] (I)       Route stripe layer range: 
[02/08 15:19:18    192s] (I)       Honor partition fences : 
[02/08 15:19:18    192s] (I)       Honor partition pin    : 
[02/08 15:19:18    192s] (I)       Honor partition fences with feedthrough: 
[02/08 15:19:18    192s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:19:18    192s] (I)       build grid graph
[02/08 15:19:18    192s] (I)       build grid graph start
[02/08 15:19:18    192s] [NR-eGR] Track table information for default rule: 
[02/08 15:19:18    192s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:19:18    192s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:19:19    192s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:19:19    192s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:19:19    192s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:19:19    192s] (I)       build grid graph end
[02/08 15:19:19    192s] (I)       ===========================================================================
[02/08 15:19:19    192s] (I)       == Report All Rule Vias ==
[02/08 15:19:19    192s] (I)       ===========================================================================
[02/08 15:19:19    192s] (I)        Via Rule : (Default)
[02/08 15:19:19    192s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:19    192s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:19    192s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:19    192s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:19    192s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:19    192s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:19    192s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:19    192s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:19    192s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:19    192s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:19    192s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:19    192s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:19    192s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       ===========================================================================
[02/08 15:19:19    192s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:19:19    192s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:19    192s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:19    192s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       ===========================================================================
[02/08 15:19:19    192s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:19:19    192s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:19    192s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:19    192s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       ===========================================================================
[02/08 15:19:19    192s] (I)        Via Rule : NDR_ClockTree
[02/08 15:19:19    192s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:19    192s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:19    192s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:19    192s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:19    192s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:19    192s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:19    192s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:19    192s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:19    192s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:19    192s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:19    192s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:19    192s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:19    192s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:19    192s] (I)       ===========================================================================
[02/08 15:19:19    192s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Num PG vias on layer 1 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 2 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 3 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 4 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 5 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 6 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 7 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 8 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 9 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 10 : 0
[02/08 15:19:19    192s] (I)       Num PG vias on layer 11 : 0
[02/08 15:19:19    192s] [NR-eGR] Read 10288 PG shapes
[02/08 15:19:19    192s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:19:19    192s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:19:19    192s] [NR-eGR] #Instance Blockages : 63718
[02/08 15:19:19    192s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:19:19    192s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:19:19    192s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:19:19    192s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 9296
[02/08 15:19:19    192s] (I)       readDataFromPlaceDB
[02/08 15:19:19    192s] (I)       Read net information..
[02/08 15:19:19    192s] (I)       Read testcase time = 0.000 seconds
[02/08 15:19:19    192s] 
[02/08 15:19:19    192s] [NR-eGR] Read numTotalNets=10066  numIgnoredNets=22
[02/08 15:19:19    192s] (I)       early_global_route_priority property id does not exist.
[02/08 15:19:19    192s] (I)       Start initializing grid graph
[02/08 15:19:19    192s] (I)       End initializing grid graph
[02/08 15:19:19    192s] (I)       Model blockages into capacity
[02/08 15:19:19    192s] (I)       Read Num Blocks=385683  Num Prerouted Wires=9296  Num CS=0
[02/08 15:19:19    192s] (I)       Started Modeling ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 1 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 0 (H) : #blockages 376275 : #preroutes 3975
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 2 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 2293
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 3 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 1175
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 4 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 752
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 5 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 927
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 6 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 173
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 7 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 1
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 8 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 9 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 10 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Modeling Layer 11 ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:19:19    192s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Number of ignored nets = 22
[02/08 15:19:19    192s] (I)       Number of fixed nets = 22.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:19:19    192s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:19:19    192s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:19:19    192s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1870.0 MB
[02/08 15:19:19    192s] (I)       Ndr track 0 does not exist
[02/08 15:19:19    192s] (I)       Ndr track 0 does not exist
[02/08 15:19:19    192s] (I)       Layer1  viaCost=100.00
[02/08 15:19:19    192s] (I)       Layer2  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer3  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer4  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer5  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer6  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer7  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer8  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer9  viaCost=200.00
[02/08 15:19:19    192s] (I)       Layer10  viaCost=200.00
[02/08 15:19:19    192s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:19:19    192s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:19:19    192s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:19:19    192s] (I)       Site width          :   400  (dbu)
[02/08 15:19:19    192s] (I)       Row height          :  3420  (dbu)
[02/08 15:19:19    192s] (I)       GCell width         :  3420  (dbu)
[02/08 15:19:19    192s] (I)       GCell height        :  3420  (dbu)
[02/08 15:19:19    192s] (I)       Grid                :   128   126    11
[02/08 15:19:19    192s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:19:19    192s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:19:19    192s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:19:19    192s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:19:19    192s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:19:19    192s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:19:19    192s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:19:19    192s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:19:19    192s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:19:19    192s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:19:19    192s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:19:19    192s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:19:19    192s] (I)       --------------------------------------------------------
[02/08 15:19:19    192s] 
[02/08 15:19:19    192s] (I)       ID:0  Default:no[02/08 15:19:19    192s] [NR-eGR] ============ Routing rule table ============
[02/08 15:19:19    192s] [NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 0 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:19:19    192s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:19:19    192s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:19    192s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:19    192s] (I)       ID:1 [02/08 15:19:19    192s] [NR-eGR] Rule id: 1  Nets: 10044 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:19:19    192s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:19:19    192s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:19    192s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:19    192s] (I)       blocked tracks on layer1 : = 110411 / 145792 (75.73%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:19:19    192s] [NR-eGR] ========================================
[02/08 15:19:19    192s] [NR-eGR] 
[02/08 15:19:19    192s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:19:19    192s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:19:19    192s] (I)       After initializing earlyGlobalRoute syMemory usage = 1870.0 MB
[02/08 15:19:19    192s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.38 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Global Routing ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       ============= Initialization =============
[02/08 15:19:19    192s] (I)       totalPins=36412  totalGlobalPin=35192 (96.65%)
[02/08 15:19:19    192s] (I)       Started Build MST ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Generate topology with single threads
[02/08 15:19:19    192s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       total 2D Cap : 1235107 = (659689 H, 575418 V)
[02/08 15:19:19    192s] (I)       ============  Phase 1a Route ============
[02/08 15:19:19    192s] [NR-eGR] Layer group 1: route 10044 net(s) in layer range [1, 11]
[02/08 15:19:19    192s] (I)       Started Phase 1a ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Usage: 106400 = (51512 H, 54888 V) = (7.81% H, 9.54% V) = (8.809e+04um H, 9.386e+04um V)
[02/08 15:19:19    192s] (I)       
[02/08 15:19:19    192s] (I)       ============  Phase 1b Route ============
[02/08 15:19:19    192s] (I)       Usage: 106400 = (51512 H, 54888 V) = (7.81% H, 9.54% V) = (8.809e+04um H, 9.386e+04um V)
[02/08 15:19:19    192s] (I)       
[02/08 15:19:19    192s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.819440e+05um
[02/08 15:19:19    192s] (I)       ============  Phase 1c Route ============
[02/08 15:19:19    192s] (I)       Usage: 106400 = (51512 H, 54888 V) = (7.81% H, 9.54% V) = (8.809e+04um H, 9.386e+04um V)
[02/08 15:19:19    192s] (I)       
[02/08 15:19:19    192s] (I)       ============  Phase 1d Route ============
[02/08 15:19:19    192s] (I)       Usage: 106400 = (51512 H, 54888 V) = (7.81% H, 9.54% V) = (8.809e+04um H, 9.386e+04um V)
[02/08 15:19:19    192s] (I)       
[02/08 15:19:19    192s] (I)       ============  Phase 1e Route ============
[02/08 15:19:19    192s] (I)       Started Phase 1e ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Usage: 106400 = (51512 H, 54888 V) = (7.81% H, 9.54% V) = (8.809e+04um H, 9.386e+04um V)
[02/08 15:19:19    192s] (I)       
[02/08 15:19:19    192s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.819440e+05um
[02/08 15:19:19    192s] [NR-eGR] 
[02/08 15:19:19    192s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:19    192s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       ============  Phase 1l Route ============
[02/08 15:19:19    192s] (I)       
[02/08 15:19:19    192s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:19:19    192s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:19:19    192s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:19:19    192s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[02/08 15:19:19    192s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:19    192s] [NR-eGR]  Metal1  (1)        15( 0.34%)         0( 0.00%)   ( 0.34%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal2  (2)        14( 0.09%)         0( 0.00%)   ( 0.09%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal3  (3)         3( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:19    192s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:19    192s] [NR-eGR] Total               32( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:19:19    192s] [NR-eGR] 
[02/08 15:19:19    192s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.44 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       total 2D Cap : 1237374 = (660408 H, 576966 V)
[02/08 15:19:19    192s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.380, REAL:0.828, MEM:1870.0M
[02/08 15:19:19    192s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:19:19    192s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:19:19    192s] OPERPROF: Starting HotSpotCal at level 1, MEM:1870.0M
[02/08 15:19:19    192s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1870.0M
[02/08 15:19:19    192s] [hotspot] +------------+---------------+---------------+
[02/08 15:19:19    192s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:19:19    192s] [hotspot] +------------+---------------+---------------+
[02/08 15:19:19    192s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:19:19    192s] [hotspot] +------------+---------------+---------------+
[02/08 15:19:19    192s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:19:19    192s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:19:19    192s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1870.0M
[02/08 15:19:19    192s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1870.0M
[02/08 15:19:19    192s] Skipped repairing congestion.
[02/08 15:19:19    192s] Starting Early Global Route wiring: mem = 1870.0M
[02/08 15:19:19    192s] (I)       ============= track Assignment ============
[02/08 15:19:19    192s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Started Greedy Track Assignment ( Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:19:19    192s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] (I)       Run Multi-thread track assignment
[02/08 15:19:19    192s] (I)       Finished Greedy Track Assignment ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1869.97 MB )
[02/08 15:19:19    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:19    192s] [NR-eGR] Metal1  (1H) length: 1.462889e+04um, number of vias: 39460
[02/08 15:19:19    192s] [NR-eGR] Metal2  (2V) length: 5.743425e+04um, number of vias: 27837
[02/08 15:19:19    192s] [NR-eGR] Metal3  (3H) length: 6.131475e+04um, number of vias: 7798
[02/08 15:19:19    192s] [NR-eGR] Metal4  (4V) length: 3.744976e+04um, number of vias: 3361
[02/08 15:19:19    192s] [NR-eGR] Metal5  (5H) length: 1.951899e+04um, number of vias: 1081
[02/08 15:19:19    192s] [NR-eGR] Metal6  (6V) length: 5.848200e+03um, number of vias: 191
[02/08 15:19:19    192s] [NR-eGR] Metal7  (7H) length: 1.636620e+03um, number of vias: 31
[02/08 15:19:19    192s] [NR-eGR] Metal8  (8V) length: 3.768650e+02um, number of vias: 15
[02/08 15:19:19    192s] [NR-eGR] Metal9  (9H) length: 2.560000e+01um, number of vias: 4
[02/08 15:19:19    192s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:19:19    192s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:19    192s] [NR-eGR] Total length: 1.982357e+05um, number of vias: 79778
[02/08 15:19:19    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:19    192s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/08 15:19:19    192s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:19    192s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.230, REAL:0.232, MEM:1851.0M
[02/08 15:19:19    192s] Early Global Route wiring runtime: 0.23 seconds, mem = 1851.0M
[02/08 15:19:19    192s] Clear Wl Manager.
[02/08 15:19:19    192s] Clear WL bound data that no need be kept to net call of ip
[02/08 15:19:19    192s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[02/08 15:19:19    192s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[02/08 15:19:20    192s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:01.1)
[02/08 15:19:20    192s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    192s] UM:*                                      Congestion Repair
[02/08 15:19:20    192s]   CCOpt: Starting congestion repair using flow wrapper done.
[02/08 15:19:20    192s] OPERPROF: Starting DPlace-Init at level 1, MEM:1851.0M
[02/08 15:19:20    192s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1851.0M
[02/08 15:19:20    192s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1851.0M
[02/08 15:19:20    192s] Core basic site is CoreSite
[02/08 15:19:20    192s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:19:20    192s] Type 'man IMPSP-365' for more detail.
[02/08 15:19:20    193s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:19:20    193s] SiteArray: use 446,464 bytes
[02/08 15:19:20    193s] SiteArray: current memory after site array memory allocation 1851.4M
[02/08 15:19:20    193s] SiteArray: FP blocked sites are writable
[02/08 15:19:20    193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:19:20    193s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1851.4M
[02/08 15:19:20    193s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:19:20    193s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1851.4M
[02/08 15:19:20    193s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.069, MEM:1851.4M
[02/08 15:19:20    193s] OPERPROF:     Starting CMU at level 3, MEM:1851.4M
[02/08 15:19:20    193s] 
[02/08 15:19:20    193s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:20    193s] 
[02/08 15:19:20    193s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:20    193s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:20    193s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.027, MEM:1854.5M
[02/08 15:19:20    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1854.5M
[02/08 15:19:20    193s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1854.5MB).
[02/08 15:19:20    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.115, MEM:1854.5M
[02/08 15:19:20    193s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.6 real=0:00:02.4)
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      Leaving CCOpt scope - Early Global Route
[02/08 15:19:20    193s]   Leaving CCOpt scope - extractRC...
[02/08 15:19:20    193s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/08 15:19:20    193s] Extraction called for design 'picorv32' of instances=9167 and nets=10262 using extraction engine 'pre_route' .
[02/08 15:19:20    193s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:19:20    193s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:19:20    193s] pre_route RC Extraction called for design picorv32.
[02/08 15:19:20    193s] RC Extraction called in multi-corner(1) mode.
[02/08 15:19:20    193s] RCMode: PreRoute
[02/08 15:19:20    193s]       RC Corner Indexes            0   
[02/08 15:19:20    193s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:19:20    193s] Resistance Scaling Factor    : 1.00000 
[02/08 15:19:20    193s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:19:20    193s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:19:20    193s] Shrink Factor                : 1.00000
[02/08 15:19:20    193s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:19:20    193s] Using Quantus QRC technology file ...
[02/08 15:19:20    193s] LayerId::1 widthSet size::2
[02/08 15:19:20    193s] LayerId::2 widthSet size::2
[02/08 15:19:20    193s] LayerId::3 widthSet size::2
[02/08 15:19:20    193s] LayerId::4 widthSet size::2
[02/08 15:19:20    193s] LayerId::5 widthSet size::2
[02/08 15:19:20    193s] LayerId::6 widthSet size::2
[02/08 15:19:20    193s] LayerId::7 widthSet size::2
[02/08 15:19:20    193s] LayerId::8 widthSet size::2
[02/08 15:19:20    193s] LayerId::9 widthSet size::2
[02/08 15:19:20    193s] LayerId::10 widthSet size::2
[02/08 15:19:20    193s] LayerId::11 widthSet size::2
[02/08 15:19:20    193s] Updating RC grid for preRoute extraction ...
[02/08 15:19:20    193s] Initializing multi-corner resistance tables ...
[02/08 15:19:20    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1854.453M)
[02/08 15:19:20    193s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/08 15:19:20    193s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:20    193s] Not writing Steiner routes to the DB after clustering cong repair call.
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      Leaving CCOpt scope - extractRC
[02/08 15:19:20    193s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:19:20    193s] End AAE Lib Interpolated Model. (MEM=1854.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:20    193s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:20    193s]   Clock DAG stats after clustering cong repair call:
[02/08 15:19:20    193s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:20    193s]     cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:20    193s]     cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:20    193s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:20    193s]     wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:20    193s]     wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:20    193s]     hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:20    193s]   Clock DAG net violations after clustering cong repair call: none
[02/08 15:19:20    193s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[02/08 15:19:20    193s]     Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:20    193s]     Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:20    193s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[02/08 15:19:20    193s]      Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:20    193s]   Primary reporting skew groups after clustering cong repair call:
[02/08 15:19:20    193s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097, avg=0.095, sd=0.001], skew [0.005 vs 0.100], 100% {0.092, 0.097} (wid=0.013 ws=0.006) (gid=0.086 gs=0.002)
[02/08 15:19:20    193s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:20    193s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:20    193s]   Skew group summary after clustering cong repair call:
[02/08 15:19:20    193s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097, avg=0.095, sd=0.001], skew [0.005 vs 0.100], 100% {0.092, 0.097} (wid=0.013 ws=0.006) (gid=0.086 gs=0.002)
[02/08 15:19:20    193s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.9 real=0:00:02.8)
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      CongRepair After Initial Clustering
[02/08 15:19:20    193s]   Stage::Clustering done. (took cpu=0:00:04.9 real=0:00:05.7)
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      Stage::Clustering
[02/08 15:19:20    193s]   Stage::DRV Fixing...
[02/08 15:19:20    193s]   Fixing clock tree slew time and max cap violations...
[02/08 15:19:20    193s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:19:20    193s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/08 15:19:20    193s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:20    193s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:20    193s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:20    193s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:20    193s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:20    193s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:20    193s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:20    193s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[02/08 15:19:20    193s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[02/08 15:19:20    193s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:20    193s]       Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:20    193s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[02/08 15:19:20    193s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:20    193s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[02/08 15:19:20    193s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:20    193s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:20    193s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:20    193s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[02/08 15:19:20    193s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:20    193s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:20    193s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      Fixing clock tree slew time and max cap violations
[02/08 15:19:20    193s]   Fixing clock tree slew time and max cap violations - detailed pass...
[02/08 15:19:20    193s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:19:20    193s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/08 15:19:20    193s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:20    193s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:20    193s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:20    193s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:20    193s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:20    193s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:20    193s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:20    193s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[02/08 15:19:20    193s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/08 15:19:20    193s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:20    193s]       Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:20    193s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[02/08 15:19:20    193s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:20    193s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/08 15:19:20    193s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097, avg=0.095, sd=0.001], skew [0.005 vs 0.100], 100% {0.092, 0.097} (wid=0.013 ws=0.006) (gid=0.086 gs=0.002)
[02/08 15:19:20    193s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:20    193s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:20    193s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/08 15:19:20    193s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097, avg=0.095, sd=0.001], skew [0.005 vs 0.100], 100% {0.092, 0.097} (wid=0.013 ws=0.006) (gid=0.086 gs=0.002)
[02/08 15:19:20    193s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:20    193s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
[02/08 15:19:20    193s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/08 15:19:20    193s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:20    193s] UM:*                                      Stage::DRV Fixing
[02/08 15:19:20    193s]   Stage::Insertion Delay Reduction...
[02/08 15:19:20    193s]   Removing unnecessary root buffering...
[02/08 15:19:25    198s]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/08 15:19:25    198s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:25    198s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:25    198s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:25    198s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:25    198s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:25    198s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:25    198s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:25    198s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[02/08 15:19:25    198s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[02/08 15:19:25    198s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:25    198s]       Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:25    198s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[02/08 15:19:25    198s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:25    198s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[02/08 15:19:25    198s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:25    198s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:25    198s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:25    198s]     Skew group summary after 'Removing unnecessary root buffering':
[02/08 15:19:25    198s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:25    198s]     Legalizer API calls during this step: 209 succeeded with high effort: 209 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:25    198s]   Removing unnecessary root buffering done. (took cpu=0:00:04.8 real=0:00:04.8)
[02/08 15:19:25    198s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:25    198s] UM:*                                      Removing unnecessary root buffering
[02/08 15:19:25    198s]   Removing unconstrained drivers...
[02/08 15:19:25    198s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:25    198s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:25    198s]     Clock DAG stats after 'Removing unconstrained drivers':
[02/08 15:19:25    198s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:25    198s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:25    198s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:25    198s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:25    198s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:25    198s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:25    198s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:25    198s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[02/08 15:19:25    198s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[02/08 15:19:25    198s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:25    198s]       Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:25    198s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[02/08 15:19:25    198s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:25    198s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[02/08 15:19:25    198s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:25    198s]     Skew group summary after 'Removing unconstrained drivers':
[02/08 15:19:25    198s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:25    198s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:25    198s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:25    198s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:25    198s] UM:*                                      Removing unconstrained drivers
[02/08 15:19:25    198s]   Checking for inverting clock gates...
[02/08 15:19:25    198s]   Checking for inverting clock gates done.
[02/08 15:19:25    198s]   Reducing insertion delay 1...
[02/08 15:19:25    198s]     Clock DAG stats after 'Reducing insertion delay 1':
[02/08 15:19:25    198s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:25    198s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:25    198s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:25    198s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:25    198s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:25    198s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:25    198s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:25    198s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[02/08 15:19:25    198s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[02/08 15:19:25    198s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:25    198s]       Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:25    198s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[02/08 15:19:25    198s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:25    198s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[02/08 15:19:25    198s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:25    198s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:25    198s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:25    198s]     Skew group summary after 'Reducing insertion delay 1':
[02/08 15:19:25    198s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:25    198s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:25    198s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:25    198s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:25    198s] UM:*                                      Reducing insertion delay 1
[02/08 15:19:25    198s]   Removing longest path buffering...
[02/08 15:19:30    203s]     Clock DAG stats after 'Removing longest path buffering':
[02/08 15:19:30    203s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:30    203s]       cell areas       : b=155.952um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=155.952um^2
[02/08 15:19:30    203s]       cell capacitance : b=0.044pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.044pF
[02/08 15:19:30    203s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:30    203s]       wire capacitance : top=0.000pF, trunk=0.046pF, leaf=0.545pF, total=0.591pF
[02/08 15:19:30    203s]       wire lengths     : top=0.000um, trunk=684.875um, leaf=6385.237um, total=7070.112um
[02/08 15:19:30    203s]       hp wire lengths  : top=0.000um, trunk=315.740um, leaf=1623.170um, total=1938.910um
[02/08 15:19:30    203s]     Clock DAG net violations after 'Removing longest path buffering': none
[02/08 15:19:30    203s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[02/08 15:19:30    203s]       Trunk : target=0.150ns count=2 avg=0.032ns sd=0.018ns min=0.019ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:30    203s]       Leaf  : target=0.150ns count=20 avg=0.034ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:30    203s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[02/08 15:19:30    203s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 12 
[02/08 15:19:30    203s]     Primary reporting skew groups after 'Removing longest path buffering':
[02/08 15:19:30    203s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:30    203s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:30    203s]       max path sink: genblk2.pcpi_div_quotient_reg[6]/CK
[02/08 15:19:30    203s]     Skew group summary after 'Removing longest path buffering':
[02/08 15:19:30    203s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.092, max=0.097]
[02/08 15:19:30    203s]     Legalizer API calls during this step: 209 succeeded with high effort: 209 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:30    203s]   Removing longest path buffering done. (took cpu=0:00:04.8 real=0:00:04.8)
[02/08 15:19:30    203s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:30    203s] UM:*                                      Removing longest path buffering
[02/08 15:19:30    203s]   Reducing insertion delay 2...
[02/08 15:19:32    205s] Path optimization required 276 stage delay updates 
[02/08 15:19:32    205s]     Clock DAG stats after 'Reducing insertion delay 2':
[02/08 15:19:32    205s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:32    205s]       cell areas       : b=157.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=157.320um^2
[02/08 15:19:32    205s]       cell capacitance : b=0.045pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.045pF
[02/08 15:19:32    205s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:32    205s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.546pF, total=0.590pF
[02/08 15:19:32    205s]       wire lengths     : top=0.000um, trunk=659.395um, leaf=6388.787um, total=7048.182um
[02/08 15:19:32    205s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:32    205s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[02/08 15:19:32    205s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[02/08 15:19:32    205s]       Trunk : target=0.150ns count=2 avg=0.031ns sd=0.019ns min=0.017ns max=0.044ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:32    205s]       Leaf  : target=0.150ns count=20 avg=0.033ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:32    205s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[02/08 15:19:32    205s]        Bufs: CLKBUFX20: 10 CLKBUFX16: 11 
[02/08 15:19:32    205s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[02/08 15:19:32    205s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.095, avg=0.094, sd=0.001], skew [0.004 vs 0.100], 100% {0.091, 0.095} (wid=0.013 ws=0.005) (gid=0.084 gs=0.002)
[02/08 15:19:32    205s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:32    205s]       max path sink: instr_sub_reg/CK
[02/08 15:19:32    205s]     Skew group summary after 'Reducing insertion delay 2':
[02/08 15:19:32    205s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.095, avg=0.094, sd=0.001], skew [0.004 vs 0.100], 100% {0.091, 0.095} (wid=0.013 ws=0.005) (gid=0.084 gs=0.002)
[02/08 15:19:32    205s]     Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:32    205s]   Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
[02/08 15:19:32    205s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:32    205s] UM:*                                      Reducing insertion delay 2
[02/08 15:19:32    205s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:11.5 real=0:00:11.5)
[02/08 15:19:32    205s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:32    205s] UM:*                                      Stage::Insertion Delay Reduction
[02/08 15:19:32    205s]   CCOpt::Phase::Construction done. (took cpu=0:00:16.7 real=0:00:17.6)
[02/08 15:19:32    205s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:32    205s] UM:*                                      CCOpt::Phase::Construction
[02/08 15:19:32    205s]   CCOpt::Phase::Implementation...
[02/08 15:19:32    205s]   Stage::Reducing Power...
[02/08 15:19:32    205s]   Improving clock tree routing...
[02/08 15:19:32    205s]     Iteration 1...
[02/08 15:19:32    205s]     Iteration 1 done.
[02/08 15:19:32    205s]     Clock DAG stats after 'Improving clock tree routing':
[02/08 15:19:32    205s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:32    205s]       cell areas       : b=157.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=157.320um^2
[02/08 15:19:32    205s]       cell capacitance : b=0.045pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.045pF
[02/08 15:19:32    205s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:32    205s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.546pF, total=0.590pF
[02/08 15:19:32    205s]       min path sink: cpuregs_reg[5][25]/CK
[02/08 15:19:32    205s]       max path sink: instr_sub_reg/CK
[02/08 15:19:32    205s]       wire lengths     : top=0.000um, trunk=659.395um, leaf=6388.787um, total=7048.182um
[02/08 15:19:32    205s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:32    205s]     Clock DAG net violations after 'Improving clock tree routing': none
[02/08 15:19:32    205s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[02/08 15:19:32    205s]       Trunk : target=0.150ns count=2 avg=0.031ns sd=0.019ns min=0.017ns max=0.044ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:32    205s]       Leaf  : target=0.150ns count=20 avg=0.033ns sd=0.002ns min=0.031ns max=0.036ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:32    205s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[02/08 15:19:32    205s]        Bufs: CLKBUFX20: 10 CLKBUFX16: 11 
[02/08 15:19:32    205s]     Primary reporting skew groups after 'Improving clock tree routing':
[02/08 15:19:32    205s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.095]
[02/08 15:19:32    205s]     Skew group summary after 'Improving clock tree routing':
[02/08 15:19:32    205s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.091, max=0.095]
[02/08 15:19:32    205s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:32    205s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:32    205s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:32    205s] UM:*                                      Improving clock tree routing
[02/08 15:19:32    205s]   Reducing clock tree power 1...
[02/08 15:19:32    205s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/08 15:19:33    206s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:33    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:33    206s] UM:*                                      Legalizing clock trees
[02/08 15:19:33    206s]     100% 
[02/08 15:19:33    206s]     Clock DAG stats after 'Reducing clock tree power 1':
[02/08 15:19:33    206s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:33    206s]       cell areas       : b=123.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=123.120um^2
[02/08 15:19:33    206s]       cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.034pF
[02/08 15:19:33    206s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:33    206s]       wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.545pF, total=0.590pF
[02/08 15:19:33    206s]       wire lengths     : top=0.000um, trunk=666.445um, leaf=6384.157um, total=7050.602um
[02/08 15:19:33    206s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:33    206s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[02/08 15:19:33    206s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[02/08 15:19:33    206s]       Trunk : target=0.150ns count=2 avg=0.031ns sd=0.022ns min=0.015ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:33    206s]       Leaf  : target=0.150ns count=20 avg=0.040ns sd=0.004ns min=0.035ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:33    206s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[02/08 15:19:33    206s]        Bufs: CLKBUFX16: 9 CLKBUFX12: 12 
[02/08 15:19:33    206s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[02/08 15:19:33    206s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.099]
[02/08 15:19:33    206s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:33    206s]       max path sink: decoded_rd_reg[0]/CK
[02/08 15:19:33    206s]     Skew group summary after 'Reducing clock tree power 1':
[02/08 15:19:33    206s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.099]
[02/08 15:19:33    206s]     Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:33    206s]   Reducing clock tree power 1 done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/08 15:19:33    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:33    206s] UM:*                                      Reducing clock tree power 1
[02/08 15:19:33    206s] Path optimization required 0 stage delay updates 
[02/08 15:19:33    206s]   Reducing clock tree power 2...
[02/08 15:19:33    206s]     Clock DAG stats after 'Reducing clock tree power 2':
[02/08 15:19:33    206s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:33    206s]       cell areas       : b=123.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=123.120um^2
[02/08 15:19:33    206s]       cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.034pF
[02/08 15:19:33    206s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:33    206s]       wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.545pF, total=0.590pF
[02/08 15:19:33    206s]       wire lengths     : top=0.000um, trunk=666.445um, leaf=6384.157um, total=7050.602um
[02/08 15:19:33    206s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:33    206s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[02/08 15:19:33    206s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[02/08 15:19:33    206s]       Trunk : target=0.150ns count=2 avg=0.031ns sd=0.022ns min=0.015ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:33    206s]       Leaf  : target=0.150ns count=20 avg=0.040ns sd=0.004ns min=0.035ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:33    206s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[02/08 15:19:33    206s]        Bufs: CLKBUFX16: 9 CLKBUFX12: 12 
[02/08 15:19:33    206s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:33    206s]       max path sink: decoded_rd_reg[0]/CK
[02/08 15:19:33    206s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[02/08 15:19:33    206s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.099, avg=0.096, sd=0.001], skew [0.006 vs 0.100], 100% {0.093, 0.099} (wid=0.012 ws=0.006) (gid=0.088 gs=0.005)
[02/08 15:19:33    206s]     Skew group summary after 'Reducing clock tree power 2':
[02/08 15:19:33    206s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.099, avg=0.096, sd=0.001], skew [0.006 vs 0.100], 100% {0.093, 0.099} (wid=0.012 ws=0.006) (gid=0.088 gs=0.005)
[02/08 15:19:33    206s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:33    206s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:33    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:33    206s] UM:*                                      Reducing clock tree power 2
[02/08 15:19:33    206s]   Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/08 15:19:33    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:33    206s] UM:*                                      Stage::Reducing Power
[02/08 15:19:33    206s]   Stage::Balancing...
[02/08 15:19:33    206s]   Approximately balancing fragments step...
[02/08 15:19:33    206s]     Resolve constraints - Approximately balancing fragments...
[02/08 15:19:33    206s]     Resolving skew group constraints...
[02/08 15:19:33    206s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/08 15:19:33    206s]     Resolving skew group constraints done.
[02/08 15:19:33    206s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/08 15:19:33    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:33    206s] UM:*                                      Resolve constraints - Approximately balancing fragments
[02/08 15:19:33    206s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[02/08 15:19:33    206s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[02/08 15:19:33    206s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:33    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:33    206s] UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
[02/08 15:19:33    206s]     Approximately balancing fragments...
[02/08 15:19:33    206s]       Moving gates to improve sub-tree skew...
[02/08 15:19:34    206s]         Tried: 23 Succeeded: 0
[02/08 15:19:34    206s]         Topology Tried: 0 Succeeded: 0
[02/08 15:19:34    206s]         0 Succeeded with SS ratio
[02/08 15:19:34    206s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[02/08 15:19:34    206s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[02/08 15:19:34    206s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[02/08 15:19:34    206s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:34    206s]           cell areas       : b=123.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=123.120um^2
[02/08 15:19:34    206s]           cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.034pF
[02/08 15:19:34    206s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:34    206s]           wire capacitance : top=0.000pF, trunk=0.045pF, leaf=0.545pF, total=0.590pF
[02/08 15:19:34    206s]           wire lengths     : top=0.000um, trunk=666.445um, leaf=6384.157um, total=7050.602um
[02/08 15:19:34    206s]           hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:34    206s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[02/08 15:19:34    206s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[02/08 15:19:34    206s]           Trunk : target=0.150ns count=2 avg=0.031ns sd=0.022ns min=0.015ns max=0.047ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    206s]           Leaf  : target=0.150ns count=20 avg=0.040ns sd=0.004ns min=0.035ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    206s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[02/08 15:19:34    206s]            Bufs: CLKBUFX16: 9 CLKBUFX12: 12 
[02/08 15:19:34    206s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:34    206s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:34    206s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:34    206s] UM:*                                      Moving gates to improve sub-tree skew
[02/08 15:19:34    206s]       Approximately balancing fragments bottom up...
[02/08 15:19:34    206s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:19:34    207s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[02/08 15:19:34    207s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:34    207s]           cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:34    207s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:34    207s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:34    207s]           wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:34    207s]           wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:34    207s]           hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:34    207s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[02/08 15:19:34    207s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[02/08 15:19:34    207s]           Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[02/08 15:19:34    207s]            Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:34    207s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:34    207s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
[02/08 15:19:34    207s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:34    207s] UM:*                                      Approximately balancing fragments bottom up
[02/08 15:19:34    207s]       Approximately balancing fragments, wire and cell delays...
[02/08 15:19:34    207s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[02/08 15:19:34    207s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/08 15:19:34    207s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:34    207s]           cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:34    207s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:34    207s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:34    207s]           wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:34    207s]           wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:34    207s]           hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:34    207s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[02/08 15:19:34    207s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/08 15:19:34    207s]           Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[02/08 15:19:34    207s]            Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:34    207s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/08 15:19:34    207s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:34    207s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:34    207s] UM:*                                      Approximately balancing fragments, wire and cell delays
[02/08 15:19:34    207s]     Approximately balancing fragments done.
[02/08 15:19:34    207s]     Clock DAG stats after 'Approximately balancing fragments step':
[02/08 15:19:34    207s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:34    207s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:34    207s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:34    207s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:34    207s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:34    207s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:34    207s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:34    207s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[02/08 15:19:34    207s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[02/08 15:19:34    207s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[02/08 15:19:34    207s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:34    207s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:34    207s]   Approximately balancing fragments step done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/08 15:19:34    207s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:34    207s] UM:*                                      Approximately balancing fragments step
[02/08 15:19:34    207s]   Clock DAG stats after Approximately balancing fragments:
[02/08 15:19:34    207s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:34    207s]     cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:34    207s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:34    207s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:34    207s]     wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:34    207s]     wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:34    207s]     hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:34    207s]   Clock DAG net violations after Approximately balancing fragments: none
[02/08 15:19:34    207s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[02/08 15:19:34    207s]     Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]     Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[02/08 15:19:34    207s]      Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:34    207s]   Primary reporting skew groups after Approximately balancing fragments:
[02/08 15:19:34    207s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:34    207s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:34    207s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:34    207s]   Skew group summary after Approximately balancing fragments:
[02/08 15:19:34    207s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:34    207s]   Improving fragments clock skew...
[02/08 15:19:34    207s]     Clock DAG stats after 'Improving fragments clock skew':
[02/08 15:19:34    207s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:34    207s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:34    207s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:34    207s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:34    207s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:34    207s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:34    207s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:34    207s]     Clock DAG net violations after 'Improving fragments clock skew': none
[02/08 15:19:34    207s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[02/08 15:19:34    207s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:34    207s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[02/08 15:19:34    207s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:34    207s]     Primary reporting skew groups after 'Improving fragments clock skew':
[02/08 15:19:34    207s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:34    207s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:34    207s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:34    207s]     Skew group summary after 'Improving fragments clock skew':
[02/08 15:19:34    207s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:34    207s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:34    207s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:35    207s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    207s] UM:*                                      Improving fragments clock skew
[02/08 15:19:35    207s]   Approximately balancing step...
[02/08 15:19:35    207s]     Resolve constraints - Approximately balancing...
[02/08 15:19:35    207s]     Resolving skew group constraints...
[02/08 15:19:35    208s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/08 15:19:35    208s]     Resolving skew group constraints done.
[02/08 15:19:35    208s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Resolve constraints - Approximately balancing
[02/08 15:19:35    208s]     Approximately balancing...
[02/08 15:19:35    208s]       Approximately balancing, wire and cell delays...
[02/08 15:19:35    208s]       Approximately balancing, wire and cell delays, iteration 1...
[02/08 15:19:35    208s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/08 15:19:35    208s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:35    208s]           cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:35    208s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:35    208s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:35    208s]           wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:35    208s]           wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:35    208s]           hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:35    208s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[02/08 15:19:35    208s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[02/08 15:19:35    208s]           Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[02/08 15:19:35    208s]            Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:35    208s]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/08 15:19:35    208s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Approximately balancing, wire and cell delays
[02/08 15:19:35    208s]     Approximately balancing done.
[02/08 15:19:35    208s]     Clock DAG stats after 'Approximately balancing step':
[02/08 15:19:35    208s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:35    208s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:35    208s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:35    208s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:35    208s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:35    208s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:35    208s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:35    208s]     Clock DAG net violations after 'Approximately balancing step': none
[02/08 15:19:35    208s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[02/08 15:19:35    208s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[02/08 15:19:35    208s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:35    208s]     Primary reporting skew groups after 'Approximately balancing step':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:35    208s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:35    208s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:35    208s]     Skew group summary after 'Approximately balancing step':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:35    208s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:35    208s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Approximately balancing step
[02/08 15:19:35    208s]   Fixing clock tree overload...
[02/08 15:19:35    208s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:19:35    208s]     Clock DAG stats after 'Fixing clock tree overload':
[02/08 15:19:35    208s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:35    208s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:35    208s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:35    208s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:35    208s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:35    208s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:35    208s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:35    208s]     Clock DAG net violations after 'Fixing clock tree overload': none
[02/08 15:19:35    208s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[02/08 15:19:35    208s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[02/08 15:19:35    208s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:35    208s]     Primary reporting skew groups after 'Fixing clock tree overload':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:35    208s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:35    208s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:35    208s]     Skew group summary after 'Fixing clock tree overload':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:35    208s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:35    208s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Fixing clock tree overload
[02/08 15:19:35    208s]   Approximately balancing paths...
[02/08 15:19:35    208s]     Added 0 buffers.
[02/08 15:19:35    208s]     Clock DAG stats after 'Approximately balancing paths':
[02/08 15:19:35    208s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:35    208s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:35    208s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:35    208s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:35    208s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:35    208s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:35    208s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:35    208s]     Clock DAG net violations after 'Approximately balancing paths': none
[02/08 15:19:35    208s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[02/08 15:19:35    208s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[02/08 15:19:35    208s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:35    208s]     Primary reporting skew groups after 'Approximately balancing paths':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.004 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:35    208s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:35    208s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:35    208s]     Skew group summary after 'Approximately balancing paths':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.004 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:35    208s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:35    208s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Approximately balancing paths
[02/08 15:19:35    208s]   Stage::Balancing done. (took cpu=0:00:01.8 real=0:00:01.8)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Stage::Balancing
[02/08 15:19:35    208s]   Stage::Polishing...
[02/08 15:19:35    208s]   Merging balancing drivers for power...
[02/08 15:19:35    208s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:19:35    208s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:35    208s]     Tried: 23 Succeeded: 0
[02/08 15:19:35    208s]     Clock DAG stats after 'Merging balancing drivers for power':
[02/08 15:19:35    208s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:35    208s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:35    208s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:35    208s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:35    208s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:35    208s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:35    208s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:35    208s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[02/08 15:19:35    208s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[02/08 15:19:35    208s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[02/08 15:19:35    208s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:35    208s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:35    208s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:35    208s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:35    208s]     Skew group summary after 'Merging balancing drivers for power':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098]
[02/08 15:19:35    208s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:35    208s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Merging balancing drivers for power
[02/08 15:19:35    208s]   Checking for inverting clock gates...
[02/08 15:19:35    208s]   Checking for inverting clock gates done.
[02/08 15:19:35    208s]   Improving clock skew...
[02/08 15:19:35    208s]     Clock DAG stats after 'Improving clock skew':
[02/08 15:19:35    208s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:35    208s]       cell areas       : b=111.150um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=111.150um^2
[02/08 15:19:35    208s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:35    208s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:35    208s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:35    208s]       wire lengths     : top=0.000um, trunk=659.414um, leaf=6378.657um, total=7038.072um
[02/08 15:19:35    208s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:35    208s]     Clock DAG net violations after 'Improving clock skew': none
[02/08 15:19:35    208s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[02/08 15:19:35    208s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.002ns min=0.037ns max=0.044ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:35    208s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[02/08 15:19:35    208s]        Bufs: CLKBUFX16: 2 CLKBUFX12: 19 
[02/08 15:19:35    208s]     Primary reporting skew groups after 'Improving clock skew':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.005 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:35    208s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:35    208s]       max path sink: reg_op2_reg[25]/CK
[02/08 15:19:35    208s]     Skew group summary after 'Improving clock skew':
[02/08 15:19:35    208s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.005 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:35    208s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:35    208s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:35    208s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:35    208s] UM:*                                      Improving clock skew
[02/08 15:19:35    208s]   Reducing clock tree power 3...
[02/08 15:19:35    208s]     Initial gate capacitance is (rise=0.589pF fall=0.521pF).
[02/08 15:19:35    208s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[02/08 15:19:36    209s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:36    209s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:36    209s] UM:*                                      Legalizing clock trees
[02/08 15:19:36    209s]     100% 
[02/08 15:19:36    209s]     Stopping in iteration 1: unable to make further power recovery in this step.
[02/08 15:19:36    209s]     Iteration 1: gate capacitance is (rise=0.589pF fall=0.521pF).
[02/08 15:19:36    209s]     Clock DAG stats after 'Reducing clock tree power 3':
[02/08 15:19:36    209s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:36    209s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:36    209s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:36    209s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:36    209s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:36    209s]       wire lengths     : top=0.000um, trunk=659.394um, leaf=6379.167um, total=7038.561um
[02/08 15:19:36    209s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:36    209s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[02/08 15:19:36    209s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[02/08 15:19:36    209s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:36    209s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:36    209s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[02/08 15:19:36    209s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:36    209s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[02/08 15:19:36    209s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.005 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:36    209s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:36    209s]       max path sink: mem_addr_reg[10]/CK
[02/08 15:19:36    209s]     Skew group summary after 'Reducing clock tree power 3':
[02/08 15:19:36    209s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.005 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:36    209s]     Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:36    209s]   Reducing clock tree power 3 done. (took cpu=0:00:00.7 real=0:00:00.7)
[02/08 15:19:36    209s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:36    209s] UM:*                                      Reducing clock tree power 3
[02/08 15:19:36    209s]   Improving insertion delay...
[02/08 15:19:36    209s]     Clock DAG stats after 'Improving insertion delay':
[02/08 15:19:36    209s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:36    209s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:36    209s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:36    209s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:36    209s]       wire capacitance : top=0.000pF, trunk=0.044pF, leaf=0.545pF, total=0.589pF
[02/08 15:19:36    209s]       wire lengths     : top=0.000um, trunk=659.394um, leaf=6379.167um, total=7038.561um
[02/08 15:19:36    209s]       hp wire lengths  : top=0.000um, trunk=323.340um, leaf=1641.445um, total=1964.785um
[02/08 15:19:36    209s]     Clock DAG net violations after 'Improving insertion delay': none
[02/08 15:19:36    209s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[02/08 15:19:36    209s]       Trunk : target=0.150ns count=2 avg=0.030ns sd=0.021ns min=0.015ns max=0.045ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:36    209s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:36    209s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[02/08 15:19:36    209s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:36    209s]     Primary reporting skew groups after 'Improving insertion delay':
[02/08 15:19:36    209s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.005 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:36    209s]       min path sink: cpuregs_reg[14][19]/CK
[02/08 15:19:36    209s]       max path sink: mem_addr_reg[10]/CK
[02/08 15:19:36    209s]     Skew group summary after 'Improving insertion delay':
[02/08 15:19:36    209s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.093, max=0.098, avg=0.096, sd=0.001], skew [0.005 vs 0.100], 100% {0.093, 0.098} (wid=0.011 ws=0.005) (gid=0.088 gs=0.003)
[02/08 15:19:36    209s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:36    209s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:36    209s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:36    209s] UM:*                                      Improving insertion delay
[02/08 15:19:36    209s]   Wire Opt OverFix...
[02/08 15:19:36    209s]     Wire Reduction extra effort...
[02/08 15:19:36    209s]       Artificially removing short and long paths...
[02/08 15:19:36    209s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:36    209s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:36    209s]       Global shorten wires A0...
[02/08 15:19:36    209s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:36    209s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:36    209s]       Move For Wirelength - core...
[02/08 15:19:37    209s]         Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=1, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=6
[02/08 15:19:37    209s]         Max accepted move=63.370um, total accepted move=197.680um, average move=32.947um
[02/08 15:19:37    210s]         Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=2, resolved=19, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=14, accepted=4
[02/08 15:19:37    210s]         Max accepted move=52.780um, total accepted move=113.190um, average move=28.297um
[02/08 15:19:37    210s]         Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=6, resolved=14, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=5
[02/08 15:19:37    210s]         Max accepted move=28.800um, total accepted move=91.990um, average move=18.398um
[02/08 15:19:37    210s]         Legalizer API calls during this step: 52 succeeded with high effort: 52 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:37    210s]       Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
[02/08 15:19:37    210s]       Global shorten wires A1...
[02/08 15:19:37    210s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:37    210s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:37    210s]       Move For Wirelength - core...
[02/08 15:19:37    210s]         Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/08 15:19:37    210s]         Max accepted move=0.000um, total accepted move=0.000um
[02/08 15:19:37    210s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:37    210s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:37    210s]       Global shorten wires B...
[02/08 15:19:37    210s]         Modifying slew-target multiplier from 1 to 0.95
[02/08 15:19:38    210s]         Reverting slew-target multiplier from 0.95 to 1
[02/08 15:19:38    211s]         Legalizer API calls during this step: 87 succeeded with high effort: 87 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:38    211s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/08 15:19:38    211s]       Move For Wirelength - branch...
[02/08 15:19:38    211s]         Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=1
[02/08 15:19:38    211s]         Max accepted move=0.400um, total accepted move=0.400um, average move=0.400um
[02/08 15:19:38    211s]         Move for wirelength. considered=22, filtered=22, permitted=21, cannotCompute=0, computed=21, moveTooSmall=0, resolved=1, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[02/08 15:19:38    211s]         Max accepted move=0.000um, total accepted move=0.000um
[02/08 15:19:38    211s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:38    211s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:38    211s]       Clock DAG stats after 'Wire Reduction extra effort':
[02/08 15:19:38    211s]         cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:38    211s]         cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:38    211s]         cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:38    211s]         sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:38    211s]         wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.546pF, total=0.577pF
[02/08 15:19:38    211s]         wire lengths     : top=0.000um, trunk=465.734um, leaf=6392.519um, total=6858.253um
[02/08 15:19:38    211s]         hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:38    211s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[02/08 15:19:38    211s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[02/08 15:19:38    211s]         Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:38    211s]         Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:38    211s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[02/08 15:19:38    211s]          Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:38    211s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[02/08 15:19:38    211s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.006 vs 0.100], 100% {0.087, 0.093} (wid=0.013 ws=0.008) (gid=0.085 gs=0.005)
[02/08 15:19:38    211s]       min path sink: genblk2.pcpi_div_dividend_reg[21]/CK
[02/08 15:19:38    211s]       max path sink: pcpi_insn_reg[21]/CK
[02/08 15:19:38    211s]       Skew group summary after 'Wire Reduction extra effort':
[02/08 15:19:38    211s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.006 vs 0.100], 100% {0.087, 0.093} (wid=0.013 ws=0.008) (gid=0.085 gs=0.005)
[02/08 15:19:38    211s]       Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:38    211s]     Wire Reduction extra effort done. (took cpu=0:00:01.5 real=0:00:01.5)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      Wire Reduction extra effort
[02/08 15:19:38    211s]     Optimizing orientation...
[02/08 15:19:38    211s]     FlipOpt...
[02/08 15:19:38    211s]     Optimizing orientation on clock cells...
[02/08 15:19:38    211s]       Orientation Wirelength Optimization: Attempted = 23 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 21 , Other = 0
[02/08 15:19:38    211s]     Optimizing orientation on clock cells done.
[02/08 15:19:38    211s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      FlipOpt
[02/08 15:19:38    211s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      Optimizing orientation
[02/08 15:19:38    211s]     Clock DAG stats after 'Wire Opt OverFix':
[02/08 15:19:38    211s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:38    211s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:38    211s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:38    211s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:38    211s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.546pF, total=0.577pF
[02/08 15:19:38    211s]       wire lengths     : top=0.000um, trunk=465.734um, leaf=6392.519um, total=6858.253um
[02/08 15:19:38    211s]       hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:38    211s]     Clock DAG net violations after 'Wire Opt OverFix': none
[02/08 15:19:38    211s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[02/08 15:19:38    211s]       Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:38    211s]       Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:38    211s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[02/08 15:19:38    211s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:38    211s]     Primary reporting skew groups after 'Wire Opt OverFix':
[02/08 15:19:38    211s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.006 vs 0.100], 100% {0.087, 0.093} (wid=0.013 ws=0.008) (gid=0.085 gs=0.005)
[02/08 15:19:38    211s]       min path sink: genblk2.pcpi_div_dividend_reg[21]/CK
[02/08 15:19:38    211s]       max path sink: pcpi_insn_reg[21]/CK
[02/08 15:19:38    211s]     Skew group summary after 'Wire Opt OverFix':
[02/08 15:19:38    211s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.006 vs 0.100], 100% {0.087, 0.093} (wid=0.013 ws=0.008) (gid=0.085 gs=0.005)
[02/08 15:19:38    211s]     Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:38    211s]   Wire Opt OverFix done. (took cpu=0:00:01.7 real=0:00:01.7)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      Wire Opt OverFix
[02/08 15:19:38    211s]   Total capacitance is (rise=1.165pF fall=1.098pF), of which (rise=0.577pF fall=0.577pF) is wire, and (rise=0.589pF fall=0.521pF) is gate.
[02/08 15:19:38    211s]   Stage::Polishing done. (took cpu=0:00:02.9 real=0:00:02.9)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      Stage::Polishing
[02/08 15:19:38    211s]   Stage::Updating netlist...
[02/08 15:19:38    211s]   Reset timing graph...
[02/08 15:19:38    211s] Ignoring AAE DB Resetting ...
[02/08 15:19:38    211s]   Reset timing graph done.
[02/08 15:19:38    211s]   Setting non-default rules before calling refine place.
[02/08 15:19:38    211s]   Leaving CCOpt scope - ClockRefiner...
[02/08 15:19:38    211s] Assigned high priority to 21 cells.
[02/08 15:19:38    211s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[02/08 15:19:38    211s]   Performing Clock Only Refine Place.
[02/08 15:19:38    211s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1895.6M
[02/08 15:19:38    211s] #spOpts: mergeVia=F 
[02/08 15:19:38    211s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1895.6M
[02/08 15:19:38    211s] Info: 21 insts are soft-fixed.
[02/08 15:19:38    211s] OPERPROF:       Starting CMU at level 4, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:1895.6M
[02/08 15:19:38    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.6MB).
[02/08 15:19:38    211s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.077, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.077, MEM:1895.6M
[02/08 15:19:38    211s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.6
[02/08 15:19:38    211s] OPERPROF: Starting RefinePlace at level 1, MEM:1895.6M
[02/08 15:19:38    211s] *** Starting place_detail (0:03:32 mem=1895.6M) ***
[02/08 15:19:38    211s] Total net bbox length = 1.546e+05 (7.292e+04 8.168e+04) (ext = 8.765e+03)
[02/08 15:19:38    211s] Info: 21 insts are soft-fixed.
[02/08 15:19:38    211s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:38    211s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:38    211s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1895.6M
[02/08 15:19:38    211s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1895.6M
[02/08 15:19:38    211s] Starting refinePlace ...
[02/08 15:19:38    211s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:38    211s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1895.6MB
[02/08 15:19:38    211s] Statistics of distance of Instance movement in refine placement:
[02/08 15:19:38    211s]   maximum (X+Y) =         0.00 um
[02/08 15:19:38    211s]   mean    (X+Y) =         0.00 um
[02/08 15:19:38    211s] Total instances moved : 0
[02/08 15:19:38    211s] Summary Report:
[02/08 15:19:38    211s] Instances move: 0 (out of 9167 movable)
[02/08 15:19:38    211s] Instances flipped: 0
[02/08 15:19:38    211s] Mean displacement: 0.00 um
[02/08 15:19:38    211s] Max displacement: 0.00 um 
[02/08 15:19:38    211s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:1895.6M
[02/08 15:19:38    211s] Total net bbox length = 1.546e+05 (7.292e+04 [02/08 15:19:38    211s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1895.6MB) @(0:03:32 - 0:03:32).
[02/08 15:19:38    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.6
8.168e+04) (ext = 8.765e+03)
[02/08 15:19:38    211s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1895.6MB
[02/08 15:19:38    211s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.036, MEM:1895.6M
[02/08 15:19:38    211s] *** Finished place_detail (0:03:32 mem=1895.6M) ***
[02/08 15:19:38    211s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[02/08 15:19:38    211s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/08 15:19:38    211s]   Moved 0, flipped 0 and cell swapped 0 of 1981 clock instance(s) during refinement.
[02/08 15:19:38    211s] Moved 0 and flipped 0 of 1960 clock sinks during refinement.
[02/08 15:19:38    211s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[02/08 15:19:38    211s] Revert refine place priority changes on 0 cells.
[02/08 15:19:38    211s]   The largest move was 0 microns for .
[02/08 15:19:38    211s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[02/08 15:19:38    211s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      Stage::Updating netlist
[02/08 15:19:38    211s]   CCOpt::Phase::Implementation done. (took cpu=0:00:06.3 real=0:00:06.3)
[02/08 15:19:38    211s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:38    211s] UM:*                                      CCOpt::Phase::Implementation
[02/08 15:19:38    211s]   CCOpt::Phase::eGRPC...
[02/08 15:19:38    211s]   eGR Post Conditioning loop iteration 0...
[02/08 15:19:38    211s]     Clock implementation routing...
[02/08 15:19:38    211s]       Leaving CCOpt scope - Routing Tools...
[02/08 15:19:38    211s] Net route status summary:
[02/08 15:19:38    211s]   Clock:        22 (unrouted=22, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:38    211s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:38    211s]       Routing using eGR only...
[02/08 15:19:38    211s]         Early Global Route - eGR->NR step...
[02/08 15:19:38    211s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[02/08 15:19:38    211s] (ccopt eGR): Start to route 22 all nets
[02/08 15:19:38    211s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1895.61 MB )
[02/08 15:19:38    211s] (I)       Started Loading and Dumping File ( Curr Mem: 1895.61 MB )
[02/08 15:19:38    211s] (I)       Reading DB...
[02/08 15:19:38    211s] (I)       Read data from FE... (mem=1895.6M)
[02/08 15:19:38    211s] (I)       Read nodes and places... (mem=1895.6M)
[02/08 15:19:38    211s] (I)       Done Read nodes and places (cpu=0.000s, mem=1895.6M)
[02/08 15:19:38    211s] (I)       Read nets... (mem=1895.6M)
[02/08 15:19:38    211s] (I)       Done Read nets (cpu=0.030s, mem=1895.6M)
[02/08 15:19:38    211s] (I)       Done Read data from FE (cpu=0.030s, mem=1895.6M)
[02/08 15:19:38    211s] (I)       before initializing RouteDB syMemory usage = 1895.6 MB
[02/08 15:19:38    211s] (I)       Clean congestion better: true
[02/08 15:19:38    211s] (I)       Estimate vias on DPT layer: true
[02/08 15:19:38    211s] (I)       Clean congestion LA rounds: 5
[02/08 15:19:38    211s] (I)       Layer constraints as soft constraints: true
[02/08 15:19:38    211s] (I)       Soft top layer         : true
[02/08 15:19:38    211s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[02/08 15:19:38    211s] (I)       Better NDR handling    : true
[02/08 15:19:38    211s] (I)       Routing cost fix for NDR handling: true
[02/08 15:19:38    211s] (I)       Update initial WL after Phase 1a: true
[02/08 15:19:38    211s] (I)       Block tracks for preroutes: true
[02/08 15:19:38    211s] (I)       Assign IRoute by net group key: true
[02/08 15:19:38    211s] (I)       Block unroutable channels: true
[02/08 15:19:38    211s] (I)       Block unroutable channel fix: true
[02/08 15:19:38    211s] (I)       Block unroutable channels 3D: true
[02/08 15:19:38    211s] (I)       Check blockage within NDR space in TA: true
[02/08 15:19:38    211s] (I)       Handle EOL spacing     : true
[02/08 15:19:38    211s] (I)       Honor MSV route constraint: false
[02/08 15:19:38    211s] (I)       Maximum routing layer  : 11
[02/08 15:19:38    211s] (I)       Minimum routing layer  : 1
[02/08 15:19:38    211s] (I)       Supply scale factor H  : 1.00
[02/08 15:19:38    211s] (I)       Supply scale factor V  : 1.00
[02/08 15:19:38    211s] (I)       Tracks used by clock wire: 0
[02/08 15:19:38    211s] (I)       Reverse direction      : 
[02/08 15:19:38    211s] (I)       Honor partition pin guides: true
[02/08 15:19:38    211s] (I)       Route selected nets only: true
[02/08 15:19:38    211s] (I)       Route secondary PG pins: false
[02/08 15:19:38    211s] (I)       Second PG max fanout   : 2147483647
[02/08 15:19:38    211s] (I)       Refine MST             : true
[02/08 15:19:38    211s] (I)       Honor PRL              : true
[02/08 15:19:38    211s] (I)       Strong congestion aware: true
[02/08 15:19:38    211s] (I)       Improved initial location for IRoutes: true
[02/08 15:19:38    211s] (I)       Multi panel TA         : true
[02/08 15:19:38    211s] (I)       Penalize wire overlap  : true
[02/08 15:19:38    211s] (I)       Expand small instance blockage: true
[02/08 15:19:38    211s] (I)       Reduce via in TA       : true
[02/08 15:19:38    211s] (I)       SS-aware routing       : true
[02/08 15:19:38    211s] (I)       Improve tree edge sharing: true
[02/08 15:19:38    211s] (I)       Improve 2D via estimation: true
[02/08 15:19:38    211s] (I)       Refine Steiner tree    : true
[02/08 15:19:38    211s] (I)       Build spine tree       : true
[02/08 15:19:38    211s] (I)       Model pass through capacity: true
[02/08 15:19:38    211s] (I)       Extend blockages by a half GCell: true
[02/08 15:19:38    211s] (I)       Partial layer blockage modeling: true
[02/08 15:19:38    211s] (I)       Consider pin shapes    : true
[02/08 15:19:38    211s] (I)       Consider pin shapes for all nodes: true
[02/08 15:19:38    211s] (I)       Consider NR APA        : true
[02/08 15:19:38    211s] (I)       Consider IO pin shape  : true
[02/08 15:19:38    211s] (I)       Fix pin connection bug : true
[02/08 15:19:38    211s] (I)       Consider layer RC for local wires: true
[02/08 15:19:38    211s] (I)       LA-aware pin escape length: 2
[02/08 15:19:38    211s] (I)       Split for must join    : true
[02/08 15:19:38    211s] (I)       Route guide main branches file: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/.rgfB72Cl9.trunk.1
[02/08 15:19:38    211s] (I)       Route guide min downstream WL type: SUBTREE
[02/08 15:19:38    211s] (I)       Routing effort level   : 10000
[02/08 15:19:38    211s] (I)       Special modeling for N7: 0
[02/08 15:19:38    211s] (I)       Special modeling for N6: 0
[02/08 15:19:38    211s] (I)       N3 special modeling    : 0
[02/08 15:19:38    211s] (I)       Special modeling for N5 v6: 0
[02/08 15:19:38    211s] (I)       Special settings for S4 designs: 0
[02/08 15:19:38    211s] (I)       Special settings for S5 designs v2: 0
[02/08 15:19:38    211s] (I)       Special settings for S7 designs: 0
[02/08 15:19:38    211s] (I)       Prefer layer length threshold: 8
[02/08 15:19:38    211s] (I)       Overflow penalty cost  : 10
[02/08 15:19:38    211s] (I)       A-star cost            : 0.30
[02/08 15:19:38    211s] (I)       Misalignment cost      : 10.00
[02/08 15:19:38    211s] (I)       Threshold for short IRoute: 6
[02/08 15:19:38    211s] (I)       Via cost during post routing: 1.00
[02/08 15:19:38    211s] (I)       Layer congestion ratio : 1.00
[02/08 15:19:38    211s] (I)       source-to-sink ratio   : 0.30
[02/08 15:19:38    211s] (I)       Scenic ratio bound     : 3.00
[02/08 15:19:38    211s] (I)       Segment layer relax scenic ratio: 1.25
[02/08 15:19:38    211s] (I)       Source-sink aware LA ratio: 0.50
[02/08 15:19:38    211s] (I)       PG-aware similar topology routing: true
[02/08 15:19:38    211s] (I)       Maze routing via cost fix: true
[02/08 15:19:38    211s] (I)       Apply PRL on PG terms  : true
[02/08 15:19:38    211s] (I)       Apply PRL on obs objects: true
[02/08 15:19:38    211s] (I)       Handle range-type spacing rules: true
[02/08 15:19:38    211s] (I)       Apply function for special wires: true
[02/08 15:19:38    211s] (I)       Layer by layer blockage reading: true
[02/08 15:19:38    211s] (I)       Offset calculation fix : true
[02/08 15:19:38    211s] (I)       Parallel spacing query fix: true
[02/08 15:19:38    211s] (I)       Force source to root IR: true
[02/08 15:19:38    211s] (I)       Layer Weights          : L2:4 L3:2.5
[02/08 15:19:38    211s] (I)       Route stripe layer range: 
[02/08 15:19:38    211s] (I)       Honor partition fences : 
[02/08 15:19:38    211s] (I)       Honor partition pin    : 
[02/08 15:19:38    211s] (I)       Honor partition fences with feedthrough: 
[02/08 15:19:38    211s] (I)       Do not relax to DPT layer: true
[02/08 15:19:38    211s] (I)       Pass through capacity modeling: true
[02/08 15:19:38    211s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:19:38    211s] (I)       build grid graph
[02/08 15:19:38    211s] (I)       build grid graph start
[02/08 15:19:38    211s] [NR-eGR] Track table information for default rule: 
[02/08 15:19:39    211s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:19:39    211s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:19:39    211s] (I)       build grid graph end
[02/08 15:19:39    211s] (I)       ===========================================================================
[02/08 15:19:39    211s] (I)       == Report All Rule Vias ==
[02/08 15:19:39    211s] (I)       ===========================================================================
[02/08 15:19:39    211s] (I)        Via Rule : (Default)
[02/08 15:19:39    211s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:39    211s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:39    211s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:39    211s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:39    211s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:39    211s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:39    211s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:39    211s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:39    211s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:39    211s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:39    211s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:39    211s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:39    211s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       ===========================================================================
[02/08 15:19:39    211s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:19:39    211s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:39    211s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:39    211s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       ===========================================================================
[02/08 15:19:39    211s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:19:39    211s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:39    211s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:39    211s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       ===========================================================================
[02/08 15:19:39    211s] (I)        Via Rule : NDR_ClockTree
[02/08 15:19:39    211s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:39    211s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:39    211s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:39    211s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:39    211s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:39    211s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:39    211s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:39    211s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:39    211s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:39    211s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:39    211s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:39    211s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:39    211s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:39    211s] (I)       ===========================================================================
[02/08 15:19:39    211s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    211s] (I)       Num PG vias on layer 1 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 2 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 3 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 4 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 5 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 6 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 7 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 8 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 9 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 10 : 0
[02/08 15:19:39    211s] (I)       Num PG vias on layer 11 : 0
[02/08 15:19:39    211s] [NR-eGR] Read 22748 PG shapes
[02/08 15:19:39    211s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    211s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:19:39    211s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:19:39    211s] [NR-eGR] #Instance Blockages : 63718
[02/08 15:19:39    211s] [NR-eGR] #PG Blockages       : 22748
[02/08 15:19:39    211s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:19:39    211s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:19:39    211s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:19:39    211s] (I)       readDataFromPlaceDB
[02/08 15:19:39    211s] (I)       Read net information..
[02/08 15:19:39    211s] (I)       Read testcase time = 0.000 seconds
[02/08 15:19:39    211s] 
[02/08 15:19:39    211s] [NR-eGR] Read numTotalNets=10066  numIgnoredNets=10044
[02/08 15:19:39    211s] (I)       early_global_route_priority property id does not exist.
[02/08 15:19:39    211s] [[02/08 15:19:39    211s] (I)       Start initializing grid graph
NR-eGR] Connected 0 must-join pins/ports
[02/08 15:19:39    211s] (I)       End initializing grid graph
[02/08 15:19:39    211s] (I)       Model blockages into capacity
[02/08 15:19:39    211s] (I)       Read Num Blocks=479154  Num Prerouted Wires=0  Num CS=0
[02/08 15:19:39    211s] (I)       Started Modeling ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    211s] (I)       Started Modeling Layer 1 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 0 (H) : #blockages 459046 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 2 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 3 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 2 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 4 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 5 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 4 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 6 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 7 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 6 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 8 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 9 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 8 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 10 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 9 (V) : #blockages 1894 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Modeling Layer 11 ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Layer 10 (H) : #blockages 614 : #preroutes 0
[02/08 15:19:39    212s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Moved 0 terms for better access 
[02/08 15:19:39    212s] (I)       Number of ignored nets = 0
[02/08 15:19:39    212s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:19:39    212s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:19:39    212s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:19:39    212s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1895.6 MB
[02/08 15:19:39    212s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[02/08 15:19:39    212s] (I)       Ndr track 0 does not exist
[02/08 15:19:39    212s] (I)       Ndr track 0 does not exist
[02/08 15:19:39    212s] (I)       Layer1  viaCost=100.00
[02/08 15:19:39    212s] (I)       Layer2  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer3  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer4  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer5  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer6  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer7  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer8  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer9  viaCost=200.00
[02/08 15:19:39    212s] (I)       Layer10  viaCost=200.00
[02/08 15:19:39    212s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:19:39    212s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:19:39    212s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:19:39    212s] (I)       Site width          :   400  (dbu)
[02/08 15:19:39    212s] (I)       Row height          :  3420  (dbu)
[02/08 15:19:39    212s] (I)       GCell width         :  3420  (dbu)
[02/08 15:19:39    212s] (I)       GCell height        :  3420  (dbu)
[02/08 15:19:39    212s] (I)       Grid                :   128   126    11
[02/08 15:19:39    212s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:19:39    212s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:19:39    212s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:19:39    212s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:19:39    212s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:19:39    212s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:19:39    212s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:19:39    212s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:19:39    212s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:19:39    212s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:19:39    212s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:19:39    212s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:19:39    212s] (I)       --------------------------------------------------------
[02/08 15:19:39    212s] 
[02/08 15:19:39    212s] (I)       ID:0 [02/08 15:19:39    212s] [NR-eGR] ============ Routing rule table ============
[02/08 15:19:39    212s] [NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 22 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:19:39    212s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:19:39    212s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:39    212s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:39    212s] (I)       ID:1 [02/08 15:19:39    212s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:19:39    212s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:19:39    212s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:39    212s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:39    212s] (I)       blocked tracks on layer1 : = 110305 / 145792 (75.66%)
[02/08 15:19:39    212s] [NR-eGR] ========================================
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer9 : = 6270 / 145792 (4.30%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer10 : = 10280 / 55062 (18.67%)
[02/08 15:19:39    212s] (I)       blocked tracks on layer11 : = 4754 / 58240 (8.16%)
[02/08 15:19:39    212s] (I)       After initializing earlyGlobalRoute syMemory usage = 1895.6 MB
[02/08 15:19:39    212s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.54 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Global Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       ============= Initialization =============
[02/08 15:19:39    212s] (I)       totalPins=2003  totalGlobalPin=2003 (100.00%)
[02/08 15:19:39    212s] (I)       Started Build MST ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Generate topology with single threads
[02/08 15:19:39    212s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       total 2D Cap : 413439 = (285644 H, 127795 V)
[02/08 15:19:39    212s] (I)       ============  Phase 1a Route ============
[02/08 15:19:39    212s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [5, 7]
[02/08 15:19:39    212s] (I)       Started Phase 1a ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 59
[02/08 15:19:39    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3805 = (1757 H, 2048 V) = (0.62% H, 1.60% V) = (3.004e+03um H, 3.502e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1b Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1b ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3805 = (1757 H, 2048 V) = (0.62% H, 1.60% V) = (3.004e+03um H, 3.502e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.506550e+03um
[02/08 15:19:39    212s] (I)       ============  Phase 1c Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1c ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:39    212s] (I)       Started Two Level Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3805 = (1757 H, 2048 V) = (0.62% H, 1.60% V) = (3.004e+03um H, 3.502e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1d Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1d ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3823 = (1774 H, 2049 V) = (0.62% H, 1.60% V) = (3.034e+03um H, 3.504e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1e Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1e ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3823 = (1774 H, 2049 V) = (0.62% H, 1.60% V) = (3.034e+03um H, 3.504e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1f Route ============
[02/08 15:19:39    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.537330e+03um
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       Started Phase 1f ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3826 = (1780 H, 2046 V) = (0.62% H, 1.60% V) = (3.044e+03um H, 3.499e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1g Route ============
[02/08 15:19:39    212s] (I)       Started Post Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 3804 = (1792 H, 2012 V) = (0.63% H, 1.57% V) = (3.064e+03um H, 3.441e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       numNets=22  numFullyRipUpNets=17  numPartialRipUpNets=17 routedWL=788
[02/08 15:19:39    212s] [NR-eGR] Create a new net group with 17 nets and layer range [5, 9]
[02/08 15:19:39    212s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:39    212s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Build MST ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Generate topology with single threads
[02/08 15:19:39    212s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       total 2D Cap : 683231 = (426156 H, 257075 V)
[02/08 15:19:39    212s] (I)       ============  Phase 1a Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1a ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 59
[02/08 15:19:39    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 6822 = (3157 H, 3665 V) = (0.74% H, 1.43% V) = (5.398e+03um H, 6.267e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1b Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1b ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 6822 = (3157 H, 3665 V) = (0.74% H, 1.43% V) = (5.398e+03um H, 6.267e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.166562e+04um
[02/08 15:19:39    212s] (I)       ============  Phase 1c Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1c ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:39    212s] (I)       Started Two Level Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 6822 = (3157 H, 3665 V) = (0.74% H, 1.43% V) = (5.398e+03um H, 6.267e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1d Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1d ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 6838 = (3171 H, 3667 V) = (0.74% H, 1.43% V) = (5.422e+03um H, 6.271e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1e Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1e ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 6838 = (3171 H, 3667 V) = (0.74% H, 1.43% V) = (5.422e+03um H, 6.271e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1f Route ============
[02/08 15:19:39    212s] (I)       Usage: 6838 = (3171 H, 3667 V) = (0.74% H, 1.43% V) = (5.422e+03um H, 6.271e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1g Route ============
[02/08 15:19:39    212s] (I)       Started Post Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] [NR-eGR] Layer group 2: route 17 net(s) in layer range [5, 9]
[02/08 15:19:39    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.169298e+04um
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 6821 = (3188 H, 3633 V) = (0.75% H, 1.41% V) = (5.451e+03um H, 6.212e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       numNets=17  numFullyRipUpNets=17  numPartialRipUpNets=17 routedWL=0
[02/08 15:19:39    212s] [NR-eGR] Create a new net group with 17 nets and layer range [5, 11]
[02/08 15:19:39    212s] (I)       Started Build MST ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Generate topology with single threads
[02/08 15:19:39    212s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       total 2D Cap : 781585 = (479682 H, 301903 V)
[02/08 15:19:39    212s] (I)       ============  Phase 1a Route ============
[02/08 15:19:39    212s] [NR-eGR] Layer group 3: route 17 net(s) in layer range [5, 11]
[02/08 15:19:39    212s] (I)       Started Phase 1a ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 59
[02/08 15:19:39    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 9839 = (4553 H, 5286 V) = (0.95% H, 1.75% V) = (7.786e+03um H, 9.039e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1b Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1b ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 9839 = (4553 H, 5286 V) = (0.95% H, 1.75% V) = (7.786e+03um H, 9.039e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.682469e+04um
[02/08 15:19:39    212s] (I)       ============  Phase 1c Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1c ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:39    212s] (I)       Started Two Level Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 9839 = (4553 H, 5286 V) = (0.95% H, 1.75% V) = (7.786e+03um H, 9.039e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1d Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1d ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 9855 = (4567 H, 5288 V) = (0.95% H, 1.75% V) = (7.810e+03um H, 9.042e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1e Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1e ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 9855 = (4567 H, 5288 V) = (0.95% H, 1.75% V) = (7.810e+03um H, 9.042e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1f Route ============
[02/08 15:19:39    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.685205e+04um
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       Usage: 9855 = (4567 H, 5288 V) = (0.95% H, 1.75% V) = (7.810e+03um H, 9.042e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1g Route ============
[02/08 15:19:39    212s] (I)       Started Post Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 9837 = (4583 H, 5254 V) = (0.96% H, 1.74% V) = (7.837e+03um H, 8.984e+03um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       numNets=17  numFullyRipUpNets=0  numPartialRipUpNets=15 routedWL=353
[02/08 15:19:39    212s] [NR-eGR] Create a new net group with 15 nets and layer range [3, 11]
[02/08 15:19:39    212s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:39    212s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Build MST ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Generate topology with single threads
[02/08 15:19:39    212s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       total 2D Cap : 1053139 = (622396 H, 430743 V)
[02/08 15:19:39    212s] (I)       ============  Phase 1a Route ============
[02/08 15:19:39    212s] [NR-eGR] Layer group 4: route 15 net(s) in layer range [3, 11]
[02/08 15:19:39    212s] (I)       Started Phase 1a ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 42
[02/08 15:19:39    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 15038 = (6963 H, 8075 V) = (1.12% H, 1.87% V) = (1.191e+04um H, 1.381e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1b Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1b ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 15038 = (6963 H, 8075 V) = (1.12% H, 1.87% V) = (1.191e+04um H, 1.381e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.571498e+04um
[02/08 15:19:39    212s] (I)       ============  Phase 1c Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1c ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:39    212s] (I)       Started Two Level Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 15038 = (6963 H, 8075 V) = (1.12% H, 1.87% V) = (1.191e+04um H, 1.381e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1d Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1d ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 15064 = (6994 H, 8070 V) = (1.12% H, 1.87% V) = (1.196e+04um H, 1.380e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1e Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1e ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 15064 = (6994 H, 8070 V) = (1.12% H, 1.87% V) = (1.196e+04um H, 1.380e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1f Route ============
[02/08 15:19:39    212s] (I)       Usage: 15064 = (6994 H, 8070 V) = (1.12% H, 1.87% V) = (1.196e+04um H, 1.380e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.575944e+04um
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       ============  Phase 1g Route ============
[02/08 15:19:39    212s] (I)       Started Post Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 15049 = (6991 H, 8058 V) = (1.12% H, 1.87% V) = (1.195e+04um H, 1.378e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       numNets=15  numFullyRipUpNets=0  numPartialRipUpNets=11 routedWL=665
[02/08 15:19:39    212s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 11]
[02/08 15:19:39    212s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:39    212s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Build MST ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Generate topology with single threads
[02/08 15:19:39    212s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       total 2D Cap : 1181979 = (622396 H, 559583 V)
[02/08 15:19:39    212s] (I)       ============  Phase 1a Route ============
[02/08 15:19:39    212s] [NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 11]
[02/08 15:19:39    212s] (I)       Started Phase 1a ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[02/08 15:19:39    212s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18953 = (8800 H, 10153 V) = (1.41% H, 1.81% V) = (1.505e+04um H, 1.736e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1b Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1b ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18953 = (8800 H, 10153 V) = (1.41% H, 1.81% V) = (1.505e+04um H, 1.736e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.240963e+04um
[02/08 15:19:39    212s] (I)       ============  Phase 1c Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1c ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:39    212s] (I)       Started Two Level Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18953 = (8800 H, 10153 V) = (1.41% H, 1.81% V) = (1.505e+04um H, 1.736e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1d Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1d ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18979 = (8830 H, 10149 V) = (1.42% H, 1.81% V) = (1.510e+04um H, 1.735e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1e Route ============
[02/08 15:19:39    212s] (I)       Started Phase 1e ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18979 = (8830 H, 10149 V) = (1.42% H, 1.81% V) = (1.510e+04um H, 1.735e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1f Route ============
[02/08 15:19:39    212s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.245409e+04um
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       Started Phase 1f ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18979 = (8830 H, 10149 V) = (1.42% H, 1.81% V) = (1.510e+04um H, 1.735e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       ============  Phase 1g Route ============
[02/08 15:19:39    212s] (I)       Started Post Routing ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Usage: 18964 = (8828 H, 10136 V) = (1.42% H, 1.81% V) = (1.510e+04um H, 1.733e+04um V)
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:39    212s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       
[02/08 15:19:39    212s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:19:39    212s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:19:39    212s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:19:39    212s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:19:39    212s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR]  Metal1  (1)         4( 0.09%)         1( 0.02%)   ( 0.11%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR] Total                4( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/08 15:19:39    212s] [NR-eGR] 
[02/08 15:19:39    212s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.36 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       total 2D Cap : 1236101 = (659735 H, 576366 V)
[02/08 15:19:39    212s] (I)       ============= track Assignment ============
[02/08 15:19:39    212s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:19:39    212s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:19:39    212s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Started Greedy Track Assignment ( Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:19:39    212s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] (I)       Run Multi-thread track assignment
[02/08 15:19:39    212s] (I)       Finished Greedy Track Assignment ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1895.61 MB )
[02/08 15:19:39    212s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR] Metal1  (1H) length: 1.460100e+04um, number of vias: 39451
[02/08 15:19:39    212s] [NR-eGR] Metal2  (2V) length: 5.727132e+04um, number of vias: 27836
[02/08 15:19:39    212s] [NR-eGR] Metal3  (3H) length: 6.127904e+04um, number of vias: 7895
[02/08 15:19:39    212s] [NR-eGR] Metal4  (4V) length: 3.745698e+04um, number of vias: 3454
[02/08 15:19:39    212s] [NR-eGR] Metal5  (5H) length: 1.950089e+04um, number of vias: 1185
[02/08 15:19:39    212s] [NR-eGR] Metal6  (6V) length: 5.928285e+03um, number of vias: 189
[02/08 15:19:39    212s] [NR-eGR] Metal7  (7H) length: 1.636020e+03um, number of vias: 31
[02/08 15:19:39    212s] [NR-eGR] Metal8  (8V) length: 3.768650e+02um, number of vias: 15
[02/08 15:19:39    212s] [NR-eGR] Metal9  (9H) length: 2.560000e+01um, number of vias: 4
[02/08 15:19:39    212s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Total length: 1.980778e+05um, number of vias: 80060
[02/08 15:19:39    212s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR] Total eGR-routed clock nets wire length: 7.066780e+03um 
[02/08 15:19:39    212s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR] Report for selected net(s) only.
[02/08 15:19:39    212s] [NR-eGR] Metal1  (1H) length: 6.282900e+02um, number of vias: 2107
[02/08 15:19:39    212s] [NR-eGR] Metal2  (2V) length: 2.269455e+03um, number of vias: 1606
[02/08 15:19:39    212s] [NR-eGR] Metal3  (3H) length: 1.834240e+03um, number of vias: 705
[02/08 15:19:39    212s] [NR-eGR] Metal4  (4V) length: 2.112800e+02um, number of vias: 672
[02/08 15:19:39    212s] [NR-eGR] Metal5  (5H) length: 1.069870e+03um, number of vias: 569
[02/08 15:19:39    212s] [NR-eGR] Metal6  (6V) length: 1.053645e+03um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:39    212s] [NR-eGR] Total length: 7.066780e+03um, number of vias: 5659
[02/08 15:19:39    212s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR] Total routed clock nets wire length: 7.066780e+03um, number of vias: 5659
[02/08 15:19:39    212s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:39    212s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 1.00 sec, Curr Mem: 1854.61 MB )
[02/08 15:19:39    212s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/.rgfB72Cl9
[02/08 15:19:39    212s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:01.1)
[02/08 15:19:39    212s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:39    212s] UM:*                                      Early Global Route - eGR->NR step
[02/08 15:19:39    212s] Set FIXED routing status on 22 net(s)
[02/08 15:19:39    212s]       Routing using eGR only done.
[02/08 15:19:39    212s] Net route status summary:
[02/08 15:19:39    212s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:39    212s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:39    212s] 
[02/08 15:19:39    212s] CCOPT: Done with clock implementation routing.
[02/08 15:19:39    212s] 
[02/08 15:19:39    212s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:01.2)
[02/08 15:19:39    212s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:39    212s] UM:*                                      Leaving CCOpt scope - Routing Tools
[02/08 15:19:39    212s]     Clock implementation routing done.
[02/08 15:19:39    212s]     Leaving CCOpt scope - extractRC...
[02/08 15:19:39    212s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/08 15:19:39    212s] Extraction called for design 'picorv32' of instances=9167 and nets=10262 using extraction engine 'pre_route' .
[02/08 15:19:39    212s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:19:39    212s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:19:39    212s] pre_route RC Extraction called for design picorv32.
[02/08 15:19:39    212s] RC Extraction called in multi-corner(1) mode.
[02/08 15:19:39    212s] RCMode: PreRoute
[02/08 15:19:39    212s]       RC Corner Indexes            0   
[02/08 15:19:39    212s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:19:39    212s] Resistance Scaling Factor    : 1.00000 
[02/08 15:19:39    212s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:19:39    212s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:19:39    212s] Shrink Factor                : 1.00000
[02/08 15:19:39    212s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:19:39    212s] Using Quantus QRC technology file ...
[02/08 15:19:39    212s] LayerId::1 widthSet size::2
[02/08 15:19:39    212s] LayerId::2 widthSet size::2
[02/08 15:19:39    212s] LayerId::3 widthSet size::2
[02/08 15:19:39    212s] LayerId::4 widthSet size::2
[02/08 15:19:39    212s] LayerId::5 widthSet size::2
[02/08 15:19:39    212s] LayerId::6 widthSet size::2
[02/08 15:19:39    212s] LayerId::7 widthSet size::2
[02/08 15:19:39    212s] LayerId::8 widthSet size::2
[02/08 15:19:39    212s] LayerId::9 widthSet size::2
[02/08 15:19:39    212s] LayerId::10 widthSet size::2
[02/08 15:19:39    212s] LayerId::11 widthSet size::2
[02/08 15:19:39    212s] Updating RC grid for preRoute extraction ...
[02/08 15:19:39    212s] Initializing multi-corner resistance tables ...
[02/08 15:19:40    212s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1854.609M)
[02/08 15:19:40    212s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/08 15:19:40    212s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:40    212s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:40    212s] UM:*                                      Leaving CCOpt scope - extractRC
[02/08 15:19:40    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1854.6M
[02/08 15:19:40    212s] #spOpts: mergeVia=F 
[02/08 15:19:40    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1854.6M
[02/08 15:19:40    212s] OPERPROF:     Starting CMU at level 3, MEM:1854.6M
[02/08 15:19:40    212s] 
[02/08 15:19:40    212s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:19:40    212s] 
[02/08 15:19:40    212s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:19:40    212s] Type 'man IMPSP-270' for more detail.
[02/08 15:19:40    212s] OPERPROF:     Finished CMU at level 3, CPU:0.040, REAL:0.042, MEM:1857.7M
[02/08 15:19:40    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:1857.7M
[02/08 15:19:40    212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1857.7MB).
[02/08 15:19:40    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.118, MEM:1857.7M
[02/08 15:19:40    212s]     Calling post conditioning for eGRPC...
[02/08 15:19:40    212s]       eGRPC...
[02/08 15:19:40    212s]         eGRPC active optimizations:
[02/08 15:19:40    212s]          - Move Down
[02/08 15:19:40    212s]          - Downsizing before DRV sizing
[02/08 15:19:40    212s]          - DRV fixing with cell sizing
[02/08 15:19:40    212s]          - Move to fanout
[02/08 15:19:40    212s]          - Cloning
[02/08 15:19:40    212s]         
[02/08 15:19:40    212s]         Currently running CTS, using active skew data
[02/08 15:19:40    212s]         Reset bufferability constraints...
[02/08 15:19:40    212s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[02/08 15:19:40    212s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:19:40    212s] End AAE Lib Interpolated Model. (MEM=1857.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:40    212s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:40    212s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:40    212s]         Clock DAG stats eGRPC initial state:
[02/08 15:19:40    212s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:40    212s]           cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:40    212s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:40    212s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:40    212s]           wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.547pF, total=0.580pF
[02/08 15:19:40    212s]           wire lengths     : top=0.000um, trunk=463.765um, leaf=6603.015um, total=7066.780um
[02/08 15:19:40    212s]           hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:40    212s]         Clock DAG net violations eGRPC initial state: none
[02/08 15:19:40    212s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[02/08 15:19:40    212s]           Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:40    212s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:40    212s]         Clock DAG library cell distribution eGRPC initial state {count}:
[02/08 15:19:40    212s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:40    212s]         Primary reporting skew groups eGRPC initial state:
[02/08 15:19:40    212s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:40    212s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:40    212s]       max path sink: genblk2.pcpi_div_quotient_reg[11]/CK
[02/08 15:19:40    212s]         Skew group summary eGRPC initial state:
[02/08 15:19:40    212s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:40    212s]         Moving buffers...
[02/08 15:19:40    212s]         Violation analysis...
[02/08 15:19:40    212s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:40    212s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:40    212s] UM:*                                      Violation analysis
[02/08 15:19:40    212s]         Clock DAG stats eGRPC after moving buffers:
[02/08 15:19:40    212s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:40    212s]           cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:40    212s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:40    212s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:40    212s]           wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.547pF, total=0.580pF
[02/08 15:19:40    212s]           wire lengths     : top=0.000um, trunk=463.765um, leaf=6603.015um, total=7066.780um
[02/08 15:19:40    212s]           hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:40    212s]         Clock DAG net violations eGRPC after moving buffers: none
[02/08 15:19:40    212s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[02/08 15:19:40    212s]           Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:40    212s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:40    212s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[02/08 15:19:40    212s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:40    212s]         Primary reporting skew groups eGRPC after moving buffers:
[02/08 15:19:40    212s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:40    212s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:40    212s]       max path sink: genblk2.pcpi_div_quotient_reg[11]/CK
[02/08 15:19:40    212s]         Skew group summary eGRPC after moving buffers:
[02/08 15:19:40    212s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:40    212s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:40    212s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:40    212s] UM:*                                      Moving buffers
[02/08 15:19:40    212s]         Initial Pass of Downsizing Clock Tree Cells...
[02/08 15:19:40    212s]         Artificially removing long paths...
[02/08 15:19:40    212s]           Artificially shortened 15 long paths. The largest offset applied was 0.000ns.
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           Skew Group Offsets:
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           -----------------------------------------------------------------------------------------------------------------
[02/08 15:19:40    212s]           Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
[02/08 15:19:40    212s]                                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[02/08 15:19:40    212s]           -----------------------------------------------------------------------------------------------------------------
[02/08 15:19:40    212s]           clk/default_emulate_constraint_mode    1960       15         0.765%      0.000ns       0.093ns         0.093ns
[02/08 15:19:40    212s]           -----------------------------------------------------------------------------------------------------------------
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           Offsets Histogram:
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           -------------------------------
[02/08 15:19:40    212s]           From (ns)    To (ns)      Count
[02/08 15:19:40    212s]           -------------------------------
[02/08 15:19:40    212s]           below          0.000        1
[02/08 15:19:40    212s]             0.000      and above     14
[02/08 15:19:40    212s]           -------------------------------
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           
[02/08 15:19:40    212s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:40    212s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:40    212s]         Modifying slew-target multiplier from 1 to 0.9
[02/08 15:19:40    212s]         Downsizing prefiltering...
[02/08 15:19:40    213s]         Downsizing prefiltering done.
[02/08 15:19:40    213s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:19:40    213s]         DoDownSizing Summary : numSized = 0, numUnchanged = 11, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 11
[02/08 15:19:40    213s]         CCOpt-eGRPC Downsizing: considered: 11, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 0
[02/08 15:19:40    213s]         Reverting slew-target multiplier from 0.9 to 1
[02/08 15:19:40    213s]         Reverting Artificially removing long paths...
[02/08 15:19:40    213s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[02/08 15:19:40    213s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:40    213s]         Clock DAG stats eGRPC after downsizing:
[02/08 15:19:40    213s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:40    213s]           cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:40    213s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:40    213s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:40    213s]           wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.547pF, total=0.580pF
[02/08 15:19:40    213s]           wire lengths     : top=0.000um, trunk=463.765um, leaf=6603.015um, total=7066.780um
[02/08 15:19:40    213s]           hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:40    213s]         Clock DAG net violations eGRPC after downsizing: none
[02/08 15:19:40    213s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[02/08 15:19:40    213s]           Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:40    213s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:40    213s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[02/08 15:19:40    213s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:40    213s]         Primary reporting skew groups eGRPC after downsizing:
[02/08 15:19:40    213s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:40    213s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:40    213s]       max path sink: genblk2.pcpi_div_quotient_reg[11]/CK
[02/08 15:19:40    213s]         Skew group summary eGRPC after downsizing:
[02/08 15:19:40    213s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:40    213s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/08 15:19:41    213s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:41    213s] UM:*                                      Initial Pass of Downsizing Clock Tree Cells
[02/08 15:19:41    213s]         Fixing DRVs...
[02/08 15:19:41    213s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:19:41    213s]         CCOpt-eGRPC: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/08 15:19:41    213s]         
[02/08 15:19:41    213s]         PRO Statistics: Fix DRVs (cell sizing):
[02/08 15:19:41    213s]         =======================================
[02/08 15:19:41    213s]         
[02/08 15:19:41    213s]         Cell changes by Net Type:
[02/08 15:19:41    213s]         
[02/08 15:19:41    213s]         -------------------------------------------------------------------------------------------------
[02/08 15:19:41    213s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/08 15:19:41    213s]         -------------------------------------------------------------------------------------------------
[02/08 15:19:41    213s]         top                0            0           0            0                    0                0
[02/08 15:19:41    213s]         trunk              0            0           0            0                    0                0
[02/08 15:19:41    213s]         leaf               0            0           0            0                    0                0
[02/08 15:19:41    213s]         -------------------------------------------------------------------------------------------------
[02/08 15:19:41    213s]         Total              0            0           0            0                    0                0
[02/08 15:19:41    213s]         -------------------------------------------------------------------------------------------------
[02/08 15:19:41    213s]         
[02/08 15:19:41    213s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/08 15:19:41    213s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/08 15:19:41    213s]         
[02/08 15:19:41    213s]         Clock DAG stats eGRPC after DRV fixing:
[02/08 15:19:41    213s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:41    213s]           cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:41    213s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:41    213s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:41    213s]           wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.547pF, total=0.580pF
[02/08 15:19:41    213s]           wire lengths     : top=0.000um, trunk=463.765um, leaf=6603.015um, total=7066.780um
[02/08 15:19:41    213s]           hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:41    213s]         Clock DAG net violations eGRPC after DRV fixing: none
[02/08 15:19:41    213s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[02/08 15:19:41    213s]           Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:41    213s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:41    213s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[02/08 15:19:41    213s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:41    213s]         Primary reporting skew groups eGRPC after DRV fixing:
[02/08 15:19:41    213s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:41    213s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:41    213s]       max path sink: genblk2.pcpi_div_quotient_reg[11]/CK
[02/08 15:19:41    213s]         Skew group summary eGRPC after DRV fixing:
[02/08 15:19:41    213s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:41    213s]         Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:41    213s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:41    213s] UM:*                                      Fixing DRVs
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] Slew Diagnostics: After DRV fixing
[02/08 15:19:41    213s] ==================================
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] Global Causes:
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] -------------------------------------
[02/08 15:19:41    213s] Cause
[02/08 15:19:41    213s] -------------------------------------
[02/08 15:19:41    213s] DRV fixing with buffering is disabled
[02/08 15:19:41    213s] -------------------------------------
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] Top 5 overslews:
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] ---------------------------------
[02/08 15:19:41    213s] Overslew    Causes    Driving Pin
[02/08 15:19:41    213s] ---------------------------------
[02/08 15:19:41    213s]   (empty table)
[02/08 15:19:41    213s] ---------------------------------
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] -------------------
[02/08 15:19:41    213s] Cause    Occurences
[02/08 15:19:41    213s] -------------------
[02/08 15:19:41    213s]   (empty table)
[02/08 15:19:41    213s] -------------------
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] Violation diagnostics counts from the 0 nodes that have violations:
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] -------------------
[02/08 15:19:41    213s] Cause    Occurences
[02/08 15:19:41    213s] -------------------
[02/08 15:19:41    213s]   (empty table)
[02/08 15:19:41    213s] -------------------
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s]         Reconnecting optimized routes...
[02/08 15:19:41    213s]         Reset timing graph...
[02/08 15:19:41    213s] Ignoring AAE DB Resetting ...
[02/08 15:19:41    213s]         Reset timing graph done.
[02/08 15:19:41    213s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:19:41    213s]         Violation analysis...
[02/08 15:19:41    213s] End AAE Lib Interpolated Model. (MEM=1895.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:19:41    213s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:19:41    213s] Clock instances to consider for cloning: 0
[02/08 15:19:41    213s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:41    213s] UM:*                                      Violation analysis
[02/08 15:19:41    213s]         Reset timing graph...
[02/08 15:19:41    213s] Ignoring AAE DB Resetting ...
[02/08 15:19:41    213s]         Reset timing graph done.
[02/08 15:19:41    213s]         Set dirty flag on 12 insts, 24 nets
[02/08 15:19:41    213s]         Clock DAG stats before routing clock trees:
[02/08 15:19:41    213s]           cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:19:41    213s]           cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:19:41    213s]           cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:19:41    213s]           sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:19:41    213s]           wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.547pF, total=0.580pF
[02/08 15:19:41    213s]           wire lengths     : top=0.000um, trunk=463.765um, leaf=6603.015um, total=7066.780um
[02/08 15:19:41    213s]           hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1709.130um, total=1968.070um
[02/08 15:19:41    213s]         Clock DAG net violations before routing clock trees: none
[02/08 15:19:41    213s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[02/08 15:19:41    213s]           Trunk : target=0.150ns count=2 avg=0.027ns sd=0.014ns min=0.017ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:41    213s]           Leaf  : target=0.150ns count=20 avg=0.043ns sd=0.001ns min=0.041ns max=0.045ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:19:41    213s]         Clock DAG library cell distribution before routing clock trees {count}:
[02/08 15:19:41    213s]            Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:19:41    213s]         Primary reporting skew groups before routing clock trees:
[02/08 15:19:41    213s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:41    213s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:19:41    213s]       max path sink: genblk2.pcpi_div_quotient_reg[11]/CK
[02/08 15:19:41    213s]         Skew group summary before routing clock trees:
[02/08 15:19:41    213s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.087, max=0.093, avg=0.091, sd=0.001], skew [0.007 vs 0.100], 100% {0.087, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.004)
[02/08 15:19:41    213s]       eGRPC done.
[02/08 15:19:41    213s]     Calling post conditioning for eGRPC done.
[02/08 15:19:41    213s]   eGR Post Conditioning loop iteration 0 done.
[02/08 15:19:41    213s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[02/08 15:19:41    213s]   Leaving CCOpt scope - ClockRefiner...
[02/08 15:19:41    213s] Assigned high priority to 0 cells.
[02/08 15:19:41    213s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[02/08 15:19:41    213s]   Performing Single Pass Refine Place.
[02/08 15:19:41    213s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1895.8M
[02/08 15:19:41    213s] #spOpts: mergeVia=F 
[02/08 15:19:41    213s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1895.8M
[02/08 15:19:41    213s] Info: 21 insts are soft-fixed.
[02/08 15:19:41    213s] OPERPROF:       Starting CMU at level 4, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1895.8M
[02/08 15:19:41    213s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB).
[02/08 15:19:41    213s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.076, MEM:1895.8M
[02/08 15:19:41    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.7
[02/08 15:19:41    213s] OPERPROF: Starting RefinePlace at level 1, MEM:1895.8M
[02/08 15:19:41    213s] *** Starting place_detail (0:03:34 mem=1895.8M) ***
[02/08 15:19:41    213s] Total net bbox length = 1.546e+05 (7.292e+04 8.168e+04) (ext = 8.765e+03)
[02/08 15:19:41    213s] Info: 21 insts are soft-fixed.
[02/08 15:19:41    213s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:41    213s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:41    213s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1895.8M
[02/08 15:19:41    213s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1895.8M
[02/08 15:19:41    213s] Starting refinePlace ...
[02/08 15:19:41    213s] ** Cut row section cpu time 0:00:00.0.
[02/08 15:19:41    213s]    Spread Effort: high, standalone mode, useDDP on.
[02/08 15:19:41    213s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1895.8MB) @(0:03:34 - 0:03:34).
[02/08 15:19:41    213s] Move report: preRPlace moves 238 insts, mean move: 0.74 um, max move: 4.11 um
[02/08 15:19:41    213s] 	Max move on inst (g178746): (142.40, 172.33) --> (144.80, 170.62)
[02/08 15:19:41    213s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[02/08 15:19:41    213s] 	Violation at original loc: Placement Blockage Violation
[02/08 15:19:41    213s] wireLenOptFixPriorityInst 1960 inst fixed
[02/08 15:19:41    213s] 
[02/08 15:19:41    213s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:19:41    214s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:19:41    214s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1895.8MB) @(0:03:34 - 0:03:34).
[02/08 15:19:41    214s] Move report: Detail placement moves 238 insts, mean move: 0.74 um, max move: 4.11 um
[02/08 15:19:41    214s] 	Max move on inst (g178746): (142.40, 172.33) --> (144.80, 170.62)
[02/08 15:19:41    214s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1895.8MB
[02/08 15:19:41    214s] Statistics of distance of Instance movement in refine placement:
[02/08 15:19:41    214s]   maximum (X+Y) =         4.11 um
[02/08 15:19:41    214s]   inst (g178746) with max move: (142.4, 172.33) -> (144.8, 170.62)
[02/08 15:19:41    214s]   mean    (X+Y) =         0.74 um
[02/08 15:19:41    214s] Total instances moved : 238
[02/08 15:19:41    214s] Summary Report:
[02/08 15:19:41    214s] Instances move: 238 (out of 9167 movable)
[02/08 15:19:41    214s] Instances flipped: 0
[02/08 15:19:41    214s] Mean displacement: 0.74 um
[02/08 15:19:41    214s] Max displacement: 4.11 um (Instance: g178746) (142.4, 172.33) -> (144.8, 170.62)
[02/08 15:19:41    214s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[02/08 15:19:41    214s] 	Violation at original loc: Placement Blockage Violation
[02/08 15:19:41    214s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.270, REAL:0.272, MEM:1895.8M
[02/08 15:19:41    214s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1895.8MB) @(0:03:34 - 0:03:34).
[02/08 15:19:41    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.7
[02/08 15:19:41    214s] Total net bbox length = 1.547e+05 (7.299e+04 8.172e+04) (ext = 8.766e+03)
[02/08 15:19:41    214s] OPERPROF: Finished RefinePlace at level 1, CPU:0.300, REAL:0.300, MEM:1895.8M
[02/08 15:19:41    214s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1895.8MB
[02/08 15:19:41    214s] *** Finished place_detail (0:03:34 mem=1895.8M) ***
[02/08 15:19:41    214s] Moved 0 and flipped 0 of 21 clock instances (excluding sinks) during refinement
[02/08 15:19:41    214s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[02/08 15:19:41    214s]   Moved 50, flipped 0 and cell swapped 0 of 1981 clock instance(s) during refinement.
[02/08 15:19:41    214s] Moved 50 and flipped 0 of 1960 clock sinks during refinement.
[02/08 15:19:41    214s] The largest move for clock sinks was 1.4 microns. The inst with this movement was reg_pc_reg[15]
[02/08 15:19:41    214s] Revert refine place priority changes on 0 cells.
[02/08 15:19:41    214s]   The largest move was 1.4 microns for reg_pc_reg[15].
[02/08 15:19:41    214s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[02/08 15:19:41    214s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:41    214s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[02/08 15:19:41    214s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.5 real=0:00:03.0)
[02/08 15:19:41    214s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:41    214s] UM:*                                      CCOpt::Phase::eGRPC
[02/08 15:19:41    214s]   CCOpt::Phase::Routing...
[02/08 15:19:41    214s]   Clock implementation routing...
[02/08 15:19:41    214s]     Leaving CCOpt scope - Routing Tools...
[02/08 15:19:41    214s] Net route status summary:
[02/08 15:19:41    214s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:41    214s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:19:41    214s]     Routing using eGR in eGR->NR Step...
[02/08 15:19:41    214s]       Early Global Route - eGR->NR step...
[02/08 15:19:41    214s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[02/08 15:19:41    214s] (ccopt eGR): Start to route 22 all nets
[02/08 15:19:41    214s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1895.82 MB )
[02/08 15:19:41    214s] (I)       Started Loading and Dumping File ( Curr Mem: 1895.82 MB )
[02/08 15:19:41    214s] (I)       Reading DB...
[02/08 15:19:41    214s] (I)       Read data from FE... (mem=1895.8M)
[02/08 15:19:41    214s] (I)       Read nodes and places... (mem=1895.8M)
[02/08 15:19:41    214s] (I)       Done Read nodes and places (cpu=0.010s, mem=1895.8M)
[02/08 15:19:41    214s] (I)       Read nets... (mem=1895.8M)
[02/08 15:19:42    214s] (I)       Done Read nets (cpu=0.030s, mem=1895.8M)
[02/08 15:19:42    214s] (I)       Done Read data from FE (cpu=0.040s, mem=1895.8M)
[02/08 15:19:42    214s] (I)       before initializing RouteDB syMemory usage = 1895.8 MB
[02/08 15:19:42    214s] (I)       Clean congestion better: true
[02/08 15:19:42    214s] (I)       Estimate vias on DPT layer: true
[02/08 15:19:42    214s] (I)       Clean congestion LA rounds: 5
[02/08 15:19:42    214s] (I)       Layer constraints as soft constraints: true
[02/08 15:19:42    214s] (I)       Soft top layer         : true
[02/08 15:19:42    214s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[02/08 15:19:42    214s] (I)       Better NDR handling    : true
[02/08 15:19:42    214s] (I)       Routing cost fix for NDR handling: true
[02/08 15:19:42    214s] (I)       Update initial WL after Phase 1a: true
[02/08 15:19:42    214s] (I)       Block tracks for preroutes: true
[02/08 15:19:42    214s] (I)       Assign IRoute by net group key: true
[02/08 15:19:42    214s] (I)       Block unroutable channels: true
[02/08 15:19:42    214s] (I)       Block unroutable channel fix: true
[02/08 15:19:42    214s] (I)       Block unroutable channels 3D: true
[02/08 15:19:42    214s] (I)       Check blockage within NDR space in TA: true
[02/08 15:19:42    214s] (I)       Handle EOL spacing     : true
[02/08 15:19:42    214s] (I)       Honor MSV route constraint: false
[02/08 15:19:42    214s] (I)       Maximum routing layer  : 11
[02/08 15:19:42    214s] (I)       Minimum routing layer  : 1
[02/08 15:19:42    214s] (I)       Supply scale factor H  : 1.00
[02/08 15:19:42    214s] (I)       Supply scale factor V  : 1.00
[02/08 15:19:42    214s] (I)       Tracks used by clock wire: 0
[02/08 15:19:42    214s] (I)       Reverse direction      : 
[02/08 15:19:42    214s] (I)       Honor partition pin guides: true
[02/08 15:19:42    214s] (I)       Route selected nets only: true
[02/08 15:19:42    214s] (I)       Route secondary PG pins: false
[02/08 15:19:42    214s] (I)       Second PG max fanout   : 2147483647
[02/08 15:19:42    214s] (I)       Refine MST             : true
[02/08 15:19:42    214s] (I)       Honor PRL              : true
[02/08 15:19:42    214s] (I)       Strong congestion aware: true
[02/08 15:19:42    214s] (I)       Improved initial location for IRoutes: true
[02/08 15:19:42    214s] (I)       Multi panel TA         : true
[02/08 15:19:42    214s] (I)       Penalize wire overlap  : true
[02/08 15:19:42    214s] (I)       Expand small instance blockage: true
[02/08 15:19:42    214s] (I)       Reduce via in TA       : true
[02/08 15:19:42    214s] (I)       SS-aware routing       : true
[02/08 15:19:42    214s] (I)       Improve tree edge sharing: true
[02/08 15:19:42    214s] (I)       Improve 2D via estimation: true
[02/08 15:19:42    214s] (I)       Refine Steiner tree    : true
[02/08 15:19:42    214s] (I)       Build spine tree       : true
[02/08 15:19:42    214s] (I)       Model pass through capacity: true
[02/08 15:19:42    214s] (I)       Extend blockages by a half GCell: true
[02/08 15:19:42    214s] (I)       Partial layer blockage modeling: true
[02/08 15:19:42    214s] (I)       Consider pin shapes    : true
[02/08 15:19:42    214s] (I)       Consider pin shapes for all nodes: true
[02/08 15:19:42    214s] (I)       Consider NR APA        : true
[02/08 15:19:42    214s] (I)       Consider IO pin shape  : true
[02/08 15:19:42    214s] (I)       Fix pin connection bug : true
[02/08 15:19:42    214s] (I)       Consider layer RC for local wires: true
[02/08 15:19:42    214s] (I)       LA-aware pin escape length: 2
[02/08 15:19:42    214s] (I)       Split for must join    : true
[02/08 15:19:42    214s] (I)       Route guide main branches file: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/.rgfnjNd0i.trunk.1
[02/08 15:19:42    214s] (I)       Route guide min downstream WL type: SUBTREE
[02/08 15:19:42    214s] (I)       Routing effort level   : 10000
[02/08 15:19:42    214s] (I)       Special modeling for N7: 0
[02/08 15:19:42    214s] (I)       Special modeling for N6: 0
[02/08 15:19:42    214s] (I)       N3 special modeling    : 0
[02/08 15:19:42    214s] (I)       Special modeling for N5 v6: 0
[02/08 15:19:42    214s] (I)       Special settings for S4 designs: 0
[02/08 15:19:42    214s] (I)       Special settings for S5 designs v2: 0
[02/08 15:19:42    214s] (I)       Special settings for S7 designs: 0
[02/08 15:19:42    214s] (I)       Prefer layer length threshold: 8
[02/08 15:19:42    214s] (I)       Overflow penalty cost  : 10
[02/08 15:19:42    214s] (I)       A-star cost            : 0.30
[02/08 15:19:42    214s] (I)       Misalignment cost      : 10.00
[02/08 15:19:42    214s] (I)       Threshold for short IRoute: 6
[02/08 15:19:42    214s] (I)       Via cost during post routing: 1.00
[02/08 15:19:42    214s] (I)       Layer congestion ratio : 1.00
[02/08 15:19:42    214s] (I)       source-to-sink ratio   : 0.30
[02/08 15:19:42    214s] (I)       Scenic ratio bound     : 3.00
[02/08 15:19:42    214s] (I)       Segment layer relax scenic ratio: 1.25
[02/08 15:19:42    214s] (I)       Source-sink aware LA ratio: 0.50
[02/08 15:19:42    214s] (I)       PG-aware similar topology routing: true
[02/08 15:19:42    214s] (I)       Maze routing via cost fix: true
[02/08 15:19:42    214s] (I)       Apply PRL on PG terms  : true
[02/08 15:19:42    214s] (I)       Apply PRL on obs objects: true
[02/08 15:19:42    214s] (I)       Handle range-type spacing rules: true
[02/08 15:19:42    214s] (I)       Apply function for special wires: true
[02/08 15:19:42    214s] (I)       Layer by layer blockage reading: true
[02/08 15:19:42    214s] (I)       Offset calculation fix : true
[02/08 15:19:42    214s] (I)       Parallel spacing query fix: true
[02/08 15:19:42    214s] (I)       Force source to root IR: true
[02/08 15:19:42    214s] (I)       Layer Weights          : L2:4 L3:2.5
[02/08 15:19:42    214s] (I)       Route stripe layer range: 
[02/08 15:19:42    214s] (I)       Honor partition fences : 
[02/08 15:19:42    214s] (I)       Honor partition pin    : 
[02/08 15:19:42    214s] (I)       Honor partition fences with feedthrough: 
[02/08 15:19:42    214s] (I)       Do not relax to DPT layer: true
[02/08 15:19:42    214s] (I)       Pass through capacity modeling: true
[02/08 15:19:42    214s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:19:42    214s] (I)       build grid graph
[02/08 15:19:42    214s] (I)       build grid graph start
[02/08 15:19:42    214s] [NR-eGR] Track table information for default rule: 
[02/08 15:19:42    214s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:19:42    214s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:19:42    214s] (I)       build grid graph end
[02/08 15:19:42    214s] (I)       ===========================================================================
[02/08 15:19:42    214s] (I)       == Report All Rule Vias ==
[02/08 15:19:42    214s] (I)       ===========================================================================
[02/08 15:19:42    214s] (I)        Via Rule : (Default)
[02/08 15:19:42    214s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:42    214s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:42    214s] (I)        1    3 : M2_M1_VH                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:42    214s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:42    214s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:42    214s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:42    214s] (I)        5   41 : M6_M5_VH                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:42    214s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:42    214s] (I)        7   61 : M8_M7_VH                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:42    214s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:42    214s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:42    214s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:42    214s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       ===========================================================================
[02/08 15:19:42    214s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:19:42    214s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:42    214s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:42    214s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       ===========================================================================
[02/08 15:19:42    214s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:19:42    214s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:42    214s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:42    214s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       ===========================================================================
[02/08 15:19:42    214s] (I)        Via Rule : NDR_ClockTree
[02/08 15:19:42    214s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:19:42    214s] (I)       ---------------------------------------------------------------------------
[02/08 15:19:42    214s] (I)        1    1 : M2_M1_HV                    5 : M2_M1_2x1_HV_E           
[02/08 15:19:42    214s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:19:42    214s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:19:42    214s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:19:42    214s] (I)        5   39 : M6_M5_HV                   45 : M6_M5_2x1_HV_E           
[02/08 15:19:42    214s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:19:42    214s] (I)        7   59 : M8_M7_HV                   65 : M8_M7_2x1_HV_E           
[02/08 15:19:42    214s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:19:42    214s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:19:42    214s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:19:42    214s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:19:42    214s] (I)       ===========================================================================
[02/08 15:19:42    214s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Num PG vias on layer 1 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 2 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 3 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 4 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 5 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 6 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 7 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 8 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 9 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 10 : 0
[02/08 15:19:42    214s] (I)       Num PG vias on layer 11 : 0
[02/08 15:19:42    214s] [NR-eGR] Read 22748 PG shapes
[02/08 15:19:42    214s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:19:42    214s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:19:42    214s] [NR-eGR] #Instance Blockages : 63718
[02/08 15:19:42    214s] [NR-eGR] #PG Blockages       : 22748
[02/08 15:19:42    214s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:19:42    214s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:19:42    214s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/08 15:19:42    214s] (I)       readDataFromPlaceDB
[02/08 15:19:42    214s] (I)       Read net information..
[02/08 15:19:42    214s] (I)       Read testcase time = 0.000 seconds
[02/08 15:19:42    214s] 
[02/08 15:19:42    214s] [NR-eGR] Read numTotalNets=10066  numIgnoredNets=10044
[02/08 15:19:42    214s] (I)       early_global_route_priority property id does not exist.
[02/08 15:19:42    214s] [NR-eGR] Connected 0 must-join pins/ports
[02/08 15:19:42    214s] (I)       Start initializing grid graph
[02/08 15:19:42    214s] (I)       End initializing grid graph
[02/08 15:19:42    214s] (I)       Model blockages into capacity
[02/08 15:19:42    214s] (I)       Read Num Blocks=479154  Num Prerouted Wires=0  Num CS=0
[02/08 15:19:42    214s] (I)       Started Modeling ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 1 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 0 (H) : #blockages 459046 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 2 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 3 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 2 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 4 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 5 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 4 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 6 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 7 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 6 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 8 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 9 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 8 (H) : #blockages 3300 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 10 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 9 (V) : #blockages 1894 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Modeling Layer 11 ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Layer 10 (H) : #blockages 614 : #preroutes 0
[02/08 15:19:42    214s] (I)       Finished Modeling Layer 11 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Moved 0 terms for better access 
[02/08 15:19:42    214s] (I)       Number of ignored nets = 0
[02/08 15:19:42    214s] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:19:42    214s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:19:42    214s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:19:42    214s] (I)       [02/08 15:19:42    214s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
Before initializing earlyGlobalRoute syMemory usage = 1895.8 MB
[02/08 15:19:42    214s] (I)       Ndr track 0 does not exist
[02/08 15:19:42    214s] (I)       Ndr track 0 does not exist
[02/08 15:19:42    214s] (I)       Layer1  viaCost=100.00
[02/08 15:19:42    214s] (I)       Layer2  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer3  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer4  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer5  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer6  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer7  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer8  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer9  viaCost=200.00
[02/08 15:19:42    214s] (I)       Layer10  viaCost=200.00
[02/08 15:19:42    214s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:19:42    214s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:19:42    214s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:19:42    214s] (I)       Site width          :   400  (dbu)
[02/08 15:19:42    214s] (I)       Row height          :  3420  (dbu)
[02/08 15:19:42    214s] (I)       GCell width         :  3420  (dbu)
[02/08 15:19:42    214s] (I)       GCell height        :  3420  (dbu)
[02/08 15:19:42    214s] (I)       Grid                :   128   126    11
[02/08 15:19:42    214s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:19:42    214s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:19:42    214s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:19:42    214s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:19:42    214s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:19:42    214s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:19:42    214s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:19:42    214s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:19:42    214s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:19:42    214s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:19:42    214s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:19:42    214s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:19:42    214s] (I)       --------------------------------------------------------
[02/08 15:19:42    214s] 
[02/08 15:19:42    214s] (I)       ID:0 [02/08 15:19:42    214s] [NR-eGR] ============ Routing rule table ============
[02/08 15:19:42    214s] [NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 22 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:19:42    214s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:19:42    214s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:42    214s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:19:42    214s] (I)       ID:1  Default:yes[02/08 15:19:42    214s] [NR-eGR] Rule id: 1  Nets: 0 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:19:42    214s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:19:42    214s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:42    214s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:19:42    214s] (I)       [02/08 15:19:42    214s] [NR-eGR] ========================================
[02/08 15:19:42    214s] [NR-eGR] 
blocked tracks on layer1 : = 110328 / 145792 (75.67%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer9 : = 6270 / 145792 (4.30%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer10 : = 10280 / 55062 (18.67%)
[02/08 15:19:42    214s] (I)       blocked tracks on layer11 : = 4754 / 58240 (8.16%)
[02/08 15:19:42    214s] (I)       After initializing earlyGlobalRoute syMemory usage = 1895.8 MB
[02/08 15:19:42    214s] (I)       Finished Loading and Dumping File ( CPU: 0.28 sec, Real: 0.62 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Global Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       ============= Initialization =============
[02/08 15:19:42    214s] (I)       totalPins=2003  totalGlobalPin=2003 (100.00%)
[02/08 15:19:42    214s] (I)       Started Build MST ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Generate topology with single threads
[02/08 15:19:42    214s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       total 2D Cap : 413439 = (285644 H, 127795 V)
[02/08 15:19:42    214s] (I)       ============  Phase 1a Route ============
[02/08 15:19:42    214s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [5, 7]
[02/08 15:19:42    214s] (I)       Started Phase 1a ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 60
[02/08 15:19:42    214s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3803 = (1747 H, 2056 V) = (0.61% H, 1.61% V) = (2.987e+03um H, 3.516e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1b Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1b ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3803 = (1747 H, 2056 V) = (0.61% H, 1.61% V) = (2.987e+03um H, 3.516e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.503130e+03um
[02/08 15:19:42    214s] (I)       ============  Phase 1c Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1c ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:42    214s] (I)       Started Two Level Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3803 = (1747 H, 2056 V) = (0.61% H, 1.61% V) = (2.987e+03um H, 3.516e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1d Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1d ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3821 = (1764 H, 2057 V) = (0.62% H, 1.61% V) = (3.016e+03um H, 3.517e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1e Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1e ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3821 = (1764 H, 2057 V) = (0.62% H, 1.61% V) = (3.016e+03um H, 3.517e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1f Route ============
[02/08 15:19:42    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.533910e+03um
[02/08 15:19:42    214s] [NR-eGR] 
[02/08 15:19:42    214s] (I)       Started Phase 1f ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3824 = (1770 H, 2054 V) = (0.62% H, 1.61% V) = (3.027e+03um H, 3.512e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1g Route ============
[02/08 15:19:42    214s] (I)       Started Post Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 3802 = (1783 H, 2019 V) = (0.62% H, 1.58% V) = (3.049e+03um H, 3.452e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       numNets=22  numFullyRipUpNets=17  numPartialRipUpNets=17 routedWL=789
[02/08 15:19:42    214s] [NR-eGR] Create a new net group with 17 nets and layer range [5, 9]
[02/08 15:19:42    214s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:42    214s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Build MST ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Generate topology with single threads
[02/08 15:19:42    214s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       total 2D Cap : 683231 = (426156 H, 257075 V)
[02/08 15:19:42    214s] (I)       ============  Phase 1a Route ============
[02/08 15:19:42    214s] [NR-eGR] Layer group 2: route 17 net(s) in layer range [5, 9]
[02/08 15:19:42    214s] (I)       Started Phase 1a ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 60
[02/08 15:19:42    214s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 6817 = (3137 H, 3680 V) = (0.74% H, 1.43% V) = (5.364e+03um H, 6.293e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1b Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1b ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 6817 = (3137 H, 3680 V) = (0.74% H, 1.43% V) = (5.364e+03um H, 6.293e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.165707e+04um
[02/08 15:19:42    214s] (I)       ============  Phase 1c Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1c ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:42    214s] (I)       Started Two Level Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 6817 = (3137 H, 3680 V) = (0.74% H, 1.43% V) = (5.364e+03um H, 6.293e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1d Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1d ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 6833 = (3151 H, 3682 V) = (0.74% H, 1.43% V) = (5.388e+03um H, 6.296e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1e Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1e ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 6833 = (3151 H, 3682 V) = (0.74% H, 1.43% V) = (5.388e+03um H, 6.296e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1f Route ============
[02/08 15:19:42    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.168443e+04um
[02/08 15:19:42    214s] [NR-eGR] 
[02/08 15:19:42    214s] (I)       Usage: 6833 = (3151 H, 3682 V) = (0.74% H, 1.43% V) = (5.388e+03um H, 6.296e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1g Route ============
[02/08 15:19:42    214s] (I)       Started Post Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 6816 = (3169 H, 3647 V) = (0.74% H, 1.42% V) = (5.419e+03um H, 6.236e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       numNets=17  numFullyRipUpNets=17  numPartialRipUpNets=17 routedWL=0
[02/08 15:19:42    214s] [NR-eGR] Create a new net group with 17 nets and layer range [5, 11]
[02/08 15:19:42    214s] (I)       Started Build MST ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Generate topology with single threads
[02/08 15:19:42    214s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       total 2D Cap : 781585 = (479682 H, 301903 V)
[02/08 15:19:42    214s] (I)       ============  Phase 1a Route ============
[02/08 15:19:42    214s] [NR-eGR] Layer group 3: route 17 net(s) in layer range [5, 11]
[02/08 15:19:42    214s] (I)       Started Phase 1a ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 60
[02/08 15:19:42    214s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 9831 = (4523 H, 5308 V) = (0.94% H, 1.76% V) = (7.734e+03um H, 9.077e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1b Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1b ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 9831 = (4523 H, 5308 V) = (0.94% H, 1.76% V) = (7.734e+03um H, 9.077e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.681101e+04um
[02/08 15:19:42    214s] (I)       ============  Phase 1c Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1c ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:42    214s] (I)       Started Two Level Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 9831 = (4523 H, 5308 V) = (0.94% H, 1.76% V) = (7.734e+03um H, 9.077e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1d Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1d ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 9847 = (4537 H, 5310 V) = (0.95% H, 1.76% V) = (7.758e+03um H, 9.080e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1e Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1e ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 9847 = (4537 H, 5310 V) = (0.95% H, 1.76% V) = (7.758e+03um H, 9.080e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1f Route ============
[02/08 15:19:42    214s] (I)       Usage: 9847 = (4537 H, 5310 V) = (0.95% H, 1.76% V) = (7.758e+03um H, 9.080e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.683837e+04um
[02/08 15:19:42    214s] [NR-eGR] 
[02/08 15:19:42    214s] (I)       ============  Phase 1g Route ============
[02/08 15:19:42    214s] (I)       Started Post Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 9829 = (4554 H, 5275 V) = (0.95% H, 1.75% V) = (7.787e+03um H, 9.020e+03um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       numNets=17  numFullyRipUpNets=0  numPartialRipUpNets=15 routedWL=351
[02/08 15:19:42    214s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:42    214s] [NR-eGR] Create a new net group with 15 nets and layer range [3, 11]
[02/08 15:19:42    214s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Build MST ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Generate topology with single threads
[02/08 15:19:42    214s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       total 2D Cap : 1053139 = (622396 H, 430743 V)
[02/08 15:19:42    214s] (I)       ============  Phase 1a Route ============
[02/08 15:19:42    214s] [NR-eGR] Layer group 4: route 15 net(s) in layer range [3, 11]
[02/08 15:19:42    214s] (I)       Started Phase 1a ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 42
[02/08 15:19:42    214s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 15042 = (6937 H, 8105 V) = (1.11% H, 1.88% V) = (1.186e+04um H, 1.386e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1b Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1b ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 15042 = (6937 H, 8105 V) = (1.11% H, 1.88% V) = (1.186e+04um H, 1.386e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.572182e+04um
[02/08 15:19:42    214s] (I)       ============  Phase 1c Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1c ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:42    214s] (I)       Started Two Level Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 15042 = (6937 H, 8105 V) = (1.11% H, 1.88% V) = (1.186e+04um H, 1.386e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1d Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1d ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 15068 = (6969 H, 8099 V) = (1.12% H, 1.88% V) = (1.192e+04um H, 1.385e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1e Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1e ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 15068 = (6969 H, 8099 V) = (1.12% H, 1.88% V) = (1.192e+04um H, 1.385e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       [02/08 15:19:42    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.576628e+04um
[02/08 15:19:42    214s] [NR-eGR] 
============  Phase 1f Route ============
[02/08 15:19:42    214s] (I)       Usage: 15068 = (6969 H, 8099 V) = (1.12% H, 1.88% V) = (1.192e+04um H, 1.385e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1g Route ============
[02/08 15:19:42    214s] (I)       Started Post Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 15036 = (6949 H, 8087 V) = (1.12% H, 1.88% V) = (1.188e+04um H, 1.383e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       numNets=15  numFullyRipUpNets=0  numPartialRipUpNets=11 routedWL=666
[02/08 15:19:42    214s] [NR-eGR] Create a new net group with 11 nets and layer range [2, 11]
[02/08 15:19:42    214s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:42    214s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Build MST ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Generate topology with single threads
[02/08 15:19:42    214s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       total 2D Cap : 1181979 = (622396 H, 559583 V)
[02/08 15:19:42    214s] (I)       ============  Phase 1a Route ============
[02/08 15:19:42    214s] [NR-eGR] Layer group 5: route 11 net(s) in layer range [2, 11]
[02/08 15:19:42    214s] (I)       Started Phase 1a ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 27
[02/08 15:19:42    214s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18950 = (8759 H, 10191 V) = (1.41% H, 1.82% V) = (1.498e+04um H, 1.743e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1b Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1b ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18950 = (8759 H, 10191 V) = (1.41% H, 1.82% V) = (1.498e+04um H, 1.743e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.240450e+04um
[02/08 15:19:42    214s] (I)       ============  Phase 1c Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1c ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Level2 Grid: 26 x 26
[02/08 15:19:42    214s] (I)       Started Two Level Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18950 = (8759 H, 10191 V) = (1.41% H, 1.82% V) = (1.498e+04um H, 1.743e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1d Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1d ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18976 = (8789 H, 10187 V) = (1.41% H, 1.82% V) = (1.503e+04um H, 1.742e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1e Route ============
[02/08 15:19:42    214s] (I)       Started Phase 1e ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18976 = (8789 H, 10187 V) = (1.41% H, 1.82% V) = (1.503e+04um H, 1.742e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1f Route ============
[02/08 15:19:42    214s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.244896e+04um
[02/08 15:19:42    214s] [NR-eGR] 
[02/08 15:19:42    214s] (I)       Started Phase 1f ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18976 = (8789 H, 10187 V) = (1.41% H, 1.82% V) = (1.503e+04um H, 1.742e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       ============  Phase 1g Route ============
[02/08 15:19:42    214s] (I)       Started Post Routing ( Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Usage: 18944 = (8769 H, 10175 V) = (1.41% H, 1.82% V) = (1.499e+04um H, 1.740e+04um V)
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:19:42    214s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:42    214s] (I)       
[02/08 15:19:42    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:19:42    214s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:19:42    214s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:19:42    214s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:19:42    214s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:42    214s] [NR-eGR]  Metal1  (1)         5( 0.11%)         1( 0.02%)   ( 0.14%) 
[02/08 15:19:42    214s] [NR-eGR]  Metal2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:42    214s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:42    214s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:42    214s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:42    214s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:42    214s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:43    214s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:43    214s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:43    214s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:43    214s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:19:43    214s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:19:43    214s] [NR-eGR] Total                5( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/08 15:19:43    214s] [NR-eGR] 
[02/08 15:19:43    214s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.52 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:43    214s] (I)       total 2D Cap : 1236074 = (659708 H, 576366 V)
[02/08 15:19:43    214s] (I)       [02/08 15:19:43    214s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:19:43    214s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
============= track Assignment ============
[02/08 15:19:43    214s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1895.82 MB )
[02/08 15:19:43    214s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:43    214s] (I)       Started Greedy Track Assignment ( Curr Mem: 1895.82 MB )
[02/08 15:19:43    214s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:19:43    214s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:43    214s] (I)       Run Multi-thread track assignment
[02/08 15:19:43    214s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1895.82 MB )
[02/08 15:19:43    214s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:43    214s] [NR-eGR] Metal1  (1H) length: 1.459894e+04um, number of vias: 39456
[02/08 15:19:43    214s] [NR-eGR] Metal2  (2V) length: 5.726467e+04um, number of vias: 27840
[02/08 15:19:43    214s] [NR-eGR] Metal3  (3H) length: 6.126807e+04um, number of vias: 7901
[02/08 15:19:43    214s] [NR-eGR] Metal4  (4V) length: 3.747456e+04um, number of vias: 3460
[02/08 15:19:43    214s] [NR-eGR] Metal5  (5H) length: 1.950067e+04um, number of vias: 1187
[02/08 15:19:43    214s] [NR-eGR] Metal6  (6V) length: 5.935505e+03um, number of vias: 189
[02/08 15:19:43    214s] [NR-eGR] Metal7  (7H) length: 1.636020e+03um, number of vias: 31
[02/08 15:19:43    214s] [NR-eGR] Metal8  (8V) length: 3.768650e+02um, number of vias: 15
[02/08 15:19:43    214s] [NR-eGR] Metal9  (9H) length: 2.560000e+01um, number of vias: 4
[02/08 15:19:43    214s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Total length: 1.980827e+05um, number of vias: 80083
[02/08 15:19:43    214s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:43    214s] [NR-eGR] Total eGR-routed clock nets wire length: 7.071675e+03um 
[02/08 15:19:43    214s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:43    214s] [NR-eGR] Report for selected net(s) only.
[02/08 15:19:43    214s] [NR-eGR] Metal1  (1H) length: 6.262350e+02um, number of vias: 2112
[02/08 15:19:43    214s] [NR-eGR] Metal2  (2V) length: 2.262805e+03um, number of vias: 1610
[02/08 15:19:43    214s] [NR-eGR] Metal3  (3H) length: 1.823270e+03um, number of vias: 711
[02/08 15:19:43    214s] [NR-eGR] Metal4  (4V) length: 2.288550e+02um, number of vias: 678
[02/08 15:19:43    214s] [NR-eGR] Metal5  (5H) length: 1.069645e+03um, number of vias: 571
[02/08 15:19:43    214s] [NR-eGR] Metal6  (6V) length: 1.060865e+03um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Metal10 (10V) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:19:43    214s] [NR-eGR] Total length: 7.071675e+03um, number of vias: 5682
[02/08 15:19:43    214s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:43    214s] [NR-eGR] Total routed clock nets wire length: 7.071675e+03um, number of vias: 5682
[02/08 15:19:43    214s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:19:43    214s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 1.24 sec, Curr Mem: 1854.82 MB )
[02/08 15:19:43    214s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/.rgfnjNd0i
[02/08 15:19:43    214s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.6 real=0:00:01.3)
[02/08 15:19:43    214s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:19:43    214s] UM:*                                      Early Global Route - eGR->NR step
[02/08 15:19:43    214s]     Routing using eGR in eGR->NR Step done.
[02/08 15:19:43    214s]     Routing using NR in eGR->NR Step...
[02/08 15:19:43    214s] 
[02/08 15:19:43    214s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[02/08 15:19:43    214s]   0 nets are default rule and 22 are NDR_ClockTree.
[02/08 15:19:43    214s]   Removed pre-existing routes for 22 nets.
[02/08 15:19:43    214s]   Preferred NanoRoute mode settings: Current
[02/08 15:19:43    214s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/08 15:19:43    214s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[02/08 15:19:43    214s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[02/08 15:19:43    214s]       Clock detailed routing...
[02/08 15:19:43    214s]         NanoRoute...
[02/08 15:19:43    214s] 
[02/08 15:19:43    214s] route_global_detail
[02/08 15:19:43    214s] 
[02/08 15:19:43    214s] #set_db route_design_detail_auto_stop false
[02/08 15:19:43    214s] #set_db route_design_detail_end_iteration 20
[02/08 15:19:43    215s] #set_db route_design_allow_pin_as_feedthru "false"
[02/08 15:19:43    215s] #set_db route_design_selected_net_only true
[02/08 15:19:43    215s] #set_db route_design_with_eco true
[02/08 15:19:43    215s] #set_db route_design_with_si_driven false
[02/08 15:19:43    215s] #set_db route_design_with_timing_driven false
[02/08 15:19:43    215s] ### Time Record (route_global_detail) is installed.
[02/08 15:19:43    215s] #Start route_global_detail on Wed Feb  8 15:19:43 2023
[02/08 15:19:43    215s] #
[02/08 15:19:43    215s] ### Time Record (Pre Callback) is installed.
[02/08 15:19:43    215s] ### Time Record (Pre Callback) is uninstalled.
[02/08 15:19:43    215s] ### Time Record (DB Import) is installed.
[02/08 15:19:43    215s] ### Time Record (Timing Data Generation) is installed.
[02/08 15:19:43    215s] ### Time Record (Timing Data Generation) is uninstalled.
[02/08 15:19:43    215s] ### info: trigger full reload of library data.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[02/08 15:19:43    215s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/08 15:19:44    215s] ### Net info: total nets: 10262
[02/08 15:19:44    215s] ### Net info: dirty nets: 22
[02/08 15:19:44    215s] ### Net info: marked as disconnected nets: 0
[02/08 15:19:44    215s] #num needed restored net=0
[02/08 15:19:44    215s] #need_extraction net=0 (total=10262)
[02/08 15:19:44    215s] ### Net info: fully routed nets: 0
[02/08 15:19:44    215s] ### Net info: trivial (< 2 pins) nets: 196
[02/08 15:19:44    215s] ### Net info: unrouted nets: 10066
[02/08 15:19:44    215s] ### Net info: re-extraction nets: 0
[02/08 15:19:44    215s] ### Net info: selected nets: 22
[02/08 15:19:44    215s] ### Net info: ignored nets: 0
[02/08 15:19:44    215s] ### Net info: skip routing nets: 0
[02/08 15:19:44    215s] ### Time Record (DB Import) is uninstalled.
[02/08 15:19:44    215s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[02/08 15:19:44    215s] #RTESIG:78da8d92b14ec330108699798a93db214834f1d97162af48ac0555c0c06205704d506a47
[02/08 15:19:44    215s] #       b653099e1e036b49eaf53e7dfef5dfadd64fb73b20a84ac44d442635c276878a4a141b46
[02/08 15:19:44    215s] #       85a850e93c7abc2197abf5ddfd033205fb6e88068a17ef876b98a209104d4abdb3577f0c
[02/08 15:19:44    215s] #       430e8c42d1bb64ac09a79956420ad39ca6162d90e4473f78fb49a08829e4e1495452ba98
[02/08 15:19:44    215s] #       4ab13aebf2975965dc74380db5f5522c645c0262d9d09f07c57ef05dfa876c9bc558c829
[02/08 15:19:44    215s] #       3f0362e20c880b20553a8c55ef9c3f4e51277318b562420afdea942cfb5476537a2f6dd0
[02/08 15:19:44    215s] #       36f476ec8e837efe8aa6a15519ecde7d6cdf683f5f35d65402f9cd325724d62d0372e40b
[02/08 15:19:44    215s] #       b226534b7db7f9e416197e86a75e3e920ccd6ee3e21b0b6dfaae
[02/08 15:19:44    215s] #
[02/08 15:19:44    215s] #Skip comparing routing design signature in db-snapshot flow
[02/08 15:19:44    215s] #RTESIG:78da8d92b14ec330108699798a93db214834f1d97162af48ac0555c0c06205704d506a47
[02/08 15:19:44    215s] #       b653099e1e036b49eaf53e7dfef5dfadd64fb73b20a84ac44d442635c276878a4a141b46
[02/08 15:19:44    215s] #       85a850e93c7abc2197abf5ddfd033205fb6e88068a17ef876b98a209104d4abdb3577f0c
[02/08 15:19:44    215s] #       430e8c42d1bb64ac09a79956420ad39ca6162d90e4473f78fb49a08829e4e1495452ba98
[02/08 15:19:44    215s] #       4ab13aebf2975965dc74380db5f5522c645c0262d9d09f07c57ef05dfa876c9bc558c829
[02/08 15:19:44    215s] #       3f0362e20c880b20553a8c55ef9c3f4e51277318b562420afdea942cfb5476537a2f6dd0
[02/08 15:19:44    215s] #       36f476ec8e837efe8aa6a15519ecde7d6cdf683f5f35d65402f9cd325724d62d0372e40b
[02/08 15:19:44    215s] #       b226534b7db7f9e416197e86a75e3e920ccd6ee3e21b0b6dfaae
[02/08 15:19:44    215s] #
[02/08 15:19:44    215s] ### Time Record (Data Preparation) is installed.
[02/08 15:19:44    215s] #Start routing data preparation on Wed Feb  8 15:19:44 2023
[02/08 15:19:44    215s] #
[02/08 15:19:44    216s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:19:44    216s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:19:44    216s] #Voltage range [0.000 - 1.100] has 10187 nets.
[02/08 15:19:44    216s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:19:44    216s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:19:44    216s] ### Time Record (Cell Pin Access) is installed.
[02/08 15:19:48    220s] ### Time Record (Cell Pin Access) is uninstalled.
[02/08 15:19:48    220s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/08 15:19:48    220s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:19:48    220s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/08 15:19:48    220s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/08 15:19:48    220s] #Regenerating Ggrids automatically.
[02/08 15:19:48    220s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:19:48    220s] #Using automatically generated G-grids.
[02/08 15:19:48    220s] ### Time Record (Data Preparation) is uninstalled.
[02/08 15:19:48    220s] #Done routing data preparation.
[02/08 15:19:48    220s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1340.19 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### Time Record (Special Wire Merging) is installed.
[02/08 15:19:48    220s] #Merging special wires: starts on Wed Feb  8 15:19:48 2023 with memory = 1340.72 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### Time Record (Special Wire Merging) is uninstalled.
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] #reading routing guides ......
[02/08 15:19:48    220s] ### Time Record (Global Routing) is installed.
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Finished routing data preparation on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Cpu time = 00:00:05
[02/08 15:19:48    220s] #Elapsed time = 00:00:05
[02/08 15:19:48    220s] #Increased memory = 35.38 (MB)
[02/08 15:19:48    220s] #Total memory = 1340.93 (MB)
[02/08 15:19:48    220s] #Peak memory = 1526.36 (MB)
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Start global routing on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Start global routing initialization on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Number of eco nets is 0
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Start global routing data preparation on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] ### build_merged_routing_blockage_rect_list starts on Wed Feb  8 15:19:48 2023 with memory = 1341.02 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### init_is_bin_blocked starts on Wed Feb  8 15:19:48 2023 with memory = 1341.04 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB[02/08 15:19:48    220s] #Start routing resource analysis on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
, peak:1.5 GB
[02/08 15:19:48    220s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Feb  8 15:19:48 2023 with memory = 1342.55 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### adjust_flow_cap starts on Wed Feb  8 15:19:48 2023 with memory = 1342.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### adjust_partial_route_blockage starts on Wed Feb  8 15:19:48 2023 with memory = 1342.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### set_via_blocked starts on Wed Feb  8 15:19:48 2023 with memory = 1342.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### copy_flow starts on Wed Feb  8 15:19:48 2023 with memory = 1342.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] #Routing resource analysis is done on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] ### report_flow_cap starts on Wed Feb  8 15:19:48 2023 with memory = 1342.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] #  Resource Analysis:
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/08 15:19:48    220s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/08 15:19:48    220s] #  --------------------------------------------------------------
[02/08 15:19:48    220s] #  Metal1         H        1139           0        5852    68.35%
[02/08 15:19:48    220s] #  Metal2         V        1095           0        5852     1.88%
[02/08 15:19:48    220s] #  Metal3         H        1139           0        5852     0.00%
[02/08 15:19:48    220s] #  Metal4         V        1095           0        5852     1.88%
[02/08 15:19:48    220s] #  Metal5         H        1139           0        5852     0.00%
[02/08 15:19:48    220s] #  Metal6         V        1095           0        5852     1.88%
[02/08 15:19:48    220s] #  Metal7         H        1139           0        5852     0.00%
[02/08 15:19:48    220s] #  Metal8         V        1095           0        5852     1.88%
[02/08 15:19:48    220s] #  Metal9         H        1139           0        5852     0.00%
[02/08 15:19:48    220s] #  Metal10        V         351          86        5852     8.58%
[02/08 15:19:48    220s] #  Metal11        H         415          40        5852     5.40%
[02/08 15:19:48    220s] #  --------------------------------------------------------------
[02/08 15:19:48    220s] #  Total                  10841       2.58%       64372     8.17%
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] ### report_flow_cap cpu:00:00:00, [02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #
real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### analyze_m2_tracks starts on Wed Feb  8 15:19:48 2023 with memory = 1342.74 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### report_initial_resource starts on Wed Feb  8 15:19:48 2023 with memory = 1342.74 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### mark_pg_pins_accessibility starts on Wed Feb  8 15:19:48 2023 with memory = 1342.74 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### set_net_region starts on Wed Feb  8 15:19:48 2023 with memory = 1342.74 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Global routing data preparation is done on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] ### prepare_level starts on Wed Feb  8 15:19:48 2023 with memory = 1342.76 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.75 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] ### init level 1 starts on Wed Feb  8 15:19:48 2023 with memory = 1342.77 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] #Routing guide is on.
[02/08 15:19:48    220s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### Level 1 hgrid = 77 X 76
[02/08 15:19:48    220s] ### prepare_level_flow starts on Wed Feb  8 15:19:48 2023 with memory = 1342.81 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #Global routing initialization is done on Wed Feb  8 15:19:48 2023
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.81 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] #
[02/08 15:19:48    220s] #start global routing iteration 1...
[02/08 15:19:48    220s] ### init_flow_edge starts on Wed Feb  8 15:19:48 2023 with memory = 1342.87 (MB), peak = 1526.36 (MB)
[02/08 15:19:48    220s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:48    220s] ### routing at level 1 (topmost level) iter 0
[02/08 15:19:50    221s] ### measure_qor starts on Wed Feb  8 15:19:50 2023 with memory = 1347.38 (MB), peak = 1526.36 (MB)
[02/08 15:19:50    221s] ### measure_congestion starts on Wed Feb  8 15:19:50 2023 with memory = 1347.38 (MB), peak = 1526.36 (MB)
[02/08 15:19:50    221s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:50    221s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:50    221s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1347.39 (MB), peak = 1526.36 (MB)
[02/08 15:19:50    221s] #
[02/08 15:19:50    221s] #start global routing iteration 2...
[02/08 15:19:50    221s] ### routing at level 1 (topmost level) iter 1
[02/08 15:19:51    223s] ### measure_qor starts on Wed Feb  8 15:19:51 2023 with memory = 1347.49 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### measure_congestion starts on Wed Feb  8 15:19:51 2023 with memory = 1347.49 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1347.49 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] ### route_end starts on Wed Feb  8 15:19:51 2023 with memory = 1347.49 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Total number of trivial nets (e.g. < 2 pins) = 196 (skipped).
[02/08 15:19:51    223s] #Total number of selected nets for routing = 22.
[02/08 15:19:51    223s] #Total number of unselected nets (but routable) for routing = 10044 (skipped).
[02/08 15:19:51    223s] #Total number of nets in the design = 10262.
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #10044 skipped nets do not have any wires.
[02/08 15:19:51    223s] #22 routable nets have only global wires.
[02/08 15:19:51    223s] #22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Routed net constraints summary:
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #          Rules   Pref Layer   Avoid Detour   Unconstrained  
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #        Default            0              0               0  
[02/08 15:19:51    223s] #  NDR_ClockTree           22             22               0  
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #          Total           22             22               0  
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Routing constraints summary of the whole design:
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #          Rules   Pref Layer   Avoid Detour   Unconstrained  
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #        Default            0              0           10044  
[02/08 15:19:51    223s] #  NDR_ClockTree           22             22               0  
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #          Total           22             22           10044  
[02/08 15:19:51    223s] #-----------------------------------------------------------
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] ### cal_base_flow starts on Wed Feb  8 15:19:51 2023 with memory = 1347.50 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### init_flow_edge starts on Wed Feb  8 15:19:51 2023 with memory = 1347.50 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### cal_flow starts on Wed Feb  8 15:19:51 2023 with memory = 1349.70 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### report_overcon starts on Wed Feb  8 15:19:51 2023 with memory = 1349.72 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s]   Flow/Cap[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #                 OverCon       OverCon       OverCon       OverCon          
[02/08 15:19:51    223s] #          --------------     0.49          #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[02/08 15:19:51    223s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[02/08 15:19:51    223s] #  --------------------------------------------------------------------------
[02/08 15:19:51    223s] #  Metal1        1(0.03%)     18(0.62%)     0.17       0.07        0(0.00%)      0(0.00%)   (0.66%)
[02/08 15:19:51    223s] #  Metal2       33(0.56%)     18(0.31%)      1(0.02%)      1(0.02%)   (0.91%)
[02/08 15:19:51    223s] #     0.13       0.05    Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:19:51    223s] #  Metal4        5(0.09%)      0(0.00%)      4(0.07%)      0(0.00%)   (0.15%)
     0.13  [02/08 15:19:51    223s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:19:51    223s] #  Metal6        1(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)     0.03  
[02/08 15:19:51    223s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.11       0.05  [02/08 15:19:51    223s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.00       0.00  [02/08 15:19:51    223s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:19:51    223s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
--------------[02/08 15:19:51    223s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:19:51    223s] #  --------------------------------------------------------------------------
[02/08 15:19:51    223s] #     Total     40(0.07%)     36(0.06%)      5(0.01%)### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB      1(0.00%)   (0.14%)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[02/08 15:19:51    223s] #  Overflow after GR: 0.03% H + 0.10% V
[02/08 15:19:51    223s] #
, peak:1.5 GB
[02/08 15:19:51    223s] ### cal_base_flow starts on Wed Feb  8 15:19:51 2023 with memory = 1349.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### init_flow_edge starts on Wed Feb  8 15:19:51 2023 with memory = 1349.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### cal_flow starts on Wed Feb  8 15:19:51 2023 with memory = 1349.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### export_cong_map starts on Wed Feb  8 15:19:51 2023 with memory = 1349.73 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### PDZT_Export::export_cong_map starts on Wed Feb  8 15:19:51 2023 with memory = 1349.84 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### import_cong_map starts on Wed Feb  8 15:19:51 2023 with memory = 1349.85 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### update starts on Wed Feb  8 15:19:51 2023 with memory = 1349.85 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] #Complete Global Routing.
[02/08 15:19:51    223s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:19:51    223s] #Total wire length = 6384 um.
[02/08 15:19:51    223s] #Total half perimeter of net bounding box = 2017 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal1 = 259 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal2 = 2046 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal3 = 1778 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal4 = 194 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal5 = 1035 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal6 = 1072 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal7 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal8 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal9 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal10 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:19:51    223s] #Total number of vias = 4933
[02/08 15:19:51    223s] #Up-Via Summary (total 4933):
[02/08 15:19:51    223s] #           
[02/08 15:19:51    223s] #-----------------------
[02/08 15:19:51    223s] # Metal1           1985
[02/08 15:19:51    223s] # Metal2           1273
[02/08 15:19:51    223s] # Metal3            638
[02/08 15:19:51    223s] # Metal4            600
[02/08 15:19:51    223s] # Metal5            437
[02/08 15:19:51    223s] #-----------------------
[02/08 15:19:51    223s] #                  4933 
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Total number of involved priority nets 22
[02/08 15:19:51    223s] #Maximum src to sink distance for priority net 193.5
[02/08 15:19:51    223s] #Average of max src_to_sink distance for priority net 69.1
[02/08 15:19:51    223s] #Average of ave src_to_sink distance for priority net 39.1
[02/08 15:19:51    223s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### report_overcon starts on Wed Feb  8 15:19:51 2023 with memory = 1350.30 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### report_overcon starts on Wed Feb  8 15:19:51 2023 with memory = 1350.30 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB[02/08 15:19:51    223s] #Max overcon = 4 tracks.
[02/08 15:19:51    223s] #Total overcon = 0.14%.
[02/08 15:19:51    223s] #Worst layer Gcell overcon rate = 0.15%.
, peak:1.5 GB
[02/08 15:19:51    223s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:19:51    223s] ### Time Record (Global Routing) is uninstalled.
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Global routing statistics:
[02/08 15:19:51    223s] #Cpu time = 00:00:03
[02/08 15:19:51    223s] #Elapsed time = 00:00:03
[02/08 15:19:51    223s] #Increased memory = 9.37 (MB)
[02/08 15:19:51    223s] #Total memory = 1350.31 (MB)
[02/08 15:19:51    223s] #Peak memory = 1526.36 (MB)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Finished global routing on Wed Feb  8 15:19:51 2023
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] ### Time Record (Track Assignment) is installed.
[02/08 15:19:51    223s] #reading routing guides ......
[02/08 15:19:51    223s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:19:51    223s] ### Time Record (Track Assignment) is installed.
[02/08 15:19:51    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.64 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] #Start Track Assignment.
[02/08 15:19:51    223s] #Done with 937 horizontal wires in 1 hboxes and 1110 vertical wires in 1 hboxes.
[02/08 15:19:51    223s] #Done with 889 horizontal wires in 1 hboxes and 1067 vertical wires in 1 hboxes.
[02/08 15:19:51    223s] #Complete Track Assignment.
[02/08 15:19:51    223s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:19:51    223s] #Total wire length = 6999 um.
[02/08 15:19:51    223s] #Total half perimeter of net bounding box = 2017 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal1 = 724 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal2 = 2067 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal3 = 1873 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal4 = 175 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal5 = 996 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal6 = 1164 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal7 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal8 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal9 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal10 = 0 um.
[02/08 15:19:51    223s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:19:51    223s] #Total number of vias = 4933
[02/08 15:19:51    223s] #Up-Via Summary (total 4933):
[02/08 15:19:51    223s] #           
[02/08 15:19:51    223s] #-----------------------
[02/08 15:19:51    223s] # Metal1           1985
[02/08 15:19:51    223s] # Metal2           1273
[02/08 15:19:51    223s] # Metal3            638
[02/08 15:19:51    223s] # Metal4            600
[02/08 15:19:51    223s] # Metal5            437
[02/08 15:19:51    223s] #-----------------------
[02/08 15:19:51    223s] #                  4933 
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:19:51    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1353.32 (MB), peak = 1526.36 (MB)
[02/08 15:19:51    223s] #
[02/08 15:19:51    223s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/08 15:19:51    223s] #Cpu time = 00:00:07
[02/08 15:19:51    223s] #Elapsed time = 00:00:07
[02/08 15:19:51    223s] #Increased memory = 47.98 (MB)
[02/08 15:19:51    223s] #Total memory = 1353.39 (MB)
[02/08 15:19:51    223s] #Peak memory = 1526.36 (MB)
[02/08 15:19:51    223s] ### Time Record (Detail Routing) is installed.
[02/08 15:19:51    223s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:19:53    224s] #
[02/08 15:19:53    224s] #Start Detail Routing..
[02/08 15:19:53    224s] #start initial detail routing ...
[02/08 15:19:53    224s] ### Design has 2 dirty nets
[02/08 15:20:16    248s] # ECO: 0.6% of the total area was rechecked for DRC, and 82.8% required routing.
[02/08 15:20:16    248s] #   number of violations = 2
[02/08 15:20:16    248s] #
[02/08 15:20:16    248s] #    By Layer and Type :
[02/08 15:20:16    248s] #	          Short   Totals
[02/08 15:20:16    248s] #	Metal1        0        0
[02/08 15:20:16    248s] #	Metal2        0        0
[02/08 15:20:16    248s] #	Metal3        0        0
[02/08 15:20:16    248s] #	Metal4        0        0
[02/08 15:20:16    248s] #	Metal5        0        0
[02/08 15:20:16    248s] #	Metal6        2        2
[02/08 15:20:16    248s] #	Totals        2        2
[02/08 15:20:16    248s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1410.41 (MB), peak = 1526.36 (MB)
[02/08 15:20:17    248s] #start 1st optimization iteration ...
[02/08 15:20:17    248s] #deterministic_schedule_search_repair_queue1
[02/08 15:20:17    248s] #   number of violations = 0
[02/08 15:20:17    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.98 (MB), peak = 1526.36 (MB)
[02/08 15:20:17    248s] #Complete Detail Routing.
[02/08 15:20:17    248s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:20:17    248s] #Total wire length = 7365 um.
[02/08 15:20:17    248s] #Total half perimeter of net bounding box = 2017 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal1 = 1 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal2 = 1136 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal3 = 1339 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal4 = 222 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal5 = 2725 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal6 = 1934 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal7 = 7 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal8 = 0 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal9 = 0 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal10 = 0 um.
[02/08 15:20:17    248s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:20:17    248s] #Total number of vias = 7418
[02/08 15:20:17    248s] #Up-Via Summary (total 7418):
[02/08 15:20:17    248s] #           
[02/08 15:20:17    248s] #-----------------------
[02/08 15:20:17    248s] # Metal1           2013
[02/08 15:20:17    248s] # Metal2           1934
[02/08 15:20:17    248s] # Metal3           1315
[02/08 15:20:17    248s] # Metal4           1178
[02/08 15:20:17    248s] # Metal5            974
[02/08 15:20:17    248s] # Metal6              4
[02/08 15:20:17    248s] #-----------------------
[02/08 15:20:17    248s] #                  7418 
[02/08 15:20:17    248s] #
[02/08 15:20:17    248s] #Total number of DRC violations = 0
[02/08 15:20:17    248s] ### Time Record (Detail Routing) is uninstalled.
[02/08 15:20:17    248s] #Cpu time = 00:00:26
[02/08 15:20:17    248s] #Elapsed time = 00:00:26
[02/08 15:20:17    248s] #Increased memory = 7.53 (MB)
[02/08 15:20:17    248s] #Total memory = 1360.92 (MB)
[02/08 15:20:17    248s] #Peak memory = 1526.36 (MB)
[02/08 15:20:17    248s] #route_detail Statistics:
[02/08 15:20:17    248s] #Cpu time = 00:00:26
[02/08 15:20:17    248s] #Elapsed time = 00:00:26
[02/08 15:20:17    248s] #Increased memory = 7.53 (MB)
[02/08 15:20:17    248s] #Total memory = 1360.92 (MB)
[02/08 15:20:17    248s] #Peak memory = 1526.36 (MB)
[02/08 15:20:17    248s] #Skip updating routing design signature in db-snapshot flow
[02/08 15:20:17    248s] ### Time Record (DB Export) is installed.
[02/08 15:20:17    248s] Extracting standard cell pins and blockage ...... 
[02/08 15:20:17    248s] Pin and blockage extraction finished
[02/08 15:20:17    249s] ### Time Record (DB Export) is uninstalled.
[02/08 15:20:17    249s] ### Time Record (Post Callback) is installed.
[02/08 15:20:17    249s] ### Time Record (Post Callback) is uninstalled.
[02/08 15:20:17    249s] #
[02/08 15:20:17    249s] #route_global_detail statistics:
[02/08 15:20:17    249s] #Cpu time = 00:00:34
[02/08 15:20:17    249s] #Elapsed time = 00:00:34
[02/08 15:20:17    249s] #Increased memory = 48.25 (MB)
[02/08 15:20:17    249s] #Total memory = 1355.82 (MB)
[02/08 15:20:17    249s] #Peak memory = 1526.36 (MB)
[02/08 15:20:17    249s] #Number of warnings = 17
[02/08 15:20:17    249s] #Total number of warnings = 36
[02/08 15:20:17    249s] #Number of fails = 0
[02/08 15:20:17    249s] #Total number of fails = 0
[02/08 15:20:17    249s] #Complete route_global_detail on Wed Feb  8 15:20:17 2023
[02/08 15:20:17    249s] #
[02/08 15:20:17    249s] ### Time Record (route_global_detail) is uninstalled.
[02/08 15:20:17    249s] ### 
[02/08 15:20:17    249s] ###   Scalability Statistics
[02/08 15:20:17    249s] ### 
[02/08 15:20:17    249s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:20:17    249s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[02/08 15:20:17    249s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:20:17    249s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/08 15:20:17    249s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/08 15:20:17    249s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/08 15:20:17    249s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[02/08 15:20:17    249s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/08 15:20:17    249s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[02/08 15:20:17    249s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/08 15:20:17    249s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/08 15:20:17    249s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[02/08 15:20:17    249s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/08 15:20:17    249s] ###   Detail Routing                |        00:00:26|        00:00:26|             1.0|
[02/08 15:20:17    249s] ###   Entire Command                |        00:00:34|        00:00:34|             1.0|
[02/08 15:20:17    249s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:20:17    249s] ### 
[02/08 15:20:17    249s]         NanoRoute done. (took cpu=0:00:34.1 real=0:00:34.0)
[02/08 15:20:17    249s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:17    249s] UM:*                                      NanoRoute
[02/08 15:20:17    249s]       Clock detailed routing done.
[02/08 15:20:17    249s] Checking guided vs. routed lengths for 22 nets...
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]       
[02/08 15:20:17    249s]       Guided max path lengths
[02/08 15:20:17    249s]       =======================
[02/08 15:20:17    249s]       
[02/08 15:20:17    249s]       ---------------------------------------
[02/08 15:20:17    249s]       From (um)    To (um)    Number of paths
[02/08 15:20:17    249s]       ---------------------------------------
[02/08 15:20:17    249s]         20.000      40.000           4
[02/08 15:20:17    249s]         40.000      60.000           7
[02/08 15:20:17    249s]         60.000      80.000           7
[02/08 15:20:17    249s]         80.000     100.000           2
[02/08 15:20:17    249s]        100.000     120.000           1
[02/08 15:20:17    249s]        120.000     140.000           0
[02/08 15:20:17    249s]        140.000     160.000           0
[02/08 15:20:17    249s]        160.000     180.000           0
[02/08 15:20:17    249s]        180.000     200.000           1
[02/08 15:20:17    249s]       ---------------------------------------
[02/08 15:20:17    249s]       
[02/08 15:20:17    249s]       Deviation of routing from guided max path lengths
[02/08 15:20:17    249s]       =================================================
[02/08 15:20:17    249s]       
[02/08 15:20:17    249s]       -------------------------------------
[02/08 15:20:17    249s]       From (%)    To (%)    Number of paths
[02/08 15:20:17    249s]       -------------------------------------
[02/08 15:20:17    249s]       below        0.000          12
[02/08 15:20:17    249s]         0.000      5.000           4
[02/08 15:20:17    249s]         5.000     10.000           2
[02/08 15:20:17    249s]        10.000     15.000           3
[02/08 15:20:17    249s]        15.000     20.000           0
[02/08 15:20:17    249s]        20.000     25.000           1
[02/08 15:20:17    249s]       -------------------------------------
[02/08 15:20:17    249s]       
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Top 10 notable deviations of routed length from guided length
[02/08 15:20:17    249s]     =============================================================
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_2 (101 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    80.380um, total =   306.255um
[02/08 15:20:17    249s]     Routed length:  max path =    78.210um, total =   390.160um
[02/08 15:20:17    249s]     Deviation:      max path =    -2.700%,  total =    27.397%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_21 (92 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    68.900um, total =   313.738um
[02/08 15:20:17    249s]     Routed length:  max path =    85.860um, total =   341.365um
[02/08 15:20:17    249s]     Deviation:      max path =    24.615%,  total =     8.806%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_17 (94 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =   110.015um, total =   283.370um
[02/08 15:20:17    249s]     Routed length:  max path =   106.210um, total =   344.965um
[02/08 15:20:17    249s]     Deviation:      max path =    -3.459%,  total =    21.737%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_13 (101 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    59.210um, total =   320.534um
[02/08 15:20:17    249s]     Routed length:  max path =    58.570um, total =   384.280um
[02/08 15:20:17    249s]     Deviation:      max path =    -1.081%,  total =    19.888%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_9 (101 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    69.360um, total =   327.680um
[02/08 15:20:17    249s]     Routed length:  max path =    77.180um, total =   390.270um
[02/08 15:20:17    249s]     Deviation:      max path =    11.275%,  total =    19.101%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_4 (100 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    60.700um, total =   319.469um
[02/08 15:20:17    249s]     Routed length:  max path =    59.910um, total =   380.300um
[02/08 15:20:17    249s]     Deviation:      max path =    -1.301%,  total =    19.041%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_14 (101 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    41.549um, total =   312.831um
[02/08 15:20:17    249s]     Routed length:  max path =    37.710um, total =   371.835um
[02/08 15:20:17    249s]     Deviation:      max path =    -9.240%,  total =    18.861%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_15 (99 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    79.440um, total =   323.555um
[02/08 15:20:17    249s]     Routed length:  max path =    80.510um, total =   381.845um
[02/08 15:20:17    249s]     Deviation:      max path =     1.347%,  total =    18.016%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_12 (101 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    65.421um, total =   321.627um
[02/08 15:20:17    249s]     Routed length:  max path =    68.290um, total =   379.255um
[02/08 15:20:17    249s]     Deviation:      max path =     4.385%,  total =    17.918%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s]     Net CTS_6 (101 terminals)
[02/08 15:20:17    249s]     Guided length:  max path =    49.100um, total =   299.825um
[02/08 15:20:17    249s]     Routed length:  max path =    46.390um, total =   348.405um
[02/08 15:20:17    249s]     Deviation:      max path =    -5.519%,  total =    16.203%
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s] Set FIXED routing status on 22 net(s)
[02/08 15:20:17    249s] Set FIXED placed status on 21 instance(s)
[02/08 15:20:17    249s]       Route Remaining Unrouted Nets...
[02/08 15:20:17    249s] Running route_early_global to complete any remaining unrouted nets.
[02/08 15:20:17    249s] All LLGs are deleted
[02/08 15:20:17    249s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1936.6M
[02/08 15:20:17    249s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1936.2M
[02/08 15:20:17    249s] ### Creating LA Mngr. totSessionCpu=0:04:09 mem=1936.2M
[02/08 15:20:17    249s] LayerId::1 widthSet size::2
[02/08 15:20:17    249s] LayerId::2 widthSet size::2
[02/08 15:20:17    249s] LayerId::3 widthSet size::2
[02/08 15:20:17    249s] LayerId::4 widthSet size::2
[02/08 15:20:17    249s] LayerId::5 widthSet size::2
[02/08 15:20:17    249s] LayerId::6 widthSet size::2
[02/08 15:20:17    249s] LayerId::7 widthSet size::2
[02/08 15:20:17    249s] LayerId::8 widthSet size::2
[02/08 15:20:17    249s] LayerId::9 widthSet size::2
[02/08 15:20:17    249s] LayerId::10 widthSet size::2
[02/08 15:20:17    249s] LayerId::11 widthSet size::2
[02/08 15:20:17    249s] Updating RC grid for preRoute extraction ...
[02/08 15:20:17    249s] Initializing multi-corner resistance tables ...
[02/08 15:20:17    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:09 mem=1936.2M
[02/08 15:20:17    249s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1936.20 MB )
[02/08 15:20:17    249s] (I)       Started Loading and Dumping File ( Curr Mem: 1936.20 MB )
[02/08 15:20:17    249s] (I)       Reading DB...
[02/08 15:20:17    249s] (I)       Read data from FE... (mem=1936.2M)
[02/08 15:20:17    249s] (I)       Read nodes and places... (mem=1936.2M)
[02/08 15:20:17    249s] (I)       Done Read nodes and places (cpu=0.010s, mem=1938.3M)
[02/08 15:20:17    249s] (I)       Read nets... (mem=1938.3M)
[02/08 15:20:17    249s] (I)       Done Read nets (cpu=0.020s, mem=1940.3M)
[02/08 15:20:17    249s] (I)       Done Read data from FE (cpu=0.030s, mem=1940.3M)
[02/08 15:20:17    249s] (I)       before initializing RouteDB syMemory usage = 1940.3 MB
[02/08 15:20:17    249s] (I)       Honor MSV route constraint: false
[02/08 15:20:17    249s] (I)       Maximum routing layer  : 11
[02/08 15:20:17    249s] (I)       Minimum routing layer  : 1
[02/08 15:20:17    249s] (I)       Supply scale factor H  : 1.00
[02/08 15:20:17    249s] (I)       Supply scale factor V  : 1.00
[02/08 15:20:17    249s] (I)       Tracks used by clock wire: 0
[02/08 15:20:17    249s] (I)       Reverse direction      : 
[02/08 15:20:17    249s] (I)       Honor partition pin guides: true
[02/08 15:20:17    249s] (I)       Route selected nets only: false
[02/08 15:20:17    249s] (I)       Route secondary PG pins: false
[02/08 15:20:17    249s] (I)       Second PG max fanout   : 2147483647
[02/08 15:20:17    249s] (I)       Apply function for special wires: true
[02/08 15:20:17    249s] (I)       Layer by layer blockage reading: true
[02/08 15:20:17    249s] (I)       Offset calculation fix : true
[02/08 15:20:17    249s] (I)       Route stripe layer range: 
[02/08 15:20:17    249s] (I)       Honor partition fences : 
[02/08 15:20:17    249s] (I)       Honor partition pin    : 
[02/08 15:20:17    249s] (I)       Honor partition fences with feedthrough: 
[02/08 15:20:17    249s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:20:17    249s] (I)       build grid graph
[02/08 15:20:17    249s] (I)       build grid graph start
[02/08 15:20:17    249s] [NR-eGR] Track table information for default rule: 
[02/08 15:20:17    249s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:20:17    249s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:20:17    249s] (I)       build grid graph end
[02/08 15:20:17    249s] (I)       ===========================================================================
[02/08 15:20:17    249s] (I)       == Report All Rule Vias ==
[02/08 15:20:17    249s] (I)       ===========================================================================
[02/08 15:20:17    249s] (I)        Via Rule : (Default)
[02/08 15:20:17    249s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:17    249s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:17    249s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[02/08 15:20:17    249s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:20:17    249s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:20:17    249s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:20:17    249s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[02/08 15:20:17    249s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:20:17    249s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[02/08 15:20:17    249s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:20:17    249s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:20:17    249s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:20:17    249s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       ===========================================================================
[02/08 15:20:17    249s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:20:17    249s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:17    249s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:17    249s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       ===========================================================================
[02/08 15:20:17    249s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:20:17    249s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:17    249s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:17    249s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       ===========================================================================
[02/08 15:20:17    249s] (I)        Via Rule : NDR_ClockTree
[02/08 15:20:17    249s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:17    249s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:17    249s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[02/08 15:20:17    249s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:20:17    249s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:20:17    249s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:20:17    249s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[02/08 15:20:17    249s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:20:17    249s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[02/08 15:20:17    249s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:20:17    249s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:20:17    249s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:20:17    249s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:17    249s] (I)       ===========================================================================
[02/08 15:20:17    249s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Num PG vias on layer 1 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 2 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 3 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 4 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 5 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 6 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 7 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 8 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 9 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 10 : 0
[02/08 15:20:17    249s] (I)       Num PG vias on layer 11 : 0
[02/08 15:20:17    249s] [NR-eGR] Read 10288 PG shapes
[02/08 15:20:17    249s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:20:17    249s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:20:17    249s] [NR-eGR] #Instance Blockages : 63718
[02/08 15:20:17    249s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:20:17    249s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:20:17    249s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:20:17    249s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10927
[02/08 15:20:17    249s] (I)       readDataFromPlaceDB
[02/08 15:20:17    249s] (I)       Read net information..
[02/08 15:20:17    249s] (I)       Read testcase time = 0.000 seconds
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s] [NR-eGR] Read numTotalNets=10066  numIgnoredNets=22
[02/08 15:20:17    249s] (I)       early_global_route_priority property id does not exist.
[02/08 15:20:17    249s] (I)       Start initializing grid graph
[02/08 15:20:17    249s] (I)       End initializing grid graph
[02/08 15:20:17    249s] (I)       Model blockages into capacity
[02/08 15:20:17    249s] (I)       Read Num Blocks=385364  Num Prerouted Wires=10927  Num CS=0
[02/08 15:20:17    249s] (I)       Started Modeling ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 1 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 0 (H) : #blockages 375956 : #preroutes 1994
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 2 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 3131
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 3 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 1988
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 4 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 1369
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 5 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 2160
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 6 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 283
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 7 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 2
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 8 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 9 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 10 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Modeling Layer 11 ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:20:17    249s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Number of ignored nets = 22
[02/08 15:20:17    249s] (I)       Number of fixed nets = 22.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:20:17    249s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:20:17    249s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:20:17    249s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1959.1 MB
[02/08 15:20:17    249s] (I)       Ndr track 0 does not exist
[02/08 15:20:17    249s] (I)       Ndr track 0 does not exist
[02/08 15:20:17    249s] (I)       Layer1  viaCost=100.00
[02/08 15:20:17    249s] (I)       Layer2  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer3  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer4  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer5  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer6  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer7  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer8  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer9  viaCost=200.00
[02/08 15:20:17    249s] (I)       Layer10  viaCost=200.00
[02/08 15:20:17    249s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:20:17    249s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:20:17    249s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:20:17    249s] (I)       Site width          :   400  (dbu)
[02/08 15:20:17    249s] (I)       Row height          :  3420  (dbu)
[02/08 15:20:17    249s] (I)       GCell width         :  3420  (dbu)
[02/08 15:20:17    249s] (I)       GCell height        :  3420  (dbu)
[02/08 15:20:17    249s] (I)       Grid                :   128   126    11
[02/08 15:20:17    249s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:20:17    249s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:20:17    249s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:20:17    249s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:20:17    249s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:20:17    249s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:20:17    249s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:20:17    249s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:20:17    249s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:20:17    249s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:20:17    249s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:20:17    249s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:20:17    249s] (I)       --------------------------------------------------------
[02/08 15:20:17    249s] 
[02/08 15:20:17    249s] (I)       [02/08 15:20:17    249s] [NR-eGR] ============ Routing rule table ============
[02/08 15:20:17    249s] [NR-eGR] Rule id: 0  Rule name: NDR_ClockTree  Nets: 0 
ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:20:17    249s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:20:17    249s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:20:17    249s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:20:17    249s] (I)       ID:1  Default:yes[02/08 15:20:17    249s] [NR-eGR] Rule id: 1  Nets: 10044 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:20:17    249s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:20:17    249s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:20:17    249s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:20:17    249s] (I)       blocked tracks on layer1 : = 110322 / 145792 (75.67%)
[02/08 15:20:17    249s] [NR-eGR] ========================================
[02/08 15:20:17    249s] [NR-eGR] 
[02/08 15:20:17    249s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:20:17    249s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:20:17    249s] (I)       After initializing earlyGlobalRoute syMemory usage = 1959.1 MB
[02/08 15:20:17    249s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.37 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Started Global Routing ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       ============= Initialization =============
[02/08 15:20:17    249s] (I)       totalPins=36412  totalGlobalPin=35193 (96.65%)
[02/08 15:20:17    249s] (I)       Started Build MST ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Generate topology with single threads
[02/08 15:20:17    249s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       total 2D Cap : 1235224 = (659806 H, 575418 V)
[02/08 15:20:17    249s] (I)       ============  Phase 1a Route ============
[02/08 15:20:17    249s] (I)       Started Phase 1a ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] [NR-eGR] Layer group 1: route 10044 net(s) in layer range [1, 11]
[02/08 15:20:17    249s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Usage: 106494 = (51569 H, 54925 V) = (7.82% H, 9.55% V) = (8.818e+04um H, 9.392e+04um V)
[02/08 15:20:17    249s] (I)       
[02/08 15:20:17    249s] (I)       ============  Phase 1b Route ============
[02/08 15:20:17    249s] (I)       Usage: 106494 = (51569 H, 54925 V) = (7.82% H, 9.55% V) = (8.818e+04um H, 9.392e+04um V)
[02/08 15:20:17    249s] (I)       
[02/08 15:20:17    249s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.821047e+05um
[02/08 15:20:17    249s] (I)       ============  Phase 1c Route ============
[02/08 15:20:17    249s] (I)       Usage: 106494 = (51569 H, 54925 V) = (7.82% H, 9.55% V) = (8.818e+04um H, 9.392e+04um V)
[02/08 15:20:17    249s] (I)       
[02/08 15:20:17    249s] (I)       ============  Phase 1d Route ============
[02/08 15:20:17    249s] (I)       Usage: 106494 = (51569 H, 54925 V) = (7.82% H, 9.55% V) = (8.818e+04um H, 9.392e+04um V)
[02/08 15:20:17    249s] (I)       
[02/08 15:20:17    249s] (I)       ============  Phase 1e Route ============
[02/08 15:20:17    249s] (I)       Started Phase 1e ( Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Usage: 106494 = (51569 H, 54925 V) = (7.82% H, 9.55% V) = (8.818e+04um H, 9.392e+04um V)
[02/08 15:20:17    249s] (I)       
[02/08 15:20:17    249s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.821047e+05um
[02/08 15:20:17    249s] [NR-eGR] 
[02/08 15:20:17    249s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:20:17    249s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:17    249s] (I)       ============  Phase 1l Route ============
[02/08 15:20:17    249s] (I)       
[02/08 15:20:17    249s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:20:17    249s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:20:17    249s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:20:17    249s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:20:18    249s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:20:18    249s] [NR-eGR]  Metal1  (1)        14( 0.31%)         0( 0.00%)   ( 0.31%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal2  (2)        17( 0.11%)         0( 0.00%)   ( 0.11%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:18    249s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:20:18    249s] [NR-eGR] Total               32( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:20:18    249s] [NR-eGR] 
[02/08 15:20:18    249s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.39 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:18    249s] (I)       total 2D Cap : 1237498 = (660532 H, 576966 V)
[02/08 15:20:18    249s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:20:18    249s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:20:18    249s] (I)       ============= track Assignment ============
[02/08 15:20:18    249s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1959.07 MB )
[02/08 15:20:18    249s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:18    249s] (I)       Started Greedy Track Assignment ( Curr Mem: 1959.07 MB )
[02/08 15:20:18    249s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:20:18    249s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:18    249s] (I)       Run Multi-thread track assignment
[02/08 15:20:18    249s] (I)       Finished Greedy Track Assignment ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1959.07 MB )
[02/08 15:20:18    249s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:20:18    249s] [NR-eGR] Metal1  (1H) length: 1.410285e+04um, number of vias: 39318
[02/08 15:20:18    249s] [NR-eGR] Metal2  (2V) length: 5.805921e+04um, number of vias: 28185
[02/08 15:20:18    249s] [NR-eGR] Metal3  (3H) length: 6.179578e+04um, number of vias: 8136
[02/08 15:20:18    249s] [NR-eGR] Metal4  (4V) length: 3.571373e+04um, number of vias: 3842
[02/08 15:20:18    249s] [NR-eGR] Metal5  (5H) length: 1.987448e+04um, number of vias: 1585
[02/08 15:20:18    249s] [NR-eGR] Metal6  (6V) length: 6.658600e+03um, number of vias: 218
[02/08 15:20:18    249s] [NR-eGR] Metal7  (7H) length: 1.899940e+03um, number of vias: 37
[02/08 15:20:18    249s] [NR-eGR] Metal8  (8V) length: 3.984300e+02um, number of vias: 13
[02/08 15:20:18    249s] [NR-eGR] Metal9  (9H) length: 2.380000e+01um, number of vias: 4
[02/08 15:20:18    249s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:20:18    249s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:20:18    249s] [NR-eGR] Total length: 1.985286e+05um, number of vias: 81338
[02/08 15:20:18    249s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:20:18    249s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/08 15:20:18    249s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:20:18    249s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.56 sec, Real: 0.98 sec, Curr Mem: 1938.07 MB )
[02/08 15:20:18    249s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:01.0)
[02/08 15:20:18    249s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:18    249s] UM:*                                      Route Remaining Unrouted Nets
[02/08 15:20:18    249s]     Routing using NR in eGR->NR Step done.
[02/08 15:20:18    249s] Net route status summary:
[02/08 15:20:18    249s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:20:18    249s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:20:18    249s] 
[02/08 15:20:18    249s] CCOPT: Done with clock implementation routing.
[02/08 15:20:18    249s] 
[02/08 15:20:18    249s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:35.5 real=0:00:36.6)
[02/08 15:20:18    249s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:18    249s] UM:*                                      Leaving CCOpt scope - Routing Tools
[02/08 15:20:18    249s]   Clock implementation routing done.
[02/08 15:20:18    249s]   Leaving CCOpt scope - extractRC...
[02/08 15:20:18    249s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[02/08 15:20:18    249s] Extraction called for design 'picorv32' of instances=9167 and nets=10262 using extraction engine 'pre_route' .
[02/08 15:20:18    249s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:20:18    249s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:20:18    249s] pre_route RC Extraction called for design picorv32.
[02/08 15:20:18    249s] RC Extraction called in multi-corner(1) mode.
[02/08 15:20:18    249s] RCMode: PreRoute
[02/08 15:20:18    249s]       RC Corner Indexes            0   
[02/08 15:20:18    249s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:20:18    249s] Resistance Scaling Factor    : 1.00000 
[02/08 15:20:18    249s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:20:18    249s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:20:18    249s] Shrink Factor                : 1.00000
[02/08 15:20:18    249s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:20:18    249s] Using Quantus QRC technology file ...
[02/08 15:20:18    249s] LayerId::1 widthSet size::2
[02/08 15:20:18    249s] LayerId::2 widthSet size::2
[02/08 15:20:18    249s] LayerId::3 widthSet size::2
[02/08 15:20:18    249s] LayerId::4 widthSet size::2
[02/08 15:20:18    249s] LayerId::5 widthSet size::2
[02/08 15:20:18    249s] LayerId::6 widthSet size::2
[02/08 15:20:18    249s] LayerId::7 widthSet size::2
[02/08 15:20:18    249s] LayerId::8 widthSet size::2
[02/08 15:20:18    249s] LayerId::9 widthSet size::2
[02/08 15:20:18    249s] LayerId::10 widthSet size::2
[02/08 15:20:18    249s] LayerId::11 widthSet size::2
[02/08 15:20:18    249s] Updating RC grid for preRoute extraction ...
[02/08 15:20:18    249s] Initializing multi-corner resistance tables ...
[02/08 15:20:18    249s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1938.074M)
[02/08 15:20:18    249s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[02/08 15:20:18    249s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:18    249s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:18    249s] UM:*                                      Leaving CCOpt scope - extractRC
[02/08 15:20:18    249s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:20:18    249s] End AAE Lib Interpolated Model. (MEM=1938.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:18    250s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:18    250s]   Clock DAG stats after routing clock trees:
[02/08 15:20:18    250s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:18    250s]     cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:18    250s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:18    250s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:18    250s]     wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:18    250s]     wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:18    250s]     hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:18    250s]   Clock DAG net violations after routing clock trees: none
[02/08 15:20:18    250s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[02/08 15:20:18    250s]     Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:18    250s]     Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:18    250s]   Clock DAG library cell distribution after routing clock trees {count}:
[02/08 15:20:18    250s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:18    250s]   Primary reporting skew groups after routing clock trees:
[02/08 15:20:18    250s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:18    250s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:18    250s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:18    250s]   Skew group summary after routing clock trees:
[02/08 15:20:18    250s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:18    250s]   CCOpt::Phase::Routing done. (took cpu=0:00:35.8 real=0:00:37.0)
[02/08 15:20:18    250s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:18    250s] UM:*                                      CCOpt::Phase::Routing
[02/08 15:20:18    250s]   CCOpt::Phase::PostConditioning...
[02/08 15:20:18    250s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[02/08 15:20:18    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:1985.8M
[02/08 15:20:18    250s] #spOpts: mergeVia=F 
[02/08 15:20:18    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1985.8M
[02/08 15:20:18    250s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1985.8M
[02/08 15:20:18    250s] Core basic site is CoreSite
[02/08 15:20:18    250s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:20:18    250s] Type 'man IMPSP-365' for more detail.
[02/08 15:20:18    250s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:20:18    250s] SiteArray: use 446,464 bytes
[02/08 15:20:18    250s] SiteArray: current memory after site array memory allocation 1986.2M
[02/08 15:20:18    250s] SiteArray: FP blocked sites are writable
[02/08 15:20:18    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:20:18    250s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1986.2M
[02/08 15:20:18    250s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:20:18    250s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:1986.2M
[02/08 15:20:18    250s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.068, MEM:1986.2M
[02/08 15:20:18    250s] OPERPROF:     Starting CMU at level 3, MEM:1986.2M
[02/08 15:20:18    250s] 
[02/08 15:20:18    250s] **Info: During bad cell chcking (CMU): Within search radius 109.440 um from center (161.400 141.550), there is no legal location for instance "FE_OFC473_n_319" ( cell: "BUFX2" ). This is likely caused by "Other_Violations".
[02/08 15:20:18    250s] 
[02/08 15:20:19    250s] **WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
[02/08 15:20:19    250s] Type 'man IMPSP-270' for more detail.
[02/08 15:20:19    250s] OPERPROF:     Finished CMU at level 3, CPU:0.030, REAL:0.028, MEM:1989.2M
[02/08 15:20:19    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:1989.2M
[02/08 15:20:19    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1989.2MB).
[02/08 15:20:19    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.114, MEM:1989.2M
[02/08 15:20:19    250s] Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[02/08 15:20:19    250s]   Removing CTS place status from clock tree and sinks.
[02/08 15:20:19    250s]   Switching to inst based legalization.
[02/08 15:20:19    250s]   PostConditioning...
[02/08 15:20:19    250s]     PostConditioning active optimizations:
[02/08 15:20:19    250s]      - DRV fixing with cell sizing and buffering
[02/08 15:20:19    250s]      - Skew fixing with cell sizing
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Currently running CTS, using active skew data
[02/08 15:20:19    250s]     Reset bufferability constraints...
[02/08 15:20:19    250s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/08 15:20:19    250s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:19    250s]     Upsizing to fix DRVs...
[02/08 15:20:19    250s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:20:19    250s]     CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     PRO Statistics: Fix DRVs (initial upsizing):
[02/08 15:20:19    250s]     ============================================
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Cell changes by Net Type:
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     top                0            0           0            0                    0                0
[02/08 15:20:19    250s]     trunk              0            0           0            0                    0                0
[02/08 15:20:19    250s]     leaf               0            0           0            0                    0                0
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     Total              0            0           0            0                    0                0
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/08 15:20:19    250s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[02/08 15:20:19    250s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:19    250s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:19    250s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:19    250s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:19    250s]       wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:19    250s]       wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:19    250s]       hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:19    250s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[02/08 15:20:19    250s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[02/08 15:20:19    250s]       Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]       Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[02/08 15:20:19    250s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:19    250s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:19    250s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:19    250s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]     Upsizing to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:19    250s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:19    250s] UM:*                                      Upsizing to fix DRVs
[02/08 15:20:19    250s]     Recomputing CTS skew targets...
[02/08 15:20:19    250s]     Resolving skew group constraints...
[02/08 15:20:19    250s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/08 15:20:19    250s]     Resolving skew group constraints done.
[02/08 15:20:19    250s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:19    250s]     Fixing DRVs...
[02/08 15:20:19    250s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:20:19    250s]     CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     PRO Statistics: Fix DRVs (cell sizing):
[02/08 15:20:19    250s]     =======================================
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Cell changes by Net Type:
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     top                0            0           0            0                    0                0
[02/08 15:20:19    250s]     trunk              0            0           0            0                    0                0
[02/08 15:20:19    250s]     leaf               0            0           0            0                    0                0
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     Total              0            0           0            0                    0                0
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/08 15:20:19    250s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Clock DAG stats PostConditioning after DRV fixing:
[02/08 15:20:19    250s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:19    250s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:19    250s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:19    250s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:19    250s]       wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:19    250s]       wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:19    250s]       hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:19    250s]     Clock DAG net violations PostConditioning after DRV fixing: none
[02/08 15:20:19    250s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[02/08 15:20:19    250s]       Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]       Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[02/08 15:20:19    250s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:19    250s]     Primary reporting skew groups PostConditioning after DRV fixing:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:19    250s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:19    250s]     Skew group summary PostConditioning after DRV fixing:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:19    250s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:19    250s] UM:*                                      Fixing DRVs
[02/08 15:20:19    250s]     Buffering to fix DRVs...
[02/08 15:20:19    250s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[02/08 15:20:19    250s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:20:19    250s]     Inserted 0 buffers and inverters.
[02/08 15:20:19    250s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[02/08 15:20:19    250s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[02/08 15:20:19    250s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[02/08 15:20:19    250s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:19    250s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:19    250s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:19    250s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:19    250s]       wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:19    250s]       wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:19    250s]       hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:19    250s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[02/08 15:20:19    250s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[02/08 15:20:19    250s]       Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]       Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[02/08 15:20:19    250s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:19    250s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:19    250s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:19    250s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:19    250s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:19    250s] UM:*                                      Buffering to fix DRVs
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] Slew Diagnostics: After DRV fixing
[02/08 15:20:19    250s] ==================================
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] Global Causes:
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] -----
[02/08 15:20:19    250s] Cause
[02/08 15:20:19    250s] -----
[02/08 15:20:19    250s]   (empty table)
[02/08 15:20:19    250s] -----
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] Top 5 overslews:
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] ---------------------------------
[02/08 15:20:19    250s] Overslew    Causes    Driving Pin
[02/08 15:20:19    250s] ---------------------------------
[02/08 15:20:19    250s]   (empty table)
[02/08 15:20:19    250s] ---------------------------------
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] -------------------
[02/08 15:20:19    250s] Cause    Occurences
[02/08 15:20:19    250s] -------------------
[02/08 15:20:19    250s]   (empty table)
[02/08 15:20:19    250s] -------------------
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] Violation diagnostics counts from the 0 nodes that have violations:
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s] -------------------
[02/08 15:20:19    250s] Cause    Occurences
[02/08 15:20:19    250s] -------------------
[02/08 15:20:19    250s]   (empty table)
[02/08 15:20:19    250s] -------------------
[02/08 15:20:19    250s] 
[02/08 15:20:19    250s]     Fixing Skew by cell sizing...
[02/08 15:20:19    250s] Path optimization required 0 stage delay updates 
[02/08 15:20:19    250s] Fixing short paths with downsize only
[02/08 15:20:19    250s] Path optimization required 0 stage delay updates 
[02/08 15:20:19    250s]     Resized 0 clock insts to decrease delay.
[02/08 15:20:19    250s]     Resized 0 clock insts to increase delay.
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     PRO Statistics: Fix Skew (cell sizing):
[02/08 15:20:19    250s]     =======================================
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Cell changes by Net Type:
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     top                0            0           0            0                    0                0
[02/08 15:20:19    250s]     trunk              0            0           0            0                    0                0
[02/08 15:20:19    250s]     leaf               0            0           0            0                    0                0
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     Total              0            0           0            0                    0                0
[02/08 15:20:19    250s]     -------------------------------------------------------------------------------------------------
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/08 15:20:19    250s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/08 15:20:19    250s]     
[02/08 15:20:19    250s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[02/08 15:20:19    250s]       cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:19    250s]       cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:19    250s]       cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:19    250s]       sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:19    250s]       wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:19    250s]       wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:19    250s]       hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:19    250s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[02/08 15:20:19    250s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[02/08 15:20:19    250s]       Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]       Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[02/08 15:20:19    250s]        Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:19    250s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:19    250s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:19    250s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[02/08 15:20:19    250s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    250s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:19    250s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:19    250s] UM:*                                      Fixing Skew by cell sizing
[02/08 15:20:19    250s]     Reconnecting optimized routes...
[02/08 15:20:19    250s]     Reset timing graph...
[02/08 15:20:19    250s] Ignoring AAE DB Resetting ...
[02/08 15:20:19    250s]     Reset timing graph done.
[02/08 15:20:19    250s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:19    250s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[02/08 15:20:19    250s]     Set dirty flag on 0 insts, 0 nets
[02/08 15:20:19    250s]   PostConditioning done.
[02/08 15:20:19    250s] Net route status summary:
[02/08 15:20:19    250s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:20:19    250s]   Non-clock: 10240 (unrouted=196, trialRouted=10044, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:20:19    250s]   Update timing and DAG stats after post-conditioning...
[02/08 15:20:19    250s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:19    250s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:20:19    250s] End AAE Lib Interpolated Model. (MEM=1979.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:19    250s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:19    250s]   Clock DAG stats after post-conditioning:
[02/08 15:20:19    250s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:19    250s]     cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:19    250s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:19    250s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:19    250s]     wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:19    250s]     wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:19    250s]     hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:19    250s]   Clock DAG net violations after post-conditioning: none
[02/08 15:20:19    250s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[02/08 15:20:19    250s]     Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]     Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:19    250s]   Clock DAG library cell distribution after post-conditioning {count}:
[02/08 15:20:19    250s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:19    251s]   Primary reporting skew groups after post-conditioning:
[02/08 15:20:19    251s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    251s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:19    251s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:19    251s]   Skew group summary after post-conditioning:
[02/08 15:20:19    251s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:19    251s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
[02/08 15:20:19    251s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:19    251s] UM:*                                      CCOpt::Phase::PostConditioning
[02/08 15:20:19    251s] numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/08 15:20:19    251s]   Setting CTS place status to fixed for clock tree and sinks.
[02/08 15:20:19    251s]   Post-balance tidy up or trial balance steps...
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG stats at end of CTS:
[02/08 15:20:19    251s]   ==============================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   -------------------------------------------------------------
[02/08 15:20:19    251s]   Cell type                     Count    Area       Capacitance
[02/08 15:20:19    251s]   -------------------------------------------------------------
[02/08 15:20:19    251s]   Buffers                        21      109.440       0.031
[02/08 15:20:19    251s]   Inverters                       0        0.000       0.000
[02/08 15:20:19    251s]   Integrated Clock Gates          0        0.000       0.000
[02/08 15:20:19    251s]   Non-Integrated Clock Gates      0        0.000       0.000
[02/08 15:20:19    251s]   Clock Logic                     0        0.000       0.000
[02/08 15:20:19    251s]   All                            21      109.440       0.031
[02/08 15:20:19    251s]   -------------------------------------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG wire lengths at end of CTS:
[02/08 15:20:19    251s]   =====================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   --------------------
[02/08 15:20:19    251s]   Type     Wire Length
[02/08 15:20:19    251s]   --------------------
[02/08 15:20:19    251s]   Top          0.000
[02/08 15:20:19    251s]   Trunk      467.665
[02/08 15:20:19    251s]   Leaf      6896.840
[02/08 15:20:19    251s]   Total     7364.505
[02/08 15:20:19    251s]   --------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG hp wire lengths at end of CTS:
[02/08 15:20:19    251s]   ========================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   -----------------------
[02/08 15:20:19    251s]   Type     hp Wire Length
[02/08 15:20:19    251s]   -----------------------
[02/08 15:20:19    251s]   Top            0.000
[02/08 15:20:19    251s]   Trunk        258.940
[02/08 15:20:19    251s]   Leaf        1710.255
[02/08 15:20:19    251s]   Total       1969.195
[02/08 15:20:19    251s]   -----------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG capacitances at end of CTS:
[02/08 15:20:19    251s]   =====================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   --------------------------------
[02/08 15:20:19    251s]   Type     Gate     Wire     Total
[02/08 15:20:19    251s]   --------------------------------
[02/08 15:20:19    251s]   Top      0.000    0.000    0.000
[02/08 15:20:19    251s]   Trunk    0.031    0.035    0.065
[02/08 15:20:19    251s]   Leaf     0.558    0.657    1.215
[02/08 15:20:19    251s]   Total    0.589    0.692    1.281
[02/08 15:20:19    251s]   --------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG sink capacitances at end of CTS:
[02/08 15:20:19    251s]   ==========================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   --------------------------------------------------------
[02/08 15:20:19    251s]   Count    Total    Average    Std. Dev.    Min      Max
[02/08 15:20:19    251s]   --------------------------------------------------------
[02/08 15:20:19    251s]   1960     0.558     0.000       0.000      0.000    0.000
[02/08 15:20:19    251s]   --------------------------------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG net violations at end of CTS:
[02/08 15:20:19    251s]   =======================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   None
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG primary half-corner transition distribution at end of CTS:
[02/08 15:20:19    251s]   ====================================================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[02/08 15:20:19    251s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   Trunk       0.150       2       0.028       0.014      0.017    0.038    {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}          -
[02/08 15:20:19    251s]   Leaf        0.150      20       0.046       0.001      0.044    0.048    {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
[02/08 15:20:19    251s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Clock DAG library cell distribution at end of CTS:
[02/08 15:20:19    251s]   ==================================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   ------------------------------------------
[02/08 15:20:19    251s]   Name         Type      Inst     Inst Area 
[02/08 15:20:19    251s]                          Count    (um^2)
[02/08 15:20:19    251s]   ------------------------------------------
[02/08 15:20:19    251s]   CLKBUFX16    buffer      1         6.840
[02/08 15:20:19    251s]   CLKBUFX12    buffer     20       102.600
[02/08 15:20:19    251s]   ------------------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Primary reporting skew groups summary at end of CTS:
[02/08 15:20:19    251s]   ====================================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/08 15:20:19    251s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.088     0.096     0.007       0.100         0.007           0.006           0.093        0.001     100% {0.088, 0.096}
[02/08 15:20:19    251s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Skew group summary at end of CTS:
[02/08 15:20:19    251s]   =================================
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   Half-corner                                Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/08 15:20:19    251s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   default_emulate_delay_corner:setup.late    clk/default_emulate_constraint_mode    0.088     0.096     0.007       0.100         0.007           0.006           0.093        0.001     100% {0.088, 0.096}
[02/08 15:20:19    251s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Found a total of 0 clock tree pins with a slew violation.
[02/08 15:20:19    251s]   
[02/08 15:20:19    251s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:20:19    251s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:19    251s] UM:*                                      Post-balance tidy up or trial balance steps
[02/08 15:20:19    251s] Synthesizing clock trees done.
[02/08 15:20:19    251s] Tidy Up And Update Timing...
[02/08 15:20:19    251s] External - Set all clocks to propagated mode...
[02/08 15:20:19    251s] Innovus updating I/O latencies
[02/08 15:20:20    251s] #################################################################################
[02/08 15:20:20    251s] # Design Stage: PreRoute
[02/08 15:20:20    251s] # Design Name: picorv32
[02/08 15:20:20    251s] # Design Mode: 90nm
[02/08 15:20:20    251s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:20:20    251s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:20:20    251s] # Signoff Settings: SI Off 
[02/08 15:20:20    251s] #################################################################################
[02/08 15:20:20    251s] Calculate delays in Single mode...
[02/08 15:20:20    251s] Topological Sorting (REAL = 0:00:00.0, MEM = 1994.8M, InitMEM = 1994.8M)
[02/08 15:20:20    251s] Start delay calculation (fullDC) (1 T). (MEM=1994.78)
[02/08 15:20:20    251s] End AAE Lib Interpolated Model. (MEM=2011.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:21    252s] Total number of fetched objects 10069
[02/08 15:20:21    252s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:20:21    252s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:21    252s] End delay calculation. (MEM=2072.8 CPU=0:00:00.1 REAL=0:00:01.0)
[02/08 15:20:21    252s] End delay calculation (fullDC). (MEM=2072.8 CPU=0:00:00.6 REAL=0:00:01.0)
[02/08 15:20:21    252s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2072.8M) ***
[02/08 15:20:21    252s] 	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.102259
[02/08 15:20:21    252s] 	 Executing: set_clock_latency -source -early -max -rise -0.102259 [get_pins clk]
[02/08 15:20:21    252s] 	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.102259
[02/08 15:20:21    252s] 	 Executing: set_clock_latency -source -late -max -rise -0.102259 [get_pins clk]
[02/08 15:20:21    252s] 	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.101451
[02/08 15:20:21    252s] 	 Executing: set_clock_latency -source -early -max -fall -0.101451 [get_pins clk]
[02/08 15:20:21    252s] 	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.101451
[02/08 15:20:21    252s] 	 Executing: set_clock_latency -source -late -max -fall -0.101451 [get_pins clk]
[02/08 15:20:21    252s] Setting all clocks to propagated mode.
[02/08 15:20:21    252s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.2 real=0:00:01.2)
[02/08 15:20:21    252s] Clock DAG stats after update timingGraph:
[02/08 15:20:21    252s]   cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:20:21    252s]   cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:20:21    252s]   cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:20:21    252s]   sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:20:21    252s]   wire capacitance : top=0.000pF, trunk=0.035pF, leaf=0.657pF, total=0.692pF
[02/08 15:20:21    252s]   wire lengths     : top=0.000um, trunk=467.665um, leaf=6896.840um, total=7364.505um
[02/08 15:20:21    252s]   hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1710.255um, total=1969.195um
[02/08 15:20:21    252s] Clock DAG net violations after update timingGraph: none
[02/08 15:20:21    252s] Clock DAG primary half-corner transition distribution after update timingGraph:
[02/08 15:20:21    252s]   Trunk : target=0.150ns count=2 avg=0.028ns sd=0.014ns min=0.017ns max=0.038ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:21    252s]   Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.001ns min=0.044ns max=0.048ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:20:21    252s] Clock DAG library cell distribution after update timingGraph {count}:
[02/08 15:20:21    252s]    Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:20:21    252s] Primary reporting skew groups after update timingGraph:
[02/08 15:20:21    252s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:21    252s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:20:21    252s]       max path sink: mem_addr_reg[5]/CK
[02/08 15:20:21    252s] Skew group summary after update timingGraph:
[02/08 15:20:21    252s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.088, max=0.096, avg=0.093, sd=0.001], skew [0.007 vs 0.100], 100% {0.088, 0.096} (wid=0.010 ws=0.007) (gid=0.089 gs=0.005)
[02/08 15:20:21    252s] Logging CTS constraint violations...
[02/08 15:20:21    252s]   No violations found.
[02/08 15:20:21    252s] Logging CTS constraint violations done.
[02/08 15:20:21    252s] Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:01.3)
[02/08 15:20:21    252s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:21    252s] UM:*                                      Tidy Up And Update Timing
[02/08 15:20:21    252s] Runtime done. (took cpu=0:01:12 real=0:01:15)
[02/08 15:20:21    252s] Runtime Report Coverage % = 98.7
[02/08 15:20:21    252s] Runtime Summary
[02/08 15:20:21    252s] ===============
[02/08 15:20:21    252s] Clock Runtime:  (41%) Core CTS          30.70 (Init 7.14, Construction 14.43, Implementation 6.14, eGRPC 1.47, PostConditioning 0.87, Other 0.66)
[02/08 15:20:21    252s] Clock Runtime:  (52%) CTS services      39.18 (RefinePlace 1.15, EarlyGlobalClock 3.67, NanoRoute 34.04, ExtractRC 0.31, TimingAnalysis 0.00)
[02/08 15:20:21    252s] Clock Runtime:   (5%) Other CTS          4.41 (Init 1.02, CongRepair/EGR-DP 2.15, TimingUpdate 1.24, Other 0.00)
[02/08 15:20:21    252s] Clock Runtime: (100%) Total             74.29
[02/08 15:20:21    252s] 
[02/08 15:20:21    252s] 
[02/08 15:20:21    252s] Runtime Summary:
[02/08 15:20:21    252s] ================
[02/08 15:20:21    252s] 
[02/08 15:20:21    252s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:21    252s] wall   % time  children  called  name
[02/08 15:20:21    252s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:21    252s] 75.29  100.00   75.29      0       
[02/08 15:20:21    252s] 75.29  100.00   74.29      1     Runtime
[02/08 15:20:21    252s]  3.49    4.64    3.45      1     CCOpt::Phase::Initialization
[02/08 15:20:21    252s]  3.45    4.59    3.37      1       Check Prerequisites
[02/08 15:20:21    252s]  0.07    0.09    0.00      1         Leaving CCOpt scope - CheckPlace
[02/08 15:20:21    252s]  3.30    4.38    0.00      1         Validating CTS configuration
[02/08 15:20:21    252s]  0.00    0.00    0.00      1           Checking module port directions
[02/08 15:20:21    252s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[02/08 15:20:21    252s]  4.45    5.91    4.03      1     CCOpt::Phase::PreparingToBalance
[02/08 15:20:21    252s]  0.95    1.27    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[02/08 15:20:21    252s]  0.17    0.23    0.00      1       Legalization setup
[02/08 15:20:21    252s]  2.90    3.85    0.00      1       Validating CTS configuration
[02/08 15:20:21    252s]  0.00    0.00    0.00      1         Checking module port directions
[02/08 15:20:21    252s]  0.23    0.30    0.00      1     Preparing To Balance
[02/08 15:20:21    252s] 17.58   23.35   17.46      1     CCOpt::Phase::Construction
[02/08 15:20:21    252s]  5.74    7.63    5.64      1       Stage::Clustering
[02/08 15:20:21    252s]  2.84    3.78    2.64      1         Clustering
[02/08 15:20:21    252s]  0.04    0.06    0.00      1           Initialize for clustering
[02/08 15:20:21    252s]  1.68    2.23    0.09      1           Bottom-up phase
[02/08 15:20:21    252s]  0.09    0.12    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  0.92    1.22    0.69      1           Legalizing clock trees
[02/08 15:20:21    252s]  0.61    0.81    0.00      1             Leaving CCOpt scope - ClockRefiner
[02/08 15:20:21    252s]  0.08    0.11    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  2.80    3.72    2.63      1         CongRepair After Initial Clustering
[02/08 15:20:21    252s]  2.44    3.25    2.13      1           Leaving CCOpt scope - Early Global Route
[02/08 15:20:21    252s]  0.98    1.31    0.00      1             Early Global Route - eGR->NR step
[02/08 15:20:21    252s]  1.14    1.52    0.00      1             Congestion Repair
[02/08 15:20:21    252s]  0.10    0.14    0.00      1           Leaving CCOpt scope - extractRC
[02/08 15:20:21    252s]  0.08    0.11    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  0.17    0.23    0.09      1       Stage::DRV Fixing
[02/08 15:20:21    252s]  0.04    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[02/08 15:20:21    252s]  0.06    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[02/08 15:20:21    252s] 11.54   15.33   11.33      1       Stage::Insertion Delay Reduction
[02/08 15:20:21    252s]  4.79    6.36    0.00      1         Removing unnecessary root buffering
[02/08 15:20:21    252s]  0.02    0.03    0.00      1         Removing unconstrained drivers
[02/08 15:20:21    252s]  0.04    0.05    0.00      1         Reducing insertion delay 1
[02/08 15:20:21    252s]  4.79    6.36    0.00      1         Removing longest path buffering
[02/08 15:20:21    252s]  1.70    2.25    0.00      1         Reducing insertion delay 2
[02/08 15:20:21    252s]  6.28    8.34    6.11      1     CCOpt::Phase::Implementation
[02/08 15:20:21    252s]  1.18    1.57    1.05      1       Stage::Reducing Power
[02/08 15:20:21    252s]  0.05    0.06    0.00      1         Improving clock tree routing
[02/08 15:20:21    252s]  0.96    1.27    0.00      1         Reducing clock tree power 1
[02/08 15:20:21    252s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/08 15:20:21    252s]  0.05    0.06    0.00      1         Reducing clock tree power 2
[02/08 15:20:21    252s]  1.78    2.36    1.53      1       Stage::Balancing
[02/08 15:20:21    252s]  1.16    1.54    0.94      1         Approximately balancing fragments step
[02/08 15:20:21    252s]  0.18    0.24    0.00      1           Resolve constraints - Approximately balancing fragments
[02/08 15:20:21    252s]  0.06    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[02/08 15:20:21    252s]  0.03    0.04    0.00      1           Moving gates to improve sub-tree skew
[02/08 15:20:21    252s]  0.63    0.84    0.00      1           Approximately balancing fragments bottom up
[02/08 15:20:21    252s]  0.03    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[02/08 15:20:21    252s]  0.05    0.06    0.00      1         Improving fragments clock skew
[02/08 15:20:21    252s]  0.25    0.33    0.14      1         Approximately balancing step
[02/08 15:20:21    252s]  0.11    0.15    0.00      1           Resolve constraints - Approximately balancing
[02/08 15:20:21    252s]  0.03    0.04    0.00      1           Approximately balancing, wire and cell delays
[02/08 15:20:21    252s]  0.02    0.03    0.00      1         Fixing clock tree overload
[02/08 15:20:21    252s]  0.05    0.06    0.00      1         Approximately balancing paths
[02/08 15:20:21    252s]  2.88    3.83    2.67      1       Stage::Polishing
[02/08 15:20:21    252s]  0.13    0.17    0.08      1         Merging balancing drivers for power
[02/08 15:20:21    252s]  0.08    0.10    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  0.05    0.07    0.00      1         Improving clock skew
[02/08 15:20:21    252s]  0.72    0.95    0.00      1         Reducing clock tree power 3
[02/08 15:20:21    252s]  0.00    0.00    0.00      1           Legalizing clock trees
[02/08 15:20:21    252s]  0.05    0.06    0.00      1         Improving insertion delay
[02/08 15:20:21    252s]  1.72    2.29    1.59      1         Wire Opt OverFix
[02/08 15:20:21    252s]  1.55    2.05    1.49      1           Wire Reduction extra effort
[02/08 15:20:21    252s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[02/08 15:20:21    252s]  0.00    0.00    0.00      1             Global shorten wires A0
[02/08 15:20:21    252s]  1.12    1.48    0.00      2             Move For Wirelength - core
[02/08 15:20:21    252s]  0.00    0.00    0.00      1             Global shorten wires A1
[02/08 15:20:21    252s]  0.32    0.43    0.00      1             Global shorten wires B
[02/08 15:20:21    252s]  0.03    0.04    0.00      1             Move For Wirelength - branch
[02/08 15:20:21    252s]  0.05    0.06    0.01      1           Optimizing orientation
[02/08 15:20:21    252s]  0.01    0.01    0.00      1             FlipOpt
[02/08 15:20:21    252s]  0.26    0.35    0.14      1       Stage::Updating netlist
[02/08 15:20:21    252s]  0.14    0.19    0.00      1         Leaving CCOpt scope - ClockRefiner
[02/08 15:20:21    252s]  3.04    4.04    2.39      1     CCOpt::Phase::eGRPC
[02/08 15:20:21    252s]  1.16    1.54    1.06      1       Leaving CCOpt scope - Routing Tools
[02/08 15:20:21    252s]  1.06    1.41    0.00      1         Early Global Route - eGR->NR step
[02/08 15:20:21    252s]  0.10    0.13    0.00      1       Leaving CCOpt scope - extractRC
[02/08 15:20:21    252s]  0.08    0.10    0.08      1       Reset bufferability constraints
[02/08 15:20:21    252s]  0.08    0.10    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  0.10    0.13    0.01      1       Moving buffers
[02/08 15:20:21    252s]  0.01    0.02    0.00      1         Violation analysis
[02/08 15:20:21    252s]  0.43    0.57    0.01      1       Initial Pass of Downsizing Clock Tree Cells
[02/08 15:20:21    252s]  0.01    0.01    0.00      1         Artificially removing long paths
[02/08 15:20:21    252s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[02/08 15:20:21    252s]  0.05    0.07    0.00      1       Fixing DRVs
[02/08 15:20:21    252s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[02/08 15:20:21    252s]  0.06    0.07    0.00      1       Violation analysis
[02/08 15:20:21    252s]  0.40    0.54    0.00      1       Leaving CCOpt scope - ClockRefiner
[02/08 15:20:21    252s] 36.98   49.12   36.81      1     CCOpt::Phase::Routing
[02/08 15:20:21    252s] 36.61   48.63   36.35      1       Leaving CCOpt scope - Routing Tools
[02/08 15:20:21    252s]  1.30    1.73    0.00      1         Early Global Route - eGR->NR step
[02/08 15:20:21    252s] 34.04   45.22    0.00      1         NanoRoute
[02/08 15:20:21    252s]  1.01    1.34    0.00      1         Route Remaining Unrouted Nets
[02/08 15:20:21    252s]  0.11    0.14    0.00      1       Leaving CCOpt scope - extractRC
[02/08 15:20:21    252s]  0.09    0.12    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  0.87    1.15    0.47      1     CCOpt::Phase::PostConditioning
[02/08 15:20:21    252s]  0.00    0.00    0.00      1       Reset bufferability constraints
[02/08 15:20:21    252s]  0.07    0.09    0.00      1       Upsizing to fix DRVs
[02/08 15:20:21    252s]  0.14    0.19    0.00      1       Recomputing CTS skew targets
[02/08 15:20:21    252s]  0.05    0.06    0.00      1       Fixing DRVs
[02/08 15:20:21    252s]  0.05    0.06    0.00      1       Buffering to fix DRVs
[02/08 15:20:21    252s]  0.05    0.07    0.00      1       Fixing Skew by cell sizing
[02/08 15:20:21    252s]  0.02    0.02    0.00      1       Reconnecting optimized routes
[02/08 15:20:21    252s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[02/08 15:20:21    252s]  0.09    0.12    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late
[02/08 15:20:21    252s]  0.06    0.08    0.00      1     Post-balance tidy up or trial balance steps
[02/08 15:20:21    252s]  1.32    1.75    1.24      1     Tidy Up And Update Timing
[02/08 15:20:21    252s]  1.24    1.65    0.00      1       External - Set all clocks to propagated mode
[02/08 15:20:21    252s] ---------------------------------------------------------------------------------------------------------------------------------------
[02/08 15:20:21    252s] 
[02/08 15:20:21    252s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/08 15:20:21    252s] Synthesizing clock trees with CCOpt done.
[02/08 15:20:21    252s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:21    252s] UM:*                                      cts
[02/08 15:20:21    252s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/08 15:20:21    252s] Type 'man IMPSP-9025' for more detail.
[02/08 15:20:21    252s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1357.6M, totSessionCpu=0:04:13 **
[02/08 15:20:21    252s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/08 15:20:21    252s] Need call spDPlaceInit before registerPrioInstLoc.
[02/08 15:20:21    252s] Info: 1 threads available for lower-level modules during optimization.
[02/08 15:20:21    252s] GigaOpt running with 1 threads.
[02/08 15:20:21    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:1956.9M
[02/08 15:20:21    252s] #spOpts: mergeVia=F 
[02/08 15:20:21    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1956.9M
[02/08 15:20:21    252s] OPERPROF:     Starting CMU at level 3, MEM:1956.9M
[02/08 15:20:21    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1956.9M
[02/08 15:20:21    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1956.9M
[02/08 15:20:21    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1956.9MB).
[02/08 15:20:21    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.079, MEM:1956.9M
[02/08 15:20:21    252s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[02/08 15:20:21    252s] 
[02/08 15:20:21    252s] Creating Lib Analyzer ...
[02/08 15:20:21    252s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:20:21    252s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/08 15:20:21    252s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:20:21    252s] 
[02/08 15:20:22    253s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=1965.0M
[02/08 15:20:22    253s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=1965.0M
[02/08 15:20:22    253s] Creating Lib Analyzer, finished. 
[02/08 15:20:22    253s] Effort level <high> specified for reg2reg path_group
[02/08 15:20:22    253s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1364.0M, totSessionCpu=0:04:14 **
[02/08 15:20:22    253s] *** opt_design -post_cts ***
[02/08 15:20:22    253s] DRC Margin: user margin 0.0; extra margin 0.2
[02/08 15:20:22    253s] Hold Target Slack: user slack 0
[02/08 15:20:22    253s] Setup Target Slack: user slack 0; extra slack 0.0
[02/08 15:20:22    253s] set_db opt_useful_skew_eco_route false
[02/08 15:20:22    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1967.0M
[02/08 15:20:22    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:1967.0M
[02/08 15:20:22    253s] Multi-VT timing optimization disabled based on library information.
[02/08 15:20:22    253s] Deleting Cell Server ...
[02/08 15:20:22    253s] Deleting Lib Analyzer.
[02/08 15:20:22    253s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:20:22    253s] Summary for sequential cells identification: 
[02/08 15:20:22    253s]   Identified SBFF number: 104
[02/08 15:20:22    253s]   Identified MBFF number: 0
[02/08 15:20:22    253s]   Identified SB Latch number: 0
[02/08 15:20:22    253s]   Identified MB Latch number: 0
[02/08 15:20:22    253s]   Not identified SBFF number: 16
[02/08 15:20:22    253s]   Not identified MBFF number: 0
[02/08 15:20:22    253s]   Not identified SB Latch number: 0
[02/08 15:20:22    253s]   Not identified MB Latch number: 0
[02/08 15:20:22    253s]   Number of sequential cells which are not FFs: 32
[02/08 15:20:22    253s]  Visiting view : default_emulate_view
[02/08 15:20:22    253s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:20:22    253s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:20:22    253s]  Visiting view : default_emulate_view
[02/08 15:20:22    253s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:20:22    253s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:20:22    253s]  Setting StdDelay to 11.60
[02/08 15:20:22    253s] Creating Cell Server, finished. 
[02/08 15:20:22    253s] 
[02/08 15:20:22    253s] Deleting Cell Server ...
[02/08 15:20:22    253s] All LLGs are deleted
[02/08 15:20:22    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1967.0M
[02/08 15:20:22    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1966.5M
[02/08 15:20:22    253s] Start to check current routing status for nets...
[02/08 15:20:22    253s] All nets are already routed correctly.
[02/08 15:20:22    253s] End to check current routing status for nets (mem=1966.5M)
[02/08 15:20:23    254s] Compute RC Scale Done ...
[02/08 15:20:23    254s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2063.4M
[02/08 15:20:23    254s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2063.4M
[02/08 15:20:23    254s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:20:23    254s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2063.8M
[02/08 15:20:23    254s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:2063.8M
[02/08 15:20:23    254s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:2063.8M
[02/08 15:20:23    254s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2063.8M
[02/08 15:20:23    254s] Starting delay calculation for Setup views
[02/08 15:20:23    254s] #################################################################################
[02/08 15:20:23    254s] # Design Stage: PreRoute
[02/08 15:20:23    254s] # Design Name: picorv32
[02/08 15:20:23    254s] # Design Mode: 90nm
[02/08 15:20:23    254s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:20:23    254s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:20:23    254s] # Signoff Settings: SI Off 
[02/08 15:20:23    254s] #################################################################################
[02/08 15:20:23    255s] Calculate delays in Single mode...
[02/08 15:20:23    255s] Topological Sorting (REAL = 0:00:00.0, MEM = 2061.8M, InitMEM = 2061.8M)
[02/08 15:20:23    255s] Start delay calculation (fullDC) (1 T). (MEM=2061.83)
[02/08 15:20:24    255s] End AAE Lib Interpolated Model. (MEM=2078.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:25    257s] Total number of fetched objects 10069
[02/08 15:20:25    257s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:20:25    257s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:25    257s] End delay calculation. (MEM=2116.32 CPU=0:00:01.4 REAL=0:00:01.0)
[02/08 15:20:25    257s] End delay calculation (fullDC). (MEM=2116.32 CPU=0:00:02.0 REAL=0:00:02.0)
[02/08 15:20:25    257s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2116.3M) ***
[02/08 15:20:26    257s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:04:17 mem=2116.3M)
[02/08 15:20:26    257s] 
[02/08 15:20:26    257s] ------------------------------------------------------------
[02/08 15:20:26    257s]              Initial Summary                             
[02/08 15:20:26    257s] ------------------------------------------------------------
[02/08 15:20:26    257s] 
[02/08 15:20:26    257s] Setup views included:
[02/08 15:20:26    257s]  default_emulate_view 
[02/08 15:20:26    257s] 
[02/08 15:20:26    257s] +--------------------+---------+---------+---------+
[02/08 15:20:26    257s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:20:26    257s] +--------------------+---------+---------+---------+
[02/08 15:20:26    257s] |           WNS (ns):|  6.313  |  6.544  |  6.313  |
[02/08 15:20:26    257s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:20:26    257s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:20:26    257s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:20:26    257s] +--------------------+---------+---------+---------+
[02/08 15:20:26    257s] 
[02/08 15:20:26    257s] +----------------+-------------------------------+------------------+
[02/08 15:20:26    257s] |                |              Real             |       Total      |
[02/08 15:20:26    257s] |    DRVs        +------------------+------------+------------------|
[02/08 15:20:26    257s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:20:26    257s] +----------------+------------------+------------+------------------+
[02/08 15:20:26    257s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:20:26    257s] |   max_tran     |      2 (2)       |   -0.166   |      2 (2)       |
[02/08 15:20:26    257s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:20:26    257s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:20:26    257s] +----------------+------------------+------------+------------------+
[02/08 15:20:26    257s] 
[02/08 15:20:26    257s] Density: 85.166%
[02/08 15:20:26    257s] ------------------------------------------------------------
[02/08 15:20:26    257s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1464.4M, totSessionCpu=0:04:18 **
[02/08 15:20:26    257s] ** INFO : this run is activating low effort ccoptDesign flow
[02/08 15:20:26    257s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:20:26    257s] ### Creating PhyDesignMc. totSessionCpu=0:04:18 mem=2060.3M
[02/08 15:20:26    257s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:20:26    257s] OPERPROF: Starting DPlace-Init at level 1, MEM:2060.3M
[02/08 15:20:26    257s] #spOpts: mergeVia=F 
[02/08 15:20:26    257s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2060.3M
[02/08 15:20:26    257s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2060.3M
[02/08 15:20:26    257s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2060.3MB).
[02/08 15:20:26    257s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:2060.3M
[02/08 15:20:26    257s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:18 mem=2060.3M
[02/08 15:20:26    257s] #optDebug: fT-E <X 2 0 0 1>
[02/08 15:20:26    257s] #optDebug: fT-E <X 2 0 0 1>
[02/08 15:20:26    258s] *** Starting optimizing excluded clock nets MEM= 2060.3M) ***
[02/08 15:20:26    258s] *info: No excluded clock nets to be optimized.
[02/08 15:20:26    258s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2060.3M) ***
[02/08 15:20:26    258s] *** Starting optimizing excluded clock nets MEM= 2060.3M) ***
[02/08 15:20:26    258s] *info: No excluded clock nets to be optimized.
[02/08 15:20:26    258s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2060.3M) ***
[02/08 15:20:26    258s] GigaOpt HFN: use maxLocalDensity 1.2
[02/08 15:20:26    258s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:20:26    258s] Info: Done creating the CCOpt slew target map.
[02/08 15:20:26    258s] Begin: GigaOpt high fanout net optimization
[02/08 15:20:26    258s] GigaOpt HFN: use maxLocalDensity 1.2
[02/08 15:20:26    258s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:20:26    258s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:20:26    258s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:20:26    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.8
[02/08 15:20:26    258s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:20:26    258s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:18.2/0:04:36.2 (0.9), mem = [02/08 15:20:26    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:18 mem=2068.3M
[02/08 15:20:26    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.3M
2060.3M
[02/08 15:20:26    258s] #spOpts: mergeVia=F 
[02/08 15:20:26    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.3M
[02/08 15:20:26    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2068.3M
[02/08 15:20:26    258s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2068.3MB).
[02/08 15:20:26    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:2068.3M
[02/08 15:20:27    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:18 mem=2068.3M
[02/08 15:20:27    258s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=2068.3M
[02/08 15:20:27    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=2070.3M
[02/08 15:20:27    258s] 
[02/08 15:20:27    258s] Creating Lib Analyzer ...
[02/08 15:20:27    258s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:20:27    258s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:20:27    258s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:20:27    258s] 
[02/08 15:20:28    259s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:19 mem=2070.3M
[02/08 15:20:28    259s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:19 mem=2070.3M
[02/08 15:20:28    259s] Creating Lib Analyzer, finished. 
[02/08 15:20:28    259s] 
[02/08 15:20:28    259s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:20:28    259s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=2070.3M
[02/08 15:20:28    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=2070.3M
[02/08 15:20:30    261s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:30    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.8
[02/08 15:20:30    261s] *** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:04:21.3/0:04:39.4 (0.9), mem = 2070.3M
[02/08 15:20:30    261s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/08 15:20:30    261s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/08 15:20:30    261s] End: GigaOpt high fanout net optimization
[02/08 15:20:30    261s] Deleting Lib Analyzer.
[02/08 15:20:30    261s] Begin: GigaOpt DRV Optimization
[02/08 15:20:30    261s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/08 15:20:30    261s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/08 15:20:30    261s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:20:30    261s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:20:30    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.9
[02/08 15:20:30    261s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([02/08 15:20:30    261s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:20:30    261s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=2070.3M
0.0), totSession cpu/real = 0:04:21.6/0:04:39.7 (0.9), mem = 2070.3M
[02/08 15:20:30    261s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:20:30    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:2070.3M
[02/08 15:20:30    261s] #spOpts: mergeVia=F 
[02/08 15:20:30    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2070.3M
[02/08 15:20:30    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2070.3M
[02/08 15:20:30    261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2070.3MB).
[02/08 15:20:30    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2070.3M
[02/08 15:20:30    261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=2070.3M
[02/08 15:20:30    261s] 
[02/08 15:20:30    261s] Creating Lib Analyzer ...
[02/08 15:20:30    261s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:20:30    261s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:20:30    261s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:20:30    261s] 
[02/08 15:20:31    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:22 mem=2070.3M
[02/08 15:20:31    262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:22 mem=2070.3M
[02/08 15:20:31    262s] Creating Lib Analyzer, finished. 
[02/08 15:20:31    262s] 
[02/08 15:20:31    262s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:20:31    262s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=2070.3M
[02/08 15:20:31    262s] ### Creating LA Mngr, finished. totSessionCpu=0:04:22 mem=2070.3M
[02/08 15:20:32    263s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2089.4M
[02/08 15:20:32    263s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2089.4M
[02/08 15:20:32    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:32    263s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/08 15:20:32    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:32    263s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:20:32    263s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:32    263s] Info: violation cost 266.213654 (cap = 257.353424, tran = 8.860269, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:32    263s] |   169|   262|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.31|     0.00|       0|       0|       0|  85.17|          |         |
[02/08 15:20:34    265s] Info: violation cost 263.939331 (cap = 257.273743, tran = 6.665627, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:34    265s] |   152|   168|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.31|     0.00|      18|       0|       1|  85.17| 0:00:02.0|  2146.6M|
[02/08 15:20:36    267s] Info: violation cost 263.939331 (cap = 257.273743, tran = 6.665627, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] ###############################################################################
[02/08 15:20:36    267s] |   152|   168|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|[02/08 15:20:36    267s] #
[02/08 15:20:36    267s] #  Large fanout net report:  
[02/08 15:20:36    267s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:20:36    267s] #     - current density: 85.17
[02/08 15:20:36    267s] #
[02/08 15:20:36    267s] #  List of high fanout nets:
[02/08 15:20:36    267s] #
[02/08 15:20:36    267s] ###############################################################################
     6.31|     0.00|       0|       0|       0|  85.17| 0:00:02.0|  2146.6M|
[02/08 15:20:36    267s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:36    267s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:20:36    267s] Layer 5 has 22 constrained nets 
[02/08 15:20:36    267s] **** End NDR-Layer Usage Statistics ****
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] =======================================================================
[02/08 15:20:36    267s]                 Reasons for remaining drv violations
[02/08 15:20:36    267s] =======================================================================
[02/08 15:20:36    267s] *info: Total 232 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] MultiBuffering failure reasons
[02/08 15:20:36    267s] ------------------------------------------------
[02/08 15:20:36    267s] *info:   230 net(s): Could not be fixed because the gain is not enough.
[02/08 15:20:36    267s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] *** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=2146.6M) ***
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.077, MEM:2162.6M
[02/08 15:20:36    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.8
[02/08 15:20:36    267s] OPERPROF: Starting RefinePlace at level 1, MEM:2162.6M
[02/08 15:20:36    267s] *** Starting place_detail (0:04:28 mem=2162.6M) ***
[02/08 15:20:36    267s] Total net bbox length = 1.547e+05 (7.301e+04 8.172e+04) (ext = 8.635e+03)
[02/08 15:20:36    267s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:20:36    267s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2162.6M
[02/08 15:20:36    267s] Starting refinePlace ...
[02/08 15:20:36    267s] ** Cut row section cpu time 0:00:00.0.
[02/08 15:20:36    267s]    Spread Effort: high, standalone mode, useDDP on.
[02/08 15:20:36    267s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2162.6MB) @(0:04:28 - 0:04:28).
[02/08 15:20:36    267s] Move report: preRPlace moves 1165 insts, mean move: 0.97 um, max move: 6.02 um
[02/08 15:20:36    267s] 	Max move on inst (FE_OFC680_mem_wdata_20): (92.80, 15.01) --> (90.20, 18.43)
[02/08 15:20:36    267s] 	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: BUFX20
[02/08 15:20:36    267s] wireLenOptFixPriorityInst 1960 inst fixed
[02/08 15:20:36    267s] 
[02/08 15:20:36    267s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:20:36    267s] Move report: legalization moves 34 insts, mean move: 3.85 um, max move: 9.53 um
[02/08 15:20:36    267s] 	Max move on inst (FE_OFC599_mem_addr_11): (149.60, 197.98) --> (154.00, 192.85)
[02/08 15:20:36    267s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2162.6MB) @(0:04:28 - 0:04:28).
[02/08 15:20:36    267s] Move report: Detail placement moves 1173 insts, mean move: 1.05 um, max move: 11.73 um
[02/08 15:20:36    267s] 	Max move on inst (FE_OFC599_mem_addr_11): (147.40, 197.98) --> (154.00, 192.85)
[02/08 15:20:36    267s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2162.6MB
[02/08 15:20:36    267s] Statistics of distance of Instance movement in refine placement:
[02/08 15:20:36    267s]   maximum (X+Y) =        11.73 um
[02/08 15:20:36    267s]   inst (FE_OFC599_mem_addr_11) with max move: (147.4, 197.98) -> (154, 192.85)
[02/08 15:20:36    267s]   mean    (X+Y) =         1.05 um
[02/08 15:20:36    267s] Total instances moved : 1173
[02/08 15:20:36    267s] Summary Report:
[02/08 15:20:36    267s] Instances move: 1173 (out of 9164 movable)
[02/08 15:20:36    267s] Instances flipped: 0
[02/08 15:20:36    267s] Mean displacement: 1.05 um
[02/08 15:20:36    267s] Max displacement: 11.73 um (Instance: FE_OFC599_mem_addr_11) (147.4, 197.98) -> (154, 192.85)
[02/08 15:20:36    267s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[02/08 15:20:36    267s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.282, MEM:2162.6M
[02/08 15:20:36    267s] Total net bbox length = 1.553e+05 ([02/08 15:20:36    267s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2162.6MB) @(0:04:28 - 0:04:28).
[02/08 15:20:36    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.8
7.339e+04 8.196e+04) (ext = 8.846e+03)
[02/08 15:20:36    267s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2162.6MB
[02/08 15:20:36    267s] OPERPROF: Finished RefinePlace at level 1, CPU:0.310, REAL:0.309, MEM:2162.6M
[02/08 15:20:36    267s] *** Finished place_detail (0:04:28 mem=2162.6M) ***
[02/08 15:20:36    267s] *** maximum move = 11.73 um ***
[02/08 15:20:36    267s] *** Finished re-routing un-routed nets (2162.6M) ***
[02/08 15:20:36    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:2162.6M
[02/08 15:20:36    267s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2162.6M
[02/08 15:20:36    268s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2162.6M
[02/08 15:20:36    268s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2162.6M
[02/08 15:20:36    268s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2162.6M
[02/08 15:20:36    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2162.6M
[02/08 15:20:36    268s] 
[02/08 15:20:36    268s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2162.6M) ***
[02/08 15:20:36    268s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.9
[02/08 15:20:36    268s] *** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:04:28.1/0:04:46.1 (0.9), mem = [02/08 15:20:36    268s] GigaOpt DRV: restore maxLocalDensity to 0.98
2127.6M
[02/08 15:20:36    268s] End: GigaOpt DRV Optimization
[02/08 15:20:36    268s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/08 15:20:36    268s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2068.6M
[02/08 15:20:36    268s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:2068.6M
[02/08 15:20:37    268s] 
[02/08 15:20:37    268s] ------------------------------------------------------------
[02/08 15:20:37    268s]      Summary (cpu=0.11min real=0.10min mem=2068.6M)                             
[02/08 15:20:37    268s] ------------------------------------------------------------
[02/08 15:20:37    268s] 
[02/08 15:20:37    268s] Setup views included:
[02/08 15:20:37    268s]  default_emulate_view 
[02/08 15:20:37    268s] 
[02/08 15:20:37    268s] +--------------------+---------+---------+---------+
[02/08 15:20:37    268s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:20:37    268s] +--------------------+---------+---------+---------+
[02/08 15:20:37    268s] |           WNS (ns):|  6.313  |  6.544  |  6.313  |
[02/08 15:20:37    268s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:20:37    268s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:20:37    268s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:20:37    268s] +--------------------+---------+---------+---------+
[02/08 15:20:37    268s] 
[02/08 15:20:37    268s] +----------------+-------------------------------+------------------+
[02/08 15:20:37    268s] |                |              Real             |       Total      |
[02/08 15:20:37    268s] |    DRVs        +------------------+------------+------------------|
[02/08 15:20:37    268s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:20:37    268s] +----------------+------------------+------------+------------------+
[02/08 15:20:37    268s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:20:37    268s] |   max_tran     |      2 (2)       |   -0.166   |      2 (2)       |
[02/08 15:20:37    268s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:20:37    268s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:20:37    268s] +----------------+------------------+------------+------------------+
[02/08 15:20:37    268s] 
[02/08 15:20:37    268s] Density: 85.570%
[02/08 15:20:37    268s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:20:37    268s] ------------------------------------------------------------
[02/08 15:20:37    268s] **opt_design ... cpu = 0:00:16, real = 0:00:16, mem = 1474.1M, totSessionCpu=0:04:29 **
[02/08 15:20:37    268s] *** Timing Is met
[02/08 15:20:37    268s] *** Check timing (0:00:00.0)
[02/08 15:20:37    268s] Deleting Lib Analyzer.
[02/08 15:20:37    268s] **INFO: Flow update: Design timing is met.
[02/08 15:20:37    268s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:20:37    268s] **INFO: Flow update: Design timing is met.
[02/08 15:20:37    268s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/08 15:20:37    268s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/08 15:20:37    268s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:20:37    268s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:20:37    268s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=2062.6M
[02/08 15:20:37    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=2062.6M
[02/08 15:20:37    268s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:20:37    268s] ### Creating PhyDesignMc. totSessionCpu=0:04:29 mem=2081.6M
[02/08 15:20:37    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:2081.6M
[02/08 15:20:37    268s] #spOpts: mergeVia=F 
[02/08 15:20:37    268s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2081.6M
[02/08 15:20:37    269s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:2081.6M
[02/08 15:20:37    269s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2081.6MB).
[02/08 15:20:37    269s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:2081.6M
[02/08 15:20:37    269s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:29 mem=2081.6M
[02/08 15:20:37    269s] 
[02/08 15:20:37    269s] Creating Lib Analyzer ...
[02/08 15:20:37    269s] Begin: Area Reclaim Optimization
[02/08 15:20:37    269s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:20:37    269s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:20:37    269s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:20:37    269s] 
[02/08 15:20:38    269s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:30 mem=2103.7M
[02/08 15:20:38    269s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:30 mem=2103.7M
[02/08 15:20:38    269s] Creating Lib Analyzer, finished. 
[02/08 15:20:38    269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.10
[02/08 15:20:38    269s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.6/0:04:47.6 (0.9), mem = 2103.7M
[02/08 15:20:38    269s] 
[02/08 15:20:38    269s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/08 15:20:38    269s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=2103.7M
[02/08 15:20:38    269s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=2103.7M
[02/08 15:20:38    269s] Usable buffer cells for single buffer setup transform:
[02/08 15:20:38    269s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[02/08 15:20:38    269s] Number of usable buffer cells above: 15
[02/08 15:20:38    270s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2103.7M
[02/08 15:20:38    270s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2103.7M
[02/08 15:20:38    270s] Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 85.57
[02/08 15:20:38    270s] +----------+---------+--------+--------+------------+--------+
[02/08 15:20:38    270s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/08 15:20:38    270s] +----------+---------+--------+--------+------------+--------+
[02/08 15:20:38    270s] |    85.57%|        -|   0.023|   0.000|   0:00:00.0| 2103.7M|
[02/08 15:20:39    270s] |    85.57%|        0|   0.023|   0.000|   0:00:01.0| 2122.8M|
[02/08 15:20:39    270s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:20:39    270s] |    85.57%|        0|   0.023|   0.000|   0:00:00.0| 2122.8M|
[02/08 15:20:39    271s] |    85.53%|        3|   0.023|   0.000|   0:00:00.0| 2141.8M|
[02/08 15:20:40    271s] |    85.27%|       44|   0.023|   0.000|   0:00:01.0| 2141.8M|
[02/08 15:20:40    271s] |    85.27%|       15|   0.023|   0.000|   0:00:00.0| 2141.8M|
[02/08 15:20:40    271s] |    85.27%|       15|   0.023|   0.000|   0:00:00.0| 2141.8M|
[02/08 15:20:40    271s] |    85.27%|       15|   0.023|   0.000|   0:00:00.0| 2141.8M|
[02/08 15:20:40    271s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:20:40    271s] |    85.27%|       15|   0.023|   0.000|   0:00:00.0| 2141.8M|
[02/08 15:20:40    271s] |    85.27%|        0|   0.023|   0.000|   0:00:00.0| 2141.8M|
[02/08 15:20:40    271s] +----------+---------+--------+--------+------------+--------+
[02/08 15:20:40    271s] Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 85.27
[02/08 15:20:40    271s] 
[02/08 15:20:40    271s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 3 Resize = 29 **
[02/08 15:20:40    271s] --------------------------------------------------------------
[02/08 15:20:40    271s] |                                   | Total     | Sequential |
[02/08 15:20:40    271s] --------------------------------------------------------------
[02/08 15:20:40    271s] | Num insts resized                 |      29  |       0    |
[02/08 15:20:40    271s] | Num insts undone                  |      75  |       0    |
[02/08 15:20:40    271s] | Num insts Downsized               |      29  |       0    |
[02/08 15:20:40    271s] | Num insts Samesized               |       0  |       0    |
[02/08 15:20:40    271s] | Num insts Upsized                 |       0  |       0    |
[02/08 15:20:40    271s] | Num multiple commits+uncommits    |       0  |       -    |
[02/08 15:20:40    271s] --------------------------------------------------------------
[02/08 15:20:40    271s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:20:40    271s] Layer 5 has 22 constrained nets 
[02/08 15:20:40    271s] **** End NDR-Layer Usage Statistics ****
[02/08 15:20:40    271s] End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
[02/08 15:20:40    271s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.077, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.077, MEM:2141.8M
[02/08 15:20:40    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.9
[02/08 15:20:40    271s] OPERPROF: Starting RefinePlace at level 1, MEM:2141.8M
[02/08 15:20:40    271s] *** Starting place_detail (0:04:32 mem=2141.8M) ***
[02/08 15:20:40    271s] Total net bbox length = 1.554e+05 (7.341e+04 8.195e+04) (ext = 8.846e+03)
[02/08 15:20:40    271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:20:40    271s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2141.8M
[02/08 15:20:40    271s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2141.8M
[02/08 15:20:40    271s] Starting refinePlace ...
[02/08 15:20:40    272s] 
[02/08 15:20:40    272s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:20:40    272s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:20:40    272s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2141.8MB) @(0:04:32 - 0:04:32).
[02/08 15:20:40    272s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:20:40    272s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2141.8MB
[02/08 15:20:40    272s] Statistics of distance of Instance movement in refine placement:
[02/08 15:20:40    272s]   maximum (X+Y) =         0.00 um
[02/08 15:20:40    272s]   mean    (X+Y) =         0.00 um
[02/08 15:20:40    272s] Total instances moved : 0
[02/08 15:20:40    272s] Summary Report:
[02/08 15:20:40    272s] Instances move: 0 (out of 9161 movable)
[02/08 15:20:40    272s] Instances flipped: 0
[02/08 15:20:40    272s] Mean displacement: 0.00 um
[02/08 15:20:40    272s] Max displacement: 0.00 um 
[02/08 15:20:40    272s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.178, MEM:2141.8M
[02/08 15:20:40    272s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2141.8MB) @(0:04:32 - 0:04:32).
[02/08 15:20:40    272s] Total net bbox length = 1.554e+05 (7.341e+04 8.195e+04) (ext = 8.846e+03)
[02/08 15:20:40    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.9
[02/08 15:20:40    272s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.203, MEM:2141.8M
[02/08 15:20:40    272s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2141.8MB
[02/08 15:20:40    272s] *** Finished place_detail (0:04:32 mem=2141.8M) ***
[02/08 15:20:40    272s] *** maximum move = 0.00 um ***
[02/08 15:20:40    272s] *** Finished re-routing un-routed nets (2141.8M) ***
[02/08 15:20:40    272s] OPERPROF: Starting DPlace-Init at level 1, MEM:2141.8M
[02/08 15:20:41    272s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2141.8M
[02/08 15:20:41    272s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2141.8M
[02/08 15:20:41    272s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2141.8M
[02/08 15:20:41    272s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2141.8M
[02/08 15:20:41    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:2141.8M
[02/08 15:20:41    272s] 
[02/08 15:20:41    272s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2141.8M) ***
[02/08 15:20:41    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.10
[02/08 15:20:41    272s] *** AreaOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:04:32.4/0:04:50.4 (0.9), mem = 2141.8M
[02/08 15:20:41    272s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=2068.75M, totSessionCpu=0:04:32).
[02/08 15:20:41    272s] All LLGs are deleted
[02/08 15:20:41    272s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2068.8M
[02/08 15:20:41    272s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2068.3M
[02/08 15:20:41    272s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=2068.3M
[02/08 15:20:41    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=2068.3M
[02/08 15:20:41    272s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2068.32 MB )
[02/08 15:20:41    272s] (I)       Started Loading and Dumping File ( Curr Mem: 2068.32 MB )
[02/08 15:20:41    272s] (I)       Reading DB...
[02/08 15:20:41    272s] (I)       Read data from FE... (mem=2068.3M)
[02/08 15:20:41    272s] (I)       Read nodes and places... (mem=2068.3M)
[02/08 15:20:41    272s] (I)       Done Read nodes and places (cpu=0.010s, mem=2070.4M)
[02/08 15:20:41    272s] (I)       Read nets... (mem=2070.4M)
[02/08 15:20:41    272s] (I)       Done Read nets (cpu=0.030s, mem=2073.7M)
[02/08 15:20:41    272s] (I)       Done Read data from FE (cpu=0.040s, mem=2073.7M)
[02/08 15:20:41    272s] (I)       before initializing RouteDB syMemory usage = 2073.7 MB
[02/08 15:20:41    272s] (I)       Honor MSV route constraint: false
[02/08 15:20:41    272s] (I)       Maximum routing layer  : 11
[02/08 15:20:41    272s] (I)       Minimum routing layer  : 1
[02/08 15:20:41    272s] (I)       Supply scale factor H  : 1.00
[02/08 15:20:41    272s] (I)       Supply scale factor V  : 1.00
[02/08 15:20:41    272s] (I)       Tracks used by clock wire: 0
[02/08 15:20:41    272s] (I)       Reverse direction      : 
[02/08 15:20:41    272s] (I)       Honor partition pin guides: true
[02/08 15:20:41    272s] (I)       Route selected nets only: false
[02/08 15:20:41    272s] (I)       Route secondary PG pins: false
[02/08 15:20:41    272s] (I)       Second PG max fanout   : 2147483647
[02/08 15:20:41    272s] (I)       Apply function for special wires: true
[02/08 15:20:41    272s] (I)       Layer by layer blockage reading: true
[02/08 15:20:41    272s] (I)       Offset calculation fix : true
[02/08 15:20:41    272s] (I)       Route stripe layer range: 
[02/08 15:20:41    272s] (I)       Honor partition fences : 
[02/08 15:20:41    272s] (I)       Honor partition pin    : 
[02/08 15:20:41    272s] (I)       Honor partition fences with feedthrough: 
[02/08 15:20:41    272s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:20:41    272s] (I)       build grid graph
[02/08 15:20:41    272s] (I)       build grid graph start
[02/08 15:20:41    272s] [NR-eGR] Track table information for default rule: 
[02/08 15:20:41    272s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:20:41    272s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:20:41    272s] (I)       build grid graph end
[02/08 15:20:41    272s] (I)       ===========================================================================
[02/08 15:20:41    272s] (I)       == Report All Rule Vias ==
[02/08 15:20:41    272s] (I)       ===========================================================================
[02/08 15:20:41    272s] (I)        Via Rule : (Default)
[02/08 15:20:41    272s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:41    272s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:41    272s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[02/08 15:20:41    272s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:20:41    272s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:20:41    272s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:20:41    272s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[02/08 15:20:41    272s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:20:41    272s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[02/08 15:20:41    272s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:20:41    272s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:20:41    272s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:20:41    272s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       ===========================================================================
[02/08 15:20:41    272s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:20:41    272s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:41    272s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:41    272s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       ===========================================================================
[02/08 15:20:41    272s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:20:41    272s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:41    272s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:41    272s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       ===========================================================================
[02/08 15:20:41    272s] (I)        Via Rule : NDR_ClockTree
[02/08 15:20:41    272s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:41    272s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:41    272s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[02/08 15:20:41    272s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:20:41    272s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:20:41    272s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:20:41    272s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[02/08 15:20:41    272s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:20:41    272s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[02/08 15:20:41    272s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:20:41    272s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:20:41    272s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:20:41    272s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:41    272s] (I)       ===========================================================================
[02/08 15:20:41    272s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Num PG vias on layer 1 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 2 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 3 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 4 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 5 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 6 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 7 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 8 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 9 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 10 : 0
[02/08 15:20:41    272s] (I)       Num PG vias on layer 11 : 0
[02/08 15:20:41    272s] [NR-eGR] Read 10288 PG shapes
[02/08 15:20:41    272s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:20:41    272s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:20:41    272s] [NR-eGR] #Instance Blockages : 63796
[02/08 15:20:41    272s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:20:41    272s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:20:41    272s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:20:41    272s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10927
[02/08 15:20:41    272s] (I)       readDataFromPlaceDB
[02/08 15:20:41    272s] (I)       Read net information..
[02/08 15:20:41    272s] (I)       Read testcase time = 0.000 seconds
[02/08 15:20:41    272s] 
[02/08 15:20:41    272s] [NR-eGR] Read numTotalNets=10081  numIgnoredNets=22
[02/08 15:20:41    272s] (I)       early_global_route_priority property id does not exist.
[02/08 15:20:41    272s] (I)       Start initializing grid graph
[02/08 15:20:41    272s] (I)       End initializing grid graph
[02/08 15:20:41    272s] (I)       Model blockages into capacity
[02/08 15:20:41    272s] (I)       Read Num Blocks=385695  Num Prerouted Wires=10927  Num CS=0
[02/08 15:20:41    272s] (I)       Started Modeling ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 1 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 0 (H) : #blockages 376287 : #preroutes 1994
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 2 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 3131
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 3 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 1988
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 4 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 1369
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 5 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 2160
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 6 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 283
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 7 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 2
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 8 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 9 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 10 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Modeling Layer 11 ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:20:41    272s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Number of ignored nets = 22
[02/08 15:20:41    272s] (I)       Number of fixed nets = 22.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:20:41    272s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:20:41    272s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:20:41    272s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2092.4 MB
[02/08 15:20:41    272s] (I)       Ndr track 0 does not exist
[02/08 15:20:41    272s] (I)       Ndr track 0 does not exist
[02/08 15:20:41    272s] (I)       Layer1  viaCost=100.00
[02/08 15:20:41    272s] (I)       Layer2  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer3  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer4  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer5  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer6  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer7  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer8  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer9  viaCost=200.00
[02/08 15:20:41    272s] (I)       Layer10  viaCost=200.00
[02/08 15:20:41    272s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:20:41    272s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:20:41    272s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:20:41    272s] (I)       Site width          :   400  (dbu)
[02/08 15:20:41    272s] (I)       Row height          :  3420  (dbu)
[02/08 15:20:41    272s] (I)       GCell width         :  3420  (dbu)
[02/08 15:20:41    272s] (I)       GCell height        :  3420  (dbu)
[02/08 15:20:41    272s] (I)       Grid                :   128   126    11
[02/08 15:20:41    272s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:20:41    272s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:20:41    272s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:20:41    272s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:20:41    272s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:20:41    272s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:20:41    272s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:20:41    272s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:20:41    272s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:20:41    272s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:20:41    272s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:20:41    272s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:20:41    272s] (I)       --------------------------------------------------------
[02/08 15:20:41    272s] 
[02/08 15:20:41    272s] (I)       ID:0  Default:yes[02/08 15:20:41    272s] [NR-eGR] ============ Routing rule table ============
[02/08 15:20:41    272s] [NR-eGR] Rule id: 0  Nets: 10059 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:20:41    272s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:20:41    272s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:20:41    272s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:20:41    272s] (I)       ID:1 [02/08 15:20:41    272s] [NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:20:41    272s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:20:41    272s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:20:41    272s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:20:41    272s] (I)       blocked tracks on layer1 : = 110362 / 145792 (75.70%)
[02/08 15:20:41    272s] [NR-eGR] ========================================
[02/08 15:20:41    272s] [NR-eGR] 
[02/08 15:20:41    272s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:20:41    272s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:20:41    272s] (I)       After initializing earlyGlobalRoute syMemory usage = 2092.4 MB
[02/08 15:20:41    272s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.41 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Started Global Routing ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       ============= Initialization =============
[02/08 15:20:41    272s] (I)       totalPins=36442  totalGlobalPin=35217 (96.64%)
[02/08 15:20:41    272s] (I)       Started Build MST ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Generate topology with single threads
[02/08 15:20:41    272s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       total 2D Cap : 1235224 = (659806 H, 575418 V)
[02/08 15:20:41    272s] (I)       ============  Phase 1a Route ============
[02/08 15:20:41    272s] (I)       Started Phase 1a ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] [NR-eGR] Layer group 1: route 10059 net(s) in layer range [1, 11]
[02/08 15:20:41    272s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Usage: 106887 = (51811 H, 55076 V) = (7.85% H, 9.57% V) = (8.860e+04um H, 9.418e+04um V)
[02/08 15:20:41    272s] (I)       
[02/08 15:20:41    272s] (I)       ============  Phase 1b Route ============
[02/08 15:20:41    272s] (I)       Usage: 106887 = (51811 H, 55076 V) = (7.85% H, 9.57% V) = (8.860e+04um H, 9.418e+04um V)
[02/08 15:20:41    272s] (I)       
[02/08 15:20:41    272s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827768e+05um
[02/08 15:20:41    272s] (I)       ============  Phase 1c Route ============
[02/08 15:20:41    272s] (I)       Usage: 106887 = (51811 H, 55076 V) = (7.85% H, 9.57% V) = (8.860e+04um H, 9.418e+04um V)
[02/08 15:20:41    272s] (I)       
[02/08 15:20:41    272s] (I)       ============  Phase 1d Route ============
[02/08 15:20:41    272s] (I)       Usage: 106887 = (51811 H, 55076 V) = (7.85% H, 9.57% V) = (8.860e+04um H, 9.418e+04um V)
[02/08 15:20:41    272s] (I)       
[02/08 15:20:41    272s] (I)       ============  Phase 1e Route ============
[02/08 15:20:41    272s] (I)       Started Phase 1e ( Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Usage: 106887 = (51811 H, 55076 V) = (7.85% H, 9.57% V) = (8.860e+04um H, 9.418e+04um V)
[02/08 15:20:41    272s] (I)       
[02/08 15:20:41    272s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.827768e+05um
[02/08 15:20:41    272s] [NR-eGR] 
[02/08 15:20:41    272s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:20:41    272s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:41    272s] (I)       ============  Phase 1l Route ============
[02/08 15:20:41    272s] (I)       
[02/08 15:20:41    272s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:20:41    272s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:20:41    272s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:20:41    272s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:20:41    272s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:20:41    272s] [NR-eGR]  Metal1  (1)        13( 0.29%)         0( 0.00%)   ( 0.29%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal2  (2)        14( 0.09%)         0( 0.00%)   ( 0.09%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:41    272s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:42    272s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:42    272s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:42    272s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:42    272s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:20:42    272s] [NR-eGR] Total               27( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:20:42    272s] [NR-eGR] 
[02/08 15:20:42    272s] (I)       Finished Global Routing ( CPU: 0.13 sec, Real: 0.34 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:42    272s] (I)       total 2D Cap : 1237507 = (660541 H, 576966 V)
[02/08 15:20:42    272s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:20:42    272s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:20:42    272s] (I)       ============= track Assignment ============
[02/08 15:20:42    272s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2092.45 MB )
[02/08 15:20:42    272s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:42    272s] (I)       Started Greedy Track Assignment ( Curr Mem: 2092.45 MB )
[02/08 15:20:42    272s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:20:42    272s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:42    272s] (I)       Run Multi-thread track assignment
[02/08 15:20:42    273s] (I)       Finished Greedy Track Assignment ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2092.45 MB )
[02/08 15:20:42    273s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:20:42    273s] [NR-eGR] Metal1  (1H) length: 1.401041e+04um, number of vias: 39313
[02/08 15:20:42    273s] [NR-eGR] Metal2  (2V) length: 5.797143e+04um, number of vias: 28276
[02/08 15:20:42    273s] [NR-eGR] Metal3  (3H) length: 6.191773e+04um, number of vias: 8202
[02/08 15:20:42    273s] [NR-eGR] Metal4  (4V) length: 3.600567e+04um, number of vias: 3849
[02/08 15:20:42    273s] [NR-eGR] Metal5  (5H) length: 2.016951e+04um, number of vias: 1610
[02/08 15:20:42    273s] [NR-eGR] Metal6  (6V) length: 6.936000e+03um, number of vias: 200
[02/08 15:20:42    273s] [NR-eGR] Metal7  (7H) length: 1.922975e+03um, number of vias: 36
[02/08 15:20:42    273s] [NR-eGR] Metal8  (8V) length: 1.905700e+02um, number of vias: 13
[02/08 15:20:42    273s] [NR-eGR] Metal9  (9H) length: 2.790000e+01um, number of vias: 4
[02/08 15:20:42    273s] [NR-eGR] Metal10 (10V) length: 1.805000e+00um, number of vias: 0
[02/08 15:20:42    273s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:20:42    273s] [NR-eGR] Total length: 1.991540e+05um, number of vias: 81503
[02/08 15:20:42    273s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:20:42    273s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/08 15:20:42    273s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:20:42    273s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 1.07 sec, Curr Mem: 2051.11 MB )
[02/08 15:20:42    273s] Extraction called for design 'picorv32' of instances=9182 and nets=10277 using extraction engine 'pre_route' .
[02/08 15:20:42    273s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:20:42    273s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:20:42    273s] pre_route RC Extraction called for design picorv32.
[02/08 15:20:42    273s] RC Extraction called in multi-corner(1) mode.
[02/08 15:20:42    273s] RCMode: PreRoute
[02/08 15:20:42    273s]       RC Corner Indexes            0   
[02/08 15:20:42    273s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:20:42    273s] Resistance Scaling Factor    : 1.00000 
[02/08 15:20:42    273s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:20:42    273s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:20:42    273s] Shrink Factor                : 1.00000
[02/08 15:20:42    273s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:20:42    273s] Using Quantus QRC technology file ...
[02/08 15:20:42    273s] LayerId::1 widthSet size::2
[02/08 15:20:42    273s] LayerId::2 widthSet size::2
[02/08 15:20:42    273s] LayerId::3 widthSet size::2
[02/08 15:20:42    273s] LayerId::4 widthSet size::2
[02/08 15:20:42    273s] LayerId::5 widthSet size::2
[02/08 15:20:42    273s] LayerId::6 widthSet size::2
[02/08 15:20:42    273s] LayerId::7 widthSet size::2
[02/08 15:20:42    273s] LayerId::8 widthSet size::2
[02/08 15:20:42    273s] LayerId::9 widthSet size::2
[02/08 15:20:42    273s] LayerId::10 widthSet size::2
[02/08 15:20:42    273s] LayerId::11 widthSet size::2
[02/08 15:20:42    273s] Updating RC grid for preRoute extraction ...
[02/08 15:20:42    273s] Initializing multi-corner resistance tables ...
[02/08 15:20:42    273s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2051.113M)
[02/08 15:20:42    273s] Compute RC Scale Done ...
[02/08 15:20:42    273s] OPERPROF: Starting HotSpotCal at level 1, MEM:2051.1M
[02/08 15:20:43    273s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:43    273s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:20:43    273s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:43    273s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:20:43    273s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:20:43    273s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:43    273s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:20:43    273s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2051.1M
[02/08 15:20:43    273s] #################################################################################
[02/08 15:20:43    273s] # Design Stage: PreRoute
[02/08 15:20:43    273s] # Design Name: picorv32
[02/08 15:20:43    273s] # Design Mode: 90nm
[02/08 15:20:43    273s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:20:43    273s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:20:43    273s] # Signoff Settings: SI Off 
[02/08 15:20:43    273s] #################################################################################
[02/08 15:20:43    274s] Calculate delays in Single mode...
[02/08 15:20:43    274s] Topological Sorting (REAL = 0:00:00.0, MEM = 2053.1M, InitMEM = 2053.1M)
[02/08 15:20:43    274s] Start delay calculation (fullDC) (1 T). (MEM=2053.13)
[02/08 15:20:43    274s] End AAE Lib Interpolated Model. (MEM=2069.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:45    276s] Total number of fetched objects 10084
[02/08 15:20:45    276s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:20:45    276s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:45    276s] End delay calculation. (MEM=2117.16 CPU=0:00:01.4 REAL=0:00:01.0)
[02/08 15:20:45    276s] End delay calculation (fullDC). (MEM=2117.16 CPU=0:00:02.1 REAL=0:00:02.0)
[02/08 15:20:45    276s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 2117.2M) ***
[02/08 15:20:45    276s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[02/08 15:20:45    276s] Begin: GigaOpt postEco DRV Optimization
[02/08 15:20:45    276s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[02/08 15:20:45    276s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:20:45    276s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:20:45    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.11
[02/08 15:20:45    276s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:20:45    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2117.2M
[02/08 15:20:45    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:2117.2M
[02/08 15:20:45    276s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:36.6/0:04:55.0 (0.9), mem = 2117.2M
[02/08 15:20:45    276s] #spOpts: mergeVia=F 
[02/08 15:20:45    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2117.2M
[02/08 15:20:45    276s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2117.2M
[02/08 15:20:45    276s] Core basic site is CoreSite
[02/08 15:20:45    276s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:20:45    276s] Type 'man IMPSP-365' for more detail.
[02/08 15:20:45    276s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:20:45    276s] SiteArray: use 446,464 bytes
[02/08 15:20:45    276s] SiteArray: current memory after site array memory allocation 2117.6M
[02/08 15:20:45    276s] SiteArray: FP blocked sites are writable
[02/08 15:20:45    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:20:45    276s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2117.6M
[02/08 15:20:45    276s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:20:45    276s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.005, MEM:2117.6M
[02/08 15:20:45    276s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.067, MEM:2117.6M
[02/08 15:20:45    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2117.6M
[02/08 15:20:45    276s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2117.6MB).
[02/08 15:20:45    276s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.084, MEM:2117.6M
[02/08 15:20:45    276s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=2117.6M
[02/08 15:20:45    276s] 
[02/08 15:20:45    276s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:20:45    276s] ### Creating LA Mngr. totSessionCpu=0:04:37 mem=2117.6M
[02/08 15:20:45    276s] ### Creating LA Mngr, finished. totSessionCpu=0:04:37 mem=2117.6M
[02/08 15:20:47    278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2136.7M
[02/08 15:20:47    278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2136.7M
[02/08 15:20:47    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:47    278s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/08 15:20:47    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:47    278s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:20:47    278s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:48    278s] Info: violation cost 264.470306 (cap = 257.321655, tran = 7.148663, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:48    278s] |   168|   185|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.30|     0.00|       0|       0|       0|  85.27|          |         |
[02/08 15:20:49    280s] Info: violation cost 264.025818 (cap = 257.305298, tran = 6.720538, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:49    280s] |   163|   180|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.30|     0.00|       7|       0|       0|  85.27| 0:00:01.0|  2136.7M|
[02/08 15:20:51    282s] Info: violation cost 264.025818 (cap = 257.305298, tran = 6.720538, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] ###############################################################################
[02/08 15:20:51    282s] #
[02/08 15:20:51    282s] #  Large fanout net report:  
[02/08 15:20:51    282s] |   163|   180|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|[02/08 15:20:51    282s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:20:51    282s] #     - current density: 85.27
[02/08 15:20:51    282s] #
[02/08 15:20:51    282s] #  List of high fanout nets:
[02/08 15:20:51    282s] #
[02/08 15:20:51    282s] ###############################################################################
     6.30|     0.00|       0|       0|       0|  85.27| 0:00:02.0|  2136.7M|
[02/08 15:20:51    282s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:20:51    282s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:20:51    282s] Layer 5 has 22 constrained nets 
[02/08 15:20:51    282s] **** End NDR-Layer Usage Statistics ****
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] =======================================================================
[02/08 15:20:51    282s]                 Reasons for remaining drv violations
[02/08 15:20:51    282s] =======================================================================
[02/08 15:20:51    282s] *info: Total 232 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] MultiBuffering failure reasons
[02/08 15:20:51    282s] ------------------------------------------------
[02/08 15:20:51    282s] *info:   230 net(s): Could not be fixed because the gain is not enough.
[02/08 15:20:51    282s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] *** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=2136.7M) ***
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.063, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.075, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.076, MEM:2152.7M
[02/08 15:20:51    282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.10
[02/08 15:20:51    282s] OPERPROF: Starting RefinePlace at level 1, MEM:2152.7M
[02/08 15:20:51    282s] *** Starting place_detail (0:04:42 mem=2152.7M) ***
[02/08 15:20:51    282s] Total net bbox length = 1.554e+05 (7.342e+04 8.195e+04) (ext = 8.782e+03)
[02/08 15:20:51    282s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:20:51    282s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2152.7M
[02/08 15:20:51    282s] Starting refinePlace ...
[02/08 15:20:51    282s] 
[02/08 15:20:51    282s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:20:51    282s] Move report: legalization moves 119 insts, mean move: 4.28 um, max move: 19.06 um
[02/08 15:20:51    282s] 	Max move on inst (FE_OFC628_mem_addr_6): (115.20, 199.69) --> (124.00, 189.43)
[02/08 15:20:51    282s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2152.7MB) @(0:04:43 - 0:04:43).
[02/08 15:20:51    282s] Move report: Detail placement moves 119 insts, mean move: 4.28 um, max move: 19.06 um
[02/08 15:20:51    282s] 	Max move on inst (FE_OFC628_mem_addr_6): (115.20, 199.69) --> (124.00, 189.43)
[02/08 15:20:51    282s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2152.7MB
[02/08 15:20:51    282s] Statistics of distance of Instance movement in refine placement:
[02/08 15:20:51    282s]   maximum (X+Y) =        19.06 um
[02/08 15:20:51    282s]   inst (FE_OFC628_mem_addr_6) with max move: (115.2, 199.69) -> (124, 189.43)
[02/08 15:20:51    282s]   mean    (X+Y) =         4.28 um
[02/08 15:20:51    282s] Summary Report:
[02/08 15:20:51    282s] Instances move: 119 (out of 9168 movable)
[02/08 15:20:51    282s] Total instances moved : 119
[02/08 15:20:51    282s] Instances flipped: 0
[02/08 15:20:51    282s] Mean displacement: 4.28 um
[02/08 15:20:51    282s] Max displacement: 19.06 um (Instance: FE_OFC628_mem_addr_6) (115.2, 199.69) -> (124, 189.43)
[02/08 15:20:51    282s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX20
[02/08 15:20:51    282s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.185, MEM:2152.7M
[02/08 15:20:51    282s] Total net bbox length = 1.556e+05 (7.363e+04 8.200e+04) (ext = 8.891e+03)
[02/08 15:20:51    282s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2152.7MB) @(0:04:42 - 0:04:43).
[02/08 15:20:51    282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.10
[02/08 15:20:51    282s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2152.7MB
[02/08 15:20:51    282s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.210, MEM:2152.7M
[02/08 15:20:51    282s] *** Finished place_detail (0:04:43 mem=2152.7M) ***
[02/08 15:20:51    282s] *** maximum move = 19.06 um ***
[02/08 15:20:51    282s] *** Finished re-routing un-routed nets (2152.7M) ***
[02/08 15:20:51    282s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2152.7M
[02/08 15:20:51    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:2152.7M
[02/08 15:20:52    282s] 
[02/08 15:20:52    282s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2152.7M) ***
[02/08 15:20:52    282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.11
[02/08 15:20:52    282s] *** DrvOpt [finish] : cpu/real = 0:00:06.4/0:00:06.3 (1.0), totSession cpu/real = 0:04:42.9/0:05:01.4 (0.9), mem = 2117.6M
[02/08 15:20:52    282s] End: GigaOpt postEco DRV Optimization
[02/08 15:20:52    282s] **INFO: Flow update: Design timing is met.
[02/08 15:20:52    282s] **INFO: Flow update: Design timing is met.
[02/08 15:20:52    282s] **INFO: Flow update: Design timing is met.
[02/08 15:20:52    282s] *** Steiner Routed Nets: 0.258%; Threshold: 100; Threshold for Hold: 100
[02/08 15:20:52    282s] ### Creating LA Mngr. totSessionCpu=0:04:43 mem=2117.6M
[02/08 15:20:52    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:43 mem=2117.6M
[02/08 15:20:52    282s] Re-routed 0 nets
[02/08 15:20:52    282s] #optDebug: fT-D <X 1 0 0 0>
[02/08 15:20:52    282s] #optDebug: fT-D <X 1 0 0 0>
[02/08 15:20:52    283s] 
[02/08 15:20:52    283s] Active setup views:
[02/08 15:20:52    283s]  default_emulate_view
[02/08 15:20:52    283s]   Dominating endpoints: 0
[02/08 15:20:52    283s]   Dominating TNS: -0.000
[02/08 15:20:52    283s] 
[02/08 15:20:52    283s] RC Grid backup saved.
[02/08 15:20:52    283s] Extraction called for design 'picorv32' of instances=9189 and nets=10284 using extraction engine 'pre_route' .
[02/08 15:20:52    283s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:20:52    283s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:20:52    283s] pre_route RC Extraction called for design picorv32.
[02/08 15:20:52    283s] RC Extraction called in multi-corner(1) mode.
[02/08 15:20:52    283s] RCMode: PreRoute
[02/08 15:20:52    283s]       RC Corner Indexes            0   
[02/08 15:20:52    283s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:20:52    283s] Resistance Scaling Factor    : 1.00000 
[02/08 15:20:52    283s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:20:52    283s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:20:52    283s] Shrink Factor                : 1.00000
[02/08 15:20:52    283s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:20:52    283s] Using Quantus QRC technology file ...
[02/08 15:20:52    283s] LayerId::1 widthSet size::2
[02/08 15:20:52    283s] LayerId::2 widthSet size::2
[02/08 15:20:52    283s] LayerId::3 widthSet size::2
[02/08 15:20:52    283s] LayerId::4 widthSet size::2
[02/08 15:20:52    283s] LayerId::5 widthSet size::2
[02/08 15:20:52    283s] LayerId::6 widthSet size::2
[02/08 15:20:52    283s] LayerId::7 widthSet size::2
[02/08 15:20:52    283s] LayerId::8 widthSet size::2
[02/08 15:20:52    283s] LayerId::9 widthSet size::2
[02/08 15:20:52    283s] LayerId::10 widthSet size::2
[02/08 15:20:52    283s] LayerId::11 widthSet size::2
[02/08 15:20:52    283s] Skipped RC grid update for preRoute extraction.
[02/08 15:20:52    283s] Initializing multi-corner resistance tables ...
[02/08 15:20:52    283s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2050.250M)
[02/08 15:20:52    283s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2050.25 MB )
[02/08 15:20:52    283s] (I)       Started Loading and Dumping File ( Curr Mem: 2050.25 MB )
[02/08 15:20:52    283s] (I)       Reading DB...
[02/08 15:20:52    283s] (I)       Read data from FE... (mem=2050.2M)
[02/08 15:20:52    283s] (I)       Read nodes and places... (mem=2050.2M)
[02/08 15:20:52    283s] (I)       Done Read nodes and places (cpu=0.010s, mem=2052.4M)
[02/08 15:20:52    283s] (I)       Read nets... (mem=2052.4M)
[02/08 15:20:52    283s] (I)       Done Read nets (cpu=0.030s, mem=2054.4M)
[02/08 15:20:52    283s] (I)       Done Read data from FE (cpu=0.040s, mem=2054.4M)
[02/08 15:20:52    283s] (I)       before initializing RouteDB syMemory usage = 2054.4 MB
[02/08 15:20:52    283s] (I)       Build term to term wires: false
[02/08 15:20:52    283s] (I)       Honor MSV route constraint: false
[02/08 15:20:52    283s] (I)       Maximum routing layer  : 11
[02/08 15:20:52    283s] (I)       Minimum routing layer  : 1
[02/08 15:20:52    283s] (I)       Supply scale factor H  : 1.00
[02/08 15:20:52    283s] (I)       Supply scale factor V  : 1.00
[02/08 15:20:52    283s] (I)       Tracks used by clock wire: 0
[02/08 15:20:52    283s] (I)       Reverse direction      : 
[02/08 15:20:52    283s] (I)       Honor partition pin guides: true
[02/08 15:20:52    283s] (I)       Route selected nets only: false
[02/08 15:20:52    283s] (I)       Route secondary PG pins: false
[02/08 15:20:52    283s] (I)       Second PG max fanout   : 2147483647
[02/08 15:20:52    283s] (I)       Apply function for special wires: true
[02/08 15:20:52    283s] (I)       Layer by layer blockage reading: true
[02/08 15:20:52    283s] (I)       Offset calculation fix : true
[02/08 15:20:52    283s] (I)       Route stripe layer range: 
[02/08 15:20:52    283s] (I)       Honor partition fences : 
[02/08 15:20:52    283s] (I)       Honor partition pin    : 
[02/08 15:20:52    283s] (I)       Honor partition fences with feedthrough: 
[02/08 15:20:52    283s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:20:52    283s] (I)       build grid graph
[02/08 15:20:52    283s] (I)       build grid graph start
[02/08 15:20:52    283s] [NR-eGR] Track table information for default rule: 
[02/08 15:20:52    283s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:20:52    283s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:20:52    283s] (I)       build grid graph end
[02/08 15:20:52    283s] (I)       ===========================================================================
[02/08 15:20:52    283s] (I)       == Report All Rule Vias ==
[02/08 15:20:52    283s] (I)       ===========================================================================
[02/08 15:20:52    283s] (I)        Via Rule : (Default)
[02/08 15:20:52    283s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:52    283s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:52    283s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[02/08 15:20:52    283s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:20:52    283s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:20:52    283s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:20:52    283s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[02/08 15:20:52    283s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:20:52    283s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[02/08 15:20:52    283s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:20:52    283s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:20:52    283s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:20:52    283s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       ===========================================================================
[02/08 15:20:52    283s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:20:52    283s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:52    283s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:52    283s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       ===========================================================================
[02/08 15:20:52    283s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:20:52    283s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:52    283s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:52    283s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       ===========================================================================
[02/08 15:20:52    283s] (I)        Via Rule : NDR_ClockTree
[02/08 15:20:52    283s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:20:52    283s] (I)       ---------------------------------------------------------------------------
[02/08 15:20:52    283s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[02/08 15:20:52    283s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:20:52    283s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:20:52    283s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:20:52    283s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[02/08 15:20:52    283s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:20:52    283s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[02/08 15:20:52    283s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:20:52    283s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:20:52    283s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:20:52    283s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:20:52    283s] (I)       ===========================================================================
[02/08 15:20:52    283s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Num PG vias on layer 1 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 2 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 3 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 4 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 5 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 6 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 7 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 8 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 9 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 10 : 0
[02/08 15:20:52    283s] (I)       Num PG vias on layer 11 : 0
[02/08 15:20:52    283s] [NR-eGR] Read 10288 PG shapes
[02/08 15:20:52    283s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:20:52    283s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:20:52    283s] [NR-eGR] #Instance Blockages : 63831
[02/08 15:20:52    283s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:20:52    283s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:20:52    283s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:20:52    283s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10927
[02/08 15:20:52    283s] (I)       readDataFromPlaceDB
[02/08 15:20:52    283s] (I)       Read net information..
[02/08 15:20:52    283s] (I)       [02/08 15:20:52    283s] [NR-eGR] Read numTotalNets=10088  numIgnoredNets=22
Read testcase time = 0.000 seconds
[02/08 15:20:52    283s] 
[02/08 15:20:52    283s] (I)       early_global_route_priority property id does not exist.
[02/08 15:20:52    283s] (I)       Start initializing grid graph
[02/08 15:20:52    283s] (I)       End initializing grid graph
[02/08 15:20:52    283s] (I)       Model blockages into capacity
[02/08 15:20:52    283s] (I)       Read Num Blocks=386353  Num Prerouted Wires=10927  Num CS=0
[02/08 15:20:52    283s] (I)       Started Modeling ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 1 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 0 (H) : #blockages 376945 : #preroutes 1994
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 2 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 3131
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 3 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 1988
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 4 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 1369
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 5 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 2160
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 6 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 283
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 7 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 2
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 8 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 9 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 10 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Modeling Layer 11 ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:20:52    283s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Number of ignored nets = 22
[02/08 15:20:52    283s] (I)       Number of fixed nets = 22.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:20:52    283s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:20:52    283s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:20:52    283s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2071.9 MB
[02/08 15:20:52    283s] (I)       Ndr track 0 does not exist
[02/08 15:20:52    283s] (I)       Ndr track 0 does not exist
[02/08 15:20:52    283s] (I)       Layer1  viaCost=100.00
[02/08 15:20:52    283s] (I)       Layer2  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer3  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer4  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer5  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer6  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer7  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer8  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer9  viaCost=200.00
[02/08 15:20:52    283s] (I)       Layer10  viaCost=200.00
[02/08 15:20:52    283s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:20:52    283s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:20:52    283s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:20:52    283s] (I)       Site width          :   400  (dbu)
[02/08 15:20:52    283s] (I)       Row height          :  3420  (dbu)
[02/08 15:20:52    283s] (I)       GCell width         :  3420  (dbu)
[02/08 15:20:52    283s] (I)       GCell height        :  3420  (dbu)
[02/08 15:20:52    283s] (I)       Grid                :   128   126    11
[02/08 15:20:52    283s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:20:52    283s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:20:52    283s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:20:52    283s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:20:52    283s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:20:52    283s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:20:52    283s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:20:52    283s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:20:52    283s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:20:52    283s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:20:52    283s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:20:52    283s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:20:52    283s] (I)       --------------------------------------------------------
[02/08 15:20:52    283s] 
[02/08 15:20:52    283s] (I)       ID:0  Default:yes[02/08 15:20:52    283s] [NR-eGR] ============ Routing rule table ============
[02/08 15:20:52    283s] [NR-eGR] Rule id: 0  Nets: 10066 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:20:52    283s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:20:52    283s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:20:52    283s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:20:52    283s] (I)       ID:1 [02/08 15:20:52    283s] [NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:20:52    283s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:20:52    283s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:20:52    283s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:20:52    283s] (I)       [02/08 15:20:52    283s] [NR-eGR] ========================================
[02/08 15:20:52    283s] [NR-eGR] 
blocked tracks on layer1 : = 110370 / 145792 (75.70%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:20:52    283s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:20:52    283s] (I)       After initializing earlyGlobalRoute syMemory usage = 2071.9 MB
[02/08 15:20:52    283s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.56 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Started Global Routing ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       ============= Initialization =============
[02/08 15:20:52    283s] (I)       totalPins=36456  totalGlobalPin=35234 (96.65%)
[02/08 15:20:52    283s] (I)       Started Build MST ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Generate topology with single threads
[02/08 15:20:52    283s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       total 2D Cap : 1235186 = (659768 H, 575418 V)
[02/08 15:20:52    283s] (I)       ============  Phase 1a Route ============
[02/08 15:20:52    283s] [NR-eGR] Layer group 1: route 10066 net(s) in layer range [1, 11]
[02/08 15:20:52    283s] (I)       Started Phase 1a ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Usage: 107056 = (51947 H, 55109 V) = (7.87% H, 9.58% V) = (8.883e+04um H, 9.424e+04um V)
[02/08 15:20:52    283s] (I)       
[02/08 15:20:52    283s] (I)       ============  Phase 1b Route ============
[02/08 15:20:52    283s] (I)       Usage: 107056 = (51947 H, 55109 V) = (7.87% H, 9.58% V) = (8.883e+04um H, 9.424e+04um V)
[02/08 15:20:52    283s] (I)       
[02/08 15:20:52    283s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830658e+05um
[02/08 15:20:52    283s] (I)       ============  Phase 1c Route ============
[02/08 15:20:52    283s] (I)       Usage: 107056 = (51947 H, 55109 V) = (7.87% H, 9.58% V) = (8.883e+04um H, 9.424e+04um V)
[02/08 15:20:52    283s] (I)       
[02/08 15:20:52    283s] (I)       ============  Phase 1d Route ============
[02/08 15:20:52    283s] (I)       Usage: 107056 = (51947 H, 55109 V) = (7.87% H, 9.58% V) = (8.883e+04um H, 9.424e+04um V)
[02/08 15:20:52    283s] (I)       
[02/08 15:20:52    283s] (I)       ============  Phase 1e Route ============
[02/08 15:20:52    283s] (I)       Started Phase 1e ( Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Usage: 107056 = (51947 H, 55109 V) = (7.87% H, 9.58% V) = (8.883e+04um H, 9.424e+04um V)
[02/08 15:20:52    283s] (I)       
[02/08 15:20:52    283s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830658e+05um
[02/08 15:20:52    283s] [NR-eGR] 
[02/08 15:20:52    283s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:20:52    283s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:52    283s] (I)       ============  Phase 1l Route ============
[02/08 15:20:52    283s] (I)       
[02/08 15:20:52    283s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:20:52    283s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:20:52    283s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:20:52    283s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:20:53    283s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:20:53    283s] [NR-eGR]  Metal1  (1)        12( 0.27%)         0( 0.00%)   ( 0.27%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal2  (2)        16( 0.10%)         0( 0.00%)   ( 0.10%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:20:53    283s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:20:53    283s] [NR-eGR] Total               29( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:20:53    283s] [NR-eGR] 
[02/08 15:20:53    283s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.33 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:53    283s] (I)       total 2D Cap : 1237464 = (660498 H, 576966 V)
[02/08 15:20:53    283s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:20:53    283s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:20:53    283s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.89 sec, Curr Mem: 2071.88 MB )
[02/08 15:20:53    283s] OPERPROF: Starting HotSpotCal at level 1, MEM:2071.9M
[02/08 15:20:53    283s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:53    283s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:20:53    283s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:53    283s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:20:53    283s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:20:53    283s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:53    283s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:20:53    283s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2071.9M
[02/08 15:20:53    283s] Starting delay calculation for Setup views
[02/08 15:20:53    283s] #################################################################################
[02/08 15:20:53    283s] # Design Stage: PreRoute
[02/08 15:20:53    283s] # Design Name: picorv32
[02/08 15:20:53    283s] # Design Mode: 90nm
[02/08 15:20:53    283s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:20:53    283s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:20:53    283s] # Signoff Settings: SI Off 
[02/08 15:20:53    283s] #################################################################################
[02/08 15:20:53    283s] Calculate delays in Single mode...
[02/08 15:20:53    283s] Topological Sorting (REAL = 0:00:00.0, MEM = 2069.9M, InitMEM = 2069.9M)
[02/08 15:20:53    283s] Start delay calculation (fullDC) (1 T). (MEM=2069.88)
[02/08 15:20:53    284s] End AAE Lib Interpolated Model. (MEM=2086.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:55    285s] Total number of fetched objects 10091
[02/08 15:20:55    285s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:20:55    285s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:55    285s] End delay calculation. (MEM=2124.37 CPU=0:00:01.4 REAL=0:00:01.0)
[02/08 15:20:55    285s] End delay calculation (fullDC). (MEM=2124.37 CPU=0:00:02.0 REAL=0:00:02.0)
[02/08 15:20:55    285s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 2124.4M) ***
[02/08 15:20:55    286s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:04:46 mem=2124.4M)
[02/08 15:20:55    286s] Reported timing to dir ./timingReports
[02/08 15:20:55    286s] **opt_design ... cpu = 0:00:33, real = 0:00:34, mem = 1477.7M, totSessionCpu=0:04:46 **
[02/08 15:20:55    286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2073.4M
[02/08 15:20:55    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.061, MEM:2073.4M
[02/08 15:20:57    287s] 
[02/08 15:20:57    287s] ------------------------------------------------------------
[02/08 15:20:57    287s]      opt_design Final Summary                             
[02/08 15:20:57    287s] ------------------------------------------------------------
[02/08 15:20:57    287s] 
[02/08 15:20:57    287s] Setup views included:
[02/08 15:20:57    287s]  default_emulate_view 
[02/08 15:20:57    287s] 
[02/08 15:20:57    287s] +--------------------+---------+---------+---------+
[02/08 15:20:57    287s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:20:57    287s] +--------------------+---------+---------+---------+
[02/08 15:20:57    287s] |           WNS (ns):|  6.304  |  6.545  |  6.304  |
[02/08 15:20:57    287s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:20:57    287s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:20:57    287s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:20:57    287s] +--------------------+---------+---------+---------+
[02/08 15:20:57    287s] 
[02/08 15:20:57    287s] +----------------+-------------------------------+------------------+
[02/08 15:20:57    287s] |                |              Real             |       Total      |
[02/08 15:20:57    287s] |    DRVs        +------------------+------------+------------------|
[02/08 15:20:57    287s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:20:57    287s] +----------------+------------------+------------+------------------+
[02/08 15:20:57    287s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:20:57    287s] |   max_tran     |      2 (2)       |   -0.166   |      2 (2)       |
[02/08 15:20:57    287s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:20:57    287s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:20:57    287s] +----------------+------------------+------------+------------------+
[02/08 15:20:57    287s] 
[02/08 15:20:57    287s] Density: 85.432%
[02/08 15:20:57    287s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:20:57    287s] ------------------------------------------------------------
[02/08 15:20:57    287s] **opt_design ... cpu = 0:00:34, real = 0:00:36, mem = 1477.7M, totSessionCpu=0:04:47 **
[02/08 15:20:57    287s] Deleting Cell Server ...
[02/08 15:20:57    287s] Deleting Lib Analyzer.
[02/08 15:20:57    287s] *** Finished opt_design ***
[02/08 15:20:57    287s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:57    287s] UM:*          0.000 ns          6.304 ns  final
[02/08 15:20:57    287s] OPERPROF: Starting HotSpotCal at level 1, MEM:2073.4M
[02/08 15:20:57    287s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:57    287s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:20:57    287s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:57    287s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:20:57    287s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:20:57    287s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:57    287s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:20:57    287s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2073.4M
[02/08 15:20:57    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2073.4M
[02/08 15:20:57    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.060, MEM:2073.4M
[02/08 15:20:57    287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2073.4M
[02/08 15:20:57    287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2073.0M
[02/08 15:20:58    287s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:58    287s] UM:                                       opt_design_postcts
[02/08 15:20:58    287s] 
[02/08 15:20:58    287s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:50.2 real=0:00:52.2)
[02/08 15:20:58    287s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[02/08 15:20:58    287s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.1 real=0:00:09.1)
[02/08 15:20:58    287s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:20:58    287s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:20:58    287s] Info: Destroy the CCOpt slew target map.
[02/08 15:20:58    287s] clean pInstBBox. size 0
[02/08 15:20:58    287s] Set place::cacheFPlanSiteMark to 0
[02/08 15:20:58    287s] All LLGs are deleted
[02/08 15:20:58    287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2073.0M
[02/08 15:20:58    287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2073.0M
[02/08 15:20:58    287s] (ccopt_design): dumping clock statistics to metric
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
[02/08 15:20:58    287s] End AAE Lib Interpolated Model. (MEM=2072.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
[02/08 15:20:58    287s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:20:58    288s] OPERPROF: Starting HotSpotCal at level 1, MEM:2073.0M
[02/08 15:20:58    288s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:58    288s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:20:58    288s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:58    288s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:20:58    288s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:20:58    288s] [hotspot] +------------+---------------+---------------+
[02/08 15:20:58    288s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:20:58    288s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2073.0M
[02/08 15:20:58    288s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2073.0M
[02/08 15:20:58    288s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2073.0M
[02/08 15:20:58    288s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2073.4M
[02/08 15:20:58    288s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:2073.4M
[02/08 15:20:58    288s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2073.4M
[02/08 15:20:58    288s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.068, MEM:2073.4M
[02/08 15:20:58    288s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2073.4M
[02/08 15:20:58    288s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2073.0M
[02/08 15:20:59    288s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:20:59    288s] UM:                                       ccopt_design
[02/08 15:20:59    288s] 
[02/08 15:20:59    288s] *** Summary of all messages that are not suppressed in this session:
[02/08 15:20:59    288s] Severity  ID               Count  Summary                                  
[02/08 15:20:59    288s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[02/08 15:20:59    288s] WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
[02/08 15:20:59    288s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/08 15:20:59    288s] WARNING   IMPSP-365            8  Design has inst(s) with SITE '%s', but t...
[02/08 15:20:59    288s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[02/08 15:20:59    288s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[02/08 15:20:59    288s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/08 15:20:59    288s] *** Message Summary: 30 warning(s), 0 error(s)
[02/08 15:20:59    288s] 
[02/08 15:20:59    288s] #% End ccopt_design (date=02/08 15:20:59, total cpu=0:01:48, real=0:01:54, peak res=1479.2M, current mem=1382.5M)
[02/08 15:20:59    288s] #@ End verbose source /mnt/scratch_b/users/g/grigpavl/project-asic-2022/scripts/layout/create_clock_tree.tcl
[02/08 15:20:59    288s] @file 58:
[02/08 15:20:59    288s] @file 59: report_clock_trees > $LAYOUT_REPORTS/clocktree.txt
[02/08 15:20:59    288s] End AAE Lib Interpolated Model. (MEM=1988.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:59    288s] @file 60: report_skew_groups > $LAYOUT_REPORTS/clocktree_skew.txt
[02/08 15:20:59    288s] End AAE Lib Interpolated Model. (MEM=2027.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:20:59    289s] @file 61:
[02/08 15:20:59    289s] @file 62: # Optimize again after CTS
[02/08 15:20:59    289s] @file 63: opt_design -post_cts
[02/08 15:20:59    289s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1382.6M, totSessionCpu=0:04:49 **
[02/08 15:20:59    289s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/08 15:20:59    289s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:20:59    289s] Summary for sequential cells identification: 
[02/08 15:20:59    289s]   Identified SBFF number: 104
[02/08 15:20:59    289s]   Identified MBFF number: 0
[02/08 15:20:59    289s]   Identified SB Latch number: 0
[02/08 15:20:59    289s]   Identified MB Latch number: 0
[02/08 15:20:59    289s]   Not identified SBFF number: 16
[02/08 15:20:59    289s]   Not identified MBFF number: 0
[02/08 15:20:59    289s]   Not identified SB Latch number: 0
[02/08 15:20:59    289s]   Not identified MB Latch number: 0
[02/08 15:20:59    289s]   Number of sequential cells which are not FFs: 32
[02/08 15:20:59    289s]  Visiting view : default_emulate_view
[02/08 15:20:59    289s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:20:59    289s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:20:59    289s]  Visiting view : default_emulate_view
[02/08 15:20:59    289s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:20:59    289s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:20:59    289s]  Setting StdDelay to 11.60
[02/08 15:20:59    289s] Creating Cell Server, finished. 
[02/08 15:20:59    289s] 
[02/08 15:20:59    289s] Need call spDPlaceInit before registerPrioInstLoc.
[02/08 15:20:59    289s] Info: 1 threads available for lower-level modules during optimization.
[02/08 15:20:59    289s] GigaOpt running with 1 threads.
[02/08 15:20:59    289s] OPERPROF: Starting DPlace-Init at level 1, MEM:1993.1M
[02/08 15:20:59    289s] All LLGs are deleted
[02/08 15:20:59    289s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1993.1M
[02/08 15:20:59    289s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1993.1M
[02/08 15:20:59    289s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1993.1M
[02/08 15:20:59    289s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1993.1M
[02/08 15:20:59    289s] Core basic site is CoreSite
[02/08 15:20:59    289s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:20:59    289s] Type 'man IMPSP-365' for more detail.
[02/08 15:20:59    289s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:20:59    289s] SiteArray: use 446,464 bytes
[02/08 15:20:59    289s] SiteArray: current memory after site array memory allocation 1993.6M
[02/08 15:20:59    289s] SiteArray: FP blocked sites are writable
[02/08 15:20:59    289s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:20:59    289s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1993.6M
[02/08 15:20:59    289s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:20:59    289s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:1993.6M
[02/08 15:20:59    289s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.067, MEM:1993.6M
[02/08 15:20:59    289s] OPERPROF:     Starting CMU at level 3, MEM:1993.6M
[02/08 15:20:59    289s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1993.6M
[02/08 15:20:59    289s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.071, MEM:1993.6M
[02/08 15:20:59    289s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1993.6MB).
[02/08 15:20:59    289s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.086, MEM:1993.6M
[02/08 15:20:59    289s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[02/08 15:20:59    289s] 
[02/08 15:20:59    289s] Creating Lib Analyzer ...
[02/08 15:20:59    289s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:20:59    289s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[02/08 15:20:59    289s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:20:59    289s] 
[02/08 15:21:00    289s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:50 mem=1999.6M
[02/08 15:21:00    289s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:50 mem=1999.6M
[02/08 15:21:00    289s] Creating Lib Analyzer, finished. 
[02/08 15:21:00    289s] Effort level <high> specified for reg2reg path_group
[02/08 15:21:00    290s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1390.4M, totSessionCpu=0:04:50 **
[02/08 15:21:00    290s] *** opt_design -post_cts ***
[02/08 15:21:00    290s] DRC Margin: user margin 0.0; extra margin 0.2
[02/08 15:21:00    290s] Hold Target Slack: user slack 0
[02/08 15:21:00    290s] Setup Target Slack: user slack 0; extra slack 0.0
[02/08 15:21:00    290s] set_db opt_useful_skew_eco_route false
[02/08 15:21:00    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1999.6M
[02/08 15:21:01    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1999.6M
[02/08 15:21:01    290s] Deleting Cell Server ...
[02/08 15:21:01    290s] Multi-VT timing optimization disabled based on library information.
[02/08 15:21:01    290s] Deleting Lib Analyzer.
[02/08 15:21:01    290s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:21:01    290s] Summary for sequential cells identification: 
[02/08 15:21:01    290s]   Identified SBFF number: 104
[02/08 15:21:01    290s]   Identified MBFF number: 0
[02/08 15:21:01    290s]   Identified SB Latch number: 0
[02/08 15:21:01    290s]   Identified MB Latch number: 0
[02/08 15:21:01    290s]   Not identified SBFF number: 16
[02/08 15:21:01    290s]   Not identified MBFF number: 0
[02/08 15:21:01    290s]   Not identified SB Latch number: 0
[02/08 15:21:01    290s]   Not identified MB Latch number: 0
[02/08 15:21:01    290s]   Number of sequential cells which are not FFs: 32
[02/08 15:21:01    290s]  Visiting view : default_emulate_view
[02/08 15:21:01    290s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:21:01    290s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:21:01    290s]  Visiting view : default_emulate_view
[02/08 15:21:01    290s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:21:01    290s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:21:01    290s]  Setting StdDelay to 11.60
[02/08 15:21:01    290s] Creating Cell Server, finished. 
[02/08 15:21:01    290s] 
[02/08 15:21:01    290s] Deleting Cell Server ...
[02/08 15:21:01    290s] All LLGs are deleted
[02/08 15:21:01    290s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1999.6M
[02/08 15:21:01    290s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1999.2M
[02/08 15:21:01    290s] Start to check current routing status for nets...
[02/08 15:21:01    290s] All nets are already routed correctly.
[02/08 15:21:01    290s] End to check current routing status for nets (mem=1999.2M)
[02/08 15:21:01    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1999.2M
[02/08 15:21:01    290s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1999.2M
[02/08 15:21:01    290s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:21:01    290s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1999.6M
[02/08 15:21:01    290s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1999.6M
[02/08 15:21:01    290s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1999.6M
[02/08 15:21:01    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1999.6M
[02/08 15:21:01    291s] 
[02/08 15:21:01    291s] ------------------------------------------------------------
[02/08 15:21:01    291s]              Initial Summary                             
[02/08 15:21:01    291s] ------------------------------------------------------------
[02/08 15:21:01    291s] 
[02/08 15:21:01    291s] Setup views included:
[02/08 15:21:01    291s]  default_emulate_view 
[02/08 15:21:01    291s] 
[02/08 15:21:01    291s] +--------------------+---------+---------+---------+
[02/08 15:21:01    291s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:21:01    291s] +--------------------+---------+---------+---------+
[02/08 15:21:01    291s] |           WNS (ns):|  6.304  |  6.545  |  6.304  |
[02/08 15:21:01    291s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:21:01    291s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:21:01    291s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:21:01    291s] +--------------------+---------+---------+---------+
[02/08 15:21:01    291s] 
[02/08 15:21:01    291s] +----------------+-------------------------------+------------------+
[02/08 15:21:01    291s] |                |              Real             |       Total      |
[02/08 15:21:01    291s] |    DRVs        +------------------+------------+------------------|
[02/08 15:21:01    291s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:21:01    291s] +----------------+------------------+------------+------------------+
[02/08 15:21:01    291s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:21:01    291s] |   max_tran     |      2 (2)       |   -0.166   |      2 (2)       |
[02/08 15:21:01    291s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:21:01    291s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:21:01    291s] +----------------+------------------+------------+------------------+
[02/08 15:21:01    291s] 
[02/08 15:21:01    291s] Density: 85.432%
[02/08 15:21:01    291s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:21:01    291s] ------------------------------------------------------------
[02/08 15:21:01    291s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1384.5M, totSessionCpu=0:04:51 **
[02/08 15:21:01    291s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:21:01    291s] ### Creating PhyDesignMc. totSessionCpu=0:04:51 mem=1989.6M
[02/08 15:21:01    291s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:21:01    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:1989.6M
[02/08 15:21:01    291s] #spOpts: mergeVia=F 
[02/08 15:21:01    291s] ** INFO : this run is activating low effort ccoptDesign flow
[02/08 15:21:01    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1989.6M
[02/08 15:21:01    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:1989.6M
[02/08 15:21:01    291s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1989.6MB).
[02/08 15:21:01    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1989.6M
[02/08 15:21:01    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:51 mem=1989.6M
[02/08 15:21:01    291s] #optDebug: fT-E <X 2 0 0 1>
[02/08 15:21:01    291s] #optDebug: fT-E <X 2 0 0 1>
[02/08 15:21:02    291s] *** Starting optimizing excluded clock nets MEM= 1989.6M) ***
[02/08 15:21:02    291s] *info: No excluded clock nets to be optimized.
[02/08 15:21:02    291s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1989.6M) ***
[02/08 15:21:02    291s] *** Starting optimizing excluded clock nets MEM= 1989.6M) ***
[02/08 15:21:02    291s] *info: No excluded clock nets to be optimized.
[02/08 15:21:02    291s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1989.6M) ***
[02/08 15:21:02    291s] Info: Done creating the CCOpt slew target map.
[02/08 15:21:02    291s] Begin: GigaOpt high fanout net optimization
[02/08 15:21:02    291s] GigaOpt HFN: use maxLocalDensity 1.2
[02/08 15:21:02    291s] GigaOpt HFN: use maxLocalDensity 1.2
[02/08 15:21:02    291s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:21:02    291s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/08 15:21:02    291s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:21:02    291s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:21:02    291s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:51.4/0:05:11.4 (0.9), mem = 1989.6M
[02/08 15:21:02    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.12
[02/08 15:21:02    291s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:21:02    291s] ### Creating PhyDesignMc. totSessionCpu=0:04:51 mem=1997.6M
[02/08 15:21:02    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:1997.6M
[02/08 15:21:02    291s] #spOpts: mergeVia=F 
[02/08 15:21:02    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1997.6M
[02/08 15:21:02    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:1997.6M
[02/08 15:21:02    291s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1997.6MB).
[02/08 15:21:02    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:1997.6M
[02/08 15:21:02    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:52 mem=1997.6M
[02/08 15:21:02    291s] ### Creating LA Mngr. totSessionCpu=0:04:52 mem=2083.5M
[02/08 15:21:02    292s] ### Creating LA Mngr, finished. totSessionCpu=0:04:52 mem=2083.5M
[02/08 15:21:02    292s] 
[02/08 15:21:02    292s] Creating Lib Analyzer ...
[02/08 15:21:02    292s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:21:02    292s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:21:02    292s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:21:02    292s] 
[02/08 15:21:03    292s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:53 mem=2083.5M
[02/08 15:21:03    292s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:53 mem=2083.5M
[02/08 15:21:03    292s] Creating Lib Analyzer, finished. 
[02/08 15:21:03    292s] 
[02/08 15:21:03    292s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:21:03    292s] ### Creating LA Mngr. totSessionCpu=0:04:53 mem=2083.5M
[02/08 15:21:03    292s] ### Creating LA Mngr, finished. totSessionCpu=0:04:53 mem=2083.5M
[02/08 15:21:05    294s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:21:05    294s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.12
[02/08 15:21:05    294s] *** DrvOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:04:54.6/0:05:14.6 (0.9), mem = [02/08 15:21:05    294s] GigaOpt HFN: restore maxLocalDensity to 0.98
2083.5M
[02/08 15:21:05    294s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/08 15:21:05    294s] End: GigaOpt high fanout net optimization
[02/08 15:21:05    294s] Deleting Lib Analyzer.
[02/08 15:21:05    294s] Begin: GigaOpt DRV Optimization
[02/08 15:21:05    294s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/08 15:21:05    294s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[02/08 15:21:05    294s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:21:05    294s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:21:05    294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.13
[02/08 15:21:05    294s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([02/08 15:21:05    294s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:21:05    294s] ### Creating PhyDesignMc. totSessionCpu=0:04:55 mem=2083.5M
0.0), totSession cpu/real = 0:04:54.9/0:05:14.9 (0.9), mem = 2083.5M
[02/08 15:21:05    294s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:21:05    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:2083.5M
[02/08 15:21:05    294s] #spOpts: mergeVia=F 
[02/08 15:21:05    294s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2083.5M
[02/08 15:21:05    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2083.5M
[02/08 15:21:05    295s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2083.5MB).
[02/08 15:21:05    295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2083.5M
[02/08 15:21:05    295s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:55 mem=2083.5M
[02/08 15:21:05    295s] 
[02/08 15:21:05    295s] Creating Lib Analyzer ...
[02/08 15:21:05    295s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:21:05    295s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:21:05    295s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:21:05    295s] 
[02/08 15:21:06    295s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:56 mem=2083.5M
[02/08 15:21:06    295s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:56 mem=2083.5M
[02/08 15:21:06    295s] Creating Lib Analyzer, finished. 
[02/08 15:21:06    295s] 
[02/08 15:21:06    295s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:21:06    295s] ### Creating LA Mngr. totSessionCpu=0:04:56 mem=2083.5M
[02/08 15:21:06    295s] ### Creating LA Mngr, finished. totSessionCpu=0:04:56 mem=2083.5M
[02/08 15:21:07    297s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2102.6M
[02/08 15:21:07    297s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2102.6M
[02/08 15:21:07    297s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:07    297s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/08 15:21:07    297s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:07    297s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:21:07    297s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:07    297s] Info: violation cost 264.100891 (cap = 257.312988, tran = 6.787948, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:21:07    297s] |   164|   181|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.30|     0.00|       0|       0|       0|  85.43|          |         |
[02/08 15:21:09    298s] Info: violation cost 264.100891 (cap = 257.312988, tran = 6.787948, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] ###############################################################################
[02/08 15:21:09    298s] |   164|   181|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|[02/08 15:21:09    298s] #
[02/08 15:21:09    298s] #  Large fanout net report:  
[02/08 15:21:09    298s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:21:09    298s] #     - current density: 85.43
[02/08 15:21:09    298s] #
[02/08 15:21:09    298s] #  List of high fanout nets:
[02/08 15:21:09    298s] #
[02/08 15:21:09    298s] ###############################################################################
     6.30|     0.00|       0|       0|       0|  85.43| 0:00:02.0|  2132.3M|
[02/08 15:21:09    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:09    298s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:21:09    298s] Layer 5 has 22 constrained nets 
[02/08 15:21:09    298s] **** End NDR-Layer Usage Statistics ****
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] =======================================================================
[02/08 15:21:09    298s]                 Reasons for remaining drv violations
[02/08 15:21:09    298s] =======================================================================
[02/08 15:21:09    298s] *info: Total 232 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] MultiBuffering failure reasons
[02/08 15:21:09    298s] ------------------------------------------------
[02/08 15:21:09    298s] *info:   230 net(s): Could not be fixed because the gain is not enough.
[02/08 15:21:09    298s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2132.3M) ***
[02/08 15:21:09    298s] 
[02/08 15:21:09    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.13
[02/08 15:21:09    298s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/08 15:21:09    298s] *** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:04:58.9/0:05:18.9 (0.9), mem = 2113.2M
[02/08 15:21:09    298s] End: GigaOpt DRV Optimization
[02/08 15:21:09    298s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/08 15:21:09    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2075.2M
[02/08 15:21:09    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.066, MEM:2075.2M
[02/08 15:21:10    299s] 
[02/08 15:21:10    299s] ------------------------------------------------------------
[02/08 15:21:10    299s]      Summary (cpu=0.07min real=0.07min mem=2075.2M)                             
[02/08 15:21:10    299s] ------------------------------------------------------------
[02/08 15:21:10    299s] 
[02/08 15:21:10    299s] Setup views included:
[02/08 15:21:10    299s]  default_emulate_view 
[02/08 15:21:10    299s] 
[02/08 15:21:10    299s] +--------------------+---------+---------+---------+
[02/08 15:21:10    299s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:21:10    299s] +--------------------+---------+---------+---------+
[02/08 15:21:10    299s] |           WNS (ns):|  6.304  |  6.545  |  6.304  |
[02/08 15:21:10    299s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:21:10    299s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:21:10    299s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:21:10    299s] +--------------------+---------+---------+---------+
[02/08 15:21:10    299s] 
[02/08 15:21:10    299s] +----------------+-------------------------------+------------------+
[02/08 15:21:10    299s] |                |              Real             |       Total      |
[02/08 15:21:10    299s] |    DRVs        +------------------+------------+------------------|
[02/08 15:21:10    299s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:21:10    299s] +----------------+------------------+------------+------------------+
[02/08 15:21:10    299s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:21:10    299s] |   max_tran     |      2 (2)       |   -0.166   |      2 (2)       |
[02/08 15:21:10    299s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:21:10    299s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:21:10    299s] +----------------+------------------+------------+------------------+
[02/08 15:21:10    299s] 
[02/08 15:21:10    299s] Density: 85.432%
[02/08 15:21:10    299s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:21:10    299s] ------------------------------------------------------------
[02/08 15:21:10    299s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 1481.0M, totSessionCpu=0:04:59 **
[02/08 15:21:10    299s] *** Timing Is met
[02/08 15:21:10    299s] *** Check timing (0:00:00.0)
[02/08 15:21:10    299s] Deleting Lib Analyzer.
[02/08 15:21:10    299s] **INFO: Flow update: Design timing is met.
[02/08 15:21:10    299s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:21:10    299s] **INFO: Flow update: Design timing is met.
[02/08 15:21:10    299s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/08 15:21:10    299s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/08 15:21:10    299s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:21:10    299s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:21:10    299s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=2069.2M
[02/08 15:21:10    299s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=2069.2M
[02/08 15:21:10    299s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:21:10    299s] ### Creating PhyDesignMc. totSessionCpu=0:05:00 mem=2088.3M
[02/08 15:21:10    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:2088.3M
[02/08 15:21:10    299s] #spOpts: mergeVia=F 
[02/08 15:21:10    299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2088.3M
[02/08 15:21:10    299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2088.3M
[02/08 15:21:10    299s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2088.3MB).
[02/08 15:21:10    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:2088.3M
[02/08 15:21:10    299s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:00 mem=2088.3M
[02/08 15:21:10    299s] 
[02/08 15:21:10    299s] Creating Lib Analyzer ...
[02/08 15:21:10    299s] Begin: Area Reclaim Optimization
[02/08 15:21:10    299s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:21:10    299s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:21:10    299s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:21:10    299s] 
[02/08 15:21:11    300s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:00 mem=2110.3M
[02/08 15:21:11    300s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:00 mem=2110.3M
[02/08 15:21:11    300s] Creating Lib Analyzer, finished. 
[02/08 15:21:11    300s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.14
[02/08 15:21:11    300s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:00.4/0:05:20.4 (0.9), mem = 2110.3M
[02/08 15:21:11    300s] 
[02/08 15:21:11    300s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[02/08 15:21:11    300s] ### Creating LA Mngr. totSessionCpu=0:05:00 mem=2110.3M
[02/08 15:21:11    300s] ### Creating LA Mngr, finished. totSessionCpu=0:05:00 mem=2110.3M
[02/08 15:21:11    300s] Usable buffer cells for single buffer setup transform:
[02/08 15:21:11    300s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20 
[02/08 15:21:11    300s] Number of usable buffer cells above: 15
[02/08 15:21:11    300s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2110.3M
[02/08 15:21:11    300s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2110.3M
[02/08 15:21:11    300s] Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 85.43
[02/08 15:21:11    300s] +----------+---------+--------+--------+------------+--------+
[02/08 15:21:11    300s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/08 15:21:11    300s] +----------+---------+--------+--------+------------+--------+
[02/08 15:21:11    300s] |    85.43%|        -|   0.023|   0.000|   0:00:00.0| 2110.3M|
[02/08 15:21:12    301s] |    85.43%|        0|   0.023|   0.000|   0:00:01.0| 2129.4M|
[02/08 15:21:12    301s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:21:12    301s] |    85.43%|        0|   0.023|   0.000|   0:00:00.0| 2129.4M|
[02/08 15:21:12    301s] |    85.43%|        0|   0.023|   0.000|   0:00:00.0| 2129.4M|
[02/08 15:21:12    302s] |    85.31%|       22|   0.023|   0.000|   0:00:00.0| 2148.4M|
[02/08 15:21:12    302s] |    85.31%|       10|   0.023|   0.000|   0:00:00.0| 2148.4M|
[02/08 15:21:12    302s] |    85.31%|       10|   0.023|   0.000|   0:00:00.0| 2148.4M|
[02/08 15:21:13    302s] |    85.31%|       10|   0.023|   0.000|   0:00:01.0| 2148.4M|
[02/08 15:21:13    302s] #optDebug: <stH: 1.7100 MiSeL: 37.4920>
[02/08 15:21:13    302s] |    85.31%|       10|   0.023|   0.000|   0:00:00.0| 2148.4M|
[02/08 15:21:13    302s] |    85.31%|        0|   0.023|   0.000|   0:00:00.0| 2148.4M|
[02/08 15:21:13    302s] +----------+---------+--------+--------+------------+--------+
[02/08 15:21:13    302s] Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 85.31
[02/08 15:21:13    302s] 
[02/08 15:21:13    302s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 12 **
[02/08 15:21:13    302s] --------------------------------------------------------------
[02/08 15:21:13    302s] |                                   | Total     | Sequential |
[02/08 15:21:13    302s] --------------------------------------------------------------
[02/08 15:21:13    302s] | Num insts resized                 |      12  |       0    |
[02/08 15:21:13    302s] | Num insts undone                  |      50  |       0    |
[02/08 15:21:13    302s] | Num insts Downsized               |      12  |       0    |
[02/08 15:21:13    302s] | Num insts Samesized               |       0  |       0    |
[02/08 15:21:13    302s] | Num insts Upsized                 |       0  |       0    |
[02/08 15:21:13    302s] | Num multiple commits+uncommits    |       0  |       -    |
[02/08 15:21:13    302s] --------------------------------------------------------------
[02/08 15:21:13    302s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:21:13    302s] Layer 5 has 22 constrained nets 
[02/08 15:21:13    302s] **** End NDR-Layer Usage Statistics ****
[02/08 15:21:13    302s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[02/08 15:21:13    302s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.076, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.077, MEM:2148.4M
[02/08 15:21:13    302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.11
[02/08 15:21:13    302s] OPERPROF: Starting RefinePlace at level 1, MEM:2148.4M
[02/08 15:21:13    302s] *** Starting place_detail (0:05:03 mem=2148.4M) ***
[02/08 15:21:13    302s] Total net bbox length = 1.556e+05 (7.365e+04 8.200e+04) (ext = 8.891e+03)
[02/08 15:21:13    302s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:21:13    302s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2148.4M
[02/08 15:21:13    302s] Starting refinePlace ...
[02/08 15:21:13    302s] 
[02/08 15:21:13    302s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:21:13    302s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:21:13    302s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2148.4MB) @(0:05:03 - 0:05:03).
[02/08 15:21:13    302s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:21:13    302s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2148.4MB
[02/08 15:21:13    302s] Statistics of distance of Instance movement in refine placement:
[02/08 15:21:13    302s]   maximum (X+Y) =         0.00 um
[02/08 15:21:13    302s]   mean    (X+Y) =         0.00 um
[02/08 15:21:13    302s] Total instances moved : 0
[02/08 15:21:13    302s] Summary Report:
[02/08 15:21:13    302s] Instances move: 0 (out of 9168 movable)
[02/08 15:21:13    302s] Instances flipped: 0
[02/08 15:21:13    302s] Mean displacement: 0.00 um
[02/08 15:21:13    302s] Max displacement: 0.00 um 
[02/08 15:21:13    302s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.230, REAL:0.233, MEM:2148.4M
[02/08 15:21:13    302s] Total net bbox length = 1.556e+05 ([02/08 15:21:13    302s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2148.4MB) @(0:05:03 - 0:05:03).
[02/08 15:21:13    302s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.11
7.365e+04 8.200e+04) (ext = 8.891e+03)
[02/08 15:21:13    302s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2148.4MB
[02/08 15:21:13    302s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.257, MEM:2148.4M
[02/08 15:21:13    302s] *** Finished place_detail (0:05:03 mem=2148.4M) ***
[02/08 15:21:13    302s] *** maximum move = 0.00 um ***
[02/08 15:21:13    302s] *** Finished re-routing un-routed nets (2148.4M) ***
[02/08 15:21:13    302s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.4M
[02/08 15:21:13    302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.4M
[02/08 15:21:13    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2148.4M
[02/08 15:21:13    303s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2148.4M
[02/08 15:21:13    303s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2148.4M
[02/08 15:21:13    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.077, MEM:2148.4M
[02/08 15:21:13    303s] 
[02/08 15:21:13    303s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2148.4M) ***
[02/08 15:21:13    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.14
[02/08 15:21:13    303s] *** AreaOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:05:03.1/0:05:23.1 (0.9), mem = 2148.4M
[02/08 15:21:13    303s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2075.37M, totSessionCpu=0:05:03).
[02/08 15:21:13    303s] All LLGs are deleted
[02/08 15:21:13    303s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2075.4M
[02/08 15:21:13    303s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2074.9M
[02/08 15:21:13    303s] ### Creating LA Mngr. totSessionCpu=0:05:03 mem=2074.9M
[02/08 15:21:13    303s] ### Creating LA Mngr, finished. totSessionCpu=0:05:03 mem=2074.9M
[02/08 15:21:13    303s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2074.94 MB )
[02/08 15:21:13    303s] (I)       Started Loading and Dumping File ( Curr Mem: 2074.94 MB )
[02/08 15:21:13    303s] (I)       Reading DB...
[02/08 15:21:13    303s] (I)       Read data from FE... (mem=2074.9M)
[02/08 15:21:13    303s] (I)       Read nodes and places... (mem=2074.9M)
[02/08 15:21:14    303s] (I)       Done Read nodes and places (cpu=0.010s, mem=2077.1M)
[02/08 15:21:14    303s] (I)       Read nets... (mem=2077.1M)
[02/08 15:21:14    303s] (I)       Done Read nets (cpu=0.020s, mem=2079.1M)
[02/08 15:21:14    303s] (I)       Done Read data from FE (cpu=0.030s, mem=2079.1M)
[02/08 15:21:14    303s] (I)       before initializing RouteDB syMemory usage = 2079.1 MB
[02/08 15:21:14    303s] (I)       Honor MSV route constraint: false
[02/08 15:21:14    303s] (I)       Maximum routing layer  : 11
[02/08 15:21:14    303s] (I)       Minimum routing layer  : 1
[02/08 15:21:14    303s] (I)       Supply scale factor H  : 1.00
[02/08 15:21:14    303s] (I)       Supply scale factor V  : 1.00
[02/08 15:21:14    303s] (I)       Tracks used by clock wire: 0
[02/08 15:21:14    303s] (I)       Reverse direction      : 
[02/08 15:21:14    303s] (I)       Honor partition pin guides: true
[02/08 15:21:14    303s] (I)       Route selected nets only: false
[02/08 15:21:14    303s] (I)       Route secondary PG pins: false
[02/08 15:21:14    303s] (I)       Second PG max fanout   : 2147483647
[02/08 15:21:14    303s] (I)       Apply function for special wires: true
[02/08 15:21:14    303s] (I)       Layer by layer blockage reading: true
[02/08 15:21:14    303s] (I)       Offset calculation fix : true
[02/08 15:21:14    303s] (I)       Route stripe layer range: 
[02/08 15:21:14    303s] (I)       Honor partition fences : 
[02/08 15:21:14    303s] (I)       Honor partition pin    : 
[02/08 15:21:14    303s] (I)       Honor partition fences with feedthrough: 
[02/08 15:21:14    303s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:21:14    303s] (I)       build grid graph
[02/08 15:21:14    303s] (I)       build grid graph start
[02/08 15:21:14    303s] [NR-eGR] Track table information for default rule: 
[02/08 15:21:14    303s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:21:14    303s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:21:14    303s] (I)       build grid graph end
[02/08 15:21:14    303s] (I)       ===========================================================================
[02/08 15:21:14    303s] (I)       == Report All Rule Vias ==
[02/08 15:21:14    303s] (I)       ===========================================================================
[02/08 15:21:14    303s] (I)        Via Rule : (Default)
[02/08 15:21:14    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:14    303s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:14    303s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[02/08 15:21:14    303s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:21:14    303s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:21:14    303s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:21:14    303s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[02/08 15:21:14    303s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:21:14    303s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[02/08 15:21:14    303s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:21:14    303s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:21:14    303s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:21:14    303s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       ===========================================================================
[02/08 15:21:14    303s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:21:14    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:14    303s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:14    303s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       ===========================================================================
[02/08 15:21:14    303s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:21:14    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:14    303s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:14    303s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       ===========================================================================
[02/08 15:21:14    303s] (I)        Via Rule : NDR_ClockTree
[02/08 15:21:14    303s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:14    303s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:14    303s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[02/08 15:21:14    303s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:21:14    303s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:21:14    303s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:21:14    303s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[02/08 15:21:14    303s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:21:14    303s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[02/08 15:21:14    303s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:21:14    303s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:21:14    303s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:21:14    303s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:14    303s] (I)       ===========================================================================
[02/08 15:21:14    303s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Num PG vias on layer 1 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 2 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 3 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 4 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 5 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 6 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 7 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 8 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 9 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 10 : 0
[02/08 15:21:14    303s] (I)       Num PG vias on layer 11 : 0
[02/08 15:21:14    303s] [NR-eGR] Read 10288 PG shapes
[02/08 15:21:14    303s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:21:14    303s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:21:14    303s] [NR-eGR] #Instance Blockages : 63831
[02/08 15:21:14    303s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:21:14    303s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:21:14    303s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:21:14    303s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10927
[02/08 15:21:14    303s] (I)       readDataFromPlaceDB
[02/08 15:21:14    303s] (I)       Read net information..
[02/08 15:21:14    303s] (I)       Read testcase time = 0.010 seconds
[02/08 15:21:14    303s] 
[02/08 15:21:14    303s] [NR-eGR] Read numTotalNets=10088  numIgnoredNets=22
[02/08 15:21:14    303s] (I)       early_global_route_priority property id does not exist.
[02/08 15:21:14    303s] (I)       Start initializing grid graph
[02/08 15:21:14    303s] (I)       End initializing grid graph
[02/08 15:21:14    303s] (I)       Model blockages into capacity
[02/08 15:21:14    303s] (I)       Read Num Blocks=385836  Num Prerouted Wires=10927  Num CS=0
[02/08 15:21:14    303s] (I)       Started Modeling ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 1 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 0 (H) : #blockages 376428 : #preroutes 1994
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 2 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 3131
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 3 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 1988
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 4 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 1369
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 5 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 2160
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 6 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 283
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 7 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 2
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 8 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 9 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 10 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Modeling Layer 11 ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:21:14    303s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Number of ignored nets = 22
[02/08 15:21:14    303s] (I)       Number of fixed nets = 22.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:21:14    303s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:21:14    303s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:21:14    303s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2097.8 MB
[02/08 15:21:14    303s] (I)       Ndr track 0 does not exist
[02/08 15:21:14    303s] (I)       Ndr track 0 does not exist
[02/08 15:21:14    303s] (I)       Layer1  viaCost=100.00
[02/08 15:21:14    303s] (I)       Layer2  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer3  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer4  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer5  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer6  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer7  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer8  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer9  viaCost=200.00
[02/08 15:21:14    303s] (I)       Layer10  viaCost=200.00
[02/08 15:21:14    303s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:21:14    303s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:21:14    303s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:21:14    303s] (I)       Site width          :   400  (dbu)
[02/08 15:21:14    303s] (I)       Row height          :  3420  (dbu)
[02/08 15:21:14    303s] (I)       GCell width         :  3420  (dbu)
[02/08 15:21:14    303s] (I)       GCell height        :  3420  (dbu)
[02/08 15:21:14    303s] (I)       Grid                :   128   126    11
[02/08 15:21:14    303s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:21:14    303s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:21:14    303s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:21:14    303s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:21:14    303s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:21:14    303s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:21:14    303s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:21:14    303s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:21:14    303s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:21:14    303s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:21:14    303s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:21:14    303s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:21:14    303s] (I)       --------------------------------------------------------
[02/08 15:21:14    303s] 
[02/08 15:21:14    303s] (I)       ID:0 [02/08 15:21:14    303s] [NR-eGR] ============ Routing rule table ============
[02/08 15:21:14    303s] [NR-eGR] Rule id: 0  Nets: 10066 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:21:14    303s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:21:14    303s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:21:14    303s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:21:14    303s] (I)       ID:1 [02/08 15:21:14    303s] [NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:21:14    303s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:21:14    303s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:21:14    303s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:21:14    303s] (I)       blocked tracks on layer1 : = 110369 / 145792 (75.70%)
[02/08 15:21:14    303s] [NR-eGR] ========================================
[02/08 15:21:14    303s] [NR-eGR] 
[02/08 15:21:14    303s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:21:14    303s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:21:14    303s] (I)       After initializing earlyGlobalRoute syMemory usage = 2097.8 MB
[02/08 15:21:14    303s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.36 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Global Routing ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       ============= Initialization =============
[02/08 15:21:14    303s] (I)       totalPins=36456  totalGlobalPin=35234 (96.65%)
[02/08 15:21:14    303s] (I)       Started Build MST ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Generate topology with single threads
[02/08 15:21:14    303s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       total 2D Cap : 1235208 = (659790 H, 575418 V)
[02/08 15:21:14    303s] (I)       ============  Phase 1a Route ============
[02/08 15:21:14    303s] (I)       Started Phase 1a ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] [NR-eGR] Layer group 1: route 10066 net(s) in layer range [1, 11]
[02/08 15:21:14    303s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Usage: 107063 = (51957 H, 55106 V) = (7.87% H, 9.58% V) = (8.885e+04um H, 9.423e+04um V)
[02/08 15:21:14    303s] (I)       
[02/08 15:21:14    303s] (I)       ============  Phase 1b Route ============
[02/08 15:21:14    303s] (I)       Usage: 107063 = (51957 H, 55106 V) = (7.87% H, 9.58% V) = (8.885e+04um H, 9.423e+04um V)
[02/08 15:21:14    303s] (I)       
[02/08 15:21:14    303s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830777e+05um
[02/08 15:21:14    303s] (I)       ============  Phase 1c Route ============
[02/08 15:21:14    303s] (I)       Usage: 107063 = (51957 H, 55106 V) = (7.87% H, 9.58% V) = (8.885e+04um H, 9.423e+04um V)
[02/08 15:21:14    303s] (I)       
[02/08 15:21:14    303s] (I)       ============  Phase 1d Route ============
[02/08 15:21:14    303s] (I)       Usage: 107063 = (51957 H, 55106 V) = (7.87% H, 9.58% V) = (8.885e+04um H, 9.423e+04um V)
[02/08 15:21:14    303s] (I)       
[02/08 15:21:14    303s] (I)       ============  Phase 1e Route ============
[02/08 15:21:14    303s] (I)       Started Phase 1e ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Usage: 107063 = (51957 H, 55106 V) = (7.87% H, 9.58% V) = (8.885e+04um H, 9.423e+04um V)
[02/08 15:21:14    303s] (I)       
[02/08 15:21:14    303s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.830777e+05um
[02/08 15:21:14    303s] [NR-eGR] 
[02/08 15:21:14    303s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:21:14    303s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       ============  Phase 1l Route ============
[02/08 15:21:14    303s] (I)       
[02/08 15:21:14    303s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:21:14    303s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:21:14    303s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:21:14    303s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:21:14    303s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:21:14    303s] [NR-eGR]  Metal1  (1)        12( 0.27%)         0( 0.00%)   ( 0.27%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal2  (2)        17( 0.11%)         0( 0.00%)   ( 0.11%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:14    303s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:21:14    303s] [NR-eGR] Total               29( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:21:14    303s] [NR-eGR] 
[02/08 15:21:14    303s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.42 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       total 2D Cap : 1237493 = (660527 H, 576966 V)
[02/08 15:21:14    303s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:21:14    303s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:21:14    303s] (I)       ============= track Assignment ============
[02/08 15:21:14    303s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Started Greedy Track Assignment ( Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer12, numCutBoxes=0)
[02/08 15:21:14    303s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:14    303s] (I)       Run Multi-thread track assignment
[02/08 15:21:14    303s] (I)       Finished Greedy Track Assignment ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2097.82 MB )
[02/08 15:21:15    303s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:21:15    303s] [NR-eGR] Metal1  (1H) length: 1.406930e+04um, number of vias: 39343
[02/08 15:21:15    303s] [NR-eGR] Metal2  (2V) length: 5.783568e+04um, number of vias: 28249
[02/08 15:21:15    303s] [NR-eGR] Metal3  (3H) length: 6.175453e+04um, number of vias: 8250
[02/08 15:21:15    303s] [NR-eGR] Metal4  (4V) length: 3.617353e+04um, number of vias: 3880
[02/08 15:21:15    303s] [NR-eGR] Metal5  (5H) length: 2.056526e+04um, number of vias: 1617
[02/08 15:21:15    303s] [NR-eGR] Metal6  (6V) length: 6.995850e+03um, number of vias: 190
[02/08 15:21:15    303s] [NR-eGR] Metal7  (7H) length: 1.894265e+03um, number of vias: 33
[02/08 15:21:15    303s] [NR-eGR] Metal8  (8V) length: 1.909500e+02um, number of vias: 13
[02/08 15:21:15    303s] [NR-eGR] Metal9  (9H) length: 1.820000e+01um, number of vias: 4
[02/08 15:21:15    303s] [NR-eGR] Metal10 (10V) length: 1.615000e+00um, number of vias: 0
[02/08 15:21:15    303s] [NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[02/08 15:21:15    303s] [NR-eGR] Total length: 1.994992e+05um, number of vias: 81579
[02/08 15:21:15    303s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:21:15    303s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[02/08 15:21:15    303s] [NR-eGR] --------------------------------------------------------------------------
[02/08 15:21:15    303s] Saved RC grid cleaned up.
[02/08 15:21:15    303s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 1.08 sec, Curr Mem: 2054.48 MB )
[02/08 15:21:15    303s] Extraction called for design 'picorv32' of instances=9189 and nets=10284 using extraction engine 'pre_route' .
[02/08 15:21:15    303s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:21:15    303s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:21:15    303s] pre_route RC Extraction called for design picorv32.
[02/08 15:21:15    303s] RC Extraction called in multi-corner(1) mode.
[02/08 15:21:15    303s] RCMode: PreRoute
[02/08 15:21:15    303s]       RC Corner Indexes            0   
[02/08 15:21:15    303s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:21:15    303s] Resistance Scaling Factor    : 1.00000 
[02/08 15:21:15    303s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:21:15    303s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:21:15    303s] Shrink Factor                : 1.00000
[02/08 15:21:15    303s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:21:15    303s] Using Quantus QRC technology file ...
[02/08 15:21:15    303s] LayerId::1 widthSet size::2
[02/08 15:21:15    303s] LayerId::2 widthSet size::2
[02/08 15:21:15    303s] LayerId::3 widthSet size::2
[02/08 15:21:15    303s] LayerId::4 widthSet size::2
[02/08 15:21:15    303s] LayerId::5 widthSet size::2
[02/08 15:21:15    303s] LayerId::6 widthSet size::2
[02/08 15:21:15    303s] LayerId::7 widthSet size::2
[02/08 15:21:15    303s] LayerId::8 widthSet size::2
[02/08 15:21:15    303s] LayerId::9 widthSet size::2
[02/08 15:21:15    303s] LayerId::10 widthSet size::2
[02/08 15:21:15    303s] LayerId::11 widthSet size::2
[02/08 15:21:15    303s] Updating RC grid for preRoute extraction ...
[02/08 15:21:15    303s] Initializing multi-corner resistance tables ...
[02/08 15:21:15    304s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2052.480M)
[02/08 15:21:15    304s] Compute RC Scale Done ...
[02/08 15:21:15    304s] OPERPROF: Starting HotSpotCal at level 1, MEM:2052.5M
[02/08 15:21:15    304s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:15    304s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:21:15    304s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:15    304s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:21:15    304s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:21:15    304s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:15    304s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:21:15    304s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2052.5M
[02/08 15:21:15    304s] #################################################################################
[02/08 15:21:15    304s] # Design Stage: PreRoute
[02/08 15:21:15    304s] # Design Name: picorv32
[02/08 15:21:15    304s] # Design Mode: 90nm
[02/08 15:21:15    304s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:21:15    304s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:21:15    304s] # Signoff Settings: SI Off 
[02/08 15:21:15    304s] #################################################################################
[02/08 15:21:15    304s] Calculate delays in Single mode...
[02/08 15:21:15    304s] Topological Sorting (REAL = 0:00:00.0, MEM = 2057.7M, InitMEM = 2056.3M)
[02/08 15:21:15    304s] Start delay calculation (fullDC) (1 T). (MEM=2057.67)
[02/08 15:21:16    304s] End AAE Lib Interpolated Model. (MEM=2074 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:17    306s] Total number of fetched objects 10091
[02/08 15:21:17    306s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:21:17    306s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:17    306s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2121.7M) ***
[02/08 15:21:17    306s] End delay calculation. (MEM=2121.7 CPU=0:00:01.4 REAL=0:00:01.0)
[02/08 15:21:17    306s] End delay calculation (fullDC). (MEM=2121.7 CPU=0:00:01.9 REAL=0:00:02.0)
[02/08 15:21:18    306s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[02/08 15:21:18    306s] Begin: GigaOpt postEco DRV Optimization
[02/08 15:21:18    306s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS
[02/08 15:21:18    306s] Info: 22 nets with fixed/cover wires excluded.
[02/08 15:21:18    306s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:21:18    306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.15
[02/08 15:21:18    306s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:21:18    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=2121.7M
[02/08 15:21:18    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.7M
[02/08 15:21:18    306s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:06.9/0:05:27.4 (0.9), mem = 2121.7M
[02/08 15:21:18    306s] #spOpts: mergeVia=F 
[02/08 15:21:18    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.7M
[02/08 15:21:18    306s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2121.7M
[02/08 15:21:18    306s] Core basic site is CoreSite
[02/08 15:21:18    306s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:21:18    306s] Type 'man IMPSP-365' for more detail.
[02/08 15:21:18    307s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:21:18    307s] SiteArray: use 446,464 bytes
[02/08 15:21:18    307s] SiteArray: current memory after site array memory allocation 2122.1M
[02/08 15:21:18    307s] SiteArray: FP blocked sites are writable
[02/08 15:21:18    307s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:21:18    307s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2122.1M
[02/08 15:21:18    307s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:21:18    307s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.005, MEM:2122.1M
[02/08 15:21:18    307s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.069, MEM:2122.1M
[02/08 15:21:18    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:2122.1M
[02/08 15:21:18    307s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2122.1MB).
[02/08 15:21:18    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:2122.1M
[02/08 15:21:18    307s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=2122.1M
[02/08 15:21:18    307s] 
[02/08 15:21:18    307s] #optDebug: {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[02/08 15:21:18    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=2122.1M
[02/08 15:21:18    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=2122.1M
[02/08 15:21:20    309s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2141.2M
[02/08 15:21:20    309s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2141.2M
[02/08 15:21:20    309s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:20    309s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/08 15:21:20    309s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:20    309s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:21:20    309s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:20    309s] Info: violation cost 264.441711 (cap = 257.353851, tran = 7.087947, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:21:20    309s] |   166|   183|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.30|     0.00|       0|       0|       0|  85.31|          |         |
[02/08 15:21:22    310s] Info: violation cost 264.255341 (cap = 257.347839, tran = 6.907590, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:21:22    311s] |   164|   181|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|     6.30|     0.00|       2|       0|       0|  85.31| 0:00:02.0|  2135.7M|
[02/08 15:21:23    312s] Info: violation cost 264.255341 (cap = 257.347839, tran = 6.907590, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] ###############################################################################
[02/08 15:21:23    312s] #
[02/08 15:21:23    312s] #  Large fanout net report:  
[02/08 15:21:23    312s] |   164|   181|    -0.22|   232|   232|    -0.76|     0|     0|     0|     0|[02/08 15:21:23    312s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:21:23    312s] #     - current density: 85.31
[02/08 15:21:23    312s] #
[02/08 15:21:23    312s] #  List of high fanout nets:
[02/08 15:21:23    312s] #
[02/08 15:21:23    312s] ###############################################################################
     6.30|     0.00|       0|       0|       0|  85.31| 0:00:01.0|  2135.7M|
[02/08 15:21:23    312s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:21:23    312s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:21:23    312s] Layer 5 has 22 constrained nets 
[02/08 15:21:23    312s] **** End NDR-Layer Usage Statistics ****
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] =======================================================================
[02/08 15:21:23    312s]                 Reasons for remaining drv violations
[02/08 15:21:23    312s] =======================================================================
[02/08 15:21:23    312s] *info: Total 232 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] MultiBuffering failure reasons
[02/08 15:21:23    312s] ------------------------------------------------
[02/08 15:21:23    312s] *info:   230 net(s): Could not be fixed because the gain is not enough.
[02/08 15:21:23    312s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] *** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:03.0 mem=2135.7M) ***
[02/08 15:21:23    312s] 
[02/08 15:21:23    312s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.076, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.076, MEM:2151.7M
[02/08 15:21:23    312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.12
[02/08 15:21:23    312s] OPERPROF: Starting RefinePlace at level 1, MEM:2151.7M
[02/08 15:21:23    312s] *** Starting place_detail (0:05:13 mem=2151.7M) ***
[02/08 15:21:23    312s] Total net bbox length = 1.556e+05 (7.364e+04 8.200e+04) (ext = 8.865e+03)
[02/08 15:21:23    312s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:21:23    312s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2151.7M
[02/08 15:21:23    312s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2151.7M
[02/08 15:21:23    312s] Starting refinePlace ...
[02/08 15:21:24    312s] 
[02/08 15:21:24    312s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:21:24    313s] Move report: legalization moves 34 insts, mean move: 2.78 um, max move: 6.71 um
[02/08 15:21:24    313s] 	Max move on inst (g178805): (168.40, 197.98) --> (163.40, 196.27)
[02/08 15:21:24    313s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2154.8MB) @(0:05:13 - 0:05:13).
[02/08 15:21:24    313s] Move report: Detail placement moves 34 insts, mean move: 2.78 um, max move: 6.71 um
[02/08 15:21:24    313s] 	Max move on inst (g178805): (168.40, 197.98) --> (163.40, 196.27)
[02/08 15:21:24    313s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2154.8MB
[02/08 15:21:24    313s] Statistics of distance of Instance movement in refine placement:
[02/08 15:21:24    313s]   maximum (X+Y) =         6.71 um
[02/08 15:21:24    313s]   inst (g178805) with max move: (168.4, 197.98) -> (163.4, 196.27)
[02/08 15:21:24    313s]   mean    (X+Y) =         2.78 um
[02/08 15:21:24    313s] Total instances moved : 34
[02/08 15:21:24    313s] Summary Report:
[02/08 15:21:24    313s] Instances move: 34 (out of 9170 movable)
[02/08 15:21:24    313s] Instances flipped: 0
[02/08 15:21:24    313s] Mean displacement: 2.78 um
[02/08 15:21:24    313s] Max displacement: 6.71 um (Instance: g178805) (168.4, 197.98) -> (163.4, 196.27)
[02/08 15:21:24    313s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
[02/08 15:21:24    313s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.183, MEM:2154.8M
[02/08 15:21:24    313s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2154.8MB) @(0:05:13 - 0:05:13).
[02/08 15:21:24    313s] Total net bbox length = 1.557e+05 (7.374e+04 8.201e+04) (ext = 8.907e+03)
[02/08 15:21:24    313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.12
[02/08 15:21:24    313s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.208, MEM:2154.8M
[02/08 15:21:24    313s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2154.8MB
[02/08 15:21:24    313s] *** Finished place_detail (0:05:13 mem=2154.8M) ***
[02/08 15:21:24    313s] *** maximum move = 6.71 um ***
[02/08 15:21:24    313s] *** Finished re-routing un-routed nets (2154.8M) ***
[02/08 15:21:24    313s] OPERPROF: Starting DPlace-Init at level 1, MEM:2154.8M
[02/08 15:21:24    313s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.8M
[02/08 15:21:24    313s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:2154.8M
[02/08 15:21:24    313s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2154.8M
[02/08 15:21:24    313s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2154.8M
[02/08 15:21:24    313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.079, MEM:2154.8M
[02/08 15:21:24    313s] 
[02/08 15:21:24    313s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2154.8M) ***
[02/08 15:21:24    313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.15
[02/08 15:21:24    313s] *** DrvOpt [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:05:13.3/0:05:33.7 (0.9), mem = 2119.7M
[02/08 15:21:24    313s] End: GigaOpt postEco DRV Optimization
[02/08 15:21:24    313s] **INFO: Flow update: Design timing is met.
[02/08 15:21:24    313s] **INFO: Flow update: Design timing is met.
[02/08 15:21:24    313s] **INFO: Flow update: Design timing is met.
[02/08 15:21:24    313s] *** Steiner Routed Nets: 0.040%; Threshold: 100; Threshold for Hold: 100
[02/08 15:21:24    313s] ### Creating LA Mngr. totSessionCpu=0:05:13 mem=2119.7M
[02/08 15:21:24    313s] ### Creating LA Mngr, finished. totSessionCpu=0:05:13 mem=2119.7M
[02/08 15:21:24    313s] Re-routed 0 nets
[02/08 15:21:24    313s] #optDebug: fT-D <X 1 0 0 0>
[02/08 15:21:24    313s] #optDebug: fT-D <X 1 0 0 0>
[02/08 15:21:24    313s] 
[02/08 15:21:24    313s] Active setup views:
[02/08 15:21:24    313s]  default_emulate_view
[02/08 15:21:24    313s]   Dominating endpoints: 0
[02/08 15:21:24    313s]   Dominating TNS: -0.000
[02/08 15:21:24    313s] 
[02/08 15:21:24    313s] RC Grid backup saved.
[02/08 15:21:24    313s] Extraction called for design 'picorv32' of instances=9191 and nets=10286 using extraction engine 'pre_route' .
[02/08 15:21:24    313s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:21:24    313s] Type 'man IMPEXT-3530' for more detail.
[02/08 15:21:24    313s] pre_route RC Extraction called for design picorv32.
[02/08 15:21:24    313s] RC Extraction called in multi-corner(1) mode.
[02/08 15:21:24    313s] RCMode: PreRoute
[02/08 15:21:24    313s]       RC Corner Indexes            0   
[02/08 15:21:24    313s] Capacitance Scaling Factor   : 1.00000 
[02/08 15:21:24    313s] Resistance Scaling Factor    : 1.00000 
[02/08 15:21:24    313s] Clock Cap. Scaling Factor    : 1.00000 
[02/08 15:21:24    313s] Clock Res. Scaling Factor    : 1.00000 
[02/08 15:21:24    313s] Shrink Factor                : 1.00000
[02/08 15:21:24    313s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/08 15:21:24    313s] Using Quantus QRC technology file ...
[02/08 15:21:24    313s] LayerId::1 widthSet size::2
[02/08 15:21:24    313s] LayerId::2 widthSet size::2
[02/08 15:21:24    313s] LayerId::3 widthSet size::2
[02/08 15:21:24    313s] LayerId::4 widthSet size::2
[02/08 15:21:24    313s] LayerId::5 widthSet size::2
[02/08 15:21:24    313s] LayerId::6 widthSet size::2
[02/08 15:21:24    313s] LayerId::7 widthSet size::2
[02/08 15:21:24    313s] LayerId::8 widthSet size::2
[02/08 15:21:24    313s] LayerId::9 widthSet size::2
[02/08 15:21:24    313s] LayerId::10 widthSet size::2
[02/08 15:21:24    313s] LayerId::11 widthSet size::2
[02/08 15:21:24    313s] Skipped RC grid update for preRoute extraction.
[02/08 15:21:24    313s] Initializing multi-corner resistance tables ...
[02/08 15:21:24    313s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2056.344M)
[02/08 15:21:24    313s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2056.34 MB )
[02/08 15:21:24    313s] (I)       Started Loading and Dumping File ( Curr Mem: 2056.34 MB )
[02/08 15:21:24    313s] (I)       Reading DB...
[02/08 15:21:24    313s] (I)       Read data from FE... (mem=2056.3M)
[02/08 15:21:24    313s] (I)       Read nodes and places... (mem=2056.3M)
[02/08 15:21:24    313s] (I)       Done Read nodes and places (cpu=0.010s, mem=2058.5M)
[02/08 15:21:24    313s] (I)       Read nets... (mem=2058.5M)
[02/08 15:21:24    313s] (I)       Done Read nets (cpu=0.030s, mem=2060.5M)
[02/08 15:21:24    313s] (I)       Done Read data from FE (cpu=0.040s, mem=2060.5M)
[02/08 15:21:24    313s] (I)       before initializing RouteDB syMemory usage = 2060.5 MB
[02/08 15:21:24    313s] (I)       Build term to term wires: false
[02/08 15:21:24    313s] (I)       Honor MSV route constraint: false
[02/08 15:21:24    313s] (I)       Maximum routing layer  : 11
[02/08 15:21:24    313s] (I)       Minimum routing layer  : 1
[02/08 15:21:24    313s] (I)       Supply scale factor H  : 1.00
[02/08 15:21:24    313s] (I)       Supply scale factor V  : 1.00
[02/08 15:21:24    313s] (I)       Tracks used by clock wire: 0
[02/08 15:21:24    313s] (I)       Reverse direction      : 
[02/08 15:21:24    313s] (I)       Honor partition pin guides: true
[02/08 15:21:24    313s] (I)       Route selected nets only: false
[02/08 15:21:24    313s] (I)       Route secondary PG pins: false
[02/08 15:21:24    313s] (I)       Second PG max fanout   : 2147483647
[02/08 15:21:24    313s] (I)       Apply function for special wires: true
[02/08 15:21:24    313s] (I)       Layer by layer blockage reading: true
[02/08 15:21:24    313s] (I)       Offset calculation fix : true
[02/08 15:21:24    313s] (I)       Route stripe layer range: 
[02/08 15:21:24    313s] (I)       Honor partition fences : 
[02/08 15:21:24    313s] (I)       Honor partition pin    : 
[02/08 15:21:24    313s] (I)       Honor partition fences with feedthrough: 
[02/08 15:21:24    313s] (I)       Counted 5316 PG shapes. We will not process PG shapes layer by layer.
[02/08 15:21:24    313s] (I)       build grid graph
[02/08 15:21:24    313s] (I)       build grid graph start
[02/08 15:21:24    313s] [NR-eGR] Track table information for default rule: 
[02/08 15:21:24    313s] [NR-eGR] Metal1 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal2 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal3 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal4 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal5 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal6 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal7 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal8 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal9 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal10 has single uniform track structure
[02/08 15:21:24    313s] [NR-eGR] Metal11 has single uniform track structure
[02/08 15:21:24    313s] (I)       build grid graph end
[02/08 15:21:24    313s] (I)       ===========================================================================
[02/08 15:21:24    313s] (I)       == Report All Rule Vias ==
[02/08 15:21:24    313s] (I)       ===========================================================================
[02/08 15:21:24    313s] (I)        Via Rule : (Default)
[02/08 15:21:24    313s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:24    313s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:24    313s] (I)        1    3 : M2_M1_VH                    7 : M2_M1_1x2_HV_N           
[02/08 15:21:24    313s] (I)        2   11 : M3_M2_HV                   15 : M3_M2_2x1_VH_E           
[02/08 15:21:24    313s] (I)        3   21 : M4_M3_VH                   25 : M4_M3_2x1_HV_E           
[02/08 15:21:24    313s] (I)        4   31 : M5_M4_HV                   35 : M5_M4_2x1_VH_E           
[02/08 15:21:24    313s] (I)        5   41 : M6_M5_VH                   47 : M6_M5_1x2_HV_N           
[02/08 15:21:24    313s] (I)        6   51 : M7_M6_HV                   55 : M7_M6_2x1_VH_E           
[02/08 15:21:24    313s] (I)        7   61 : M8_M7_VH                   67 : M8_M7_1x2_HV_N           
[02/08 15:21:24    313s] (I)        8   71 : M9_M8_HV                   75 : M9_M8_2x1_VH_E           
[02/08 15:21:24    313s] (I)        9   81 : M10_M9_VH                  83 : M10_M9_2x1_HV_E          
[02/08 15:21:24    313s] (I)       10   89 : M11_M10_HV                 93 : M11_M10_2x1_VH_E         
[02/08 15:21:24    313s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       ===========================================================================
[02/08 15:21:24    313s] (I)        Via Rule : LEFSpecialRouteSpec
[02/08 15:21:24    313s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:24    313s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:24    313s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       ===========================================================================
[02/08 15:21:24    313s] (I)        Via Rule : VLMDefaultSetup
[02/08 15:21:24    313s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:24    313s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:24    313s] (I)        1    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        2    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        3    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        4    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        5    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        6    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        7    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        8    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)        9    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       10    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       ===========================================================================
[02/08 15:21:24    313s] (I)        Via Rule : NDR_ClockTree
[02/08 15:21:24    313s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[02/08 15:21:24    313s] (I)       ---------------------------------------------------------------------------
[02/08 15:21:24    313s] (I)        1    1 : M2_M1_HV                    7 : M2_M1_1x2_HV_N           
[02/08 15:21:24    313s] (I)        2    9 : M3_M2_VH                   15 : M3_M2_2x1_VH_E           
[02/08 15:21:24    313s] (I)        3   19 : M4_M3_HV                   25 : M4_M3_2x1_HV_E           
[02/08 15:21:24    313s] (I)        4   29 : M5_M4_VH                   35 : M5_M4_2x1_VH_E           
[02/08 15:21:24    313s] (I)        5   39 : M6_M5_HV                   47 : M6_M5_1x2_HV_N           
[02/08 15:21:24    313s] (I)        6   49 : M7_M6_VH                   55 : M7_M6_2x1_VH_E           
[02/08 15:21:24    313s] (I)        7   59 : M8_M7_HV                   67 : M8_M7_1x2_HV_N           
[02/08 15:21:24    313s] (I)        8   69 : M9_M8_VH                   75 : M9_M8_2x1_VH_E           
[02/08 15:21:24    313s] (I)        9   79 : M10_M9_HV                  83 : M10_M9_2x1_HV_E          
[02/08 15:21:24    313s] (I)       10   87 : M11_M10_VH                 93 : M11_M10_2x1_VH_E         
[02/08 15:21:24    313s] (I)       11    0 : ---                         0 : ---                      
[02/08 15:21:24    313s] (I)       ===========================================================================
[02/08 15:21:24    313s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2077.97 MB )
[02/08 15:21:24    313s] (I)       Num PG vias on layer 1 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 2 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 3 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 4 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 5 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 6 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 7 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 8 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 9 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 10 : 0
[02/08 15:21:24    313s] (I)       Num PG vias on layer 11 : 0
[02/08 15:21:24    313s] [NR-eGR] Read 10288 PG shapes
[02/08 15:21:24    313s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:24    313s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[02/08 15:21:24    313s] [NR-eGR] #Routing Blockages  : 0
[02/08 15:21:24    313s] [NR-eGR] #Instance Blockages : 63841
[02/08 15:21:24    313s] [NR-eGR] #PG Blockages       : 10288
[02/08 15:21:24    313s] [NR-eGR] #Bump Blockages     : 0
[02/08 15:21:24    313s] [NR-eGR] #Boundary Blockages : 0
[02/08 15:21:24    313s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 10927
[02/08 15:21:24    313s] (I)       readDataFromPlaceDB
[02/08 15:21:24    313s] (I)       Read net information..
[02/08 15:21:24    313s] (I)       Read testcase time = 0.000 seconds
[02/08 15:21:24    313s] 
[02/08 15:21:24    313s] (I)       [02/08 15:21:24    313s] [NR-eGR] Read numTotalNets=10090  numIgnoredNets=22
early_global_route_priority property id does not exist.
[02/08 15:21:24    313s] (I)       Start initializing grid graph
[02/08 15:21:24    313s] (I)       End initializing grid graph
[02/08 15:21:24    313s] (I)       Model blockages into capacity
[02/08 15:21:24    313s] (I)       Read Num Blocks=386024  Num Prerouted Wires=10927  Num CS=0
[02/08 15:21:24    313s] (I)       Started Modeling ( Curr Mem: 2077.97 MB )
[02/08 15:21:24    313s] (I)       Started Modeling Layer 1 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 0 (H) : #blockages 376616 : #preroutes 1994
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 1 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 2 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 1 (V) : #blockages 1100 : #preroutes 3131
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 3 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 2 (H) : #blockages 1100 : #preroutes 1988
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 4 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 3 (V) : #blockages 1100 : #preroutes 1369
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 5 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 4 (H) : #blockages 1100 : #preroutes 2160
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 6 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 5 (V) : #blockages 1100 : #preroutes 283
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 7 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 6 (H) : #blockages 1100 : #preroutes 2
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 8 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 7 (V) : #blockages 1100 : #preroutes 0
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 9 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 8 (H) : #blockages 1100 : #preroutes 0
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 9 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 10 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 9 (V) : #blockages 582 : #preroutes 0
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Modeling Layer 11 ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Layer 10 (H) : #blockages 26 : #preroutes 0
[02/08 15:21:25    313s] (I)       Finished Modeling Layer 11 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Number of ignored nets = 22
[02/08 15:21:25    313s] (I)       Number of fixed nets = 22.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Number of clock nets = 22.  Ignored: No
[02/08 15:21:25    313s] (I)       Number of analog nets = 0.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Number of special nets = 0.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/08 15:21:25    313s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/08 15:21:25    313s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2078.0 MB
[02/08 15:21:25    313s] (I)       Ndr track 0 does not exist
[02/08 15:21:25    313s] (I)       Ndr track 0 does not exist
[02/08 15:21:25    313s] (I)       Layer1  viaCost=100.00
[02/08 15:21:25    313s] (I)       Layer2  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer3  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer4  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer5  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer6  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer7  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer8  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer9  viaCost=200.00
[02/08 15:21:25    313s] (I)       Layer10  viaCost=200.00
[02/08 15:21:25    313s] (I)       ---------------------Grid Graph Info--------------------
[02/08 15:21:25    313s] (I)       Routing area        : (0, 0) - (438000, 432820)
[02/08 15:21:25    313s] (I)       Core area           : (30000, 30020) - (408000, 402800)
[02/08 15:21:25    313s] (I)       Site width          :   400  (dbu)
[02/08 15:21:25    313s] (I)       Row height          :  3420  (dbu)
[02/08 15:21:25    313s] (I)       GCell width         :  3420  (dbu)
[02/08 15:21:25    313s] (I)       GCell height        :  3420  (dbu)
[02/08 15:21:25    313s] (I)       Grid                :   128   126    11
[02/08 15:21:25    313s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/08 15:21:25    313s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/08 15:21:25    313s] (I)       Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[02/08 15:21:25    313s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/08 15:21:25    313s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/08 15:21:25    313s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/08 15:21:25    313s] (I)       Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[02/08 15:21:25    313s] (I)       First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[02/08 15:21:25    313s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/08 15:21:25    313s] (I)       Total num of tracks :  1139  1095  1139  1095  1139  1095  1139  1095  1139   437   455
[02/08 15:21:25    313s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/08 15:21:25    313s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/08 15:21:25    313s] (I)       --------------------------------------------------------
[02/08 15:21:25    313s] 
[02/08 15:21:25    313s] (I)       ID:0 [02/08 15:21:25    313s] [NR-eGR] ============ Routing rule table ============
[02/08 15:21:25    313s] [NR-eGR] Rule id: 0  Nets: 10068 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[02/08 15:21:25    313s] (I)       Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[02/08 15:21:25    313s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:21:25    313s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[02/08 15:21:25    313s] (I)       ID:1 [02/08 15:21:25    313s] [NR-eGR] Rule id: 1  Rule name: NDR_ClockTree  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[02/08 15:21:25    313s] (I)       Pitch:  L1=1140  L2=1200  L3=1140  L4=1200  L5=1140  L6=1200  L7=1140  L8=1200  L9=1140  L10=3000  L11=2850
[02/08 15:21:25    313s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:21:25    313s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3  L10=3  L11=3
[02/08 15:21:25    313s] (I)       blocked tracks on layer1 : = 110376 / 145792 (75.71%)
[02/08 15:21:25    313s] [NR-eGR] ========================================
[02/08 15:21:25    313s] [NR-eGR] 
[02/08 15:21:25    313s] (I)       blocked tracks on layer2 : = 18700 / 137970 (13.55%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer3 : = 3190 / 145792 (2.19%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer4 : = 18700 / 137970 (13.55%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer5 : = 3190 / 145792 (2.19%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer6 : = 18700 / 137970 (13.55%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer7 : = 3190 / 145792 (2.19%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer8 : = 18700 / 137970 (13.55%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer9 : = 6380 / 145792 (4.38%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer10 : = 9680 / 55062 (17.58%)
[02/08 15:21:25    313s] (I)       blocked tracks on layer11 : = 4500 / 58240 (7.73%)
[02/08 15:21:25    313s] (I)       After initializing earlyGlobalRoute syMemory usage = 2078.0 MB
[02/08 15:21:25    313s] (I)       Finished Loading and Dumping File ( CPU: 0.24 sec, Real: 0.41 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Started Global Routing ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       ============= Initialization =============
[02/08 15:21:25    313s] (I)       totalPins=36460  totalGlobalPin=35242 (96.66%)
[02/08 15:21:25    313s] (I)       Started Build MST ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Generate topology with single threads
[02/08 15:21:25    313s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       total 2D Cap : 1235195 = (659777 H, 575418 V)
[02/08 15:21:25    313s] (I)       ============  Phase 1a Route ============
[02/08 15:21:25    313s] [NR-eGR] Layer group 1: route 10068 net(s) in layer range [1, 11]
[02/08 15:21:25    313s] (I)       Started Phase 1a ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Usage: 107124 = (52009 H, 55115 V) = (7.88% H, 9.58% V) = (8.894e+04um H, 9.425e+04um V)
[02/08 15:21:25    313s] (I)       
[02/08 15:21:25    313s] (I)       ============  Phase 1b Route ============
[02/08 15:21:25    313s] (I)       Usage: 107124 = (52009 H, 55115 V) = (7.88% H, 9.58% V) = (8.894e+04um H, 9.425e+04um V)
[02/08 15:21:25    313s] (I)       
[02/08 15:21:25    313s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831820e+05um
[02/08 15:21:25    313s] (I)       ============  Phase 1c Route ============
[02/08 15:21:25    313s] (I)       Usage: 107124 = (52009 H, 55115 V) = (7.88% H, 9.58% V) = (8.894e+04um H, 9.425e+04um V)
[02/08 15:21:25    313s] (I)       
[02/08 15:21:25    313s] (I)       ============  Phase 1d Route ============
[02/08 15:21:25    313s] (I)       Usage: 107124 = (52009 H, 55115 V) = (7.88% H, 9.58% V) = (8.894e+04um H, 9.425e+04um V)
[02/08 15:21:25    313s] (I)       
[02/08 15:21:25    313s] (I)       ============  Phase 1e Route ============
[02/08 15:21:25    313s] (I)       Started Phase 1e ( Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Usage: 107124 = (52009 H, 55115 V) = (7.88% H, 9.58% V) = (8.894e+04um H, 9.425e+04um V)
[02/08 15:21:25    313s] (I)       
[02/08 15:21:25    313s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.831820e+05um
[02/08 15:21:25    313s] [NR-eGR] 
[02/08 15:21:25    313s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       Run Multi-thread layer assignment with 1 threads
[02/08 15:21:25    313s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       ============  Phase 1l Route ============
[02/08 15:21:25    313s] (I)       
[02/08 15:21:25    313s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/08 15:21:25    313s] [NR-eGR]                        OverCon           OverCon            
[02/08 15:21:25    313s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/08 15:21:25    313s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[02/08 15:21:25    313s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:21:25    313s] [NR-eGR]  Metal1  (1)        12( 0.27%)         0( 0.00%)   ( 0.27%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal2  (2)        15( 0.09%)         0( 0.00%)   ( 0.09%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal3  (3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR]  Metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/08 15:21:25    313s] [NR-eGR] ---------------------------------------------------------------
[02/08 15:21:25    313s] [NR-eGR] Total               28( 0.02%)         0( 0.00%)   ( 0.02%) 
[02/08 15:21:25    313s] [NR-eGR] 
[02/08 15:21:25    313s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.50 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] (I)       total 2D Cap : 1237478 = (660512 H, 576966 V)
[02/08 15:21:25    313s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/08 15:21:25    313s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/08 15:21:25    313s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.92 sec, Curr Mem: 2077.97 MB )
[02/08 15:21:25    313s] OPERPROF: Starting HotSpotCal at level 1, MEM:2078.0M
[02/08 15:21:25    313s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:25    313s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:21:25    313s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:25    313s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:21:25    313s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:21:25    313s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:25    313s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:21:25    313s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2078.0M
[02/08 15:21:25    313s] Starting delay calculation for Setup views
[02/08 15:21:25    313s] #################################################################################
[02/08 15:21:25    313s] # Design Stage: PreRoute
[02/08 15:21:25    313s] # Design Name: picorv32
[02/08 15:21:25    313s] # Design Mode: 90nm
[02/08 15:21:25    313s] # Analysis Mode: MMMC Non-OCV 
[02/08 15:21:25    313s] # Parasitics Mode: No SPEF/RCDB
[02/08 15:21:25    313s] # Signoff Settings: SI Off 
[02/08 15:21:25    313s] #################################################################################
[02/08 15:21:25    314s] Calculate delays in Single mode...
[02/08 15:21:25    314s] Topological Sorting (REAL = 0:00:00.0, MEM = 2076.0M, InitMEM = 2076.0M)
[02/08 15:21:25    314s] Start delay calculation (fullDC) (1 T). (MEM=2075.97)
[02/08 15:21:26    314s] End AAE Lib Interpolated Model. (MEM=2092.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:27    316s] Total number of fetched objects 10093
[02/08 15:21:27    316s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:21:27    316s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:27    316s] End delay calculation. (MEM=2130.46 CPU=0:00:01.4 REAL=0:00:01.0)
[02/08 15:21:27    316s] End delay calculation (fullDC). (MEM=2130.46 CPU=0:00:02.1 REAL=0:00:02.0)
[02/08 15:21:27    316s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 2130.5M) ***
[02/08 15:21:28    316s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:05:17 mem=2130.5M)
[02/08 15:21:28    316s] Reported timing to dir ./timingReports
[02/08 15:21:28    316s] **opt_design ... cpu = 0:00:27, real = 0:00:29, mem = 1486.8M, totSessionCpu=0:05:17 **
[02/08 15:21:28    316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2079.5M
[02/08 15:21:28    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.063, MEM:2079.5M
[02/08 15:21:29    317s] 
[02/08 15:21:29    317s] ------------------------------------------------------------
[02/08 15:21:29    317s]      opt_design Final Summary                             
[02/08 15:21:29    317s] ------------------------------------------------------------
[02/08 15:21:29    317s] 
[02/08 15:21:29    317s] Setup views included:
[02/08 15:21:29    317s]  default_emulate_view 
[02/08 15:21:29    317s] 
[02/08 15:21:29    317s] +--------------------+---------+---------+---------+
[02/08 15:21:29    317s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:21:29    317s] +--------------------+---------+---------+---------+
[02/08 15:21:29    317s] |           WNS (ns):|  6.302  |  6.545  |  6.302  |
[02/08 15:21:29    317s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:21:29    317s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:21:29    317s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:21:29    317s] +--------------------+---------+---------+---------+
[02/08 15:21:29    317s] 
[02/08 15:21:29    317s] +----------------+-------------------------------+------------------+
[02/08 15:21:29    317s] |                |              Real             |       Total      |
[02/08 15:21:29    317s] |    DRVs        +------------------+------------+------------------|
[02/08 15:21:29    317s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:21:29    317s] +----------------+------------------+------------+------------------+
[02/08 15:21:29    317s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:21:29    317s] |   max_tran     |      2 (2)       |   -0.166   |      2 (2)       |
[02/08 15:21:29    317s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:21:29    317s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:21:29    317s] +----------------+------------------+------------+------------------+
[02/08 15:21:29    317s] 
[02/08 15:21:29    317s] Density: 85.358%
[02/08 15:21:29    317s] Routing Overflow: 0.00% H and 0.00% V
[02/08 15:21:29    317s] ------------------------------------------------------------
[02/08 15:21:30    317s] **opt_design ... cpu = 0:00:28, real = 0:00:31, mem = 1486.8M, totSessionCpu=0:05:17 **
[02/08 15:21:30    317s] Deleting Cell Server ...
[02/08 15:21:30    317s] Deleting Lib Analyzer.
[02/08 15:21:30    317s] *** Finished opt_design ***
[02/08 15:21:30    317s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:21:30    317s] UM:*          0.000 ns          6.302 ns  final
[02/08 15:21:30    317s] OPERPROF: Starting HotSpotCal at level 1, MEM:2079.5M
[02/08 15:21:30    317s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:30    317s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:21:30    317s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:30    317s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:21:30    317s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:21:30    317s] [hotspot] +------------+---------------+---------------+
[02/08 15:21:30    317s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:21:30    317s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2079.5M
[02/08 15:21:30    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2079.5M
[02/08 15:21:30    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.064, MEM:2079.5M
[02/08 15:21:30    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2079.5M
[02/08 15:21:30    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2079.1M
[02/08 15:21:30    318s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:21:30    318s] UM:                                       opt_design_postcts
[02/08 15:21:30    318s] 
[02/08 15:21:30    318s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:38.6 real=0:00:40.5)
[02/08 15:21:30    318s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[02/08 15:21:30    318s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:08.8 real=0:00:08.8)
[02/08 15:21:30    318s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:21:30    318s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:21:30    318s] Info: Destroy the CCOpt slew target map.
[02/08 15:21:30    318s] clean pInstBBox. size 0
[02/08 15:21:30    318s] All LLGs are deleted
[02/08 15:21:30    318s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2079.1M
[02/08 15:21:30    318s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2079.1M
[02/08 15:21:30    318s] @file 64:
[02/08 15:21:30    318s] @file 65: report_area > $LAYOUT_REPORTS/area_postcts.txt
[02/08 15:21:30    318s] @file 66: report_power > $LAYOUT_REPORTS/power_postcts.txt
[02/08 15:21:32    320s] *
[02/08 15:21:32    320s] 
[02/08 15:21:32    320s] 
[02/08 15:21:32    320s] 
[02/08 15:21:32    320s] Total Power
[02/08 15:21:32    320s] -----------------------------------------------------------------------------------------
[02/08 15:21:32    320s] Total Internal Power:        1.13223841 	   33.2242%%
[02/08 15:21:32    320s] Total Switching Power:       2.27372930 	   66.7199%%
[02/08 15:21:32    320s] Total Leakage Power:         0.00190581 	    0.0559%%
[02/08 15:21:32    320s] Total Power:                 3.40787351
[02/08 15:21:32    320s] -----------------------------------------------------------------------------------------
[02/08 15:21:34    321s] @file 67: time_design -post_cts -slack_report > $LAYOUT_REPORTS/timing_setup_postcts.txt
[02/08 15:21:34    321s] All LLGs are deleted
[02/08 15:21:34    321s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1993.1M
[02/08 15:21:34    321s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1993.1M
[02/08 15:21:34    321s] Effort level <high> specified for reg2reg path_group
[02/08 15:21:34    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1995.1M
[02/08 15:21:34    321s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1995.1M
[02/08 15:21:34    321s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1995.5M
[02/08 15:21:34    321s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1995.5M
[02/08 15:21:34    321s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1995.5M
[02/08 15:21:34    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:1995.5M
[02/08 15:21:34    321s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.5M
[02/08 15:21:34    321s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1995.1M
[02/08 15:21:35    322s] 
[02/08 15:21:35    322s] =============================================================================================
[02/08 15:21:35    322s]  Final TAT Report for time_design
[02/08 15:21:35    322s] =============================================================================================
[02/08 15:21:35    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:21:35    322s] ---------------------------------------------------------------------------------------------
[02/08 15:21:35    322s] [ TimingUpdate           ]      1   0:00:00.2  (  17.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:21:35    322s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:21:35    322s] [ TimingReport           ]      2   0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:21:35    322s] [ DrvReport              ]      1   0:00:00.3  (  27.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/08 15:21:35    322s] [ MISC                   ]          0:00:00.4  (  40.6 % )     0:00:00.4 /  0:00:00.4    0.9
[02/08 15:21:35    322s] ---------------------------------------------------------------------------------------------
[02/08 15:21:35    322s]  time_design TOTAL                  0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[02/08 15:21:35    322s] ---------------------------------------------------------------------------------------------
[02/08 15:21:35    322s] 
[02/08 15:21:35    322s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:21:35    322s] @file 68: time_design -post_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postcts.txt
[02/08 15:21:35    322s] All LLGs are deleted
[02/08 15:21:35    322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.7M
[02/08 15:21:35    322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.7M
[02/08 15:21:35    322s] Effort level <high> specified for reg2reg path_group
[02/08 15:21:35    322s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1973.8M
[02/08 15:21:35    322s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1973.8M
[02/08 15:21:35    322s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1974.2M
[02/08 15:21:35    322s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:1974.2M
[02/08 15:21:35    322s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1974.2M
[02/08 15:21:35    322s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:1974.2M
[02/08 15:21:35    322s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1974.2M
[02/08 15:21:35    322s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1973.8M
[02/08 15:21:35    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 1971.8M, InitMEM = 1971.8M)
[02/08 15:21:36    322s] End AAE Lib Interpolated Model. (MEM=1988.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:37    324s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:37    324s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2035.8M) ***
[02/08 15:21:38    325s] 
[02/08 15:21:38    325s] =============================================================================================
[02/08 15:21:38    325s]  Final TAT Report for time_design
[02/08 15:21:38    325s] =============================================================================================
[02/08 15:21:38    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:21:38    325s] ---------------------------------------------------------------------------------------------
[02/08 15:21:38    325s] [ TimingUpdate           ]      1   0:00:00.2  (   7.5 % )     0:00:02.3 /  0:00:02.3    1.0
[02/08 15:21:38    325s] [ FullDelayCalc          ]      1   0:00:02.1  (  63.5 % )     0:00:02.1 /  0:00:02.1    1.0
[02/08 15:21:38    325s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:21:38    325s] [ TimingReport           ]      2   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:21:38    325s] [ MISC                   ]          0:00:00.8  (  23.6 % )     0:00:00.8 /  0:00:00.7    0.9
[02/08 15:21:38    325s] ---------------------------------------------------------------------------------------------
[02/08 15:21:38    325s]  time_design TOTAL                  0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.2    1.0
[02/08 15:21:38    325s] ---------------------------------------------------------------------------------------------
[02/08 15:21:38    325s] 
[02/08 15:21:38    325s] @file 69: report_gate_count -out_file $LAYOUT_REPORTS/gates_postcts.txt
[02/08 15:21:38    325s] Gate area 1.0260 um^2
[02/08 15:21:38    325s] [0] picorv32 Gates=29307 Cells=9191 Area=30069.7 um^2
[02/08 15:21:38    325s] @file 70: report_qor -format text -file $LAYOUT_REPORTS/qor_postcts.txt
[02/08 15:21:38    325s] @file 71: report_route -summary > $LAYOUT_REPORTS/route_postcts.txt
[02/08 15:21:38    325s] @file 72:
[02/08 15:21:38    325s] @file 73: # Commence final detailed routing
[02/08 15:21:38    325s] @file 74: # (layers 1-11, medium effort on vias, timing+SI driven)
[02/08 15:21:38    325s] @file 75: set_db route_design_top_routing_layer 11
[02/08 15:21:38    325s] @file 76: set_db route_design_bottom_routing_layer 1
[02/08 15:21:38    325s] @file 77:
[02/08 15:21:38    325s] @file 78: #set_db route_design_detail_use_multi_cut_via_effort medium
[02/08 15:21:38    325s] @file 79: # high effort instead of medium fixes DRC spacing violation
[02/08 15:21:38    325s] @file 80: set_db route_design_concurrent_minimize_via_count_effort high
[02/08 15:21:38    325s] @file 81: set_db route_design_detail_fix_antenna true
[02/08 15:21:38    325s] @file 82: set_db route_design_with_timing_driven true
[02/08 15:21:38    325s] @file 83: set_db route_design_with_si_driven true
[02/08 15:21:38    325s] @file 84:
[02/08 15:21:38    325s] @file 85: route_design -global_detail -via_opt
[02/08 15:21:38    325s] ### Time Record (route_design) is installed.
[02/08 15:21:38    325s] #% Begin route_design (date=02/08 15:21:38, mem=1359.7M)
[02/08 15:21:38    325s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.69 (MB), peak = 1526.36 (MB)
[02/08 15:21:38    325s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/08 15:21:38    325s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[02/08 15:21:38    325s] #**INFO: setDesignMode -flowEffort standard
[02/08 15:21:38    325s] #**INFO: multi-cut via swapping will not be performed after routing.
[02/08 15:21:38    325s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[02/08 15:21:38    325s] OPERPROF: Starting checkPlace at level 1, MEM:1970.4M
[02/08 15:21:38    325s] All LLGs are deleted
[02/08 15:21:38    325s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1970.4M
[02/08 15:21:38    325s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1970.4M
[02/08 15:21:38    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1970.4M
[02/08 15:21:38    325s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1970.4M
[02/08 15:21:38    325s] Core basic site is CoreSite
[02/08 15:21:38    325s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:21:38    325s] Type 'man IMPSP-365' for more detail.
[02/08 15:21:38    325s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:21:38    325s] SiteArray: use 446,464 bytes
[02/08 15:21:38    325s] SiteArray: current memory after site array memory allocation 1970.9M
[02/08 15:21:38    325s] SiteArray: FP blocked sites are writable
[02/08 15:21:38    325s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.004, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1970.9M
[02/08 15:21:38    325s] Begin checking placement ... (start mem=1970.4M, init mem=1970.9M)
[02/08 15:21:38    325s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.001, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.022, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.004, MEM:1970.9M
[02/08 15:21:38    325s] TechSite Violation:	12
[02/08 15:21:38    325s] *info: Placed = 9191           (Fixed = 21)
[02/08 15:21:38    325s] *info: Unplaced = 0           
[02/08 15:21:38    325s] Placement Density:85.36%(30070/35228)
[02/08 15:21:38    325s] Placement Density (including fixed std cells):85.36%(30070/35228)
[02/08 15:21:38    325s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1970.9M
[02/08 15:21:38    325s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:1970.4M
[02/08 15:21:38    325s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.058, MEM:1970.4M
[02/08 15:21:38    325s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1970.4M)
[02/08 15:21:38    325s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[02/08 15:21:38    325s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[02/08 15:21:38    325s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/08 15:21:38    325s] 
[02/08 15:21:38    325s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/08 15:21:38    325s] *** Changed status on (22) nets in Clock.
[02/08 15:21:38    325s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1970.4M) ***
[02/08 15:21:38    325s] 
[02/08 15:21:38    325s] route_global_detail
[02/08 15:21:38    325s] 
[02/08 15:21:38    325s] #set_db route_design_detail_fix_antenna true
[02/08 15:21:38    325s] #set_db route_design_bottom_routing_layer 1
[02/08 15:21:38    325s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[02/08 15:21:38    325s] #set_db route_design_reserve_space_for_multi_cut true
[02/08 15:21:38    325s] #set_db route_design_top_routing_layer 11
[02/08 15:21:38    325s] #set_db route_design_with_si_driven true
[02/08 15:21:38    325s] #set_db route_design_with_timing_driven true
[02/08 15:21:38    325s] ### Time Record (route_global_detail) is installed.
[02/08 15:21:38    325s] #Start route_global_detail on Wed Feb  8 15:21:38 2023
[02/08 15:21:38    325s] #
[02/08 15:21:38    325s] ### Time Record (Pre Callback) is installed.
[02/08 15:21:39    325s] ### Time Record (Pre Callback) is uninstalled.
[02/08 15:21:39    325s] ### Time Record (DB Import) is installed.
[02/08 15:21:39    325s] ### Time Record (Timing Data Generation) is installed.
[02/08 15:21:39    325s] #Generating timing data, please wait...
[02/08 15:21:39    325s] #10093 total nets, 22 already routed, 22 will ignore in trialRoute
[02/08 15:21:39    325s] ### run_trial_route starts on Wed Feb  8 15:21:39 2023 with memory = 1359.78 (MB), peak = 1526.36 (MB)
[02/08 15:21:39    326s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[02/08 15:21:39    326s] ### dump_timing_file starts on Wed Feb  8 15:21:39 2023 with memory = 1366.52 (MB), peak = 1526.36 (MB)
[02/08 15:21:39    326s] ### extractRC starts on Wed Feb  8 15:21:39 2023 with memory = 1366.52 (MB), peak = 1526.36 (MB)
[02/08 15:21:39    326s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/08 15:21:39    326s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:21:39    326s] 0 out of 1 active views are pruned
[02/08 15:21:39    326s] ### generate_timing_data starts on Wed Feb  8 15:21:39 2023 with memory = 1366.55 (MB), peak = 1526.36 (MB)
[02/08 15:21:39    326s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.53 (MB), peak = 1526.36 (MB)
[02/08 15:21:39    326s] #Reporting timing...
[02/08 15:21:39    326s] ### report_timing starts on Wed Feb  8 15:21:39 2023 with memory = 1379.42 (MB), peak = 1526.36 (MB)
[02/08 15:21:39    326s] ###############################################################
[02/08 15:21:39    326s] #  Generated by:      Cadence Innovus 19.11-s128_1
[02/08 15:21:39    326s] #  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
[02/08 15:21:39    326s] #  Generated on:      Wed Feb  8 15:21:39 2023
[02/08 15:21:39    326s] #  Design:            picorv32
[02/08 15:21:39    326s] #  Command:           route_design -global_detail -via_opt
[02/08 15:21:39    326s] ###############################################################
[02/08 15:21:40    327s] End AAE Lib Interpolated Model. (MEM=1997.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:21:42    329s] Total number of fetched objects 10093
[02/08 15:21:42    329s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:21:42    329s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/08 15:21:42    329s] End delay calculation. (MEM=2045.33 CPU=0:00:01.5 REAL=0:00:02.0)
[02/08 15:21:42    329s] Path 1: MET (6.301 ns) Late Output Delay Assertion
[02/08 15:21:42    329s]                View: default_emulate_view
[02/08 15:21:42    329s]               Group: clk
[02/08 15:21:42    329s]          Startpoint: (R) resetn
[02/08 15:21:42    329s]               Clock: (R) clk
[02/08 15:21:42    329s]            Endpoint: (F) mem_la_addr[31]
[02/08 15:21:42    329s]               Clock: (R) clk
[02/08 15:21:42    329s] 
[02/08 15:21:42    329s]                        Capture       Launch
[02/08 15:21:42    329s] ### report_timing cpu:00:00:03, [02/08 15:21:42    329s]          Clock Edge:+   10.000        0.000
[02/08 15:21:42    329s]          Drv Adjust:+    0.000        0.030
[02/08 15:21:42    329s]         Src Latency:+    0.000        0.000
[02/08 15:21:42    329s]         Net Latency:+    0.000 (P)    0.000 (I)
[02/08 15:21:42    329s]             Arrival:=   10.000        0.030
[02/08 15:21:42    329s] 
[02/08 15:21:42    329s]        Output Delay:-    1.000
[02/08 15:21:42    329s]         Uncertainty:-    0.050
[02/08 15:21:42    329s]         Cppr Adjust:+    0.000
[02/08 15:21:42    329s]       Required Time:=    8.950
[02/08 15:21:42    329s]        Launch Clock:=    0.030
[02/08 15:21:42    329s]         Input Delay:+    1.000
[02/08 15:21:42    329s]           Data Path:+    1.618
[02/08 15:21:42    329s]               Slack:=    6.301
[02/08 15:21:42    329s] 
[02/08 15:21:42    329s] #----------------------------------------------------------------------------------------------------
[02/08 15:21:42    329s] # Timing Point                Flags  Arc              Edge  Cell       Fanout  Trans   Delay  Arrival  
[02/08 15:21:42    329s] #                                                                               (ns)    (ns)     (ns)  
[02/08 15:21:42    329s] #----------------------------------------------------------------------------------------------------
[02/08 15:21:42    329s]   resetn                      -      resetn           R     (arrival)      27  0.056   0.001    1.031  
[02/08 15:21:42    329s]   FE_OFC0_resetn/Y            -      A->Y             R     BUFX2          54  0.056   0.117    1.148  
[02/08 15:21:42    329s]   g92107__2346/Y              -      B->Y             F     NAND2BX1        3  0.160   0.088    1.235  
[02/08 15:21:42    329s]   g92005__1881/Y              -      AN->Y            F     NAND2BX1        2  0.078   0.038    1.274  
[02/08 15:21:42    329s]   g91616__1881/Y              -      C->Y             R     NOR3X1          6  0.024   0.079    1.353  
[02/08 15:21:42    329s]   g91606__6783/Y              -      B->Y             F     NAND2X1         2  0.130   0.059    1.411  
[02/08 15:21:42    329s]   g91601__4319/Y              -      A1->Y            R     OAI22X1         2  0.040   0.065    1.476  
[02/08 15:21:42    329s]   inc_add_382_74_g562/CO      -      B->CO            R     ADDHX1          1  0.094   0.043    1.519  
[02/08 15:21:42    329s]   inc_add_382_74_g561/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    1.547  
[02/08 15:21:42    329s]   inc_add_382_74_g560/CO      -      B->CO            R     ADDHX1          1  0.011   0.032    1.579  
[02/08 15:21:42    329s]   inc_add_382_74_g559/CO      -      B->CO            R     ADDHX1          1  0.019   0.029    1.609  
[02/08 15:21:42    329s]   inc_add_382_74_g558/CO      -      B->CO            R     ADDHX1          1  0.011   0.027    1.636  
[02/08 15:21:42    329s]   inc_add_382_74_g557/CO      -      B->CO            R     ADDHX1          1  0.010   0.027    1.663  
[02/08 15:21:42    329s]   inc_add_382_74_g556/CO      -      B->CO            R     ADDHX1          1  0.010   0.030    1.693  
[02/08 15:21:42    329s]   inc_add_382_74_g555/CO      -      B->CO            R     ADDHX1          1  0.014   0.030    1.722  
[02/08 15:21:42    329s]   inc_add_382_74_g554/CO      -      B->CO            R     ADDHX1          1  0.013   0.028    1.751  
[02/08 15:21:42    329s]   inc_add_382_74_g553/CO      -      B->CO            R     ADDHX1          1  0.011   0.029    1.779  
[02/08 15:21:42    329s]   inc_add_382_74_g552/CO      -      B->CO            R     ADDHX1          1  0.013   0.033    1.813  
[02/08 15:21:42    329s]   inc_add_382_74_g551/CO      -      B->CO            R     ADDHX1          1  0.020   0.029    1.842  
[02/08 15:21:42    329s]   inc_add_382_74_g550/CO      -      B->CO            R     ADDHX1          1  0.011   0.030    1.872  
[02/08 15:21:42    329s]   inc_add_382_74_g549/CO      -      B->CO            R     ADDHX1          1  0.014   0.028    1.900  
[02/08 15:21:42    329s]   inc_add_382_74_g548/CO      -      B->CO            R     ADDHX1          1  0.011   0.030    1.930  
[02/08 15:21:42    329s]   inc_add_382_74_g547/CO      -      B->CO            R     ADDHX1          1  0.015   0.029    1.959  
[02/08 15:21:42    329s]   inc_add_382_74_g546/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    1.986  
[02/08 15:21:42    329s]   inc_add_382_74_g545/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    2.014  
[02/08 15:21:42    329s]   inc_add_382_74_g544/CO      -      B->CO            R     ADDHX1          1  0.010   0.028    2.042  
[02/08 15:21:42    329s]   inc_add_382_74_g543/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    2.070  
[02/08 15:21:42    329s]   inc_add_382_74_g542/CO      -      B->CO            R     ADDHX1          1  0.010   0.027    2.097  
[02/08 15:21:42    329s]   inc_add_382_74_g541/CO      -      B->CO            R     ADDHX1          1  0.010   0.027    2.125  
[02/08 15:21:42    329s]   inc_add_382_74_g540/CO      -      B->CO            R     ADDHX1          1  0.011   0.028    2.153  
[02/08 15:21:42    329s]   inc_add_382_74_g539/CO      -      B->CO            R     ADDHX1          1  0.012   0.028    2.181  
[02/08 15:21:42    329s]   inc_add_382_74_g538/CO      -      B->CO            R     ADDHX1          1  0.011   0.029    2.210  
[02/08 15:21:42    329s]   inc_add_382_74_g537/CO      -      B->CO            R     ADDHX1          1  0.013   0.029    2.238  
[02/08 15:21:42    329s]   inc_add_382_74_g536/CO      -      B->CO            R     ADDHX1          1  0.012   0.029    2.267  
[02/08 15:21:42    329s]   inc_add_382_74_g535/CO      -      B->CO            R     ADDHX1          1  0.013   0.030    2.297  
[02/08 15:21:42    329s]   inc_add_382_74_g534/CO      -      B->CO            R     ADDHX1          1  0.013   0.029    2.326  
[02/08 15:21:42    329s]   inc_add_382_74_g533/Y       -      B->Y             F     CLKXOR2X1       1  0.012   0.038    2.364  
[02/08 15:21:42    329s]   g183806/Y                   -      B->Y             F     MX2X1           1  0.010   0.036    2.400  
[02/08 15:21:42    329s]   FE_OFC359_mem_la_addr_31/Y  -      A->Y             R     INVX1           1  0.008   0.025    2.426  
[02/08 15:21:42    329s]   FE_OFC360_mem_la_addr_31/Y  -      A->Y             F     INVX1           2  0.037   0.020    2.446  
[02/08 15:21:42    329s]   FE_OFC544_mem_la_addr_31/Y  -      A->Y             R     INVX1           1  0.017   0.046    2.492  
[02/08 15:21:42    329s]   FE_OFC545_mem_la_addr_31/Y  -      A->Y             F     CLKINVX20       1  0.071   0.018    2.510  
[02/08 15:21:42    329s]   FE_OFC714_mem_la_addr_31/Y  -      A->Y             F     CLKBUFX20       1  0.016   0.139    2.649  
[02/08 15:21:42    329s]   mem_la_addr[31]             -      mem_la_addr[31]  F     -               1  0.218   0.000    2.649  
[02/08 15:21:42    329s] #----------------------------------------------------------------------------------------------------
real:00:00:03, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:42    329s] 
[02/08 15:21:42    329s] ###############################################################
[02/08 15:21:42    329s] #  Generated by:      Cadence Innovus 19.11-s128_1
[02/08 15:21:42    329s] #  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
[02/08 15:21:42    329s] #  Generated on:      Wed Feb  8 15:21:42 2023
[02/08 15:21:42    329s] #  Design:            picorv32
[02/08 15:21:42    329s] #  Command:           route_design -global_detail -via_opt
[02/08 15:21:42    329s] ###############################################################
[02/08 15:21:42    329s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[02/08 15:21:42    329s] ### generate_cdm_net_timing starts on Wed Feb  8 15:21:42 2023 with memory = 1413.96 (MB), peak = 1526.36 (MB)
[02/08 15:21:42    329s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1413.95 (MB), peak = 1526.36 (MB)
[02/08 15:21:42    329s] #Library Standard Delay: 11.60ps
[02/08 15:21:42    329s] #Slack threshold: 23.20ps
[02/08 15:21:43    329s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:43    329s] ###############################################################
[02/08 15:21:43    329s] #  Generated by:      Cadence Innovus 19.11-s128_1
[02/08 15:21:43    329s] #  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
[02/08 15:21:43    329s] #  Generated on:      Wed Feb  8 15:21:43 2023
[02/08 15:21:43    329s] #  Design:            picorv32
[02/08 15:21:43    329s] #  Command:           route_design -global_detail -via_opt
[02/08 15:21:43    329s] ###############################################################
[02/08 15:21:43    329s] ### get_cap_violations starts on Wed Feb  8 15:21:43 2023 with memory = 1412.04 (MB), peak = 1526.36 (MB)
[02/08 15:21:43    329s] #*** Analyzed 0 timing critical paths
[02/08 15:21:43    330s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:43    330s] ### get_max_trans_slack starts on Wed Feb  8 15:21:43 2023 with memory = 1412.16 (MB), peak = 1526.36 (MB)
[02/08 15:21:43    330s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:43    330s] ### Use bna from skp: 0
[02/08 15:21:43    330s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1412.20 (MB), peak = 1526.36 (MB)
[02/08 15:21:43    330s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1418.56 (MB), peak = 1526.36 (MB)
[02/08 15:21:43    330s] ### cache starts on Wed Feb  8 15:21:43 2023 with memory = 1419.00 (MB), peak = 1526.36 (MB)
[02/08 15:21:43    330s] #Default setup view is reset to default_emulate_view.
[02/08 15:21:44    330s] ### cache cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:44    330s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.20 (MB), peak = 1526.36 (MB)
[02/08 15:21:44    330s] ### generate_timing_data cpu:00:00:04, real:00:00:04, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:44    330s] ### run_free_timing_graph starts on Wed Feb  8 15:21:44 2023 with memory = 1419.21 (MB), peak = 1526.36 (MB)
[02/08 15:21:44    330s] #Current view: default_emulate_view 
[02/08 15:21:44    330s] #Current enabled view: default_emulate_view 
[02/08 15:21:44    331s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:44    331s] ### run_build_timing_graph starts on Wed Feb  8 15:21:44 2023 with memory = 1395.05 (MB), peak = 1526.36 (MB)
[02/08 15:21:44    331s] picorv32
[02/08 15:21:44    331s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[02/08 15:21:44    331s] ### dump_timing_file cpu:00:00:05, [02/08 15:21:44    331s] #Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1356.62 (MB)real:00:00:05, mem:1.3 GB, peak:1.5 GB
, peak = 1526.36 (MB)
[02/08 15:21:44    331s] #Done generating timing data.
[02/08 15:21:44    331s] ### Time Record (Timing Data Generation) is uninstalled.
[02/08 15:21:44    331s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[02/08 15:21:44    331s] ### Net info: total nets: 10286
[02/08 15:21:44    331s] ### Net info: dirty nets: 0
[02/08 15:21:44    331s] ### Net info: marked as disconnected nets: 0
[02/08 15:21:44    331s] #num needed restored net=0
[02/08 15:21:44    331s] #need_extraction net=0 (total=10286)
[02/08 15:21:44    331s] ### Net info: fully routed nets: 22
[02/08 15:21:44    331s] ### Net info: trivial (< 2 pins) nets: 196
[02/08 15:21:44    331s] ### Net info: unrouted nets: 10068
[02/08 15:21:44    331s] ### Net info: re-extraction nets: 0
[02/08 15:21:44    331s] ### Net info: ignored nets: 0
[02/08 15:21:44    331s] ### Net info: skip routing nets: 0
[02/08 15:21:44    331s] ### Time Record (DB Import) is uninstalled.
[02/08 15:21:44    331s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[02/08 15:21:45    331s] #RTESIG:78da8d93cd6ac33010847bce532c4a0e2e34eeee5abfd740af6d096daf21a58a637062b0
[02/08 15:21:45    331s] #       e4f7afa0d7342b5df7637634ccae375f2f7b50145aa26d22f60782d73d05f464b68cc63c
[02/08 15:21:45    331s] #       533894d1e74eadd69bb7f70f1d18f2bc4468bea7697c8225c51952cc79b8f68f7f884784
[02/08 15:21:45    331s] #       d3714c771987924c7016b04583e541731aa763becd050fea3cf467054dca7319dcc40851
[02/08 15:21:45    331s] #       57e911b291bc11318b7f2c90070dcd70cdb18ff33f4c4750822ec6503446c680a9031d50
[02/08 15:21:45    331s] #       6b2a40d70157297a94330954c174158c161966ae602a743a0f44ad951360233b674b722b
[02/08 15:21:45    331s] #       d85a5097f8332c17a1b15c2e405aa91981848ee91244cd85581bc47dae044fd242a7e5b6
[02/08 15:21:45    331s] #       387d2fcf875f5cee5f29
[02/08 15:21:45    331s] #
[02/08 15:21:45    331s] #RTESIG:78da8d93cd6ac33010847bce532c4a0e2e34eeee5abfd740af6d096daf21a58a637062b0
[02/08 15:21:45    331s] #       e4f7afa0d7342b5df7637634ccae375f2f7b50145aa26d22f60782d73d05f464b68cc63c
[02/08 15:21:45    331s] #       533894d1e74eadd69bb7f70f1d18f2bc4468bea7697c8225c51952cc79b8f68f7f884784
[02/08 15:21:45    331s] #       d3714c771987924c7016b04583e541731aa763becd050fea3cf467054dca7319dcc40851
[02/08 15:21:45    331s] #       57e911b291bc11318b7f2c90070dcd70cdb18ff33f4c4750822ec6503446c680a9031d50
[02/08 15:21:45    331s] #       6b2a40d70157297a94330954c174158c161966ae602a743a0f44ad951360233b674b722b
[02/08 15:21:45    331s] #       d85a5097f8332c17a1b15c2e405aa91981848ee91244cd85581bc47dae044fd242a7e5b6
[02/08 15:21:45    331s] #       387d2fcf875f5cee5f29
[02/08 15:21:45    331s] #
[02/08 15:21:45    331s] ### Time Record (Data Preparation) is installed.
[02/08 15:21:45    331s] #Start routing data preparation on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    331s] #
[02/08 15:21:45    331s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:21:45    331s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:21:45    331s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:21:45    331s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:21:45    331s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:21:45    331s] ### Time Record (Cell Pin Access) is installed.
[02/08 15:21:45    331s] ### Time Record (Cell Pin Access) is uninstalled.
[02/08 15:21:45    332s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/08 15:21:45    332s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:21:45    332s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/08 15:21:45    332s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/08 15:21:45    332s] #Regenerating Ggrids automatically.
[02/08 15:21:45    332s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:21:45    332s] #Using automatically generated G-grids.
[02/08 15:21:45    332s] #Done routing data preparation.
[02/08 15:21:45    332s] ### Time Record (Data Preparation) is uninstalled.
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.43 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Summary of active signal nets routing constraints set by OPT:
[02/08 15:21:45    332s] #	preferred routing layers      : 0
[02/08 15:21:45    332s] #	preferred routing layer effort: 0
[02/08 15:21:45    332s] #	preferred extra space         : 0
[02/08 15:21:45    332s] #	preferred multi-cut via       : 0
[02/08 15:21:45    332s] #	avoid detour                  : 0
[02/08 15:21:45    332s] #	expansion ratio               : 0
[02/08 15:21:45    332s] #	net priority                  : 0
[02/08 15:21:45    332s] #	s2s control                   : 0
[02/08 15:21:45    332s] ### td_prevention_read_timing_data starts on Wed Feb  8 15:21:45 2023 with memory = 1387.55 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #	avoid chaining                : 0
[02/08 15:21:45    332s] #	inst-based stacking via       : 0
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Summary of active signal nets routing constraints set by USER:
[02/08 15:21:45    332s] #	preferred routing layers      : 0
[02/08 15:21:45    332s] #	preferred routing layer effort     : 0
[02/08 15:21:45    332s] #	preferred extra space              : 0
[02/08 15:21:45    332s] #	preferred multi-cut via            : 0
[02/08 15:21:45    332s] #	avoid detour                       : 0
[02/08 15:21:45    332s] #	net weight                         : 0
[02/08 15:21:45    332s] #	avoid chaining                     : 0
[02/08 15:21:45    332s] #	cell-based stacking via (required) : 0
[02/08 15:21:45    332s] #	cell-based stacking via (optional) : 0
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Start timing driven prevention iteration
[02/08 15:21:45    332s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #----------------------------------------------------
[02/08 15:21:45    332s] # Summary of active signal nets routing constraints
[02/08 15:21:45    332s] #+--------------------------+-----------+
[02/08 15:21:45    332s] #+--------------------------+-----------+
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #----------------------------------------------------
[02/08 15:21:45    332s] #Done timing-driven prevention
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.02 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### Time Record (Special Wire Merging) is installed.
[02/08 15:21:45    332s] #Merging special wires: starts on Wed Feb  8 15:21:45 2023 with memory = 1390.30 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### Time Record (Special Wire Merging) is uninstalled.
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### Time Record (Global Routing) is installed.
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Finished routing data preparation on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Cpu time = 00:00:00
[02/08 15:21:45    332s] #Elapsed time = 00:00:00
[02/08 15:21:45    332s] #Increased memory = 0.38 (MB)
[02/08 15:21:45    332s] #Total memory = 1390.39 (MB)
[02/08 15:21:45    332s] #Peak memory = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Start global routing on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Start global routing initialization on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Number of eco nets is 8
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Start global routing data preparation on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] ### build_merged_routing_blockage_rect_list starts on Wed Feb  8 15:21:45 2023 with memory = 1390.73 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] #Start routing resource analysis on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] ### init_is_bin_blocked starts on Wed Feb  8 15:21:45 2023 with memory = 1390.73 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Feb  8 15:21:45 2023 with memory = 1392.71 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### adjust_flow_cap starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### adjust_partial_route_blockage starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### set_via_blocked starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### copy_flow starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### report_flow_cap starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #Routing resource analysis is done on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #  Resource Analysis:
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/08 15:21:45    332s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/08 15:21:45    332s] #  --------------------------------------------------------------
[02/08 15:21:45    332s] #  Metal1         H        1139           0        5852    68.25%
[02/08 15:21:45    332s] #  Metal2         V        1095           0        5852     1.88%
[02/08 15:21:45    332s] #  Metal3         H        1139           0        5852     0.00%
[02/08 15:21:45    332s] #  Metal4         V        1095           0        5852     1.88%
[02/08 15:21:45    332s] #  Metal5         H        1139           0        5852     0.00%
[02/08 15:21:45    332s] #  Metal6         V        1095           0        5852     1.88%
[02/08 15:21:45    332s] #  Metal7         H        1139           0        5852     0.00%
[02/08 15:21:45    332s] #  Metal8         V        1095           0        5852     1.88%
[02/08 15:21:45    332s] #  Metal9         H        1139           0        5852     0.00%
[02/08 15:21:45    332s] #  Metal10        V         351          86        5852     8.58%
[02/08 15:21:45    332s] #  Metal11        H         415          40        5852     5.40%
[02/08 15:21:45    332s] #  --------------------------------------------------------------
[02/08 15:21:45    332s] #  Total                  10841       2.58%       64372     8.16%
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] ### report_flow_cap cpu:00:00:00, [02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #
real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### analyze_m2_tracks starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### report_initial_resource starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### mark_pg_pins_accessibility starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### set_net_region starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Global routing data preparation is done on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] ### prepare_level starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init level 1 starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### Level 1 hgrid = 77 X 76
[02/08 15:21:45    332s] ### init level 2 starts on Wed Feb  8 15:21:45 2023 with memory = 1392.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### Level 2 hgrid = 20 X 19  (large_net only)
[02/08 15:21:45    332s] ### prepare_level_flow starts on Wed Feb  8 15:21:45 2023 with memory = 1393.18 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_flow_edge starts on Wed Feb  8 15:21:45 2023 with memory = 1393.18 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### init_flow_edge starts on Wed Feb  8 15:21:45 2023 with memory = 1395.82 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### routing large nets 
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Global routing initialization is done on Wed Feb  8 15:21:45 2023
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.83 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #start global routing iteration 1...
[02/08 15:21:45    332s] ### init_flow_edge starts on Wed Feb  8 15:21:45 2023 with memory = 1395.83 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### routing at level 2 (topmost level) iter 0
[02/08 15:21:45    332s] ### routing at level 1 iter 0 for 0 hboxes
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.57 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Skip 1/3 round for no nets in the round...
[02/08 15:21:45    332s] #Route nets in 2/3 round...
[02/08 15:21:45    332s] #start global routing iteration 2...
[02/08 15:21:45    332s] ### init_flow_edge starts on Wed Feb  8 15:21:45 2023 with memory = 1407.77 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### cal_flow starts on Wed Feb  8 15:21:45 2023 with memory = 1407.77 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### routing at level 1 (topmost level) iter 0
[02/08 15:21:45    332s] ### measure_qor starts on Wed Feb  8 15:21:45 2023 with memory = 1408.05 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### measure_congestion starts on Wed Feb  8 15:21:45 2023 with memory = 1408.05 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.05 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #start global routing iteration 3...
[02/08 15:21:45    332s] ### routing at level 1 (topmost level) iter 1
[02/08 15:21:45    332s] ### measure_qor starts on Wed Feb  8 15:21:45 2023 with memory = 1408.09 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### measure_congestion starts on Wed Feb  8 15:21:45 2023 with memory = 1408.09 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.09 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] #
[02/08 15:21:45    332s] #Route nets in 3/3 round...
[02/08 15:21:45    332s] #start global routing iteration 4...
[02/08 15:21:45    332s] ### init_flow_edge starts on Wed Feb  8 15:21:45 2023 with memory = 1408.09 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### cal_flow starts on Wed Feb  8 15:21:45 2023 with memory = 1408.09 (MB), peak = 1526.36 (MB)
[02/08 15:21:45    332s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:21:45    332s] ### routing at level 1 (topmost level) iter 0
[02/08 15:22:05    352s] ### measure_qor starts on Wed Feb  8 15:22:05 2023 with memory = 1443.74 (MB), peak = 1526.36 (MB)
[02/08 15:22:05    352s] ### measure_congestion starts on Wed Feb  8 15:22:05 2023 with memory = 1443.74 (MB), peak = 1526.36 (MB)
[02/08 15:22:05    352s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:05    352s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:05    352s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1443.74 (MB), peak = 1526.36 (MB)
[02/08 15:22:05    352s] #
[02/08 15:22:05    352s] #start global routing iteration 5...
[02/08 15:22:05    352s] ### routing at level 1 (topmost level) iter 1
[02/08 15:22:08    355s] ### measure_qor starts on Wed Feb  8 15:22:08 2023 with memory = 1444.13 (MB), peak = 1526.36 (MB)
[02/08 15:22:08    355s] ### measure_congestion starts on Wed Feb  8 15:22:08 2023 with memory = 1444.13 (MB), peak = 1526.36 (MB)
[02/08 15:22:08    355s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:08    355s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:08    355s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1444.13 (MB), peak = 1526.36 (MB)
[02/08 15:22:08    355s] #
[02/08 15:22:08    355s] ### route_end starts on Wed Feb  8 15:22:08 2023 with memory = 1444.13 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #Total number of trivial nets (e.g. < 2 pins) = 196 (skipped).
[02/08 15:22:09    355s] #Total number of routable nets = 10090.
[02/08 15:22:09    355s] #Total number of nets in the design = 10286.
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #10076 routable nets have only global wires.
[02/08 15:22:09    355s] #14 routable nets have only detail routed wires.
[02/08 15:22:09    355s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/08 15:22:09    355s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #Routed nets constraints summary:
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #          Rules   Pref Layer   Avoid Detour   Unconstrained  
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #        Default            0              0           10068  
[02/08 15:22:09    355s] #  NDR_ClockTree            8              8               0  
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #          Total            8              8           10068  
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #Routing constraints summary of the whole design:
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #          Rules   Pref Layer   Avoid Detour   Unconstrained  
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #        Default            0              0           10068  
[02/08 15:22:09    355s] #  NDR_ClockTree           22             22               0  
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #          Total           22             22           10068  
[02/08 15:22:09    355s] #-----------------------------------------------------------
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] ### cal_base_flow starts on Wed Feb  8 15:22:09 2023 with memory = 1444.13 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### init_flow_edge starts on Wed Feb  8 15:22:09 2023 with memory = 1444.13 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### cal_flow starts on Wed Feb  8 15:22:09 2023 with memory = 1446.64 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### report_overcon starts on Wed Feb  8 15:22:09 2023 with memory = 1446.64 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s]   Flow/Cap--------------[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #                 OverCon       OverCon       OverCon       OverCon          
[02/08 15:22:09    355s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
     0.50       0.57  [02/08 15:22:09    355s] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[02/08 15:22:09    355s] #  --------------------------------------------------------------------------
[02/08 15:22:09    355s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.50       0.42  [02/08 15:22:09    355s] #  Metal2      160(2.73%)     55(0.94%)     21(0.36%)      3(0.05%)   (4.08%)
[02/08 15:22:09    355s] #  Metal3       56(0.96%)      5(0.09%)      0(0.00%)      0(0.00%)   (1.04%)
     0.23       0.21  [02/08 15:22:09    355s] #  Metal4       13(0.22%)      1(0.02%)      0(0.00%)      0(0.00%)   (0.24%)
[02/08 15:22:09    355s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.04       0.11  [02/08 15:22:09    355s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:22:09    355s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.05       0.00  [02/08 15:22:09    355s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:22:09    355s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.00  --------------[02/08 15:22:09    355s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/08 15:22:09    355s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB[02/08 15:22:09    355s] #  --------------------------------------------------------------------------
[02/08 15:22:09    355s] #     Total    229(0.38%)     61(0.10%)     21(0.03%)      3(0.00%)   (0.52%)
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[02/08 15:22:09    355s] #  Overflow after GR: 0.10% H + 0.42% V
[02/08 15:22:09    355s] #
, peak:1.5 GB
[02/08 15:22:09    355s] ### cal_base_flow starts on Wed Feb  8 15:22:09 2023 with memory = 1446.64 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### init_flow_edge starts on Wed Feb  8 15:22:09 2023 with memory = 1446.64 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### cal_flow starts on Wed Feb  8 15:22:09 2023 with memory = 1446.64 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### export_cong_map starts on Wed Feb  8 15:22:09 2023 with memory = 1446.64 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### PDZT_Export::export_cong_map starts on Wed Feb  8 15:22:09 2023 with memory = 1446.75 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### import_cong_map starts on Wed Feb  8 15:22:09 2023 with memory = 1446.75 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] OPERPROF: Starting HotSpotCal at level 1, MEM:2016.7M
[02/08 15:22:09    355s] #Hotspot report including placement blocked areas
[02/08 15:22:09    355s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 10.00, normalized total congestion hotspot area = 31.00 (area is in unit of 4 std-cell row bins)
[02/08 15:22:09    355s] [hotspot] +------------+---------------+---------------+
[02/08 15:22:09    355s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[02/08 15:22:09    355s] [hotspot] +------------+---------------+---------------+
[02/08 15:22:09    355s] [hotspot] |   Metal1(H)   |        642.00 |        643.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal2(V)   |         26.00 |         44.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal3(H)   |          4.00 |          7.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal4(V)   |          3.00 |          4.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal9(H)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal10(V)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[02/08 15:22:09    355s] [hotspot] +------------+---------------+---------------+
[02/08 15:22:09    355s] [hotspot] |   worst    |(Metal1   642.00 |(Metal1   643.00 |
[02/08 15:22:09    355s] [hotspot] +------------+---------------+---------------+
[02/08 15:22:09    355s] [hotspot] max/total 10.00/31.00, big hotspot (>10) total 10.00
[02/08 15:22:09    355s] [hotspot] | all layers |         10.00 |         31.00 |
[02/08 15:22:09    355s] [hotspot] +------------+---------------+---------------+
[02/08 15:22:09    355s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 10.00/31.00 (area is in unit of 4 std-cell row bins)
[02/08 15:22:09    355s] Top 5 hotspots total area: 28.00
[02/08 15:22:09    355s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] [hotspot] | top |            hotspot bbox             | hotspot score |
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] [hotspot] |  1  |   102.59   150.47   116.28   191.52 |       10.00   |
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] [hotspot] |  2  |   102.59    88.92   116.28   123.12 |        7.00   |
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] [hotspot] |  3  |   102.59    27.36   116.28    54.72 |        5.00   |
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] [hotspot] |  4  |   102.59   123.12   116.28   143.63 |        4.00   |
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] [hotspot] |  5  |   109.44    54.72   116.28    68.39 |        2.00   |
[02/08 15:22:09    355s] [hotspot] +-----+-------------------------------------+---------------+
[02/08 15:22:09    355s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:2016.7M
[02/08 15:22:09    355s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### update starts on Wed Feb  8 15:22:09 2023 with memory = 1446.77 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] #Complete Global Routing.
[02/08 15:22:09    355s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:22:09    355s] #Total wire length = 195610 um.
[02/08 15:22:09    355s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal1 = 457 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal2 = 37344 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal3 = 54131 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal4 = 45173 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal5 = 36598 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal6 = 19198 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal7 = 2292 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal8 = 327 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal9 = 51 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal10 = 40 um.
[02/08 15:22:09    355s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:22:09    355s] #Total number of vias = 84269
[02/08 15:22:09    355s] #Up-Via Summary (total 84269):
[02/08 15:22:09    355s] #           
[02/08 15:22:09    355s] #-----------------------
[02/08 15:22:09    355s] # Metal1          37071
[02/08 15:22:09    355s] # Metal2          27051
[02/08 15:22:09    355s] # Metal3          11124
[02/08 15:22:09    355s] # Metal4           6135
[02/08 15:22:09    355s] # Metal5           2633
[02/08 15:22:09    355s] # Metal6            220
[02/08 15:22:09    355s] # Metal7             24
[02/08 15:22:09    355s] # Metal8              7
[02/08 15:22:09    355s] # Metal9              4
[02/08 15:22:09    355s] #-----------------------
[02/08 15:22:09    355s] #                 84269 
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #Total number of involved regular nets 1754
[02/08 15:22:09    355s] #Maximum src to sink distance  334.1
[02/08 15:22:09    355s] #Average of max src_to_sink distance  48.5
[02/08 15:22:09    355s] #Average of ave src_to_sink distance  30.9
[02/08 15:22:09    355s] #Total number of involved priority nets 8
[02/08 15:22:09    355s] #Maximum src to sink distance for priority net 106.9
[02/08 15:22:09    355s] #Average of max src_to_sink distance for priority net 75.8
[02/08 15:22:09    355s] #Average of ave src_to_sink distance for priority net 42.5
[02/08 15:22:09    355s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### report_overcon starts on Wed Feb  8 15:22:09 2023 with memory = 1447.19 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### report_overcon starts on Wed Feb  8 15:22:09 2023 with memory = 1447.19 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    355s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB[02/08 15:22:09    355s] #Max overcon = 11 tracks.
[02/08 15:22:09    355s] #Total overcon = 0.52%.
[02/08 15:22:09    355s] #Worst layer Gcell overcon rate = 1.04%.
, peak:1.5 GB
[02/08 15:22:09    355s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/08 15:22:09    355s] ### Time Record (Global Routing) is uninstalled.
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #Global routing statistics:
[02/08 15:22:09    355s] #Cpu time = 00:00:24
[02/08 15:22:09    355s] #Elapsed time = 00:00:24
[02/08 15:22:09    355s] #Increased memory = 56.77 (MB)
[02/08 15:22:09    355s] #Total memory = 1447.19 (MB)
[02/08 15:22:09    355s] #Peak memory = 1526.36 (MB)
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #Finished global routing on Wed Feb  8 15:22:09 2023
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] #
[02/08 15:22:09    355s] ### Time Record (Track Assignment) is installed.
[02/08 15:22:09    355s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:22:09    356s] ### Time Record (Track Assignment) is installed.
[02/08 15:22:09    356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.48 (MB), peak = 1526.36 (MB)
[02/08 15:22:09    356s] #Start Track Assignment.
[02/08 15:22:10    357s] #Done with 18462 horizontal wires in 1 hboxes and 17682 vertical wires in 1 hboxes.
[02/08 15:22:12    358s] #Done with 4545 horizontal wires in 1 hboxes and 4145 vertical wires in 1 hboxes.
[02/08 15:22:12    359s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/08 15:22:12    359s] #
[02/08 15:22:12    359s] #Track assignment summary:
[02/08 15:22:12    359s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/08 15:22:12    359s] #------------------------------------------------------------------------
[02/08 15:22:12    359s] # Metal1       492.62 	  0.09%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal2     35467.13 	  0.09%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal3     51706.57 	  0.23%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal4     44379.28 	  0.05%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal5     33599.40 	  0.03%  	  0.00% 	  0.01%
[02/08 15:22:12    359s] # Metal6     17198.82 	  0.00%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal7      2287.66 	  0.00%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal8       323.79 	  0.00%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal9        53.76 	  0.00%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal10       39.05 	  0.00%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[02/08 15:22:12    359s] #------------------------------------------------------------------------
[02/08 15:22:12    359s] # All      185548.04  	  0.10% 	  0.00% 	  0.00%
[02/08 15:22:12    359s] #Complete Track Assignment.
[02/08 15:22:12    359s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:22:12    359s] #Total wire length = 205955 um.
[02/08 15:22:12    359s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal1 = 7926 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal2 = 36718 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal3 = 56955 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal4 = 45298 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal5 = 36995 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal6 = 19311 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal7 = 2335 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal8 = 325 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal9 = 54 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal10 = 38 um.
[02/08 15:22:12    359s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:22:12    359s] #Total number of vias = 84269
[02/08 15:22:12    359s] #Up-Via Summary (total 84269):
[02/08 15:22:12    359s] #           
[02/08 15:22:12    359s] #-----------------------
[02/08 15:22:12    359s] # Metal1          37071
[02/08 15:22:12    359s] # Metal2          27051
[02/08 15:22:12    359s] # Metal3          11124
[02/08 15:22:12    359s] # Metal4           6135
[02/08 15:22:12    359s] # Metal5           2633
[02/08 15:22:12    359s] # Metal6            220
[02/08 15:22:12    359s] # Metal7             24
[02/08 15:22:12    359s] # Metal8              7
[02/08 15:22:12    359s] # Metal9              4
[02/08 15:22:12    359s] #-----------------------
[02/08 15:22:12    359s] #                 84269 
[02/08 15:22:12    359s] #
[02/08 15:22:12    359s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:22:12    359s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1432.16 (MB), peak = 1526.36 (MB)
[02/08 15:22:12    359s] #
[02/08 15:22:12    359s] ### update_timing_after_routing starts on Wed Feb  8 15:22:12 2023 with memory = 1432.58 (MB), peak = 1526.36 (MB)
[02/08 15:22:12    359s] #number of short segments in preferred routing layers
[02/08 15:22:12    359s] #	Metal5    Metal6    Total 
[02/08 15:22:12    359s] #	[02/08 15:22:12    359s] ### Time Record (Timing Data Generation) is installed.
5         1         6         
[02/08 15:22:12    359s] #
[02/08 15:22:12    359s] #Start post global route fixing for timing critical nets ...
[02/08 15:22:12    359s] #
[02/08 15:22:12    359s] #* Updating design timing data...
[02/08 15:22:12    359s] #Extracting RC...
[02/08 15:22:12    359s] Un-suppress "**WARN ..." messages.
[02/08 15:22:12    359s] #
[02/08 15:22:12    359s] #Start tQuantus RC extraction...
[02/08 15:22:12    359s] #Extract in track assign mode
[02/08 15:22:12    359s] #Start building rc corner(s)...
[02/08 15:22:12    359s] #Number of RC Corner = 1
[02/08 15:22:12    359s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
[02/08 15:22:12    359s] #METAL_1 -> Metal1 (1)
[02/08 15:22:12    359s] #METAL_2 -> Metal2 (2)
[02/08 15:22:12    359s] #METAL_3 -> Metal3 (3)
[02/08 15:22:12    359s] #METAL_4 -> Metal4 (4)
[02/08 15:22:12    359s] #METAL_5 -> Metal5 (5)
[02/08 15:22:12    359s] #METAL_6 -> Metal6 (6)
[02/08 15:22:12    359s] #METAL_7 -> Metal7 (7)
[02/08 15:22:12    359s] #METAL_8 -> Metal8 (8)
[02/08 15:22:12    359s] #METAL_9 -> Metal9 (9)
[02/08 15:22:12    359s] #METAL_10 -> Metal10 (10)
[02/08 15:22:12    359s] #METAL_11 -> Metal11 (11)
[02/08 15:22:12    359s] #SADV_On
[02/08 15:22:12    359s] # Corner(s) : 
[02/08 15:22:12    359s] #default_emulate_rc_corner [ 0.00]
[02/08 15:22:14    360s] # Corner id: 0
[02/08 15:22:14    360s] # Layout Scale: 1.000000
[02/08 15:22:14    360s] # Has Metal Fill model: yes
[02/08 15:22:14    360s] # Temperature was set
[02/08 15:22:14    360s] # Temperature : 0.000000
[02/08 15:22:14    360s] # Ref. Temp   : 25.000000
[02/08 15:22:14    360s] #SADV_Off
[02/08 15:22:14    360s] #total pattern=286 [11, 792]
[02/08 15:22:14    360s] #Generating the tQuantus model file automatically.
[02/08 15:22:14    360s] #num_tile=24090 avg_aspect_ratio=2.082489 
[02/08 15:22:14    360s] #Vertical num_row 55 per_row= 432 halo= 12000 
[02/08 15:22:14    360s] #hor_num_col = 63 final aspect_ratio= 1.726033
[02/08 15:23:05    385s] #Build RC corners: cpu time = 00:00:26, elapsed time = 00:00:53, memory = 1618.52 (MB), peak = 1618.52 (MB)
[02/08 15:23:07    387s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:07    387s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:07    387s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:07    387s] #
[02/08 15:23:07    387s] #Start Post Track Assignment Wire Spread.
[02/08 15:23:08    388s] #Done with 6539 horizontal wires in 1 hboxes and 6064 vertical wires in 1 hboxes.
[02/08 15:23:08    388s] #Complete Post Track Assignment Wire Spread.
[02/08 15:23:08    388s] #
[02/08 15:23:08    388s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:08    388s] #Length limit = 200 pitches
[02/08 15:23:08    388s] #opt mode = 2
[02/08 15:23:08    388s] #Init Design Signature = 1555937122
[02/08 15:23:08    388s] #Start generate extraction boxes.
[02/08 15:23:08    388s] #
[02/08 15:23:08    388s] #Extract using 30 x 30 Hboxes
[02/08 15:23:08    388s] #4x4 initial hboxes
[02/08 15:23:08    388s] #Use area based hbox pruning.
[02/08 15:23:08    388s] #0/0 hboxes pruned.
[02/08 15:23:08    388s] #Complete generating extraction boxes.
[02/08 15:23:08    388s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[02/08 15:23:08    388s] #Process 0 special clock nets for rc extraction
[02/08 15:23:08    388s] #0 temporary NDR added
[02/08 15:23:08    389s] #Total 10090 nets were built. 232 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/08 15:23:13    393s] #Run Statistics for Extraction:
[02/08 15:23:13    393s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[02/08 15:23:13    393s] #   Increased memory =    68.69 (MB), total memory =  1524.93 (MB), peak memory =  1619.02 (MB)
[02/08 15:23:13    393s] #
[02/08 15:23:13    393s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[02/08 15:23:13    393s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.89 (MB), peak = 1619.02 (MB)
[02/08 15:23:13    393s] #RC Statistics: 50983 Res, 32518 Ground Cap, 1047 XCap (Edge to Edge)
[02/08 15:23:13    393s] #RC V/H edge ratio: 0.37, Avg V/H Edge Length: 2871.34 (33262), Avg L-Edge Length: 13970.34 (11443)
[02/08 15:23:13    393s] #Start writing rcdb into /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d
[02/08 15:23:14    394s] #Finish writing rcdb with 70981 nodes, 60891 edges, and 2624 xcaps
[02/08 15:23:14    394s] #232 inserted nodes are removed
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:14    394s] #Remove Post Track Assignment Wire Spread
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:14    394s] Restoring parasitic data from file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d' ...
[02/08 15:23:14    394s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d' for reading (mem: 2196.277M)
[02/08 15:23:14    394s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d' for content verification (mem: 2196.277M)
[02/08 15:23:14    394s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d': 0 access done (mem: 2196.277M)
[02/08 15:23:14    394s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d': 0 access done (mem: 2196.277M)
[02/08 15:23:14    394s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d' for reading (mem: 2196.277M)
[02/08 15:23:14    394s] processing rcdb (/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d) for hinst (top) of cell (picorv32);
[02/08 15:23:14    394s] Reading RCDB with compressed RC data.
[02/08 15:23:14    394s] Reading RCDB with compressed RC data.
[02/08 15:23:14    394s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2196.277M)
[02/08 15:23:14    394s] Following multi-corner parasitics specified:
[02/08 15:23:14    394s] 	/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d (rcdb)
[02/08 15:23:14    394s] Reading RCDB with compressed RC data.
[02/08 15:23:14    394s] 		Cell picorv32 has rcdb /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d specified
[02/08 15:23:14    394s] Cell picorv32, hinst 
[02/08 15:23:14    394s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_SrBTAA.rcdb.d': 0 access done (mem: 2196.277M)
[02/08 15:23:14    394s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2172.277M)
[02/08 15:23:14    394s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_eJ14Iz.rcdb.d/picorv32.rcdb.d' for reading (mem: 2172.277M)
[02/08 15:23:14    394s] Reading RCDB with compressed RC data.
[02/08 15:23:14    394s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_eJ14Iz.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2172.277M)
[02/08 15:23:14    394s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2172.277M)
[02/08 15:23:14    394s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2172.277M)
[02/08 15:23:14    394s] #
[02/08 15:23:14    394s] #Restore RCDB.
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:14    394s] #Remove Post Track Assignment Wire Spread
[02/08 15:23:14    394s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:14    394s] ### update_timing starts on Wed Feb  8 15:23:14 2023 with memory = 1461.76 (MB), peak = 1619.02 (MB)
[02/08 15:23:14    394s] #Final Design Signature = -1130074348
[02/08 15:23:14    394s] #
[02/08 15:23:14    394s] #Complete tQuantus RC extraction.
[02/08 15:23:14    394s] #Cpu time = 00:00:36
[02/08 15:23:14    394s] #Elapsed time = 00:01:02
[02/08 15:23:14    394s] #Increased memory = 29.18 (MB)
[02/08 15:23:14    394s] #Total memory = 1461.76 (MB)
[02/08 15:23:14    394s] #Peak memory = 1619.02 (MB)
[02/08 15:23:14    394s] #
[02/08 15:23:14    394s] Un-suppress "**WARN ..." messages.
[02/08 15:23:14    394s] #RC Extraction Completed...
[02/08 15:23:14    394s] ### generate_timing_data starts on Wed Feb  8 15:23:14 2023 with memory = 1461.76 (MB), peak = 1619.02 (MB)
[02/08 15:23:14    394s] #Reporting timing...
[02/08 15:23:15    395s] ### report_timing starts on Wed Feb  8 15:23:15 2023 with memory = 1483.23 (MB), peak = 1619.02 (MB)
[02/08 15:23:15    395s] ###############################################################
[02/08 15:23:15    395s] #  Generated by:      Cadence Innovus 19.11-s128_1
[02/08 15:23:15    395s] #  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
[02/08 15:23:15    395s] #  Generated on:      Wed Feb  8 15:23:15 2023
[02/08 15:23:15    395s] #  Design:            picorv32
[02/08 15:23:15    395s] #  Command:           route_design -global_detail -via_opt
[02/08 15:23:15    395s] ###############################################################
[02/08 15:23:15    395s] End AAE Lib Interpolated Model. (MEM=2199.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:23:15    395s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_eJ14Iz.rcdb.d/picorv32.rcdb.d' for reading (mem: 2199.488M)
[02/08 15:23:15    395s] Reading RCDB with compressed RC data.
[02/08 15:23:15    395s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2199.5M)
[02/08 15:23:17    397s] Total number of fetched objects 10093
[02/08 15:23:17    397s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:23:17    397s] AAE_INFO-618: Total number of nets in the design is 10286,  100.0 percent of the nets selected for SI analysis
[02/08 15:23:17    397s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/08 15:23:17    397s] End delay calculation. (MEM=2255.17 CPU=0:00:02.0 REAL=0:00:02.0)
[02/08 15:23:18    398s] End AAE Lib Interpolated Model. (MEM=2223.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:23:18    398s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 8. 
[02/08 15:23:18    398s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10093. 
[02/08 15:23:18    398s] Total number of fetched objects 10093
[02/08 15:23:18    398s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:23:18    398s] AAE_INFO-618: Total number of nets in the design is 10286,  0.2 percent of the nets selected for SI analysis
[02/08 15:23:18    398s] End delay calculation. (MEM=2229.44 CPU=0:00:00.1 REAL=0:00:00.0)
[02/08 15:23:19    399s] Path 1: MET (6.172 ns) Late Output Delay Assertion
[02/08 15:23:19    399s]                View: default_emulate_view
[02/08 15:23:19    399s]               Group: clk
[02/08 15:23:19    399s]          Startpoint: (R) resetn
[02/08 15:23:19    399s]               Clock: (R) clk
[02/08 15:23:19    399s]            Endpoint: (F) mem_la_addr[31]
[02/08 15:23:19    399s]               Clock: (R) clk
[02/08 15:23:19    399s] 
[02/08 15:23:19    399s]                        Capture       Launch
[02/08 15:23:19    399s]          Clock Edge:+   10.000        0.000
[02/08 15:23:19    399s]          Drv Adjust:+    0.000        0.041
[02/08 15:23:19    399s]         Src Latency:+    0.000        0.000
[02/08 15:23:19    399s]         Net Latency:+    0.000 (P)    0.000 (I)
[02/08 15:23:19    399s]             Arrival:=   10.000        0.041
[02/08 15:23:19    399s] 
[02/08 15:23:19    399s]        Output Delay:-    1.000
[02/08 15:23:19    399s]         Uncertainty:-    0.050
[02/08 15:23:19    399s]         Cppr Adjust:+    0.000
[02/08 15:23:19    399s]       Required Time:=    8.950
[02/08 15:23:19    399s]        Launch Clock:=    0.041
[02/08 15:23:19    399s]         Input Delay:+    1.000
[02/08 15:23:19    399s]           Data Path:+    1.737
[02/08 15:23:19    399s]               Slack:=    6.172
[02/08 15:23:19    399s]      +------------------------------------------------------------------------------------------------------------+ 
[02/08 15:23:19    399s]      |        Timing Point        | Flags |       Arc       | Edge |   Cell    | Fanout | Trans | Delay | Arrival | 
[02/08 15:23:19    399s]      |                            |       |                 |      |           |        |  (ns) |  (ns) |  (ns)   | 
[02/08 15:23:19    399s]      |----------------------------+-------+-----------------+------+-----------+--------+-------+-------+---------| 
[02/08 15:23:19    399s]      | resetn                     |       | resetn          |  R   | (arrival) |     27 | 0.075 | 0.000 |   1.041 | 
[02/08 15:23:19    399s]      | FE_OFC0_resetn/Y           |       | A->Y            |  R   | BUFX2     |     54 | 0.075 | 0.143 |   1.184 | 
[02/08 15:23:19    399s]      | g92107__2346/Y             |       | B->Y            |  F   | NAND2BX1  |      3 | 0.203 | 0.107 |   1.291 | 
[02/08 15:23:19    399s]      | g92005__1881/Y             |       | AN->Y           |  F   | NAND2BX1  |      2 | 0.092 | 0.041 |   1.332 | 
[02/08 15:23:19    399s]      | g91616__1881/Y             |       | C->Y            |  R   | NOR3X1    |      6 | 0.026 | 0.104 |   1.437 | 
[02/08 15:23:19    399s]      | g91606__6783/Y             |       | B->Y            |  F   | NAND2X1   |      2 | 0.174 | 0.076 |   1.513 | 
[02/08 15:23:19    399s]      | g91601__4319/Y             |       | A1->Y           |  R   | OAI22X1   |      2 | 0.052 | 0.064 |   1.577 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g562/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.087 | 0.043 |   1.619 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g561/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.027 |   1.646 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g560/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.034 |   1.680 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g559/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.023 | 0.032 |   1.712 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g558/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.029 |   1.741 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g557/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.027 |   1.768 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g556/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.030 |   1.798 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g555/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.031 |   1.829 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g554/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.029 |   1.858 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g553/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.030 |   1.888 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g552/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.035 |   1.923 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g551/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.022 | 0.029 |   1.952 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g550/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.031 |   1.982 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g549/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.016 | 0.030 |   2.012 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g548/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.013 | 0.031 |   2.043 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g547/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.017 | 0.031 |   2.074 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g546/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.030 |   2.105 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g545/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.027 |   2.132 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g544/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.029 |   2.162 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g543/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.029 |   2.190 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g542/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.012 | 0.027 |   2.217 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g541/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.026 |   2.244 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g540/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.009 | 0.030 |   2.274 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g539/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.031 |   2.305 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g538/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.015 | 0.030 |   2.334 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g537/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.013 | 0.030 |   2.364 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g536/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.013 | 0.030 |   2.394 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g535/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.030 |   2.424 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g534/CO     |       | B->CO           |  R   | ADDHX1    |      1 | 0.014 | 0.030 |   2.454 | 
[02/08 15:23:19    399s]      | inc_add_382_74_g533/Y      |       | B->Y            |  F   | CLKXOR2X1 |      1 | 0.013 | 0.041 |   2.494 | 
[02/08 15:23:19    399s]      | g183806/Y                  |       | B->Y            |  F   | MX2X1     |      1 | 0.014 | 0.037 |   2.531 | 
[02/08 15:23:19    399s]      | FE_OFC359_mem_la_addr_31/Y |       | A->Y            |  R   | INVX1     |      1 | 0.008 | 0.023 |   2.554 | 
[02/08 15:23:19    399s]      | FE_OFC360_mem_la_addr_31/Y |       | A->Y            |  F   | INVX1     |      2 | 0.032 | 0.020 |   2.574 | 
[02/08 15:23:19    399s]      | FE_OFC544_mem_la_addr_31/Y |       | A->Y            |  R   | INVX1     |      1 | 0.019 | 0.046 |   2.621 | 
[02/08 15:23:19    399s]      | FE_OFC545_mem_la_addr_31/Y |       | A->Y            |  F   | CLKINVX20 |      1 | 0.071 | 0.018 |   2.639 | 
[02/08 15:23:19    399s]      | FE_OFC714_mem_la_addr_31/Y |       | A->Y            |  F   | CLKBUFX20 |      1 | 0.016 | 0.139 |   2.778 | 
[02/08 15:23:19    399s]      | mem_la_addr[31]            |       | mem_la_addr[31] |  F   |           |      1 | 0.217 | 0.000 |   2.778 | 
[02/08 15:23:19    399s] ### report_timing cpu:00:00:04, [02/08 15:23:19    399s]      +------------------------------------------------------------------------------------------------------------+ 
[02/08 15:23:19    399s] 
real:00:00:04, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:19    399s] ###############################################################
[02/08 15:23:19    399s] #  Generated by:      Cadence Innovus 19.11-s128_1
[02/08 15:23:19    399s] #  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
[02/08 15:23:19    399s] #  Generated on:      Wed Feb  8 15:23:19 2023
[02/08 15:23:19    399s] #  Design:            picorv32
[02/08 15:23:19    399s] #  Command:           route_design -global_detail -via_opt
[02/08 15:23:19    399s] ###############################################################
[02/08 15:23:19    399s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[02/08 15:23:19    399s] ### generate_cdm_net_timing starts on Wed Feb  8 15:23:19 2023 with memory = 1521.64 (MB), peak = 1619.02 (MB)
[02/08 15:23:19    399s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1521.64 (MB), peak = 1619.02 (MB)
[02/08 15:23:19    399s] #Library Standard Delay: 11.60ps
[02/08 15:23:19    399s] #Slack threshold: 0.00ps
[02/08 15:23:19    399s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:19    399s] ###############################################################
[02/08 15:23:19    399s] #  Generated by:      Cadence Innovus 19.11-s128_1
[02/08 15:23:19    399s] #  OS:                Linux x86_64(Host ID cn98.it.auth.gr)
[02/08 15:23:19    399s] #  Generated on:      Wed Feb  8 15:23:19 2023
[02/08 15:23:19    399s] #  Design:            picorv32
[02/08 15:23:19    399s] #  Command:           route_design -global_detail -via_opt
[02/08 15:23:19    399s] ###############################################################
[02/08 15:23:19    399s] ### get_cap_violations starts on Wed Feb  8 15:23:19 2023 with memory = 1521.86 (MB), peak = 1619.02 (MB)
[02/08 15:23:19    399s] #*** Analyzed 0 timing critical paths
[02/08 15:23:19    399s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:19    399s] ### get_max_trans_slack starts on Wed Feb  8 15:23:19 2023 with memory = 1521.86 (MB), peak = 1619.02 (MB)
[02/08 15:23:19    399s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:19    399s] ### Use bna from skp: 0
[02/08 15:23:19    399s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.86 (MB), peak = 1619.02 (MB)
[02/08 15:23:19    399s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1521.86 (MB)[02/08 15:23:19    399s] ### cache starts on Wed Feb  8 15:23:19 2023 with memory = 1521.86 (MB), peak = 1619.02 (MB)
, peak = 1619.02 (MB)
[02/08 15:23:19    399s] ### cache cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:20    400s] Worst slack reported in the design = 9.258102 (late)
[02/08 15:23:20    400s] 
[02/08 15:23:20    400s] *** writeDesignTiming (0:00:00.7) ***
[02/08 15:23:20    400s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1522.54 (MB), peak = 1619.02 (MB)
[02/08 15:23:20    400s] Un-suppress "**WARN ..." messages.
[02/08 15:23:20    400s] ### generate_timing_data cpu:00:00:06, real:00:00:06, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:20    400s] ### run_free_timing_graph starts on Wed Feb  8 15:23:20 2023 with memory = 1521.14 (MB), peak = 1619.02 (MB)
[02/08 15:23:20    400s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/08 15:23:20    400s] ### run_build_timing_graph starts on Wed Feb  8 15:23:20 2023 with memory = 1500.74 (MB), peak = 1619.02 (MB)
[02/08 15:23:21    401s] picorv32
[02/08 15:23:21    401s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[02/08 15:23:21    401s] #Number of victim nets: 0
[02/08 15:23:21    401s] #Number of aggressor nets: 0
[02/08 15:23:21    401s] #Number of weak nets: 0
[02/08 15:23:21    401s] #Number of critical nets: 0
[02/08 15:23:21    401s] #	level 1 [   0.0, -1000.0]: 0 nets
[02/08 15:23:21    401s] #	level 2 [   0.0, -1000.0]: 0 nets
[02/08 15:23:21    401s] #	level 3 [   0.0, -1000.0]: 0 nets
[02/08 15:23:21    401s] #Total number of nets: 10090
[02/08 15:23:21    401s] ### update_timing cpu:00:00:06, real:00:00:06, mem:1.4 GB, peak:1.6 GB
[02/08 15:23:21    401s] ### Time Record (Timing Data Generation) is uninstalled.
[02/08 15:23:21    401s] ### update_timing_after_routing cpu:00:00:42, real:00:01:09, mem:1.4 GB, peak:1.6 GB
[02/08 15:23:21    401s] #Total number of significant detoured timing critical nets is 0
[02/08 15:23:21    401s] #Total number of selected detoured timing critical nets is 0
[02/08 15:23:21    401s] #
[02/08 15:23:21    401s] #----------------------------------------------------
[02/08 15:23:21    401s] # Summary of active signal nets routing constraints
[02/08 15:23:21    401s] #+--------------------------+-----------+
[02/08 15:23:21    401s] #+--------------------------+-----------+
[02/08 15:23:21    401s] #
[02/08 15:23:21    401s] #----------------------------------------------------
[02/08 15:23:21    401s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:21    401s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:21    401s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.30 (MB), peak = 1619.02 (MB)
[02/08 15:23:21    401s] #* Importing design timing data...
[02/08 15:23:21    401s] #Number of victim nets: 0
[02/08 15:23:21    401s] #Number of aggressor nets: 0
[02/08 15:23:21    401s] #Number of weak nets: 0
[02/08 15:23:21    401s] #Number of critical nets: 0
[02/08 15:23:21    401s] #	level 1 [   0.0, -1000.0]: 0 nets
[02/08 15:23:21    401s] #	level 2 [   0.0, -1000.0]: 0 nets
[02/08 15:23:21    401s] #	level 3 [   0.0, -1000.0]: 0 nets
[02/08 15:23:21    401s] #Total number of nets: 10090
[02/08 15:23:21    401s] ### Time Record (Track Assignment) is installed.
[02/08 15:23:21    401s] #
[02/08 15:23:21    401s] #timing driven effort level: 3
[02/08 15:23:21    401s] #Start Track Assignment With Timing Driven.
[02/08 15:23:21    402s] #Done with 704 horizontal wires in 1 hboxes and 599 vertical wires in 1 hboxes.
[02/08 15:23:22    402s] #Done with 106 horizontal wires in 1 hboxes and 137 vertical wires in 1 hboxes.
[02/08 15:23:22    402s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/08 15:23:22    402s] #
[02/08 15:23:22    402s] #Track assignment summary:
[02/08 15:23:22    402s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/08 15:23:22    402s] #------------------------------------------------------------------------
[02/08 15:23:22    402s] # Metal1       492.82 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal2     35435.86 	  0.04%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal3     51724.64 	  0.18%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal4     44380.33 	  0.03%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal5     33580.45 	  0.02%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal6     17199.48 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal7      2288.66 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal8       323.79 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal9        53.76 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal10       39.05 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[02/08 15:23:22    402s] #------------------------------------------------------------------------
[02/08 15:23:22    402s] # All      185518.80  	  0.07% 	  0.00% 	  0.00%
[02/08 15:23:22    403s] #Complete Track Assignment With Timing Driven.
[02/08 15:23:22    403s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:23:22    403s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:23:22    403s] #Total wire length = 205851 um.
[02/08 15:23:22    403s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal1 = 8256 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal2 = 36812 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal3 = 56735 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal4 = 45160 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal5 = 36863 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal6 = 19278 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal7 = 2330 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal8 = 325 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal9 = 54 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal10 = 38 um.
[02/08 15:23:22    403s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:23:22    403s] #Total number of vias = 84269
[02/08 15:23:22    403s] #Up-Via Summary (total 84269):
[02/08 15:23:22    403s] #           
[02/08 15:23:22    403s] #-----------------------
[02/08 15:23:22    403s] # Metal1          37071
[02/08 15:23:22    403s] # Metal2          27051
[02/08 15:23:22    403s] # Metal3          11124
[02/08 15:23:22    403s] # Metal4           6135
[02/08 15:23:22    403s] # Metal5           2633
[02/08 15:23:22    403s] # Metal6            220
[02/08 15:23:22    403s] # Metal7             24
[02/08 15:23:22    403s] # Metal8              7
[02/08 15:23:22    403s] # Metal9              4
[02/08 15:23:22    403s] #-----------------------
[02/08 15:23:22    403s] #                 84269 
[02/08 15:23:22    403s] #
[02/08 15:23:22    403s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1483.27 (MB), peak = 1619.02 (MB)
[02/08 15:23:22    403s] #
[02/08 15:23:23    403s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/08 15:23:23    403s] #Cpu time = 00:01:11
[02/08 15:23:23    403s] #Elapsed time = 00:01:38
[02/08 15:23:23    403s] #Increased memory = 108.77 (MB)
[02/08 15:23:23    403s] #Total memory = 1470.13 (MB)
[02/08 15:23:23    403s] #Peak memory = 1619.02 (MB)
[02/08 15:23:23    403s] ### Time Record (Detail Routing) is installed.
[02/08 15:23:23    403s] #Start reading timing information from file .timing_file_92585.tif.gz ...
[02/08 15:23:23    403s] #Read in timing information for 409 ports, 9191 instances from timing file .timing_file_92585.tif.gz.
[02/08 15:23:23    403s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:23:24    404s] #
[02/08 15:23:24    404s] #Start Detail Routing..
[02/08 15:23:24    404s] #start initial detail routing ...
[02/08 15:23:24    404s] ### Design has 0 dirty nets, 12790 dirty-areas)
[02/08 15:24:55    495s] #   number of violations = 51
[02/08 15:24:55    495s] #
[02/08 15:24:55    495s] #    By Layer and Type :
[02/08 15:24:55    495s] #	         EOLSpc    Short   Totals
[02/08 15:24:55    495s] #	Metal1        7       31       38
[02/08 15:24:55    495s] #	Metal2        0       13       13
[02/08 15:24:55    495s] #	Totals        7       44       51
[02/08 15:24:55    495s] #1219 out of 9191 instances (13.3%) need to be verified(marked ipoed), dirty area = 8.4%.
[02/08 15:24:55    495s] #24.7% of the total area is being checked for drcs
[02/08 15:24:57    497s] #24.7% of the total area was checked
[02/08 15:24:57    497s] #   number of violations = 51
[02/08 15:24:57    497s] #
[02/08 15:24:57    497s] #    By Layer and Type :
[02/08 15:24:57    497s] #	         EOLSpc    Short   Totals
[02/08 15:24:57    497s] #	Metal1        7       31       38
[02/08 15:24:57    497s] #	Metal2        0       13       13
[02/08 15:24:57    497s] #	Totals        7       44       51
[02/08 15:24:57    497s] #cpu time = 00:01:33, elapsed time = 00:01:33, memory = 1604.62 (MB), peak = 1619.02 (MB)
[02/08 15:24:57    498s] #start 1st optimization iteration ...
[02/08 15:24:58    498s] #deterministic_schedule_search_repair_queue1
[02/08 15:25:00    500s] #   number of violations = 10
[02/08 15:25:00    500s] #
[02/08 15:25:00    500s] #    By Layer and Type :
[02/08 15:25:00    500s] #	          Short   Totals
[02/08 15:25:00    500s] #	Metal1        1        1
[02/08 15:25:00    500s] #	Metal2        9        9
[02/08 15:25:00    500s] #	Totals       10       10
[02/08 15:25:00    500s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1627.60 (MB), peak = 1627.66 (MB)
[02/08 15:25:00    500s] #start 2nd optimization iteration ...
[02/08 15:25:00    500s] #deterministic_schedule_search_repair_queue1
[02/08 15:25:00    500s] #   number of violations = 10
[02/08 15:25:00    500s] #
[02/08 15:25:00    500s] #    By Layer and Type :
[02/08 15:25:00    500s] #	          Short      Mar   Totals
[02/08 15:25:00    500s] #	Metal1        0        0        0
[02/08 15:25:00    500s] #	Metal2        9        1       10
[02/08 15:25:00    500s] #	Totals        9        1       10
[02/08 15:25:00    500s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1631.14 (MB), peak = 1631.37 (MB)
[02/08 15:25:00    500s] #start 3rd optimization iteration ...
[02/08 15:25:00    500s] #deterministic_schedule_search_repair_queue1
[02/08 15:25:01    501s] #   number of violations = 0
[02/08 15:25:01    501s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1632.63 (MB), peak = 1632.63 (MB)
[02/08 15:25:01    501s] #Complete Detail Routing.
[02/08 15:25:01    501s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:25:01    501s] #Total wire length = 205222 um.
[02/08 15:25:01    501s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal1 = 2334 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal2 = 46271 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal3 = 57635 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal4 = 45206 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal5 = 32446 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal6 = 18648 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal7 = 2332 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal8 = 292 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:25:01    501s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:25:01    501s] #Total number of vias = 89904
[02/08 15:25:01    501s] #Up-Via Summary (total 89904):
[02/08 15:25:01    501s] #           
[02/08 15:25:01    501s] #-----------------------
[02/08 15:25:01    501s] # Metal1          38212
[02/08 15:25:01    501s] # Metal2          31344
[02/08 15:25:01    501s] # Metal3          11783
[02/08 15:25:01    501s] # Metal4           5714
[02/08 15:25:01    501s] # Metal5           2572
[02/08 15:25:01    501s] # Metal6            242
[02/08 15:25:01    501s] # Metal7             26
[02/08 15:25:01    501s] # Metal8              7
[02/08 15:25:01    501s] # Metal9              4
[02/08 15:25:01    501s] #-----------------------
[02/08 15:25:01    501s] #                 89904 
[02/08 15:25:01    501s] #
[02/08 15:25:01    501s] #Total number of DRC violations = 0
[02/08 15:25:01    501s] ### Time Record (Detail Routing) is uninstalled.
[02/08 15:25:01    501s] ### Time Record (Antenna Fixing) is installed.
[02/08 15:25:01    501s] #Cpu time = 00:01:39
[02/08 15:25:01    501s] #Elapsed time = 00:01:39
[02/08 15:25:01    501s] #Increased memory = 4.31 (MB)
[02/08 15:25:01    501s] #Total memory = 1474.44 (MB)
[02/08 15:25:01    501s] #Peak memory = 1632.63 (MB)
[02/08 15:25:01    502s] #
[02/08 15:25:01    502s] #start routing for process antenna violation fix ...
[02/08 15:25:02    502s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:25:03    503s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1492.96 (MB), peak = 1632.63 (MB)
[02/08 15:25:03    503s] #
[02/08 15:25:03    503s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:25:03    503s] #Total wire length = 205222 um.
[02/08 15:25:03    503s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal1 = 2334 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal2 = 46271 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal3 = 57635 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal4 = 45206 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal5 = 32446 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal6 = 18648 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal7 = 2332 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal8 = 292 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:25:03    503s] #Total number of vias = 89904
[02/08 15:25:03    503s] #Up-Via Summary (total 89904):
[02/08 15:25:03    503s] #           
[02/08 15:25:03    503s] #-----------------------
[02/08 15:25:03    503s] # Metal1          38212
[02/08 15:25:03    503s] # Metal2          31344
[02/08 15:25:03    503s] # Metal3          11783
[02/08 15:25:03    503s] # Metal4           5714
[02/08 15:25:03    503s] # Metal5           2572
[02/08 15:25:03    503s] # Metal6            242
[02/08 15:25:03    503s] # Metal7             26
[02/08 15:25:03    503s] # Metal8              7
[02/08 15:25:03    503s] # Metal9              4
[02/08 15:25:03    503s] #-----------------------
[02/08 15:25:03    503s] #                 89904 
[02/08 15:25:03    503s] #
[02/08 15:25:03    503s] #Total number of DRC violations = 0
[02/08 15:25:03    503s] #Total number of net violated process antenna rule = 0
[02/08 15:25:03    503s] #
[02/08 15:25:03    503s] #
[02/08 15:25:03    503s] ### Time Record (Antenna Fixing) is uninstalled.
[02/08 15:25:03    503s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:25:03    503s] #Total wire length = 205222 um.
[02/08 15:25:03    503s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal1 = 2334 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal2 = 46271 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal3 = 57635 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal4 = 45206 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal5 = 32446 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal6 = 18648 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal7 = 2332 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal8 = 292 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:25:03    503s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:25:03    503s] #Total number of vias = 89904
[02/08 15:25:03    503s] #Up-Via Summary (total 89904):
[02/08 15:25:03    503s] #           
[02/08 15:25:03    503s] #-----------------------
[02/08 15:25:03    503s] # Metal1          38212
[02/08 15:25:03    503s] # Metal2          31344
[02/08 15:25:03    503s] # Metal3          11783
[02/08 15:25:03    503s] # Metal4           5714
[02/08 15:25:03    503s] # Metal5           2572
[02/08 15:25:03    503s] # Metal6            242
[02/08 15:25:03    503s] # Metal7             26
[02/08 15:25:03    503s] # Metal8              7
[02/08 15:25:03    503s] # Metal9              4
[02/08 15:25:03    503s] #-----------------------
[02/08 15:25:03    503s] #                 89904 
[02/08 15:25:03    503s] #
[02/08 15:25:03    503s] #Total number of DRC violations = 0
[02/08 15:25:03    503s] #Total number of net violated process antenna rule = 0
[02/08 15:25:03    503s] #
[02/08 15:25:04    504s] ### Time Record (Post Route Wire Spreading) is installed.
[02/08 15:25:04    504s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:25:05    505s] #
[02/08 15:25:05    505s] #Start Post Route wire spreading..
[02/08 15:25:05    505s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:25:05    505s] #
[02/08 15:25:05    505s] #Start DRC checking..
[02/08 15:25:11    511s] #   number of violations = 3
[02/08 15:25:11    511s] #
[02/08 15:25:11    511s] #    By Layer and Type :
[02/08 15:25:11    511s] #	         MetSpc   EOLSpc    Short   Totals
[02/08 15:25:11    511s] #	Metal1        1        1        1        3
[02/08 15:25:11    511s] #	Totals        1        1        1        3
[02/08 15:25:11    511s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1587.06 (MB), peak = 1632.63 (MB)
[02/08 15:25:11    511s] #CELL_VIEW picorv32,init has 3 DRC violations
[02/08 15:25:11    511s] #Total number of DRC violations = 3
[02/08 15:25:11    511s] #Total number of net violated process antenna rule = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal1 = 3
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal2 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal3 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal4 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal5 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal6 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal7 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal8 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal9 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal10 = 0
[02/08 15:25:11    511s] #Total number of violations on LAYER Metal11 = 0
[02/08 15:25:11    511s] #
[02/08 15:25:11    511s] #Start data preparation for wire spreading...
[02/08 15:25:11    511s] #
[02/08 15:25:11    511s] #Data preparation is done on Wed Feb  8 15:25:11 2023
[02/08 15:25:11    511s] #
[02/08 15:25:11    511s] #
[02/08 15:25:11    511s] #Start Post Route Wire Spread.
[02/08 15:25:13    513s] #Done with 3116 horizontal wires in 2 hboxes and 3066 vertical wires in 2 hboxes.
[02/08 15:25:13    513s] #Complete Post Route Wire Spread.
[02/08 15:25:13    513s] #
[02/08 15:25:13    513s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:25:13    513s] #Total wire length = 207621 um.
[02/08 15:25:13    513s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal2 = 46554 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal3 = 58304 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal4 = 45947 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal5 = 32945 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal6 = 18833 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:25:13    513s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:25:13    513s] #Total number of vias = 89904
[02/08 15:25:13    513s] #Up-Via Summary (total 89904):
[02/08 15:25:13    513s] #           
[02/08 15:25:13    513s] #-----------------------
[02/08 15:25:13    513s] # Metal1          38212
[02/08 15:25:13    513s] # Metal2          31344
[02/08 15:25:13    513s] # Metal3          11783
[02/08 15:25:13    513s] # Metal4           5714
[02/08 15:25:13    513s] # Metal5           2572
[02/08 15:25:13    513s] # Metal6            242
[02/08 15:25:13    513s] # Metal7             26
[02/08 15:25:13    513s] # Metal8              7
[02/08 15:25:13    513s] # Metal9              4
[02/08 15:25:13    513s] #-----------------------
[02/08 15:25:13    513s] #                 89904 
[02/08 15:25:13    513s] #
[02/08 15:25:13    513s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:25:13    513s] #
[02/08 15:25:13    513s] #Start DRC checking..
[02/08 15:25:19    519s] #   number of violations = 3
[02/08 15:25:19    519s] #
[02/08 15:25:19    519s] #    By Layer and Type :
[02/08 15:25:19    519s] #	         MetSpc   EOLSpc    Short   Totals
[02/08 15:25:19    519s] #	Metal1        1        1        1        3
[02/08 15:25:19    519s] #	Totals        1        1        1        3
[02/08 15:25:19    519s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1623.29 (MB), peak = 1632.63 (MB)
[02/08 15:25:19    519s] #CELL_VIEW picorv32,init has 3 DRC violations
[02/08 15:25:19    519s] #Total number of DRC violations = 3
[02/08 15:25:19    519s] #Total number of net violated process antenna rule = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal1 = 3
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal2 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal3 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal4 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal5 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal6 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal7 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal8 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal9 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal10 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal11 = 0
[02/08 15:25:19    519s] #   number of violations = 3
[02/08 15:25:19    519s] #
[02/08 15:25:19    519s] #    By Layer and Type :
[02/08 15:25:19    519s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/08 15:25:19    519s] #	         MetSpc   EOLSpc    Short   Totals
[02/08 15:25:19    519s] #	Metal1        1        1        1        3
[02/08 15:25:19    519s] #	Totals        1        1        1        3
[02/08 15:25:19    519s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1498.31 (MB), peak = 1632.63 (MB)
[02/08 15:25:19    519s] #CELL_VIEW picorv32,init has 3 DRC violations
[02/08 15:25:19    519s] #Total number of DRC violations = 3
[02/08 15:25:19    519s] #Total number of net violated process antenna rule = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal1 = 3
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal2 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal3 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal4 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal5 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal6 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal7 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal8 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal9 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal10 = 0
[02/08 15:25:19    519s] #Total number of violations on LAYER Metal11 = 0
[02/08 15:25:19    519s] #Post Route wire spread is done.
[02/08 15:25:19    519s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:25:19    519s] #Total wire length = 207621 um.
[02/08 15:25:19    519s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal2 = 46554 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal3 = 58304 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal4 = 45947 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal5 = 32945 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal6 = 18833 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:25:19    519s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:25:19    519s] #Total number of vias = 89904
[02/08 15:25:19    519s] #Up-Via Summary (total 89904):
[02/08 15:25:19    519s] #           
[02/08 15:25:19    519s] #-----------------------
[02/08 15:25:19    519s] # Metal1          38212
[02/08 15:25:19    519s] # Metal2          31344
[02/08 15:25:19    519s] # Metal3          11783
[02/08 15:25:19    519s] # Metal4           5714
[02/08 15:25:19    519s] # Metal5           2572
[02/08 15:25:19    519s] # Metal6            242
[02/08 15:25:19    519s] # Metal7             26
[02/08 15:25:19    519s] # Metal8              7
[02/08 15:25:19    519s] # Metal9              4
[02/08 15:25:19    519s] #-----------------------
[02/08 15:25:19    519s] #                 89904 
[02/08 15:25:19    519s] #
[02/08 15:25:19    519s] #route_detail Statistics:
[02/08 15:25:19    519s] ### Time Record (DB Export) is installed.
[02/08 15:25:19    519s] #Cpu time = 00:01:57
[02/08 15:25:19    519s] #Elapsed time = 00:01:57
[02/08 15:25:19    519s] #Increased memory = 7.58 (MB)
[02/08 15:25:19    519s] #Total memory = 1477.71 (MB)
[02/08 15:25:19    519s] #Peak memory = 1632.63 (MB)
[02/08 15:25:20    520s] ### Time Record (DB Export) is uninstalled.
[02/08 15:25:20    520s] ### Time Record (Post Callback) is installed.
[02/08 15:25:20    520s] ### Time Record (Post Callback) is uninstalled.
[02/08 15:25:20    520s] #
[02/08 15:25:20    520s] #route_global_detail statistics:
[02/08 15:25:20    520s] #Cpu time = 00:03:15
[02/08 15:25:20    520s] #Elapsed time = 00:03:41
[02/08 15:25:20    520s] #Increased memory = 82.18 (MB)
[02/08 15:25:20    520s] #Total memory = 1441.93 (MB)
[02/08 15:25:20    520s] #Peak memory = 1632.63 (MB)
[02/08 15:25:20    520s] #Number of warnings = 1
[02/08 15:25:20    520s] #Total number of warnings = 42
[02/08 15:25:20    520s] #Number of fails = 0
[02/08 15:25:20    520s] #Total number of fails = 0
[02/08 15:25:20    520s] #Complete route_global_detail on Wed Feb  8 15:25:20 2023
[02/08 15:25:20    520s] #
[02/08 15:25:20    520s] ### Time Record (route_global_detail) is uninstalled.
[02/08 15:25:20    520s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/08 15:25:20    520s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/08 15:25:20    520s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/08 15:25:20    520s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/08 15:25:20    520s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/08 15:25:20    520s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/08 15:25:20    520s] #Default setup view is reset to default_emulate_view.
[02/08 15:25:20    520s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:25:20    520s] UM:*                                      final
[02/08 15:25:20    521s] OPERPROF: Starting HotSpotCal at level 1, MEM:2158.4M
[02/08 15:25:20    521s] [hotspot] +------------+---------------+---------------+
[02/08 15:25:20    521s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:25:20    521s] [hotspot] +------------+---------------+---------------+
[02/08 15:25:20    521s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:25:20    521s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:25:20    521s] [hotspot] +------------+---------------+---------------+
[02/08 15:25:20    521s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:25:20    521s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2158.4M
[02/08 15:25:20    521s] All LLGs are deleted
[02/08 15:25:20    521s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2158.4M
[02/08 15:25:20    521s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2158.4M
[02/08 15:25:20    521s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2158.4M
[02/08 15:25:20    521s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2158.4M
[02/08 15:25:21    521s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2158.9M
[02/08 15:25:21    521s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:2158.9M
[02/08 15:25:21    521s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:2158.9M
[02/08 15:25:21    521s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2158.9M
[02/08 15:25:21    521s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2158.9M
[02/08 15:25:21    521s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2158.4M
[02/08 15:25:21    521s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:25:21    521s] UM:                                       route_design
[02/08 15:25:21    521s] #route_design: cpu time = 00:03:16, elapsed time = 00:03:42, memory = 1428.47 (MB)[02/08 15:25:21    521s] ### Time Record (route_design) is uninstalled.
[02/08 15:25:21    521s] ### 
[02/08 15:25:21    521s] ###   Scalability Statistics, peak = 1632.63 (MB)

[02/08 15:25:21    521s] ### 
[02/08 15:25:21    521s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:25:21    521s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[02/08 15:25:21    521s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:25:21    521s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   Timing Data Generation        |        00:00:46|        00:01:13|             0.6|
[02/08 15:25:21    521s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/08 15:25:21    521s] ###   Global Routing                |        00:00:24|        00:00:24|             1.0|
[02/08 15:25:21    521s] ###   Track Assignment              |        00:00:06|        00:00:06|             1.0|
[02/08 15:25:21    521s] ###   Post Route Wire Spreading     |        00:00:15|        00:00:15|             1.0|
[02/08 15:25:21    521s] ###   Detail Routing                |        00:01:39|        00:01:39|             1.0|
[02/08 15:25:21    521s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[02/08 15:25:21    521s] ###   Entire Command                |        00:03:16|        00:03:42|             0.9|
[02/08 15:25:21    521s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:25:21    521s] ### 
[02/08 15:25:21    521s] #% End route_design (date=02/08 15:25:21, total cpu=0:03:16, real=0:03:43, peak res=1632.6M, current mem=1428.5M)
[02/08 15:25:21    521s] @file 86:
[02/08 15:25:21    521s] @file 87: # default is 'single'. 
[02/08 15:25:21    521s] @file 88: # Set here to 'ocv' because postroute says so
[02/08 15:25:21    521s] @file 89: set_db timing_analysis_type ocv
[02/08 15:25:21    521s] @file 90:
[02/08 15:25:21    521s] @file 91: # Optimize yet again after routing
[02/08 15:25:21    521s] @file 92: opt_design -post_route
[02/08 15:25:21    521s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1428.5M, totSessionCpu=0:08:41 **
[02/08 15:25:21    521s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/08 15:25:21    521s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/08 15:25:21    521s] Need call spDPlaceInit before registerPrioInstLoc.
[02/08 15:25:21    521s] Switching SI Aware to true by default in postroute mode   
[02/08 15:25:21    521s] Info: 1 threads available for lower-level modules during optimization.
[02/08 15:25:21    521s] GigaOpt running with 1 threads.
[02/08 15:25:21    521s] OPERPROF: Starting DPlace-Init at level 1, MEM:2147.2M
[02/08 15:25:21    521s] All LLGs are deleted
[02/08 15:25:21    521s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2147.2M
[02/08 15:25:21    521s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2147.2M
[02/08 15:25:21    521s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2147.2M
[02/08 15:25:21    521s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2147.2M
[02/08 15:25:21    521s] Core basic site is CoreSite
[02/08 15:25:21    521s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:25:21    521s] Type 'man IMPSP-365' for more detail.
[02/08 15:25:21    521s] SiteArray: non-trimmed site array dimensions = 109 x 945
[02/08 15:25:21    521s] SiteArray: use 446,464 bytes
[02/08 15:25:21    521s] SiteArray: current memory after site array memory allocation 2147.6M
[02/08 15:25:21    521s] SiteArray: FP blocked sites are writable
[02/08 15:25:21    521s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/08 15:25:21    521s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2147.6M
[02/08 15:25:21    521s] Process 3306 wires and vias for routing blockage and capacity analysis
[02/08 15:25:21    521s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.005, MEM:2147.6M
[02/08 15:25:21    521s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.068, MEM:2147.6M
[02/08 15:25:21    521s] OPERPROF:     Starting CMU at level 3, MEM:2147.6M
[02/08 15:25:21    521s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2147.6M
[02/08 15:25:21    521s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.072, MEM:2147.6M
[02/08 15:25:21    521s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2147.6MB).
[02/08 15:25:21    521s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.087, MEM:2147.6M
[02/08 15:25:21    521s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[02/08 15:25:21    521s] Effort level <high> specified for reg2reg path_group
[02/08 15:25:22    522s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1450.5M, totSessionCpu=0:08:42 **
[02/08 15:25:22    522s] Existing Dirty Nets : 0
[02/08 15:25:22    522s] New Signature Flow (optDesignCheckOptions) ....
[02/08 15:25:22    522s] #Taking db snapshot
[02/08 15:25:22    522s] #Taking db snapshot ... done
[02/08 15:25:22    522s] OPERPROF: Starting checkPlace at level 1, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2149.6M
[02/08 15:25:22    522s] Begin checking placement ... (start mem=2149.6M, init mem=2149.6M)
[02/08 15:25:22    522s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.030, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.004, MEM:2149.6M
[02/08 15:25:22    522s] TechSite Violation:	12
[02/08 15:25:22    522s] *info: Placed = 9191           (Fixed = 21)
[02/08 15:25:22    522s] *info: Unplaced = 0           
[02/08 15:25:22    522s] Placement Density:85.36%(30070/35228)
[02/08 15:25:22    522s] Placement Density (including fixed std cells):85.36%(30070/35228)
[02/08 15:25:22    522s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2149.2M
[02/08 15:25:22    522s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.134, MEM:2149.2M
[02/08 15:25:22    522s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2149.2M)
[02/08 15:25:22    522s] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[02/08 15:25:22    522s] **INFO: It is recommended to fix the placement violations and reroute the design
[02/08 15:25:22    522s] **INFO: Command refinePlace may be used to fix the placement violations
[02/08 15:25:22    522s]  Initial DC engine is -> aae
[02/08 15:25:22    522s]  
[02/08 15:25:22    522s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/08 15:25:22    522s]  
[02/08 15:25:22    522s]  
[02/08 15:25:22    522s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/08 15:25:22    522s]  
[02/08 15:25:22    522s] Reset EOS DB
[02/08 15:25:22    522s] Ignoring AAE DB Resetting ...
[02/08 15:25:22    522s]  Set Options for AAE Based Opt flow 
[02/08 15:25:22    522s] *** opt_design -post_route ***
[02/08 15:25:22    522s] DRC Margin: user margin 0.0; extra margin 0
[02/08 15:25:22    522s] Setup Target Slack: user slack 0
[02/08 15:25:22    522s] Hold Target Slack: user slack 0
[02/08 15:25:22    522s] All LLGs are deleted
[02/08 15:25:22    522s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2149.2M
[02/08 15:25:22    522s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2149.2M
[02/08 15:25:22    522s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2149.2M
[02/08 15:25:22    522s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2149.2M
[02/08 15:25:22    522s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:25:22    522s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:2149.6M
[02/08 15:25:22    522s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2149.6M
[02/08 15:25:22    522s] Multi-VT timing optimization disabled based on library information.
[02/08 15:25:22    522s] Deleting Cell Server ...
[02/08 15:25:22    522s] Deleting Lib Analyzer.
[02/08 15:25:22    522s] Creating Cell Server ...(0, 0, 0, 0)
[02/08 15:25:22    522s] Summary for sequential cells identification: 
[02/08 15:25:22    522s]   Identified SBFF number: 104
[02/08 15:25:22    522s]   Identified MBFF number: 0
[02/08 15:25:22    522s]   Identified SB Latch number: 0
[02/08 15:25:22    522s]   Identified MB Latch number: 0
[02/08 15:25:22    522s]   Not identified SBFF number: 16
[02/08 15:25:22    522s]   Not identified MBFF number: 0
[02/08 15:25:22    522s]   Not identified SB Latch number: 0
[02/08 15:25:22    522s]   Not identified MB Latch number: 0
[02/08 15:25:22    522s]   Number of sequential cells which are not FFs: 32
[02/08 15:25:22    522s]  Visiting view : default_emulate_view
[02/08 15:25:22    522s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:25:22    522s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:25:22    522s]  Visiting view : default_emulate_view
[02/08 15:25:22    522s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[02/08 15:25:22    522s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = -1
[02/08 15:25:22    522s]  Setting StdDelay to 11.60
[02/08 15:25:22    522s] Creating Cell Server, finished. 
[02/08 15:25:22    522s] 
[02/08 15:25:22    522s] Deleting Cell Server ...
[02/08 15:25:22    522s] ** INFO : this run is activating 'postRoute' automaton
[02/08 15:25:22    522s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[02/08 15:25:22    522s] ### Net info: total nets: 10286
[02/08 15:25:22    522s] ### Net info: dirty nets: 0
[02/08 15:25:22    522s] ### Net info: marked as disconnected nets: 0
[02/08 15:25:22    522s] #num needed restored net=0
[02/08 15:25:22    522s] #need_extraction net=0 (total=10286)
[02/08 15:25:22    522s] ### Net info: fully routed nets: 10090
[02/08 15:25:22    522s] ### Net info: trivial (< 2 pins) nets: 196
[02/08 15:25:22    522s] ### Net info: unrouted nets: 0
[02/08 15:25:22    522s] ### Net info: re-extraction nets: 0
[02/08 15:25:22    522s] ### Net info: ignored nets: 0
[02/08 15:25:22    522s] ### Net info: skip routing nets: 0
[02/08 15:25:22    522s] #Start routing data preparation on Wed Feb  8 15:25:22 2023
[02/08 15:25:22    522s] #
[02/08 15:25:22    522s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:25:22    522s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:25:22    522s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:25:22    522s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:25:22    522s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:25:23    523s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/08 15:25:23    523s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:25:23    523s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/08 15:25:23    523s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/08 15:25:23    523s] #Regenerating Ggrids automatically.
[02/08 15:25:23    523s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:25:23    523s] #Using automatically generated G-grids.
[02/08 15:25:23    523s] #Done routing data preparation.
[02/08 15:25:23    523s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1448.77 (MB), peak = 1632.63 (MB)
[02/08 15:25:23    523s] #Extract in post route mode
[02/08 15:25:23    523s] #
[02/08 15:25:23    523s] #Start tQuantus RC extraction...
[02/08 15:25:23    523s] #Start building rc corner(s)...
[02/08 15:25:23    523s] #Number of RC Corner = 1
[02/08 15:25:23    523s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
[02/08 15:25:23    523s] #METAL_1 -> Metal1 (1)
[02/08 15:25:23    523s] #METAL_2 -> Metal2 (2)
[02/08 15:25:23    523s] #METAL_3 -> Metal3 (3)
[02/08 15:25:23    523s] #METAL_4 -> Metal4 (4)
[02/08 15:25:23    523s] #METAL_5 -> Metal5 (5)
[02/08 15:25:23    523s] #METAL_6 -> Metal6 (6)
[02/08 15:25:23    523s] #METAL_7 -> Metal7 (7)
[02/08 15:25:23    523s] #METAL_8 -> Metal8 (8)
[02/08 15:25:23    523s] #METAL_9 -> Metal9 (9)
[02/08 15:25:23    523s] #METAL_10 -> Metal10 (10)
[02/08 15:25:23    523s] #METAL_11 -> Metal11 (11)
[02/08 15:25:23    523s] #SADV_On
[02/08 15:25:23    523s] # Corner(s) : 
[02/08 15:25:23    523s] #default_emulate_rc_corner [ 0.00]
[02/08 15:25:25    524s] # Corner id: 0
[02/08 15:25:25    524s] # Layout Scale: 1.000000
[02/08 15:25:25    524s] # Has Metal Fill model: yes
[02/08 15:25:25    524s] # Temperature was set
[02/08 15:25:25    524s] # Temperature : 0.000000
[02/08 15:25:25    524s] # Ref. Temp   : 25.000000
[02/08 15:25:25    524s] #SADV_Off
[02/08 15:25:25    524s] #total pattern=286 [11, 792]
[02/08 15:25:25    524s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[02/08 15:25:25    524s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[02/08 15:25:25    524s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
[02/08 15:25:25    524s] #number model r/c [1,1] [11,792] read
[02/08 15:25:25    524s] #0 rcmodel(s) requires rebuild
[02/08 15:25:25    524s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1466.40 (MB), peak = 1632.63 (MB)
[02/08 15:25:27    525s] #Start building rc corner(s)...
[02/08 15:25:27    525s] #Number of RC Corner = 1
[02/08 15:25:27    525s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
[02/08 15:25:27    525s] #METAL_1 -> Metal1 (1)
[02/08 15:25:27    525s] #METAL_2 -> Metal2 (2)
[02/08 15:25:27    525s] #METAL_3 -> Metal3 (3)
[02/08 15:25:27    525s] #METAL_4 -> Metal4 (4)
[02/08 15:25:27    525s] #METAL_5 -> Metal5 (5)
[02/08 15:25:27    525s] #METAL_6 -> Metal6 (6)
[02/08 15:25:27    525s] #METAL_7 -> Metal7 (7)
[02/08 15:25:27    525s] #METAL_8 -> Metal8 (8)
[02/08 15:25:27    525s] #METAL_9 -> Metal9 (9)
[02/08 15:25:27    525s] #METAL_10 -> Metal10 (10)
[02/08 15:25:27    525s] #METAL_11 -> Metal11 (11)
[02/08 15:25:27    525s] #SADV_On
[02/08 15:25:27    525s] # Corner(s) : 
[02/08 15:25:27    525s] #default_emulate_rc_corner [ 0.00]
[02/08 15:25:29    526s] # Corner id: 0
[02/08 15:25:29    526s] # Layout Scale: 1.000000
[02/08 15:25:29    526s] # Has Metal Fill model: yes
[02/08 15:25:29    526s] # Temperature was set
[02/08 15:25:29    526s] # Temperature : 0.000000
[02/08 15:25:29    526s] # Ref. Temp   : 25.000000
[02/08 15:25:29    526s] #SADV_Off
[02/08 15:25:29    526s] #total pattern=286 [11, 792]
[02/08 15:25:29    526s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[02/08 15:25:29    526s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[02/08 15:25:29    526s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
[02/08 15:25:29    526s] #number model r/c [1,1] [11,792] read
[02/08 15:25:29    526s] #0 rcmodel(s) requires rebuild
[02/08 15:25:29    526s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:03, memory = 1472.60 (MB), peak = 1632.63 (MB)
[02/08 15:25:31    528s] #Length limit = 200 pitches
[02/08 15:25:31    528s] #opt mode = 2
[02/08 15:25:31    528s] #Start routing data preparation on Wed Feb  8 15:25:31 2023
[02/08 15:25:31    528s] #
[02/08 15:25:31    528s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:25:31    528s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:25:31    528s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:25:31    528s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:25:31    528s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:25:31    528s] #Regenerating Ggrids automatically.
[02/08 15:25:31    528s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:25:31    528s] #Using automatically generated G-grids.
[02/08 15:25:31    528s] #Done routing data preparation.
[02/08 15:25:31    528s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.30 (MB), peak = 1632.63 (MB)
[02/08 15:25:31    528s] #Start routing data preparation on Wed Feb  8 15:25:31 2023
[02/08 15:25:31    528s] #
[02/08 15:25:31    528s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:25:31    528s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:25:31    528s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:25:31    528s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:25:31    528s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:25:31    529s] #Regenerating Ggrids automatically.
[02/08 15:25:31    529s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:25:31    529s] #Using automatically generated G-grids.
[02/08 15:25:31    529s] #Done routing data preparation.
[02/08 15:25:31    529s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.30 (MB), peak = 1632.63 (MB)
[02/08 15:25:31    529s] #Init Design Signature = -12523794
[02/08 15:25:31    529s] #Start generate extraction boxes.
[02/08 15:25:31    529s] #
[02/08 15:25:31    529s] #Extract using 30 x 30 Hboxes
[02/08 15:25:31    529s] #4x4 initial hboxes
[02/08 15:25:31    529s] #Use area based hbox pruning.
[02/08 15:25:31    529s] #0/0 hboxes pruned.
[02/08 15:25:32    529s] #Complete generating extraction boxes.
[02/08 15:25:32    529s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[02/08 15:25:32    529s] #Process 0 special clock nets for rc extraction
[02/08 15:25:32    529s] #0 temporary NDR added
[02/08 15:25:32    529s] #Total 10090 nets were built. 124 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/08 15:25:40    537s] #Run Statistics for Extraction:
[02/08 15:25:40    537s] #   Cpu time = 00:00:08, elapsed time = 00:00:08 .
[02/08 15:25:40    537s] #   Increased memory =   104.50 (MB), total memory =  1568.30 (MB), peak memory =  1632.63 (MB)
[02/08 15:25:40    537s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.02 (MB), peak = 1632.63 (MB)
[02/08 15:25:40    537s] #RC Statistics: 62277 Res, 34026 Ground Cap, 1805 XCap (Edge to Edge)
[02/08 15:25:40    537s] #RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2802.96 (35640), Avg L-Edge Length: 8431.96 (21235)
[02/08 15:25:40    537s] #Start writing rcdb into /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d
[02/08 15:25:40    538s] #Finish writing rcdb with 72489 nodes, 62399 edges, and 4050 xcaps
[02/08 15:25:40    538s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d' for reading (mem: 2203.383M)
[02/08 15:25:40    538s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1515.93 (MB), peak = 1632.63 (MB)
[02/08 15:25:40    538s] Restoring parasitic data from file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d' ...
[02/08 15:25:40    538s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d' for content verification (mem: 2203.383M)
[02/08 15:25:40    538s] Reading RCDB with compressed RC data.
[02/08 15:25:40    538s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d': 0 access done (mem: 2203.383M)
[02/08 15:25:40    538s] Reading RCDB with compressed RC data.
[02/08 15:25:40    538s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d': 0 access done (mem: 2203.383M)
[02/08 15:25:41    538s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2203.383M)
[02/08 15:25:41    538s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d' for reading (mem: 2203.383M)
[02/08 15:25:41    538s] Following multi-corner parasitics specified:
[02/08 15:25:41    538s] 	/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d (rcdb)
[02/08 15:25:41    538s] Reading RCDB with compressed RC data.
[02/08 15:25:41    538s] 		Cell picorv32 has rcdb /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d specified
[02/08 15:25:41    538s] Cell picorv32, hinst 
[02/08 15:25:41    538s] processing rcdb (/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d) for hinst (top) of cell (picorv32);
[02/08 15:25:41    538s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_I1xVXz.rcdb.d': 0 access done (mem: 2203.383M)
[02/08 15:25:41    538s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2179.383M)
[02/08 15:25:41    538s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_xEqNOY.rcdb.d/picorv32.rcdb.d' for reading (mem: 2179.383M)
[02/08 15:25:41    538s] Reading RCDB with compressed RC data.
[02/08 15:25:41    538s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_xEqNOY.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2179.383M)
[02/08 15:25:41    538s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2179.383M)
[02/08 15:25:41    538s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2179.383M)
[02/08 15:25:41    538s] #
[02/08 15:25:41    538s] #Restore RCDB.
[02/08 15:25:41    538s] #
[02/08 15:25:41    538s] #Complete tQuantus RC extraction.
[02/08 15:25:41    538s] #Cpu time = 00:00:15
[02/08 15:25:41    538s] #Elapsed time = 00:00:18
[02/08 15:25:41    538s] #Increased memory = 52.94 (MB)
[02/08 15:25:41    538s] #Total memory = 1501.70 (MB)
[02/08 15:25:41    538s] #Peak memory = 1632.63 (MB)
[02/08 15:25:41    538s] #
[02/08 15:25:41    538s] #124 inserted nodes are removed
[02/08 15:25:41    538s] #Final Design Signature = -12523794
[02/08 15:25:41    539s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_xEqNOY.rcdb.d/picorv32.rcdb.d' for reading (mem: 2147.367M)
[02/08 15:25:41    539s] Reading RCDB with compressed RC data.
[02/08 15:25:41    539s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2149.4M)
[02/08 15:25:42    539s] AAE DB initialization (MEM=2168.46 CPU=0:00:00.2 REAL=0:00:00.0) 
[02/08 15:25:42    539s] Start AAE Lib Loading. (MEM=2168.46)
[02/08 15:25:42    539s] End AAE Lib Loading. (MEM=2178 CPU=0:00:00.0 Real=0:00:00.0)
[02/08 15:25:42    539s] End AAE Lib Interpolated Model. (MEM=2178 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:42    539s]  
[02/08 15:25:42    539s] **INFO: Starting Blocking QThread with 1 CPU
[02/08 15:25:42    539s]    ____________________________________________________________________
[02/08 15:25:42    539s] __/ message from Blocking QThread
[02/08 15:25:42    539s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[02/08 15:25:42    539s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[02/08 15:25:42    539s] Starting delay calculation for Hold views
[02/08 15:25:42    539s] Starting delay calculation for Hold views
[02/08 15:25:42    539s] #################################################################################
[02/08 15:25:42    539s] #################################################################################
[02/08 15:25:42    539s] # Design Stage: PostRoute
[02/08 15:25:42    539s] # Design Name: picorv32
[02/08 15:25:42    539s] # Design Mode: 90nm
[02/08 15:25:42    539s] # Analysis Mode: MMMC OCV 
[02/08 15:25:42    539s] # Parasitics Mode: SPEF/RCDB
[02/08 15:25:42    539s] # Signoff Settings: SI Off 
[02/08 15:25:42    539s] #################################################################################
[02/08 15:25:42    539s] # Design Stage: PostRoute
[02/08 15:25:42    539s] # Design Name: picorv32
[02/08 15:25:42    539s] # Design Mode: 90nm
[02/08 15:25:42    539s] # Analysis Mode: MMMC OCV 
[02/08 15:25:42    539s] # Parasitics Mode: SPEF/RCDB
[02/08 15:25:42    539s] # Signoff Settings: SI Off 
[02/08 15:25:42    539s] #################################################################################
[02/08 15:25:42    539s] AAE_INFO: 1 threads acquired from CTE.
[02/08 15:25:42    539s] AAE_INFO: 1 threads acquired from CTE.
[02/08 15:25:42    539s] Calculate late delays in OCV mode...
[02/08 15:25:42    539s] Calculate late delays in OCV mode...
[02/08 15:25:42    539s] Calculate early delays in OCV mode...
[02/08 15:25:42    539s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 1.0M, InitMEM = 1.0M)
[02/08 15:25:42    539s] Start delay calculation (fullDC) (1 T). (MEM=0.996094)
[02/08 15:25:42    539s] Start delay calculation (fullDC) (1 T). (MEM=0.996094)
[02/08 15:25:42    539s] End AAE Lib Interpolated Model. (MEM=25.543 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:42    539s] First Iteration Infinite Tw... 
[02/08 15:25:42    539s] Total number of fetched objects 10093
[02/08 15:25:42    539s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:25:44    539s] Total number of fetched objects 10093
[02/08 15:25:44    539s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:25:42    539s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:42    539s] End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
[02/08 15:25:44    539s] End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
[02/08 15:25:42    539s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.7 REAL=0:00:02.0)
[02/08 15:25:44    539s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.7 REAL=0:00:02.0)
[02/08 15:25:42    539s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 0.0M) ***
[02/08 15:25:42    539s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:00:43.5 mem=0.0M)
[02/08 15:25:42    539s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:00:43.5 mem=0.0M ***
[02/08 15:25:45    539s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:00:43.5 mem=0.0M)
[02/08 15:25:45    539s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:00:43.5 mem=0.0M ***
[02/08 15:25:42    539s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), mem = 0.0M
[02/08 15:25:45    539s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), mem = 0.0M
[02/08 15:25:42    539s] 
[02/08 15:25:42    539s] =============================================================================================
[02/08 15:25:42    539s]  Step TAT Report for QThreadWorker #1
[02/08 15:25:42    539s] =============================================================================================
[02/08 15:25:42    539s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:25:42    539s] ---------------------------------------------------------------------------------------------
[02/08 15:25:42    539s] [ TimingUpdate           ]      1   0:00:00.3  (  10.0 % )     0:00:02.1 /  0:00:02.1    1.0
[02/08 15:25:42    539s] [ FullDelayCalc          ]      1   0:00:01.9  (  71.1 % )     0:00:01.9 /  0:00:01.8    1.0
[02/08 15:25:42    539s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:25:42    539s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.0
[02/08 15:25:42    539s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:25:42    539s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:25:42    539s] [ MISC                   ]          0:00:00.5  (  18.9 % )     0:00:00.5 /  0:00:00.5    1.0
[02/08 15:25:42    539s] ---------------------------------------------------------------------------------------------
[02/08 15:25:42    539s]  QThreadWorker #1 TOTAL             0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[02/08 15:25:42    539s] ---------------------------------------------------------------------------------------------
[02/08 15:25:42    539s] 
 
[02/08 15:25:45    541s] _______________________________________________________________________
[02/08 15:25:45    541s] Starting delay calculation for Setup views
[02/08 15:25:45    541s] Starting SI iteration 1 using Infinite Timing Windows
[02/08 15:25:45    541s] Begin IPO call back ...
[02/08 15:25:45    542s] End IPO call back ...
[02/08 15:25:45    542s] #################################################################################
[02/08 15:25:45    542s] # Design Stage: PostRoute
[02/08 15:25:45    542s] # Design Name: picorv32
[02/08 15:25:45    542s] # Design Mode: 90nm
[02/08 15:25:45    542s] # Analysis Mode: MMMC OCV 
[02/08 15:25:45    542s] # Parasitics Mode: SPEF/RCDB
[02/08 15:25:45    542s] # Signoff Settings: SI On 
[02/08 15:25:45    542s] #################################################################################
[02/08 15:25:45    542s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[02/08 15:25:45    542s] First Iteration Infinite Tw... 
[02/08 15:25:45    542s] Calculate early delays in OCV mode...
[02/08 15:25:45    542s] Calculate late delays in OCV mode...
[02/08 15:25:45    542s] Topological Sorting (REAL = 0:00:00.0, MEM = 2178.0M, InitMEM = 2178.0M)
[02/08 15:25:45    542s] Start delay calculation (fullDC) (1 T). (MEM=2178)
[02/08 15:25:46    542s] End AAE Lib Interpolated Model. (MEM=2194.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:48    544s] Total number of fetched objects 10093
[02/08 15:25:48    544s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:25:48    544s] AAE_INFO-618: Total number of nets in the design is 10286,  100.0 percent of the nets selected for SI analysis
[02/08 15:25:48    544s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/08 15:25:48    544s] End delay calculation. (MEM=2250.11 CPU=0:00:01.9 REAL=0:00:02.0)
[02/08 15:25:48    544s] End delay calculation (fullDC). (MEM=2232.57 CPU=0:00:02.4 REAL=0:00:03.0)
[02/08 15:25:48    544s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 2232.6M) ***
[02/08 15:25:48    545s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.6M)
[02/08 15:25:48    545s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/08 15:25:48    545s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2232.6M)
[02/08 15:25:48    545s] 
[02/08 15:25:48    545s] Executing IPO callback for view pruning ..
[02/08 15:25:48    545s] Starting SI iteration 2
[02/08 15:25:48    545s] Calculate early delays in OCV mode...
[02/08 15:25:48    545s] Calculate late delays in OCV mode...
[02/08 15:25:48    545s] Start delay calculation (fullDC) (1 T). (MEM=2197.69)
[02/08 15:25:49    545s] End AAE Lib Interpolated Model. (MEM=2197.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:49    545s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 8. 
[02/08 15:25:49    545s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10093. 
[02/08 15:25:49    545s] Total number of fetched objects 10093
[02/08 15:25:49    545s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:25:49    545s] AAE_INFO-618: Total number of nets in the design is 10286,  0.2 percent of the nets selected for SI analysis
[02/08 15:25:49    545s] End delay calculation. (MEM=2203.84 CPU=0:00:00.1 REAL=0:00:00.0)
[02/08 15:25:49    545s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2203.8M) ***
[02/08 15:25:49    545s] End delay calculation (fullDC). (MEM=2203.84 CPU=0:00:00.2 REAL=0:00:01.0)
[02/08 15:25:49    545s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:09:06 mem=2203.8M)
[02/08 15:25:49    545s] End AAE Lib Interpolated Model. (MEM=2203.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:49    545s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2203.8M
[02/08 15:25:49    546s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.063, MEM:2203.8M
[02/08 15:25:49    546s] 
[02/08 15:25:49    546s] ------------------------------------------------------------
[02/08 15:25:49    546s]      Initial SI Timing Summary                             
[02/08 15:25:49    546s] ------------------------------------------------------------
[02/08 15:25:49    546s] 
[02/08 15:25:49    546s] Setup views included:
[02/08 15:25:49    546s]  default_emulate_view 
[02/08 15:25:49    546s] 
[02/08 15:25:49    546s] +--------------------+---------+---------+---------+
[02/08 15:25:49    546s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:25:49    546s] +--------------------+---------+---------+---------+
[02/08 15:25:49    546s] |           WNS (ns):|  6.323  |  6.672  |  6.323  |
[02/08 15:25:49    546s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:25:49    546s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:25:49    546s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:25:49    546s] +--------------------+---------+---------+---------+
[02/08 15:25:49    546s] 
[02/08 15:25:49    546s] +----------------+-------------------------------+------------------+
[02/08 15:25:49    546s] |                |              Real             |       Total      |
[02/08 15:25:49    546s] |    DRVs        +------------------+------------+------------------|
[02/08 15:25:49    546s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:25:49    546s] +----------------+------------------+------------+------------------+
[02/08 15:25:49    546s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:25:49    546s] |   max_tran     |      2 (2)       |   -0.169   |      2 (2)       |
[02/08 15:25:49    546s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:25:49    546s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:25:49    546s] +----------------+------------------+------------+------------------+
[02/08 15:25:49    546s] 
[02/08 15:25:49    546s] Density: 85.358%
[02/08 15:25:49    546s] Total number of glitch violations: 0
[02/08 15:25:49    546s] ------------------------------------------------------------
[02/08 15:25:49    546s] **opt_design ... cpu = 0:00:25, real = 0:00:28, mem = 1494.5M, totSessionCpu=0:09:06 **
[02/08 15:25:49    546s] Setting latch borrow mode to budget during optimization.
[02/08 15:25:50    546s] Info: Done creating the CCOpt slew target map.
[02/08 15:25:50    546s] Glitch fixing enabled
[02/08 15:25:50    546s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:25:50    546s] Running CCOpt-PRO on entire clock network
[02/08 15:25:50    546s] Net route status summary:
[02/08 15:25:50    546s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:25:50    546s]   Non-clock: 10264 (unrouted=196, trialRouted=0, noStatus=0, routed=10068, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:25:50    546s] Clock tree cells fixed by user: 0 out of 21 (0%)
[02/08 15:25:50    546s] PRO...
[02/08 15:25:50    546s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[02/08 15:25:50    546s] Initializing clock structures...
[02/08 15:25:50    546s]   Creating own balancer
[02/08 15:25:50    546s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[02/08 15:25:50    546s] Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[02/08 15:25:50    546s]   Removing CTS place status from clock tree and sinks.
[02/08 15:25:50    546s]   Initializing legalizer
  Using cell based legalization.
[02/08 15:25:50    546s] OPERPROF: Starting DPlace-Init at level 1, MEM:2190.6M
[02/08 15:25:50    546s] #spOpts: mergeVia=F 
[02/08 15:25:50    546s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2190.6M
[02/08 15:25:50    546s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:2190.6M
[02/08 15:25:50    546s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2190.6MB).
[02/08 15:25:50    546s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.079, MEM:2190.6M
[02/08 15:25:50    546s] (I)       Load db... (mem=2190.6M)
[02/08 15:25:50    546s] (I)       Read data from FE... (mem=2190.6M)
[02/08 15:25:50    546s] (I)       Read nodes and places... (mem=2190.6M)
[02/08 15:25:50    546s] (I)       Number of ignored instance 0
[02/08 15:25:50    546s] (I)       Number of inbound cells 0
[02/08 15:25:50    546s] (I)       numMoveCells=9191, numMacros=0  numPads=409  numMultiRowHeightInsts=0
[02/08 15:25:50    546s] (I)       Done Read nodes and places (cpu=0.010s, mem=2192.8M)
[02/08 15:25:50    546s] (I)       Read rows... (mem=2192.8M)
[02/08 15:25:50    546s] (I)       Done Read rows (cpu=0.000s, mem=2192.8M)
[02/08 15:25:50    546s] (I)       Done Read data from FE (cpu=0.010s, mem=2192.8M)
[02/08 15:25:50    546s] (I)       Done Load db (cpu=0.010s, mem=2192.8M)
[02/08 15:25:50    546s] (I)       Constructing placeable region... (mem=2192.8M)
[02/08 15:25:50    546s] (I)       Constructing bin map
[02/08 15:25:50    546s] (I)       Initialize bin information with width=34200 height=34200
[02/08 15:25:50    546s] (I)       Done constructing bin map
[02/08 15:25:50    546s] (I)       Removing 1 blocked bin with high fixed inst density
[02/08 15:25:50    546s] (I)       Compute region effective width... (mem=2192.8M)
[02/08 15:25:50    546s] (I)       Done Compute region effective width (cpu=0.000s, mem=2192.8M)
[02/08 15:25:50    546s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2192.8M)
[02/08 15:25:50    546s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    546s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    546s]   Reconstructing clock tree datastructures...
[02/08 15:25:50    546s]     Validating CTS configuration...
[02/08 15:25:50    546s]     Checking module port directions...
[02/08 15:25:50    546s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:25:50    546s]     Non-default CCOpt properties:
[02/08 15:25:50    546s]     adjacent_rows_legal: true (default: false)
[02/08 15:25:50    546s]     allow_non_fterm_identical_swaps: 0 (default: true)
[02/08 15:25:50    546s]     cell_density is set for at least one key
[02/08 15:25:50    546s]     cell_halo_rows: 0 (default: 1)
[02/08 15:25:50    546s]     cell_halo_sites: 0 (default: 4)
[02/08 15:25:50    546s]     clock_nets_detailed_routed: 1 (default: false)
[02/08 15:25:50    546s]     force_design_routing_status: 1 (default: auto)
[02/08 15:25:50    546s]     route_type is set for at least one key
[02/08 15:25:50    546s]     source_driver is set for at least one key
[02/08 15:25:50    546s]     target_insertion_delay is set for at least one key
[02/08 15:25:50    546s]     target_max_trans is set for at least one key
[02/08 15:25:50    546s]     target_max_trans_sdc is set for at least one key
[02/08 15:25:50    546s]     target_skew is set for at least one key
[02/08 15:25:50    546s]     target_skew_wire is set for at least one key
[02/08 15:25:50    546s]     Route type trimming info:
[02/08 15:25:50    546s]       No route type modifications were made.
[02/08 15:25:50    547s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    547s] (I)       Return empty region as tech site is not initialized
[02/08 15:25:50    547s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    547s] (I)       Initializing Steiner engine. 
[02/08 15:25:50    547s] End AAE Lib Interpolated Model. (MEM=2194.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:50    547s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 7 of 15 cells
[02/08 15:25:50    547s]     Original list had 15 cells:
[02/08 15:25:50    547s]     CLKBUFX20 BUFX20 CLKBUFX16 BUFX16 CLKBUFX12 BUFX12 CLKBUFX8 BUFX8 CLKBUFX6 BUFX6 CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[02/08 15:25:50    547s]     New trimmed list has 8 cells:
[02/08 15:25:50    547s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[02/08 15:25:50    547s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    547s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:setup.late removed 8 of 19 cells
[02/08 15:25:50    547s]     Original list had 19 cells:
[02/08 15:25:50    547s]     INVX20 CLKINVX20 INVX16 CLKINVX16 INVX12 CLKINVX12 INVX8 CLKINVX8 INVX6 CLKINVX6 INVX4 CLKINVX4 INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[02/08 15:25:50    547s]     New trimmed list has 11 cells:
[02/08 15:25:50    547s]     INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL 
[02/08 15:25:50    547s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    547s] Accumulated time to calculate placeable region: 0
[02/08 15:25:50    547s] Accumulated time to calculate placeable region: 0
[02/08 15:25:53    549s]     Clock tree balancer configuration for clock_tree clk:
[02/08 15:25:53    549s]     Non-default CCOpt properties:
[02/08 15:25:53    549s]       cell_density: 1 (default: 0.75)
[02/08 15:25:53    549s]       route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
[02/08 15:25:53    549s]       route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
[02/08 15:25:53    549s]       route_type (top): default_route_type_nonleaf (default: default)
[02/08 15:25:53    549s]       source_driver: BUFX2/A BUFX2/Y (default: )
[02/08 15:25:53    549s]     For power domain auto-default:
[02/08 15:25:53    549s]       Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
[02/08 15:25:53    549s]       Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
[02/08 15:25:53    549s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[02/08 15:25:53    549s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[02/08 15:25:53    549s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 35213.859um^2
[02/08 15:25:53    549s]     Top Routing info:
[02/08 15:25:53    549s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[02/08 15:25:53    549s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/08 15:25:53    549s]     Trunk/Leaf Routing info:
[02/08 15:25:53    549s]       Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[02/08 15:25:53    549s]       Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[02/08 15:25:53    549s]     For timing_corner default_emulate_delay_corner:setup, late and power domain auto-default:
[02/08 15:25:53    549s]       Slew time target (leaf):    0.150ns
[02/08 15:25:53    549s]       Slew time target (trunk):   0.150ns
[02/08 15:25:53    549s]       Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[02/08 15:25:53    549s]       Buffer unit delay: 0.048ns
[02/08 15:25:53    549s]       Buffer max distance: 1391.875um
[02/08 15:25:53    549s]     Fastest wire driving cells and distances:
[02/08 15:25:53    549s]       Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1358.916um, saturatedSlew=0.117ns, speed=12100.762um per ns, cellArea=6.040um^2 per 1000um}
[02/08 15:25:53    549s]       Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=841.640um, saturatedSlew=0.073ns, speed=14169.032um per ns, cellArea=7.721um^2 per 1000um}
[02/08 15:25:53    549s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.522um, saturatedSlew=0.120ns, speed=8835.968um per ns, cellArea=10.631um^2 per 1000um}
[02/08 15:25:53    549s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, optimalDrivingDistance=1415.152um, saturatedSlew=0.120ns, speed=8839.175um per ns, cellArea=9.667um^2 per 1000um}
[02/08 15:25:53    549s]     
[02/08 15:25:53    549s]     
[02/08 15:25:53    549s]     Logic Sizing Table:
[02/08 15:25:53    549s]     
[02/08 15:25:53    549s]     ----------------------------------------------------------
[02/08 15:25:53    549s]     Cell    Instance count    Source    Eligible library cells
[02/08 15:25:53    549s]     ----------------------------------------------------------
[02/08 15:25:53    549s]       (empty table)
[02/08 15:25:53    549s]     ----------------------------------------------------------
[02/08 15:25:53    549s]     
[02/08 15:25:53    549s]     
[02/08 15:25:53    550s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[02/08 15:25:53    550s]       Sources:                     pin clk
[02/08 15:25:53    550s]       Total number of sinks:       1960
[02/08 15:25:53    550s]       Delay constrained sinks:     1960
[02/08 15:25:53    550s]       Non-leaf sinks:              0
[02/08 15:25:53    550s]       Ignore pins:                 0
[02/08 15:25:53    550s]      Timing corner default_emulate_delay_corner:setup.late:
[02/08 15:25:53    550s]       Skew target:                 0.100ns
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Filtering reasons for cell type: buffer
[02/08 15:25:53    550s] =======================================
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] ------------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s] Clock trees    Power domain    Reason                 Library cells
[02/08 15:25:53    550s] ------------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s] all            auto-default    Library trimming       { BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[02/08 15:25:53    550s] all            auto-default    Cannot be legalized    { BUFX2 }
[02/08 15:25:53    550s] ------------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Filtering reasons for cell type: inverter
[02/08 15:25:53    550s] =========================================
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s] Clock trees    Power domain    Reason              Library cells
[02/08 15:25:53    550s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s] all            auto-default    Library trimming    { CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 }
[02/08 15:25:53    550s] --------------------------------------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s]     Primary reporting skew groups are:
[02/08 15:25:53    550s]     skew_group clk/default_emulate_constraint_mode with 1960 clock sinks
[02/08 15:25:53    550s]     
[02/08 15:25:53    550s]     Via Selection for Estimated Routes (rule default):
[02/08 15:25:53    550s]     
[02/08 15:25:53    550s]     ------------------------------------------------------------------------
[02/08 15:25:53    550s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[02/08 15:25:53    550s]     Range                            (Ohm)    (fF)     (fs)     Only
[02/08 15:25:53    550s]     ------------------------------------------------------------------------
[02/08 15:25:53    550s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[02/08 15:25:53    550s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[02/08 15:25:53    550s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[02/08 15:25:53    550s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[02/08 15:25:53    550s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[02/08 15:25:53    550s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[02/08 15:25:53    550s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[02/08 15:25:53    550s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[02/08 15:25:53    550s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[02/08 15:25:53    550s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[02/08 15:25:53    550s]     ------------------------------------------------------------------------
[02/08 15:25:53    550s]     
[02/08 15:25:53    550s]     Via Selection for Estimated Routes (rule NDR_ClockTree):
[02/08 15:25:53    550s]     
[02/08 15:25:53    550s]     ------------------------------------------------------------------------
[02/08 15:25:53    550s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[02/08 15:25:53    550s]     Range                            (Ohm)    (fF)     (fs)     Only
[02/08 15:25:53    550s]     ------------------------------------------------------------------------
[02/08 15:25:53    550s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[02/08 15:25:53    550s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[02/08 15:25:53    550s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[02/08 15:25:53    550s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[02/08 15:25:53    550s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[02/08 15:25:53    550s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[02/08 15:25:53    550s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[02/08 15:25:53    550s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[02/08 15:25:53    550s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[02/08 15:25:53    550s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[02/08 15:25:53    550s]     ------------------------------------------------------------------------
[02/08 15:25:53    550s]     
[02/08 15:25:53    550s]     No ideal or dont_touch nets found in the clock tree
[02/08 15:25:53    550s]     No dont_touch hnets found in the clock tree
[02/08 15:25:53    550s]     Validating CTS configuration done. (took cpu=0:00:03.1 real=0:00:03.1)
[02/08 15:25:53    550s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:25:53    550s] UM:*                                      Validating CTS configuration
[02/08 15:25:53    550s]     CCOpt configuration status: all checks passed.
[02/08 15:25:53    550s]   Reconstructing clock tree datastructures done.
[02/08 15:25:53    550s] Initializing clock structures done.
[02/08 15:25:53    550s] PRO...
[02/08 15:25:53    550s]   PRO active optimizations:
[02/08 15:25:53    550s]    - DRV fixing with cell sizing
[02/08 15:25:53    550s]   
[02/08 15:25:53    550s]   Detected clock skew data from CTS
[02/08 15:25:53    550s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:25:53    550s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:25:53    550s]   Clock DAG stats PRO initial state:
[02/08 15:25:53    550s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:25:53    550s]     cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:25:53    550s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:25:53    550s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:25:53    550s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.626pF, total=0.658pF
[02/08 15:25:53    550s]     wire lengths     : top=0.000um, trunk=467.665um, leaf=7056.810um, total=7524.475um
[02/08 15:25:53    550s]     hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1716.665um, total=1975.605um
[02/08 15:25:53    550s]   Clock DAG net violations PRO initial state: none
[02/08 15:25:53    550s]   Clock DAG primary half-corner transition distribution PRO initial state:
[02/08 15:25:53    550s]     Trunk : target=0.150ns count=2 avg=0.027ns sd=0.015ns min=0.016ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:25:53    550s]     Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.002ns min=0.043ns max=0.050ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:25:53    550s]   Clock DAG library cell distribution PRO initial state {count}:
[02/08 15:25:53    550s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:25:53    550s]   Primary reporting skew groups PRO initial state:
[02/08 15:25:53    550s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[02/08 15:25:53    550s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:25:53    550s]       max path sink: mem_addr_reg[4]/CK
[02/08 15:25:53    550s]   Skew group summary PRO initial state:
[02/08 15:25:53    550s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.001], skew [0.008 vs 0.100], 100% {0.085, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.005)
[02/08 15:25:53    550s]   Recomputing CTS skew targets...
[02/08 15:25:53    550s]   Resolving skew group constraints...
[02/08 15:25:53    550s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/08 15:25:53    550s]   Resolving skew group constraints done.
[02/08 15:25:53    550s]   Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[02/08 15:25:53    550s]   Fixing DRVs...
[02/08 15:25:53    550s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[02/08 15:25:53    550s]   CCOpt-PRO: considered: 22, tested: 22, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[02/08 15:25:53    550s]   
[02/08 15:25:53    550s]   PRO Statistics: Fix DRVs (cell sizing):
[02/08 15:25:53    550s]   =======================================
[02/08 15:25:53    550s]   
[02/08 15:25:53    550s]   Cell changes by Net Type:
[02/08 15:25:53    550s]   
[02/08 15:25:53    550s]   -------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[02/08 15:25:53    550s]   -------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s]   top                0            0           0            0                    0                0
[02/08 15:25:53    550s]   trunk              0            0           0            0                    0                0
[02/08 15:25:53    550s]   leaf               0            0           0            0                    0                0
[02/08 15:25:53    550s]   -------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s]   Total              0            0           0            0                    0                0
[02/08 15:25:53    550s]   -------------------------------------------------------------------------------------------------
[02/08 15:25:53    550s]   
[02/08 15:25:53    550s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[02/08 15:25:53    550s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[02/08 15:25:53    550s]   
[02/08 15:25:53    550s]   Clock DAG stats PRO after DRV fixing:
[02/08 15:25:53    550s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:25:53    550s]     cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:25:53    550s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:25:53    550s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:25:53    550s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.626pF, total=0.658pF
[02/08 15:25:53    550s]     wire lengths     : top=0.000um, trunk=467.665um, leaf=7056.810um, total=7524.475um
[02/08 15:25:53    550s]     hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1716.665um, total=1975.605um
[02/08 15:25:53    550s]   Clock DAG net violations PRO after DRV fixing: none
[02/08 15:25:53    550s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[02/08 15:25:53    550s]     Trunk : target=0.150ns count=2 avg=0.027ns sd=0.015ns min=0.016ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:25:53    550s]     Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.002ns min=0.043ns max=0.050ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:25:53    550s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[02/08 15:25:53    550s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:25:53    550s]   Primary reporting skew groups PRO after DRV fixing:
[02/08 15:25:53    550s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[02/08 15:25:53    550s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:25:53    550s]       max path sink: mem_addr_reg[4]/CK
[02/08 15:25:53    550s]   Skew group summary PRO after DRV fixing:
[02/08 15:25:53    550s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.001], skew [0.008 vs 0.100], 100% {0.085, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.005)
[02/08 15:25:53    550s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:25:53    550s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:25:53    550s] UM:*                                      Fixing DRVs
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Slew Diagnostics: After DRV fixing
[02/08 15:25:53    550s] ==================================
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Global Causes:
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] -------------------------------------
[02/08 15:25:53    550s] Cause
[02/08 15:25:53    550s] -------------------------------------
[02/08 15:25:53    550s] DRV fixing with buffering is disabled
[02/08 15:25:53    550s] -------------------------------------
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Top 5 overslews:
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] ---------------------------------
[02/08 15:25:53    550s] Overslew    Causes    Driving Pin
[02/08 15:25:53    550s] ---------------------------------
[02/08 15:25:53    550s]   (empty table)
[02/08 15:25:53    550s] ---------------------------------
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] -------------------
[02/08 15:25:53    550s] Cause    Occurences
[02/08 15:25:53    550s] -------------------
[02/08 15:25:53    550s]   (empty table)
[02/08 15:25:53    550s] -------------------
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] Violation diagnostics counts from the 0 nodes that have violations:
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s] -------------------
[02/08 15:25:53    550s] Cause    Occurences
[02/08 15:25:53    550s] -------------------
[02/08 15:25:53    550s]   (empty table)
[02/08 15:25:53    550s] -------------------
[02/08 15:25:53    550s] 
[02/08 15:25:53    550s]   Reconnecting optimized routes...
[02/08 15:25:53    550s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[02/08 15:25:53    550s]   Set dirty flag on 0 insts, 0 nets
[02/08 15:25:53    550s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
[02/08 15:25:53    550s] End AAE Lib Interpolated Model. (MEM=2233.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:54    550s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[02/08 15:25:54    550s]   Clock DAG stats PRO final:
[02/08 15:25:54    550s]     cell counts      : b=21, i=0, icg=0, nicg=0, l=0, total=21
[02/08 15:25:54    550s]     cell areas       : b=109.440um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=109.440um^2
[02/08 15:25:54    550s]     cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
[02/08 15:25:54    550s]     sink capacitance : count=1960, total=0.558pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[02/08 15:25:54    550s]     wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.626pF, total=0.658pF
[02/08 15:25:54    550s]     wire lengths     : top=0.000um, trunk=467.665um, leaf=7056.810um, total=7524.475um
[02/08 15:25:54    550s]     hp wire lengths  : top=0.000um, trunk=258.940um, leaf=1716.665um, total=1975.605um
[02/08 15:25:54    550s]   Clock DAG net violations PRO final: none
[02/08 15:25:54    550s]   Clock DAG primary half-corner transition distribution PRO final:
[02/08 15:25:54    550s]     Trunk : target=0.150ns count=2 avg=0.027ns sd=0.015ns min=0.016ns max=0.037ns {2 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:25:54    550s]     Leaf  : target=0.150ns count=20 avg=0.046ns sd=0.002ns min=0.043ns max=0.050ns {20 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[02/08 15:25:54    550s]   Clock DAG library cell distribution PRO final {count}:
[02/08 15:25:54    550s]      Bufs: CLKBUFX16: 1 CLKBUFX12: 20 
[02/08 15:25:54    550s]   Primary reporting skew groups PRO final:
[02/08 15:25:54    550s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[02/08 15:25:54    550s]       min path sink: genblk2.pcpi_div_divisor_reg[18]/CK
[02/08 15:25:54    550s]       max path sink: mem_addr_reg[4]/CK
[02/08 15:25:54    550s]   Skew group summary PRO final:
[02/08 15:25:54    550s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.085, max=0.093, avg=0.090, sd=0.001], skew [0.008 vs 0.100], 100% {0.085, 0.093} (wid=0.009 ws=0.007) (gid=0.087 gs=0.005)
[02/08 15:25:54    550s] PRO done.
[02/08 15:25:54    550s] numClockCells = 23, numClockCellsFixed = 0, numClockCellsRestored = 21, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[02/08 15:25:54    550s] Restoring CTS place status for unmodified clock tree cells and sinks.
[02/08 15:25:54    550s] Net route status summary:
[02/08 15:25:54    550s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:25:54    550s]   Non-clock: 10264 (unrouted=196, trialRouted=0, noStatus=0, routed=10068, fixed=0, [crossesIlmBoundary=0, tooFewTerms=196, (crossesIlmBoundary AND tooFewTerms=0)])
[02/08 15:25:54    550s] Updating delays...
[02/08 15:25:54    551s] Updating delays done.
[02/08 15:25:54    551s] PRO done. (took cpu=0:00:04.6 real=0:00:04.6)
[02/08 15:25:54    551s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:25:54    551s] UM:*                                      PRO
[02/08 15:25:55    551s] **INFO: Start fixing DRV (Mem = 2191.21M) ...
[02/08 15:25:55    551s] Begin: GigaOpt DRV Optimization
[02/08 15:25:55    551s] Glitch fixing enabled
[02/08 15:25:55    551s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/08 15:25:55    551s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[02/08 15:25:55    551s] Info: 22 clock nets excluded from IPO operation.
[02/08 15:25:55    551s] End AAE Lib Interpolated Model. (MEM=2191.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:25:55    551s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92585.16
[02/08 15:25:55    551s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([02/08 15:25:55    551s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[02/08 15:25:55    551s] ### Creating PhyDesignMc. totSessionCpu=0:09:12 mem=2191.2M
0.0), totSession cpu/real = 0:09:11.7/0:10:04.6 (0.9), mem = 2191.2M
[02/08 15:25:55    551s] OPERPROF: Starting DPlace-Init at level 1, MEM:2191.2M
[02/08 15:25:55    551s] #spOpts: mergeVia=F 
[02/08 15:25:55    551s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2191.2M
[02/08 15:25:55    551s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2191.2M
[02/08 15:25:55    551s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2191.2MB).
[02/08 15:25:55    551s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:2191.2M
[02/08 15:25:55    551s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:12 mem=2191.2M
[02/08 15:25:55    552s] ### Creating LA Mngr. totSessionCpu=0:09:12 mem=2370.9M
[02/08 15:25:56    552s] ### Creating LA Mngr, finished. totSessionCpu=0:09:13 mem=2386.9M
[02/08 15:25:56    552s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[02/08 15:25:56    552s] 
[02/08 15:25:56    552s] Creating Lib Analyzer ...
[02/08 15:25:56    552s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[02/08 15:25:56    552s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[02/08 15:25:56    552s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[02/08 15:25:56    552s] 
[02/08 15:25:56    553s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:13 mem=2386.9M
[02/08 15:25:56    553s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:13 mem=2386.9M
[02/08 15:25:56    553s] Creating Lib Analyzer, finished. 
[02/08 15:25:58    554s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2406.0M
[02/08 15:25:58    554s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[02/08 15:25:58    554s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2406.0M
[02/08 15:25:58    554s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:25:58    554s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/08 15:25:58    554s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:25:58    554s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/08 15:25:58    554s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:25:58    554s] Info: violation cost 182.148438 (cap = 179.858215, tran = 2.290226, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:25:58    554s] |     2|     2|    -0.18|   232|   232|    -0.72|     0|     0|     0|     0|     0|     0|     6.32|     0.00|       0|       0|       0|  85.36|          |         |
[02/08 15:25:59    555s] Info: violation cost 161.240967 (cap = 159.265244, tran = 1.975714, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] ###############################################################################
[02/08 15:25:59    555s] |     2|     2|    -0.17|   232|   232|    -0.70|     0|     0|     0|     0|     0|     0|[02/08 15:25:59    555s] #
[02/08 15:25:59    555s] #  Large fanout net report:  
[02/08 15:25:59    555s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[02/08 15:25:59    555s] #     - current density: 85.36
[02/08 15:25:59    555s] #
[02/08 15:25:59    555s] #  List of high fanout nets:
[02/08 15:25:59    555s] #
[02/08 15:25:59    555s] ###############################################################################
     6.32|     0.00|       0|       0|       0|  85.36| 0:00:01.0|  2406.0M|
[02/08 15:25:59    555s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/08 15:25:59    555s] **** Begin NDR-Layer Usage Statistics ****
[02/08 15:25:59    555s] Layer 5 has 22 constrained nets 
[02/08 15:25:59    555s] **** End NDR-Layer Usage Statistics ****
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] =======================================================================
[02/08 15:25:59    555s]                 Reasons for remaining drv violations
[02/08 15:25:59    555s] =======================================================================
[02/08 15:25:59    555s] *info: Total 232 net(s) have violations which can't be fixed by DRV optimization.
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] Begin: glitch net info
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2406.0M) ***
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] glitch slack range: number of glitch nets
[02/08 15:25:59    555s] glitch slack < -0.32 : 0
[02/08 15:25:59    555s] -0.32 < glitch slack < -0.28 : 0
[02/08 15:25:59    555s] -0.28 < glitch slack < -0.24 : 0
[02/08 15:25:59    555s] -0.24 < glitch slack < -0.2 : 0
[02/08 15:25:59    555s] -0.2 < glitch slack < -0.16 : 0
[02/08 15:25:59    555s] -0.16 < glitch slack < -0.12 : 0
[02/08 15:25:59    555s] -0.12 < glitch slack < -0.08 : 0
[02/08 15:25:59    555s] -0.08 < glitch slack < -0.04 : 0
[02/08 15:25:59    555s] -0.04 < glitch slack : 0
[02/08 15:25:59    555s] End: glitch net info
[02/08 15:25:59    555s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92585.16
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] =============================================================================================
[02/08 15:25:59    555s]  Step TAT Report for DrvOpt #1
[02/08 15:25:59    555s] =============================================================================================
[02/08 15:25:59    555s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:25:59    555s] ---------------------------------------------------------------------------------------------
[02/08 15:25:59    555s] *** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:09:15.7/0:10:08.6 (0.9), mem = [02/08 15:25:59    555s] [ OptEval                ]      1   0:00:00.7  (  17.5 % )     0:00:00.7 /  0:00:00.7    1.0
[02/08 15:25:59    555s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/08 15:25:59    555s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
2386.9M
[02/08 15:25:59    555s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  26.8 % )     0:00:01.1 /  0:00:01.1    1.0
[02/08 15:25:59    555s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:25:59    555s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/08 15:25:59    555s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/08 15:25:59    555s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/08 15:25:59    555s] [ MISC                   ]          0:00:01.9  (  48.1 % )     0:00:01.9 /  0:00:01.9    1.0
[02/08 15:25:59    555s] ---------------------------------------------------------------------------------------------
[02/08 15:25:59    555s]  DrvOpt #1 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[02/08 15:25:59    555s] ---------------------------------------------------------------------------------------------
[02/08 15:25:59    555s] 
[02/08 15:25:59    555s] drv optimizer changes nothing and skips place_detail
[02/08 15:25:59    555s] End: GigaOpt DRV Optimization
[02/08 15:25:59    555s] **opt_design ... cpu = 0:00:34, real = 0:00:38, mem = 1590.0M, totSessionCpu=0:09:16 **
[02/08 15:25:59    555s] *info:
[02/08 15:25:59    555s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 2301.90M).
[02/08 15:25:59    555s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.9M
[02/08 15:25:59    555s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:2301.9M
[02/08 15:25:59    556s] 
[02/08 15:25:59    556s] ------------------------------------------------------------
[02/08 15:25:59    556s]      SI Timing Summary (cpu=0.07min real=0.07min mem=2301.9M)                             
[02/08 15:25:59    556s] ------------------------------------------------------------
[02/08 15:25:59    556s] 
[02/08 15:25:59    556s] Setup views included:
[02/08 15:25:59    556s]  default_emulate_view 
[02/08 15:25:59    556s] 
[02/08 15:25:59    556s] +--------------------+---------+---------+---------+
[02/08 15:25:59    556s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:25:59    556s] +--------------------+---------+---------+---------+
[02/08 15:25:59    556s] |           WNS (ns):|  6.323  |  6.671  |  6.323  |
[02/08 15:25:59    556s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:25:59    556s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:25:59    556s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:25:59    556s] +--------------------+---------+---------+---------+
[02/08 15:25:59    556s] 
[02/08 15:25:59    556s] +----------------+-------------------------------+------------------+
[02/08 15:25:59    556s] |                |              Real             |       Total      |
[02/08 15:25:59    556s] |    DRVs        +------------------+------------+------------------|
[02/08 15:25:59    556s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:25:59    556s] +----------------+------------------+------------+------------------+
[02/08 15:25:59    556s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:25:59    556s] |   max_tran     |      2 (2)       |   -0.169   |      2 (2)       |
[02/08 15:25:59    556s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:25:59    556s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:25:59    556s] +----------------+------------------+------------+------------------+
[02/08 15:25:59    556s] 
[02/08 15:25:59    556s] Density: 85.358%
[02/08 15:25:59    556s] Total number of glitch violations: 0
[02/08 15:25:59    556s] ------------------------------------------------------------
[02/08 15:25:59    556s] **opt_design ... cpu = 0:00:35, real = 0:00:38, mem = 1590.1M, totSessionCpu=0:09:16 **
[02/08 15:25:59    556s]   DRV Snapshot: (REF)
[02/08 15:25:59    556s]          Tran DRV: 2
[02/08 15:25:59    556s]           Cap DRV: 232
[02/08 15:25:59    556s]        Fanout DRV: 0
[02/08 15:25:59    556s]            Glitch: 0
[02/08 15:25:59    556s] *** Timing Is met
[02/08 15:25:59    556s] *** Check timing (0:00:00.0)
[02/08 15:25:59    556s] *** Setup timing is met (target slack 0ns)
[02/08 15:25:59    556s]   Timing Snapshot: (REF)
[02/08 15:25:59    556s]      Weighted WNS: 0.000
[02/08 15:25:59    556s]       All  PG WNS: 0.000
[02/08 15:25:59    556s]       High PG WNS: 0.000
[02/08 15:25:59    556s]       All  PG TNS: 0.000
[02/08 15:25:59    556s]       High PG TNS: 0.000
[02/08 15:25:59    556s]    Category Slack: { [L, 6.323] [H, 6.671] }
[02/08 15:25:59    556s] 
[02/08 15:25:59    556s] Running postRoute recovery in preEcoRoute mode
[02/08 15:25:59    556s] **opt_design ... cpu = 0:00:35, real = 0:00:38, mem = 1587.0M, totSessionCpu=0:09:16 **
[02/08 15:26:00    556s]   DRV Snapshot: (TGT)
[02/08 15:26:00    556s]          Tran DRV: 2
[02/08 15:26:00    556s]           Cap DRV: 232
[02/08 15:26:00    556s]        Fanout DRV: 0
[02/08 15:26:00    556s]            Glitch: 0
[02/08 15:26:00    556s] 
[02/08 15:26:00    556s] Recovery Manager:
[02/08 15:26:00    556s]     Tran DRV degradation : 0 (2 -> 2, Margin 10) - Skip
[02/08 15:26:00    556s] Checking DRV degradation...
[02/08 15:26:00    556s]      Cap DRV degradation : 0 (232 -> 232, Margin 10) - Skip
[02/08 15:26:00    556s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/08 15:26:00    556s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/08 15:26:00    556s] 
[02/08 15:26:00    556s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/08 15:26:00    556s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=2292.37M, totSessionCpu=0:09:17).
[02/08 15:26:00    556s] **opt_design ... cpu = 0:00:35, real = 0:00:39, mem = 1587.1M, totSessionCpu=0:09:17 **
[02/08 15:26:00    556s] 
[02/08 15:26:00    556s]   DRV Snapshot: (REF)
[02/08 15:26:00    556s]          Tran DRV: 2
[02/08 15:26:00    556s]           Cap DRV: 232
[02/08 15:26:00    556s]        Fanout DRV: 0
[02/08 15:26:00    556s]            Glitch: 0
[02/08 15:26:00    556s] Skipping post route harden opt
[02/08 15:26:00    556s] ### Creating LA Mngr. totSessionCpu=0:09:17 mem=2292.4M
[02/08 15:26:00    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:17 mem=2292.4M
[02/08 15:26:00    556s] Default Rule : ""
[02/08 15:26:00    556s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_ClockTree"
[02/08 15:26:00    556s] Worst Slack : 6.671 ns
[02/08 15:26:00    556s] Total 0 nets layer assigned (0.1).
[02/08 15:26:00    556s] GigaOpt: setting up router preferences
[02/08 15:26:00    556s] GigaOpt: 0 nets assigned router directives
[02/08 15:26:00    556s] 
[02/08 15:26:00    556s] Start Assign Priority Nets ...
[02/08 15:26:00    556s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/08 15:26:00    556s] Existing Priority Nets 0 (0.0%)
[02/08 15:26:00    556s] Assigned Priority Nets 0 (0.0%)
[02/08 15:26:00    556s] ### Creating LA Mngr. totSessionCpu=0:09:17 mem=2292.4M
[02/08 15:26:00    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:17 mem=2292.4M
[02/08 15:26:00    557s] Default Rule : ""
[02/08 15:26:00    557s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_ClockTree"
[02/08 15:26:00    557s] Worst Slack : 6.323 ns
[02/08 15:26:00    557s] Total 0 nets layer assigned (0.2).
[02/08 15:26:00    557s] GigaOpt: setting up router preferences
[02/08 15:26:00    557s] GigaOpt: 0 nets assigned router directives
[02/08 15:26:00    557s] 
[02/08 15:26:00    557s] Start Assign Priority Nets ...
[02/08 15:26:00    557s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/08 15:26:00    557s] Existing Priority Nets 0 (0.0%)
[02/08 15:26:00    557s] Assigned Priority Nets 0 (0.0%)
[02/08 15:26:00    557s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2384.7M
[02/08 15:26:00    557s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:2384.7M
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] ------------------------------------------------------------
[02/08 15:26:01    557s]         Pre-ecoRoute Summary                             
[02/08 15:26:01    557s] ------------------------------------------------------------
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] Setup views included:
[02/08 15:26:01    557s]  default_emulate_view 
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] +--------------------+---------+---------+---------+
[02/08 15:26:01    557s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:26:01    557s] +--------------------+---------+---------+---------+
[02/08 15:26:01    557s] |           WNS (ns):|  6.323  |  6.671  |  6.323  |
[02/08 15:26:01    557s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:26:01    557s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:26:01    557s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:26:01    557s] +--------------------+---------+---------+---------+
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] +----------------+-------------------------------+------------------+
[02/08 15:26:01    557s] |                |              Real             |       Total      |
[02/08 15:26:01    557s] |    DRVs        +------------------+------------+------------------|
[02/08 15:26:01    557s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:26:01    557s] +----------------+------------------+------------+------------------+
[02/08 15:26:01    557s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:26:01    557s] |   max_tran     |      2 (2)       |   -0.169   |      2 (2)       |
[02/08 15:26:01    557s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:26:01    557s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:26:01    557s] +----------------+------------------+------------+------------------+
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] Density: 85.358%
[02/08 15:26:01    557s] Total number of glitch violations: 0
[02/08 15:26:01    557s] ------------------------------------------------------------
[02/08 15:26:01    557s] **opt_design ... cpu = 0:00:36, real = 0:00:40, mem = 1501.3M, totSessionCpu=0:09:17 **
[02/08 15:26:01    557s] Running refinePlace -preserveRouting true -hardFence false
[02/08 15:26:01    557s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.063, MEM:2210.7M
[02/08 15:26:01    557s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2210.7MB).
[02/08 15:26:01    557s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.075, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.075, MEM:2210.7M
[02/08 15:26:01    557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92585.13
[02/08 15:26:01    557s] OPERPROF:   Starting RefinePlace at level 2, MEM:2210.7M
[02/08 15:26:01    557s] *** Starting place_detail (0:09:18 mem=2210.7M) ***
[02/08 15:26:01    557s] Total net bbox length = 1.557e+05 (7.374e+04 8.201e+04) (ext = 8.907e+03)
[02/08 15:26:01    557s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2210.7M
[02/08 15:26:01    557s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2210.7M
[02/08 15:26:01    557s] Starting refinePlace ...
[02/08 15:26:01    557s]   Spread Effort: high, post-route mode, useDDP on.
[02/08 15:26:01    557s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2210.7MB) @(0:09:18 - 0:09:18).
[02/08 15:26:01    557s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:26:01    557s] wireLenOptFixPriorityInst 1960 inst fixed
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[02/08 15:26:01    557s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:26:01    557s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2210.7MB) @(0:09:18 - 0:09:18).
[02/08 15:26:01    557s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/08 15:26:01    557s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2210.7MB
[02/08 15:26:01    557s] Statistics of distance of Instance movement in refine placement:
[02/08 15:26:01    557s]   maximum (X+Y) =         0.00 um
[02/08 15:26:01    557s]   mean    (X+Y) =         0.00 um
[02/08 15:26:01    557s] Total instances moved : 0
[02/08 15:26:01    557s] Summary Report:
[02/08 15:26:01    557s] Instances move: 0 (out of 9170 movable)
[02/08 15:26:01    557s] Instances flipped: 0
[02/08 15:26:01    557s] Mean displacement: 0.00 um
[02/08 15:26:01    557s] Max displacement: 0.00 um 
[02/08 15:26:01    557s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.200, REAL:0.209, MEM:2210.7M
[02/08 15:26:01    557s] Total net bbox length = 1.557e+05 (7.374e+04 8.201e+04) (ext = 8.907e+03)
[02/08 15:26:01    557s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2210.7MB) @(0:09:18 - 0:09:18).
[02/08 15:26:01    557s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2210.7MB
[02/08 15:26:01    557s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92585.13
[02/08 15:26:01    557s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.230, REAL:0.234, MEM:2210.7M
[02/08 15:26:01    557s] *** Finished place_detail (0:09:18 mem=2210.7M) ***
[02/08 15:26:01    557s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.340, REAL:0.354, MEM:2210.7M
[02/08 15:26:01    557s] -routeWithEco false                       # bool, default=false
[02/08 15:26:01    557s] -routeWithEco true                        # bool, default=false, user setting
[02/08 15:26:01    557s] -routeSelectedNetOnly false               # bool, default=false
[02/08 15:26:01    557s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/08 15:26:01    557s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/08 15:26:01    557s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/08 15:26:01    557s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/08 15:26:01    557s] Existing Dirty Nets : 0
[02/08 15:26:01    557s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[02/08 15:26:01    557s] Reset Dirty Nets : 0
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] route_global_detail
[02/08 15:26:01    557s] 
[02/08 15:26:01    557s] #set_db route_design_detail_fix_antenna true
[02/08 15:26:01    557s] #set_db route_design_bottom_routing_layer 1
[02/08 15:26:01    557s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[02/08 15:26:01    557s] #set_db route_design_top_routing_layer 11
[02/08 15:26:01    557s] #set_db route_design_with_eco true
[02/08 15:26:01    557s] #set_db route_design_with_si_driven false
[02/08 15:26:01    557s] #set_db route_design_with_timing_driven false
[02/08 15:26:01    557s] ### Time Record (route_global_detail) is installed.
[02/08 15:26:01    557s] #Start route_global_detail on Wed Feb  8 15:26:01 2023
[02/08 15:26:01    557s] #
[02/08 15:26:01    557s] ### Time Record (Pre Callback) is installed.
[02/08 15:26:01    557s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_xEqNOY.rcdb.d/picorv32.rcdb.d': 10322 access done (mem: 2210.680M)
[02/08 15:26:01    557s] ### Time Record (Pre Callback) is uninstalled.
[02/08 15:26:01    557s] ### Time Record (DB Import) is installed.
[02/08 15:26:01    557s] ### Time Record (Timing Data Generation) is installed.
[02/08 15:26:01    557s] ### Time Record (Timing Data Generation) is uninstalled.
[02/08 15:26:01    558s] ### Net info: total nets: 10286
[02/08 15:26:01    558s] ### Net info: dirty nets: 0
[02/08 15:26:01    558s] ### Net info: marked as disconnected nets: 0
[02/08 15:26:01    558s] #num needed restored net=0
[02/08 15:26:01    558s] #need_extraction net=0 (total=10286)
[02/08 15:26:01    558s] ### Net info: fully routed nets: 10090
[02/08 15:26:01    558s] ### Net info: trivial (< 2 pins) nets: 196
[02/08 15:26:01    558s] ### Net info: unrouted nets: 0
[02/08 15:26:01    558s] ### Net info: re-extraction nets: 0
[02/08 15:26:01    558s] ### Net info: ignored nets: 0
[02/08 15:26:01    558s] ### Net info: skip routing nets: 0
[02/08 15:26:01    558s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[02/08 15:26:01    558s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[02/08 15:26:01    558s] ### Time Record (DB Import) is uninstalled.
[02/08 15:26:01    558s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[02/08 15:26:01    558s] #RTESIG:78da8dd2bd4ec330100060669ee2e47608120dbeb32fb6572456a82a608ddae2a496d244
[02/08 15:26:01    558s] #       4adc85a7c7a86b1bc7e3f9d3d9f7b35a7fbfed40a02b11371392ad11de77e8a445de9064
[02/08 15:26:01    558s] #       7e4157a7abaf57f1b85a7f6c3fb52388e3c543711886ee192e931f61f23186be7dba12b6
[02/08 15:26:01    558s] #       982306112a5664893514a18fbef5e36d691588f1589f871fdf9587d00b28a6382670935b
[02/08 15:26:01    558s] #       29a1d977d3dce348ca026259c9ff0345d30dfb784756b8209da9f24811e791260938df8f
[02/08 15:26:01    558s] #       64348853684ff38d40ed746e0ac8acf2c6c9aca98c5df42743941a9f29d0a8ec86a1d10b
[02/08 15:26:01    558s] #       c66cf492446a4122634094319c53ac6e42e76b476c39459ab2fdbd5bf3c31f27040551
[02/08 15:26:01    558s] #
[02/08 15:26:01    558s] #Skip comparing routing design signature in db-snapshot flow
[02/08 15:26:01    558s] #RTESIG:78da8dd2bd4ec330100060669ee2e47608120dbeb32fb6572456a82a608ddae2a496d244
[02/08 15:26:01    558s] #       4adc85a7c7a86b1bc7e3f9d3d9f7b35a7fbfed40a02b11371392ad11de77e8a445de9064
[02/08 15:26:01    558s] #       7e4157a7abaf57f1b85a7f6c3fb52388e3c543711886ee192e931f61f23186be7dba12b6
[02/08 15:26:01    558s] #       982306112a5664893514a18fbef5e36d691588f1589f871fdf9587d00b28a6382670935b
[02/08 15:26:01    558s] #       29a1d977d3dce348ca026259c9ff0345d30dfb784756b8209da9f24811e791260938df8f
[02/08 15:26:01    558s] #       64348853684ff38d40ed746e0ac8acf2c6c9aca98c5df42743941a9f29d0a8ec86a1d10b
[02/08 15:26:01    558s] #       c66cf492446a4122634094319c53ac6e42e76b476c39459ab2fdbd5bf3c31f27040551
[02/08 15:26:01    558s] #
[02/08 15:26:02    558s] ### Time Record (Data Preparation) is installed.
[02/08 15:26:02    558s] #Start routing data preparation on Wed Feb  8 15:26:02 2023
[02/08 15:26:02    558s] #
[02/08 15:26:02    558s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:26:02    558s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:26:02    558s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:26:02    558s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:26:02    558s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:26:02    558s] ### Time Record (Cell Pin Access) is installed.
[02/08 15:26:02    558s] ### Time Record (Cell Pin Access) is uninstalled.
[02/08 15:26:02    558s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/08 15:26:02    558s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:02    558s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/08 15:26:02    558s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/08 15:26:02    558s] #Regenerating Ggrids automatically.
[02/08 15:26:02    558s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:26:02    558s] #Using automatically generated G-grids.
[02/08 15:26:02    558s] ### Time Record (Data Preparation) is uninstalled.
[02/08 15:26:02    558s] #Done routing data preparation.
[02/08 15:26:02    558s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1499.79 (MB), peak = 1632.63 (MB)
[02/08 15:26:02    558s] ### Time Record (Special Wire Merging) is installed.
[02/08 15:26:02    558s] #Merging special wires: starts on Wed Feb  8 15:26:02 2023 with memory = 1500.22 (MB), peak = 1632.63 (MB)
[02/08 15:26:02    558s] ### Time Record (Special Wire Merging) is uninstalled.
[02/08 15:26:02    558s] #
[02/08 15:26:02    558s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[02/08 15:26:02    558s] #Found 0 nets for post-route si or timing fixing.
[02/08 15:26:02    559s] ### Time Record (Global Routing) is installed.
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] #Finished routing data preparation on Wed Feb  8 15:26:02 2023
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] ### Time Record (Global Routing) is uninstalled.
[02/08 15:26:02    559s] #Cpu time = 00:00:01
[02/08 15:26:02    559s] #Elapsed time = 00:00:01
[02/08 15:26:02    559s] #Increased memory = 7.51 (MB)
[02/08 15:26:02    559s] #Total memory = 1500.32 (MB)
[02/08 15:26:02    559s] #Peak memory = 1632.63 (MB)
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] #Start global routing on Wed Feb  8 15:26:02 2023
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] #Start global routing initialization on Wed Feb  8 15:26:02 2023
[02/08 15:26:02    559s] #
[02/08 15:26:02    559s] #WARNING (NRGR-22) Design is already detail routed.
[02/08 15:26:02    559s] ### Time Record (Track Assignment) is installed.
[02/08 15:26:02    559s] ### Time Record (Track Assignment) is uninstalled.
[02/08 15:26:02    559s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/08 15:26:02    559s] #Cpu time = 00:00:01
[02/08 15:26:02    559s] #Elapsed time = 00:00:01
[02/08 15:26:02    559s] #Increased memory = 7.52 (MB)
[02/08 15:26:02    559s] #Total memory = 1500.33 (MB)
[02/08 15:26:02    559s] #Peak memory = 1632.63 (MB)
[02/08 15:26:02    559s] ### Time Record (Detail Routing) is installed.
[02/08 15:26:02    559s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:26:04    560s] #
[02/08 15:26:04    560s] #Start Detail Routing..
[02/08 15:26:04    560s] #start initial detail routing ...
[02/08 15:26:04    560s] ### Design has 0 dirty nets, has valid drcs
[02/08 15:26:04    560s] #   number of violations = 3
[02/08 15:26:04    560s] #
[02/08 15:26:04    560s] #    By Layer and Type :
[02/08 15:26:04    560s] #	         MetSpc   EOLSpc    Short   Totals
[02/08 15:26:04    560s] #	Metal1        1        1        1        3
[02/08 15:26:04    560s] #	Totals        1        1        1        3
[02/08 15:26:04    560s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1523.20 (MB), peak = 1632.63 (MB)
[02/08 15:26:04    561s] #start 1st optimization iteration ...
[02/08 15:26:04    561s] #deterministic_schedule_search_repair_queue1
[02/08 15:26:04    561s] #   number of violations = 3
[02/08 15:26:04    561s] #
[02/08 15:26:04    561s] #    By Layer and Type :
[02/08 15:26:04    561s] #	         MetSpc   EOLSpc    Short   Totals
[02/08 15:26:04    561s] #	Metal1        1        1        1        3
[02/08 15:26:04    561s] #	Totals        1        1        1        3
[02/08 15:26:04    561s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.18 (MB), peak = 1632.63 (MB)
[02/08 15:26:04    561s] #start 2nd optimization iteration ...
[02/08 15:26:04    561s] #deterministic_schedule_search_repair_queue1
[02/08 15:26:05    561s] #   number of violations = 3
[02/08 15:26:05    561s] #
[02/08 15:26:05    561s] #    By Layer and Type :
[02/08 15:26:05    561s] #	         MetSpc   EOLSpc    Short   Totals
[02/08 15:26:05    561s] #	Metal1        1        1        1        3
[02/08 15:26:05    561s] #	Totals        1        1        1        3
[02/08 15:26:05    561s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1542.32 (MB), peak = 1632.63 (MB)
[02/08 15:26:05    561s] #start 3rd optimization iteration ...
[02/08 15:26:05    561s] #deterministic_schedule_search_repair_queue1
[02/08 15:26:05    561s] #   number of violations = 0
[02/08 15:26:05    561s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1566.72 (MB), peak = 1632.63 (MB)
[02/08 15:26:05    561s] #Complete Detail Routing.
[02/08 15:26:05    561s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:26:05    561s] #Total wire length = 207621 um.
[02/08 15:26:05    561s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal2 = 46554 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal3 = 58304 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal4 = 45947 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal5 = 32945 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal6 = 18833 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:26:05    561s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:26:05    561s] #Total number of vias = 89902
[02/08 15:26:05    561s] #Up-Via Summary (total 89902):
[02/08 15:26:05    561s] #           
[02/08 15:26:05    561s] #-----------------------
[02/08 15:26:05    561s] # Metal1          38210
[02/08 15:26:05    561s] # Metal2          31344
[02/08 15:26:05    561s] # Metal3          11783
[02/08 15:26:05    561s] # Metal4           5714
[02/08 15:26:05    561s] # Metal5           2572
[02/08 15:26:05    561s] # Metal6            242
[02/08 15:26:05    561s] # Metal7             26
[02/08 15:26:05    561s] # Metal8              7
[02/08 15:26:05    561s] # Metal9              4
[02/08 15:26:05    561s] #-----------------------
[02/08 15:26:05    561s] #                 89902 
[02/08 15:26:05    561s] #
[02/08 15:26:05    561s] #Total number of DRC violations = 0
[02/08 15:26:05    561s] ### Time Record (Detail Routing) is uninstalled.
[02/08 15:26:05    561s] ### Time Record (Antenna Fixing) is installed.
[02/08 15:26:05    561s] #Cpu time = 00:00:03
[02/08 15:26:05    561s] #Elapsed time = 00:00:03
[02/08 15:26:05    561s] #Increased memory = 13.03 (MB)
[02/08 15:26:05    561s] #Total memory = 1513.36 (MB)
[02/08 15:26:05    561s] #Peak memory = 1632.63 (MB)
[02/08 15:26:05    561s] #
[02/08 15:26:05    561s] #start routing for process antenna violation fix ...
[02/08 15:26:05    561s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:26:06    563s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1531.77 (MB), peak = 1632.63 (MB)
[02/08 15:26:06    563s] #
[02/08 15:26:06    563s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:26:06    563s] #Total wire length = 207621 um.
[02/08 15:26:06    563s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal2 = 46554 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal3 = 58304 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal4 = 45947 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal5 = 32945 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal6 = 18833 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:26:06    563s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:26:06    563s] #Total number of vias = 89902
[02/08 15:26:06    563s] #Up-Via Summary (total 89902):
[02/08 15:26:06    563s] #           
[02/08 15:26:06    563s] #-----------------------
[02/08 15:26:06    563s] # Metal1          38210
[02/08 15:26:06    563s] # Metal2          31344
[02/08 15:26:06    563s] # Metal3          11783
[02/08 15:26:06    563s] # Metal4           5714
[02/08 15:26:06    563s] # Metal5           2572
[02/08 15:26:06    563s] # Metal6            242
[02/08 15:26:06    563s] # Metal7             26
[02/08 15:26:06    563s] # Metal8              7
[02/08 15:26:06    563s] # Metal9              4
[02/08 15:26:06    563s] #-----------------------
[02/08 15:26:06    563s] #                 89902 
[02/08 15:26:06    563s] #
[02/08 15:26:06    563s] #Total number of DRC violations = 0
[02/08 15:26:06    563s] #Total number of net violated process antenna rule = 0
[02/08 15:26:06    563s] #
[02/08 15:26:07    563s] #
[02/08 15:26:07    563s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:26:07    563s] #Total wire length = 207621 um.
[02/08 15:26:07    563s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal2 = 46554 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal3 = 58304 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal4 = 45947 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal5 = 32945 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal6 = 18833 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:26:07    563s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:26:07    563s] #Total number of vias = 89902
[02/08 15:26:07    563s] #Up-Via Summary (total 89902):
[02/08 15:26:07    563s] #           
[02/08 15:26:07    563s] #-----------------------
[02/08 15:26:07    563s] # Metal1          38210
[02/08 15:26:07    563s] # Metal2          31344
[02/08 15:26:07    563s] # Metal3          11783
[02/08 15:26:07    563s] # Metal4           5714
[02/08 15:26:07    563s] # Metal5           2572
[02/08 15:26:07    563s] # Metal6            242
[02/08 15:26:07    563s] # Metal7             26
[02/08 15:26:07    563s] # Metal8              7
[02/08 15:26:07    563s] # Metal9              4
[02/08 15:26:07    563s] #-----------------------
[02/08 15:26:07    563s] #                 89902 
[02/08 15:26:07    563s] #
[02/08 15:26:07    563s] ### Time Record (Antenna Fixing) is uninstalled.
[02/08 15:26:07    563s] #Total number of DRC violations = 0
[02/08 15:26:07    563s] #Total number of net violated process antenna rule = 0
[02/08 15:26:07    563s] #
[02/08 15:26:07    564s] ### Time Record (Post Route Wire Spreading) is installed.
[02/08 15:26:07    564s] ### max drc and si pitch = 4500 ( 2.25000 um) MT-safe pitch = 2400 ( 1.20000 um) patch pitch = 6800 ( 3.40000 um)
[02/08 15:26:09    565s] #
[02/08 15:26:09    565s] #Start Post Route wire spreading..
[02/08 15:26:09    565s] #
[02/08 15:26:09    565s] #Start data preparation for wire spreading...
[02/08 15:26:09    565s] #
[02/08 15:26:09    565s] #Data preparation is done on Wed Feb  8 15:26:09 2023
[02/08 15:26:09    565s] #
[02/08 15:26:09    565s] #
[02/08 15:26:09    565s] #Start Post Route Wire Spread.
[02/08 15:26:10    567s] #Done with 119 horizontal wires in 2 hboxes and 280 vertical wires in 2 hboxes.
[02/08 15:26:10    567s] #Complete Post Route Wire Spread.
[02/08 15:26:10    567s] #
[02/08 15:26:10    567s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:26:10    567s] #Total wire length = 207682 um.
[02/08 15:26:10    567s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal2 = 46559 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal3 = 58322 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal4 = 45972 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal5 = 32955 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal6 = 18836 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:26:10    567s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:26:10    567s] #Total number of vias = 89902
[02/08 15:26:10    567s] #Up-Via Summary (total 89902):
[02/08 15:26:10    567s] #           
[02/08 15:26:10    567s] #-----------------------
[02/08 15:26:10    567s] # Metal1          38210
[02/08 15:26:10    567s] # Metal2          31344
[02/08 15:26:10    567s] # Metal3          11783
[02/08 15:26:10    567s] # Metal4           5714
[02/08 15:26:10    567s] # Metal5           2572
[02/08 15:26:10    567s] # Metal6            242
[02/08 15:26:10    567s] # Metal7             26
[02/08 15:26:10    567s] # Metal8              7
[02/08 15:26:10    567s] # Metal9              4
[02/08 15:26:10    567s] #-----------------------
[02/08 15:26:10    567s] #                 89902 
[02/08 15:26:10    567s] #
[02/08 15:26:11    567s] #   number of violations = 0
[02/08 15:26:11    567s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/08 15:26:11    567s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1581.35 (MB), peak = 1632.63 (MB)
[02/08 15:26:11    567s] #CELL_VIEW picorv32,init has no DRC violation.
[02/08 15:26:11    567s] #Total number of DRC violations = 0
[02/08 15:26:11    567s] #Total number of net violated process antenna rule = 0
[02/08 15:26:11    567s] #Post Route wire spread is done.
[02/08 15:26:11    567s] #Total number of nets with non-default rule or having extra spacing = 22
[02/08 15:26:11    567s] #Total wire length = 207682 um.
[02/08 15:26:11    567s] #Total half perimeter of net bounding box = 164860 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal1 = 2347 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal2 = 46559 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal3 = 58322 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal4 = 45972 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal5 = 32955 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal6 = 18836 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal7 = 2341 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal8 = 293 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal9 = 48 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal10 = 9 um.
[02/08 15:26:11    567s] #Total wire length on LAYER Metal11 = 0 um.
[02/08 15:26:11    567s] #Total number of vias = 89902
[02/08 15:26:11    567s] #Up-Via Summary (total 89902):
[02/08 15:26:11    567s] #           
[02/08 15:26:11    567s] #-----------------------
[02/08 15:26:11    567s] # Metal1          38210
[02/08 15:26:11    567s] # Metal2          31344
[02/08 15:26:11    567s] # Metal3          11783
[02/08 15:26:11    567s] # Metal4           5714
[02/08 15:26:11    567s] # Metal5           2572
[02/08 15:26:11    567s] # Metal6            242
[02/08 15:26:11    567s] # Metal7             26
[02/08 15:26:11    567s] # Metal8              7
[02/08 15:26:11    567s] # Metal9              4
[02/08 15:26:11    567s] #-----------------------
[02/08 15:26:11    567s] #                 89902 
[02/08 15:26:11    567s] #
[02/08 15:26:11    567s] #route_detail Statistics:
[02/08 15:26:11    567s] #Cpu time = 00:00:09
[02/08 15:26:11    567s] #Elapsed time = 00:00:09
[02/08 15:26:11    567s] #Increased memory = 13.12 (MB)
[02/08 15:26:11    567s] #Total memory = 1513.45 (MB)
[02/08 15:26:11    567s] #Peak memory = 1632.63 (MB)
[02/08 15:26:11    567s] #Skip updating routing design signature in db-snapshot flow
[02/08 15:26:11    567s] ### Time Record (DB Export) is installed.
[02/08 15:26:11    568s] ### Time Record (DB Export) is uninstalled.
[02/08 15:26:11    568s] ### Time Record (Post Callback) is installed.
[02/08 15:26:11    568s] ### Time Record (Post Callback) is uninstalled.
[02/08 15:26:11    568s] #
[02/08 15:26:11    568s] #route_global_detail statistics:
[02/08 15:26:11    568s] #Cpu time = 00:00:10
[02/08 15:26:11    568s] #Elapsed time = 00:00:10
[02/08 15:26:11    568s] #Increased memory = -25.63 (MB)
[02/08 15:26:11    568s] #Total memory = 1478.21 (MB)
[02/08 15:26:11    568s] #Peak memory = 1632.63 (MB)
[02/08 15:26:11    568s] #Number of warnings = 1
[02/08 15:26:11    568s] #Total number of warnings = 43
[02/08 15:26:11    568s] #Number of fails = 0
[02/08 15:26:11    568s] #Total number of fails = 0
[02/08 15:26:11    568s] #Complete route_global_detail on Wed Feb  8 15:26:11 2023
[02/08 15:26:11    568s] #
[02/08 15:26:11    568s] ### Time Record (route_global_detail) is uninstalled.
[02/08 15:26:11    568s] ### 
[02/08 15:26:11    568s] ###   Scalability Statistics
[02/08 15:26:11    568s] ### 
[02/08 15:26:11    568s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:26:11    568s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[02/08 15:26:11    568s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:26:11    568s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/08 15:26:11    568s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[02/08 15:26:11    568s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[02/08 15:26:11    568s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[02/08 15:26:11    568s] ###   Entire Command                |        00:00:10|        00:00:10|             1.0|
[02/08 15:26:11    568s] ### --------------------------------+----------------+----------------+----------------+
[02/08 15:26:11    568s] ### 
[02/08 15:26:11    568s] **opt_design ... cpu = 0:00:47, real = 0:00:50, mem = 1456.1M, totSessionCpu=0:09:28 **
[02/08 15:26:11    568s] -routeWithEco false                       # bool, default=false
[02/08 15:26:11    568s] -routeSelectedNetOnly false               # bool, default=false
[02/08 15:26:11    568s] -routeWithTimingDriven true               # bool, default=false, user setting
[02/08 15:26:11    568s] -routeWithSiDriven true                   # bool, default=false, user setting
[02/08 15:26:11    568s] New Signature Flow (restoreNanoRouteOptions) ....
[02/08 15:26:11    568s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[02/08 15:26:11    568s] LayerId::1 widthSet size::2
[02/08 15:26:11    568s] LayerId::2 widthSet size::2
[02/08 15:26:11    568s] LayerId::3 widthSet size::2
[02/08 15:26:11    568s] LayerId::4 widthSet size::2
[02/08 15:26:11    568s] LayerId::5 widthSet size::2
[02/08 15:26:11    568s] LayerId::6 widthSet size::2
[02/08 15:26:11    568s] LayerId::7 widthSet size::2
[02/08 15:26:11    568s] LayerId::8 widthSet size::2
[02/08 15:26:11    568s] LayerId::9 widthSet size::2
[02/08 15:26:11    568s] LayerId::10 widthSet size::2
[02/08 15:26:11    568s] LayerId::11 widthSet size::2
[02/08 15:26:11    568s] Initializing multi-corner resistance tables ...
[02/08 15:26:12    568s] ### Net info: total nets: 10286
[02/08 15:26:12    568s] ### Net info: dirty nets: 0
[02/08 15:26:12    568s] ### Net info: marked as disconnected nets: 0
[02/08 15:26:12    568s] #num needed restored net=0
[02/08 15:26:12    568s] #need_extraction net=0 (total=10286)
[02/08 15:26:12    568s] ### Net info: fully routed nets: 10090
[02/08 15:26:12    568s] ### Net info: trivial (< 2 pins) nets: 196
[02/08 15:26:12    568s] ### Net info: unrouted nets: 0
[02/08 15:26:12    568s] ### Net info: re-extraction nets: 0
[02/08 15:26:12    568s] ### Net info: ignored nets: 0
[02/08 15:26:12    568s] ### Net info: skip routing nets: 0
[02/08 15:26:12    568s] #Start routing data preparation on Wed Feb  8 15:26:12 2023
[02/08 15:26:12    568s] #
[02/08 15:26:12    568s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:26:12    568s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:26:12    568s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:26:12    568s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:26:12    568s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:26:12    568s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/08 15:26:12    568s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/08 15:26:12    568s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/08 15:26:12    568s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/08 15:26:12    569s] #Regenerating Ggrids automatically.
[02/08 15:26:12    569s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:26:12    569s] #Using automatically generated G-grids.
[02/08 15:26:12    569s] #Done routing data preparation.
[02/08 15:26:12    569s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.58 (MB), peak = 1632.63 (MB)
[02/08 15:26:12    569s] #Extract in post route mode
[02/08 15:26:12    569s] #
[02/08 15:26:12    569s] #Start tQuantus RC extraction...
[02/08 15:26:12    569s] #Start building rc corner(s)...
[02/08 15:26:12    569s] #Number of RC Corner = 1
[02/08 15:26:12    569s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
[02/08 15:26:12    569s] #METAL_1 -> Metal1 (1)
[02/08 15:26:12    569s] #METAL_2 -> Metal2 (2)
[02/08 15:26:12    569s] #METAL_3 -> Metal3 (3)
[02/08 15:26:12    569s] #METAL_4 -> Metal4 (4)
[02/08 15:26:12    569s] #METAL_5 -> Metal5 (5)
[02/08 15:26:12    569s] #METAL_6 -> Metal6 (6)
[02/08 15:26:12    569s] #METAL_7 -> Metal7 (7)
[02/08 15:26:12    569s] #METAL_8 -> Metal8 (8)
[02/08 15:26:12    569s] #METAL_9 -> Metal9 (9)
[02/08 15:26:12    569s] #METAL_10 -> Metal10 (10)
[02/08 15:26:12    569s] #METAL_11 -> Metal11 (11)
[02/08 15:26:12    569s] #SADV_On
[02/08 15:26:12    569s] # Corner(s) : 
[02/08 15:26:12    569s] #default_emulate_rc_corner [ 0.00]
[02/08 15:26:14    570s] # Corner id: 0
[02/08 15:26:14    570s] # Layout Scale: 1.000000
[02/08 15:26:14    570s] # Has Metal Fill model: yes
[02/08 15:26:14    570s] # Temperature was set
[02/08 15:26:14    570s] # Temperature : 0.000000
[02/08 15:26:14    570s] # Ref. Temp   : 25.000000
[02/08 15:26:14    570s] #SADV_Off
[02/08 15:26:14    570s] #total pattern=286 [11, 792]
[02/08 15:26:14    570s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[02/08 15:26:14    570s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[02/08 15:26:14    570s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
[02/08 15:26:14    570s] #number model r/c [1,1] [11,792] read
[02/08 15:26:15    570s] #0 rcmodel(s) requires rebuild
[02/08 15:26:15    570s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1487.86 (MB), peak = 1632.63 (MB)
[02/08 15:26:16    571s] #Start building rc corner(s)...
[02/08 15:26:16    571s] #Number of RC Corner = 1
[02/08 15:26:16    571s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 (real) 
[02/08 15:26:16    571s] #METAL_1 -> Metal1 (1)
[02/08 15:26:16    571s] #METAL_2 -> Metal2 (2)
[02/08 15:26:16    571s] #METAL_3 -> Metal3 (3)
[02/08 15:26:16    571s] #METAL_4 -> Metal4 (4)
[02/08 15:26:16    571s] #METAL_5 -> Metal5 (5)
[02/08 15:26:16    571s] #METAL_6 -> Metal6 (6)
[02/08 15:26:16    571s] #METAL_7 -> Metal7 (7)
[02/08 15:26:16    571s] #METAL_8 -> Metal8 (8)
[02/08 15:26:16    571s] #METAL_9 -> Metal9 (9)
[02/08 15:26:16    571s] #METAL_10 -> Metal10 (10)
[02/08 15:26:16    571s] #METAL_11 -> Metal11 (11)
[02/08 15:26:16    571s] #SADV_On
[02/08 15:26:17    571s] # Corner(s) : 
[02/08 15:26:17    571s] #default_emulate_rc_corner [ 0.00]
[02/08 15:26:18    572s] # Corner id: 0
[02/08 15:26:18    572s] # Layout Scale: 1.000000
[02/08 15:26:18    572s] # Has Metal Fill model: yes
[02/08 15:26:18    572s] # Temperature was set
[02/08 15:26:18    572s] # Temperature : 0.000000
[02/08 15:26:18    572s] # Ref. Temp   : 25.000000
[02/08 15:26:18    572s] #SADV_Off
[02/08 15:26:18    572s] #total pattern=286 [11, 792]
[02/08 15:26:18    572s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[02/08 15:26:18    572s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[02/08 15:26:18    572s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 0.000000 
[02/08 15:26:18    572s] #number model r/c [1,1] [11,792] read
[02/08 15:26:19    572s] #0 rcmodel(s) requires rebuild
[02/08 15:26:19    572s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1493.98 (MB), peak = 1632.63 (MB)
[02/08 15:26:20    574s] #Length limit = 200 pitches
[02/08 15:26:20    574s] #opt mode = 2
[02/08 15:26:20    574s] #Start routing data preparation on Wed Feb  8 15:26:20 2023
[02/08 15:26:20    574s] #
[02/08 15:26:21    574s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:26:21    574s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:26:21    574s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:26:21    574s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:26:21    574s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:26:21    574s] #Regenerating Ggrids automatically.
[02/08 15:26:21    574s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:26:21    574s] #Using automatically generated G-grids.
[02/08 15:26:21    574s] #Done routing data preparation.
[02/08 15:26:21    574s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.07 (MB), peak = 1632.63 (MB)
[02/08 15:26:21    574s] #Start routing data preparation on Wed Feb  8 15:26:21 2023
[02/08 15:26:21    574s] #
[02/08 15:26:21    574s] #Minimum voltage of a net in the design = 0.000.
[02/08 15:26:21    574s] #Maximum voltage of a net in the design = 1.100.
[02/08 15:26:21    574s] #Voltage range [0.000 - 1.100] has 10211 nets.
[02/08 15:26:21    574s] #Voltage range [0.000 - 0.000] has 74 nets.
[02/08 15:26:21    574s] #Voltage range [1.100 - 1.100] has 1 net.
[02/08 15:26:21    574s] #Regenerating Ggrids automatically.
[02/08 15:26:21    574s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/08 15:26:21    574s] #Using automatically generated G-grids.
[02/08 15:26:21    575s] #Done routing data preparation.
[02/08 15:26:21    575s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.09 (MB), peak = 1632.63 (MB)
[02/08 15:26:21    575s] #Init Design Signature = -836675500
[02/08 15:26:21    575s] #Start generate extraction boxes.
[02/08 15:26:21    575s] #
[02/08 15:26:21    575s] #Extract using 30 x 30 Hboxes
[02/08 15:26:21    575s] #4x4 initial hboxes
[02/08 15:26:21    575s] #Use area based hbox pruning.
[02/08 15:26:21    575s] #0/0 hboxes pruned.
[02/08 15:26:21    575s] #Complete generating extraction boxes.
[02/08 15:26:21    575s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[02/08 15:26:21    575s] #Process 0 special clock nets for rc extraction
[02/08 15:26:21    575s] #0 temporary NDR added
[02/08 15:26:21    575s] #Total 10090 nets were built. 118 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/08 15:26:29    583s] #Run Statistics for Extraction:
[02/08 15:26:29    583s] #   Cpu time = 00:00:08, elapsed time = 00:00:08 .
[02/08 15:26:29    583s] #   Increased memory =   111.06 (MB), total memory =  1593.20 (MB), peak memory =  1632.63 (MB)
[02/08 15:26:30    583s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1530.48 (MB), peak = 1632.63 (MB)
[02/08 15:26:30    583s] #RC Statistics: 62302 Res, 34051 Ground Cap, 1808 XCap (Edge to Edge)
[02/08 15:26:30    583s] #RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2799.26 (35657), Avg L-Edge Length: 8444.47 (21262)
[02/08 15:26:30    583s] #Start writing rcdb into /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d
[02/08 15:26:30    583s] #Finish writing rcdb with 72514 nodes, 62424 edges, and 4066 xcaps
[02/08 15:26:30    583s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.38 (MB), peak = 1632.63 (MB)
[02/08 15:26:30    583s] Restoring parasitic data from file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d' ...
[02/08 15:26:30    583s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d' for reading (mem: 2227.566M)
[02/08 15:26:30    583s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d' for content verification (mem: 2227.566M)
[02/08 15:26:30    583s] Reading RCDB with compressed RC data.
[02/08 15:26:30    583s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d': 0 access done (mem: 2227.566M)
[02/08 15:26:30    583s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d': 0 access done (mem: 2227.566M)
[02/08 15:26:30    583s] Reading RCDB with compressed RC data.
[02/08 15:26:30    583s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d' for reading (mem: 2227.566M)
[02/08 15:26:30    583s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2227.566M)
[02/08 15:26:30    583s] Following multi-corner parasitics specified:
[02/08 15:26:30    583s] 	/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d (rcdb)
[02/08 15:26:30    583s] processing rcdb (/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d) for hinst (top) of cell (picorv32);
[02/08 15:26:30    583s] Reading RCDB with compressed RC data.
[02/08 15:26:30    583s] 		Cell picorv32 has rcdb /tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d specified
[02/08 15:26:30    583s] Cell picorv32, hinst 
[02/08 15:26:30    584s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/nr92585_AbTxwt.rcdb.d': 0 access done (mem: 2227.566M)
[02/08 15:26:30    584s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2203.566M)
[02/08 15:26:30    584s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d' for reading (mem: 2203.566M)
[02/08 15:26:30    584s] Reading RCDB with compressed RC data.
[02/08 15:26:30    584s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2203.566M)
[02/08 15:26:30    584s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2203.566M)
[02/08 15:26:30    584s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2203.566M)
[02/08 15:26:30    584s] #
[02/08 15:26:30    584s] #Restore RCDB.
[02/08 15:26:30    584s] #
[02/08 15:26:30    584s] #Complete tQuantus RC extraction.
[02/08 15:26:30    584s] #Cpu time = 00:00:15
[02/08 15:26:30    584s] #Elapsed time = 00:00:18
[02/08 15:26:30    584s] #Increased memory = 71.88 (MB)
[02/08 15:26:30    584s] #Total memory = 1532.53 (MB)
[02/08 15:26:30    584s] #Peak memory = 1632.63 (MB)
[02/08 15:26:30    584s] #
[02/08 15:26:31    584s] #118 inserted nodes are removed
[02/08 15:26:31    584s] #Final Design Signature = -371724325
[02/08 15:26:31    585s] **opt_design ... cpu = 0:01:04, real = 0:01:10, mem = 1477.9M, totSessionCpu=0:09:45 **
[02/08 15:26:31    585s] Starting delay calculation for Setup views
[02/08 15:26:31    585s] Starting SI iteration 1 using Infinite Timing Windows
[02/08 15:26:31    585s] Begin IPO call back ...
[02/08 15:26:32    585s] End IPO call back ...
[02/08 15:26:32    585s] #################################################################################
[02/08 15:26:32    585s] # Design Stage: PostRoute
[02/08 15:26:32    585s] # Design Name: picorv32
[02/08 15:26:32    585s] # Design Mode: 90nm
[02/08 15:26:32    585s] # Analysis Mode: MMMC OCV 
[02/08 15:26:32    585s] # Parasitics Mode: SPEF/RCDB
[02/08 15:26:32    585s] # Signoff Settings: SI On 
[02/08 15:26:32    585s] #################################################################################
[02/08 15:26:32    586s] AAE_INFO: 1 threads acquired from CTE.
[02/08 15:26:32    586s] Setting infinite Tws ...
[02/08 15:26:32    586s] First Iteration Infinite Tw... 
[02/08 15:26:32    586s] Calculate early delays in OCV mode...
[02/08 15:26:32    586s] Calculate late delays in OCV mode...
[02/08 15:26:32    586s] Topological Sorting (REAL = 0:00:00.0, MEM = 2199.0M, InitMEM = 2197.6M)
[02/08 15:26:32    586s] Start delay calculation (fullDC) (1 T). (MEM=2198.99)
[02/08 15:26:32    586s] End AAE Lib Interpolated Model. (MEM=2215.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:26:32    586s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d' for reading (mem: 2215.422M)
[02/08 15:26:32    586s] Reading RCDB with compressed RC data.
[02/08 15:26:32    586s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2210.2M)
[02/08 15:26:34    588s] Total number of fetched objects 10093
[02/08 15:26:34    588s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:26:34    588s] AAE_INFO-618: Total number of nets in the design is 10286,  100.0 percent of the nets selected for SI analysis
[02/08 15:26:34    588s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/08 15:26:34    588s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 2252.8M) ***
[02/08 15:26:34    588s] End delay calculation. (MEM=2252.84 CPU=0:00:01.9 REAL=0:00:02.0)
[02/08 15:26:34    588s] End delay calculation (fullDC). (MEM=2252.84 CPU=0:00:02.3 REAL=0:00:02.0)
[02/08 15:26:35    588s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2252.8M)
[02/08 15:26:35    588s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/08 15:26:35    588s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2252.8M)
[02/08 15:26:35    588s] Starting SI iteration 2
[02/08 15:26:35    588s] Calculate early delays in OCV mode...
[02/08 15:26:35    588s] Calculate late delays in OCV mode...
[02/08 15:26:35    588s] Start delay calculation (fullDC) (1 T). (MEM=2222.96)
[02/08 15:26:35    589s] End AAE Lib Interpolated Model. (MEM=2222.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:26:35    589s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 10. 
[02/08 15:26:35    589s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10093. 
[02/08 15:26:35    589s] Total number of fetched objects 10093
[02/08 15:26:35    589s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/08 15:26:35    589s] AAE_INFO-618: Total number of nets in the design is 10286,  0.2 percent of the nets selected for SI analysis
[02/08 15:26:35    589s] End delay calculation. (MEM=2229.11 CPU=0:00:00.1 REAL=0:00:00.0)
[02/08 15:26:35    589s] End delay calculation (fullDC). (MEM=2229.11 CPU=0:00:00.2 REAL=0:00:00.0)
[02/08 15:26:35    589s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2229.1M) ***
[02/08 15:26:36    589s] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:09:50 mem=2229.1M)
[02/08 15:26:36    589s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.1M
[02/08 15:26:36    589s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:2229.1M
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] ------------------------------------------------------------
[02/08 15:26:36    590s]        Post-ecoRoute Summary                             
[02/08 15:26:36    590s] ------------------------------------------------------------
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] Setup views included:
[02/08 15:26:36    590s]  default_emulate_view 
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] +--------------------+---------+---------+---------+
[02/08 15:26:36    590s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:26:36    590s] +--------------------+---------+---------+---------+
[02/08 15:26:36    590s] |           WNS (ns):|  6.323  |  6.673  |  6.323  |
[02/08 15:26:36    590s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:26:36    590s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:26:36    590s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:26:36    590s] +--------------------+---------+---------+---------+
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] +----------------+-------------------------------+------------------+
[02/08 15:26:36    590s] |                |              Real             |       Total      |
[02/08 15:26:36    590s] |    DRVs        +------------------+------------+------------------|
[02/08 15:26:36    590s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:26:36    590s] +----------------+------------------+------------+------------------+
[02/08 15:26:36    590s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:26:36    590s] |   max_tran     |      2 (2)       |   -0.169   |      2 (2)       |
[02/08 15:26:36    590s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:26:36    590s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:26:36    590s] +----------------+------------------+------------+------------------+
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] Density: 85.358%
[02/08 15:26:36    590s] Total number of glitch violations: 0
[02/08 15:26:36    590s] ------------------------------------------------------------
[02/08 15:26:36    590s] **opt_design ... cpu = 0:01:09, real = 0:01:15, mem = 1524.9M, totSessionCpu=0:09:50 **
[02/08 15:26:36    590s] **opt_design ... cpu = 0:01:09, real = 0:01:15, mem = 1524.9M, totSessionCpu=0:09:50 **
[02/08 15:26:36    590s] Executing marking Critical Nets1
[02/08 15:26:36    590s] Running postRoute recovery in postEcoRoute mode
[02/08 15:26:36    590s] **opt_design ... cpu = 0:01:09, real = 0:01:15, mem = 1524.9M, totSessionCpu=0:09:50 **
[02/08 15:26:36    590s]   Timing/DRV Snapshot: (TGT)
[02/08 15:26:36    590s]      Weighted WNS: 0.000
[02/08 15:26:36    590s]       All  PG WNS: 0.000
[02/08 15:26:36    590s]       High PG WNS: 0.000
[02/08 15:26:36    590s]       All  PG TNS: 0.000
[02/08 15:26:36    590s]       High PG TNS: 0.000
[02/08 15:26:36    590s]          Tran DRV: 2
[02/08 15:26:36    590s]           Cap DRV: 232
[02/08 15:26:36    590s]        Fanout DRV: 0
[02/08 15:26:36    590s]            Glitch: 0
[02/08 15:26:36    590s]    Category Slack: { [L, 6.323] [H, 6.673] }
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] Checking setup slack degradation ...
[02/08 15:26:36    590s] Recovery Manager:
[02/08 15:26:36    590s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.116) - Skip
[02/08 15:26:36    590s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.058) - Skip
[02/08 15:26:36    590s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/08 15:26:36    590s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] Recovery Manager:
[02/08 15:26:36    590s]     Tran DRV degradation : 0 (2 -> 2, Margin 20) - Skip
[02/08 15:26:36    590s]      Cap DRV degradation : 0 (232 -> 232, Margin 20) - Skip
[02/08 15:26:36    590s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/08 15:26:36    590s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] Checking DRV degradation...
[02/08 15:26:36    590s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/08 15:26:36    590s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2206.38M, totSessionCpu=0:09:50).
[02/08 15:26:36    590s] **opt_design ... cpu = 0:01:09, real = 0:01:15, mem = 1524.9M, totSessionCpu=0:09:50 **
[02/08 15:26:36    590s] 
[02/08 15:26:36    590s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.4M
[02/08 15:26:36    590s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:36    590s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:26:36    590s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:36    590s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:26:36    590s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:26:36    590s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:36    590s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:26:36    590s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2206.4M
[02/08 15:26:36    590s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.4M
[02/08 15:26:36    590s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2206.4M
[02/08 15:26:36    590s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2206.4M
[02/08 15:26:36    590s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2206.0M
[02/08 15:26:37    590s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:26:37    590s] UM:                                       postroute.recovery
[02/08 15:26:37    590s] Latch borrow mode reset to max_borrow
[02/08 15:26:37    590s] Reported timing to dir ./timingReports
[02/08 15:26:37    590s] **opt_design ... cpu = 0:01:10, real = 0:01:16, mem = 1524.6M, totSessionCpu=0:09:51 **
[02/08 15:26:37    591s] End AAE Lib Interpolated Model. (MEM=2205.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:26:37    591s] Begin: glitch net info
[02/08 15:26:37    591s] glitch slack range: number of glitch nets
[02/08 15:26:37    591s] glitch slack < -0.32 : 0
[02/08 15:26:37    591s] -0.32 < glitch slack < -0.28 : 0
[02/08 15:26:37    591s] -0.28 < glitch slack < -0.24 : 0
[02/08 15:26:37    591s] -0.24 < glitch slack < -0.2 : 0
[02/08 15:26:37    591s] -0.2 < glitch slack < -0.16 : 0
[02/08 15:26:37    591s] -0.16 < glitch slack < -0.12 : 0
[02/08 15:26:37    591s] -0.12 < glitch slack < -0.08 : 0
[02/08 15:26:37    591s] -0.08 < glitch slack < -0.04 : 0
[02/08 15:26:37    591s] -0.04 < glitch slack : 0
[02/08 15:26:37    591s] End: glitch net info
[02/08 15:26:37    591s] All LLGs are deleted
[02/08 15:26:37    591s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2206.0M
[02/08 15:26:37    591s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2206.0M
[02/08 15:26:37    591s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.0M
[02/08 15:26:37    591s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2206.0M
[02/08 15:26:37    591s] **WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[02/08 15:26:37    591s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2206.4M
[02/08 15:26:37    591s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.005, MEM:2206.4M
[02/08 15:26:37    591s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:2206.4M
[02/08 15:26:37    591s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.070, MEM:2206.4M
[02/08 15:26:39    592s] 
[02/08 15:26:39    592s] ------------------------------------------------------------
[02/08 15:26:39    592s]      opt_design Final SI Timing Summary                             
[02/08 15:26:39    592s] ------------------------------------------------------------
[02/08 15:26:39    592s] 
[02/08 15:26:39    592s] Setup views included:
[02/08 15:26:39    592s]  default_emulate_view 
[02/08 15:26:39    592s] 
[02/08 15:26:39    592s] +--------------------+---------+---------+---------+
[02/08 15:26:39    592s] |     Setup mode     |   all   | reg2reg | default |
[02/08 15:26:39    592s] +--------------------+---------+---------+---------+
[02/08 15:26:39    592s] |           WNS (ns):|  6.323  |  6.673  |  6.323  |
[02/08 15:26:39    592s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[02/08 15:26:39    592s] |    Violating Paths:|    0    |    0    |    0    |
[02/08 15:26:39    592s] |          All Paths:|  4680   |  4428   |  2036   |
[02/08 15:26:39    592s] +--------------------+---------+---------+---------+
[02/08 15:26:39    592s] 
[02/08 15:26:39    592s] +----------------+-------------------------------+------------------+
[02/08 15:26:39    592s] |                |              Real             |       Total      |
[02/08 15:26:39    592s] |    DRVs        +------------------+------------+------------------|
[02/08 15:26:39    592s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/08 15:26:39    592s] +----------------+------------------+------------+------------------+
[02/08 15:26:39    592s] |   max_cap      |    232 (232)     |   -0.702   |    232 (232)     |
[02/08 15:26:39    592s] |   max_tran     |      2 (2)       |   -0.169   |      2 (2)       |
[02/08 15:26:39    592s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:26:39    592s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/08 15:26:39    592s] +----------------+------------------+------------+------------------+
[02/08 15:26:39    592s] 
[02/08 15:26:39    592s] Density: 85.358%
[02/08 15:26:39    592s] Total number of glitch violations: 0
[02/08 15:26:39    592s] ------------------------------------------------------------
[02/08 15:26:39    592s] **opt_design ... cpu = 0:01:11, real = 0:01:18, mem = 1525.1M, totSessionCpu=0:09:52 **
[02/08 15:26:39    592s] Deleting Cell Server ...
[02/08 15:26:39    592s] Deleting Lib Analyzer.
[02/08 15:26:39    592s]  ReSet Options after AAE Based Opt flow 
[02/08 15:26:39    592s] *** Finished opt_design ***
[02/08 15:26:39    592s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:26:39    592s] UM:*          0.000 ns          6.323 ns  final
[02/08 15:26:39    592s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.4M
[02/08 15:26:39    592s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:39    592s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:26:39    592s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:39    592s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:26:39    592s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:26:39    592s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:39    592s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:26:39    592s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2206.4M
[02/08 15:26:39    592s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.4M
[02/08 15:26:39    592s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:2206.4M
[02/08 15:26:39    592s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2206.4M
[02/08 15:26:39    592s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2206.0M
[02/08 15:26:40    592s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:26:40    592s] UM:                                       opt_design_postroute
[02/08 15:26:40    592s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/08 15:26:40    592s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:26:40    592s] Info: Destroy the CCOpt slew target map.
[02/08 15:26:40    592s] clean pInstBBox. size 0
[02/08 15:26:40    592s] All LLGs are deleted
[02/08 15:26:40    592s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2206.0M
[02/08 15:26:40    592s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2206.0M
[02/08 15:26:40    592s] 
[02/08 15:26:40    592s] =============================================================================================
[02/08 15:26:40    592s]  Final TAT Report for opt_design
[02/08 15:26:40    592s] =============================================================================================
[02/08 15:26:40    592s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:26:40    592s] ---------------------------------------------------------------------------------------------
[02/08 15:26:40    592s] [ DrvOpt                 ]      1   0:00:04.0  (   5.1 % )     0:00:04.0 /  0:00:04.0    1.0
[02/08 15:26:40    592s] [ ClockDrv               ]      1   0:00:04.7  (   6.0 % )     0:00:04.7 /  0:00:04.7    1.0
[02/08 15:26:40    592s] [ TimingUpdate           ]     10   0:00:01.3  (   1.7 % )     0:00:09.3 /  0:00:09.3    1.0
[02/08 15:26:40    592s] [ FullDelayCalc          ]      2   0:00:08.0  (  10.1 % )     0:00:08.0 /  0:00:08.0    1.0
[02/08 15:26:40    592s] [ Extraction             ]      2   0:00:39.2  (  49.9 % )     0:00:39.2 /  0:00:33.6    0.9
[02/08 15:26:40    592s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/08 15:26:40    592s] [ RefinePlace            ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/08 15:26:40    592s] [ LayerAssignment        ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/08 15:26:40    592s] [ EcoRoute               ]      1   0:00:10.4  (  13.3 % )     0:00:10.4 /  0:00:10.4    1.0
[02/08 15:26:40    592s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[02/08 15:26:40    592s] [ QThreadMaster          ]      1   0:00:02.7  (   3.5 % )     0:00:02.7 /  0:00:02.0    0.7
[02/08 15:26:40    592s] [ TimingReport           ]     10   0:00:00.8  (   1.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/08 15:26:40    592s] [ DrvReport              ]      5   0:00:01.9  (   2.4 % )     0:00:01.9 /  0:00:01.0    0.5
[02/08 15:26:40    592s] [ MISC                   ]          0:00:04.7  (   5.9 % )     0:00:04.7 /  0:00:04.4    0.9
[02/08 15:26:40    592s] ---------------------------------------------------------------------------------------------
[02/08 15:26:40    592s]  opt_design TOTAL                   0:01:18.5  ( 100.0 % )     0:01:18.5 /  0:01:10.9    0.9
[02/08 15:26:40    592s] ---------------------------------------------------------------------------------------------
[02/08 15:26:40    592s] 
[02/08 15:26:40    592s] OPERPROF: Starting HotSpotCal at level 1, MEM:2206.0M
[02/08 15:26:40    592s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:40    592s] [hotspot] |            |   max hotspot | total hotspot |
[02/08 15:26:40    592s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:40    592s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/08 15:26:40    592s] [hotspot] | normalized |          0.00 |          0.00 |
[02/08 15:26:40    592s] [hotspot] +------------+---------------+---------------+
[02/08 15:26:40    592s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/08 15:26:40    592s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2206.0M
[02/08 15:26:40    592s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2206.0M
[02/08 15:26:40    592s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2206.0M
[02/08 15:26:40    592s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2206.4M
[02/08 15:26:40    592s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:2206.4M
[02/08 15:26:40    592s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:2206.4M
[02/08 15:26:40    592s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2206.4M
[02/08 15:26:40    592s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2206.4M
[02/08 15:26:40    592s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2206.0M
[02/08 15:26:40    593s]       timing.setup.tns  timing.setup.wns  snapshot
[02/08 15:26:40    593s] UM:                                       postroute
[02/08 15:26:40    593s] @file 93:
[02/08 15:26:40    593s] @file 94: report_area > $LAYOUT_REPORTS/area_postroute.txt
[02/08 15:26:40    593s] @file 95: report_power > $LAYOUT_REPORTS/power_postroute.txt
[02/08 15:26:42    594s] *
[02/08 15:26:42    594s] 
[02/08 15:26:42    594s] 
[02/08 15:26:42    594s] 
[02/08 15:26:42    594s] Total Power
[02/08 15:26:42    594s] -----------------------------------------------------------------------------------------
[02/08 15:26:42    594s] Total Internal Power:        1.13201846 	   33.3950%%
[02/08 15:26:42    594s] Total Switching Power:       2.25586495 	   66.5488%%
[02/08 15:26:42    594s] Total Leakage Power:         0.00190581 	    0.0562%%
[02/08 15:26:42    594s] Total Power:                 3.38978922
[02/08 15:26:42    594s] -----------------------------------------------------------------------------------------
[02/08 15:26:43    595s] @file 96: report_gate_count -out_file $LAYOUT_REPORTS/gates_postroute.txt
[02/08 15:26:43    595s] Gate area 1.0260 um^2
[02/08 15:26:43    595s] [0] picorv32 Gates=29307 Cells=9191 Area=30069.7 um^2
[02/08 15:26:43    595s] @file 97: report_qor -format text -file $LAYOUT_REPORTS/qor_postroute.txt
[02/08 15:26:44    595s] @file 98: report_route -summary > $LAYOUT_REPORTS/route_postroute.txt
[02/08 15:26:44    595s] @file 99:
[02/08 15:26:44    595s] @file 100: time_design -post_route -slack_report > $LAYOUT_REPORTS/timing_setup_postroute.txt
[02/08 15:26:44    595s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d': 10090 access done (mem: 2205.961M)
[02/08 15:26:44    595s] tQuantus: Use design signature to decide re-extraction is ON
[02/08 15:26:44    596s] tQuantus: Original signature = 89387483, new signature = 89387483
[02/08 15:26:44    596s] tQuantus: Design is clean by design signature
[02/08 15:26:44    596s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d' for reading (mem: 2205.961M)
[02/08 15:26:44    596s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2205.961M)
[02/08 15:26:44    596s] Effort level <high> specified for reg2reg path_group
[02/08 15:26:44    596s] End AAE Lib Interpolated Model. (MEM=2197.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:26:44    596s] Begin: glitch net info
[02/08 15:26:44    596s] glitch slack range: number of glitch nets
[02/08 15:26:44    596s] glitch slack < -0.32 : 0
[02/08 15:26:44    596s] -0.32 < glitch slack < -0.28 : 0
[02/08 15:26:44    596s] -0.28 < glitch slack < -0.24 : 0
[02/08 15:26:44    596s] -0.24 < glitch slack < -0.2 : 0
[02/08 15:26:44    596s] -0.2 < glitch slack < -0.16 : 0
[02/08 15:26:44    596s] -0.16 < glitch slack < -0.12 : 0
[02/08 15:26:44    596s] -0.12 < glitch slack < -0.08 : 0
[02/08 15:26:44    596s] -0.08 < glitch slack < -0.04 : 0
[02/08 15:26:44    596s] -0.04 < glitch slack : 0
[02/08 15:26:44    596s] End: glitch net info
[02/08 15:26:44    596s] All LLGs are deleted
[02/08 15:26:44    596s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.0M
[02/08 15:26:44    596s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.0M
[02/08 15:26:44    596s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2198.0M
[02/08 15:26:44    596s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2198.0M
[02/08 15:26:44    596s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2198.4M
[02/08 15:26:44    596s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:2198.4M
[02/08 15:26:44    596s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:2198.4M
[02/08 15:26:44    596s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:2198.4M
[02/08 15:26:44    596s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2198.4M
[02/08 15:26:44    596s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2198.0M
[02/08 15:26:45    596s] Info: pop threads available for lower-level modules during optimization.
[02/08 15:26:45    596s] 
[02/08 15:26:45    596s] =============================================================================================
[02/08 15:26:45    596s]  Final TAT Report for time_design
[02/08 15:26:45    596s] =============================================================================================
[02/08 15:26:45    596s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:26:45    596s] ---------------------------------------------------------------------------------------------
[02/08 15:26:45    596s] [ TimingUpdate           ]      2   0:00:00.2  (  16.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:26:45    596s] [ Extraction             ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[02/08 15:26:45    596s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:26:45    596s] [ TimingReport           ]      2   0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/08 15:26:45    596s] [ DrvReport              ]      1   0:00:00.2  (  17.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/08 15:26:45    596s] [ MISC                   ]          0:00:00.6  (  46.9 % )     0:00:00.6 /  0:00:00.4    0.6
[02/08 15:26:45    596s] ---------------------------------------------------------------------------------------------
[02/08 15:26:45    596s]  time_design TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.0    0.8
[02/08 15:26:45    596s] ---------------------------------------------------------------------------------------------
[02/08 15:26:45    596s] 
[02/08 15:26:45    596s] @file 101: time_design -post_route -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postroute.txt
[02/08 15:26:45    597s] tQuantus: Use design signature to decide re-extraction is ON
[02/08 15:26:45    597s] tQuantus: Original signature = 89387483, new signature = 89387483
[02/08 15:26:45    597s] tQuantus: Design is clean by design signature
[02/08 15:26:45    597s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d' for reading (mem: 2197.969M)
[02/08 15:26:45    597s] Closing parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2197.969M)
[02/08 15:26:45    597s] Effort level <high> specified for reg2reg path_group
[02/08 15:26:46    597s] All LLGs are deleted
[02/08 15:26:46    597s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.4M
[02/08 15:26:46    597s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.4M
[02/08 15:26:46    597s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2170.4M
[02/08 15:26:46    597s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2170.4M
[02/08 15:26:46    597s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2170.9M
[02/08 15:26:46    597s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:2170.9M
[02/08 15:26:46    597s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2170.9M
[02/08 15:26:46    597s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.074, MEM:2170.9M
[02/08 15:26:46    597s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.9M
[02/08 15:26:46    597s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.4M
[02/08 15:26:46    598s] Setting infinite Tws ...
[02/08 15:26:46    598s] First Iteration Infinite Tw... 
[02/08 15:26:46    598s] Topological Sorting (REAL = 0:00:00.0, MEM = 2168.4M, InitMEM = 2168.4M)
[02/08 15:26:47    598s] End AAE Lib Interpolated Model. (MEM=2184.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:26:47    598s] Opening parasitic data file '/tmp/innovus_temp_92585_cn98.it.auth.gr_grigpavl_Zzse60/picorv32_92585_ANcQIH.rcdb.d/picorv32.rcdb.d' for reading (mem: 2184.875M)
[02/08 15:26:47    598s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2201.6M)
[02/08 15:26:49    600s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/08 15:26:49    600s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 2249.3M) ***
[02/08 15:26:49    601s] End AAE Lib Interpolated Model. (MEM=2211.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/08 15:26:50    601s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2179.6M) ***
[02/08 15:26:50    601s] 
[02/08 15:26:50    601s] =============================================================================================
[02/08 15:26:50    601s]  Final TAT Report for time_design
[02/08 15:26:50    601s] =============================================================================================
[02/08 15:26:50    601s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/08 15:26:50    601s] ---------------------------------------------------------------------------------------------
[02/08 15:26:50    601s] [ TimingUpdate           ]      1   0:00:00.2  (   3.8 % )     0:00:04.1 /  0:00:04.1    1.0
[02/08 15:26:50    601s] [ FullDelayCalc          ]      1   0:00:03.9  (  79.0 % )     0:00:03.9 /  0:00:03.9    1.0
[02/08 15:26:50    601s] [ Extraction             ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/08 15:26:50    601s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/08 15:26:50    601s] [ TimingReport           ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/08 15:26:50    601s] [ MISC                   ]          0:00:00.6  (  13.2 % )     0:00:00.6 /  0:00:00.6    0.9
[02/08 15:26:50    601s] ---------------------------------------------------------------------------------------------
[02/08 15:26:50    601s]  time_design TOTAL                  0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.8    1.0
[02/08 15:26:50    601s] ---------------------------------------------------------------------------------------------
[02/08 15:26:50    601s] 
[02/08 15:26:50    601s] @file 102: set_db timing_analysis_type single
[02/08 15:26:50    601s] @file 103:
[02/08 15:26:50    601s] @file 104: # Run DRC+connectivity checks
[02/08 15:26:50    601s] @file 105: set_db check_drc_disable_rules {}
[02/08 15:26:50    601s] @file 106: set_db check_drc_implant true
[02/08 15:26:50    601s] @file 107: set_db check_drc_implant_across_rows false
[02/08 15:26:50    601s] @file 108: set_db check_drc_ndr_spacing false
[02/08 15:26:50    601s] @file 109: set_db check_drc_check_only default
[02/08 15:26:50    601s] @file 110: set_db check_drc_inside_via_def false
[02/08 15:26:50    601s] @file 111: set_db check_drc_exclude_pg_net false
[02/08 15:26:50    601s] @file 112: set_db check_drc_ignore_trial_route false
[02/08 15:26:50    601s] @file 113: set_db check_drc_use_min_spacing_on_block_obs auto
[02/08 15:26:50    601s] @file 114: set_db check_drc_report $LAYOUT_REPORTS/picorv32.drc.rpt
[02/08 15:26:50    601s] @file 115: set_db check_drc_limit 1000
[02/08 15:26:50    601s] @file 116:
[02/08 15:26:50    601s] @file 117: check_drc
[02/08 15:26:50    601s] #-report /mnt/scratch_b/users/g/grigpavl/project-asic-2022/out/layout-reports/picorv32.drc.rpt # string, default="", user setting
[02/08 15:26:50    601s]  *** Starting Verify DRC (MEM: 2153.0) ***
[02/08 15:26:50    601s] 
[02/08 15:26:50    601s]   VERIFY DRC ...... Starting Verification
[02/08 15:26:50    601s]   VERIFY DRC ...... Initializing
[02/08 15:26:50    601s]   VERIFY DRC ...... Deleting Existing Violations
[02/08 15:26:50    601s]   VERIFY DRC ...... Creating Sub-Areas
[02/08 15:26:50    601s]   VERIFY DRC ...... Using new threading
[02/08 15:26:50    601s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 73.920 72.960} 1 of 9
[02/08 15:26:50    602s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/08 15:26:50    602s]   VERIFY DRC ...... Sub-Area: {73.920 0.000 147.840 72.960} 2 of 9
[02/08 15:26:51    602s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[02/08 15:26:51    602s]   VERIFY DRC ...... Sub-Area: {147.840 0.000 219.000 72.960} 3 of 9
[02/08 15:26:51    602s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[02/08 15:26:51    602s]   VERIFY DRC ...... Sub-Area: {0.000 72.960 73.920 145.920} 4 of 9
[02/08 15:26:52    603s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[02/08 15:26:52    603s]   VERIFY DRC ...... Sub-Area: {73.920 72.960 147.840 145.920} 5 of 9
[02/08 15:26:52    603s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[02/08 15:26:52    603s]   VERIFY DRC ...... Sub-Area: {147.840 72.960 219.000 145.920} 6 of 9
[02/08 15:26:53    604s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[02/08 15:26:53    604s]   VERIFY DRC ...... Sub-Area: {0.000 145.920 73.920 216.410} 7 of 9
[02/08 15:26:53    604s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[02/08 15:26:53    604s]   VERIFY DRC ...... Sub-Area: {73.920 145.920 147.840 216.410} 8 of 9
[02/08 15:26:53    605s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[02/08 15:26:53    605s]   VERIFY DRC ...... Sub-Area: {147.840 145.920 219.000 216.410} 9 of 9
[02/08 15:26:54    605s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[02/08 15:26:54    605s] 
[02/08 15:26:54    605s]   Verification Complete : 0 Viols.
[02/08 15:26:54    605s] 
[02/08 15:26:54    605s]  *** End Verify DRC (CPU: 0:00:03.7  ELAPSED TIME: 4.00  MEM: 0.0M) ***
[02/08 15:26:54    605s] 
[02/08 15:26:54    605s] @file 118: check_connectivity -type all
[02/08 15:26:54    605s] VERIFY_CONNECTIVITY use new engine.
[02/08 15:26:54    605s] 
[02/08 15:26:54    605s] ******** Start: VERIFY CONNECTIVITY ********
[02/08 15:26:54    605s] Start Time: Wed Feb  8 15:26:54 2023
[02/08 15:26:54    605s] 
[02/08 15:26:54    605s] Design Name: picorv32
[02/08 15:26:54    605s] Database Units: 2000
[02/08 15:26:54    605s] Design Boundary: (0.0000, 0.0000) (219.0000, 216.4100)
[02/08 15:26:54    605s] Error Limit = 1000; Warning Limit = 50
[02/08 15:26:54    605s] Check all nets
[02/08 15:26:54    605s] **** 15:26:54 **** Processed 5000 nets.
[02/08 15:26:54    606s] **** 15:26:54 **** Processed 10000 nets.
[02/08 15:26:54    606s] 
[02/08 15:26:54    606s] Begin Summary 
[02/08 15:26:54    606s]   Found no problems or warnings.
[02/08 15:26:54    606s] End Summary
[02/08 15:26:54    606s] 
[02/08 15:26:54    606s] End Time: Wed Feb  8 15:26:54 2023
[02/08 15:26:54    606s] Time Elapsed: 0:00:00.0
[02/08 15:26:54    606s] 
[02/08 15:26:54    606s] ******** End: VERIFY CONNECTIVITY ********
[02/08 15:26:54    606s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/08 15:26:54    606s]   (CPU Time: 0:00:00.7  MEM: 0.000M)
[02/08 15:26:54    606s] 
[02/08 15:26:54    606s] @file 119:
[02/08 15:26:54    606s] @file 120: # Fill unused space with metal
[02/08 15:26:54    606s] @file 121: set_metal_fill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -opc_active_spacing 0.200 -min_density 10.00
[02/08 15:26:54    606s] @file 122: add_metal_fill -layer { Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11 } -nets { VSS VDD }
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '2'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
[02/08 15:26:54    606s] **WARN: (from .metalfill_92585.conf) Unknown option '0'!
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [1] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [2] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [3] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [4] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [5] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [6] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [7] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [8] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [9] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [10] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:54    606s] **WARN: (IMPMF-141):	Layer [11] min_density(10.000000%) is smaller than the value in LEF File. Program default change to (20.000000%)
[02/08 15:26:55    606s] ************************
[02/08 15:26:55    606s] Timing Aware on 
[02/08 15:26:55    606s] P/G Nets: 75
[02/08 15:26:55    606s] Signal Nets: 10189
[02/08 15:26:55    606s] Clock Nets: 22
[02/08 15:26:55    606s] ************************
[02/08 15:26:55    606s] Density calculation ...... Slot :   1 of   1
[02/08 15:26:56    608s] Density calculation ...... Slot :   1 of   1
[02/08 15:26:59    610s] End of Density Calculation : cpu time : 0:00:04.0, real time : 0:00:05.0, peak mem : 2226.73 megs
[02/08 15:26:59    610s] Process data during iteration   1 in region   0 of 1.
[02/08 15:27:01    612s] End metal filling: cpu:  0:00:06.4,  real:  0:00:07.0,  peak mem:  2261.09  megs.
[02/08 15:27:01    612s] @file 123:
[02/08 15:27:01    612s] @file 124:
[02/08 15:27:01    612s] @file 125: # Sign-off STA (not working: extraction fails with sth like
[02/08 15:27:01    612s] @file 126: # "Metal3 is referred to in LEF but doesnt exist in tech file"
[02/08 15:27:01    612s] @file 127: #
[02/08 15:27:01    612s] @file 128: # Extract parasitics
[02/08 15:27:01    612s] @file 129: # set_db extract_rc_engine post_route
[02/08 15:27:01    612s] @file 130: # set_db extract_rc_effort_level signoff
[02/08 15:27:01    612s] @file 131: # set_db extract_rc_coupled true
[02/08 15:27:01    612s] @file 132: #
[02/08 15:27:01    612s] @file 133: # extract_rc
[02/08 15:27:01    612s] @file 134: #
[02/08 15:27:01    612s] #@ End verbose source layout_flow.tcl
[02/08 15:27:01    612s] @innovus 2> exit

[02/08 15:47:07    677s] 
[02/08 15:47:07    677s] *** Memory Usage v#1 (Current mem = 2217.086M, initial mem = 264.809M) ***
[02/08 15:47:07    677s] 
[02/08 15:47:07    677s] *** Summary of all messages that are not suppressed in this session:
[02/08 15:47:07    677s] Severity  ID               Count  Summary                                  
[02/08 15:47:07    677s] WARNING   IMPDF-1012        3592  %s at ( %d %d ) on net '%s' has been fou...
[02/08 15:47:07    677s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[02/08 15:47:07    677s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/08 15:47:07    677s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/08 15:47:07    677s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/08 15:47:07    677s] WARNING   IMPDBTCL-321         6  The attribute '%s' still works but will ...
[02/08 15:47:07    677s] WARNING   IMPEXT-3530         11  The process node is not set. Use the com...
[02/08 15:47:07    677s] WARNING   VOLTUS-1179          2  Settings of all PG nets have been reset ...
[02/08 15:47:07    677s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/08 15:47:07    677s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/08 15:47:07    677s] WARNING   IMPMF-141           11  Layer [%d] min_density(%f%%) is smaller ...
[02/08 15:47:07    677s] WARNING   IMPPP-531          110  ViaGen Warning: %s rule violation, no vi...
[02/08 15:47:07    677s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[02/08 15:47:07    677s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[02/08 15:47:07    677s] WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
[02/08 15:47:07    677s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[02/08 15:47:07    677s] WARNING   IMPSP-365           26  Design has inst(s) with SITE '%s', but t...
[02/08 15:47:07    677s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[02/08 15:47:07    677s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/08 15:47:07    677s] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[02/08 15:47:07    677s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[02/08 15:47:07    677s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[02/08 15:47:07    677s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[02/08 15:47:07    677s] WARNING   VOLTUS-1179          2  Settings of all PG nets have been reset ...
[02/08 15:47:07    677s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[02/08 15:47:07    677s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[02/08 15:47:07    677s] *** Message Summary: 3809 warning(s), 2 error(s)
[02/08 15:47:07    677s] 
[02/08 15:47:07    677s] --- Ending "Innovus" (totcpu=0:11:18, real=0:31:18, mem=2217.1M) ---
