# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Integration.srcs/sim_1/new/mainSim.vhd" \

# Do not sort compile order
nosort
