$date
	Fri Apr 12 15:11:14 2024
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 3adc52524e0251b5 $end


$scope module tb_InstMemory $end
$var reg 6 ! address [5:0] $end
$var reg 1 " clk $end
$var wire 64 # readData [63:0] $end

$scope module instMemory $end
$var wire 5 $ address [0:4] $end
$var wire 1 % clk $end
$var reg 64 & readData [0:63] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0"
0%
b000000 !
b00000 $
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx &
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx #
$end
#10
b000001 !
b00001 $
#20
b000010 !
b00010 $
#30
b000011 !
b00011 $
#40
b000100 !
b00100 $
#50
b000101 !
b00101 $
#60
b000110 !
b00110 $
#70
b000111 !
b00111 $
#80
b000000 !
b00000 $
