diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
index 94262a1..2e5838b 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
@@ -2970,5 +2970,18 @@
 				};
 			};
 		};
+
+		mlp: mlp@ec520000 {
+			compatible = "rcar,medialb-dim2";
+			reg = <0 0xec520000 0 0x800>;
+			interrupts = <GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH>;
+			/* clocks = <&cpg CPG_MOD 802>; */
+			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
+			status = "ok";
+		};
 	};
 };
diff --git a/arch/arm64/boot/dts/renesas/r8a7796.dtsi b/arch/arm64/boot/dts/renesas/r8a7796.dtsi
index afdd69d..fdc60eb 100644
--- a/arch/arm64/boot/dts/renesas/r8a7796.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7796.dtsi
@@ -2696,5 +2696,18 @@
 				};
 			};
 		};
+
+		mlp: mlp@ec520000 {
+			compatible = "rcar,medialb-dim2";
+			reg = <0 0xec520000 0 0x800>;
+			interrupts = <GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH>;
+			/* clocks = <&cpg CPG_MOD 802>; */
+			power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
+			status = "ok";
+		};
 	};
 };
