0_272;

	setp.eq.s64 	%p201, %rd71, 14;
	@%p201 bra 	LBB0_278;

	setp.eq.s64 	%p202, %rd71, 15;
	@%p202 bra 	LBB0_271;
	bra.uni 	LBB0_291;

LBB0_271:
	cvt.f64.f32 	%fd13, %f2673;
	abs.f64 	%fd14, %fd13;
	cvt.rn.f32.f64 	%f1513, %fd14;
	add.f32 	%f1514, %f1513, 0f3F800000;
	div.rn.f32 	%f2673, %f2673, %f1514;
	bra.uni 	LBB0_291;

LBB0_91:
	setp.gt.s64 	%p82, %rd71, 4;
	@%p82 bra 	LBB0_96;

	setp.eq.s64 	%p86, %rd71, 0;
	@%p86 bra 	LBB0_128;

	setp.eq.s64 	%p87, %rd71, 2;
	@%p87 bra 	LBB0_127;

	setp.eq.s64 	%p88, %rd71, 4;
	@%p88 bra 	LBB0_95;
	bra.uni 	LBB0_130;

LBB0_252:
	setp.gt.s64 	%p206, %rd71, 4;
	@%p206 bra 	LBB0_257;

	setp.eq.s64 	%p210, %rd71, 0;
	@%p210 bra 	LBB0_289;

	setp.eq.s64 	%p211, %rd71, 2;
	@%p211 bra 	LBB0_288;

	setp.eq.s64 	%p212, %rd71, 4;
	@%p212 bra 	LBB0_256;
	bra.uni 	LBB0_291;

LBB0_417:
	cvt.u32.u64 	%r300, %rd75;
	cvt.u32.u64 	%r301, %rd20;
	div.u32 	%r302, %r301, %r300;
	cvt.u64.u32 	%rd143, %r302;

LBB0_418:
	and.b64  	%rd93, %rd74, -4294967296;
	setp.eq.s64 	%p324, %rd93, 0;
	@%p324 bra 	LBB0_420;

	div.u64 	%rd144, %rd143, %rd74;
	bra.uni 	LBB0_421;

LBB0_426:
	cvt.u32.u64 	%r309, %rd73;
	cvt.u32.u64 	%r310, %rd20;
	div.u32 	%r311, %r310, %r309;
	cvt.u64.u32 	%rd142, %r311;

LBB0_427:
	and.b64  	%rd96, %rd75, -4294967296;
	setp.eq.s64 	%p327, %rd96, 0;
	@%p327 bra 	LBB0_429;

	div.u64 	%rd143, %rd142, %rd75;
	bra.uni 	LBB0_430;

LBB0_435:
	cvt.u32.u64 	%r318, %rd74;
	cvt.u32.u64 	%r319, %rd20;
	div.u32 	%r320, %r319, %r318;
	cvt.u64.u32 	%rd142, %r320;

LBB0_436:
	and.b64  	%rd99, %rd75, -4294967296;
	setp.eq.s64 	%p330, %rd99, 0;
	@%p330 bra 	LBB0_438;

	div.u64 	%rd144, %rd142, %rd75;
	bra.uni 	LBB0_439;

LBB0_420:
	cvt.u32.u64 	%r303, %rd74;
	cvt.u32.u64 	%r304, %rd143;
	div.u32 	%r305, %r304, %r303;
	cvt.u64.u32 	%rd144, %r305;

LBB0_421:
	and.b64  	%rd94, %rd73, -4294967296;
	setp.eq.s64 	%p325, %rd94, 0;
	@%p325 bra 	LBB0_423;

	div.u64 	%rd145, %rd144, %rd73;
	mov.u64 	%rd142, %rd20;
	bra.uni 	LBB0_442;

LBB0_429:
	cvt.u32.u64 	%r312, %rd75;
	cvt.u32.u64 	%r313, %rd142;
	div.u32 	%r314, %r313, %r312;
	cvt.u64.u32 	%rd143, %r314;

LBB0_430:
	and.b64  	%rd97, %rd74, -4294967296;
	setp.eq.s64 	%p328, %rd97, 0;
	@%p328 bra 	LBB0_432;

	div.u64 	%rd145, %rd143, %rd74;
	mov.u64 	%rd144, %rd20;
	bra.uni 	LBB0_442;

LBB0_438:
	cvt.u32.u64 	%r321, %rd75;
	cvt.u32.u64 	%r322, %rd142;
	div.u32 	%r323, %r322, %r321;
	cvt.u64.u32 	%rd144, %r323;

LBB0_439:
	and.b64  	%rd100, %rd73, -4294967296;
	setp.eq.s64 	%p331, %rd100, 0;
	@%p331 bra 	LBB0_441;

	div.u64 	%rd145, %rd144, %rd73;
	mov.u64 	%rd143, %rd20;
	bra.uni 	LBB0_442;

LBB0_423:
	cvt.u32.u64 	%r306, %rd73;
	cvt.u32.u64 	%r307, %rd144;
	div.u32 	%r308, %r307, %r306;
	cvt.u64.u32 	%rd145, %r308;
	mov.u64 	%rd142, %rd20;
	bra.uni 	LBB0_442;

LBB0_432:
	cvt.u32.u64 	%r315, %rd74;
	cvt.u32.u64 	%r316, %rd143;
	div.u32 	%r317, %r316, %r315;
	cvt.u64.u32 	%rd145, %r317;
	mov.u64 	%rd144, %rd20;
	bra.uni 	LBB0_442;

LBB0_441:
	cvt.u32.u64 	%r324, %rd73;
	cvt.u32.u64 	%r325, %rd144;
	div.u32 	%r326, %r325, %r324;
	cvt.u64.u32 	%rd145, %r326;
	mov.u64 	%rd143, %rd20;

LBB0_442:
	and.b64  	%rd101, %rd73, -4294967296;
	setp.eq.s64 	%p332, %rd101, 0;
	@%p332 bra 	LBB0_444;

	rem.u64 	%rd146, %rd144, %rd73;
	bra.uni 	LBB0_445;

LBB0_444:
	cvt.u32.u64 	%r327, %rd73;
	cvt.u32.u64 	%r328, %rd144;
	rem.u32 	%r329, %r328, %r327;
	cvt.u64.u32 	%rd146, %r329;

LBB0_445:
	and.b64  	%rd102, %rd74, -4294967296;
	setp.eq.s64 	%p333, %rd102, 0;
	@%p333 bra 	LBB0_447;

	rem.u64 	%rd147, %rd143, %rd74;
	bra.uni 	LBB0_448;

LBB0_447:
	cvt.u32.u64 	%r330, %rd74;
	cvt.u32.u64 	%r331, %rd143;
	rem.u32 	%r332, %r331, %r330;
	cvt.u64.u32 	%rd147, %r332;

LBB0_448:
	and.b64  	%rd103, %rd75, -4294967296;
	setp.eq.s64 	%p334, %rd103, 0;
	@%p334 bra 	LBB0_450;

	rem.u64 	%rd148, %rd142, %rd75;
	bra.uni 	LBB0_451;

LBB0_450:
	cvt.u32.u64 	%r333, %rd75;
	cvt.u32.u64 	%r334, %rd142;
	rem.u32 	%r335, %r334, %r333;
	cvt.u64.u32 	%rd148, %r335;

LBB0_451:
	cvt.u32.u64 	%r416, %rd145;
	cvt.u32.u64 	%r415, %rd146;
	cvt.u32.u64 	%r414, %rd147;
	cvt.u32.u64 	%r413, %rd148;
	mul.lo.s64 	%rd104, %rd145, %rd76;
	mul.lo.s64 	%rd105, %rd146, %rd77;
	add.s64 	%rd106, %rd105, %rd104;
	mul.lo.s64 	%rd107, %rd147, %rd78;
	add.s64 	%rd108, %rd106, %rd107;
	mul.lo.s64 	%rd109, %rd148, %rd79;
	add.s64 	%rd149, %rd108, %rd109;
	cvta.to.global.u64 	%rd64, %rd70;
	mul.f32 	%f306, %f370, %f369;
	mov.u32 	%r408, 0;
	setp.eq.s16 	%p335, %rs1, 0;
	setp.gt.s64 	%p367, %rd71, 9;
	setp.gt.s64 	%p377, %rd71, 4;
	setp.eq.s64 	%p381, %rd71, 0;

LBB0_452:
	and.b64  	%rd66, %