# Specify Global Variables
simClockPeriod : &SIM_CLK_PERIOD "CLOCK_PERIOD=2.00"
simOptions: &SIM_OPTIONS
  - "-notice"
  - "-line"
  - "+lint=all,noVCDE,noONGS,noUI"
  - "+warn=noTMR"
  - "-error=PCWM-L"
  - "+v2k"
  - "-debug"
  - "+vcs+lic+wait"
  - "+vcs+initreg+random"
  - "+define+no_cache_mem"
  - "+rad"
  - "-quiet"
  - "+define+DEBUG"
  - "+incdir+../../src-organized"
  - "-sverilog"

simVerilogSrc: &SIM_VERILOG_SRC
  - "src-organized/FetchDecode/RegFileArray.v"
  - "src-organized/FetchDecode/RegFileTestbench.v"
  - "/home/ff/eecs151/verilog_lib/EECS151.v"
  # Add more files here if you need

# Toggle these to choose which file to run the testbench with.

tb_name: &TB_NAME "RegFileTestbench"

# RTL Simulation Variables
sim.inputs:
  input_files: *SIM_VERILOG_SRC
  timescale:   "1ns/1ps"
  options:     *SIM_OPTIONS
  top_module:  *TB_NAME
  tb_name:     *TB_NAME
  defines: 
    - *SIM_CLK_PERIOD
  execute_sim: false

