0.7
2020.2
May 21 2025
22:59:56
/home/intern/FPGA_Projects/Simulation_DEVS_testbench.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sim_1/new/testbench.v,1755554296,verilog,,,,tb_root_coordinator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sources_1/new/coordinator.v,1755550722,verilog,,/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sources_1/new/root_coordinator.v,,coordinator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sources_1/new/root_coordinator.v,1755550761,verilog,,/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sources_1/new/simulator.v,,root_coordinator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sources_1/new/simulator.v,1755620890,verilog,,/home/intern/FPGA_Projects/Simulation_DEVS_testbench.srcs/sim_1/new/testbench.v,,simulator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
