Array size: 7 x 14 logic blocks.

Routing:

Net 0 (vcc): global net connecting:

Block vcc (#6) at (0, 10), Pin class 10.
Block net3_1 (#0) at (5, 1), Pin class 11.


Net 1 (net4_1)

SOURCE (8,1)  Pad: 7  
  OPIN (8,1)  Pad: 7  
 CHANY (7,1)  Track: 16  
 CHANX (7,0)  Track: 16  
 CHANX (6,0)  Track: 16  
 CHANX (5,0)  Track: 16  
  IPIN (5,1)  Pin: 12  
  SINK (5,1)  Class: 12  


Net 2 (net3_1)

SOURCE (5,1)  Class: 17  
  OPIN (5,1)  Pin: 17  
 CHANY (4,1)  Track: 16  
 CHANX (5,1)  Track: 16  
  IPIN (5,2)  Pin: 11  
  SINK (5,2)  Class: 11  
 CHANY (4,1)  Track: 16  
 CHANX (4,0)  Track: 16  
 CHANX (3,0)  Track: 16  
 CHANX (2,0)  Track: 16  
 CHANX (1,0)  Track: 16  
  IPIN (1,0)  Pad: 9  
  SINK (1,0)  Pad: 9  


Net 3 (net1_1)

SOURCE (8,1)  Pad: 16  
  OPIN (8,1)  Pad: 16  
 CHANY (7,1)  Track: 1  
 CHANX (7,1)  Track: 1  
 CHANX (6,1)  Track: 1  
 CHANX (5,1)  Track: 1  
  IPIN (5,2)  Pin: 12  
  SINK (5,2)  Class: 12  


Net 4 (net2_1)

SOURCE (5,2)  Class: 17  
  OPIN (5,2)  Pin: 17  
 CHANY (4,2)  Track: 16  
 CHANX (5,2)  Track: 16  
 CHANX (6,2)  Track: 16  
 CHANX (7,2)  Track: 16  
 CHANY (7,2)  Track: 16  
  IPIN (8,2)  Pad: 6  
  SINK (8,2)  Pad: 6  
