Reading netlist file: "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\gwsynthesis\sha256_processor.vg"
Parsing netlist file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\gwsynthesis\sha256_processor.vg" completed
WARN  (PA1001) : Dangling net 'n55_1_SUM'(source:'n55_s0') in module 'uart_rx' has no destination
WARN  (PA1001) : Dangling net 'n56_1_SUM'(source:'n56_s0') in module 'uart_rx' has no destination
WARN  (PA1001) : Dangling net 'n57_1_SUM'(source:'n57_s0') in module 'uart_rx' has no destination
WARN  (PA1001) : Dangling net 'n138_1_SUM'(source:'n138_s0') in module 'uart_tx' has no destination
WARN  (PA1001) : Dangling net 'n139_1_SUM'(source:'n139_s0') in module 'uart_tx' has no destination
WARN  (PA1001) : Dangling net 'n140_1_SUM'(source:'n140_s0') in module 'uart_tx' has no destination
Processing netlist completed
Reading constraint file: "C:\Users\dvirdc\Documents\fpga\sha256_processor\src\sha256_constraints.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.power.html" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.pin.html" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.rpt.html" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.rpt.txt" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.sdf" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.vo" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.tr.html" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.tr" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.posp" completed
Generate file "C:\Users\dvirdc\Documents\fpga\sha256_processor\impl\pnr\sha256_processor.ibs" completed
Mon Jun 16 15:14:52 2025

