
*** Running vivado
    with args -log TB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TB.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TB.tcl -notrace
Command: synth_design -top TB -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24644 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 713.508 ; gain = 238.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TB' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/TB.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU32bit' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/ALU.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux_1to1_32bit' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/mux2to1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_1to1_32bit' (1#1) [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/mux2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder_32bit' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/CLA.v:2]
INFO: [Synth 8-6157] synthesizing module 'cla4bit' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/SUM.v:2]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg' and it is trimmed from '4' to '3' bits. [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/SUM.v:15]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg' and it is trimmed from '4' to '3' bits. [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/SUM.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cla4bit' (2#1) [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/SUM.v:2]
ERROR: [Synth 8-685] variable 'c_out' should not be used in output port connection [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/CLA.v:22]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/CLA.v:16]
ERROR: [Synth 8-6156] failed synthesizing module 'carry_lookahead_adder_32bit' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/CLA.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'ALU32bit' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/ALU.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'TB' [F:/vivado-project/ALU/prj/ALU/ALU.srcs/sources_1/imports/rtl/TB.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 786.238 ; gain = 311.316
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu May 15 22:14:49 2025...
