all:
  includes:
  - olimex_gatemate_a1_evb_sram.init
  - olimex_gatemate_a1_evb_mem.init
  - olimex_gatemate_a1_evb_rom.init
  - olimex_gatemate_a1_evb_main_ram.init
  output_files:
  - $(SOURCE)
  output_format: Verilog
  pnr_format: ccf
  top_module: olimex_gatemate_a1_evb
evb:
  pnr_constraints: evb.ccf
  source:
  - ../evb.v
  - ../lib/femtosoc/PROCESSOR/femtorv32_quark.v
  - olimex_gatemate_a1_evb.v
olimex:
  pnr_constraints: olimex.ccf
  source:
  - ../olimex.v
  - ../lib/femtosoc/PROCESSOR/femtorv32_quark.v
  - olimex_gatemate_a1_evb.v
