// Seed: 3855616287
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    output wand id_3
);
  id_5 :
  assert property (@(posedge 1'b0 || (id_5) or posedge 1) 1)
  else;
  wire id_6 = id_5, id_7;
  assign id_2 = id_6;
  `define pp_8 0
  tri id_9;
  assign id_9 = id_5;
  id_10(
      .id_0((1)), .id_1(1), .id_2(id_1), .id_3(1 * id_5), .id_4(1)
  );
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire id_3
);
  assign id_2 = 1;
  module_0(
      id_1, id_2, id_3, id_2
  );
endmodule
