# compile vhdl design source files
vhdl xil_defaultlib  "../../../PortaSenha.srcs/sources_1/new/PortaSenha.vhd"
vhdl xil_defaultlib  "../../../PortaSenha.srcs/sim_1/new/tb_PortaSenha.vhd"

# Do not sort compile order
nosort
