// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
// Date        : Mon Feb 13 12:48:47 2017
// Host        : WK117 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/aholzer/Documents/new/Arty-BSD/src/bd/system/ip/system_axi_ethernetlite_0_0/system_axi_ethernetlite_0_0_sim_netlist.v
// Design      : system_axi_ethernetlite_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_axi_ethernetlite_0_0,axi_ethernetlite,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_ethernetlite,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module system_axi_ethernetlite_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    ip2intc_irpt,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    phy_tx_clk,
    phy_rx_clk,
    phy_crs,
    phy_dv,
    phy_rx_data,
    phy_col,
    phy_rx_er,
    phy_rst_n,
    phy_tx_en,
    phy_tx_data,
    phy_mdio_i,
    phy_mdio_o,
    phy_mdio_t,
    phy_mdc);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output ip2intc_irpt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [12:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [12:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII TX_CLK" *) input phy_tx_clk;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII RX_CLK" *) input phy_rx_clk;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII CRS" *) input phy_crs;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII RX_DV" *) input phy_dv;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII RXD" *) input [3:0]phy_rx_data;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII COL" *) input phy_col;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII RX_ER" *) input phy_rx_er;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII RST_N" *) output phy_rst_n;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII TX_EN" *) output phy_tx_en;
  (* x_interface_info = "xilinx.com:interface:mii:1.0 MII TXD" *) output [3:0]phy_tx_data;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 MDIO MDIO_I" *) input phy_mdio_i;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 MDIO MDIO_O" *) output phy_mdio_o;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 MDIO MDIO_T" *) output phy_mdio_t;
  (* x_interface_info = "xilinx.com:interface:mdio:1.0 MDIO MDC" *) output phy_mdc;

  wire ip2intc_irpt;
  wire phy_col;
  wire phy_crs;
  wire phy_dv;
  wire phy_mdc;
  wire phy_mdio_i;
  wire phy_mdio_o;
  wire phy_mdio_t;
  wire phy_rst_n;
  (* IBUF_LOW_PWR *) wire phy_rx_clk;
  wire [3:0]phy_rx_data;
  wire phy_rx_er;
  (* IBUF_LOW_PWR *) wire phy_tx_clk;
  wire [3:0]phy_tx_data;
  wire phy_tx_en;
  wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;

  (* C_DUPLEX = "1" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_INCLUDE_GLOBAL_BUFFERS = "1" *) 
  (* C_INCLUDE_INTERNAL_LOOPBACK = "0" *) 
  (* C_INCLUDE_MDIO = "1" *) 
  (* C_INSTANCE = "axi_ethernetlite_inst" *) 
  (* C_RX_PING_PONG = "1" *) 
  (* C_SELECT_XPM = "1" *) 
  (* C_S_AXI_ACLK_PERIOD_PS = "10000" *) 
  (* C_S_AXI_ADDR_WIDTH = "13" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
  (* C_TX_PING_PONG = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_axi_ethernetlite_0_0_axi_ethernetlite U0
       (.ip2intc_irpt(ip2intc_irpt),
        .phy_col(phy_col),
        .phy_crs(phy_crs),
        .phy_dv(phy_dv),
        .phy_mdc(phy_mdc),
        .phy_mdio_i(phy_mdio_i),
        .phy_mdio_o(phy_mdio_o),
        .phy_mdio_t(phy_mdio_t),
        .phy_rst_n(phy_rst_n),
        .phy_rx_clk(phy_rx_clk),
        .phy_rx_data(phy_rx_data),
        .phy_rx_er(phy_rx_er),
        .phy_tx_clk(phy_tx_clk),
        .phy_tx_data(phy_tx_data),
        .phy_tx_en(phy_tx_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wlast(1'b1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "MacAddrRAM" *) 
module system_axi_ethernetlite_0_0_MacAddrRAM
   (\rdDestAddrNib_D_t_q_reg[1] ,
    \rdDestAddrNib_D_t_q_reg[1]_0 ,
    Q,
    s_axi_aclk,
    \gen_wr_b.gen_word_wide.mem_reg ,
    mac_addr_ram_we,
    mac_addr_ram_addr);
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output \rdDestAddrNib_D_t_q_reg[1]_0 ;
  input [3:0]Q;
  input s_axi_aclk;
  input [3:0]\gen_wr_b.gen_word_wide.mem_reg ;
  input mac_addr_ram_we;
  input [0:3]mac_addr_ram_addr;

  wire [3:0]Q;
  wire [3:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [0:3]mac_addr_ram_addr;
  wire mac_addr_ram_we;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[1]_0 ;
  wire s_axi_aclk;

  system_axi_ethernetlite_0_0_ram16x4 ram16x4i
       (.Q(Q),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg ),
        .mac_addr_ram_addr(mac_addr_ram_addr),
        .mac_addr_ram_we(mac_addr_ram_we),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[1]_0 (\rdDestAddrNib_D_t_q_reg[1]_0 ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module system_axi_ethernetlite_0_0_async_fifo_fg
   (out,
    STATE16A,
    \gic0.gc0.count_reg[0] ,
    D18_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    phy_tx_clk,
    s_axi_aclk,
    Rst0,
    E,
    DIA,
    D,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A,
    fifo_tx_en,
    axi_phy_tx_en_i_p);
  output out;
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output D18_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input phy_tx_clk;
  input s_axi_aclk;
  input Rst0;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;
  input fifo_tx_en;
  input axi_phy_tx_en_i_p;

  wire [3:0]D;
  wire D18_out;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire Rst0;
  wire STATE14A;
  wire STATE16A;
  wire axi_phy_tx_en_i_p;
  wire fifo_tx_en;
  wire \gic0.gc0.count_reg[0] ;
  wire out;
  wire phy_tx_clk;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  system_axi_ethernetlite_0_0_fifo_generator_v13_1_3 \LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.D(D),
        .D18_out(D18_out),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .Rst0(Rst0),
        .STATE14A(STATE14A),
        .STATE16A(STATE16A),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en(fifo_tx_en),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .out(out),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module system_axi_ethernetlite_0_0_async_fifo_fg_13
   (out,
    \gpr1.dout_i_reg[0] ,
    state1a,
    D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    state0a,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    state1a_0,
    ram_valid_i,
    s_axi_aclk,
    CLK,
    DIA,
    DIB,
    DIC,
    scndry_out,
    startReadDestAdrNib,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_1 ,
    E,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    \crc_local_reg[31] ,
    rxCrcRst);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output state1a;
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output state0a;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  output state1a_0;
  input ram_valid_i;
  input s_axi_aclk;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input scndry_out;
  input startReadDestAdrNib;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_1 ;
  input [0:0]E;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input [9:0]\crc_local_reg[31] ;
  input rxCrcRst;

  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire ping_rx_status_reg;
  wire preamble;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire \rdDestAddrNib_D_t_q_reg[3]_1 ;
  wire rxCrcRst;
  wire rx_start;
  wire s_axi_aclk;
  wire scndry_out;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state1a_0;
  wire state2a;
  wire state3a;

  system_axi_ethernetlite_0_0_fifo_generator_v13_1_3_14 \LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .preamble(preamble),
        .ram_valid_i(ram_valid_i),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .\rdDestAddrNib_D_t_q_reg[3]_1 (\rdDestAddrNib_D_t_q_reg[3]_1 ),
        .rxCrcRst(rxCrcRst),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state0a_0(state0a_0),
        .state1a(state1a),
        .state1a_0(state1a_0),
        .state2a(state2a),
        .state3a(state3a));
endmodule

(* C_DUPLEX = "1" *) (* C_FAMILY = "artix7" *) (* C_INCLUDE_GLOBAL_BUFFERS = "1" *) 
(* C_INCLUDE_INTERNAL_LOOPBACK = "0" *) (* C_INCLUDE_MDIO = "1" *) (* C_INSTANCE = "axi_ethernetlite_inst" *) 
(* C_RX_PING_PONG = "1" *) (* C_SELECT_XPM = "1" *) (* C_S_AXI_ACLK_PERIOD_PS = "10000" *) 
(* C_S_AXI_ADDR_WIDTH = "13" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "1" *) 
(* C_S_AXI_PROTOCOL = "AXI4LITE" *) (* C_TX_PING_PONG = "1" *) (* ORIG_REF_NAME = "axi_ethernetlite" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module system_axi_ethernetlite_0_0_axi_ethernetlite
   (s_axi_aclk,
    s_axi_aresetn,
    ip2intc_irpt,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awcache,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arcache,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    phy_tx_clk,
    phy_rx_clk,
    phy_crs,
    phy_dv,
    phy_rx_data,
    phy_col,
    phy_rx_er,
    phy_rst_n,
    phy_tx_en,
    phy_tx_data,
    phy_mdio_i,
    phy_mdio_o,
    phy_mdio_t,
    phy_mdc);
  (* max_fanout = "10000" *) input s_axi_aclk;
  (* max_fanout = "10000" *) input s_axi_aresetn;
  output ip2intc_irpt;
  input [0:0]s_axi_awid;
  input [12:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [3:0]s_axi_awcache;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [12:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [3:0]s_axi_arcache;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input phy_tx_clk;
  input phy_rx_clk;
  input phy_crs;
  input phy_dv;
  input [3:0]phy_rx_data;
  input phy_col;
  input phy_rx_er;
  output phy_rst_n;
  output phy_tx_en;
  output [3:0]phy_tx_data;
  input phy_mdio_i;
  output phy_mdio_o;
  output phy_mdio_t;
  output phy_mdc;

  wire \<const0> ;
  wire C;
  wire I_AXI_NATIVE_IPIF_n_10;
  wire I_AXI_NATIVE_IPIF_n_11;
  wire I_AXI_NATIVE_IPIF_n_12;
  wire I_AXI_NATIVE_IPIF_n_13;
  wire I_AXI_NATIVE_IPIF_n_14;
  wire I_AXI_NATIVE_IPIF_n_15;
  wire I_AXI_NATIVE_IPIF_n_16;
  wire I_AXI_NATIVE_IPIF_n_18;
  wire I_AXI_NATIVE_IPIF_n_3;
  wire I_AXI_NATIVE_IPIF_n_30;
  wire I_AXI_NATIVE_IPIF_n_31;
  wire I_AXI_NATIVE_IPIF_n_32;
  wire I_AXI_NATIVE_IPIF_n_33;
  wire I_AXI_NATIVE_IPIF_n_34;
  wire I_AXI_NATIVE_IPIF_n_35;
  wire I_AXI_NATIVE_IPIF_n_36;
  wire I_AXI_NATIVE_IPIF_n_37;
  wire I_AXI_NATIVE_IPIF_n_38;
  wire I_AXI_NATIVE_IPIF_n_39;
  wire I_AXI_NATIVE_IPIF_n_40;
  wire I_AXI_NATIVE_IPIF_n_48;
  wire I_AXI_NATIVE_IPIF_n_49;
  wire I_AXI_NATIVE_IPIF_n_5;
  wire I_AXI_NATIVE_IPIF_n_50;
  wire I_AXI_NATIVE_IPIF_n_51;
  wire I_AXI_NATIVE_IPIF_n_53;
  wire I_AXI_NATIVE_IPIF_n_54;
  wire I_AXI_NATIVE_IPIF_n_55;
  wire I_AXI_NATIVE_IPIF_n_56;
  wire I_AXI_NATIVE_IPIF_n_57;
  wire I_AXI_NATIVE_IPIF_n_58;
  wire I_AXI_NATIVE_IPIF_n_59;
  wire I_AXI_NATIVE_IPIF_n_6;
  wire I_AXI_NATIVE_IPIF_n_60;
  wire I_AXI_NATIVE_IPIF_n_61;
  wire I_AXI_NATIVE_IPIF_n_62;
  wire I_AXI_NATIVE_IPIF_n_63;
  wire I_AXI_NATIVE_IPIF_n_64;
  wire I_AXI_NATIVE_IPIF_n_65;
  wire I_AXI_NATIVE_IPIF_n_66;
  wire I_AXI_NATIVE_IPIF_n_67;
  wire I_AXI_NATIVE_IPIF_n_68;
  wire I_AXI_NATIVE_IPIF_n_69;
  wire I_AXI_NATIVE_IPIF_n_7;
  wire I_AXI_NATIVE_IPIF_n_70;
  wire I_AXI_NATIVE_IPIF_n_71;
  wire I_AXI_NATIVE_IPIF_n_72;
  wire I_AXI_NATIVE_IPIF_n_8;
  wire I_AXI_NATIVE_IPIF_n_9;
  wire \NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0 ;
  wire Q;
  wire Q0_out;
  wire Q2_out;
  wire Q4_out;
  wire XEMAC_I_n_3;
  wire XEMAC_I_n_33;
  wire XEMAC_I_n_34;
  wire XEMAC_I_n_35;
  wire XEMAC_I_n_36;
  wire XEMAC_I_n_37;
  wire XEMAC_I_n_38;
  wire XEMAC_I_n_39;
  wire XEMAC_I_n_40;
  wire XEMAC_I_n_41;
  wire XEMAC_I_n_42;
  wire XEMAC_I_n_43;
  wire XEMAC_I_n_44;
  wire XEMAC_I_n_45;
  wire XEMAC_I_n_46;
  wire XEMAC_I_n_47;
  wire XEMAC_I_n_6;
  wire XEMAC_I_n_7;
  wire XEMAC_I_n_8;
  wire XEMAC_I_n_93;
  wire [12:2]bus2ip_addr;
  wire bus_rst;
  wire bus_rst_rx_sync_core;
  wire bus_rst_tx_sync_core;
  wire [5:0]data7;
  wire [31:0]ip2bus_data;
  wire ip2intc_irpt;
  wire mdio_en_i;
  wire [15:11]mdio_rd_data_reg;
  wire [15:11]mdio_wr_data_reg;
  wire o;
  wire [1:1]p_15_in;
  wire p_15_out;
  wire [3:1]p_17_in;
  wire p_17_out;
  wire p_19_out;
  wire p_21_in144_in;
  wire p_33_in182_in;
  wire p_38_out;
  wire p_44_out;
  wire [31:31]p_5_in;
  wire [3:0]p_9_in;
  wire phy_crs;
  wire phy_dv;
  wire phy_dv_reg;
  wire phy_mdc;
  wire phy_mdio_i;
  wire phy_mdio_o;
  wire phy_mdio_t;
  wire phy_rx_clk;
  wire [3:0]phy_rx_data;
  wire phy_rx_er;
  wire phy_rx_er_reg;
  wire phy_tx_clk;
  wire phy_tx_clk_core;
  wire [3:0]phy_tx_data;
  wire [3:0]phy_tx_data_i;
  wire [3:0]phy_tx_data_i_cdc;
  wire phy_tx_en;
  wire phy_tx_en_i;
  wire phy_tx_en_i_cdc;
  wire [15:1]ping_pkt_lenth;
  wire ping_pkt_lenth0;
  wire ping_soft_status;
  wire [15:0]pong_pkt_lenth;
  wire pong_rx_status;
  wire pong_soft_status;
  wire reg_access;
  wire reg_data_out0;
  wire rx_intr_en0;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) wire s_axi_aclk;
  wire [12:0]s_axi_araddr;
  (* MAX_FANOUT = "10000" *) (* RTL_MAX_FANOUT = "found" *) wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [12:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire tx_intr_en0;

  assign phy_rst_n = s_axi_aresetn;
  assign s_axi_awready = s_axi_wready;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = s_axi_rlast;
  system_axi_ethernetlite_0_0_cdc_sync BUS_RST_RX_SYNC_CORE_I
       (.CLK(C),
        .SR(bus_rst),
        .scndry_out(bus_rst_rx_sync_core));
  system_axi_ethernetlite_0_0_cdc_sync_0 BUS_RST_TX_SYNC_CORE_I
       (.CLK(phy_tx_clk_core),
        .SR(bus_rst),
        .scndry_out(bus_rst_tx_sync_core));
  system_axi_ethernetlite_0_0_cdc_sync__parameterized1 CDC_PHY_TX_DATA_OUT
       (.CLK(phy_tx_clk_core),
        .prmry_vect_in(phy_tx_data_i),
        .scndry_vect_out(phy_tx_data_i_cdc));
  system_axi_ethernetlite_0_0_cdc_sync__parameterized0 CDC_PHY_TX_EN_O
       (.CLK(phy_tx_clk_core),
        .prmry_in(phy_tx_en_i),
        .scndry_out(phy_tx_en_i_cdc));
  GND GND
       (.G(\<const0> ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN2.DVD_FF 
       (.C(C),
        .CE(1'b1),
        .D(phy_dv),
        .Q(phy_dv_reg),
        .R(bus_rst_rx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN2.RER_FF 
       (.C(C),
        .CE(1'b1),
        .D(phy_rx_er),
        .Q(phy_rx_er_reg),
        .R(bus_rst_rx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN2.TEN_FF 
       (.C(phy_tx_clk_core),
        .CE(1'b1),
        .D(phy_tx_en_i_cdc),
        .Q(phy_tx_en),
        .R(bus_rst_tx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[0].RX_FF_I 
       (.C(C),
        .CE(1'b1),
        .D(phy_rx_data[0]),
        .Q(Q0_out),
        .R(bus_rst_rx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[0].TX_FF_I 
       (.C(phy_tx_clk_core),
        .CE(1'b1),
        .D(phy_tx_data_i_cdc[0]),
        .Q(phy_tx_data[0]),
        .R(bus_rst_tx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[1].RX_FF_I 
       (.C(C),
        .CE(1'b1),
        .D(phy_rx_data[1]),
        .Q(Q2_out),
        .R(bus_rst_rx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[1].TX_FF_I 
       (.C(phy_tx_clk_core),
        .CE(1'b1),
        .D(phy_tx_data_i_cdc[1]),
        .Q(phy_tx_data[1]),
        .R(bus_rst_tx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[2].RX_FF_I 
       (.C(C),
        .CE(1'b1),
        .D(phy_rx_data[2]),
        .Q(Q4_out),
        .R(bus_rst_rx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[2].TX_FF_I 
       (.C(phy_tx_clk_core),
        .CE(1'b1),
        .D(phy_tx_data_i_cdc[2]),
        .Q(phy_tx_data[2]),
        .R(bus_rst_tx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[3].RX_FF_I 
       (.C(C),
        .CE(1'b1),
        .D(phy_rx_data[3]),
        .Q(Q),
        .R(bus_rst_rx_sync_core));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \IOFFS_GEN[3].TX_FF_I 
       (.C(phy_tx_clk_core),
        .CE(1'b1),
        .D(phy_tx_data_i_cdc[3]),
        .Q(phy_tx_data[3]),
        .R(bus_rst_tx_sync_core));
  system_axi_ethernetlite_0_0_axi_interface I_AXI_NATIVE_IPIF
       (.D({ip2bus_data[31],XEMAC_I_n_33,XEMAC_I_n_34,XEMAC_I_n_35,XEMAC_I_n_36,XEMAC_I_n_37,XEMAC_I_n_38,XEMAC_I_n_39,XEMAC_I_n_40,XEMAC_I_n_41,XEMAC_I_n_42,XEMAC_I_n_43,XEMAC_I_n_44,XEMAC_I_n_45,XEMAC_I_n_46,XEMAC_I_n_47,ip2bus_data[15:0]}),
        .E(ping_pkt_lenth0),
        .\MDIO_GEN.mdio_data_out_reg[11] (I_AXI_NATIVE_IPIF_n_48),
        .\MDIO_GEN.mdio_data_out_reg[11]_0 (I_AXI_NATIVE_IPIF_n_51),
        .\MDIO_GEN.mdio_data_out_reg[11]_1 (I_AXI_NATIVE_IPIF_n_70),
        .\MDIO_GEN.mdio_data_out_reg[11]_2 (I_AXI_NATIVE_IPIF_n_71),
        .\MDIO_GEN.mdio_data_out_reg[11]_3 (I_AXI_NATIVE_IPIF_n_72),
        .\MDIO_GEN.mdio_data_out_reg[12] (I_AXI_NATIVE_IPIF_n_69),
        .\MDIO_GEN.mdio_data_out_reg[13] (I_AXI_NATIVE_IPIF_n_68),
        .\MDIO_GEN.mdio_data_out_reg[14] (I_AXI_NATIVE_IPIF_n_67),
        .\MDIO_GEN.mdio_data_out_reg[15] (I_AXI_NATIVE_IPIF_n_49),
        .\MDIO_GEN.mdio_data_out_reg[15]_0 (I_AXI_NATIVE_IPIF_n_65),
        .\MDIO_GEN.mdio_data_out_reg[15]_1 (I_AXI_NATIVE_IPIF_n_66),
        .\MDIO_GEN.mdio_data_out_reg[3] (I_AXI_NATIVE_IPIF_n_50),
        .\MDIO_GEN.mdio_en_i_reg (I_AXI_NATIVE_IPIF_n_54),
        .\MDIO_GEN.mdio_reg_addr_reg[4] (p_17_out),
        .\MDIO_GEN.mdio_wr_data_reg_reg[15] (p_15_out),
        .\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 (mdio_wr_data_reg),
        .Q({data7[5],data7[3:0]}),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (I_AXI_NATIVE_IPIF_n_16),
        .SR(bus_rst),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15] (p_38_out),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ({pong_pkt_lenth[15:5],pong_pkt_lenth[3:0]}),
        .\TX_PONG_REG_GEN.pong_soft_status_reg (I_AXI_NATIVE_IPIF_n_56),
        .enb(I_AXI_NATIVE_IPIF_n_59),
        .\gen_wr_b.gen_word_wide.mem_reg (I_AXI_NATIVE_IPIF_n_60),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (I_AXI_NATIVE_IPIF_n_61),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (I_AXI_NATIVE_IPIF_n_62),
        .gie_enable_reg(I_AXI_NATIVE_IPIF_n_55),
        .mdio_en_i(mdio_en_i),
        .mdio_rd_data_reg(mdio_rd_data_reg),
        .p_15_in(p_15_in),
        .p_17_in({p_17_in[3],p_17_in[1]}),
        .p_19_out(p_19_out),
        .p_21_in144_in(p_21_in144_in),
        .p_33_in182_in(p_33_in182_in),
        .p_44_out(p_44_out),
        .p_5_in(p_5_in),
        .p_9_in({p_9_in[3],p_9_in[0]}),
        .\ping_pkt_lenth_reg[15] (I_AXI_NATIVE_IPIF_n_18),
        .\ping_pkt_lenth_reg[15]_0 ({ping_pkt_lenth[15:5],ping_pkt_lenth[3:1]}),
        .ping_soft_status(ping_soft_status),
        .ping_soft_status_reg(I_AXI_NATIVE_IPIF_n_57),
        .ping_tx_status_reg(XEMAC_I_n_93),
        .pong_rx_status(pong_rx_status),
        .pong_soft_status(pong_soft_status),
        .reg_access(reg_access),
        .reg_access_reg(I_AXI_NATIVE_IPIF_n_53),
        .reg_data_out0(reg_data_out0),
        .\reg_data_out_reg[0] (I_AXI_NATIVE_IPIF_n_9),
        .\reg_data_out_reg[0]_0 (XEMAC_I_n_8),
        .\reg_data_out_reg[10] (I_AXI_NATIVE_IPIF_n_36),
        .\reg_data_out_reg[11] (I_AXI_NATIVE_IPIF_n_35),
        .\reg_data_out_reg[12] (I_AXI_NATIVE_IPIF_n_34),
        .\reg_data_out_reg[13] (I_AXI_NATIVE_IPIF_n_33),
        .\reg_data_out_reg[14] (I_AXI_NATIVE_IPIF_n_32),
        .\reg_data_out_reg[15] (I_AXI_NATIVE_IPIF_n_31),
        .\reg_data_out_reg[1] (I_AXI_NATIVE_IPIF_n_7),
        .\reg_data_out_reg[1]_0 (I_AXI_NATIVE_IPIF_n_8),
        .\reg_data_out_reg[1]_1 (XEMAC_I_n_7),
        .\reg_data_out_reg[2] (I_AXI_NATIVE_IPIF_n_11),
        .\reg_data_out_reg[2]_0 (XEMAC_I_n_6),
        .\reg_data_out_reg[31] (I_AXI_NATIVE_IPIF_n_3),
        .\reg_data_out_reg[31]_0 (I_AXI_NATIVE_IPIF_n_5),
        .\reg_data_out_reg[31]_1 (XEMAC_I_n_3),
        .\reg_data_out_reg[3] (I_AXI_NATIVE_IPIF_n_6),
        .\reg_data_out_reg[3]_0 (I_AXI_NATIVE_IPIF_n_12),
        .\reg_data_out_reg[3]_1 (bus2ip_addr),
        .\reg_data_out_reg[4] (I_AXI_NATIVE_IPIF_n_30),
        .\reg_data_out_reg[5] (I_AXI_NATIVE_IPIF_n_10),
        .\reg_data_out_reg[6] (I_AXI_NATIVE_IPIF_n_13),
        .\reg_data_out_reg[6]_0 (I_AXI_NATIVE_IPIF_n_14),
        .\reg_data_out_reg[6]_1 (I_AXI_NATIVE_IPIF_n_15),
        .\reg_data_out_reg[6]_2 (I_AXI_NATIVE_IPIF_n_40),
        .\reg_data_out_reg[7] (I_AXI_NATIVE_IPIF_n_39),
        .\reg_data_out_reg[8] (I_AXI_NATIVE_IPIF_n_38),
        .\reg_data_out_reg[9] (I_AXI_NATIVE_IPIF_n_37),
        .rx_intr_en0(rx_intr_en0),
        .rx_intr_en_reg(I_AXI_NATIVE_IPIF_n_64),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[12:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[12:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata({s_axi_wdata[31],s_axi_wdata[3]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .tx_intr_en0(tx_intr_en0),
        .tx_intr_en_reg(I_AXI_NATIVE_IPIF_n_58),
        .web(I_AXI_NATIVE_IPIF_n_63));
  (* box_type = "PRIMITIVE" *) 
  BUFG \NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_RX 
       (.I(\NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0 ),
        .O(C));
  (* box_type = "PRIMITIVE" *) 
  BUFG \NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX 
       (.I(o),
        .O(phy_tx_clk_core));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST 
       (.I(phy_rx_clk),
        .O(\NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST_n_0 ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST 
       (.I(phy_tx_clk),
        .O(o));
  system_axi_ethernetlite_0_0_xemac XEMAC_I
       (.\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] (XEMAC_I_n_8),
        .\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] (XEMAC_I_n_7),
        .\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] (XEMAC_I_n_6),
        .\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] (XEMAC_I_n_3),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (I_AXI_NATIVE_IPIF_n_62),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_0 (I_AXI_NATIVE_IPIF_n_60),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_1 (I_AXI_NATIVE_IPIF_n_16),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] (bus2ip_addr),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 (I_AXI_NATIVE_IPIF_n_61),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] (I_AXI_NATIVE_IPIF_n_8),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 (I_AXI_NATIVE_IPIF_n_14),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 (I_AXI_NATIVE_IPIF_n_13),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2 (I_AXI_NATIVE_IPIF_n_12),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3 (I_AXI_NATIVE_IPIF_n_49),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 (I_AXI_NATIVE_IPIF_n_66),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 (ping_pkt_lenth0),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 (p_38_out),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] (p_15_out),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] (I_AXI_NATIVE_IPIF_n_51),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg (I_AXI_NATIVE_IPIF_n_15),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_0 (I_AXI_NATIVE_IPIF_n_53),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_1 (I_AXI_NATIVE_IPIF_n_30),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_2 (I_AXI_NATIVE_IPIF_n_5),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_3 (I_AXI_NATIVE_IPIF_n_48),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_4 (I_AXI_NATIVE_IPIF_n_50),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_5 (I_AXI_NATIVE_IPIF_n_71),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_6 (I_AXI_NATIVE_IPIF_n_72),
        .\AXI4_LITE_IF_GEN.write_in_prog_reg (I_AXI_NATIVE_IPIF_n_55),
        .\AXI4_LITE_IF_GEN.write_in_prog_reg_0 (I_AXI_NATIVE_IPIF_n_18),
        .CLK(C),
        .D({ip2bus_data[31],XEMAC_I_n_33,XEMAC_I_n_34,XEMAC_I_n_35,XEMAC_I_n_36,XEMAC_I_n_37,XEMAC_I_n_38,XEMAC_I_n_39,XEMAC_I_n_40,XEMAC_I_n_41,XEMAC_I_n_42,XEMAC_I_n_43,XEMAC_I_n_44,XEMAC_I_n_45,XEMAC_I_n_46,XEMAC_I_n_47,ip2bus_data[15:0]}),
        .DIA({phy_dv_reg,phy_rx_er_reg}),
        .DIB({Q2_out,Q0_out}),
        .DIC({Q,Q4_out}),
        .E(p_17_out),
        .IP2INTC_IRPT_REG_I_0({p_17_in[3],p_17_in[1]}),
        .\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15] (mdio_rd_data_reg),
        .\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 (I_AXI_NATIVE_IPIF_n_65),
        .\MDIO_GEN.mdio_data_out_reg[15]_0 (mdio_wr_data_reg),
        .\MDIO_GEN.mdio_en_i_reg_0 (I_AXI_NATIVE_IPIF_n_54),
        .\MDIO_GEN.mdio_wr_data_reg_reg[11]_0 (I_AXI_NATIVE_IPIF_n_70),
        .\MDIO_GEN.mdio_wr_data_reg_reg[12]_0 (I_AXI_NATIVE_IPIF_n_69),
        .\MDIO_GEN.mdio_wr_data_reg_reg[13]_0 (I_AXI_NATIVE_IPIF_n_68),
        .\MDIO_GEN.mdio_wr_data_reg_reg[14]_0 (I_AXI_NATIVE_IPIF_n_67),
        .Q({data7[5],data7[3:0]}),
        .SR(bus_rst),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[10]_0 (I_AXI_NATIVE_IPIF_n_36),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[11]_0 (I_AXI_NATIVE_IPIF_n_35),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[12]_0 (I_AXI_NATIVE_IPIF_n_34),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[13]_0 (I_AXI_NATIVE_IPIF_n_33),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[14]_0 (I_AXI_NATIVE_IPIF_n_32),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 (I_AXI_NATIVE_IPIF_n_31),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[6]_0 (I_AXI_NATIVE_IPIF_n_40),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[7]_0 (I_AXI_NATIVE_IPIF_n_39),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[8]_0 (I_AXI_NATIVE_IPIF_n_38),
        .\TX_PONG_REG_GEN.pong_pkt_lenth_reg[9]_0 (I_AXI_NATIVE_IPIF_n_37),
        .\TX_PONG_REG_GEN.pong_soft_status_reg_0 (I_AXI_NATIVE_IPIF_n_56),
        .enb(I_AXI_NATIVE_IPIF_n_59),
        .ip2intc_irpt(ip2intc_irpt),
        .mdio_en_i(mdio_en_i),
        .p_19_out(p_19_out),
        .p_21_in144_in(p_21_in144_in),
        .p_33_in182_in(p_33_in182_in),
        .p_44_out(p_44_out),
        .p_5_in(p_5_in),
        .p_9_in({p_9_in[3],p_9_in[0]}),
        .phy_crs(phy_crs),
        .phy_mdc(phy_mdc),
        .phy_mdio_i(phy_mdio_i),
        .phy_mdio_o(phy_mdio_o),
        .phy_mdio_t(phy_mdio_t),
        .phy_tx_clk(phy_tx_clk_core),
        .ping_soft_status(ping_soft_status),
        .ping_soft_status_reg_0(I_AXI_NATIVE_IPIF_n_57),
        .pong_rx_status(pong_rx_status),
        .pong_soft_status(pong_soft_status),
        .prmry_in(phy_tx_en_i),
        .prmry_vect_in(phy_tx_data_i),
        .reg_access(reg_access),
        .reg_data_out0(reg_data_out0),
        .\reg_data_out_reg[0]_0 (XEMAC_I_n_93),
        .\reg_data_out_reg[0]_1 (I_AXI_NATIVE_IPIF_n_9),
        .\reg_data_out_reg[1]_0 (I_AXI_NATIVE_IPIF_n_7),
        .\reg_data_out_reg[2]_0 (I_AXI_NATIVE_IPIF_n_11),
        .\reg_data_out_reg[31]_0 (I_AXI_NATIVE_IPIF_n_3),
        .\reg_data_out_reg[3]_0 (I_AXI_NATIVE_IPIF_n_6),
        .\reg_data_out_reg[5]_0 (I_AXI_NATIVE_IPIF_n_10),
        .rx_intr_en0(rx_intr_en0),
        .rx_intr_en_reg_0(I_AXI_NATIVE_IPIF_n_64),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .\status_reg_reg[0]_0 (p_15_in),
        .tx_intr_en0(tx_intr_en0),
        .tx_intr_en_reg_0(I_AXI_NATIVE_IPIF_n_58),
        .\tx_packet_length_reg[15]_0 ({ping_pkt_lenth[15:5],ping_pkt_lenth[3:1]}),
        .\tx_packet_length_reg[15]_1 ({pong_pkt_lenth[15:5],pong_pkt_lenth[3:0]}),
        .web(I_AXI_NATIVE_IPIF_n_63));
endmodule

(* ORIG_REF_NAME = "axi_ethernetlite_v3_0_9_emac" *) 
module system_axi_ethernetlite_0_0_axi_ethernetlite_v3_0_9_emac
   (prmry_in,
    tx_idle,
    txDone,
    addra,
    \gen_wr_b.gen_word_wide.mem_reg ,
    Q,
    wea,
    D_5,
    rx_done,
    D,
    E,
    loopback_en_reg,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    ena,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    \gen_wr_b.gen_word_wide.mem_reg_2 ,
    prmry_vect_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    s_axi_aclk,
    phy_crs,
    CLK,
    DIA,
    DIB,
    DIC,
    phy_tx_clk,
    s_axi_aresetn,
    ping_rx_status_reg_0,
    \RX_PONG_REG_GEN.pong_rx_status_reg_0 ,
    douta,
    tx_pong_ping_l,
    \gen_wr_b.gen_word_wide.mem_reg_3 ,
    \tx_packet_length_reg[15] ,
    p_5_in,
    p_9_in,
    tx_intr_en_reg,
    tx_done_d2,
    p_17_in,
    \TX_PONG_REG_GEN.pong_mac_program_reg ,
    p_15_in,
    rx_pong_ping_l,
    rx_done_d1,
    s_axi_wdata,
    tx_intr_en0,
    loopback_en_reg_0,
    rx_intr_en0,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    \AXI4_LITE_IF_GEN.write_in_prog_reg ,
    \gen_wr_b.gen_word_wide.mem_reg_4 );
  output prmry_in;
  output tx_idle;
  output txDone;
  output [11:0]addra;
  output [11:0]\gen_wr_b.gen_word_wide.mem_reg ;
  output [3:0]Q;
  output [0:0]wea;
  output D_5;
  output rx_done;
  output [5:0]D;
  output [0:0]E;
  output loopback_en_reg;
  output ping_rx_status_reg;
  output \RX_PONG_REG_GEN.pong_rx_status_reg ;
  output ena;
  output \gen_wr_b.gen_word_wide.mem_reg_0 ;
  output \gen_wr_b.gen_word_wide.mem_reg_1 ;
  output \gen_wr_b.gen_word_wide.mem_reg_2 ;
  output [3:0]prmry_vect_in;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  input s_axi_aclk;
  input phy_crs;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input phy_tx_clk;
  input s_axi_aresetn;
  input ping_rx_status_reg_0;
  input \RX_PONG_REG_GEN.pong_rx_status_reg_0 ;
  input [3:0]douta;
  input tx_pong_ping_l;
  input [3:0]\gen_wr_b.gen_word_wide.mem_reg_3 ;
  input [15:0]\tx_packet_length_reg[15] ;
  input [0:0]p_5_in;
  input [0:0]p_9_in;
  input [1:0]tx_intr_en_reg;
  input tx_done_d2;
  input [0:0]p_17_in;
  input \TX_PONG_REG_GEN.pong_mac_program_reg ;
  input [0:0]p_15_in;
  input rx_pong_ping_l;
  input rx_done_d1;
  input [1:0]s_axi_wdata;
  input tx_intr_en0;
  input loopback_en_reg_0;
  input rx_intr_en0;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  input [3:0]\gen_wr_b.gen_word_wide.mem_reg_4 ;

  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  wire CLK;
  wire [5:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire D_5;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire NODEMACADDRRAMI_n_0;
  wire NODEMACADDRRAMI_n_1;
  wire Phy_tx_clk_axi_d;
  wire [3:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg_0 ;
  wire RX_n_10;
  wire \TX_PONG_REG_GEN.pong_mac_program_reg ;
  wire TX_n_4;
  wire [11:0]addra;
  wire [3:0]douta;
  wire [5:2]emac_rx_rd_data_d1;
  wire ena;
  wire [11:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire \gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_2 ;
  wire [3:0]\gen_wr_b.gen_word_wide.mem_reg_3 ;
  wire [3:0]\gen_wr_b.gen_word_wide.mem_reg_4 ;
  wire loopback_en_reg;
  wire loopback_en_reg_0;
  wire [0:3]mac_addr_ram_addr;
  wire [0:3]mac_addr_ram_addr_rd;
  wire [0:3]mac_addr_ram_addr_wr;
  wire mac_addr_ram_we;
  wire [0:0]p_15_in;
  wire [0:0]p_17_in;
  wire [0:0]p_5_in;
  wire [0:0]p_9_in;
  wire phy_crs;
  wire phy_crs_d1;
  wire phy_crs_d2;
  wire phy_tx_clk;
  wire ping_rx_status_reg;
  wire ping_rx_status_reg_0;
  wire prmry_in;
  wire [3:0]prmry_vect_in;
  wire rx_addr_en;
  wire rx_done;
  wire rx_done_d1;
  wire rx_intr_en0;
  wire rx_pong_ping_l;
  wire \rxbuffer_addr[11]_i_4_n_0 ;
  wire \rxbuffer_addr[11]_i_5_n_0 ;
  wire \rxbuffer_addr[11]_i_6_n_0 ;
  wire \rxbuffer_addr[11]_i_7_n_0 ;
  wire \rxbuffer_addr[3]_i_2_n_0 ;
  wire \rxbuffer_addr[3]_i_3_n_0 ;
  wire \rxbuffer_addr[3]_i_4_n_0 ;
  wire \rxbuffer_addr[3]_i_5_n_0 ;
  wire \rxbuffer_addr[7]_i_2_n_0 ;
  wire \rxbuffer_addr[7]_i_3_n_0 ;
  wire \rxbuffer_addr[7]_i_4_n_0 ;
  wire \rxbuffer_addr[7]_i_5_n_0 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_0 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_1 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_2 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_3 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_4 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_5 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_6 ;
  wire \rxbuffer_addr_reg[11]_i_3_n_7 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_1 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_2 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_3 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_4 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_5 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_6 ;
  wire \rxbuffer_addr_reg[3]_i_1_n_7 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_0 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_1 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_2 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_3 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_4 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_5 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_6 ;
  wire \rxbuffer_addr_reg[7]_i_1_n_7 ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_wdata;
  wire txDone;
  wire tx_addr_en;
  wire tx_clk_reg_d1;
  wire tx_clk_reg_d2;
  wire tx_clk_reg_d3;
  wire tx_done_d2;
  wire tx_idle;
  wire tx_intr_en0;
  wire [1:0]tx_intr_en_reg;
  wire [15:0]\tx_packet_length_reg[15] ;
  wire tx_pong_ping_l;
  wire \txbuffer_addr[11]_i_4_n_0 ;
  wire \txbuffer_addr[11]_i_5_n_0 ;
  wire \txbuffer_addr[11]_i_6_n_0 ;
  wire \txbuffer_addr[11]_i_7_n_0 ;
  wire \txbuffer_addr[3]_i_2_n_0 ;
  wire \txbuffer_addr[3]_i_3_n_0 ;
  wire \txbuffer_addr[3]_i_4_n_0 ;
  wire \txbuffer_addr[3]_i_5_n_0 ;
  wire \txbuffer_addr[7]_i_2_n_0 ;
  wire \txbuffer_addr[7]_i_3_n_0 ;
  wire \txbuffer_addr[7]_i_4_n_0 ;
  wire \txbuffer_addr[7]_i_5_n_0 ;
  wire \txbuffer_addr_reg[11]_i_3_n_0 ;
  wire \txbuffer_addr_reg[11]_i_3_n_1 ;
  wire \txbuffer_addr_reg[11]_i_3_n_2 ;
  wire \txbuffer_addr_reg[11]_i_3_n_3 ;
  wire \txbuffer_addr_reg[11]_i_3_n_4 ;
  wire \txbuffer_addr_reg[11]_i_3_n_5 ;
  wire \txbuffer_addr_reg[11]_i_3_n_6 ;
  wire \txbuffer_addr_reg[11]_i_3_n_7 ;
  wire \txbuffer_addr_reg[3]_i_1_n_1 ;
  wire \txbuffer_addr_reg[3]_i_1_n_2 ;
  wire \txbuffer_addr_reg[3]_i_1_n_3 ;
  wire \txbuffer_addr_reg[3]_i_1_n_4 ;
  wire \txbuffer_addr_reg[3]_i_1_n_5 ;
  wire \txbuffer_addr_reg[3]_i_1_n_6 ;
  wire \txbuffer_addr_reg[3]_i_1_n_7 ;
  wire \txbuffer_addr_reg[7]_i_1_n_0 ;
  wire \txbuffer_addr_reg[7]_i_1_n_1 ;
  wire \txbuffer_addr_reg[7]_i_1_n_2 ;
  wire \txbuffer_addr_reg[7]_i_1_n_3 ;
  wire \txbuffer_addr_reg[7]_i_1_n_4 ;
  wire \txbuffer_addr_reg[7]_i_1_n_5 ;
  wire \txbuffer_addr_reg[7]_i_1_n_6 ;
  wire \txbuffer_addr_reg[7]_i_1_n_7 ;
  wire [0:0]wea;
  wire [3:3]\NLW_rxbuffer_addr_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_txbuffer_addr_reg[3]_i_1_CO_UNCONNECTED ;

  system_axi_ethernetlite_0_0_cdc_sync_7 CDC_TX_CLK
       (.phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(Phy_tx_clk_axi_d));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    C_SENSE_SYNC_1
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(phy_crs),
        .Q(phy_crs_d1),
        .R(prmry_in));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    C_SENSE_SYNC_2
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(phy_crs_d1),
        .Q(phy_crs_d2),
        .R(prmry_in));
  system_axi_ethernetlite_0_0_MacAddrRAM NODEMACADDRRAMI
       (.Q(emac_rx_rd_data_d1),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg_4 ),
        .mac_addr_ram_addr(mac_addr_ram_addr),
        .mac_addr_ram_we(mac_addr_ram_we),
        .\rdDestAddrNib_D_t_q_reg[1] (NODEMACADDRRAMI_n_0),
        .\rdDestAddrNib_D_t_q_reg[1]_0 (NODEMACADDRRAMI_n_1),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_receive RX
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .\AXI4_LITE_IF_GEN.write_in_prog_reg (\AXI4_LITE_IF_GEN.write_in_prog_reg ),
        .CLK(CLK),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .D_5(D_5),
        .Q(Q),
        .RX_DONE_D1_I(rx_done),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .\RX_PONG_REG_GEN.pong_rx_status_reg_0 (\RX_PONG_REG_GEN.pong_rx_status_reg_0 ),
        .SS(prmry_in),
        .STATE17A(txDone),
        .checkingBroadcastAdr_reg_reg(emac_rx_rd_data_d1),
        .\emac_rx_rd_data_d1_reg[1]_0 (NODEMACADDRRAMI_n_0),
        .\emac_rx_rd_data_d1_reg[2]_0 (NODEMACADDRRAMI_n_1),
        .ena(ena),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg_0 ),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in),
        .ping_rx_status_reg(ping_rx_status_reg),
        .ping_rx_status_reg_0(ping_rx_status_reg_0),
        .\rdDestAddrNib_D_t_q_reg[1] ({mac_addr_ram_addr_rd[0],mac_addr_ram_addr_rd[1],mac_addr_ram_addr_rd[2],mac_addr_ram_addr_rd[3]}),
        .rx_addr_en(rx_addr_en),
        .rx_intr_en0(rx_intr_en0),
        .rx_pong_ping_l(rx_pong_ping_l),
        .\rxbuffer_addr_reg[0] (RX_n_10),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[0]),
        .tx_intr_en_reg(tx_intr_en_reg[1]),
        .wea(wea));
  system_axi_ethernetlite_0_0_transmit TX
       (.D(D),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .SS(prmry_in),
        .STATE24A(txDone),
        .\TX_PONG_REG_GEN.pong_mac_program_reg (\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .douta(douta),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg_1 ),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (\gen_wr_b.gen_word_wide.mem_reg_2 ),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (\gen_wr_b.gen_word_wide.mem_reg_3 ),
        .loopback_en_reg(tx_idle),
        .loopback_en_reg_0(loopback_en_reg),
        .loopback_en_reg_1(loopback_en_reg_0),
        .mac_addr_ram_addr_wr(mac_addr_ram_addr_wr),
        .mac_addr_ram_we(mac_addr_ram_we),
        .p_15_in(p_15_in),
        .p_17_in(p_17_in),
        .phy_crs_d2(phy_crs_d2),
        .phy_tx_clk(phy_tx_clk),
        .ping_mac_program_reg(tx_intr_en_reg[0]),
        .prmry_vect_in(prmry_vect_in),
        .rx_done_d1(rx_done_d1),
        .rx_pong_ping_l(rx_pong_ping_l),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[1]),
        .tx_addr_en(tx_addr_en),
        .tx_clk_reg_d2(tx_clk_reg_d2),
        .tx_clk_reg_d3(tx_clk_reg_d3),
        .tx_done_d2(tx_done_d2),
        .tx_intr_en0(tx_intr_en0),
        .\tx_packet_length_reg[15] (\tx_packet_length_reg[15] ),
        .tx_pong_ping_l(tx_pong_ping_l),
        .\txbuffer_addr_reg[0] (TX_n_4));
  LUT3 #(
    .INIT(8'hB8)) 
    ram16x1_0_i_2
       (.I0(mac_addr_ram_addr_wr[3]),
        .I1(mac_addr_ram_we),
        .I2(mac_addr_ram_addr_rd[3]),
        .O(mac_addr_ram_addr[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram16x1_0_i_3
       (.I0(mac_addr_ram_addr_wr[2]),
        .I1(mac_addr_ram_we),
        .I2(mac_addr_ram_addr_rd[2]),
        .O(mac_addr_ram_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram16x1_0_i_4
       (.I0(mac_addr_ram_addr_wr[1]),
        .I1(mac_addr_ram_we),
        .I2(mac_addr_ram_addr_rd[1]),
        .O(mac_addr_ram_addr[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram16x1_0_i_5
       (.I0(mac_addr_ram_addr_wr[0]),
        .I1(mac_addr_ram_we),
        .I2(mac_addr_ram_addr_rd[0]),
        .O(mac_addr_ram_addr[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[11]_i_4 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [3]),
        .O(\rxbuffer_addr[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[11]_i_5 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [2]),
        .O(\rxbuffer_addr[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[11]_i_6 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [1]),
        .O(\rxbuffer_addr[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rxbuffer_addr[11]_i_7 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [0]),
        .O(\rxbuffer_addr[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[3]_i_2 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [11]),
        .O(\rxbuffer_addr[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[3]_i_3 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [10]),
        .O(\rxbuffer_addr[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[3]_i_4 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [9]),
        .O(\rxbuffer_addr[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[3]_i_5 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [8]),
        .O(\rxbuffer_addr[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[7]_i_2 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [7]),
        .O(\rxbuffer_addr[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[7]_i_3 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [6]),
        .O(\rxbuffer_addr[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[7]_i_4 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [5]),
        .O(\rxbuffer_addr[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rxbuffer_addr[7]_i_5 
       (.I0(\gen_wr_b.gen_word_wide.mem_reg [4]),
        .O(\rxbuffer_addr[7]_i_5_n_0 ));
  FDRE \rxbuffer_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[3]_i_1_n_4 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [11]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[11]_i_3_n_6 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [1]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[11]_i_3_n_7 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [0]),
        .R(RX_n_10));
  CARRY4 \rxbuffer_addr_reg[11]_i_3 
       (.CI(1'b0),
        .CO({\rxbuffer_addr_reg[11]_i_3_n_0 ,\rxbuffer_addr_reg[11]_i_3_n_1 ,\rxbuffer_addr_reg[11]_i_3_n_2 ,\rxbuffer_addr_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rxbuffer_addr_reg[11]_i_3_n_4 ,\rxbuffer_addr_reg[11]_i_3_n_5 ,\rxbuffer_addr_reg[11]_i_3_n_6 ,\rxbuffer_addr_reg[11]_i_3_n_7 }),
        .S({\rxbuffer_addr[11]_i_4_n_0 ,\rxbuffer_addr[11]_i_5_n_0 ,\rxbuffer_addr[11]_i_6_n_0 ,\rxbuffer_addr[11]_i_7_n_0 }));
  FDRE \rxbuffer_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[3]_i_1_n_5 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [10]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[3]_i_1_n_6 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [9]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[3]_i_1_n_7 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [8]),
        .R(RX_n_10));
  CARRY4 \rxbuffer_addr_reg[3]_i_1 
       (.CI(\rxbuffer_addr_reg[7]_i_1_n_0 ),
        .CO({\NLW_rxbuffer_addr_reg[3]_i_1_CO_UNCONNECTED [3],\rxbuffer_addr_reg[3]_i_1_n_1 ,\rxbuffer_addr_reg[3]_i_1_n_2 ,\rxbuffer_addr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxbuffer_addr_reg[3]_i_1_n_4 ,\rxbuffer_addr_reg[3]_i_1_n_5 ,\rxbuffer_addr_reg[3]_i_1_n_6 ,\rxbuffer_addr_reg[3]_i_1_n_7 }),
        .S({\rxbuffer_addr[3]_i_2_n_0 ,\rxbuffer_addr[3]_i_3_n_0 ,\rxbuffer_addr[3]_i_4_n_0 ,\rxbuffer_addr[3]_i_5_n_0 }));
  FDRE \rxbuffer_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[7]_i_1_n_4 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [7]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[7]_i_1_n_5 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [6]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[7]_i_1_n_6 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [5]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[7]_i_1_n_7 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [4]),
        .R(RX_n_10));
  CARRY4 \rxbuffer_addr_reg[7]_i_1 
       (.CI(\rxbuffer_addr_reg[11]_i_3_n_0 ),
        .CO({\rxbuffer_addr_reg[7]_i_1_n_0 ,\rxbuffer_addr_reg[7]_i_1_n_1 ,\rxbuffer_addr_reg[7]_i_1_n_2 ,\rxbuffer_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rxbuffer_addr_reg[7]_i_1_n_4 ,\rxbuffer_addr_reg[7]_i_1_n_5 ,\rxbuffer_addr_reg[7]_i_1_n_6 ,\rxbuffer_addr_reg[7]_i_1_n_7 }),
        .S({\rxbuffer_addr[7]_i_2_n_0 ,\rxbuffer_addr[7]_i_3_n_0 ,\rxbuffer_addr[7]_i_4_n_0 ,\rxbuffer_addr[7]_i_5_n_0 }));
  FDRE \rxbuffer_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[11]_i_3_n_4 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [3]),
        .R(RX_n_10));
  FDRE \rxbuffer_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(rx_addr_en),
        .D(\rxbuffer_addr_reg[11]_i_3_n_5 ),
        .Q(\gen_wr_b.gen_word_wide.mem_reg [2]),
        .R(RX_n_10));
  FDRE tx_clk_reg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Phy_tx_clk_axi_d),
        .Q(tx_clk_reg_d1),
        .R(prmry_in));
  FDRE tx_clk_reg_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_clk_reg_d1),
        .Q(tx_clk_reg_d2),
        .R(prmry_in));
  FDRE tx_clk_reg_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_clk_reg_d2),
        .Q(tx_clk_reg_d3),
        .R(prmry_in));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[11]_i_4 
       (.I0(addra[3]),
        .O(\txbuffer_addr[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[11]_i_5 
       (.I0(addra[2]),
        .O(\txbuffer_addr[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[11]_i_6 
       (.I0(addra[1]),
        .O(\txbuffer_addr[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \txbuffer_addr[11]_i_7 
       (.I0(addra[0]),
        .O(\txbuffer_addr[11]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[3]_i_2 
       (.I0(addra[11]),
        .O(\txbuffer_addr[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[3]_i_3 
       (.I0(addra[10]),
        .O(\txbuffer_addr[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[3]_i_4 
       (.I0(addra[9]),
        .O(\txbuffer_addr[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[3]_i_5 
       (.I0(addra[8]),
        .O(\txbuffer_addr[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[7]_i_2 
       (.I0(addra[7]),
        .O(\txbuffer_addr[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[7]_i_3 
       (.I0(addra[6]),
        .O(\txbuffer_addr[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[7]_i_4 
       (.I0(addra[5]),
        .O(\txbuffer_addr[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \txbuffer_addr[7]_i_5 
       (.I0(addra[4]),
        .O(\txbuffer_addr[7]_i_5_n_0 ));
  FDRE \txbuffer_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[3]_i_1_n_4 ),
        .Q(addra[11]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[11]_i_3_n_6 ),
        .Q(addra[1]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[11]_i_3_n_7 ),
        .Q(addra[0]),
        .R(TX_n_4));
  CARRY4 \txbuffer_addr_reg[11]_i_3 
       (.CI(1'b0),
        .CO({\txbuffer_addr_reg[11]_i_3_n_0 ,\txbuffer_addr_reg[11]_i_3_n_1 ,\txbuffer_addr_reg[11]_i_3_n_2 ,\txbuffer_addr_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\txbuffer_addr_reg[11]_i_3_n_4 ,\txbuffer_addr_reg[11]_i_3_n_5 ,\txbuffer_addr_reg[11]_i_3_n_6 ,\txbuffer_addr_reg[11]_i_3_n_7 }),
        .S({\txbuffer_addr[11]_i_4_n_0 ,\txbuffer_addr[11]_i_5_n_0 ,\txbuffer_addr[11]_i_6_n_0 ,\txbuffer_addr[11]_i_7_n_0 }));
  FDRE \txbuffer_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[3]_i_1_n_5 ),
        .Q(addra[10]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[3]_i_1_n_6 ),
        .Q(addra[9]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[3]_i_1_n_7 ),
        .Q(addra[8]),
        .R(TX_n_4));
  CARRY4 \txbuffer_addr_reg[3]_i_1 
       (.CI(\txbuffer_addr_reg[7]_i_1_n_0 ),
        .CO({\NLW_txbuffer_addr_reg[3]_i_1_CO_UNCONNECTED [3],\txbuffer_addr_reg[3]_i_1_n_1 ,\txbuffer_addr_reg[3]_i_1_n_2 ,\txbuffer_addr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txbuffer_addr_reg[3]_i_1_n_4 ,\txbuffer_addr_reg[3]_i_1_n_5 ,\txbuffer_addr_reg[3]_i_1_n_6 ,\txbuffer_addr_reg[3]_i_1_n_7 }),
        .S({\txbuffer_addr[3]_i_2_n_0 ,\txbuffer_addr[3]_i_3_n_0 ,\txbuffer_addr[3]_i_4_n_0 ,\txbuffer_addr[3]_i_5_n_0 }));
  FDRE \txbuffer_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[7]_i_1_n_4 ),
        .Q(addra[7]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[7]_i_1_n_5 ),
        .Q(addra[6]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[7]_i_1_n_6 ),
        .Q(addra[5]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[7]_i_1_n_7 ),
        .Q(addra[4]),
        .R(TX_n_4));
  CARRY4 \txbuffer_addr_reg[7]_i_1 
       (.CI(\txbuffer_addr_reg[11]_i_3_n_0 ),
        .CO({\txbuffer_addr_reg[7]_i_1_n_0 ,\txbuffer_addr_reg[7]_i_1_n_1 ,\txbuffer_addr_reg[7]_i_1_n_2 ,\txbuffer_addr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\txbuffer_addr_reg[7]_i_1_n_4 ,\txbuffer_addr_reg[7]_i_1_n_5 ,\txbuffer_addr_reg[7]_i_1_n_6 ,\txbuffer_addr_reg[7]_i_1_n_7 }),
        .S({\txbuffer_addr[7]_i_2_n_0 ,\txbuffer_addr[7]_i_3_n_0 ,\txbuffer_addr[7]_i_4_n_0 ,\txbuffer_addr[7]_i_5_n_0 }));
  FDRE \txbuffer_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[11]_i_3_n_4 ),
        .Q(addra[3]),
        .R(TX_n_4));
  FDRE \txbuffer_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(tx_addr_en),
        .D(\txbuffer_addr_reg[11]_i_3_n_5 ),
        .Q(addra[2]),
        .R(TX_n_4));
endmodule

(* ORIG_REF_NAME = "axi_interface" *) 
module system_axi_ethernetlite_0_0_axi_interface
   (s_axi_wready,
    s_axi_bvalid,
    s_axi_rlast,
    \reg_data_out_reg[31] ,
    reg_data_out0,
    \reg_data_out_reg[31]_0 ,
    \reg_data_out_reg[3] ,
    \reg_data_out_reg[1] ,
    \reg_data_out_reg[1]_0 ,
    \reg_data_out_reg[0] ,
    \reg_data_out_reg[5] ,
    \reg_data_out_reg[2] ,
    \reg_data_out_reg[3]_0 ,
    \reg_data_out_reg[6] ,
    \reg_data_out_reg[6]_0 ,
    \reg_data_out_reg[6]_1 ,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    tx_intr_en0,
    \ping_pkt_lenth_reg[15] ,
    \reg_data_out_reg[3]_1 ,
    \reg_data_out_reg[4] ,
    \reg_data_out_reg[15] ,
    \reg_data_out_reg[14] ,
    \reg_data_out_reg[13] ,
    \reg_data_out_reg[12] ,
    \reg_data_out_reg[11] ,
    \reg_data_out_reg[10] ,
    \reg_data_out_reg[9] ,
    \reg_data_out_reg[8] ,
    \reg_data_out_reg[7] ,
    \reg_data_out_reg[6]_2 ,
    E,
    \MDIO_GEN.mdio_wr_data_reg_reg[15] ,
    rx_intr_en0,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[15] ,
    p_44_out,
    p_19_out,
    \MDIO_GEN.mdio_reg_addr_reg[4] ,
    \MDIO_GEN.mdio_data_out_reg[11] ,
    \MDIO_GEN.mdio_data_out_reg[15] ,
    \MDIO_GEN.mdio_data_out_reg[3] ,
    \MDIO_GEN.mdio_data_out_reg[11]_0 ,
    s_axi_arready,
    reg_access_reg,
    \MDIO_GEN.mdio_en_i_reg ,
    gie_enable_reg,
    \TX_PONG_REG_GEN.pong_soft_status_reg ,
    ping_soft_status_reg,
    tx_intr_en_reg,
    enb,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    web,
    rx_intr_en_reg,
    \MDIO_GEN.mdio_data_out_reg[15]_0 ,
    \MDIO_GEN.mdio_data_out_reg[15]_1 ,
    \MDIO_GEN.mdio_data_out_reg[14] ,
    \MDIO_GEN.mdio_data_out_reg[13] ,
    \MDIO_GEN.mdio_data_out_reg[12] ,
    \MDIO_GEN.mdio_data_out_reg[11]_1 ,
    \MDIO_GEN.mdio_data_out_reg[11]_2 ,
    \MDIO_GEN.mdio_data_out_reg[11]_3 ,
    s_axi_rdata,
    SR,
    s_axi_aclk,
    \reg_data_out_reg[31]_1 ,
    pong_soft_status,
    p_21_in144_in,
    s_axi_aresetn,
    \reg_data_out_reg[1]_1 ,
    Q,
    \reg_data_out_reg[0]_0 ,
    p_33_in182_in,
    \reg_data_out_reg[2]_0 ,
    p_17_in,
    ping_soft_status,
    p_5_in,
    \ping_pkt_lenth_reg[15]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ,
    p_15_in,
    ping_tx_status_reg,
    p_9_in,
    s_axi_wstrb,
    s_axi_wvalid,
    pong_rx_status,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_rready,
    s_axi_bready,
    reg_access,
    s_axi_wdata,
    mdio_en_i,
    mdio_rd_data_reg,
    \MDIO_GEN.mdio_wr_data_reg_reg[15]_0 ,
    D);
  output s_axi_wready;
  output s_axi_bvalid;
  output s_axi_rlast;
  output \reg_data_out_reg[31] ;
  output reg_data_out0;
  output \reg_data_out_reg[31]_0 ;
  output \reg_data_out_reg[3] ;
  output \reg_data_out_reg[1] ;
  output \reg_data_out_reg[1]_0 ;
  output \reg_data_out_reg[0] ;
  output \reg_data_out_reg[5] ;
  output \reg_data_out_reg[2] ;
  output \reg_data_out_reg[3]_0 ;
  output \reg_data_out_reg[6] ;
  output \reg_data_out_reg[6]_0 ;
  output \reg_data_out_reg[6]_1 ;
  output \RX_PONG_REG_GEN.pong_rx_status_reg ;
  output tx_intr_en0;
  output \ping_pkt_lenth_reg[15] ;
  output [10:0]\reg_data_out_reg[3]_1 ;
  output \reg_data_out_reg[4] ;
  output \reg_data_out_reg[15] ;
  output \reg_data_out_reg[14] ;
  output \reg_data_out_reg[13] ;
  output \reg_data_out_reg[12] ;
  output \reg_data_out_reg[11] ;
  output \reg_data_out_reg[10] ;
  output \reg_data_out_reg[9] ;
  output \reg_data_out_reg[8] ;
  output \reg_data_out_reg[7] ;
  output \reg_data_out_reg[6]_2 ;
  output [0:0]E;
  output [0:0]\MDIO_GEN.mdio_wr_data_reg_reg[15] ;
  output rx_intr_en0;
  output [0:0]\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15] ;
  output p_44_out;
  output p_19_out;
  output [0:0]\MDIO_GEN.mdio_reg_addr_reg[4] ;
  output \MDIO_GEN.mdio_data_out_reg[11] ;
  output \MDIO_GEN.mdio_data_out_reg[15] ;
  output \MDIO_GEN.mdio_data_out_reg[3] ;
  output \MDIO_GEN.mdio_data_out_reg[11]_0 ;
  output s_axi_arready;
  output reg_access_reg;
  output \MDIO_GEN.mdio_en_i_reg ;
  output gie_enable_reg;
  output \TX_PONG_REG_GEN.pong_soft_status_reg ;
  output ping_soft_status_reg;
  output tx_intr_en_reg;
  output enb;
  output \gen_wr_b.gen_word_wide.mem_reg ;
  output \gen_wr_b.gen_word_wide.mem_reg_0 ;
  output \gen_wr_b.gen_word_wide.mem_reg_1 ;
  output [0:0]web;
  output rx_intr_en_reg;
  output \MDIO_GEN.mdio_data_out_reg[15]_0 ;
  output \MDIO_GEN.mdio_data_out_reg[15]_1 ;
  output \MDIO_GEN.mdio_data_out_reg[14] ;
  output \MDIO_GEN.mdio_data_out_reg[13] ;
  output \MDIO_GEN.mdio_data_out_reg[12] ;
  output \MDIO_GEN.mdio_data_out_reg[11]_1 ;
  output [0:0]\MDIO_GEN.mdio_data_out_reg[11]_2 ;
  output \MDIO_GEN.mdio_data_out_reg[11]_3 ;
  output [31:0]s_axi_rdata;
  input [0:0]SR;
  input s_axi_aclk;
  input \reg_data_out_reg[31]_1 ;
  input pong_soft_status;
  input p_21_in144_in;
  input s_axi_aresetn;
  input \reg_data_out_reg[1]_1 ;
  input [4:0]Q;
  input \reg_data_out_reg[0]_0 ;
  input p_33_in182_in;
  input \reg_data_out_reg[2]_0 ;
  input [1:0]p_17_in;
  input ping_soft_status;
  input [0:0]p_5_in;
  input [13:0]\ping_pkt_lenth_reg[15]_0 ;
  input [14:0]\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ;
  input [0:0]p_15_in;
  input ping_tx_status_reg;
  input [1:0]p_9_in;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  input pong_rx_status;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input [10:0]s_axi_araddr;
  input [10:0]s_axi_awaddr;
  input s_axi_rready;
  input s_axi_bready;
  input reg_access;
  input [1:0]s_axi_wdata;
  input mdio_en_i;
  input [4:0]mdio_rd_data_reg;
  input [4:0]\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 ;
  input [31:0]D;

  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ;
  wire \AXI4_LITE_IF_GEN.bvalid_i_1_n_0 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_i_1_n_0 ;
  wire \AXI4_LITE_IF_GEN.read_req_i_1_n_0 ;
  wire \AXI4_LITE_IF_GEN.rvalid_i_1_n_0 ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_i_1_n_0 ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ;
  wire [31:0]D;
  wire [0:0]E;
  wire \MDIO_GEN.mdio_data_out_reg[11] ;
  wire \MDIO_GEN.mdio_data_out_reg[11]_0 ;
  wire \MDIO_GEN.mdio_data_out_reg[11]_1 ;
  wire [0:0]\MDIO_GEN.mdio_data_out_reg[11]_2 ;
  wire \MDIO_GEN.mdio_data_out_reg[11]_3 ;
  wire \MDIO_GEN.mdio_data_out_reg[12] ;
  wire \MDIO_GEN.mdio_data_out_reg[13] ;
  wire \MDIO_GEN.mdio_data_out_reg[14] ;
  wire \MDIO_GEN.mdio_data_out_reg[15] ;
  wire \MDIO_GEN.mdio_data_out_reg[15]_0 ;
  wire \MDIO_GEN.mdio_data_out_reg[15]_1 ;
  wire \MDIO_GEN.mdio_data_out_reg[3] ;
  wire \MDIO_GEN.mdio_en_i_reg ;
  wire [0:0]\MDIO_GEN.mdio_reg_addr_reg[4] ;
  wire [0:0]\MDIO_GEN.mdio_wr_data_reg_reg[15] ;
  wire [4:0]\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 ;
  wire [4:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire [0:0]SR;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2_n_0 ;
  wire [0:0]\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15] ;
  wire [14:0]\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ;
  wire \TX_PONG_REG_GEN.pong_soft_status_reg ;
  wire \XEMAC_I/reg_access_i ;
  wire arready_i1;
  wire arready_i2;
  wire bus2ip_rdce;
  wire enb;
  wire \gen_wr_b.gen_word_wide.mem_reg ;
  wire \gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire gie_enable_i_2_n_0;
  wire gie_enable_reg;
  wire mdio_en_i;
  wire [4:0]mdio_rd_data_reg;
  wire [0:0]p_15_in;
  wire [1:0]p_17_in;
  wire p_19_out;
  wire p_21_in144_in;
  wire [12:2]p_2_in;
  wire p_33_in182_in;
  wire p_44_out;
  wire [0:0]p_5_in;
  wire p_8_out;
  wire [1:0]p_9_in;
  wire \ping_pkt_lenth[15]_i_3_n_0 ;
  wire \ping_pkt_lenth_reg[15] ;
  wire [13:0]\ping_pkt_lenth_reg[15]_0 ;
  wire ping_rx_status_i_3_n_0;
  wire ping_soft_status;
  wire ping_soft_status_reg;
  wire ping_tx_status_reg;
  wire pong_rx_status;
  wire pong_soft_status;
  wire read_in_prog;
  wire read_req;
  wire reg_access;
  wire reg_access_reg;
  wire reg_data_out0;
  wire \reg_data_out[0]_i_2_n_0 ;
  wire \reg_data_out[0]_i_3_n_0 ;
  wire \reg_data_out[0]_i_4_n_0 ;
  wire \reg_data_out[0]_i_6_n_0 ;
  wire \reg_data_out[15]_i_11_n_0 ;
  wire \reg_data_out[15]_i_7_n_0 ;
  wire \reg_data_out[15]_i_8_n_0 ;
  wire \reg_data_out[15]_i_9_n_0 ;
  wire \reg_data_out[1]_i_2_n_0 ;
  wire \reg_data_out[1]_i_3_n_0 ;
  wire \reg_data_out[1]_i_4_n_0 ;
  wire \reg_data_out[2]_i_2_n_0 ;
  wire \reg_data_out[31]_i_2_n_0 ;
  wire \reg_data_out[31]_i_3_n_0 ;
  wire \reg_data_out[31]_i_4_n_0 ;
  wire \reg_data_out[31]_i_5_n_0 ;
  wire \reg_data_out[3]_i_2_n_0 ;
  wire \reg_data_out[3]_i_3_n_0 ;
  wire \reg_data_out[3]_i_4_n_0 ;
  wire \reg_data_out[5]_i_3_n_0 ;
  wire \reg_data_out_reg[0] ;
  wire \reg_data_out_reg[0]_0 ;
  wire \reg_data_out_reg[10] ;
  wire \reg_data_out_reg[11] ;
  wire \reg_data_out_reg[12] ;
  wire \reg_data_out_reg[13] ;
  wire \reg_data_out_reg[14] ;
  wire \reg_data_out_reg[15] ;
  wire \reg_data_out_reg[1] ;
  wire \reg_data_out_reg[1]_0 ;
  wire \reg_data_out_reg[1]_1 ;
  wire \reg_data_out_reg[2] ;
  wire \reg_data_out_reg[2]_0 ;
  wire \reg_data_out_reg[31] ;
  wire \reg_data_out_reg[31]_0 ;
  wire \reg_data_out_reg[31]_1 ;
  wire \reg_data_out_reg[3] ;
  wire \reg_data_out_reg[3]_0 ;
  wire [10:0]\reg_data_out_reg[3]_1 ;
  wire \reg_data_out_reg[4] ;
  wire \reg_data_out_reg[5] ;
  wire \reg_data_out_reg[6] ;
  wire \reg_data_out_reg[6]_0 ;
  wire \reg_data_out_reg[6]_1 ;
  wire \reg_data_out_reg[6]_2 ;
  wire \reg_data_out_reg[7] ;
  wire \reg_data_out_reg[8] ;
  wire \reg_data_out_reg[9] ;
  wire rx_intr_en0;
  wire rx_intr_en_reg;
  wire s_axi_aclk;
  wire [10:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [10:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire tx_intr_en0;
  wire tx_intr_en_reg;
  wire [0:0]web;
  wire xpm_memory_base_inst_i_5_n_0;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBBB7)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[31]_i_2 
       (.I0(\reg_data_out_reg[3]_1 [2]),
        .I1(\XEMAC_I/reg_access_i ),
        .I2(\reg_data_out_reg[3]_1 [0]),
        .I3(\reg_data_out_reg[3]_1 [1]),
        .O(\MDIO_GEN.mdio_data_out_reg[11]_0 ));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[10] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[11] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[12] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[13] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[14] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[15] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[16] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[17] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[17]),
        .Q(s_axi_rdata[17]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[18] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[18]),
        .Q(s_axi_rdata[18]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[19] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[19]),
        .Q(s_axi_rdata[19]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[20] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[20]),
        .Q(s_axi_rdata[20]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[21] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[21]),
        .Q(s_axi_rdata[21]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[22] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[22]),
        .Q(s_axi_rdata[22]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[23] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[23]),
        .Q(s_axi_rdata[23]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[24] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[24]),
        .Q(s_axi_rdata[24]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[25] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[25]),
        .Q(s_axi_rdata[25]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[26] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[26]),
        .Q(s_axi_rdata[26]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[27] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[27]),
        .Q(s_axi_rdata[27]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[28] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[28]),
        .Q(s_axi_rdata[28]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[29] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[29]),
        .Q(s_axi_rdata[29]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[30] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[30]),
        .Q(s_axi_rdata[30]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[31]),
        .Q(s_axi_rdata[31]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[3] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[4] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[5] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[6] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[7] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[8] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[9] 
       (.C(s_axi_aclk),
        .CE(arready_i1),
        .D(D[9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.arready_i2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i1),
        .Q(arready_i2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \AXI4_LITE_IF_GEN.awready_i_i_1 
       (.I0(s_axi_wvalid),
        .I1(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I2(s_axi_wready),
        .O(p_8_out));
  FDRE \AXI4_LITE_IF_GEN.awready_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(s_axi_wready),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[10]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[8]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[11]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[9]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1 
       (.I0(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I1(s_axi_arvalid),
        .I2(bus2ip_rdce),
        .I3(s_axi_awvalid),
        .O(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_2 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[10]),
        .O(p_2_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[0]),
        .O(p_2_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[1]),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[2]),
        .O(p_2_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[3]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[4]),
        .O(p_2_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[5]),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[6]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \AXI4_LITE_IF_GEN.bus2ip_addr_i[9]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(s_axi_awaddr[7]),
        .O(p_2_in[9]));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(\reg_data_out_reg[3]_1 [8]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(\reg_data_out_reg[3]_1 [9]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(\reg_data_out_reg[3]_1 [10]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\reg_data_out_reg[3]_1 [0]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\reg_data_out_reg[3]_1 [1]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(\reg_data_out_reg[3]_1 [2]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(\reg_data_out_reg[3]_1 [3]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(\reg_data_out_reg[3]_1 [4]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(\reg_data_out_reg[3]_1 [5]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(\reg_data_out_reg[3]_1 [6]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(\reg_data_out_reg[3]_1 [7]),
        .R(SR));
  FDRE \AXI4_LITE_IF_GEN.bus2ip_rdce_i_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rdce),
        .Q(arready_i1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \AXI4_LITE_IF_GEN.bvalid_i_1 
       (.I0(s_axi_wready),
        .I1(s_axi_bready),
        .I2(s_axi_bvalid),
        .O(\AXI4_LITE_IF_GEN.bvalid_i_1_n_0 ));
  FDRE \AXI4_LITE_IF_GEN.bvalid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.bvalid_i_1_n_0 ),
        .Q(s_axi_bvalid),
        .R(SR));
  LUT4 #(
    .INIT(16'h00AE)) 
    \AXI4_LITE_IF_GEN.read_in_prog_i_1 
       (.I0(bus2ip_rdce),
        .I1(s_axi_arvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(read_in_prog),
        .O(\AXI4_LITE_IF_GEN.read_in_prog_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \AXI4_LITE_IF_GEN.read_in_prog_i_2 
       (.I0(s_axi_aresetn),
        .I1(s_axi_rready),
        .I2(s_axi_rlast),
        .I3(s_axi_bvalid),
        .I4(s_axi_bready),
        .O(read_in_prog));
  FDRE \AXI4_LITE_IF_GEN.read_in_prog_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.read_in_prog_i_1_n_0 ),
        .Q(bus2ip_rdce),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    \AXI4_LITE_IF_GEN.read_req_i_1 
       (.I0(s_axi_rready),
        .I1(arready_i1),
        .I2(s_axi_arvalid),
        .I3(read_req),
        .O(\AXI4_LITE_IF_GEN.read_req_i_1_n_0 ));
  FDRE \AXI4_LITE_IF_GEN.read_req_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.read_req_i_1_n_0 ),
        .Q(read_req),
        .R(SR));
  LUT5 #(
    .INIT(32'h00F08080)) 
    \AXI4_LITE_IF_GEN.rvalid_i_1 
       (.I0(arready_i1),
        .I1(read_req),
        .I2(s_axi_aresetn),
        .I3(s_axi_rready),
        .I4(s_axi_rlast),
        .O(\AXI4_LITE_IF_GEN.rvalid_i_1_n_0 ));
  FDRE \AXI4_LITE_IF_GEN.rvalid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.rvalid_i_1_n_0 ),
        .Q(s_axi_rlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAAAEAA)) 
    \AXI4_LITE_IF_GEN.write_in_prog_i_1 
       (.I0(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I1(s_axi_awvalid),
        .I2(bus2ip_rdce),
        .I3(s_axi_wvalid),
        .I4(s_axi_arvalid),
        .I5(read_in_prog),
        .O(\AXI4_LITE_IF_GEN.write_in_prog_i_1_n_0 ));
  FDRE \AXI4_LITE_IF_GEN.write_in_prog_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.write_in_prog_i_1_n_0 ),
        .Q(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \MDIO_GEN.mdio_data_out[10]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out_reg[11]_0 ),
        .I1(bus2ip_rdce),
        .I2(s_axi_aresetn),
        .O(\MDIO_GEN.mdio_data_out_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \MDIO_GEN.mdio_data_out[10]_i_4 
       (.I0(\reg_data_out_reg[3]_1 [0]),
        .I1(\XEMAC_I/reg_access_i ),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .I3(\reg_data_out_reg[3]_1 [1]),
        .I4(bus2ip_rdce),
        .O(\MDIO_GEN.mdio_data_out_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \MDIO_GEN.mdio_data_out[10]_i_5 
       (.I0(bus2ip_rdce),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .I2(\reg_data_out_reg[3]_1 [0]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\XEMAC_I/reg_access_i ),
        .O(\MDIO_GEN.mdio_data_out_reg[11] ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \MDIO_GEN.mdio_data_out[11]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out_reg[15]_1 ),
        .I1(\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 [0]),
        .I2(mdio_rd_data_reg[0]),
        .I3(\MDIO_GEN.mdio_data_out_reg[15] ),
        .O(\MDIO_GEN.mdio_data_out_reg[11]_1 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \MDIO_GEN.mdio_data_out[12]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out_reg[15]_1 ),
        .I1(\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 [1]),
        .I2(mdio_rd_data_reg[1]),
        .I3(\MDIO_GEN.mdio_data_out_reg[15] ),
        .O(\MDIO_GEN.mdio_data_out_reg[12] ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \MDIO_GEN.mdio_data_out[13]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out_reg[15]_1 ),
        .I1(\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 [2]),
        .I2(mdio_rd_data_reg[2]),
        .I3(\MDIO_GEN.mdio_data_out_reg[15] ),
        .O(\MDIO_GEN.mdio_data_out_reg[13] ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \MDIO_GEN.mdio_data_out[14]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out_reg[15]_1 ),
        .I1(\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 [3]),
        .I2(mdio_rd_data_reg[3]),
        .I3(\MDIO_GEN.mdio_data_out_reg[15] ),
        .O(\MDIO_GEN.mdio_data_out_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4F0F)) 
    \MDIO_GEN.mdio_data_out[15]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out_reg[11]_0 ),
        .I1(bus2ip_rdce),
        .I2(s_axi_aresetn),
        .I3(\MDIO_GEN.mdio_data_out_reg[11] ),
        .O(\MDIO_GEN.mdio_data_out_reg[11]_3 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \MDIO_GEN.mdio_data_out[15]_i_2 
       (.I0(\MDIO_GEN.mdio_data_out_reg[15] ),
        .I1(mdio_rd_data_reg[4]),
        .I2(\MDIO_GEN.mdio_data_out_reg[15]_1 ),
        .I3(\MDIO_GEN.mdio_wr_data_reg_reg[15]_0 [4]),
        .O(\MDIO_GEN.mdio_data_out_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \MDIO_GEN.mdio_data_out[3]_i_3 
       (.I0(bus2ip_rdce),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .I3(\XEMAC_I/reg_access_i ),
        .O(\MDIO_GEN.mdio_data_out_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \MDIO_GEN.mdio_data_out[7]_i_3 
       (.I0(\reg_data_out_reg[3]_1 [0]),
        .I1(\XEMAC_I/reg_access_i ),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .I3(\reg_data_out_reg[3]_1 [1]),
        .I4(bus2ip_rdce),
        .O(\MDIO_GEN.mdio_data_out_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \MDIO_GEN.mdio_en_i_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_19_out),
        .I2(mdio_en_i),
        .O(\MDIO_GEN.mdio_en_i_reg ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \MDIO_GEN.mdio_reg_addr[4]_i_1 
       (.I0(s_axi_wvalid),
        .I1(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .I4(\reg_data_out_reg[3]_1 [2]),
        .I5(\XEMAC_I/reg_access_i ),
        .O(\MDIO_GEN.mdio_reg_addr_reg[4] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \MDIO_GEN.mdio_reg_addr[4]_i_2 
       (.I0(\reg_data_out_reg[3]_1 [5]),
        .I1(\reg_data_out_reg[3]_1 [3]),
        .I2(\reg_data_out_reg[3]_1 [8]),
        .I3(\reg_data_out_reg[3]_1 [4]),
        .I4(\reg_data_out_reg[3]_1 [6]),
        .I5(\reg_data_out_reg[3]_1 [7]),
        .O(\XEMAC_I/reg_access_i ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \MDIO_GEN.mdio_req_i_i_3 
       (.I0(s_axi_wvalid),
        .I1(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .I4(\reg_data_out_reg[3]_1 [2]),
        .I5(\XEMAC_I/reg_access_i ),
        .O(p_19_out));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \MDIO_GEN.mdio_wr_data_reg[15]_i_1 
       (.I0(\reg_data_out_reg[3]_1 [1]),
        .I1(\reg_data_out_reg[3]_1 [2]),
        .I2(\XEMAC_I/reg_access_i ),
        .I3(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I4(s_axi_wvalid),
        .I5(\reg_data_out_reg[3]_1 [0]),
        .O(\MDIO_GEN.mdio_wr_data_reg_reg[15] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \RX_PONG_REG_GEN.pong_rx_status_i_2 
       (.I0(\XEMAC_I/reg_access_i ),
        .I1(\reg_data_out_reg[3]_1 [9]),
        .I2(\reg_data_out_reg[3]_1 [10]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .I4(\reg_data_out_reg[3]_1 [1]),
        .I5(\reg_data_out_reg[3]_1 [2]),
        .O(\RX_PONG_REG_GEN.pong_rx_status_reg ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_1 
       (.I0(\ping_pkt_lenth_reg[15] ),
        .I1(\reg_data_out_reg[3]_1 [0]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2_n_0 ),
        .I5(\XEMAC_I/reg_access_i ),
        .O(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2 
       (.I0(\reg_data_out_reg[3]_1 [10]),
        .I1(\reg_data_out_reg[3]_1 [9]),
        .O(\TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \TX_PONG_REG_GEN.pong_soft_status_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(p_44_out),
        .I2(pong_soft_status),
        .O(\TX_PONG_REG_GEN.pong_soft_status_reg ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \TX_PONG_REG_GEN.pong_tx_status_i_2 
       (.I0(\ping_pkt_lenth_reg[15] ),
        .I1(\reg_data_out_reg[3]_1 [0]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2_n_0 ),
        .I5(\XEMAC_I/reg_access_i ),
        .O(p_44_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    gie_enable_i_1
       (.I0(s_axi_wdata[1]),
        .I1(s_axi_wvalid),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I3(gie_enable_i_2_n_0),
        .I4(p_5_in),
        .O(gie_enable_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    gie_enable_i_2
       (.I0(\XEMAC_I/reg_access_i ),
        .I1(\reg_data_out_reg[3]_1 [9]),
        .I2(\reg_data_out_reg[3]_1 [10]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\reg_data_out_reg[3]_1 [1]),
        .I5(\reg_data_out_reg[3]_1 [0]),
        .O(gie_enable_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ping_pkt_lenth[15]_i_1 
       (.I0(\ping_pkt_lenth_reg[15] ),
        .I1(\reg_data_out_reg[3]_1 [0]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\ping_pkt_lenth[15]_i_3_n_0 ),
        .I5(\XEMAC_I/reg_access_i ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ping_pkt_lenth[15]_i_2 
       (.I0(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I1(s_axi_wvalid),
        .O(\ping_pkt_lenth_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ping_pkt_lenth[15]_i_3 
       (.I0(\reg_data_out_reg[3]_1 [9]),
        .I1(\reg_data_out_reg[3]_1 [10]),
        .O(\ping_pkt_lenth[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ping_rx_status_i_2
       (.I0(\ping_pkt_lenth_reg[15] ),
        .I1(\reg_data_out_reg[3]_1 [2]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .I4(ping_rx_status_i_3_n_0),
        .I5(\XEMAC_I/reg_access_i ),
        .O(rx_intr_en0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ping_rx_status_i_3
       (.I0(\reg_data_out_reg[3]_1 [9]),
        .I1(\reg_data_out_reg[3]_1 [10]),
        .O(ping_rx_status_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ping_soft_status_i_1
       (.I0(s_axi_wdata[1]),
        .I1(tx_intr_en0),
        .I2(ping_soft_status),
        .O(ping_soft_status_reg));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ping_tx_status_i_2
       (.I0(\ping_pkt_lenth_reg[15] ),
        .I1(\reg_data_out_reg[3]_1 [0]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\ping_pkt_lenth[15]_i_3_n_0 ),
        .I5(\XEMAC_I/reg_access_i ),
        .O(tx_intr_en0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    reg_access_i_1
       (.I0(\XEMAC_I/reg_access_i ),
        .I1(bus2ip_rdce),
        .I2(reg_access),
        .O(reg_access_reg));
  LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
    \reg_data_out[0]_i_1 
       (.I0(\reg_data_out_reg[0]_0 ),
        .I1(reg_data_out0),
        .I2(\reg_data_out[0]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(\reg_data_out_reg[1]_0 ),
        .I5(\reg_data_out[0]_i_3_n_0 ),
        .O(\reg_data_out_reg[0] ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \reg_data_out[0]_i_2 
       (.I0(\reg_data_out[0]_i_4_n_0 ),
        .I1(ping_tx_status_reg),
        .I2(\reg_data_out[15]_i_11_n_0 ),
        .I3(p_9_in[0]),
        .I4(\reg_data_out_reg[6] ),
        .I5(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [0]),
        .O(\reg_data_out[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \reg_data_out[0]_i_3 
       (.I0(gie_enable_i_2_n_0),
        .I1(bus2ip_rdce),
        .I2(s_axi_aresetn),
        .O(\reg_data_out[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reg_data_out[0]_i_4 
       (.I0(pong_rx_status),
        .I1(\XEMAC_I/reg_access_i ),
        .I2(\reg_data_out_reg[3]_1 [9]),
        .I3(\reg_data_out_reg[3]_1 [10]),
        .I4(\reg_data_out[0]_i_6_n_0 ),
        .I5(bus2ip_rdce),
        .O(\reg_data_out[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \reg_data_out[0]_i_6 
       (.I0(\reg_data_out_reg[3]_1 [0]),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .O(\reg_data_out[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[10]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [9]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [8]),
        .O(\reg_data_out_reg[10] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[11]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [10]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [9]),
        .O(\reg_data_out_reg[11] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[12]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [11]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [10]),
        .O(\reg_data_out_reg[12] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[13]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [12]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [11]),
        .O(\reg_data_out_reg[13] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[14]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [13]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [12]),
        .O(\reg_data_out_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBBB0000)) 
    \reg_data_out[15]_i_1 
       (.I0(\reg_data_out_reg[31]_0 ),
        .I1(s_axi_aresetn),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\reg_data_out_reg[6] ),
        .I4(\reg_data_out[15]_i_7_n_0 ),
        .I5(\reg_data_out[15]_i_8_n_0 ),
        .O(\reg_data_out_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \reg_data_out[15]_i_10 
       (.I0(\reg_data_out_reg[3]_1 [0]),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .I3(\ping_pkt_lenth[15]_i_3_n_0 ),
        .I4(\XEMAC_I/reg_access_i ),
        .I5(bus2ip_rdce),
        .O(\reg_data_out_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \reg_data_out[15]_i_11 
       (.I0(bus2ip_rdce),
        .I1(\reg_data_out_reg[3]_1 [2]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .I4(ping_rx_status_i_3_n_0),
        .I5(\XEMAC_I/reg_access_i ),
        .O(\reg_data_out[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \reg_data_out[15]_i_2 
       (.I0(bus2ip_rdce),
        .I1(\XEMAC_I/reg_access_i ),
        .I2(\reg_data_out[15]_i_9_n_0 ),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .O(reg_data_out0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[15]_i_3 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [14]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [13]),
        .O(\reg_data_out_reg[15] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \reg_data_out[15]_i_4 
       (.I0(bus2ip_rdce),
        .I1(\reg_data_out_reg[3]_1 [0]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [2]),
        .I4(\TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2_n_0 ),
        .I5(\XEMAC_I/reg_access_i ),
        .O(\reg_data_out_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \reg_data_out[15]_i_5 
       (.I0(\reg_data_out_reg[3]_1 [0]),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .I3(\ping_pkt_lenth[15]_i_3_n_0 ),
        .I4(\XEMAC_I/reg_access_i ),
        .I5(bus2ip_rdce),
        .O(\reg_data_out_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \reg_data_out[15]_i_6 
       (.I0(\reg_data_out_reg[3]_1 [0]),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .I2(\reg_data_out_reg[3]_1 [2]),
        .I3(\TX_PONG_REG_GEN.pong_pkt_lenth[15]_i_2_n_0 ),
        .I4(\XEMAC_I/reg_access_i ),
        .I5(bus2ip_rdce),
        .O(\reg_data_out_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \reg_data_out[15]_i_7 
       (.I0(bus2ip_rdce),
        .I1(\reg_data_out_reg[3]_1 [2]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .O(\reg_data_out[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \reg_data_out[15]_i_8 
       (.I0(\reg_data_out_reg[3]_0 ),
        .I1(\reg_data_out_reg[31]_0 ),
        .I2(\reg_data_out[3]_i_3_n_0 ),
        .I3(\reg_data_out[15]_i_11_n_0 ),
        .I4(s_axi_aresetn),
        .O(\reg_data_out[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_data_out[15]_i_9 
       (.I0(\reg_data_out_reg[3]_1 [2]),
        .I1(\reg_data_out_reg[3]_1 [1]),
        .O(\reg_data_out[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
    \reg_data_out[1]_i_1 
       (.I0(\reg_data_out_reg[1]_1 ),
        .I1(reg_data_out0),
        .I2(\reg_data_out[1]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(\reg_data_out_reg[1]_0 ),
        .I5(\reg_data_out[1]_i_3_n_0 ),
        .O(\reg_data_out_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \reg_data_out[1]_i_2 
       (.I0(\ping_pkt_lenth_reg[15]_0 [0]),
        .I1(\reg_data_out_reg[6]_0 ),
        .I2(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [1]),
        .I3(\reg_data_out_reg[6] ),
        .I4(\reg_data_out[1]_i_4_n_0 ),
        .O(\reg_data_out[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFD)) 
    \reg_data_out[1]_i_3 
       (.I0(s_axi_aresetn),
        .I1(\reg_data_out[15]_i_11_n_0 ),
        .I2(\reg_data_out[3]_i_3_n_0 ),
        .O(\reg_data_out[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \reg_data_out[1]_i_4 
       (.I0(\reg_data_out_reg[3]_0 ),
        .I1(p_17_in[0]),
        .I2(\reg_data_out_reg[31]_0 ),
        .I3(p_15_in),
        .O(\reg_data_out[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \reg_data_out[2]_i_1 
       (.I0(\reg_data_out_reg[2]_0 ),
        .I1(reg_data_out0),
        .I2(Q[2]),
        .I3(\reg_data_out_reg[1]_0 ),
        .I4(\reg_data_out[2]_i_2_n_0 ),
        .I5(\reg_data_out[15]_i_8_n_0 ),
        .O(\reg_data_out_reg[2] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[2]_i_2 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [2]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [1]),
        .O(\reg_data_out[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE2E2E2)) 
    \reg_data_out[31]_i_1 
       (.I0(\reg_data_out_reg[31]_1 ),
        .I1(reg_data_out0),
        .I2(\reg_data_out[31]_i_2_n_0 ),
        .I3(pong_soft_status),
        .I4(\reg_data_out_reg[31]_0 ),
        .I5(\reg_data_out[31]_i_3_n_0 ),
        .O(\reg_data_out_reg[31] ));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    \reg_data_out[31]_i_2 
       (.I0(\reg_data_out_reg[3]_0 ),
        .I1(ping_soft_status),
        .I2(p_5_in),
        .I3(\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .I4(bus2ip_rdce),
        .I5(gie_enable_i_2_n_0),
        .O(\reg_data_out[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FFFFFFFFFF)) 
    \reg_data_out[31]_i_3 
       (.I0(gie_enable_i_2_n_0),
        .I1(\reg_data_out[15]_i_7_n_0 ),
        .I2(\reg_data_out[31]_i_4_n_0 ),
        .I3(\reg_data_out_reg[6] ),
        .I4(\reg_data_out[15]_i_11_n_0 ),
        .I5(s_axi_aresetn),
        .O(\reg_data_out[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \reg_data_out[31]_i_4 
       (.I0(bus2ip_rdce),
        .I1(\reg_data_out_reg[3]_1 [2]),
        .I2(\reg_data_out_reg[3]_1 [1]),
        .I3(\reg_data_out_reg[3]_1 [0]),
        .I4(\reg_data_out[31]_i_5_n_0 ),
        .I5(\XEMAC_I/reg_access_i ),
        .O(\reg_data_out[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \reg_data_out[31]_i_5 
       (.I0(\reg_data_out_reg[3]_1 [9]),
        .I1(\reg_data_out_reg[3]_1 [10]),
        .O(\reg_data_out[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \reg_data_out[3]_i_1 
       (.I0(p_21_in144_in),
        .I1(reg_data_out0),
        .I2(\reg_data_out[3]_i_2_n_0 ),
        .I3(s_axi_aresetn),
        .I4(\reg_data_out_reg[31]_0 ),
        .I5(\reg_data_out[3]_i_3_n_0 ),
        .O(\reg_data_out_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \reg_data_out[3]_i_2 
       (.I0(\reg_data_out_reg[1]_0 ),
        .I1(Q[3]),
        .I2(p_17_in[1]),
        .I3(\reg_data_out_reg[3]_0 ),
        .I4(\reg_data_out[3]_i_4_n_0 ),
        .O(\reg_data_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000200000000)) 
    \reg_data_out[3]_i_3 
       (.I0(\XEMAC_I/reg_access_i ),
        .I1(\reg_data_out_reg[3]_1 [9]),
        .I2(\reg_data_out_reg[3]_1 [10]),
        .I3(\reg_data_out[15]_i_9_n_0 ),
        .I4(\reg_data_out_reg[3]_1 [0]),
        .I5(bus2ip_rdce),
        .O(\reg_data_out[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB83030FF3030)) 
    \reg_data_out[3]_i_4 
       (.I0(\reg_data_out[15]_i_11_n_0 ),
        .I1(\reg_data_out_reg[6]_0 ),
        .I2(\ping_pkt_lenth_reg[15]_0 [2]),
        .I3(\reg_data_out_reg[6] ),
        .I4(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [3]),
        .I5(p_9_in[1]),
        .O(\reg_data_out[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \reg_data_out[4]_i_3 
       (.I0(\reg_data_out[15]_i_11_n_0 ),
        .I1(s_axi_aresetn),
        .I2(\reg_data_out_reg[31]_0 ),
        .I3(\reg_data_out[3]_i_3_n_0 ),
        .O(\reg_data_out_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000EEEE22E2)) 
    \reg_data_out[5]_i_1 
       (.I0(p_33_in182_in),
        .I1(reg_data_out0),
        .I2(Q[4]),
        .I3(\reg_data_out_reg[1]_0 ),
        .I4(\reg_data_out[5]_i_3_n_0 ),
        .I5(\reg_data_out[15]_i_8_n_0 ),
        .O(\reg_data_out_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \reg_data_out[5]_i_2 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\reg_data_out_reg[6]_0 ),
        .I2(\reg_data_out[15]_i_11_n_0 ),
        .I3(\reg_data_out[3]_i_3_n_0 ),
        .I4(\reg_data_out_reg[31]_0 ),
        .I5(\reg_data_out_reg[3]_0 ),
        .O(\reg_data_out_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[5]_i_3 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [4]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [3]),
        .O(\reg_data_out[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[6]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [5]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [4]),
        .O(\reg_data_out_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[7]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [6]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [5]),
        .O(\reg_data_out_reg[7] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[8]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [7]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [6]),
        .O(\reg_data_out_reg[8] ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \reg_data_out[9]_i_1 
       (.I0(\reg_data_out_reg[6] ),
        .I1(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 [8]),
        .I2(\reg_data_out_reg[6]_0 ),
        .I3(\ping_pkt_lenth_reg[15]_0 [7]),
        .O(\reg_data_out_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rx_intr_en_i_1
       (.I0(s_axi_wdata[0]),
        .I1(rx_intr_en0),
        .I2(p_9_in[1]),
        .O(rx_intr_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_arready_INST_0
       (.I0(arready_i1),
        .I1(arready_i2),
        .O(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    tx_intr_en_i_1
       (.I0(s_axi_wdata[0]),
        .I1(tx_intr_en0),
        .I2(p_17_in[1]),
        .O(tx_intr_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h10FF)) 
    xpm_memory_base_inst_i_2__0
       (.I0(\reg_data_out_reg[3]_1 [9]),
        .I1(\reg_data_out_reg[3]_1 [10]),
        .I2(xpm_memory_base_inst_i_5_n_0),
        .I3(s_axi_aresetn),
        .O(enb));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    xpm_memory_base_inst_i_2__1
       (.I0(\reg_data_out_reg[3]_1 [9]),
        .I1(\reg_data_out_reg[3]_1 [10]),
        .I2(xpm_memory_base_inst_i_5_n_0),
        .I3(s_axi_aresetn),
        .O(\gen_wr_b.gen_word_wide.mem_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    xpm_memory_base_inst_i_2__2
       (.I0(\reg_data_out_reg[3]_1 [10]),
        .I1(\reg_data_out_reg[3]_1 [9]),
        .I2(xpm_memory_base_inst_i_5_n_0),
        .I3(s_axi_aresetn),
        .O(\gen_wr_b.gen_word_wide.mem_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    xpm_memory_base_inst_i_3
       (.I0(\reg_data_out_reg[3]_1 [9]),
        .I1(\reg_data_out_reg[3]_1 [10]),
        .I2(xpm_memory_base_inst_i_5_n_0),
        .I3(s_axi_aresetn),
        .O(\gen_wr_b.gen_word_wide.mem_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h80)) 
    xpm_memory_base_inst_i_3__0
       (.I0(s_axi_wvalid),
        .I1(\AXI4_LITE_IF_GEN.write_in_prog_reg_n_0 ),
        .I2(s_axi_aresetn),
        .O(web));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    xpm_memory_base_inst_i_5
       (.I0(bus2ip_rdce),
        .I1(s_axi_wstrb[3]),
        .I2(s_axi_wstrb[2]),
        .I3(s_axi_wstrb[0]),
        .I4(s_axi_wstrb[1]),
        .I5(\ping_pkt_lenth_reg[15] ),
        .O(xpm_memory_base_inst_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync
   (scndry_out,
    SR,
    CLK);
  output scndry_out;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [0:0]SR;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(SR),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync_0
   (scndry_out,
    SR,
    CLK);
  output scndry_out;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire [0:0]SR;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(SR),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync_12
   (scndry_out,
    SS,
    CLK);
  output scndry_out;
  input [0:0]SS;
  input CLK;

  wire CLK;
  wire [0:0]SS;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(SS),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync_7
   (scndry_out,
    phy_tx_clk,
    s_axi_aclk);
  output scndry_out;
  input phy_tx_clk;
  input s_axi_aclk;

  wire phy_tx_clk;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(phy_tx_clk),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync__parameterized0
   (scndry_out,
    prmry_in,
    CLK);
  output scndry_out;
  input prmry_in;
  input CLK;

  wire CLK;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync__parameterized1
   (scndry_vect_out,
    prmry_vect_in,
    CLK);
  output [3:0]scndry_vect_out;
  input [3:0]prmry_vect_in;
  input CLK;

  wire CLK;
  wire [3:0]prmry_vect_in;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire [3:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(CLK),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(prmry_vect_in[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(prmry_vect_in[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(prmry_vect_in[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(CLK),
        .CE(1'b1),
        .D(prmry_vect_in[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync__parameterized2
   (scndry_out,
    prmry_in,
    s_axi_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_aclk;

  wire prmry_in;
  wire s_axi_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync__parameterized3
   (fifo_tx_en_reg,
    scndry_out,
    tx_en_i,
    phy_tx_clk);
  output fifo_tx_en_reg;
  input scndry_out;
  input tx_en_i;
  input phy_tx_clk;

  wire fifo_tx_en_reg;
  wire phy_tx_clk;
  wire s_level_out_d1_cdc_to;
  wire scndry_out;
  wire tx_en_i;
  wire tx_en_i_tx_clk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(tx_en_i),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(tx_en_i_tx_clk),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_tx_en_i_1
       (.I0(tx_en_i_tx_clk),
        .I1(scndry_out),
        .O(fifo_tx_en_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_ethernetlite_0_0_cdc_sync__parameterized4
   (scndry_out,
    s_axi_aresetn,
    phy_tx_clk);
  output scndry_out;
  input s_axi_aresetn;
  input phy_tx_clk;

  wire phy_tx_clk;
  wire s_axi_aresetn;
  wire s_level_out_d1_cdc_to;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(s_axi_aresetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr5bit" *) 
module system_axi_ethernetlite_0_0_cntr5bit
   (ifgp1_zero,
    Q,
    s_axi_aresetn,
    s_axi_aclk,
    D,
    \thisState_reg[1] ,
    \thisState_reg[0] ,
    E);
  output ifgp1_zero;
  output [1:0]Q;
  input s_axi_aresetn;
  input s_axi_aclk;
  input [1:0]D;
  input [1:0]\thisState_reg[1] ;
  input \thisState_reg[0] ;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:2]count_reg__0;
  wire ifgp1_zero;
  wire [4:2]p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \thisState_reg[0] ;
  wire [1:0]\thisState_reg[1] ;
  wire zero_i_i_1_n_0;

  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
    \count[0]_i_2 
       (.I0(\thisState_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(count_reg__0[1]),
        .I4(count_reg__0[2]),
        .I5(count_reg__0[0]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFE01FE01FE010000)) 
    \count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(count_reg__0[2]),
        .I3(count_reg__0[1]),
        .I4(\thisState_reg[1] [1]),
        .I5(\thisState_reg[1] [0]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hE1E1E100)) 
    \count[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(count_reg__0[2]),
        .I3(\thisState_reg[1] [1]),
        .I4(\thisState_reg[1] [0]),
        .O(p_0_in[2]));
  FDSE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(count_reg__0[0]),
        .S(s_axi_aresetn));
  FDSE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(count_reg__0[1]),
        .S(s_axi_aresetn));
  FDSE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(count_reg__0[2]),
        .S(s_axi_aresetn));
  FDSE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .S(s_axi_aresetn));
  FDSE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .S(s_axi_aresetn));
  LUT5 #(
    .INIT(32'h00000004)) 
    zero_i_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(count_reg__0[2]),
        .I3(count_reg__0[1]),
        .I4(count_reg__0[0]),
        .O(zero_i_i_1_n_0));
  FDSE zero_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(zero_i_i_1_n_0),
        .Q(ifgp1_zero),
        .S(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "cntr5bit" *) 
module system_axi_ethernetlite_0_0_cntr5bit_11
   (ifgp2_zero,
    Q,
    s_axi_aresetn,
    s_axi_aclk,
    D,
    \thisState_reg[1] ,
    \thisState_reg[0] ,
    E);
  output ifgp2_zero;
  output [1:0]Q;
  input s_axi_aresetn;
  input s_axi_aclk;
  input [1:0]D;
  input [1:0]\thisState_reg[1] ;
  input \thisState_reg[0] ;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \count[0]_i_2__0_n_0 ;
  wire [0:2]count_reg__0;
  wire ifgp2_zero;
  wire [3:2]p_0_in__0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \thisState_reg[0] ;
  wire [1:0]\thisState_reg[1] ;
  wire zero_i_i_1__0_n_0;

  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \count[0]_i_2__0 
       (.I0(\thisState_reg[0] ),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(count_reg__0[0]),
        .O(\count[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF11111111F)) 
    \count[1]_i_1 
       (.I0(\thisState_reg[1] [1]),
        .I1(\thisState_reg[1] [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(count_reg__0[2]),
        .I5(count_reg__0[1]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'hE1E1E100)) 
    \count[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(count_reg__0[2]),
        .I3(\thisState_reg[1] [1]),
        .I4(\thisState_reg[1] [0]),
        .O(p_0_in__0[2]));
  FDSE \count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\count[0]_i_2__0_n_0 ),
        .Q(count_reg__0[0]),
        .S(s_axi_aresetn));
  FDSE \count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(count_reg__0[1]),
        .S(s_axi_aresetn));
  FDSE \count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(count_reg__0[2]),
        .S(s_axi_aresetn));
  FDSE \count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .S(s_axi_aresetn));
  FDSE \count_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .S(s_axi_aresetn));
  LUT5 #(
    .INIT(32'h00000004)) 
    zero_i_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(count_reg__0[2]),
        .I3(count_reg__0[1]),
        .I4(count_reg__0[0]),
        .O(zero_i_i_1__0_n_0));
  FDSE zero_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(zero_i_i_1__0_n_0),
        .Q(ifgp2_zero),
        .S(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "crcgenrx" *) 
module system_axi_ethernetlite_0_0_crcgenrx
   (Q,
    crcokdelay,
    D_0,
    D,
    \gpr1.dout_i_reg[5] ,
    \gpr1.dout_i_reg[2] ,
    crcokr1,
    s_axi_aresetn,
    rxCrcEn,
    SS,
    E,
    s_axi_aclk);
  output [9:0]Q;
  output crcokdelay;
  output D_0;
  input [6:0]D;
  input [3:0]\gpr1.dout_i_reg[5] ;
  input \gpr1.dout_i_reg[2] ;
  input crcokr1;
  input s_axi_aresetn;
  input rxCrcEn;
  input [0:0]SS;
  input [0:0]E;
  input s_axi_aclk;

  wire [6:0]D;
  wire D_0;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SS;
  wire \crc_local_reg_n_0_[27] ;
  wire crcokdelay;
  wire crcokdelay_i_10_n_0;
  wire crcokdelay_i_3_n_0;
  wire crcokdelay_i_4_n_0;
  wire crcokdelay_i_5_n_0;
  wire crcokdelay_i_6_n_0;
  wire crcokdelay_i_7_n_0;
  wire crcokdelay_i_8_n_0;
  wire crcokdelay_i_9_n_0;
  wire crcokr1;
  wire \gpr1.dout_i_reg[2] ;
  wire [3:0]\gpr1.dout_i_reg[5] ;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_19_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_30_in;
  wire p_5_in;
  wire p_8_in;
  wire [29:1]parallel_crc;
  wire rxCrcEn;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[12]_i_1 
       (.I0(p_11_in),
        .I1(Q[8]),
        .I2(\gpr1.dout_i_reg[5] [1]),
        .I3(Q[7]),
        .I4(\gpr1.dout_i_reg[5] [2]),
        .I5(D[0]),
        .O(parallel_crc[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[13]_i_1 
       (.I0(p_12_in),
        .I1(Q[8]),
        .I2(\gpr1.dout_i_reg[5] [1]),
        .I3(Q[7]),
        .I4(\gpr1.dout_i_reg[5] [2]),
        .I5(\gpr1.dout_i_reg[2] ),
        .O(parallel_crc[13]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[14]_i_1 
       (.I0(p_13_in),
        .I1(\gpr1.dout_i_reg[5] [1]),
        .I2(Q[8]),
        .I3(\gpr1.dout_i_reg[5] [0]),
        .I4(Q[9]),
        .O(parallel_crc[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[15]_i_1 
       (.I0(p_19_in),
        .I1(Q[9]),
        .I2(\gpr1.dout_i_reg[5] [0]),
        .O(parallel_crc[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[16]_i_1 
       (.I0(p_20_in),
        .I1(Q[6]),
        .I2(\gpr1.dout_i_reg[5] [3]),
        .O(parallel_crc[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[17]_i_1 
       (.I0(p_21_in),
        .I1(Q[7]),
        .I2(\gpr1.dout_i_reg[5] [2]),
        .O(parallel_crc[17]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[18]_i_1 
       (.I0(p_22_in),
        .I1(Q[8]),
        .I2(\gpr1.dout_i_reg[5] [1]),
        .O(parallel_crc[18]));
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[19]_i_1 
       (.I0(p_23_in),
        .I1(Q[9]),
        .I2(\gpr1.dout_i_reg[5] [0]),
        .O(parallel_crc[19]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \crc_local[1]_i_1 
       (.I0(Q[7]),
        .I1(\gpr1.dout_i_reg[5] [2]),
        .I2(Q[6]),
        .I3(\gpr1.dout_i_reg[5] [3]),
        .O(parallel_crc[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[22]_i_1 
       (.I0(p_24_in),
        .I1(Q[6]),
        .I2(\gpr1.dout_i_reg[5] [3]),
        .O(parallel_crc[22]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[23]_i_1 
       (.I0(p_14_in),
        .I1(\gpr1.dout_i_reg[5] [3]),
        .I2(Q[6]),
        .I3(\gpr1.dout_i_reg[5] [2]),
        .I4(Q[7]),
        .O(parallel_crc[23]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[24]_i_1 
       (.I0(p_15_in),
        .I1(\gpr1.dout_i_reg[5] [2]),
        .I2(Q[7]),
        .I3(\gpr1.dout_i_reg[5] [1]),
        .I4(Q[8]),
        .O(parallel_crc[24]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[25]_i_1 
       (.I0(p_16_in),
        .I1(\gpr1.dout_i_reg[5] [1]),
        .I2(Q[8]),
        .I3(\gpr1.dout_i_reg[5] [0]),
        .I4(Q[9]),
        .O(parallel_crc[25]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[26]_i_1 
       (.I0(p_17_in),
        .I1(\gpr1.dout_i_reg[5] [3]),
        .I2(Q[6]),
        .I3(\gpr1.dout_i_reg[5] [0]),
        .I4(Q[9]),
        .O(parallel_crc[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[27]_i_1 
       (.I0(p_25_in),
        .I1(Q[7]),
        .I2(\gpr1.dout_i_reg[5] [2]),
        .O(parallel_crc[27]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[28]_i_1 
       (.I0(p_26_in),
        .I1(Q[8]),
        .I2(\gpr1.dout_i_reg[5] [1]),
        .O(parallel_crc[28]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \crc_local[29]_i_1 
       (.I0(p_27_in),
        .I1(Q[9]),
        .I2(\gpr1.dout_i_reg[5] [0]),
        .O(parallel_crc[29]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[2]_i_1 
       (.I0(Q[6]),
        .I1(\gpr1.dout_i_reg[5] [3]),
        .I2(\gpr1.dout_i_reg[5] [2]),
        .I3(Q[7]),
        .I4(\gpr1.dout_i_reg[5] [1]),
        .I5(Q[8]),
        .O(parallel_crc[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[3]_i_1 
       (.I0(Q[9]),
        .I1(\gpr1.dout_i_reg[5] [0]),
        .I2(\gpr1.dout_i_reg[5] [2]),
        .I3(Q[7]),
        .I4(\gpr1.dout_i_reg[5] [1]),
        .I5(Q[8]),
        .O(parallel_crc[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[6]_i_1 
       (.I0(p_5_in),
        .I1(\gpr1.dout_i_reg[5] [2]),
        .I2(Q[7]),
        .I3(\gpr1.dout_i_reg[5] [1]),
        .I4(Q[8]),
        .O(parallel_crc[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \crc_local[9]_i_1 
       (.I0(p_8_in),
        .I1(\gpr1.dout_i_reg[5] [2]),
        .I2(Q[7]),
        .I3(\gpr1.dout_i_reg[5] [1]),
        .I4(Q[8]),
        .O(parallel_crc[9]));
  FDSE \crc_local_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \crc_local_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(p_13_in),
        .S(SS));
  FDSE \crc_local_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(p_19_in),
        .S(SS));
  FDSE \crc_local_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[12]),
        .Q(p_20_in),
        .S(SS));
  FDSE \crc_local_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[13]),
        .Q(p_21_in),
        .S(SS));
  FDSE \crc_local_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[14]),
        .Q(p_22_in),
        .S(SS));
  FDSE \crc_local_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[15]),
        .Q(p_23_in),
        .S(SS));
  FDSE \crc_local_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[16]),
        .Q(p_28_in),
        .S(SS));
  FDSE \crc_local_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[17]),
        .Q(p_29_in),
        .S(SS));
  FDSE \crc_local_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[18]),
        .Q(p_24_in),
        .S(SS));
  FDSE \crc_local_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[19]),
        .Q(p_14_in),
        .S(SS));
  FDSE \crc_local_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \crc_local_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_28_in),
        .Q(p_15_in),
        .S(SS));
  FDSE \crc_local_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_29_in),
        .Q(p_16_in),
        .S(SS));
  FDSE \crc_local_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[22]),
        .Q(p_17_in),
        .S(SS));
  FDSE \crc_local_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[23]),
        .Q(p_25_in),
        .S(SS));
  FDSE \crc_local_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[24]),
        .Q(p_26_in),
        .S(SS));
  FDSE \crc_local_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[25]),
        .Q(p_27_in),
        .S(SS));
  FDSE \crc_local_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[26]),
        .Q(p_30_in),
        .S(SS));
  FDSE \crc_local_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[27]),
        .Q(\crc_local_reg_n_0_[27] ),
        .S(SS));
  FDSE \crc_local_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[28]),
        .Q(Q[6]),
        .S(SS));
  FDSE \crc_local_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[29]),
        .Q(Q[7]),
        .S(SS));
  FDSE \crc_local_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[2]),
        .Q(p_5_in),
        .S(SS));
  FDSE \crc_local_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_30_in),
        .Q(Q[8]),
        .S(SS));
  FDSE \crc_local_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\crc_local_reg_n_0_[27] ),
        .Q(Q[9]),
        .S(SS));
  FDSE \crc_local_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[3]),
        .Q(Q[2]),
        .S(SS));
  FDSE \crc_local_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[3]),
        .S(SS));
  FDSE \crc_local_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(p_8_in),
        .S(SS));
  FDSE \crc_local_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[6]),
        .Q(Q[4]),
        .S(SS));
  FDSE \crc_local_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[5]),
        .S(SS));
  FDSE \crc_local_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(p_11_in),
        .S(SS));
  FDSE \crc_local_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(parallel_crc[9]),
        .Q(p_12_in),
        .S(SS));
  LUT6 #(
    .INIT(64'hFFFB0000FFFFFFFF)) 
    crcokdelay_i_1
       (.I0(crcokdelay_i_3_n_0),
        .I1(crcokdelay_i_4_n_0),
        .I2(crcokdelay_i_5_n_0),
        .I3(crcokdelay_i_6_n_0),
        .I4(crcokr1),
        .I5(s_axi_aresetn),
        .O(crcokdelay));
  LUT4 #(
    .INIT(16'h7FFF)) 
    crcokdelay_i_10
       (.I0(p_20_in),
        .I1(p_23_in),
        .I2(p_19_in),
        .I3(p_30_in),
        .O(crcokdelay_i_10_n_0));
  LUT6 #(
    .INIT(64'h0004FFFF00040004)) 
    crcokdelay_i_2
       (.I0(crcokdelay_i_3_n_0),
        .I1(crcokdelay_i_4_n_0),
        .I2(crcokdelay_i_5_n_0),
        .I3(crcokdelay_i_6_n_0),
        .I4(rxCrcEn),
        .I5(crcokr1),
        .O(D_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    crcokdelay_i_3
       (.I0(p_17_in),
        .I1(p_25_in),
        .I2(Q[7]),
        .I3(\crc_local_reg_n_0_[27] ),
        .I4(crcokdelay_i_7_n_0),
        .O(crcokdelay_i_3_n_0));
  LUT5 #(
    .INIT(32'h00004000)) 
    crcokdelay_i_4
       (.I0(p_14_in),
        .I1(Q[8]),
        .I2(p_26_in),
        .I3(p_11_in),
        .I4(crcokdelay_i_8_n_0),
        .O(crcokdelay_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    crcokdelay_i_5
       (.I0(p_29_in),
        .I1(p_15_in),
        .I2(p_28_in),
        .I3(p_12_in),
        .I4(crcokdelay_i_9_n_0),
        .O(crcokdelay_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    crcokdelay_i_6
       (.I0(p_24_in),
        .I1(Q[1]),
        .I2(Q[6]),
        .I3(p_13_in),
        .I4(crcokdelay_i_10_n_0),
        .O(crcokdelay_i_6_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    crcokdelay_i_7
       (.I0(p_8_in),
        .I1(p_27_in),
        .I2(Q[4]),
        .I3(p_16_in),
        .O(crcokdelay_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    crcokdelay_i_8
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(p_5_in),
        .I3(Q[5]),
        .O(crcokdelay_i_8_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    crcokdelay_i_9
       (.I0(Q[0]),
        .I1(p_22_in),
        .I2(Q[9]),
        .I3(p_21_in),
        .O(crcokdelay_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "crcgentx" *) 
module system_axi_ethernetlite_0_0_crcgentx
   (Q,
    txCrcEn_reg,
    \emac_tx_wr_data_d1_reg[0] ,
    SR,
    E,
    s_axi_aclk);
  output [3:0]Q;
  input txCrcEn_reg;
  input [3:0]\emac_tx_wr_data_d1_reg[0] ;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]\emac_tx_wr_data_d1_reg[0] ;
  wire s_axi_aclk;
  wire txCrcEn_reg;

  system_axi_ethernetlite_0_0_crcnibshiftreg NSR
       (.E(E),
        .Q(Q),
        .SR(SR),
        .\emac_tx_wr_data_d1_reg[0] (\emac_tx_wr_data_d1_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .txCrcEn_reg(txCrcEn_reg));
endmodule

(* ORIG_REF_NAME = "crcnibshiftreg" *) 
module system_axi_ethernetlite_0_0_crcnibshiftreg
   (Q,
    txCrcEn_reg,
    \emac_tx_wr_data_d1_reg[0] ,
    SR,
    E,
    s_axi_aclk);
  output [3:0]Q;
  input txCrcEn_reg;
  input [3:0]\emac_tx_wr_data_d1_reg[0] ;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]\emac_tx_wr_data_d1_reg[0] ;
  wire \nibData[12]_i_1_n_0 ;
  wire \nibData[13]_i_1_n_0 ;
  wire \nibData[14]_i_1_n_0 ;
  wire \nibData[15]_i_1_n_0 ;
  wire \nibData[16]_i_1_n_0 ;
  wire \nibData[17]_i_1_n_0 ;
  wire \nibData[18]_i_1_n_0 ;
  wire \nibData[19]_i_1_n_0 ;
  wire \nibData[20]_i_1_n_0 ;
  wire \nibData[21]_i_1_n_0 ;
  wire \nibData[22]_i_1_n_0 ;
  wire \nibData[23]_i_1_n_0 ;
  wire \nibData[24]_i_1_n_0 ;
  wire \nibData[25]_i_1_n_0 ;
  wire \nibData[26]_i_1_n_0 ;
  wire \nibData[26]_i_2_n_0 ;
  wire \nibData[27]_i_1_n_0 ;
  wire \nibData[27]_i_2_n_0 ;
  wire \nibData[28]_i_1_n_0 ;
  wire \nibData[28]_i_2_n_0 ;
  wire \nibData[29]_i_1_n_0 ;
  wire \nibData[29]_i_2_n_0 ;
  wire \nibData[2]_i_1_n_0 ;
  wire \nibData[30]_i_1_n_0 ;
  wire \nibData[31]_i_3_n_0 ;
  wire \nibData[3]_i_1_n_0 ;
  wire \nibData[4]_i_1_n_0 ;
  wire \nibData[5]_i_1_n_0 ;
  wire \nibData[6]_i_1_n_0 ;
  wire \nibData[7]_i_1_n_0 ;
  wire \nibData[8]_i_1_n_0 ;
  wire \nibData[9]_i_1_n_0 ;
  wire \nibData_reg_n_0_[10] ;
  wire \nibData_reg_n_0_[11] ;
  wire \nibData_reg_n_0_[12] ;
  wire \nibData_reg_n_0_[13] ;
  wire \nibData_reg_n_0_[14] ;
  wire \nibData_reg_n_0_[15] ;
  wire \nibData_reg_n_0_[16] ;
  wire \nibData_reg_n_0_[17] ;
  wire \nibData_reg_n_0_[18] ;
  wire \nibData_reg_n_0_[19] ;
  wire \nibData_reg_n_0_[20] ;
  wire \nibData_reg_n_0_[21] ;
  wire \nibData_reg_n_0_[22] ;
  wire \nibData_reg_n_0_[23] ;
  wire \nibData_reg_n_0_[24] ;
  wire \nibData_reg_n_0_[25] ;
  wire \nibData_reg_n_0_[26] ;
  wire \nibData_reg_n_0_[27] ;
  wire \nibData_reg_n_0_[28] ;
  wire \nibData_reg_n_0_[29] ;
  wire \nibData_reg_n_0_[30] ;
  wire \nibData_reg_n_0_[31] ;
  wire \nibData_reg_n_0_[4] ;
  wire \nibData_reg_n_0_[5] ;
  wire \nibData_reg_n_0_[6] ;
  wire \nibData_reg_n_0_[7] ;
  wire \nibData_reg_n_0_[8] ;
  wire \nibData_reg_n_0_[9] ;
  wire s_axi_aclk;
  wire txCrcEn_reg;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[12]_i_1 
       (.I0(\nibData_reg_n_0_[16] ),
        .I1(Q[0]),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(txCrcEn_reg),
        .O(\nibData[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[13]_i_1 
       (.I0(\nibData_reg_n_0_[17] ),
        .I1(Q[1]),
        .I2(\emac_tx_wr_data_d1_reg[0] [1]),
        .I3(txCrcEn_reg),
        .O(\nibData[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[14]_i_1 
       (.I0(\nibData_reg_n_0_[18] ),
        .I1(Q[2]),
        .I2(\emac_tx_wr_data_d1_reg[0] [2]),
        .I3(txCrcEn_reg),
        .O(\nibData[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[15]_i_1 
       (.I0(\nibData_reg_n_0_[19] ),
        .I1(Q[3]),
        .I2(\emac_tx_wr_data_d1_reg[0] [3]),
        .I3(txCrcEn_reg),
        .O(\nibData[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[16]_i_1 
       (.I0(\nibData_reg_n_0_[20] ),
        .I1(Q[0]),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(txCrcEn_reg),
        .O(\nibData[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    \nibData[17]_i_1 
       (.I0(\nibData_reg_n_0_[21] ),
        .I1(txCrcEn_reg),
        .I2(\emac_tx_wr_data_d1_reg[0] [1]),
        .I3(Q[1]),
        .I4(\emac_tx_wr_data_d1_reg[0] [0]),
        .I5(Q[0]),
        .O(\nibData[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9669AAAA)) 
    \nibData[18]_i_1 
       (.I0(\nibData_reg_n_0_[22] ),
        .I1(\emac_tx_wr_data_d1_reg[0] [2]),
        .I2(Q[2]),
        .I3(\nibData[27]_i_2_n_0 ),
        .I4(txCrcEn_reg),
        .O(\nibData[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h9669AAAA)) 
    \nibData[19]_i_1 
       (.I0(\nibData_reg_n_0_[23] ),
        .I1(\nibData[26]_i_2_n_0 ),
        .I2(\emac_tx_wr_data_d1_reg[0] [1]),
        .I3(Q[1]),
        .I4(txCrcEn_reg),
        .O(\nibData[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA66A6AA6)) 
    \nibData[20]_i_1 
       (.I0(\nibData_reg_n_0_[24] ),
        .I1(txCrcEn_reg),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(Q[0]),
        .I4(\nibData[26]_i_2_n_0 ),
        .O(\nibData[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9669AAAA)) 
    \nibData[21]_i_1 
       (.I0(\nibData_reg_n_0_[25] ),
        .I1(\nibData[27]_i_2_n_0 ),
        .I2(\emac_tx_wr_data_d1_reg[0] [3]),
        .I3(Q[3]),
        .I4(txCrcEn_reg),
        .O(\nibData[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h96696996AAAAAAAA)) 
    \nibData[22]_i_1 
       (.I0(\nibData_reg_n_0_[26] ),
        .I1(\emac_tx_wr_data_d1_reg[0] [2]),
        .I2(Q[2]),
        .I3(\emac_tx_wr_data_d1_reg[0] [1]),
        .I4(Q[1]),
        .I5(txCrcEn_reg),
        .O(\nibData[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA66A6AA6)) 
    \nibData[23]_i_1 
       (.I0(\nibData_reg_n_0_[27] ),
        .I1(txCrcEn_reg),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(Q[0]),
        .I4(\nibData[26]_i_2_n_0 ),
        .O(\nibData[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h9669AAAA)) 
    \nibData[24]_i_1 
       (.I0(\nibData_reg_n_0_[28] ),
        .I1(\nibData[27]_i_2_n_0 ),
        .I2(\emac_tx_wr_data_d1_reg[0] [3]),
        .I3(Q[3]),
        .I4(txCrcEn_reg),
        .O(\nibData[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h96696996AAAAAAAA)) 
    \nibData[25]_i_1 
       (.I0(\nibData_reg_n_0_[29] ),
        .I1(\emac_tx_wr_data_d1_reg[0] [2]),
        .I2(Q[2]),
        .I3(\emac_tx_wr_data_d1_reg[0] [1]),
        .I4(Q[1]),
        .I5(txCrcEn_reg),
        .O(\nibData[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA66A6AA6)) 
    \nibData[26]_i_1 
       (.I0(\nibData_reg_n_0_[30] ),
        .I1(txCrcEn_reg),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(Q[0]),
        .I4(\nibData[26]_i_2_n_0 ),
        .O(\nibData[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \nibData[26]_i_2 
       (.I0(\emac_tx_wr_data_d1_reg[0] [3]),
        .I1(Q[3]),
        .I2(\emac_tx_wr_data_d1_reg[0] [2]),
        .I3(Q[2]),
        .O(\nibData[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h9669AAAA)) 
    \nibData[27]_i_1 
       (.I0(\nibData_reg_n_0_[31] ),
        .I1(\nibData[27]_i_2_n_0 ),
        .I2(\emac_tx_wr_data_d1_reg[0] [3]),
        .I3(Q[3]),
        .I4(txCrcEn_reg),
        .O(\nibData[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \nibData[27]_i_2 
       (.I0(\emac_tx_wr_data_d1_reg[0] [1]),
        .I1(Q[1]),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(Q[0]),
        .O(\nibData[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \nibData[28]_i_1 
       (.I0(\nibData[28]_i_2_n_0 ),
        .I1(\emac_tx_wr_data_d1_reg[0] [0]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\emac_tx_wr_data_d1_reg[0] [2]),
        .I5(txCrcEn_reg),
        .O(\nibData[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \nibData[28]_i_2 
       (.I0(Q[1]),
        .I1(\emac_tx_wr_data_d1_reg[0] [1]),
        .O(\nibData[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    \nibData[29]_i_1 
       (.I0(Q[1]),
        .I1(\emac_tx_wr_data_d1_reg[0] [1]),
        .I2(\nibData[29]_i_2_n_0 ),
        .I3(\emac_tx_wr_data_d1_reg[0] [2]),
        .I4(Q[2]),
        .I5(txCrcEn_reg),
        .O(\nibData[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \nibData[29]_i_2 
       (.I0(Q[3]),
        .I1(\emac_tx_wr_data_d1_reg[0] [3]),
        .O(\nibData[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[2]_i_1 
       (.I0(\nibData_reg_n_0_[6] ),
        .I1(Q[0]),
        .I2(\emac_tx_wr_data_d1_reg[0] [0]),
        .I3(txCrcEn_reg),
        .O(\nibData[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h82282882)) 
    \nibData[30]_i_1 
       (.I0(txCrcEn_reg),
        .I1(Q[2]),
        .I2(\emac_tx_wr_data_d1_reg[0] [2]),
        .I3(Q[3]),
        .I4(\emac_tx_wr_data_d1_reg[0] [3]),
        .O(\nibData[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \nibData[31]_i_3 
       (.I0(\emac_tx_wr_data_d1_reg[0] [3]),
        .I1(Q[3]),
        .I2(txCrcEn_reg),
        .O(\nibData[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[3]_i_1 
       (.I0(\nibData_reg_n_0_[7] ),
        .I1(Q[1]),
        .I2(\emac_tx_wr_data_d1_reg[0] [1]),
        .I3(txCrcEn_reg),
        .O(\nibData[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[4]_i_1 
       (.I0(\nibData_reg_n_0_[8] ),
        .I1(Q[2]),
        .I2(\emac_tx_wr_data_d1_reg[0] [2]),
        .I3(txCrcEn_reg),
        .O(\nibData[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    \nibData[5]_i_1 
       (.I0(\nibData_reg_n_0_[9] ),
        .I1(txCrcEn_reg),
        .I2(Q[0]),
        .I3(\emac_tx_wr_data_d1_reg[0] [0]),
        .I4(\emac_tx_wr_data_d1_reg[0] [3]),
        .I5(Q[3]),
        .O(\nibData[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    \nibData[6]_i_1 
       (.I0(\nibData_reg_n_0_[10] ),
        .I1(txCrcEn_reg),
        .I2(\emac_tx_wr_data_d1_reg[0] [1]),
        .I3(Q[1]),
        .I4(\emac_tx_wr_data_d1_reg[0] [0]),
        .I5(Q[0]),
        .O(\nibData[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h96696996AAAAAAAA)) 
    \nibData[7]_i_1 
       (.I0(\nibData_reg_n_0_[11] ),
        .I1(\emac_tx_wr_data_d1_reg[0] [2]),
        .I2(Q[2]),
        .I3(\emac_tx_wr_data_d1_reg[0] [1]),
        .I4(Q[1]),
        .I5(txCrcEn_reg),
        .O(\nibData[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA66A6AA66AA6A66A)) 
    \nibData[8]_i_1 
       (.I0(\nibData_reg_n_0_[12] ),
        .I1(txCrcEn_reg),
        .I2(\emac_tx_wr_data_d1_reg[0] [3]),
        .I3(Q[3]),
        .I4(\emac_tx_wr_data_d1_reg[0] [2]),
        .I5(Q[2]),
        .O(\nibData[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h69AA)) 
    \nibData[9]_i_1 
       (.I0(\nibData_reg_n_0_[13] ),
        .I1(Q[3]),
        .I2(\emac_tx_wr_data_d1_reg[0] [3]),
        .I3(txCrcEn_reg),
        .O(\nibData[9]_i_1_n_0 ));
  FDRE \nibData_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData_reg_n_0_[4] ),
        .Q(Q[0]),
        .R(SR));
  FDRE \nibData_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData_reg_n_0_[14] ),
        .Q(\nibData_reg_n_0_[10] ),
        .R(SR));
  FDRE \nibData_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData_reg_n_0_[15] ),
        .Q(\nibData_reg_n_0_[11] ),
        .R(SR));
  FDRE \nibData_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[12]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[12] ),
        .R(SR));
  FDRE \nibData_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[13]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[13] ),
        .R(SR));
  FDRE \nibData_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[14]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[14] ),
        .R(SR));
  FDRE \nibData_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[15]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[15] ),
        .R(SR));
  FDRE \nibData_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[16]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[16] ),
        .R(SR));
  FDRE \nibData_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[17]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[17] ),
        .R(SR));
  FDRE \nibData_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[18]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[18] ),
        .R(SR));
  FDRE \nibData_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[19]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[19] ),
        .R(SR));
  FDRE \nibData_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData_reg_n_0_[5] ),
        .Q(Q[1]),
        .R(SR));
  FDRE \nibData_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[20]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[20] ),
        .R(SR));
  FDRE \nibData_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[21]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[21] ),
        .R(SR));
  FDRE \nibData_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[22]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[22] ),
        .R(SR));
  FDRE \nibData_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[23]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[23] ),
        .R(SR));
  FDRE \nibData_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[24]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[24] ),
        .R(SR));
  FDRE \nibData_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[25]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[25] ),
        .R(SR));
  FDRE \nibData_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[26]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[26] ),
        .R(SR));
  FDRE \nibData_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[27]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[27] ),
        .R(SR));
  FDRE \nibData_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[28]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[28] ),
        .R(SR));
  FDRE \nibData_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[29]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[29] ),
        .R(SR));
  FDRE \nibData_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \nibData_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[30]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[30] ),
        .R(SR));
  FDRE \nibData_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[31]_i_3_n_0 ),
        .Q(\nibData_reg_n_0_[31] ),
        .R(SR));
  FDRE \nibData_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \nibData_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[4]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[4] ),
        .R(SR));
  FDRE \nibData_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[5]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[5] ),
        .R(SR));
  FDRE \nibData_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[6]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[6] ),
        .R(SR));
  FDRE \nibData_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[7]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[7] ),
        .R(SR));
  FDRE \nibData_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[8]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[8] ),
        .R(SR));
  FDRE \nibData_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\nibData[9]_i_1_n_0 ),
        .Q(\nibData_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "defer_state" *) 
module system_axi_ethernetlite_0_0_defer_state
   (Q,
    E,
    \count_reg[4] ,
    D,
    \count_reg[3] ,
    \count_reg[0] ,
    D13_out,
    phy_crs_d2,
    tx_en_i,
    ifgp1_zero,
    ifgp2_zero,
    tx_clk_reg_d3,
    tx_clk_reg_d2,
    \count_reg[3]_0 ,
    \count_reg[3]_1 ,
    ldLngthCntr,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ,
    enblPreamble,
    s_axi_aresetn,
    s_axi_aclk);
  output [1:0]Q;
  output [0:0]E;
  output [0:0]\count_reg[4] ;
  output [1:0]D;
  output [1:0]\count_reg[3] ;
  output \count_reg[0] ;
  output D13_out;
  input phy_crs_d2;
  input tx_en_i;
  input ifgp1_zero;
  input ifgp2_zero;
  input tx_clk_reg_d3;
  input tx_clk_reg_d2;
  input [1:0]\count_reg[3]_0 ;
  input [1:0]\count_reg[3]_1 ;
  input ldLngthCntr;
  input \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ;
  input enblPreamble;
  input s_axi_aresetn;
  input s_axi_aclk;

  wire [1:0]D;
  wire D13_out;
  wire [0:0]E;
  wire \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ;
  wire [1:0]Q;
  wire \count_reg[0] ;
  wire [1:0]\count_reg[3] ;
  wire [1:0]\count_reg[3]_0 ;
  wire [1:0]\count_reg[3]_1 ;
  wire [0:0]\count_reg[4] ;
  wire enblPreamble;
  wire ifgp1_zero;
  wire ifgp2_zero;
  wire ldLngthCntr;
  wire phy_crs_d2;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire \thisState[0]_i_1_n_0 ;
  wire \thisState[1]_i_1_n_0 ;
  wire tx_clk_reg_d2;
  wire tx_clk_reg_d3;
  wire tx_en_i;

  LUT5 #(
    .INIT(32'h80FF8080)) 
    STATE8A_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ldLngthCntr),
        .I3(\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ),
        .I4(enblPreamble),
        .O(D13_out));
  LUT6 #(
    .INIT(64'h000004000400FFFF)) 
    \count[0]_i_1 
       (.I0(ifgp2_zero),
        .I1(ifgp1_zero),
        .I2(tx_clk_reg_d3),
        .I3(tx_clk_reg_d2),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h001010FF)) 
    \count[0]_i_1__0 
       (.I0(ifgp1_zero),
        .I1(tx_clk_reg_d3),
        .I2(tx_clk_reg_d2),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\count_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \count[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_reg[3]_0 [0]),
        .I3(\count_reg[3]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\count_reg[3]_1 [0]),
        .I3(\count_reg[3]_1 [1]),
        .O(\count_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[4]_i_1 
       (.I0(\count_reg[3]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \count[4]_i_1__0 
       (.I0(\count_reg[3]_1 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\count_reg[3] [0]));
  LUT6 #(
    .INIT(64'h3737040400CC00CF)) 
    \thisState[0]_i_1 
       (.I0(phy_crs_d2),
        .I1(Q[0]),
        .I2(tx_en_i),
        .I3(ifgp1_zero),
        .I4(ifgp2_zero),
        .I5(Q[1]),
        .O(\thisState[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3704CCCC)) 
    \thisState[1]_i_1 
       (.I0(phy_crs_d2),
        .I1(Q[1]),
        .I2(tx_en_i),
        .I3(ifgp1_zero),
        .I4(Q[0]),
        .O(\thisState[1]_i_1_n_0 ));
  FDRE \thisState_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\thisState[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(s_axi_aresetn));
  FDRE \thisState_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\thisState[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(s_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "deferral" *) 
module system_axi_ethernetlite_0_0_deferral
   (Q,
    D13_out,
    s_axi_aresetn,
    s_axi_aclk,
    phy_crs_d2,
    tx_en_i,
    tx_clk_reg_d3,
    tx_clk_reg_d2,
    ldLngthCntr,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ,
    enblPreamble);
  output [1:0]Q;
  output D13_out;
  input s_axi_aresetn;
  input s_axi_aclk;
  input phy_crs_d2;
  input tx_en_i;
  input tx_clk_reg_d3;
  input tx_clk_reg_d2;
  input ldLngthCntr;
  input \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ;
  input enblPreamble;

  wire D13_out;
  wire \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ;
  wire [1:0]Q;
  wire [3:4]count_reg__0;
  wire [3:4]count_reg__0_0;
  wire enblPreamble;
  wire ifgp1_zero;
  wire ifgp2_zero;
  wire inst_deferral_state_n_2;
  wire inst_deferral_state_n_3;
  wire inst_deferral_state_n_8;
  wire ldLngthCntr;
  wire [1:0]p_0_in;
  wire [1:0]p_0_in__0;
  wire phy_crs_d2;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire tx_clk_reg_d2;
  wire tx_clk_reg_d3;
  wire tx_en_i;

  system_axi_ethernetlite_0_0_defer_state inst_deferral_state
       (.D(p_0_in__0),
        .D13_out(D13_out),
        .E(inst_deferral_state_n_2),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 (\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ),
        .Q(Q),
        .\count_reg[0] (inst_deferral_state_n_8),
        .\count_reg[3] (p_0_in),
        .\count_reg[3]_0 ({count_reg__0_0[3],count_reg__0_0[4]}),
        .\count_reg[3]_1 ({count_reg__0[3],count_reg__0[4]}),
        .\count_reg[4] (inst_deferral_state_n_3),
        .enblPreamble(enblPreamble),
        .ifgp1_zero(ifgp1_zero),
        .ifgp2_zero(ifgp2_zero),
        .ldLngthCntr(ldLngthCntr),
        .phy_crs_d2(phy_crs_d2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .tx_clk_reg_d2(tx_clk_reg_d2),
        .tx_clk_reg_d3(tx_clk_reg_d3),
        .tx_en_i(tx_en_i));
  system_axi_ethernetlite_0_0_cntr5bit inst_ifgp1_count
       (.D(p_0_in),
        .E(inst_deferral_state_n_3),
        .Q({count_reg__0[3],count_reg__0[4]}),
        .ifgp1_zero(ifgp1_zero),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\thisState_reg[0] (inst_deferral_state_n_8),
        .\thisState_reg[1] (Q));
  system_axi_ethernetlite_0_0_cntr5bit_11 inst_ifgp2_count
       (.D(p_0_in__0),
        .E(inst_deferral_state_n_2),
        .Q({count_reg__0_0[3],count_reg__0_0[4]}),
        .ifgp2_zero(ifgp2_zero),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .\thisState_reg[0] (inst_deferral_state_n_8),
        .\thisState_reg[1] (Q));
endmodule

(* ORIG_REF_NAME = "emac_dpram" *) 
module system_axi_ethernetlite_0_0_emac_dpram
   (doutb,
    D,
    s_axi_aclk,
    ena,
    wea,
    \rxbuffer_addr_reg[0] ,
    Q,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ,
    s_axi_wdata,
    \reg_data_out_reg[2] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ,
    \MDIO_GEN.mdio_data_out_reg[8] ,
    reg_access_reg,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    p_51_in,
    p_69_in,
    p_68_in288_in,
    p_81_in330_in,
    p_80_in328_in,
    \reg_data_out_reg[31] );
  output [26:0]doutb;
  output [4:0]D;
  input s_axi_aclk;
  input ena;
  input [0:0]wea;
  input [11:0]\rxbuffer_addr_reg[0] ;
  input [3:0]Q;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input [0:0]web;
  input [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  input [31:0]s_axi_wdata;
  input \reg_data_out_reg[2] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  input [1:0]\MDIO_GEN.mdio_data_out_reg[8] ;
  input reg_access_reg;
  input [4:0]\gen_wr_b.gen_word_wide.mem_reg ;
  input [4:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  input [4:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  input p_51_in;
  input p_69_in;
  input p_68_in288_in;
  input p_81_in330_in;
  input p_80_in328_in;
  input \reg_data_out_reg[31] ;

  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  wire [4:0]D;
  wire [1:0]\MDIO_GEN.mdio_data_out_reg[8] ;
  wire [3:0]Q;
  wire [26:0]doutb;
  wire ena;
  wire [4:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [4:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire [4:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire p_51_in;
  wire p_68_in288_in;
  wire p_69_in;
  wire p_80_in328_in;
  wire p_81_in330_in;
  wire reg_access_reg;
  wire \reg_data_out_reg[2] ;
  wire \reg_data_out_reg[31] ;
  wire [11:0]\rxbuffer_addr_reg[0] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire [0:0]wea;
  wire [0:0]web;

  system_axi_ethernetlite_0_0_xpm_memory_tdpram_6 \xpm_mem_gen.xpm_memory_inst 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .D(D),
        .\MDIO_GEN.mdio_data_out_reg[8] (\MDIO_GEN.mdio_data_out_reg[8] ),
        .Q(Q),
        .doutb(doutb),
        .ena(ena),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg ),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (\gen_wr_b.gen_word_wide.mem_reg_0 ),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (\gen_wr_b.gen_word_wide.mem_reg_1 ),
        .p_51_in(p_51_in),
        .p_68_in288_in(p_68_in288_in),
        .p_69_in(p_69_in),
        .p_80_in328_in(p_80_in328_in),
        .p_81_in330_in(p_81_in330_in),
        .reg_access_reg(reg_access_reg),
        .\reg_data_out_reg[2] (\reg_data_out_reg[2] ),
        .\reg_data_out_reg[31] (\reg_data_out_reg[31] ),
        .\rxbuffer_addr_reg[0] (\rxbuffer_addr_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "emac_dpram" *) 
module system_axi_ethernetlite_0_0_emac_dpram_1
   (doutb,
    s_axi_aclk,
    state0a,
    wea,
    \rxbuffer_addr_reg[0] ,
    Q,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ,
    s_axi_wdata);
  output [31:0]doutb;
  input s_axi_aclk;
  input state0a;
  input [0:0]wea;
  input [11:0]\rxbuffer_addr_reg[0] ;
  input [3:0]Q;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input [0:0]web;
  input [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  input [31:0]s_axi_wdata;

  wire [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire [3:0]Q;
  wire [31:0]doutb;
  wire [11:0]\rxbuffer_addr_reg[0] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire state0a;
  wire [0:0]wea;
  wire [0:0]web;

  system_axi_ethernetlite_0_0_xpm_memory_tdpram_5 \xpm_mem_gen.xpm_memory_inst 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .Q(Q),
        .doutb(doutb),
        .\rxbuffer_addr_reg[0] (\rxbuffer_addr_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .state0a(state0a),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "emac_dpram" *) 
module system_axi_ethernetlite_0_0_emac_dpram_2
   (douta,
    doutb,
    \rdDestAddrNib_D_t_q_reg[1] ,
    s_axi_aclk,
    \TX_PONG_GEN.tx_pong_ping_l_reg ,
    addra,
    enb,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ,
    s_axi_wdata,
    tx_idle,
    tx_pong_ping_l,
    \gen_wr_b.gen_word_wide.mem_reg );
  output [3:0]douta;
  output [31:0]doutb;
  output [0:0]\rdDestAddrNib_D_t_q_reg[1] ;
  input s_axi_aclk;
  input \TX_PONG_GEN.tx_pong_ping_l_reg ;
  input [11:0]addra;
  input enb;
  input [0:0]web;
  input [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  input [31:0]s_axi_wdata;
  input tx_idle;
  input tx_pong_ping_l;
  input [0:0]\gen_wr_b.gen_word_wide.mem_reg ;

  wire [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  wire \TX_PONG_GEN.tx_pong_ping_l_reg ;
  wire [11:0]addra;
  wire [3:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [0:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [0:0]\rdDestAddrNib_D_t_q_reg[1] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire tx_idle;
  wire tx_pong_ping_l;
  wire [0:0]web;

  system_axi_ethernetlite_0_0_xpm_memory_tdpram_4 \xpm_mem_gen.xpm_memory_inst 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ),
        .\TX_PONG_GEN.tx_pong_ping_l_reg (\TX_PONG_GEN.tx_pong_ping_l_reg ),
        .addra(addra),
        .douta(douta),
        .doutb(doutb),
        .enb(enb),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg ),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .tx_idle(tx_idle),
        .tx_pong_ping_l(tx_pong_ping_l),
        .web(web));
endmodule

(* ORIG_REF_NAME = "emac_dpram" *) 
module system_axi_ethernetlite_0_0_emac_dpram_3
   (douta,
    doutb,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D,
    s_axi_aclk,
    \TX_PONG_GEN.tx_pong_ping_l_reg ,
    addra,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ,
    s_axi_wdata,
    tx_pong_ping_l,
    tx_idle,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \reg_data_out_reg[0] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ,
    Q,
    reg_access_reg,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    \gen_wr_b.gen_word_wide.mem_reg_2 ,
    \reg_data_out_reg[1] ,
    p_21_in144_in,
    p_27_in163_in,
    p_33_in182_in,
    p_39_in,
    p_45_in,
    p_57_in,
    p_63_in,
    p_75_in309_in,
    p_74_in307_in,
    p_87_in351_in,
    p_86_in349_in,
    p_93_in,
    p_92_in368_in);
  output [3:0]douta;
  output [4:0]doutb;
  output [2:0]\rdDestAddrNib_D_t_q_reg[1] ;
  output [26:0]D;
  input s_axi_aclk;
  input \TX_PONG_GEN.tx_pong_ping_l_reg ;
  input [11:0]addra;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  input [0:0]web;
  input [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ;
  input [31:0]s_axi_wdata;
  input tx_pong_ping_l;
  input tx_idle;
  input [2:0]\gen_wr_b.gen_word_wide.mem_reg ;
  input \reg_data_out_reg[0] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  input [8:0]Q;
  input reg_access_reg;
  input [26:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  input [26:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  input [26:0]\gen_wr_b.gen_word_wide.mem_reg_2 ;
  input \reg_data_out_reg[1] ;
  input p_21_in144_in;
  input p_27_in163_in;
  input p_33_in182_in;
  input p_39_in;
  input p_45_in;
  input p_57_in;
  input p_63_in;
  input p_75_in309_in;
  input p_74_in307_in;
  input p_87_in351_in;
  input p_86_in349_in;
  input p_93_in;
  input p_92_in368_in;

  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  wire [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  wire [26:0]D;
  wire [8:0]Q;
  wire \TX_PONG_GEN.tx_pong_ping_l_reg ;
  wire [11:0]addra;
  wire [3:0]douta;
  wire [4:0]doutb;
  wire [2:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [26:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire [26:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire [26:0]\gen_wr_b.gen_word_wide.mem_reg_2 ;
  wire p_21_in144_in;
  wire p_27_in163_in;
  wire p_33_in182_in;
  wire p_39_in;
  wire p_45_in;
  wire p_57_in;
  wire p_63_in;
  wire p_74_in307_in;
  wire p_75_in309_in;
  wire p_86_in349_in;
  wire p_87_in351_in;
  wire p_92_in368_in;
  wire p_93_in;
  wire [2:0]\rdDestAddrNib_D_t_q_reg[1] ;
  wire reg_access_reg;
  wire \reg_data_out_reg[0] ;
  wire \reg_data_out_reg[1] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire tx_idle;
  wire tx_pong_ping_l;
  wire [0:0]web;

  system_axi_ethernetlite_0_0_xpm_memory_tdpram \xpm_mem_gen.xpm_memory_inst 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .D(D),
        .Q(Q),
        .\TX_PONG_GEN.tx_pong_ping_l_reg (\TX_PONG_GEN.tx_pong_ping_l_reg ),
        .addra(addra),
        .douta(douta),
        .doutb(doutb),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg ),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (\gen_wr_b.gen_word_wide.mem_reg_0 ),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (\gen_wr_b.gen_word_wide.mem_reg_1 ),
        .\gen_wr_b.gen_word_wide.mem_reg_2 (\gen_wr_b.gen_word_wide.mem_reg_2 ),
        .p_21_in144_in(p_21_in144_in),
        .p_27_in163_in(p_27_in163_in),
        .p_33_in182_in(p_33_in182_in),
        .p_39_in(p_39_in),
        .p_45_in(p_45_in),
        .p_57_in(p_57_in),
        .p_63_in(p_63_in),
        .p_74_in307_in(p_74_in307_in),
        .p_75_in309_in(p_75_in309_in),
        .p_86_in349_in(p_86_in349_in),
        .p_87_in351_in(p_87_in351_in),
        .p_92_in368_in(p_92_in368_in),
        .p_93_in(p_93_in),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .reg_access_reg(reg_access_reg),
        .\reg_data_out_reg[0] (\reg_data_out_reg[0] ),
        .\reg_data_out_reg[1] (\reg_data_out_reg[1] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .tx_idle(tx_idle),
        .tx_pong_ping_l(tx_pong_ping_l),
        .web(web));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module system_axi_ethernetlite_0_0_ld_arith_reg
   (STATE13A,
    \txNibbleCnt_pad_reg[11] ,
    D21_out,
    STATE13A_0,
    enblData,
    S,
    txComboNibbleCntRst,
    CE,
    s_axi_aclk,
    \tx_packet_length_reg[15] ,
    checkBusFifoFull,
    out);
  output [0:0]STATE13A;
  output \txNibbleCnt_pad_reg[11] ;
  output D21_out;
  output STATE13A_0;
  input enblData;
  input S;
  input txComboNibbleCntRst;
  input CE;
  input s_axi_aclk;
  input [15:0]\tx_packet_length_reg[15] ;
  input checkBusFifoFull;
  input out;

  wire CE;
  wire D21_out;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[10].MUXCY_i1_i_3_n_0 ;
  wire \PERBIT_GEN[10].MUXCY_i1_i_4_n_0 ;
  wire \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[7].MUXCY_i1_i_2_n_0 ;
  wire \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  wire S;
  wire [0:0]STATE13A;
  wire STATE13A_0;
  wire STATE13A_i_2_n_0;
  wire STATE13A_i_3_n_0;
  wire checkBusFifoFull;
  wire [11:1]cry;
  wire [0:10]currentTxNibbleCnt;
  wire enblData;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_10;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire gen_cry_kill_n_4;
  wire gen_cry_kill_n_5;
  wire gen_cry_kill_n_6;
  wire gen_cry_kill_n_7;
  wire gen_cry_kill_n_8;
  wire gen_cry_kill_n_9;
  wire out;
  wire s_axi_aclk;
  wire txComboNibbleCntRst;
  wire \txNibbleCnt_pad_reg[11] ;
  wire [15:0]\tx_packet_length_reg[15] ;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_10;
  wire xorcy_out_11;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire xorcy_out_5;
  wire xorcy_out_6;
  wire xorcy_out_7;
  wire xorcy_out_8;
  wire xorcy_out_9;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_11),
        .Q(currentTxNibbleCnt[0]),
        .R(txComboNibbleCntRst));
  LUT3 #(
    .INIT(8'h3A)) 
    \PERBIT_GEN[0].XORCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [10]),
        .I1(currentTxNibbleCnt[0]),
        .I2(enblData),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_1),
        .Q(currentTxNibbleCnt[10]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[10].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[10]),
        .I1(enblData),
        .O(gen_cry_kill_n_1));
  LUT4 #(
    .INIT(16'h0F44)) 
    \PERBIT_GEN[10].MUXCY_i1_i_1 
       (.I0(\txNibbleCnt_pad_reg[11] ),
        .I1(\tx_packet_length_reg[15] [0]),
        .I2(currentTxNibbleCnt[10]),
        .I3(enblData),
        .O(\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \PERBIT_GEN[10].MUXCY_i1_i_2 
       (.I0(\PERBIT_GEN[10].MUXCY_i1_i_3_n_0 ),
        .I1(\tx_packet_length_reg[15] [9]),
        .I2(\tx_packet_length_reg[15] [11]),
        .I3(\tx_packet_length_reg[15] [15]),
        .I4(\tx_packet_length_reg[15] [7]),
        .I5(\PERBIT_GEN[10].MUXCY_i1_i_4_n_0 ),
        .O(\txNibbleCnt_pad_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \PERBIT_GEN[10].MUXCY_i1_i_3 
       (.I0(\tx_packet_length_reg[15] [8]),
        .I1(\tx_packet_length_reg[15] [13]),
        .I2(\tx_packet_length_reg[15] [14]),
        .I3(\tx_packet_length_reg[15] [10]),
        .I4(\tx_packet_length_reg[15] [6]),
        .I5(\tx_packet_length_reg[15] [12]),
        .O(\PERBIT_GEN[10].MUXCY_i1_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \PERBIT_GEN[10].MUXCY_i1_i_4 
       (.I0(\tx_packet_length_reg[15] [0]),
        .I1(\tx_packet_length_reg[15] [1]),
        .I2(\tx_packet_length_reg[15] [4]),
        .I3(\tx_packet_length_reg[15] [3]),
        .I4(\tx_packet_length_reg[15] [5]),
        .I5(\tx_packet_length_reg[15] [2]),
        .O(\PERBIT_GEN[10].MUXCY_i1_i_4_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_0),
        .Q(STATE13A),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[11].MULT_AND_i1 
       (.I0(STATE13A),
        .I1(enblData),
        .O(gen_cry_kill_n_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \PERBIT_GEN[11].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry[4:1]),
        .CYINIT(enblData),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_10),
        .Q(currentTxNibbleCnt[1]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[1]),
        .I1(enblData),
        .O(gen_cry_kill_n_10));
  LUT3 #(
    .INIT(8'h3A)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [9]),
        .I1(currentTxNibbleCnt[1]),
        .I2(enblData),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_9),
        .Q(currentTxNibbleCnt[2]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[2]),
        .I1(enblData),
        .O(gen_cry_kill_n_9));
  LUT3 #(
    .INIT(8'h3A)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [8]),
        .I1(currentTxNibbleCnt[2]),
        .I2(enblData),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_8),
        .Q(currentTxNibbleCnt[3]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[3]),
        .I1(enblData),
        .O(gen_cry_kill_n_8));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \PERBIT_GEN[3].MUXCY_i1_CARRY4 
       (.CI(cry[8]),
        .CO({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED [3],cry[11:9]}),
        .CYINIT(1'b0),
        .DI({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED [3],gen_cry_kill_n_10,gen_cry_kill_n_9,gen_cry_kill_n_8}),
        .O({xorcy_out_11,xorcy_out_10,xorcy_out_9,xorcy_out_8}),
        .S({\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg }));
  LUT3 #(
    .INIT(8'h3A)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [7]),
        .I1(currentTxNibbleCnt[3]),
        .I2(enblData),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_7),
        .Q(currentTxNibbleCnt[4]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[4]),
        .I1(enblData),
        .O(gen_cry_kill_n_7));
  LUT3 #(
    .INIT(8'h3A)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [6]),
        .I1(currentTxNibbleCnt[4]),
        .I2(enblData),
        .O(\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_6),
        .Q(currentTxNibbleCnt[5]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[5].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[5]),
        .I1(enblData),
        .O(gen_cry_kill_n_6));
  LUT4 #(
    .INIT(16'h0FEE)) 
    \PERBIT_GEN[5].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [5]),
        .I1(\txNibbleCnt_pad_reg[11] ),
        .I2(currentTxNibbleCnt[5]),
        .I3(enblData),
        .O(\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_5),
        .Q(currentTxNibbleCnt[6]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[6].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[6]),
        .I1(enblData),
        .O(gen_cry_kill_n_5));
  LUT4 #(
    .INIT(16'h0FEE)) 
    \PERBIT_GEN[6].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [4]),
        .I1(\txNibbleCnt_pad_reg[11] ),
        .I2(currentTxNibbleCnt[6]),
        .I3(enblData),
        .O(\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_4),
        .Q(currentTxNibbleCnt[7]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[7].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[7]),
        .I1(enblData),
        .O(gen_cry_kill_n_4));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \PERBIT_GEN[7].MUXCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(cry[8:5]),
        .CYINIT(1'b0),
        .DI({gen_cry_kill_n_7,gen_cry_kill_n_6,gen_cry_kill_n_5,gen_cry_kill_n_4}),
        .O({xorcy_out_7,xorcy_out_6,xorcy_out_5,xorcy_out_4}),
        .S({\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg }));
  LUT4 #(
    .INIT(16'h0FEE)) 
    \PERBIT_GEN[7].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [3]),
        .I1(\PERBIT_GEN[7].MUXCY_i1_i_2_n_0 ),
        .I2(currentTxNibbleCnt[7]),
        .I3(enblData),
        .O(\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \PERBIT_GEN[7].MUXCY_i1_i_2 
       (.I0(\tx_packet_length_reg[15] [7]),
        .I1(\tx_packet_length_reg[15] [15]),
        .I2(\tx_packet_length_reg[15] [11]),
        .I3(\tx_packet_length_reg[15] [9]),
        .I4(\PERBIT_GEN[10].MUXCY_i1_i_3_n_0 ),
        .O(\PERBIT_GEN[7].MUXCY_i1_i_2_n_0 ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_3),
        .Q(currentTxNibbleCnt[8]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[8].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[8]),
        .I1(enblData),
        .O(gen_cry_kill_n_3));
  LUT4 #(
    .INIT(16'h0FEE)) 
    \PERBIT_GEN[8].MUXCY_i1_i_1 
       (.I0(\tx_packet_length_reg[15] [2]),
        .I1(\txNibbleCnt_pad_reg[11] ),
        .I2(currentTxNibbleCnt[8]),
        .I3(enblData),
        .O(\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_2),
        .Q(currentTxNibbleCnt[9]),
        .R(txComboNibbleCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[9].MULT_AND_i1 
       (.I0(currentTxNibbleCnt[9]),
        .I1(enblData),
        .O(gen_cry_kill_n_2));
  LUT4 #(
    .INIT(16'h5530)) 
    \PERBIT_GEN[9].MUXCY_i1_i_1 
       (.I0(currentTxNibbleCnt[9]),
        .I1(\txNibbleCnt_pad_reg[11] ),
        .I2(\tx_packet_length_reg[15] [1]),
        .I3(enblData),
        .O(\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h04)) 
    STATE12A_i_1
       (.I0(STATE13A_0),
        .I1(checkBusFifoFull),
        .I2(out),
        .O(D21_out));
  LUT5 #(
    .INIT(32'h00000002)) 
    STATE13A_i_1
       (.I0(STATE13A_i_2_n_0),
        .I1(STATE13A_i_3_n_0),
        .I2(currentTxNibbleCnt[8]),
        .I3(currentTxNibbleCnt[1]),
        .I4(currentTxNibbleCnt[2]),
        .O(STATE13A_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    STATE13A_i_2
       (.I0(currentTxNibbleCnt[3]),
        .I1(enblData),
        .I2(currentTxNibbleCnt[0]),
        .I3(STATE13A),
        .I4(currentTxNibbleCnt[7]),
        .I5(currentTxNibbleCnt[6]),
        .O(STATE13A_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    STATE13A_i_3
       (.I0(currentTxNibbleCnt[4]),
        .I1(currentTxNibbleCnt[10]),
        .I2(currentTxNibbleCnt[5]),
        .I3(currentTxNibbleCnt[9]),
        .O(STATE13A_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module system_axi_ethernetlite_0_0_ld_arith_reg__parameterized0
   (currentTxBusFifoWrCnt,
    STATE11A,
    STATE9A,
    emac_tx_wr_i,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ,
    \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ,
    \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ,
    txComboBusFifoWrCntRst,
    s_axi_aclk);
  output [3:0]currentTxBusFifoWrCnt;
  output STATE11A;
  output STATE9A;
  input emac_tx_wr_i;
  input \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ;
  input \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ;
  input \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ;
  input \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ;
  input txComboBusFifoWrCntRst;
  input s_axi_aclk;

  wire O;
  wire \PERBIT_GEN[10].MUXCY_i1_n_0 ;
  wire \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ;
  wire \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ;
  wire \PERBIT_GEN[9].MUXCY_i1_n_0 ;
  wire \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ;
  wire STATE11A;
  wire STATE9A;
  wire [3:0]currentTxBusFifoWrCnt;
  wire emac_tx_wr_i;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_2;
  wire s_axi_aclk;
  wire txComboBusFifoWrCntRst;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire [3:3]\NLW_PERBIT_GEN[11].MUXCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_PERBIT_GEN[11].MUXCY_i1_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[10].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(emac_tx_wr_i),
        .D(xorcy_out_1),
        .Q(currentTxBusFifoWrCnt[1]),
        .R(txComboBusFifoWrCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[10].MULT_AND_i1 
       (.I0(currentTxBusFifoWrCnt[1]),
        .I1(emac_tx_wr_i),
        .O(gen_cry_kill_n_1));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(emac_tx_wr_i),
        .D(xorcy_out_0),
        .Q(currentTxBusFifoWrCnt[0]),
        .R(txComboBusFifoWrCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[11].MULT_AND_i1 
       (.I0(currentTxBusFifoWrCnt[0]),
        .I1(emac_tx_wr_i),
        .O(gen_cry_kill_n_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \PERBIT_GEN[11].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_PERBIT_GEN[11].MUXCY_i1_CARRY4_CO_UNCONNECTED [3],\PERBIT_GEN[9].MUXCY_i1_n_0 ,\PERBIT_GEN[10].MUXCY_i1_n_0 ,O}),
        .CYINIT(1'b0),
        .DI({\NLW_PERBIT_GEN[11].MUXCY_i1_CARRY4_DI_UNCONNECTED [3],gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ,\PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ,\PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ,\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 }));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(emac_tx_wr_i),
        .D(xorcy_out_3),
        .Q(currentTxBusFifoWrCnt[3]),
        .R(txComboBusFifoWrCntRst));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[9].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(emac_tx_wr_i),
        .D(xorcy_out_2),
        .Q(currentTxBusFifoWrCnt[2]),
        .R(txComboBusFifoWrCntRst));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[9].MULT_AND_i1 
       (.I0(currentTxBusFifoWrCnt[2]),
        .I1(emac_tx_wr_i),
        .O(gen_cry_kill_n_2));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    STATE10A_i_2
       (.I0(currentTxBusFifoWrCnt[0]),
        .I1(currentTxBusFifoWrCnt[1]),
        .I2(currentTxBusFifoWrCnt[2]),
        .I3(currentTxBusFifoWrCnt[3]),
        .O(STATE11A));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    STATE8A_i_2
       (.I0(currentTxBusFifoWrCnt[0]),
        .I1(currentTxBusFifoWrCnt[1]),
        .I2(currentTxBusFifoWrCnt[2]),
        .I3(currentTxBusFifoWrCnt[3]),
        .O(STATE9A));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module system_axi_ethernetlite_0_0_ld_arith_reg__parameterized1
   (crcCnt,
    DIA,
    STATE15A,
    \gic0.gc0.count_reg[0] ,
    enblCRC,
    S,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    s_axi_aresetn,
    CE,
    s_axi_aclk,
    tx_en_i,
    checkBusFifoFullCrc,
    out);
  output [0:3]crcCnt;
  output [0:0]DIA;
  output STATE15A;
  output \gic0.gc0.count_reg[0] ;
  input enblCRC;
  input S;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  input s_axi_aresetn;
  input CE;
  input s_axi_aclk;
  input tx_en_i;
  input checkBusFifoFullCrc;
  input out;

  wire CE;
  wire [0:0]DIA;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire S;
  wire STATE15A;
  wire checkBusFifoFullCrc;
  wire [0:3]crcCnt;
  wire [3:1]cry;
  wire enblCRC;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_2;
  wire \gic0.gc0.count_reg[0] ;
  wire out;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire tx_en_i;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_3),
        .Q(crcCnt[0]),
        .S(s_axi_aresetn));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_2),
        .Q(crcCnt[1]),
        .R(s_axi_aresetn));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(crcCnt[1]),
        .I1(enblCRC),
        .O(gen_cry_kill_n_2));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_1),
        .Q(crcCnt[2]),
        .R(s_axi_aresetn));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(crcCnt[2]),
        .I1(enblCRC),
        .O(gen_cry_kill_n_1));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_0),
        .Q(crcCnt[3]),
        .R(s_axi_aresetn));
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  (* box_type = "PRIMITIVE" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(crcCnt[3]),
        .I1(enblCRC),
        .O(gen_cry_kill_n_0));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \PERBIT_GEN[3].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED [3],cry}),
        .CYINIT(enblCRC),
        .DI({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED [3],gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    RAM_reg_0_15_0_5_i_1
       (.I0(tx_en_i),
        .I1(crcCnt[0]),
        .I2(crcCnt[3]),
        .I3(crcCnt[1]),
        .I4(crcCnt[2]),
        .I5(checkBusFifoFullCrc),
        .O(DIA));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    STATE15A_i_1
       (.I0(crcCnt[2]),
        .I1(crcCnt[1]),
        .I2(crcCnt[3]),
        .I3(crcCnt[0]),
        .I4(checkBusFifoFullCrc),
        .I5(out),
        .O(STATE15A));
  LUT5 #(
    .INIT(32'h00000002)) 
    STATE16A_i_2
       (.I0(checkBusFifoFullCrc),
        .I1(crcCnt[2]),
        .I2(crcCnt[1]),
        .I3(crcCnt[3]),
        .I4(crcCnt[0]),
        .O(\gic0.gc0.count_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mdio_if" *) 
module system_axi_ethernetlite_0_0_mdio_if
   (\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ,
    phy_mdio_o,
    phy_mdio_t,
    D,
    \MDIO_GEN.mdio_req_i_reg ,
    prmry_in,
    s_axi_aclk,
    \MDIO_GEN.mdio_clk_i_reg ,
    phy_mdio_i,
    p_6_in,
    s_axi_aresetn,
    \AXI4_LITE_IF_GEN.read_in_prog_reg ,
    Q,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_0 ,
    \MDIO_GEN.mdio_req_i_reg_0 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ,
    \MDIO_GEN.mdio_wr_data_reg_reg[1] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ,
    mdio_en_i,
    \MDIO_GEN.mdio_wr_data_reg_reg[7] ,
    s_axi_wdata,
    p_19_out);
  output [4:0]\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ;
  output phy_mdio_o;
  output phy_mdio_t;
  output [10:0]D;
  output \MDIO_GEN.mdio_req_i_reg ;
  input prmry_in;
  input s_axi_aclk;
  input \MDIO_GEN.mdio_clk_i_reg ;
  input phy_mdio_i;
  input [10:0]p_6_in;
  input s_axi_aresetn;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg ;
  input [15:0]Q;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_0 ;
  input \MDIO_GEN.mdio_req_i_reg_0 ;
  input [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ;
  input \MDIO_GEN.mdio_wr_data_reg_reg[1] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ;
  input mdio_en_i;
  input \MDIO_GEN.mdio_wr_data_reg_reg[7] ;
  input [0:0]s_axi_wdata;
  input p_19_out;

  wire [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_0 ;
  wire [10:0]D;
  wire \FSM_sequential_mdio_state[0]_i_1_n_0 ;
  wire \FSM_sequential_mdio_state[1]_i_1_n_0 ;
  wire \FSM_sequential_mdio_state[2]_i_1_n_0 ;
  wire \FSM_sequential_mdio_state[3]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[10].MDIO_RD_DATA[10]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[11].MDIO_RD_DATA[11]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[13].MDIO_RD_DATA[13]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[14].MDIO_RD_DATA[14]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA[15]_i_1_n_0 ;
  wire [4:0]\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ;
  wire \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_3_n_0 ;
  wire \MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[5].MDIO_RD_DATA[5]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[6].MDIO_RD_DATA[6]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[7].MDIO_RD_DATA[7]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_2_n_0 ;
  wire \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_3_n_0 ;
  wire \MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_1_n_0 ;
  wire \MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_clk_i_reg ;
  wire \MDIO_GEN.mdio_data_out[0]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[10]_i_3_n_0 ;
  wire \MDIO_GEN.mdio_data_out[2]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[3]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[4]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[5]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[6]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[8]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[9]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_req_i_i_2_n_0 ;
  wire \MDIO_GEN.mdio_req_i_reg ;
  wire \MDIO_GEN.mdio_req_i_reg_0 ;
  wire \MDIO_GEN.mdio_wr_data_reg_reg[1] ;
  wire \MDIO_GEN.mdio_wr_data_reg_reg[7] ;
  wire PHY_MDIO_O_i_10_n_0;
  wire PHY_MDIO_O_i_11_n_0;
  wire PHY_MDIO_O_i_12_n_0;
  wire PHY_MDIO_O_i_13_n_0;
  wire PHY_MDIO_O_i_1_n_0;
  wire PHY_MDIO_O_i_2_n_0;
  wire PHY_MDIO_O_i_3_n_0;
  wire PHY_MDIO_O_i_4_n_0;
  wire PHY_MDIO_O_i_5_n_0;
  wire PHY_MDIO_O_i_6_n_0;
  wire PHY_MDIO_O_i_7_n_0;
  wire PHY_MDIO_O_i_8_n_0;
  wire PHY_MDIO_O_reg_i_9_n_0;
  wire PHY_MDIO_T_i_1_n_0;
  wire [15:0]Q;
  wire clk_cnt;
  wire \clk_cnt[5]_i_2_n_0 ;
  wire \clk_cnt[5]_i_3_n_0 ;
  wire \clk_cnt[5]_i_4_n_0 ;
  wire [5:0]clk_cnt_reg__0;
  wire [4:1]data;
  wire [2:1]ld_cnt_data_cmb;
  wire \ld_cnt_data_reg[4]_i_1_n_0 ;
  wire ld_cnt_en_cmb;
  wire ld_cnt_en_reg;
  wire ld_cnt_en_reg_i_2_n_0;
  wire mdio_clk_reg;
  wire mdio_done_i;
  wire mdio_en_i;
  wire mdio_en_reg;
  wire mdio_en_reg_i_1_n_0;
  wire mdio_idle_i_1_n_0;
  wire mdio_idle_i_3_n_0;
  wire mdio_idle_reg_n_0;
  wire mdio_in_reg1;
  wire mdio_in_reg2;
  wire [10:0]mdio_rd_data_reg;
  wire mdio_state;
  (* RTL_KEEP = "yes" *) wire [3:0]mdio_state__0;
  wire mdio_t_comb;
  wire next_state;
  wire [4:0]p_0_in__1;
  wire p_19_out;
  wire [10:0]p_6_in;
  wire phy_mdio_i;
  wire phy_mdio_o;
  wire phy_mdio_t;
  wire prmry_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;

  LUT5 #(
    .INIT(32'h10001F1F)) 
    \FSM_sequential_mdio_state[0]_i_1 
       (.I0(mdio_state__0[2]),
        .I1(mdio_state__0[1]),
        .I2(mdio_state__0[3]),
        .I3(p_6_in[10]),
        .I4(mdio_state__0[0]),
        .O(\FSM_sequential_mdio_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h112A)) 
    \FSM_sequential_mdio_state[1]_i_1 
       (.I0(mdio_state__0[0]),
        .I1(mdio_state__0[3]),
        .I2(mdio_state__0[2]),
        .I3(mdio_state__0[1]),
        .O(\FSM_sequential_mdio_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h3464)) 
    \FSM_sequential_mdio_state[2]_i_1 
       (.I0(mdio_state__0[3]),
        .I1(mdio_state__0[2]),
        .I2(mdio_state__0[1]),
        .I3(mdio_state__0[0]),
        .O(\FSM_sequential_mdio_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_sequential_mdio_state[3]_i_1 
       (.I0(next_state),
        .I1(mdio_clk_reg),
        .I2(\MDIO_GEN.mdio_clk_i_reg ),
        .O(mdio_state));
  LUT4 #(
    .INIT(16'h0F80)) 
    \FSM_sequential_mdio_state[3]_i_2 
       (.I0(mdio_state__0[1]),
        .I1(mdio_state__0[0]),
        .I2(mdio_state__0[2]),
        .I3(mdio_state__0[3]),
        .O(\FSM_sequential_mdio_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3F167E563F167F57)) 
    \FSM_sequential_mdio_state[3]_i_3 
       (.I0(mdio_state__0[1]),
        .I1(mdio_state__0[3]),
        .I2(mdio_state__0[2]),
        .I3(ld_cnt_en_reg_i_2_n_0),
        .I4(mdio_state__0[0]),
        .I5(mdio_idle_reg_n_0),
        .O(next_state));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mdio_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(mdio_state),
        .D(\FSM_sequential_mdio_state[0]_i_1_n_0 ),
        .Q(mdio_state__0[0]),
        .R(prmry_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mdio_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(mdio_state),
        .D(\FSM_sequential_mdio_state[1]_i_1_n_0 ),
        .Q(mdio_state__0[1]),
        .R(prmry_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mdio_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(mdio_state),
        .D(\FSM_sequential_mdio_state[2]_i_1_n_0 ),
        .Q(mdio_state__0[2]),
        .R(prmry_in));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_mdio_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(mdio_state),
        .D(\FSM_sequential_mdio_state[3]_i_2_n_0 ),
        .Q(mdio_state__0[3]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(ld_cnt_en_reg_i_2_n_0),
        .I3(mdio_clk_reg),
        .I4(\MDIO_GEN.mdio_clk_i_reg ),
        .I5(mdio_rd_data_reg[0]),
        .O(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2 
       (.I0(mdio_state__0[3]),
        .I1(mdio_state__0[2]),
        .I2(mdio_state__0[0]),
        .I3(mdio_state__0[1]),
        .O(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[0].MDIO_RD_DATA_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[0]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[10].MDIO_RD_DATA[10]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[10]),
        .O(\MDIO_CAPTURE_DATA[10].MDIO_RD_DATA[10]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[10].MDIO_RD_DATA_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[10].MDIO_RD_DATA[10]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[10]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[11].MDIO_RD_DATA[11]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [0]),
        .O(\MDIO_CAPTURE_DATA[11].MDIO_RD_DATA[11]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[11].MDIO_RD_DATA_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[11].MDIO_RD_DATA[11]_i_1_n_0 ),
        .Q(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [0]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\clk_cnt[5]_i_4_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [1]),
        .O(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2 
       (.I0(clk_cnt_reg__0[3]),
        .I1(clk_cnt_reg__0[4]),
        .I2(clk_cnt_reg__0[5]),
        .I3(clk_cnt_reg__0[2]),
        .O(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[12].MDIO_RD_DATA_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_1_n_0 ),
        .Q(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [1]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[13].MDIO_RD_DATA[13]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [2]),
        .O(\MDIO_CAPTURE_DATA[13].MDIO_RD_DATA[13]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[13].MDIO_RD_DATA_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[13].MDIO_RD_DATA[13]_i_1_n_0 ),
        .Q(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [2]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[14].MDIO_RD_DATA[14]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [3]),
        .O(\MDIO_CAPTURE_DATA[14].MDIO_RD_DATA[14]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[14].MDIO_RD_DATA_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[14].MDIO_RD_DATA[14]_i_1_n_0 ),
        .Q(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [3]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA[15]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[12].MDIO_RD_DATA[12]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [4]),
        .O(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA[15]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA[15]_i_1_n_0 ),
        .Q(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 [4]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_3_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[1]),
        .O(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2 
       (.I0(clk_cnt_reg__0[0]),
        .I1(clk_cnt_reg__0[1]),
        .O(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_3 
       (.I0(clk_cnt_reg__0[2]),
        .I1(clk_cnt_reg__0[4]),
        .I2(clk_cnt_reg__0[5]),
        .I3(clk_cnt_reg__0[3]),
        .O(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_3_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[1].MDIO_RD_DATA_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[1]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_3_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[2]),
        .O(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2 
       (.I0(clk_cnt_reg__0[1]),
        .I1(clk_cnt_reg__0[0]),
        .O(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[2].MDIO_RD_DATA_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[2]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_3_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[3]),
        .O(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2 
       (.I0(clk_cnt_reg__0[0]),
        .I1(clk_cnt_reg__0[1]),
        .O(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[3].MDIO_RD_DATA_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[3]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\clk_cnt[5]_i_4_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[4]),
        .O(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2 
       (.I0(clk_cnt_reg__0[4]),
        .I1(clk_cnt_reg__0[5]),
        .I2(clk_cnt_reg__0[3]),
        .I3(clk_cnt_reg__0[2]),
        .O(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[4].MDIO_RD_DATA_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[4]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[5].MDIO_RD_DATA[5]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[5]),
        .O(\MDIO_CAPTURE_DATA[5].MDIO_RD_DATA[5]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[5].MDIO_RD_DATA_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[5].MDIO_RD_DATA[5]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[5]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[6].MDIO_RD_DATA[6]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[2].MDIO_RD_DATA[2]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[6]),
        .O(\MDIO_CAPTURE_DATA[6].MDIO_RD_DATA[6]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[6].MDIO_RD_DATA_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[6].MDIO_RD_DATA[6]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[6]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[7].MDIO_RD_DATA[7]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[3].MDIO_RD_DATA[3]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[4].MDIO_RD_DATA[4]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[7]),
        .O(\MDIO_CAPTURE_DATA[7].MDIO_RD_DATA[7]_i_1_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[7].MDIO_RD_DATA_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[7].MDIO_RD_DATA[7]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[7]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_3_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[8]),
        .O(\MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_2 
       (.I0(clk_cnt_reg__0[1]),
        .I1(clk_cnt_reg__0[0]),
        .I2(clk_cnt_reg__0[2]),
        .O(\MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_3 
       (.I0(clk_cnt_reg__0[5]),
        .I1(clk_cnt_reg__0[4]),
        .I2(clk_cnt_reg__0[3]),
        .O(\MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_3_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[8].MDIO_RD_DATA_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[8].MDIO_RD_DATA[8]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[8]),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    \MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_1 
       (.I0(mdio_in_reg2),
        .I1(\MDIO_CAPTURE_DATA[0].MDIO_RD_DATA[0]_i_2_n_0 ),
        .I2(\MDIO_CAPTURE_DATA[1].MDIO_RD_DATA[1]_i_2_n_0 ),
        .I3(\MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_2_n_0 ),
        .I4(mdio_idle_i_3_n_0),
        .I5(mdio_rd_data_reg[9]),
        .O(\MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_2 
       (.I0(clk_cnt_reg__0[2]),
        .I1(clk_cnt_reg__0[3]),
        .I2(clk_cnt_reg__0[4]),
        .I3(clk_cnt_reg__0[5]),
        .O(\MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_2_n_0 ));
  FDRE \MDIO_CAPTURE_DATA[9].MDIO_RD_DATA_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_CAPTURE_DATA[9].MDIO_RD_DATA[9]_i_1_n_0 ),
        .Q(mdio_rd_data_reg[9]),
        .R(prmry_in));
  LUT4 #(
    .INIT(16'h8808)) 
    \MDIO_GEN.mdio_data_out[0]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[0]_i_2_n_0 ),
        .I1(s_axi_aresetn),
        .I2(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I3(p_6_in[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFCCFCCEFECEFEC)) 
    \MDIO_GEN.mdio_data_out[0]_i_2 
       (.I0(Q[0]),
        .I1(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I2(\AXI4_LITE_IF_GEN.read_in_prog_reg_0 ),
        .I3(\MDIO_GEN.mdio_req_i_reg_0 ),
        .I4(mdio_rd_data_reg[0]),
        .I5(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ),
        .O(\MDIO_GEN.mdio_data_out[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[10]_i_2 
       (.I0(\MDIO_GEN.mdio_data_out[10]_i_3_n_0 ),
        .I1(Q[10]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[10]),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[10]_i_3 
       (.I0(mdio_rd_data_reg[10]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[1]_i_1 
       (.I0(\MDIO_GEN.mdio_wr_data_reg_reg[1] ),
        .I1(mdio_rd_data_reg[1]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[2]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[2]_i_2 
       (.I0(mdio_rd_data_reg[2]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \MDIO_GEN.mdio_data_out[3]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[3]_i_2_n_0 ),
        .I1(s_axi_aresetn),
        .I2(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I3(p_6_in[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFECEFECFFFCCFCC)) 
    \MDIO_GEN.mdio_data_out[3]_i_2 
       (.I0(mdio_rd_data_reg[3]),
        .I1(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I2(\AXI4_LITE_IF_GEN.read_in_prog_reg_0 ),
        .I3(mdio_en_i),
        .I4(Q[3]),
        .I5(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ),
        .O(\MDIO_GEN.mdio_data_out[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[4]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[4]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[4]_i_2 
       (.I0(mdio_rd_data_reg[4]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[5]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[5]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[5]_i_2 
       (.I0(mdio_rd_data_reg[5]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[6]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[6]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[6]_i_2 
       (.I0(mdio_rd_data_reg[6]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[7]_i_1 
       (.I0(\MDIO_GEN.mdio_wr_data_reg_reg[7] ),
        .I1(mdio_rd_data_reg[7]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[8]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[8]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[8]_i_2 
       (.I0(mdio_rd_data_reg[8]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00AE000000AE00)) 
    \MDIO_GEN.mdio_data_out[9]_i_1 
       (.I0(\MDIO_GEN.mdio_data_out[9]_i_2_n_0 ),
        .I1(Q[9]),
        .I2(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I3(s_axi_aresetn),
        .I4(\AXI4_LITE_IF_GEN.read_in_prog_reg ),
        .I5(p_6_in[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[9]_i_2 
       (.I0(mdio_rd_data_reg[9]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .O(\MDIO_GEN.mdio_data_out[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA3FFFAAAA0000)) 
    \MDIO_GEN.mdio_req_i_i_1 
       (.I0(s_axi_wdata),
        .I1(mdio_state__0[2]),
        .I2(mdio_state__0[3]),
        .I3(\MDIO_GEN.mdio_req_i_i_2_n_0 ),
        .I4(p_19_out),
        .I5(\MDIO_GEN.mdio_req_i_reg_0 ),
        .O(\MDIO_GEN.mdio_req_i_reg ));
  LUT2 #(
    .INIT(4'h1)) 
    \MDIO_GEN.mdio_req_i_i_2 
       (.I0(mdio_state__0[1]),
        .I1(mdio_state__0[0]),
        .O(\MDIO_GEN.mdio_req_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF1FF0000F100)) 
    PHY_MDIO_O_i_1
       (.I0(PHY_MDIO_O_i_2_n_0),
        .I1(mdio_state__0[3]),
        .I2(PHY_MDIO_O_i_3_n_0),
        .I3(mdio_clk_reg),
        .I4(\MDIO_GEN.mdio_clk_i_reg ),
        .I5(phy_mdio_o),
        .O(PHY_MDIO_O_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    PHY_MDIO_O_i_10
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(clk_cnt_reg__0[1]),
        .I3(Q[9]),
        .I4(clk_cnt_reg__0[0]),
        .I5(Q[8]),
        .O(PHY_MDIO_O_i_10_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    PHY_MDIO_O_i_11
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(clk_cnt_reg__0[1]),
        .I3(Q[13]),
        .I4(clk_cnt_reg__0[0]),
        .I5(Q[12]),
        .O(PHY_MDIO_O_i_11_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    PHY_MDIO_O_i_12
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(clk_cnt_reg__0[1]),
        .I3(Q[1]),
        .I4(clk_cnt_reg__0[0]),
        .I5(Q[0]),
        .O(PHY_MDIO_O_i_12_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    PHY_MDIO_O_i_13
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(clk_cnt_reg__0[1]),
        .I3(Q[5]),
        .I4(clk_cnt_reg__0[0]),
        .I5(Q[4]),
        .O(PHY_MDIO_O_i_13_n_0));
  LUT6 #(
    .INIT(64'h3FAF0F0F00AF0F0F)) 
    PHY_MDIO_O_i_2
       (.I0(p_6_in[10]),
        .I1(PHY_MDIO_O_i_4_n_0),
        .I2(mdio_state__0[0]),
        .I3(mdio_state__0[1]),
        .I4(mdio_state__0[2]),
        .I5(PHY_MDIO_O_i_5_n_0),
        .O(PHY_MDIO_O_i_2_n_0));
  LUT6 #(
    .INIT(64'h00FC00CC32333233)) 
    PHY_MDIO_O_i_3
       (.I0(p_6_in[10]),
        .I1(mdio_state__0[0]),
        .I2(mdio_state__0[3]),
        .I3(mdio_state__0[2]),
        .I4(PHY_MDIO_O_i_6_n_0),
        .I5(mdio_state__0[1]),
        .O(PHY_MDIO_O_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    PHY_MDIO_O_i_4
       (.I0(p_6_in[4]),
        .I1(clk_cnt_reg__0[1]),
        .I2(clk_cnt_reg__0[0]),
        .I3(clk_cnt_reg__0[2]),
        .I4(PHY_MDIO_O_i_7_n_0),
        .O(PHY_MDIO_O_i_4_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBABFBFBFBFB)) 
    PHY_MDIO_O_i_5
       (.I0(mdio_state__0[0]),
        .I1(PHY_MDIO_O_i_8_n_0),
        .I2(clk_cnt_reg__0[2]),
        .I3(clk_cnt_reg__0[0]),
        .I4(clk_cnt_reg__0[1]),
        .I5(p_6_in[9]),
        .O(PHY_MDIO_O_i_5_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    PHY_MDIO_O_i_6
       (.I0(PHY_MDIO_O_reg_i_9_n_0),
        .I1(clk_cnt_reg__0[3]),
        .I2(PHY_MDIO_O_i_10_n_0),
        .I3(clk_cnt_reg__0[2]),
        .I4(PHY_MDIO_O_i_11_n_0),
        .I5(clk_cnt_reg__0[4]),
        .O(PHY_MDIO_O_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    PHY_MDIO_O_i_7
       (.I0(p_6_in[3]),
        .I1(p_6_in[2]),
        .I2(clk_cnt_reg__0[1]),
        .I3(p_6_in[1]),
        .I4(clk_cnt_reg__0[0]),
        .I5(p_6_in[0]),
        .O(PHY_MDIO_O_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    PHY_MDIO_O_i_8
       (.I0(p_6_in[8]),
        .I1(p_6_in[7]),
        .I2(clk_cnt_reg__0[1]),
        .I3(p_6_in[6]),
        .I4(clk_cnt_reg__0[0]),
        .I5(p_6_in[5]),
        .O(PHY_MDIO_O_i_8_n_0));
  FDRE PHY_MDIO_O_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PHY_MDIO_O_i_1_n_0),
        .Q(phy_mdio_o),
        .R(prmry_in));
  MUXF7 PHY_MDIO_O_reg_i_9
       (.I0(PHY_MDIO_O_i_12_n_0),
        .I1(PHY_MDIO_O_i_13_n_0),
        .O(PHY_MDIO_O_reg_i_9_n_0),
        .S(clk_cnt_reg__0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    PHY_MDIO_T_i_1
       (.I0(mdio_t_comb),
        .I1(mdio_clk_reg),
        .I2(\MDIO_GEN.mdio_clk_i_reg ),
        .I3(phy_mdio_t),
        .O(PHY_MDIO_T_i_1_n_0));
  LUT5 #(
    .INIT(32'h222000B9)) 
    PHY_MDIO_T_i_2
       (.I0(mdio_state__0[3]),
        .I1(mdio_state__0[2]),
        .I2(p_6_in[10]),
        .I3(mdio_state__0[1]),
        .I4(mdio_state__0[0]),
        .O(mdio_t_comb));
  FDSE PHY_MDIO_T_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(PHY_MDIO_T_i_1_n_0),
        .Q(phy_mdio_t),
        .S(prmry_in));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \clk_cnt[0]_i_1 
       (.I0(data[1]),
        .I1(ld_cnt_en_reg),
        .I2(clk_cnt_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \clk_cnt[1]_i_1 
       (.I0(data[1]),
        .I1(ld_cnt_en_reg),
        .I2(clk_cnt_reg__0[0]),
        .I3(clk_cnt_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \clk_cnt[2]_i_1 
       (.I0(data[2]),
        .I1(ld_cnt_en_reg),
        .I2(clk_cnt_reg__0[2]),
        .I3(clk_cnt_reg__0[1]),
        .I4(clk_cnt_reg__0[0]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \clk_cnt[3]_i_1 
       (.I0(data[1]),
        .I1(ld_cnt_en_reg),
        .I2(clk_cnt_reg__0[3]),
        .I3(clk_cnt_reg__0[2]),
        .I4(clk_cnt_reg__0[0]),
        .I5(clk_cnt_reg__0[1]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \clk_cnt[4]_i_1 
       (.I0(data[4]),
        .I1(ld_cnt_en_reg),
        .I2(clk_cnt_reg__0[4]),
        .I3(clk_cnt_reg__0[3]),
        .I4(\clk_cnt[5]_i_4_n_0 ),
        .I5(clk_cnt_reg__0[2]),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \clk_cnt[5]_i_1 
       (.I0(mdio_clk_reg),
        .I1(\MDIO_GEN.mdio_clk_i_reg ),
        .I2(\clk_cnt[5]_i_3_n_0 ),
        .O(clk_cnt));
  LUT6 #(
    .INIT(64'h5555000055450010)) 
    \clk_cnt[5]_i_2 
       (.I0(ld_cnt_en_reg),
        .I1(clk_cnt_reg__0[2]),
        .I2(\clk_cnt[5]_i_4_n_0 ),
        .I3(clk_cnt_reg__0[4]),
        .I4(clk_cnt_reg__0[5]),
        .I5(clk_cnt_reg__0[3]),
        .O(\clk_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5545551455451515)) 
    \clk_cnt[5]_i_3 
       (.I0(ld_cnt_en_reg),
        .I1(mdio_state__0[2]),
        .I2(mdio_state__0[1]),
        .I3(ld_cnt_en_reg_i_2_n_0),
        .I4(mdio_state__0[3]),
        .I5(mdio_state__0[0]),
        .O(\clk_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[5]_i_4 
       (.I0(clk_cnt_reg__0[0]),
        .I1(clk_cnt_reg__0[1]),
        .O(\clk_cnt[5]_i_4_n_0 ));
  FDRE \clk_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk_cnt),
        .D(p_0_in__1[0]),
        .Q(clk_cnt_reg__0[0]),
        .R(prmry_in));
  FDRE \clk_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk_cnt),
        .D(p_0_in__1[1]),
        .Q(clk_cnt_reg__0[1]),
        .R(prmry_in));
  FDRE \clk_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk_cnt),
        .D(p_0_in__1[2]),
        .Q(clk_cnt_reg__0[2]),
        .R(prmry_in));
  FDRE \clk_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk_cnt),
        .D(p_0_in__1[3]),
        .Q(clk_cnt_reg__0[3]),
        .R(prmry_in));
  FDRE \clk_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk_cnt),
        .D(p_0_in__1[4]),
        .Q(clk_cnt_reg__0[4]),
        .R(prmry_in));
  FDRE \clk_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk_cnt),
        .D(\clk_cnt[5]_i_2_n_0 ),
        .Q(clk_cnt_reg__0[5]),
        .R(prmry_in));
  LUT5 #(
    .INIT(32'h00000C01)) 
    \ld_cnt_data_reg[1]_i_1 
       (.I0(mdio_idle_reg_n_0),
        .I1(mdio_state__0[3]),
        .I2(mdio_state__0[2]),
        .I3(mdio_state__0[0]),
        .I4(mdio_state__0[1]),
        .O(ld_cnt_data_cmb[1]));
  LUT6 #(
    .INIT(64'h00203C0000203C03)) 
    \ld_cnt_data_reg[2]_i_1 
       (.I0(ld_cnt_en_reg_i_2_n_0),
        .I1(mdio_state__0[3]),
        .I2(mdio_state__0[2]),
        .I3(mdio_state__0[0]),
        .I4(mdio_state__0[1]),
        .I5(mdio_idle_reg_n_0),
        .O(ld_cnt_data_cmb[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ld_cnt_data_reg[4]_i_1 
       (.I0(mdio_idle_reg_n_0),
        .I1(mdio_state__0[1]),
        .I2(mdio_state__0[0]),
        .I3(mdio_state__0[2]),
        .I4(mdio_state__0[3]),
        .O(\ld_cnt_data_reg[4]_i_1_n_0 ));
  FDRE \ld_cnt_data_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ld_cnt_data_cmb[1]),
        .Q(data[1]),
        .R(prmry_in));
  FDRE \ld_cnt_data_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ld_cnt_data_cmb[2]),
        .Q(data[2]),
        .R(prmry_in));
  FDRE \ld_cnt_data_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ld_cnt_data_reg[4]_i_1_n_0 ),
        .Q(data[4]),
        .R(prmry_in));
  LUT5 #(
    .INIT(32'h00303803)) 
    ld_cnt_en_reg_i_1
       (.I0(ld_cnt_en_reg_i_2_n_0),
        .I1(mdio_state__0[1]),
        .I2(mdio_state__0[0]),
        .I3(mdio_state__0[2]),
        .I4(mdio_state__0[3]),
        .O(ld_cnt_en_cmb));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ld_cnt_en_reg_i_2
       (.I0(clk_cnt_reg__0[2]),
        .I1(clk_cnt_reg__0[0]),
        .I2(clk_cnt_reg__0[1]),
        .I3(clk_cnt_reg__0[4]),
        .I4(clk_cnt_reg__0[5]),
        .I5(clk_cnt_reg__0[3]),
        .O(ld_cnt_en_reg_i_2_n_0));
  FDRE ld_cnt_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ld_cnt_en_cmb),
        .Q(ld_cnt_en_reg),
        .R(prmry_in));
  FDRE mdio_clk_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.mdio_clk_i_reg ),
        .Q(mdio_clk_reg),
        .R(prmry_in));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    mdio_en_reg_i_1
       (.I0(mdio_en_i),
        .I1(\MDIO_GEN.mdio_clk_i_reg ),
        .I2(mdio_clk_reg),
        .I3(mdio_idle_reg_n_0),
        .I4(mdio_en_reg),
        .O(mdio_en_reg_i_1_n_0));
  FDRE mdio_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mdio_en_reg_i_1_n_0),
        .Q(mdio_en_reg),
        .R(prmry_in));
  LUT6 #(
    .INIT(64'hFFFF70FFF0FFF0FF)) 
    mdio_idle_i_1
       (.I0(mdio_en_reg),
        .I1(\MDIO_GEN.mdio_req_i_reg_0 ),
        .I2(mdio_idle_reg_n_0),
        .I3(s_axi_aresetn),
        .I4(mdio_done_i),
        .I5(mdio_idle_i_3_n_0),
        .O(mdio_idle_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    mdio_idle_i_2
       (.I0(mdio_state__0[0]),
        .I1(mdio_state__0[1]),
        .I2(mdio_state__0[3]),
        .I3(mdio_state__0[2]),
        .O(mdio_done_i));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h2)) 
    mdio_idle_i_3
       (.I0(\MDIO_GEN.mdio_clk_i_reg ),
        .I1(mdio_clk_reg),
        .O(mdio_idle_i_3_n_0));
  FDRE mdio_idle_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mdio_idle_i_1_n_0),
        .Q(mdio_idle_reg_n_0),
        .R(1'b0));
  FDRE mdio_in_reg1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(phy_mdio_i),
        .Q(mdio_in_reg1),
        .R(prmry_in));
  FDRE mdio_in_reg2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mdio_in_reg1),
        .Q(mdio_in_reg2),
        .R(prmry_in));
endmodule

(* ORIG_REF_NAME = "mux_onehot_f" *) 
module system_axi_ethernetlite_0_0_mux_onehot_f
   (D,
    \txNibbleCnt_pad_reg[11] ,
    \gen_wr_b.gen_word_wide.mem_reg ,
    STATE15A,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    STATE15A_0,
    STATE12A,
    STATE15A_1,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    STATE15A_2,
    Q);
  output [3:0]D;
  output \txNibbleCnt_pad_reg[11] ;
  input \gen_wr_b.gen_word_wide.mem_reg ;
  input STATE15A;
  input \gen_wr_b.gen_word_wide.mem_reg_0 ;
  input STATE15A_0;
  input STATE12A;
  input STATE15A_1;
  input \gen_wr_b.gen_word_wide.mem_reg_1 ;
  input STATE15A_2;
  input [11:0]Q;

  wire [3:0]D;
  wire \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_3_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_4_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 ;
  wire [11:0]Q;
  wire STATE12A;
  wire STATE15A;
  wire STATE15A_0;
  wire STATE15A_1;
  wire STATE15A_2;
  wire cyout_1;
  wire \gen_wr_b.gen_word_wide.mem_reg ;
  wire \gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire \txNibbleCnt_pad_reg[11] ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[3],cyout_1}),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],STATE15A,\gen_wr_b.gen_word_wide.mem_reg }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[2],\GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],STATE15A_0,\gen_wr_b.gen_word_wide.mem_reg_0 }));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[1],\GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],STATE15A_1,STATE12A}));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2 
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_3_n_0 ),
        .I5(\GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_4_n_0 ),
        .O(\txNibbleCnt_pad_reg[11] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(\GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_4 
       (.I0(Q[5]),
        .I1(Q[9]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4 
       (.CI(1'b0),
        .CO({\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_CO_UNCONNECTED [3:2],D[0],\GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0 }),
        .CYINIT(1'b0),
        .DI({\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O(\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4_S_UNCONNECTED [3:2],STATE15A_2,\gen_wr_b.gen_word_wide.mem_reg_1 }));
endmodule

(* ORIG_REF_NAME = "ram16x4" *) 
module system_axi_ethernetlite_0_0_ram16x4
   (\rdDestAddrNib_D_t_q_reg[1] ,
    \rdDestAddrNib_D_t_q_reg[1]_0 ,
    Q,
    s_axi_aclk,
    \gen_wr_b.gen_word_wide.mem_reg ,
    mac_addr_ram_we,
    mac_addr_ram_addr);
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output \rdDestAddrNib_D_t_q_reg[1]_0 ;
  input [3:0]Q;
  input s_axi_aclk;
  input [3:0]\gen_wr_b.gen_word_wide.mem_reg ;
  input mac_addr_ram_we;
  input [0:3]mac_addr_ram_addr;

  wire [3:0]Q;
  wire [3:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [0:3]mac_addr_ram_addr;
  wire [0:3]mac_addr_ram_data;
  wire mac_addr_ram_we;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[1]_0 ;
  wire s_axi_aclk;

  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* box_type = "PRIMITIVE" *) 
  RAM32X1S #(
    .INIT(32'h00000220),
    .IS_WCLK_INVERTED(1'b0)) 
    ram16x1_0
       (.A0(mac_addr_ram_addr[3]),
        .A1(mac_addr_ram_addr[2]),
        .A2(mac_addr_ram_addr[1]),
        .A3(mac_addr_ram_addr[0]),
        .A4(1'b0),
        .D(\gen_wr_b.gen_word_wide.mem_reg [0]),
        .O(mac_addr_ram_data[3]),
        .WCLK(s_axi_aclk),
        .WE(mac_addr_ram_we));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* box_type = "PRIMITIVE" *) 
  RAM32X1S #(
    .INIT(32'h00000710),
    .IS_WCLK_INVERTED(1'b0)) 
    ram16x1_1
       (.A0(mac_addr_ram_addr[3]),
        .A1(mac_addr_ram_addr[2]),
        .A2(mac_addr_ram_addr[1]),
        .A3(mac_addr_ram_addr[0]),
        .A4(1'b0),
        .D(\gen_wr_b.gen_word_wide.mem_reg [1]),
        .O(mac_addr_ram_data[2]),
        .WCLK(s_axi_aclk),
        .WE(mac_addr_ram_we));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* box_type = "PRIMITIVE" *) 
  RAM32X1S #(
    .INIT(32'h00000E30),
    .IS_WCLK_INVERTED(1'b0)) 
    ram16x1_2
       (.A0(mac_addr_ram_addr[3]),
        .A1(mac_addr_ram_addr[2]),
        .A2(mac_addr_ram_addr[1]),
        .A3(mac_addr_ram_addr[0]),
        .A4(1'b0),
        .D(\gen_wr_b.gen_word_wide.mem_reg [2]),
        .O(mac_addr_ram_data[1]),
        .WCLK(s_axi_aclk),
        .WE(mac_addr_ram_we));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* box_type = "PRIMITIVE" *) 
  RAM32X1S #(
    .INIT(32'h00000F10),
    .IS_WCLK_INVERTED(1'b0)) 
    ram16x1_3
       (.A0(mac_addr_ram_addr[3]),
        .A1(mac_addr_ram_addr[2]),
        .A2(mac_addr_ram_addr[1]),
        .A3(mac_addr_ram_addr[0]),
        .A4(1'b0),
        .D(\gen_wr_b.gen_word_wide.mem_reg [3]),
        .O(mac_addr_ram_data[0]),
        .WCLK(s_axi_aclk),
        .WE(mac_addr_ram_we));
  LUT4 #(
    .INIT(16'h6FF6)) 
    state22a_i_5
       (.I0(mac_addr_ram_data[2]),
        .I1(Q[1]),
        .I2(mac_addr_ram_data[0]),
        .I3(Q[3]),
        .O(\rdDestAddrNib_D_t_q_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    state22a_i_6
       (.I0(mac_addr_ram_data[1]),
        .I1(Q[2]),
        .I2(mac_addr_ram_data[3]),
        .I3(Q[0]),
        .O(\rdDestAddrNib_D_t_q_reg[1] ));
endmodule

(* ORIG_REF_NAME = "receive" *) 
module system_axi_ethernetlite_0_0_receive
   (Q,
    wea,
    rx_addr_en,
    checkingBroadcastAdr_reg_reg,
    \rxbuffer_addr_reg[0] ,
    D_5,
    RX_DONE_D1_I,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    ena,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    s_axi_aclk,
    SS,
    CLK,
    DIA,
    DIB,
    DIC,
    s_axi_aresetn,
    \emac_rx_rd_data_d1_reg[2]_0 ,
    \emac_rx_rd_data_d1_reg[1]_0 ,
    ping_rx_status_reg_0,
    \RX_PONG_REG_GEN.pong_rx_status_reg_0 ,
    p_5_in,
    p_9_in,
    STATE17A,
    tx_intr_en_reg,
    s_axi_wdata,
    rx_intr_en0,
    rx_pong_ping_l,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    \AXI4_LITE_IF_GEN.write_in_prog_reg );
  output [3:0]Q;
  output [0:0]wea;
  output rx_addr_en;
  output [3:0]checkingBroadcastAdr_reg_reg;
  output \rxbuffer_addr_reg[0] ;
  output D_5;
  output RX_DONE_D1_I;
  output ping_rx_status_reg;
  output \RX_PONG_REG_GEN.pong_rx_status_reg ;
  output ena;
  output \gen_wr_b.gen_word_wide.mem_reg ;
  output [3:0]\rdDestAddrNib_D_t_q_reg[1] ;
  input s_axi_aclk;
  input [0:0]SS;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input s_axi_aresetn;
  input \emac_rx_rd_data_d1_reg[2]_0 ;
  input \emac_rx_rd_data_d1_reg[1]_0 ;
  input ping_rx_status_reg_0;
  input \RX_PONG_REG_GEN.pong_rx_status_reg_0 ;
  input [0:0]p_5_in;
  input [0:0]p_9_in;
  input STATE17A;
  input [0:0]tx_intr_en_reg;
  input [0:0]s_axi_wdata;
  input rx_intr_en0;
  input rx_pong_ping_l;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input \AXI4_LITE_IF_GEN.write_in_prog_reg ;

  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  wire CLK;
  wire D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire D_5;
  wire INST_CRCGENRX_n_10;
  wire INST_CRCGENRX_n_9;
  wire INST_RX_INTRFCE_n_10;
  wire INST_RX_INTRFCE_n_11;
  wire INST_RX_INTRFCE_n_15;
  wire INST_RX_INTRFCE_n_16;
  wire INST_RX_INTRFCE_n_18;
  wire INST_RX_INTRFCE_n_26;
  wire INST_RX_INTRFCE_n_27;
  wire INST_RX_INTRFCE_n_28;
  wire INST_RX_STATE_n_11;
  wire INST_RX_STATE_n_14;
  wire INST_RX_STATE_n_23;
  wire INST_RX_STATE_n_8;
  wire \I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ;
  wire \I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ;
  wire \I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ;
  wire [3:0]Q;
  wire RX_DONE_D1_I;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg_0 ;
  wire [0:0]SS;
  wire STATE17A;
  wire busFifoData_is_5_d1;
  wire [3:0]checkingBroadcastAdr_reg_reg;
  wire crcokr1;
  wire \emac_rx_rd_data_d1_reg[1]_0 ;
  wire \emac_rx_rd_data_d1_reg[2]_0 ;
  wire [4:5]emac_rx_rd_data_i;
  wire ena;
  wire fifo_empty_i;
  wire \gen_wr_b.gen_word_wide.mem_reg ;
  wire goto_readDestAdrNib1;
  wire p_10_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_4_in;
  wire [0:0]p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire [0:0]p_9_in;
  wire p_9_in_0;
  wire [11:4]parallel_crc;
  wire parallel_crc1;
  wire ping_rx_status_reg;
  wire ping_rx_status_reg_0;
  wire [3:0]\rdDestAddrNib_D_t_q_reg[1] ;
  wire rxBusFifoRdAck;
  wire rxComboCrcRst;
  wire rxCrcEn;
  wire rxCrcEn_d1;
  wire rxCrcRst;
  wire rx_addr_en;
  wire rx_intr_en0;
  wire rx_pong_ping_l;
  wire rx_start;
  wire \rxbuffer_addr_reg[0] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire [0:0]tx_intr_en_reg;
  wire [0:0]wea;

  system_axi_ethernetlite_0_0_crcgenrx INST_CRCGENRX
       (.D({parallel_crc[11:10],parallel_crc[8:7],parallel_crc[5:4],parallel_crc1}),
        .D_0(D),
        .E(rxCrcEn_d1),
        .Q({p_1_in7_in,p_1_in4_in,p_1_in1_in,p_1_in,p_10_in,p_9_in_0,p_7_in,p_6_in,p_4_in,INST_CRCGENRX_n_9}),
        .SS(rxComboCrcRst),
        .crcokdelay(INST_CRCGENRX_n_10),
        .crcokr1(crcokr1),
        .\gpr1.dout_i_reg[2] (INST_RX_INTRFCE_n_26),
        .\gpr1.dout_i_reg[5] (Q),
        .rxCrcEn(rxCrcEn),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  system_axi_ethernetlite_0_0_rx_intrfce INST_RX_INTRFCE
       (.CLK(CLK),
        .D({parallel_crc[11:10],parallel_crc[8:7],parallel_crc[5:4],parallel_crc1}),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(\I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .Q({Q,emac_rx_rd_data_i[4],emac_rx_rd_data_i[5]}),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg_0 ),
        .SS(SS),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(INST_RX_INTRFCE_n_27),
        .\crc_local_reg[13] (INST_RX_INTRFCE_n_26),
        .\crc_local_reg[31] ({p_1_in7_in,p_1_in4_in,p_1_in1_in,p_1_in,p_10_in,p_9_in_0,p_7_in,p_6_in,p_4_in,INST_CRCGENRX_n_9}),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ),
        .out(fifo_empty_i),
        .ping_rx_status_reg(ping_rx_status_reg_0),
        .preamble(INST_RX_INTRFCE_n_11),
        .ram_valid_i(\I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ),
        .\rdDestAddrNib_D_t_q_reg[1] (INST_RX_INTRFCE_n_16),
        .\rdDestAddrNib_D_t_q_reg[3] (INST_RX_INTRFCE_n_15),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (INST_RX_STATE_n_8),
        .\rdDestAddrNib_D_t_q_reg[3]_1 (INST_RX_STATE_n_23),
        .rxBusFifoRdAck(rxBusFifoRdAck),
        .rxCrcRst(rxCrcRst),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(INST_RX_INTRFCE_n_18),
        .state0a_0(INST_RX_STATE_n_11),
        .state1a(INST_RX_INTRFCE_n_28),
        .state2a(INST_RX_INTRFCE_n_10),
        .state3a(INST_RX_STATE_n_14));
  system_axi_ethernetlite_0_0_rx_statemachine INST_RX_STATE
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .\AXI4_LITE_IF_GEN.write_in_prog_reg (\AXI4_LITE_IF_GEN.write_in_prog_reg ),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .D_5(D_5),
        .E(\I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .Q({Q[3],emac_rx_rd_data_i[4],emac_rx_rd_data_i[5]}),
        .RX_DONE_D1_I(RX_DONE_D1_I),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .\RX_PONG_REG_GEN.pong_rx_status_reg_0 (INST_RX_INTRFCE_n_28),
        .\RX_PONG_REG_GEN.pong_rx_status_reg_1 (\RX_PONG_REG_GEN.pong_rx_status_reg_0 ),
        .SS(SS),
        .STATE17A(STATE17A),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .\crc_local_reg[31] (rxComboCrcRst),
        .crcokdelay_0(INST_CRCGENRX_n_10),
        .crcokr1(crcokr1),
        .\emac_rx_rd_data_d1_reg[0] (checkingBroadcastAdr_reg_reg),
        .\emac_rx_rd_data_d1_reg[1] (\emac_rx_rd_data_d1_reg[1]_0 ),
        .\emac_rx_rd_data_d1_reg[2] (\emac_rx_rd_data_d1_reg[2]_0 ),
        .ena(ena),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[1] (INST_RX_INTRFCE_n_10),
        .\gpr1.dout_i_reg[1]_0 (INST_RX_INTRFCE_n_16),
        .\gpr1.dout_i_reg[2] (INST_RX_INTRFCE_n_11),
        .\gpr1.dout_i_reg[5] (INST_RX_INTRFCE_n_27),
        .\gv.ram_valid_d1_reg (INST_RX_INTRFCE_n_18),
        .out(fifo_empty_i),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in),
        .ping_rx_status_reg(ping_rx_status_reg),
        .ping_rx_status_reg_0(ping_rx_status_reg_0),
        .ram_empty_fb_i_reg(\I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ),
        .ram_empty_i_reg(INST_RX_INTRFCE_n_15),
        .ram_valid_i(\I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ),
        .\rdDestAddrNib_D_t_q_reg[1]_0 (INST_RX_STATE_n_11),
        .\rdDestAddrNib_D_t_q_reg[1]_1 (\rdDestAddrNib_D_t_q_reg[1] ),
        .rxBusFifoRdAck(rxBusFifoRdAck),
        .rxCrcEn(rxCrcEn),
        .rxCrcEn_d1_reg(INST_RX_STATE_n_8),
        .rxCrcRst(rxCrcRst),
        .rx_addr_en(rx_addr_en),
        .rx_intr_en0(rx_intr_en0),
        .rx_pong_ping_l(rx_pong_ping_l),
        .rx_start(rx_start),
        .\rxbuffer_addr_reg[0] (\rxbuffer_addr_reg[0] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state17a_0(INST_RX_STATE_n_23),
        .state2a_0(INST_RX_STATE_n_14),
        .tx_intr_en_reg(tx_intr_en_reg),
        .wea(wea));
  FDRE \emac_rx_rd_data_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(checkingBroadcastAdr_reg_reg[3]),
        .R(SS));
  FDRE \emac_rx_rd_data_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(checkingBroadcastAdr_reg_reg[2]),
        .R(SS));
  FDRE \emac_rx_rd_data_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(checkingBroadcastAdr_reg_reg[1]),
        .R(SS));
  FDRE \emac_rx_rd_data_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(checkingBroadcastAdr_reg_reg[0]),
        .R(SS));
  FDRE rxCrcEn_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rxCrcEn),
        .Q(rxCrcEn_d1),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "rx_intrfce" *) 
module system_axi_ethernetlite_0_0_rx_intrfce
   (out,
    \gpr1.dout_i_reg[0] ,
    rxBusFifoRdAck,
    D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    state0a,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    state1a,
    ram_valid_i,
    s_axi_aclk,
    CLK,
    DIA,
    DIB,
    DIC,
    startReadDestAdrNib,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_1 ,
    E,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    \crc_local_reg[31] ,
    rxCrcRst,
    SS);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output rxBusFifoRdAck;
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output state0a;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  output state1a;
  input ram_valid_i;
  input s_axi_aclk;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input startReadDestAdrNib;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_1 ;
  input [0:0]E;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input [9:0]\crc_local_reg[31] ;
  input rxCrcRst;
  input [0:0]SS;

  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire [0:0]SS;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire ping_rx_status_reg;
  wire preamble;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire \rdDestAddrNib_D_t_q_reg[3]_1 ;
  wire rst_s;
  wire rxBusFifoRdAck;
  wire rxCrcRst;
  wire rx_start;
  wire s_axi_aclk;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state2a;
  wire state3a;

  system_axi_ethernetlite_0_0_cdc_sync_12 CDC_FIFO_RST
       (.CLK(CLK),
        .SS(SS),
        .scndry_out(rst_s));
  system_axi_ethernetlite_0_0_async_fifo_fg_13 I_RX_FIFO
       (.CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .preamble(preamble),
        .ram_valid_i(ram_valid_i),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .\rdDestAddrNib_D_t_q_reg[3]_1 (\rdDestAddrNib_D_t_q_reg[3]_1 ),
        .rxCrcRst(rxCrcRst),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(rst_s),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state0a_0(state0a_0),
        .state1a(rxBusFifoRdAck),
        .state1a_0(state1a),
        .state2a(state2a),
        .state3a(state3a));
endmodule

(* ORIG_REF_NAME = "rx_statemachine" *) 
module system_axi_ethernetlite_0_0_rx_statemachine
   (crcokr1,
    rxCrcRst,
    sfd1CheckBusFifoEmpty,
    rx_start,
    startReadDestAdrNib,
    startReadDataNib,
    busFifoData_is_5_d1,
    rxCrcEn,
    rxCrcEn_d1_reg,
    wea,
    rx_addr_en,
    \rdDestAddrNib_D_t_q_reg[1]_0 ,
    ram_valid_i,
    E,
    state2a_0,
    \rxbuffer_addr_reg[0] ,
    D_5,
    RX_DONE_D1_I,
    \crc_local_reg[31] ,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    ena,
    \gen_wr_b.gen_word_wide.mem_reg ,
    state17a_0,
    \rdDestAddrNib_D_t_q_reg[1]_1 ,
    crcokdelay_0,
    D,
    s_axi_aclk,
    SS,
    \RX_PONG_REG_GEN.pong_rx_status_reg_0 ,
    D5_out,
    D13_out,
    D6_out,
    D11_out,
    \gpr1.dout_i_reg[2] ,
    \gpr1.dout_i_reg[5] ,
    rxBusFifoRdAck,
    Q,
    \gpr1.dout_i_reg[1] ,
    \gv.ram_valid_d1_reg ,
    ram_empty_i_reg,
    goto_readDestAdrNib1,
    s_axi_aresetn,
    \gpr1.dout_i_reg[1]_0 ,
    out,
    ram_empty_fb_i_reg,
    \emac_rx_rd_data_d1_reg[2] ,
    \emac_rx_rd_data_d1_reg[1] ,
    \emac_rx_rd_data_d1_reg[0] ,
    p_5_in,
    p_9_in,
    STATE17A,
    tx_intr_en_reg,
    s_axi_wdata,
    rx_intr_en0,
    rx_pong_ping_l,
    ping_rx_status_reg_0,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    \AXI4_LITE_IF_GEN.write_in_prog_reg ,
    \RX_PONG_REG_GEN.pong_rx_status_reg_1 );
  output crcokr1;
  output rxCrcRst;
  output sfd1CheckBusFifoEmpty;
  output rx_start;
  output startReadDestAdrNib;
  output startReadDataNib;
  output busFifoData_is_5_d1;
  output rxCrcEn;
  output rxCrcEn_d1_reg;
  output [0:0]wea;
  output rx_addr_en;
  output \rdDestAddrNib_D_t_q_reg[1]_0 ;
  output ram_valid_i;
  output [0:0]E;
  output state2a_0;
  output \rxbuffer_addr_reg[0] ;
  output D_5;
  output RX_DONE_D1_I;
  output [0:0]\crc_local_reg[31] ;
  output ping_rx_status_reg;
  output \RX_PONG_REG_GEN.pong_rx_status_reg ;
  output ena;
  output \gen_wr_b.gen_word_wide.mem_reg ;
  output state17a_0;
  output [3:0]\rdDestAddrNib_D_t_q_reg[1]_1 ;
  input crcokdelay_0;
  input D;
  input s_axi_aclk;
  input [0:0]SS;
  input \RX_PONG_REG_GEN.pong_rx_status_reg_0 ;
  input D5_out;
  input D13_out;
  input D6_out;
  input D11_out;
  input \gpr1.dout_i_reg[2] ;
  input \gpr1.dout_i_reg[5] ;
  input rxBusFifoRdAck;
  input [2:0]Q;
  input \gpr1.dout_i_reg[1] ;
  input \gv.ram_valid_d1_reg ;
  input ram_empty_i_reg;
  input goto_readDestAdrNib1;
  input s_axi_aresetn;
  input \gpr1.dout_i_reg[1]_0 ;
  input out;
  input ram_empty_fb_i_reg;
  input \emac_rx_rd_data_d1_reg[2] ;
  input \emac_rx_rd_data_d1_reg[1] ;
  input [3:0]\emac_rx_rd_data_d1_reg[0] ;
  input [0:0]p_5_in;
  input [0:0]p_9_in;
  input STATE17A;
  input [0:0]tx_intr_en_reg;
  input [0:0]s_axi_wdata;
  input rx_intr_en0;
  input rx_pong_ping_l;
  input ping_rx_status_reg_0;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  input \RX_PONG_REG_GEN.pong_rx_status_reg_1 ;

  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  wire D;
  wire D10_out;
  wire D11_out;
  wire D12_out;
  wire D13_out;
  wire D18_out;
  wire D5_out;
  wire D6_out;
  wire D_5;
  wire [0:0]E;
  wire \Mac_addr_ram_addr_rd[0]_i_1_n_0 ;
  wire \Mac_addr_ram_addr_rd[1]_i_2_n_0 ;
  wire [2:0]Q;
  wire RX_DONE_D1_I;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg_0 ;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg_1 ;
  wire [0:0]SS;
  wire STATE17A;
  wire busFifoData_is_5_d1;
  wire checkingBroadcastAdr_reg;
  wire checkingBroadcastAdr_reg_i_1_n_0;
  wire checkingBroadcastAdr_reg_i_2_n_0;
  wire checkingBroadcastAdr_reg_i_3_n_0;
  wire crcCheck;
  wire [0:0]\crc_local_reg[31] ;
  wire crcokdelay_0;
  wire crcokr1;
  wire [3:0]\emac_rx_rd_data_d1_reg[0] ;
  wire \emac_rx_rd_data_d1_reg[1] ;
  wire \emac_rx_rd_data_d1_reg[2] ;
  wire ena;
  wire \gen_wr_b.gen_word_wide.mem_reg ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[1] ;
  wire \gpr1.dout_i_reg[1]_0 ;
  wire \gpr1.dout_i_reg[2] ;
  wire \gpr1.dout_i_reg[5] ;
  wire \gv.ram_valid_d1_i_3_n_0 ;
  wire \gv.ram_valid_d1_reg ;
  wire [0:3]mac_addr_ram_addr_rd_D;
  wire out;
  wire [0:0]p_5_in;
  wire [0:0]p_9_in;
  wire ping_rx_status_reg;
  wire ping_rx_status_reg_0;
  wire pkt_length_cnt0;
  wire \pkt_length_cnt[0]_i_1_n_0 ;
  wire \pkt_length_cnt[1]_i_1_n_0 ;
  wire \pkt_length_cnt[2]_i_1_n_0 ;
  wire \pkt_length_cnt[2]_i_2_n_0 ;
  wire \pkt_length_cnt[3]_i_1_n_0 ;
  wire \pkt_length_cnt[3]_i_2_n_0 ;
  wire \pkt_length_cnt[4]_i_1_n_0 ;
  wire \pkt_length_cnt[5]_i_1_n_0 ;
  wire \pkt_length_cnt[6]_i_2_n_0 ;
  wire \pkt_length_cnt[6]_i_3_n_0 ;
  wire \pkt_length_cnt[6]_i_4_n_0 ;
  wire \pkt_length_cnt_reg_n_0_[0] ;
  wire \pkt_length_cnt_reg_n_0_[1] ;
  wire \pkt_length_cnt_reg_n_0_[2] ;
  wire \pkt_length_cnt_reg_n_0_[3] ;
  wire \pkt_length_cnt_reg_n_0_[4] ;
  wire \pkt_length_cnt_reg_n_0_[5] ;
  wire \pkt_length_cnt_reg_n_0_[6] ;
  wire preamble_error_reg;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_valid_i;
  wire [0:3]rdDestAddrNib_D_t;
  wire [0:3]rdDestAddrNib_D_t_q;
  wire \rdDestAddrNib_D_t_q[0]_i_1_n_0 ;
  wire \rdDestAddrNib_D_t_q[0]_i_3_n_0 ;
  wire \rdDestAddrNib_D_t_q[0]_i_4_n_0 ;
  wire \rdDestAddrNib_D_t_q[0]_i_5_n_0 ;
  wire \rdDestAddrNib_D_t_q[1]_i_2_n_0 ;
  wire \rdDestAddrNib_D_t_q[1]_i_3_n_0 ;
  wire \rdDestAddrNib_D_t_q[1]_i_4_n_0 ;
  wire \rdDestAddrNib_D_t_q[2]_i_2_n_0 ;
  wire \rdDestAddrNib_D_t_q[3]_i_3_n_0 ;
  wire \rdDestAddrNib_D_t_q[3]_i_4_n_0 ;
  wire \rdDestAddrNib_D_t_q[3]_i_6_n_0 ;
  wire \rdDestAddrNib_D_t_q_reg[1]_0 ;
  wire [3:0]\rdDestAddrNib_D_t_q_reg[1]_1 ;
  wire rxAbortRst;
  wire rxBusFifoRdAck;
  wire rxCrcEn;
  wire rxCrcEn_d1_reg;
  wire rxCrcRst;
  wire rxDone;
  wire rx_addr_en;
  wire rx_intr_en0;
  wire rx_pong_ping_l;
  wire rx_start;
  wire \rxbuffer_addr_reg[0] ;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a_i_3_n_0;
  wire state17a_0;
  wire state22a_i_1_n_0;
  wire state22a_i_4_n_0;
  wire state2a_0;
  wire [0:0]tx_intr_en_reg;
  wire waitForSfd1;
  wire [0:0]wea;

  LUT5 #(
    .INIT(32'hAA808080)) 
    IP2INTC_IRPT_REG_I_i_2
       (.I0(p_5_in),
        .I1(p_9_in),
        .I2(RX_DONE_D1_I),
        .I3(STATE17A),
        .I4(tx_intr_en_reg),
        .O(D_5));
  LUT5 #(
    .INIT(32'hFFFFAABA)) 
    \Mac_addr_ram_addr_rd[0]_i_1 
       (.I0(D10_out),
        .I1(rxBusFifoRdAck),
        .I2(startReadDestAdrNib),
        .I3(Q[0]),
        .I4(\rdDestAddrNib_D_t_q[0]_i_1_n_0 ),
        .O(\Mac_addr_ram_addr_rd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h08A2)) 
    \Mac_addr_ram_addr_rd[0]_i_2 
       (.I0(rdDestAddrNib_D_t[0]),
        .I1(\rdDestAddrNib_D_t_q[2]_i_2_n_0 ),
        .I2(rdDestAddrNib_D_t[3]),
        .I3(rdDestAddrNib_D_t[1]),
        .O(mac_addr_ram_addr_rd_D[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h23222022)) 
    \Mac_addr_ram_addr_rd[1]_i_1 
       (.I0(rdDestAddrNib_D_t[1]),
        .I1(\Mac_addr_ram_addr_rd[1]_i_2_n_0 ),
        .I2(rdDestAddrNib_D_t[3]),
        .I3(\rdDestAddrNib_D_t_q[2]_i_2_n_0 ),
        .I4(rdDestAddrNib_D_t[0]),
        .O(mac_addr_ram_addr_rd_D[1]));
  LUT6 #(
    .INIT(64'hC8C8C8C8C8C808C8)) 
    \Mac_addr_ram_addr_rd[1]_i_2 
       (.I0(\rdDestAddrNib_D_t_q[0]_i_5_n_0 ),
        .I1(rdDestAddrNib_D_t_q[0]),
        .I2(rdDestAddrNib_D_t_q[1]),
        .I3(ram_empty_i_reg),
        .I4(rdDestAddrNib_D_t_q[2]),
        .I5(rdDestAddrNib_D_t_q[3]),
        .O(\Mac_addr_ram_addr_rd[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0055FC00)) 
    \Mac_addr_ram_addr_rd[2]_i_1 
       (.I0(\Mac_addr_ram_addr_rd[1]_i_2_n_0 ),
        .I1(rdDestAddrNib_D_t[0]),
        .I2(rdDestAddrNib_D_t[1]),
        .I3(\rdDestAddrNib_D_t_q[2]_i_2_n_0 ),
        .I4(rdDestAddrNib_D_t[3]),
        .O(mac_addr_ram_addr_rd_D[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0000E0EF)) 
    \Mac_addr_ram_addr_rd[3]_i_1 
       (.I0(rdDestAddrNib_D_t[0]),
        .I1(rdDestAddrNib_D_t[1]),
        .I2(\rdDestAddrNib_D_t_q[2]_i_2_n_0 ),
        .I3(\Mac_addr_ram_addr_rd[1]_i_2_n_0 ),
        .I4(rdDestAddrNib_D_t[3]),
        .O(mac_addr_ram_addr_rd_D[3]));
  FDRE \Mac_addr_ram_addr_rd_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mac_addr_ram_addr_rd_D[0]),
        .Q(\rdDestAddrNib_D_t_q_reg[1]_1 [3]),
        .R(\Mac_addr_ram_addr_rd[0]_i_1_n_0 ));
  FDRE \Mac_addr_ram_addr_rd_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mac_addr_ram_addr_rd_D[1]),
        .Q(\rdDestAddrNib_D_t_q_reg[1]_1 [2]),
        .R(\Mac_addr_ram_addr_rd[0]_i_1_n_0 ));
  FDRE \Mac_addr_ram_addr_rd_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mac_addr_ram_addr_rd_D[2]),
        .Q(\rdDestAddrNib_D_t_q_reg[1]_1 [1]),
        .R(\Mac_addr_ram_addr_rd[0]_i_1_n_0 ));
  FDRE \Mac_addr_ram_addr_rd_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mac_addr_ram_addr_rd_D[3]),
        .Q(\rdDestAddrNib_D_t_q_reg[1]_1 [0]),
        .R(\Mac_addr_ram_addr_rd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    RX_DONE_D1_I_i_1
       (.I0(\pkt_length_cnt_reg_n_0_[4] ),
        .I1(\pkt_length_cnt_reg_n_0_[6] ),
        .I2(\pkt_length_cnt_reg_n_0_[5] ),
        .I3(\pkt_length_cnt_reg_n_0_[3] ),
        .I4(\pkt_length_cnt[3]_i_2_n_0 ),
        .I5(rxDone),
        .O(RX_DONE_D1_I));
  LUT6 #(
    .INIT(64'hEFEFEFEFEF202020)) 
    \RX_PONG_REG_GEN.pong_rx_status_i_1 
       (.I0(s_axi_wdata),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .I2(\AXI4_LITE_IF_GEN.write_in_prog_reg ),
        .I3(rx_pong_ping_l),
        .I4(RX_DONE_D1_I),
        .I5(\RX_PONG_REG_GEN.pong_rx_status_reg_1 ),
        .O(\RX_PONG_REG_GEN.pong_rx_status_reg ));
  FDRE busFifoData_is_5_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gpr1.dout_i_reg[5] ),
        .Q(busFifoData_is_5_d1),
        .R(SS));
  LUT6 #(
    .INIT(64'h4444444444454444)) 
    checkingBroadcastAdr_reg_i_1
       (.I0(rxCrcRst),
        .I1(checkingBroadcastAdr_reg),
        .I2(checkingBroadcastAdr_reg_i_2_n_0),
        .I3(checkingBroadcastAdr_reg_i_3_n_0),
        .I4(rdDestAddrNib_D_t_q[3]),
        .I5(rdDestAddrNib_D_t_q[0]),
        .O(checkingBroadcastAdr_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    checkingBroadcastAdr_reg_i_2
       (.I0(\emac_rx_rd_data_d1_reg[0] [3]),
        .I1(\emac_rx_rd_data_d1_reg[0] [0]),
        .I2(\emac_rx_rd_data_d1_reg[0] [1]),
        .I3(\emac_rx_rd_data_d1_reg[0] [2]),
        .O(checkingBroadcastAdr_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hE)) 
    checkingBroadcastAdr_reg_i_3
       (.I0(rdDestAddrNib_D_t_q[2]),
        .I1(rdDestAddrNib_D_t_q[1]),
        .O(checkingBroadcastAdr_reg_i_3_n_0));
  FDRE checkingBroadcastAdr_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(checkingBroadcastAdr_reg_i_1_n_0),
        .Q(checkingBroadcastAdr_reg),
        .R(SS));
  LUT3 #(
    .INIT(8'hFB)) 
    \crc_local[31]_i_1 
       (.I0(rxAbortRst),
        .I1(s_axi_aresetn),
        .I2(rxCrcRst),
        .O(\crc_local_reg[31] ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    crcokdelay
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(crcokr1),
        .R(crcokdelay_0));
  LUT6 #(
    .INIT(64'h0000000055555515)) 
    \gc0.count_d1[3]_i_1 
       (.I0(ram_empty_fb_i_reg),
        .I1(rxCrcEn_d1_reg),
        .I2(\gv.ram_valid_d1_i_3_n_0 ),
        .I3(rxCrcRst),
        .I4(rxDone),
        .I5(rxBusFifoRdAck),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000055555515)) 
    \gv.ram_valid_d1_i_1 
       (.I0(out),
        .I1(rxCrcEn_d1_reg),
        .I2(\gv.ram_valid_d1_i_3_n_0 ),
        .I3(rxCrcRst),
        .I4(rxDone),
        .I5(rxBusFifoRdAck),
        .O(ram_valid_i));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gv.ram_valid_d1_i_2 
       (.I0(rdDestAddrNib_D_t_q[3]),
        .I1(rdDestAddrNib_D_t_q[2]),
        .I2(rdDestAddrNib_D_t_q[1]),
        .I3(rdDestAddrNib_D_t_q[0]),
        .O(rxCrcEn_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gv.ram_valid_d1_i_3 
       (.I0(sfd1CheckBusFifoEmpty),
        .I1(startReadDestAdrNib),
        .I2(startReadDataNib),
        .O(\gv.ram_valid_d1_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBBBB8B88)) 
    ping_rx_status_i_1
       (.I0(s_axi_wdata),
        .I1(rx_intr_en0),
        .I2(rx_pong_ping_l),
        .I3(RX_DONE_D1_I),
        .I4(ping_rx_status_reg_0),
        .O(ping_rx_status_reg));
  LUT5 #(
    .INIT(32'h4F444444)) 
    \pkt_length_cnt[0]_i_1 
       (.I0(\pkt_length_cnt_reg_n_0_[0] ),
        .I1(\pkt_length_cnt[2]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(startReadDestAdrNib),
        .I4(rxBusFifoRdAck),
        .O(\pkt_length_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h90FF909090909090)) 
    \pkt_length_cnt[1]_i_1 
       (.I0(\pkt_length_cnt_reg_n_0_[1] ),
        .I1(\pkt_length_cnt_reg_n_0_[0] ),
        .I2(\pkt_length_cnt[2]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(startReadDestAdrNib),
        .I5(rxBusFifoRdAck),
        .O(\pkt_length_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFA900)) 
    \pkt_length_cnt[2]_i_1 
       (.I0(\pkt_length_cnt_reg_n_0_[2] ),
        .I1(\pkt_length_cnt_reg_n_0_[0] ),
        .I2(\pkt_length_cnt_reg_n_0_[1] ),
        .I3(\pkt_length_cnt[2]_i_2_n_0 ),
        .I4(goto_readDestAdrNib1),
        .O(\pkt_length_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pkt_length_cnt[2]_i_2 
       (.I0(\pkt_length_cnt_reg_n_0_[4] ),
        .I1(\pkt_length_cnt_reg_n_0_[6] ),
        .I2(\pkt_length_cnt_reg_n_0_[5] ),
        .I3(\pkt_length_cnt_reg_n_0_[3] ),
        .I4(\pkt_length_cnt_reg_n_0_[1] ),
        .I5(\pkt_length_cnt_reg_n_0_[2] ),
        .O(\pkt_length_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF66666662)) 
    \pkt_length_cnt[3]_i_1 
       (.I0(\pkt_length_cnt_reg_n_0_[3] ),
        .I1(\pkt_length_cnt[3]_i_2_n_0 ),
        .I2(\pkt_length_cnt_reg_n_0_[5] ),
        .I3(\pkt_length_cnt_reg_n_0_[6] ),
        .I4(\pkt_length_cnt_reg_n_0_[4] ),
        .I5(goto_readDestAdrNib1),
        .O(\pkt_length_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \pkt_length_cnt[3]_i_2 
       (.I0(\pkt_length_cnt_reg_n_0_[0] ),
        .I1(\pkt_length_cnt_reg_n_0_[1] ),
        .I2(\pkt_length_cnt_reg_n_0_[2] ),
        .O(\pkt_length_cnt[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6662)) 
    \pkt_length_cnt[4]_i_1 
       (.I0(\pkt_length_cnt_reg_n_0_[4] ),
        .I1(\pkt_length_cnt[6]_i_4_n_0 ),
        .I2(\pkt_length_cnt_reg_n_0_[6] ),
        .I3(\pkt_length_cnt_reg_n_0_[5] ),
        .I4(goto_readDestAdrNib1),
        .O(\pkt_length_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFCC2C)) 
    \pkt_length_cnt[5]_i_1 
       (.I0(\pkt_length_cnt_reg_n_0_[6] ),
        .I1(\pkt_length_cnt_reg_n_0_[5] ),
        .I2(\pkt_length_cnt[6]_i_4_n_0 ),
        .I3(\pkt_length_cnt_reg_n_0_[4] ),
        .I4(goto_readDestAdrNib1),
        .O(\pkt_length_cnt[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pkt_length_cnt[6]_i_1 
       (.I0(preamble_error_reg),
        .I1(s_axi_aresetn),
        .O(pkt_length_cnt0));
  LUT5 #(
    .INIT(32'hFFD50000)) 
    \pkt_length_cnt[6]_i_2 
       (.I0(rxCrcEn_d1_reg),
        .I1(startReadDataNib),
        .I2(Q[1]),
        .I3(startReadDestAdrNib),
        .I4(rxBusFifoRdAck),
        .O(\pkt_length_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFB00)) 
    \pkt_length_cnt[6]_i_3 
       (.I0(\pkt_length_cnt_reg_n_0_[4] ),
        .I1(\pkt_length_cnt[6]_i_4_n_0 ),
        .I2(\pkt_length_cnt_reg_n_0_[5] ),
        .I3(\pkt_length_cnt_reg_n_0_[6] ),
        .I4(goto_readDestAdrNib1),
        .O(\pkt_length_cnt[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pkt_length_cnt[6]_i_4 
       (.I0(\pkt_length_cnt_reg_n_0_[2] ),
        .I1(\pkt_length_cnt_reg_n_0_[1] ),
        .I2(\pkt_length_cnt_reg_n_0_[0] ),
        .I3(\pkt_length_cnt_reg_n_0_[3] ),
        .O(\pkt_length_cnt[6]_i_4_n_0 ));
  FDRE \pkt_length_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[0]_i_1_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[0] ),
        .R(pkt_length_cnt0));
  FDRE \pkt_length_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[1]_i_1_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[1] ),
        .R(pkt_length_cnt0));
  FDRE \pkt_length_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[2]_i_1_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[2] ),
        .R(pkt_length_cnt0));
  FDRE \pkt_length_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[3]_i_1_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[3] ),
        .R(pkt_length_cnt0));
  FDRE \pkt_length_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[4]_i_1_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[4] ),
        .R(pkt_length_cnt0));
  FDRE \pkt_length_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[5]_i_1_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[5] ),
        .R(pkt_length_cnt0));
  FDRE \pkt_length_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(\pkt_length_cnt[6]_i_2_n_0 ),
        .D(\pkt_length_cnt[6]_i_3_n_0 ),
        .Q(\pkt_length_cnt_reg_n_0_[6] ),
        .R(pkt_length_cnt0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    preamble
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gpr1.dout_i_reg[2] ),
        .Q(preamble_error_reg),
        .R(SS));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \rdDestAddrNib_D_t_q[0]_i_1 
       (.I0(rx_start),
        .I1(busFifoData_is_5_d1),
        .I2(Q[2]),
        .I3(\gpr1.dout_i_reg[1] ),
        .I4(s_axi_aresetn),
        .O(\rdDestAddrNib_D_t_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h30F0BFF03000BF00)) 
    \rdDestAddrNib_D_t_q[0]_i_2 
       (.I0(\rdDestAddrNib_D_t_q[0]_i_3_n_0 ),
        .I1(\rdDestAddrNib_D_t_q[0]_i_4_n_0 ),
        .I2(rdDestAddrNib_D_t_q[1]),
        .I3(rdDestAddrNib_D_t_q[0]),
        .I4(\gpr1.dout_i_reg[1]_0 ),
        .I5(\rdDestAddrNib_D_t_q[0]_i_5_n_0 ),
        .O(rdDestAddrNib_D_t[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdDestAddrNib_D_t_q[0]_i_3 
       (.I0(\rdDestAddrNib_D_t_q_reg[1]_0 ),
        .I1(rxBusFifoRdAck),
        .O(\rdDestAddrNib_D_t_q[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdDestAddrNib_D_t_q[0]_i_4 
       (.I0(rdDestAddrNib_D_t_q[3]),
        .I1(rdDestAddrNib_D_t_q[2]),
        .O(\rdDestAddrNib_D_t_q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    \rdDestAddrNib_D_t_q[0]_i_5 
       (.I0(rxCrcEn_d1_reg),
        .I1(Q[1]),
        .I2(rdDestAddrNib_D_t_q[2]),
        .I3(rxBusFifoRdAck),
        .I4(\rdDestAddrNib_D_t_q_reg[1]_0 ),
        .I5(rdDestAddrNib_D_t_q[3]),
        .O(\rdDestAddrNib_D_t_q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80B0808080B08F8F)) 
    \rdDestAddrNib_D_t_q[1]_i_1 
       (.I0(\rdDestAddrNib_D_t_q[1]_i_2_n_0 ),
        .I1(rdDestAddrNib_D_t_q[0]),
        .I2(rdDestAddrNib_D_t_q[1]),
        .I3(\gpr1.dout_i_reg[1]_0 ),
        .I4(\rdDestAddrNib_D_t_q[1]_i_3_n_0 ),
        .I5(\rdDestAddrNib_D_t_q[1]_i_4_n_0 ),
        .O(rdDestAddrNib_D_t[1]));
  LUT6 #(
    .INIT(64'hBBBBB010FFFFFFFF)) 
    \rdDestAddrNib_D_t_q[1]_i_2 
       (.I0(\rdDestAddrNib_D_t_q_reg[1]_0 ),
        .I1(rxBusFifoRdAck),
        .I2(Q[1]),
        .I3(out),
        .I4(rxCrcEn_d1_reg),
        .I5(\rdDestAddrNib_D_t_q[0]_i_4_n_0 ),
        .O(\rdDestAddrNib_D_t_q[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rdDestAddrNib_D_t_q[1]_i_3 
       (.I0(rdDestAddrNib_D_t_q[3]),
        .I1(\rdDestAddrNib_D_t_q_reg[1]_0 ),
        .I2(rxBusFifoRdAck),
        .I3(rdDestAddrNib_D_t_q[2]),
        .O(\rdDestAddrNib_D_t_q[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \rdDestAddrNib_D_t_q[1]_i_4 
       (.I0(Q[1]),
        .I1(rdDestAddrNib_D_t_q[0]),
        .I2(rdDestAddrNib_D_t_q[1]),
        .I3(rdDestAddrNib_D_t_q[2]),
        .I4(rdDestAddrNib_D_t_q[3]),
        .O(\rdDestAddrNib_D_t_q[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rdDestAddrNib_D_t_q[2]_i_1 
       (.I0(\rdDestAddrNib_D_t_q[2]_i_2_n_0 ),
        .O(rdDestAddrNib_D_t[2]));
  LUT6 #(
    .INIT(64'h33333333BBBBFBCB)) 
    \rdDestAddrNib_D_t_q[2]_i_2 
       (.I0(\gpr1.dout_i_reg[1]_0 ),
        .I1(rdDestAddrNib_D_t_q[2]),
        .I2(rdDestAddrNib_D_t_q[3]),
        .I3(\rdDestAddrNib_D_t_q[1]_i_4_n_0 ),
        .I4(\rdDestAddrNib_D_t_q[0]_i_3_n_0 ),
        .I5(\rdDestAddrNib_D_t_q[3]_i_3_n_0 ),
        .O(\rdDestAddrNib_D_t_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD03003330)) 
    \rdDestAddrNib_D_t_q[3]_i_1 
       (.I0(ram_empty_i_reg),
        .I1(\rdDestAddrNib_D_t_q[3]_i_3_n_0 ),
        .I2(\rdDestAddrNib_D_t_q[3]_i_4_n_0 ),
        .I3(goto_readDestAdrNib1),
        .I4(\rdDestAddrNib_D_t_q[3]_i_6_n_0 ),
        .I5(rdDestAddrNib_D_t_q[3]),
        .O(rdDestAddrNib_D_t[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdDestAddrNib_D_t_q[3]_i_3 
       (.I0(rdDestAddrNib_D_t_q[0]),
        .I1(rdDestAddrNib_D_t_q[1]),
        .O(\rdDestAddrNib_D_t_q[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdDestAddrNib_D_t_q[3]_i_4 
       (.I0(rdDestAddrNib_D_t_q[0]),
        .I1(rdDestAddrNib_D_t_q[1]),
        .I2(rdDestAddrNib_D_t_q[2]),
        .O(\rdDestAddrNib_D_t_q[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFF1F)) 
    \rdDestAddrNib_D_t_q[3]_i_6 
       (.I0(rxCrcEn_d1_reg),
        .I1(Q[1]),
        .I2(rxBusFifoRdAck),
        .I3(\rdDestAddrNib_D_t_q_reg[1]_0 ),
        .O(\rdDestAddrNib_D_t_q[3]_i_6_n_0 ));
  FDRE \rdDestAddrNib_D_t_q_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdDestAddrNib_D_t[0]),
        .Q(rdDestAddrNib_D_t_q[0]),
        .R(\rdDestAddrNib_D_t_q[0]_i_1_n_0 ));
  FDRE \rdDestAddrNib_D_t_q_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdDestAddrNib_D_t[1]),
        .Q(rdDestAddrNib_D_t_q[1]),
        .R(\rdDestAddrNib_D_t_q[0]_i_1_n_0 ));
  FDRE \rdDestAddrNib_D_t_q_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdDestAddrNib_D_t[2]),
        .Q(rdDestAddrNib_D_t_q[2]),
        .R(\rdDestAddrNib_D_t_q[0]_i_1_n_0 ));
  FDRE \rdDestAddrNib_D_t_q_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rdDestAddrNib_D_t[3]),
        .Q(rdDestAddrNib_D_t_q[3]),
        .R(\rdDestAddrNib_D_t_q[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAAA80AA)) 
    rxCrcEn_d1_i_1
       (.I0(rxBusFifoRdAck),
        .I1(Q[1]),
        .I2(startReadDataNib),
        .I3(rxCrcEn_d1_reg),
        .I4(startReadDestAdrNib),
        .O(rxCrcEn));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rxbuffer_addr[11]_i_1 
       (.I0(rx_start),
        .I1(s_axi_aresetn),
        .O(\rxbuffer_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \rxbuffer_addr[11]_i_2 
       (.I0(rxBusFifoRdAck),
        .I1(startReadDataNib),
        .I2(rxCrcEn_d1_reg),
        .I3(startReadDestAdrNib),
        .O(rx_addr_en));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1)) 
    state0a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D10_out),
        .Q(rxCrcRst),
        .S(SS));
  LUT6 #(
    .INIT(64'hFF0EFF0EFFFFFF0E)) 
    state0a_i_1
       (.I0(rx_start),
        .I1(waitForSfd1),
        .I2(\gpr1.dout_i_reg[1] ),
        .I3(state0a_i_3_n_0),
        .I4(rxCrcRst),
        .I5(\gv.ram_valid_d1_reg ),
        .O(D10_out));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    state0a_i_3
       (.I0(waitForSfd1),
        .I1(Q[2]),
        .I2(rxAbortRst),
        .I3(rxDone),
        .O(state0a_i_3_n_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state17a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D11_out),
        .Q(startReadDataNib),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    state17a_i_2
       (.I0(rdDestAddrNib_D_t_q[3]),
        .I1(\rdDestAddrNib_D_t_q[0]_i_3_n_0 ),
        .I2(rdDestAddrNib_D_t_q[2]),
        .I3(Q[1]),
        .I4(rdDestAddrNib_D_t_q[1]),
        .I5(rdDestAddrNib_D_t_q[0]),
        .O(state17a_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state18a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D12_out),
        .Q(crcCheck),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hDCDCDCD0)) 
    state18a_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(startReadDataNib),
        .I3(startReadDestAdrNib),
        .I4(sfd1CheckBusFifoEmpty),
        .O(D12_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state1a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RX_PONG_REG_GEN.pong_rx_status_reg_0 ),
        .Q(waitForSfd1),
        .R(SS));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state20a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D18_out),
        .Q(rxDone),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    state20a_i_1
       (.I0(crcokr1),
        .I1(crcCheck),
        .O(D18_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state22a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(state22a_i_1_n_0),
        .Q(rxAbortRst),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    state22a_i_1
       (.I0(\gpr1.dout_i_reg[1]_0 ),
        .I1(crcCheck),
        .I2(crcokr1),
        .I3(preamble_error_reg),
        .O(state22a_i_1_n_0));
  LUT6 #(
    .INIT(64'hFAFBFAFBFAFB4040)) 
    state22a_i_3
       (.I0(rxCrcRst),
        .I1(checkingBroadcastAdr_reg),
        .I2(checkingBroadcastAdr_reg_i_2_n_0),
        .I3(state22a_i_4_n_0),
        .I4(\emac_rx_rd_data_d1_reg[2] ),
        .I5(\emac_rx_rd_data_d1_reg[1] ),
        .O(\rdDestAddrNib_D_t_q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    state22a_i_4
       (.I0(rdDestAddrNib_D_t_q[0]),
        .I1(rdDestAddrNib_D_t_q[3]),
        .I2(rdDestAddrNib_D_t_q[1]),
        .I3(rdDestAddrNib_D_t_q[2]),
        .O(state22a_i_4_n_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state2a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D5_out),
        .Q(sfd1CheckBusFifoEmpty),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    state2a_i_3
       (.I0(rx_start),
        .I1(waitForSfd1),
        .O(state2a_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state3a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D13_out),
        .Q(rx_start),
        .R(SS));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    state4a
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D6_out),
        .Q(startReadDestAdrNib),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    xpm_memory_base_inst_i_1
       (.I0(rxCrcRst),
        .I1(rx_addr_en),
        .I2(rx_pong_ping_l),
        .I3(s_axi_aresetn),
        .O(ena));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hE0FF)) 
    xpm_memory_base_inst_i_1__0
       (.I0(rxCrcRst),
        .I1(rx_addr_en),
        .I2(rx_pong_ping_l),
        .I3(s_axi_aresetn),
        .O(\gen_wr_b.gen_word_wide.mem_reg ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    xpm_memory_base_inst_i_2
       (.I0(s_axi_aresetn),
        .I1(startReadDataNib),
        .I2(rxCrcEn_d1_reg),
        .I3(startReadDestAdrNib),
        .O(wea));
endmodule

(* ORIG_REF_NAME = "transmit" *) 
module system_axi_ethernetlite_0_0_transmit
   (loopback_en_reg,
    SS,
    STATE24A,
    mac_addr_ram_we,
    \txbuffer_addr_reg[0] ,
    D,
    E,
    loopback_en_reg_0,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    tx_addr_en,
    mac_addr_ram_addr_wr,
    prmry_vect_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    s_axi_aclk,
    phy_tx_clk,
    s_axi_aresetn,
    douta,
    tx_pong_ping_l,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    \tx_packet_length_reg[15] ,
    phy_crs_d2,
    tx_clk_reg_d3,
    tx_clk_reg_d2,
    tx_done_d2,
    ping_mac_program_reg,
    p_17_in,
    \TX_PONG_REG_GEN.pong_mac_program_reg ,
    p_15_in,
    rx_pong_ping_l,
    rx_done_d1,
    s_axi_wdata,
    tx_intr_en0,
    loopback_en_reg_1);
  output loopback_en_reg;
  output [0:0]SS;
  output STATE24A;
  output mac_addr_ram_we;
  output \txbuffer_addr_reg[0] ;
  output [5:0]D;
  output [0:0]E;
  output loopback_en_reg_0;
  output \gen_wr_b.gen_word_wide.mem_reg ;
  output \gen_wr_b.gen_word_wide.mem_reg_0 ;
  output tx_addr_en;
  output [0:3]mac_addr_ram_addr_wr;
  output [3:0]prmry_vect_in;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  input s_axi_aclk;
  input phy_tx_clk;
  input s_axi_aresetn;
  input [3:0]douta;
  input tx_pong_ping_l;
  input [3:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  input [15:0]\tx_packet_length_reg[15] ;
  input phy_crs_d2;
  input tx_clk_reg_d3;
  input tx_clk_reg_d2;
  input tx_done_d2;
  input [0:0]ping_mac_program_reg;
  input [0:0]p_17_in;
  input \TX_PONG_REG_GEN.pong_mac_program_reg ;
  input [0:0]p_15_in;
  input rx_pong_ping_l;
  input rx_done_d1;
  input [0:0]s_axi_wdata;
  input tx_intr_en0;
  input loopback_en_reg_1;

  wire CDC_TX_EN_n_0;
  wire CE;
  wire CE_1;
  wire [5:0]D;
  wire D13_out;
  wire D18_out;
  wire D21_out;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire INST_CRCCOUNTER_n_5;
  wire INST_CRCCOUNTER_n_6;
  wire INST_TXBUSFIFOWRITENIBBLECOUNT_n_4;
  wire INST_TXBUSFIFOWRITENIBBLECOUNT_n_5;
  wire INST_TXNIBBLECOUNT_n_1;
  wire INST_TXNIBBLECOUNT_n_3;
  wire INST_TX_INTRFCE_n_1;
  wire INST_TX_STATE_MACHINE_n_13;
  wire INST_TX_STATE_MACHINE_n_14;
  wire INST_TX_STATE_MACHINE_n_15;
  wire INST_TX_STATE_MACHINE_n_16;
  wire INST_TX_STATE_MACHINE_n_17;
  wire INST_TX_STATE_MACHINE_n_18;
  wire INST_TX_STATE_MACHINE_n_19;
  wire INST_TX_STATE_MACHINE_n_20;
  wire INST_TX_STATE_MACHINE_n_35;
  wire INST_TX_STATE_MACHINE_n_63;
  wire \I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ;
  wire \NSR/nibData ;
  wire ONR_HOT_MUX_n_4;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ;
  wire \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ;
  wire Rst0;
  wire S;
  wire [0:0]SS;
  wire STATE24A;
  wire S_0;
  wire \TX_PONG_REG_GEN.pong_mac_program_reg ;
  wire axi_phy_tx_en_i_p;
  wire axi_phy_tx_en_i_p0;
  wire [5:2]bus_combo;
  wire checkBusFifoFull;
  wire checkBusFifoFullCrc;
  wire [0:3]crcCnt;
  wire crcComboRst;
  wire [8:11]currentTxBusFifoWrCnt;
  wire [11:11]currentTxNibbleCnt;
  wire [3:0]douta;
  wire emac_tx_wr_d1;
  wire [0:3]emac_tx_wr_data_d1;
  wire [0:3]emac_tx_wr_data_i;
  wire emac_tx_wr_i;
  wire enblCRC;
  wire enblData;
  wire enblPreamble;
  wire fifo_tx_en;
  wire \gen_wr_b.gen_word_wide.mem_reg ;
  wire \gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire [3:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire [1:0]\inst_deferral_state/thisState ;
  wire ldLngthCntr;
  wire loopback_en_reg;
  wire loopback_en_reg_0;
  wire loopback_en_reg_1;
  wire [0:3]mac_addr_ram_addr_wr;
  wire mac_addr_ram_we;
  wire [16:19]mux_in_data;
  wire [0:0]p_15_in;
  wire [0:0]p_17_in;
  wire [11:0]p_1_in;
  wire phy_crs_d2;
  wire phy_tx_clk;
  wire [0:0]ping_mac_program_reg;
  wire [3:0]prmry_vect_in;
  wire rx_done_d1;
  wire rx_pong_ping_l;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;
  wire txComboBusFifoWrCntRst;
  wire txComboNibbleCntRst;
  wire txCrcEn;
  wire txCrcEn_reg;
  wire [0:11]txNibbleCnt_pad;
  wire [11:1]txNibbleCnt_pad0;
  wire \txNibbleCnt_pad0_inferred__0/i__carry__0_n_0 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry__0_n_1 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry__0_n_2 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry__0_n_3 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry__1_n_2 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry__1_n_3 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry_n_0 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry_n_1 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry_n_2 ;
  wire \txNibbleCnt_pad0_inferred__0/i__carry_n_3 ;
  wire tx_addr_en;
  wire tx_clk_reg_d2;
  wire tx_clk_reg_d3;
  wire tx_d_rst;
  wire tx_done_d2;
  wire tx_en_i;
  wire tx_en_mod;
  wire tx_intr_en0;
  wire [15:0]\tx_packet_length_reg[15] ;
  wire tx_pong_ping_l;
  wire \txbuffer_addr_reg[0] ;
  wire txfifo_empty;
  wire txfifo_full;
  wire waitFifoEmpty;
  wire [3:2]\NLW_txNibbleCnt_pad0_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_txNibbleCnt_pad0_inferred__0/i__carry__1_O_UNCONNECTED ;

  system_axi_ethernetlite_0_0_cdc_sync__parameterized4 CDC_PHY_TX_RST
       (.phy_tx_clk(phy_tx_clk),
        .s_axi_aresetn(SS),
        .scndry_out(tx_d_rst));
  system_axi_ethernetlite_0_0_cdc_sync__parameterized3 CDC_TX_EN
       (.fifo_tx_en_reg(CDC_TX_EN_n_0),
        .phy_tx_clk(phy_tx_clk),
        .scndry_out(tx_d_rst),
        .tx_en_i(tx_en_i));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(axi_phy_tx_en_i_p),
        .I1(bus_combo[2]),
        .O(prmry_vect_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(axi_phy_tx_en_i_p),
        .I1(bus_combo[3]),
        .O(prmry_vect_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(axi_phy_tx_en_i_p),
        .I1(bus_combo[4]),
        .O(prmry_vect_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(axi_phy_tx_en_i_p),
        .I1(bus_combo[5]),
        .O(prmry_vect_in[3]));
  system_axi_ethernetlite_0_0_ld_arith_reg__parameterized1 INST_CRCCOUNTER
       (.CE(CE),
        .DIA(tx_en_mod),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .S(S),
        .STATE15A(INST_CRCCOUNTER_n_5),
        .checkBusFifoFullCrc(checkBusFifoFullCrc),
        .crcCnt(crcCnt),
        .enblCRC(enblCRC),
        .\gic0.gc0.count_reg[0] (INST_CRCCOUNTER_n_6),
        .out(txfifo_full),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(SS),
        .tx_en_i(tx_en_i));
  system_axi_ethernetlite_0_0_crcgentx INST_CRCGENTX
       (.E(\NSR/nibData ),
        .Q({mux_in_data[16],mux_in_data[17],mux_in_data[18],mux_in_data[19]}),
        .SR(crcComboRst),
        .\emac_tx_wr_data_d1_reg[0] ({emac_tx_wr_data_d1[0],emac_tx_wr_data_d1[1],emac_tx_wr_data_d1[2],emac_tx_wr_data_d1[3]}),
        .s_axi_aclk(s_axi_aclk),
        .txCrcEn_reg(txCrcEn_reg));
  system_axi_ethernetlite_0_0_deferral INST_DEFERRAL_CONTROL
       (.D13_out(D13_out),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 (INST_TXBUSFIFOWRITENIBBLECOUNT_n_5),
        .Q(\inst_deferral_state/thisState ),
        .enblPreamble(enblPreamble),
        .ldLngthCntr(ldLngthCntr),
        .phy_crs_d2(phy_crs_d2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(SS),
        .tx_clk_reg_d2(tx_clk_reg_d2),
        .tx_clk_reg_d3(tx_clk_reg_d3),
        .tx_en_i(tx_en_i));
  system_axi_ethernetlite_0_0_ld_arith_reg__parameterized0 INST_TXBUSFIFOWRITENIBBLECOUNT
       (.\PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg (\PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 (INST_TX_STATE_MACHINE_n_63),
        .\PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg (\PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ),
        .\PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg (\PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ),
        .STATE11A(INST_TXBUSFIFOWRITENIBBLECOUNT_n_4),
        .STATE9A(INST_TXBUSFIFOWRITENIBBLECOUNT_n_5),
        .currentTxBusFifoWrCnt({currentTxBusFifoWrCnt[8],currentTxBusFifoWrCnt[9],currentTxBusFifoWrCnt[10],currentTxBusFifoWrCnt[11]}),
        .emac_tx_wr_i(emac_tx_wr_i),
        .s_axi_aclk(s_axi_aclk),
        .txComboBusFifoWrCntRst(txComboBusFifoWrCntRst));
  system_axi_ethernetlite_0_0_ld_arith_reg INST_TXNIBBLECOUNT
       (.CE(CE_1),
        .D21_out(D21_out),
        .S(S_0),
        .STATE13A(currentTxNibbleCnt),
        .STATE13A_0(INST_TXNIBBLECOUNT_n_3),
        .checkBusFifoFull(checkBusFifoFull),
        .enblData(enblData),
        .out(txfifo_full),
        .s_axi_aclk(s_axi_aclk),
        .txComboNibbleCntRst(txComboNibbleCntRst),
        .\txNibbleCnt_pad_reg[11] (INST_TXNIBBLECOUNT_n_1),
        .\tx_packet_length_reg[15] (\tx_packet_length_reg[15] ));
  system_axi_ethernetlite_0_0_tx_intrfce INST_TX_INTRFCE
       (.D({emac_tx_wr_data_i[0],emac_tx_wr_data_i[1],emac_tx_wr_data_i[2],emac_tx_wr_data_i[3]}),
        .D18_out(D18_out),
        .DIA(tx_en_mod),
        .E(\I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(bus_combo),
        .Rst0(Rst0),
        .STATE14A(INST_CRCCOUNTER_n_6),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en(fifo_tx_en),
        .\gic0.gc0.count_reg[0] (INST_TX_INTRFCE_n_1),
        .out(txfifo_full),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
  system_axi_ethernetlite_0_0_tx_statemachine INST_TX_STATE_MACHINE
       (.CE(CE_1),
        .CE_0(CE),
        .D(p_1_in),
        .D13_out(D13_out),
        .D18_out(D18_out),
        .D21_out(D21_out),
        .E(\NSR/nibData ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg (\PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 (INST_TX_STATE_MACHINE_n_63),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 (currentTxNibbleCnt),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_1 (INST_TXBUSFIFOWRITENIBBLECOUNT_n_4),
        .\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_2 (INST_TXBUSFIFOWRITENIBBLECOUNT_n_5),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 (INST_CRCCOUNTER_n_5),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 (INST_TXNIBBLECOUNT_n_3),
        .\PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg (\PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ),
        .\PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg (\PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ),
        .Q({mux_in_data[16],mux_in_data[17],mux_in_data[18],mux_in_data[19]}),
        .Rst0(Rst0),
        .S(S_0),
        .SR(crcComboRst),
        .STATE14A_0(INST_CRCCOUNTER_n_6),
        .STATE24A_0(STATE24A),
        .S_1(S),
        .\TX_PONG_REG_GEN.pong_mac_program_reg (\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .axi_phy_tx_en_i_p0(axi_phy_tx_en_i_p0),
        .checkBusFifoFull(checkBusFifoFull),
        .checkBusFifoFullCrc(checkBusFifoFullCrc),
        .crcCnt(crcCnt),
        .currentTxBusFifoWrCnt({currentTxBusFifoWrCnt[8],currentTxBusFifoWrCnt[9],currentTxBusFifoWrCnt[10],currentTxBusFifoWrCnt[11]}),
        .douta(douta),
        .emac_tx_wr_d1(emac_tx_wr_d1),
        .\emac_tx_wr_data_d1_reg[0] (INST_TX_STATE_MACHINE_n_16),
        .\emac_tx_wr_data_d1_reg[0]_0 (INST_TX_STATE_MACHINE_n_17),
        .\emac_tx_wr_data_d1_reg[1] (INST_TX_STATE_MACHINE_n_15),
        .\emac_tx_wr_data_d1_reg[1]_0 (INST_TX_STATE_MACHINE_n_18),
        .\emac_tx_wr_data_d1_reg[2] (INST_TX_STATE_MACHINE_n_14),
        .\emac_tx_wr_data_d1_reg[2]_0 (INST_TX_STATE_MACHINE_n_20),
        .\emac_tx_wr_data_d1_reg[3] (INST_TX_STATE_MACHINE_n_13),
        .\emac_tx_wr_data_d1_reg[3]_0 (INST_TX_STATE_MACHINE_n_19),
        .emac_tx_wr_i(emac_tx_wr_i),
        .enblCRC(enblCRC),
        .enblData(enblData),
        .enblPreamble(enblPreamble),
        .\gen_wr_b.gen_word_wide.mem_reg (\gen_wr_b.gen_word_wide.mem_reg ),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (\gen_wr_b.gen_word_wide.mem_reg_0 ),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (\gen_wr_b.gen_word_wide.mem_reg_1 ),
        .\gic0.gc0.count_reg[0] (\I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .ldLngthCntr(ldLngthCntr),
        .loopback_en_reg(loopback_en_reg),
        .loopback_en_reg_0(loopback_en_reg_0),
        .loopback_en_reg_1(loopback_en_reg_1),
        .mac_addr_ram_addr_wr(mac_addr_ram_addr_wr),
        .mac_addr_ram_we(mac_addr_ram_we),
        .out(txfifo_full),
        .p_15_in(p_15_in),
        .p_17_in(p_17_in),
        .ping_mac_program_reg(ping_mac_program_reg),
        .ram_full_fb_i_reg(INST_TX_INTRFCE_n_1),
        .rx_done_d1(rx_done_d1),
        .rx_pong_ping_l(rx_pong_ping_l),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .\status_reg_reg[0] (E),
        .\status_reg_reg[5] (D),
        .\thisState_reg[1] (\inst_deferral_state/thisState ),
        .transmit_start_reg_reg_0(SS),
        .txComboBusFifoWrCntRst(txComboBusFifoWrCntRst),
        .txComboNibbleCntRst(txComboNibbleCntRst),
        .txCrcEn(txCrcEn),
        .txCrcEn_reg(txCrcEn_reg),
        .txNibbleCnt_pad0(txNibbleCnt_pad0),
        .\txNibbleCnt_pad_reg[11] (INST_TX_STATE_MACHINE_n_35),
        .\txNibbleCnt_pad_reg[11]_0 (ONR_HOT_MUX_n_4),
        .\txNibbleCnt_pad_reg[11]_1 (txNibbleCnt_pad[11]),
        .tx_addr_en(tx_addr_en),
        .tx_done_d2(tx_done_d2),
        .tx_en_i(tx_en_i),
        .tx_intr_en0(tx_intr_en0),
        .\tx_packet_length_reg[10] (\tx_packet_length_reg[15] [10:0]),
        .\tx_packet_length_reg[9] (INST_TXNIBBLECOUNT_n_1),
        .tx_pong_ping_l(tx_pong_ping_l),
        .\txbuffer_addr_reg[0] (\txbuffer_addr_reg[0] ),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
  system_axi_ethernetlite_0_0_mux_onehot_f ONR_HOT_MUX
       (.D({emac_tx_wr_data_i[0],emac_tx_wr_data_i[1],emac_tx_wr_data_i[2],emac_tx_wr_data_i[3]}),
        .Q({txNibbleCnt_pad[0],txNibbleCnt_pad[1],txNibbleCnt_pad[2],txNibbleCnt_pad[3],txNibbleCnt_pad[4],txNibbleCnt_pad[5],txNibbleCnt_pad[6],txNibbleCnt_pad[7],txNibbleCnt_pad[8],txNibbleCnt_pad[9],txNibbleCnt_pad[10],txNibbleCnt_pad[11]}),
        .STATE12A(INST_TX_STATE_MACHINE_n_20),
        .STATE15A(INST_TX_STATE_MACHINE_n_16),
        .STATE15A_0(INST_TX_STATE_MACHINE_n_15),
        .STATE15A_1(INST_TX_STATE_MACHINE_n_14),
        .STATE15A_2(INST_TX_STATE_MACHINE_n_13),
        .\gen_wr_b.gen_word_wide.mem_reg (INST_TX_STATE_MACHINE_n_17),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (INST_TX_STATE_MACHINE_n_18),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (INST_TX_STATE_MACHINE_n_19),
        .\txNibbleCnt_pad_reg[11] (ONR_HOT_MUX_n_4));
  FDRE axi_phy_tx_en_i_p_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_phy_tx_en_i_p0),
        .Q(axi_phy_tx_en_i_p),
        .R(SS));
  FDRE emac_tx_wr_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emac_tx_wr_i),
        .Q(emac_tx_wr_d1),
        .R(SS));
  FDRE \emac_tx_wr_data_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emac_tx_wr_data_i[0]),
        .Q(emac_tx_wr_data_d1[0]),
        .R(SS));
  FDRE \emac_tx_wr_data_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emac_tx_wr_data_i[1]),
        .Q(emac_tx_wr_data_d1[1]),
        .R(SS));
  FDRE \emac_tx_wr_data_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emac_tx_wr_data_i[2]),
        .Q(emac_tx_wr_data_d1[2]),
        .R(SS));
  FDRE \emac_tx_wr_data_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emac_tx_wr_data_i[3]),
        .Q(emac_tx_wr_data_d1[3]),
        .R(SS));
  FDRE fifo_tx_en_reg
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(CDC_TX_EN_n_0),
        .Q(fifo_tx_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(txNibbleCnt_pad[3]),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(txNibbleCnt_pad[4]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(txNibbleCnt_pad[5]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(txNibbleCnt_pad[6]),
        .O(i__carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(txNibbleCnt_pad[0]),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(txNibbleCnt_pad[1]),
        .O(i__carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(txNibbleCnt_pad[2]),
        .O(i__carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(txNibbleCnt_pad[7]),
        .O(i__carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(txNibbleCnt_pad[8]),
        .O(i__carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(txNibbleCnt_pad[9]),
        .O(i__carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(txNibbleCnt_pad[10]),
        .O(i__carry_i_4_n_0));
  CARRY4 \txNibbleCnt_pad0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\txNibbleCnt_pad0_inferred__0/i__carry_n_0 ,\txNibbleCnt_pad0_inferred__0/i__carry_n_1 ,\txNibbleCnt_pad0_inferred__0/i__carry_n_2 ,\txNibbleCnt_pad0_inferred__0/i__carry_n_3 }),
        .CYINIT(txNibbleCnt_pad[11]),
        .DI({txNibbleCnt_pad[7],txNibbleCnt_pad[8],txNibbleCnt_pad[9],txNibbleCnt_pad[10]}),
        .O(txNibbleCnt_pad0[4:1]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \txNibbleCnt_pad0_inferred__0/i__carry__0 
       (.CI(\txNibbleCnt_pad0_inferred__0/i__carry_n_0 ),
        .CO({\txNibbleCnt_pad0_inferred__0/i__carry__0_n_0 ,\txNibbleCnt_pad0_inferred__0/i__carry__0_n_1 ,\txNibbleCnt_pad0_inferred__0/i__carry__0_n_2 ,\txNibbleCnt_pad0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({txNibbleCnt_pad[3],txNibbleCnt_pad[4],txNibbleCnt_pad[5],txNibbleCnt_pad[6]}),
        .O(txNibbleCnt_pad0[8:5]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \txNibbleCnt_pad0_inferred__0/i__carry__1 
       (.CI(\txNibbleCnt_pad0_inferred__0/i__carry__0_n_0 ),
        .CO({\NLW_txNibbleCnt_pad0_inferred__0/i__carry__1_CO_UNCONNECTED [3:2],\txNibbleCnt_pad0_inferred__0/i__carry__1_n_2 ,\txNibbleCnt_pad0_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,txNibbleCnt_pad[1],txNibbleCnt_pad[2]}),
        .O({\NLW_txNibbleCnt_pad0_inferred__0/i__carry__1_O_UNCONNECTED [3],txNibbleCnt_pad0[11:9]}),
        .S({1'b0,i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0}));
  FDRE \txNibbleCnt_pad_reg[0] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[11]),
        .Q(txNibbleCnt_pad[0]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[10] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[1]),
        .Q(txNibbleCnt_pad[10]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[11] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[0]),
        .Q(txNibbleCnt_pad[11]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[1] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[10]),
        .Q(txNibbleCnt_pad[1]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[2] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[9]),
        .Q(txNibbleCnt_pad[2]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[3] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[8]),
        .Q(txNibbleCnt_pad[3]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[4] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[7]),
        .Q(txNibbleCnt_pad[4]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[5] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[6]),
        .Q(txNibbleCnt_pad[5]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[6] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[5]),
        .Q(txNibbleCnt_pad[6]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[7] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[4]),
        .Q(txNibbleCnt_pad[7]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[8] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[3]),
        .Q(txNibbleCnt_pad[8]),
        .R(SS));
  FDRE \txNibbleCnt_pad_reg[9] 
       (.C(s_axi_aclk),
        .CE(INST_TX_STATE_MACHINE_n_35),
        .D(p_1_in[2]),
        .Q(txNibbleCnt_pad[9]),
        .R(SS));
  FDRE txcrcen_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txCrcEn),
        .Q(txCrcEn_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "tx_intrfce" *) 
module system_axi_ethernetlite_0_0_tx_intrfce
   (out,
    \gic0.gc0.count_reg[0] ,
    txfifo_empty,
    D18_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    Rst0,
    s_axi_aclk,
    phy_tx_clk,
    E,
    DIA,
    D,
    waitFifoEmpty,
    STATE14A,
    fifo_tx_en,
    axi_phy_tx_en_i_p);
  output out;
  output \gic0.gc0.count_reg[0] ;
  output txfifo_empty;
  output D18_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input Rst0;
  input s_axi_aclk;
  input phy_tx_clk;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input waitFifoEmpty;
  input STATE14A;
  input fifo_tx_en;
  input axi_phy_tx_en_i_p;

  wire [3:0]D;
  wire D18_out;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire Rst0;
  wire STATE14A;
  wire axi_phy_tx_en_i_p;
  wire fifo_empty_c;
  wire fifo_empty_i;
  wire fifo_tx_en;
  wire \gic0.gc0.count_reg[0] ;
  wire out;
  wire phy_tx_clk;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  system_axi_ethernetlite_0_0_cdc_sync__parameterized2 CDC_FIFO_EMPTY
       (.prmry_in(fifo_empty_i),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(fifo_empty_c));
  system_axi_ethernetlite_0_0_async_fifo_fg I_TX_FIFO
       (.D(D),
        .D18_out(D18_out),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .Rst0(Rst0),
        .STATE14A(STATE14A),
        .STATE16A(out),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en(fifo_tx_en),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .out(fifo_empty_i),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    pipeIt
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_empty_c),
        .Q(txfifo_empty),
        .R(Rst0));
endmodule

(* ORIG_REF_NAME = "tx_statemachine" *) 
module system_axi_ethernetlite_0_0_tx_statemachine
   (loopback_en_reg,
    transmit_start_reg_reg_0,
    ldLngthCntr,
    enblPreamble,
    checkBusFifoFull,
    enblData,
    checkBusFifoFullCrc,
    enblCRC,
    waitFifoEmpty,
    STATE24A_0,
    tx_en_i,
    mac_addr_ram_we,
    E,
    \emac_tx_wr_data_d1_reg[3] ,
    \emac_tx_wr_data_d1_reg[2] ,
    \emac_tx_wr_data_d1_reg[1] ,
    \emac_tx_wr_data_d1_reg[0] ,
    \emac_tx_wr_data_d1_reg[0]_0 ,
    \emac_tx_wr_data_d1_reg[1]_0 ,
    \emac_tx_wr_data_d1_reg[3]_0 ,
    \emac_tx_wr_data_d1_reg[2]_0 ,
    D,
    CE,
    S,
    \txNibbleCnt_pad_reg[11] ,
    txComboBusFifoWrCntRst,
    axi_phy_tx_en_i_p0,
    CE_0,
    SR,
    txCrcEn,
    \gic0.gc0.count_reg[0] ,
    \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ,
    \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ,
    \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ,
    emac_tx_wr_i,
    S_1,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    txComboNibbleCntRst,
    Rst0,
    \txbuffer_addr_reg[0] ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    \status_reg_reg[5] ,
    \status_reg_reg[0] ,
    loopback_en_reg_0,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ,
    tx_addr_en,
    mac_addr_ram_addr_wr,
    s_axi_aclk,
    D13_out,
    D21_out,
    \PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 ,
    D18_out,
    s_axi_aresetn,
    emac_tx_wr_d1,
    txCrcEn_reg,
    Q,
    douta,
    tx_pong_ping_l,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    \txNibbleCnt_pad_reg[11]_0 ,
    \txNibbleCnt_pad_reg[11]_1 ,
    \tx_packet_length_reg[10] ,
    txNibbleCnt_pad0,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ,
    \tx_packet_length_reg[9] ,
    out,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_1 ,
    ram_full_fb_i_reg,
    STATE14A_0,
    currentTxBusFifoWrCnt,
    crcCnt,
    tx_done_d2,
    ping_mac_program_reg,
    p_17_in,
    \TX_PONG_REG_GEN.pong_mac_program_reg ,
    p_15_in,
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_2 ,
    txfifo_empty,
    \thisState_reg[1] ,
    rx_pong_ping_l,
    rx_done_d1,
    s_axi_wdata,
    tx_intr_en0,
    loopback_en_reg_1);
  output loopback_en_reg;
  output transmit_start_reg_reg_0;
  output ldLngthCntr;
  output enblPreamble;
  output checkBusFifoFull;
  output enblData;
  output checkBusFifoFullCrc;
  output enblCRC;
  output waitFifoEmpty;
  output STATE24A_0;
  output tx_en_i;
  output mac_addr_ram_we;
  output [0:0]E;
  output \emac_tx_wr_data_d1_reg[3] ;
  output \emac_tx_wr_data_d1_reg[2] ;
  output \emac_tx_wr_data_d1_reg[1] ;
  output \emac_tx_wr_data_d1_reg[0] ;
  output \emac_tx_wr_data_d1_reg[0]_0 ;
  output \emac_tx_wr_data_d1_reg[1]_0 ;
  output \emac_tx_wr_data_d1_reg[3]_0 ;
  output \emac_tx_wr_data_d1_reg[2]_0 ;
  output [11:0]D;
  output CE;
  output S;
  output [0:0]\txNibbleCnt_pad_reg[11] ;
  output txComboBusFifoWrCntRst;
  output axi_phy_tx_en_i_p0;
  output CE_0;
  output [0:0]SR;
  output txCrcEn;
  output [0:0]\gic0.gc0.count_reg[0] ;
  output \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ;
  output \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ;
  output \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ;
  output emac_tx_wr_i;
  output S_1;
  output \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  output txComboNibbleCntRst;
  output Rst0;
  output \txbuffer_addr_reg[0] ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  output [5:0]\status_reg_reg[5] ;
  output [0:0]\status_reg_reg[0] ;
  output loopback_en_reg_0;
  output \gen_wr_b.gen_word_wide.mem_reg ;
  output \gen_wr_b.gen_word_wide.mem_reg_0 ;
  output \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ;
  output tx_addr_en;
  output [0:3]mac_addr_ram_addr_wr;
  input s_axi_aclk;
  input D13_out;
  input D21_out;
  input \PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 ;
  input \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 ;
  input D18_out;
  input s_axi_aresetn;
  input emac_tx_wr_d1;
  input txCrcEn_reg;
  input [3:0]Q;
  input [3:0]douta;
  input tx_pong_ping_l;
  input [3:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  input \txNibbleCnt_pad_reg[11]_0 ;
  input [0:0]\txNibbleCnt_pad_reg[11]_1 ;
  input [10:0]\tx_packet_length_reg[10] ;
  input [10:0]txNibbleCnt_pad0;
  input [0:0]\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ;
  input \tx_packet_length_reg[9] ;
  input out;
  input \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_1 ;
  input ram_full_fb_i_reg;
  input STATE14A_0;
  input [3:0]currentTxBusFifoWrCnt;
  input [0:3]crcCnt;
  input tx_done_d2;
  input [0:0]ping_mac_program_reg;
  input [0:0]p_17_in;
  input \TX_PONG_REG_GEN.pong_mac_program_reg ;
  input [0:0]p_15_in;
  input \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_2 ;
  input txfifo_empty;
  input [1:0]\thisState_reg[1] ;
  input rx_pong_ping_l;
  input rx_done_d1;
  input [0:0]s_axi_wdata;
  input tx_intr_en0;
  input loopback_en_reg_1;

  wire CE;
  wire CE_0;
  wire [11:0]D;
  wire D11_out;
  wire D12_out;
  wire D13_out;
  wire D14_out;
  wire D15_out;
  wire D16_out;
  wire D17_out;
  wire D18_out;
  wire D19_out;
  wire D21_out;
  wire D_0;
  wire [0:0]E;
  wire \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ;
  wire \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ;
  wire \Mac_addr_ram_addr_wr[0]_i_1_n_0 ;
  wire \Mac_addr_ram_addr_wr[0]_i_2_n_0 ;
  wire \Mac_addr_ram_addr_wr[0]_i_3_n_0 ;
  wire \Mac_addr_ram_addr_wr[1]_i_1_n_0 ;
  wire \Mac_addr_ram_addr_wr[2]_i_1_n_0 ;
  wire \Mac_addr_ram_addr_wr[2]_i_2_n_0 ;
  wire \Mac_addr_ram_addr_wr[2]_i_3_n_0 ;
  wire \Mac_addr_ram_addr_wr[3]_i_1_n_0 ;
  wire \Mac_addr_ram_addr_wr[3]_i_2_n_0 ;
  wire \Mac_addr_ram_addr_wr[3]_i_3_n_0 ;
  wire Mac_addr_ram_we0;
  wire Mac_addr_ram_we_i_2_n_0;
  wire Mac_addr_ram_we_i_3_n_0;
  wire Mac_addr_ram_we_i_4_n_0;
  wire Mac_addr_ram_we_i_5_n_0;
  wire Mac_addr_ram_we_i_6_n_0;
  wire Mac_addr_ram_we_i_7_n_0;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ;
  wire \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ;
  wire [0:0]\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_1 ;
  wire \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_2 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ;
  wire \PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ;
  wire [3:0]Q;
  wire Rst0;
  wire S;
  wire [0:0]SR;
  wire STATE0A_i_2_n_0;
  wire STATE14A_0;
  wire STATE24A_0;
  wire STATE26A_i_1_n_0;
  wire S_1;
  wire \TX_PONG_REG_GEN.pong_mac_program_reg ;
  wire axi_fifo_tx_en;
  wire axi_phy_tx_en_i_p0;
  wire busFifoWrCntRst_reg;
  wire checkBusFifoFull;
  wire checkBusFifoFullCrc;
  wire checkBusFifoFullSFD;
  wire checkCrc;
  wire chgMacAdr1;
  wire chgMacAdr10;
  wire chgMacAdr11;
  wire chgMacAdr12;
  wire chgMacAdr13;
  wire chgMacAdr14;
  wire chgMacAdr2;
  wire chgMacAdr3;
  wire chgMacAdr4;
  wire chgMacAdr5;
  wire chgMacAdr6;
  wire chgMacAdr7;
  wire chgMacAdr8;
  wire chgMacAdr9;
  wire [0:3]crcCnt;
  wire [3:0]currentTxBusFifoWrCnt;
  wire [3:0]douta;
  wire emac_tx_wr_d1;
  wire \emac_tx_wr_data_d1_reg[0] ;
  wire \emac_tx_wr_data_d1_reg[0]_0 ;
  wire \emac_tx_wr_data_d1_reg[1] ;
  wire \emac_tx_wr_data_d1_reg[1]_0 ;
  wire \emac_tx_wr_data_d1_reg[2] ;
  wire \emac_tx_wr_data_d1_reg[2]_0 ;
  wire \emac_tx_wr_data_d1_reg[3] ;
  wire \emac_tx_wr_data_d1_reg[3]_0 ;
  wire emac_tx_wr_i;
  wire enblCRC;
  wire enblData;
  wire enblPreamble;
  wire enblSFD;
  wire \gen_wr_b.gen_word_wide.mem_reg ;
  wire \gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire [3:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire [0:0]\gic0.gc0.count_reg[0] ;
  wire ldLngthCntr;
  wire lngthDelay1;
  wire lngthDelay2;
  wire loopback_en_reg;
  wire loopback_en_reg_0;
  wire loopback_en_reg_1;
  wire [0:3]mac_addr_ram_addr_wr;
  wire mac_addr_ram_we;
  wire mac_program_start;
  wire mac_program_start_reg;
  wire out;
  wire [0:0]p_15_in;
  wire [0:0]p_17_in;
  wire [0:0]ping_mac_program_reg;
  wire ram_full_fb_i_reg;
  wire rx_done_d1;
  wire rx_pong_ping_l;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_wdata;
  wire [0:0]\status_reg_reg[0] ;
  wire [5:0]\status_reg_reg[5] ;
  wire [1:0]\thisState_reg[1] ;
  wire transmit_start;
  wire transmit_start_reg;
  wire transmit_start_reg_reg_0;
  wire txBusFifoWrCntRst;
  wire txComboBusFifoWrCntRst;
  wire txComboNibbleCntRst;
  wire txCrcEn;
  wire txCrcEn_reg;
  wire txDone2;
  wire txDonePause;
  wire [10:0]txNibbleCnt_pad0;
  wire [0:0]\txNibbleCnt_pad_reg[11] ;
  wire \txNibbleCnt_pad_reg[11]_0 ;
  wire [0:0]\txNibbleCnt_pad_reg[11]_1 ;
  wire tx_addr_en;
  wire tx_done_d2;
  wire tx_en_i;
  wire tx_intr_en0;
  wire [10:0]\tx_packet_length_reg[10] ;
  wire \tx_packet_length_reg[9] ;
  wire tx_pong_ping_l;
  wire \txbuffer_addr_reg[0] ;
  wire txcrcen_d1_i_2_n_0;
  wire txfifo_empty;
  wire waitFifoEmpty;
  wire xpm_memory_base_inst_i_4_n_0;
  wire xpm_memory_base_inst_i_6_n_0;

  LUT6 #(
    .INIT(64'h00000000F5F7FFF7)) 
    \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(\GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ),
        .I1(douta[3]),
        .I2(loopback_en_reg),
        .I3(tx_pong_ping_l),
        .I4(\gen_wr_b.gen_word_wide.mem_reg_1 [3]),
        .I5(enblSFD),
        .O(\emac_tx_wr_data_d1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2 
       (.I0(enblData),
        .I1(\txNibbleCnt_pad_reg[11]_0 ),
        .O(\GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(enblCRC),
        .I1(Q[3]),
        .O(\emac_tx_wr_data_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hA0A2AAA2AAAAAAAA)) 
    \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(\GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ),
        .I1(douta[2]),
        .I2(loopback_en_reg),
        .I3(tx_pong_ping_l),
        .I4(\gen_wr_b.gen_word_wide.mem_reg_1 [2]),
        .I5(\GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ),
        .O(\emac_tx_wr_data_d1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2 
       (.I0(enblSFD),
        .I1(enblPreamble),
        .O(\GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(enblCRC),
        .I1(Q[2]),
        .O(\emac_tx_wr_data_d1_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFBFBBFFFFBFFF)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(\txNibbleCnt_pad_reg[11]_0 ),
        .I1(enblData),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_1 [1]),
        .I3(tx_pong_ping_l),
        .I4(loopback_en_reg),
        .I5(douta[1]),
        .O(\emac_tx_wr_data_d1_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(enblCRC),
        .I1(Q[1]),
        .O(\emac_tx_wr_data_d1_reg[2] ));
  LUT6 #(
    .INIT(64'hA0A2AAA2AAAAAAAA)) 
    \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(\GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ),
        .I1(douta[0]),
        .I2(loopback_en_reg),
        .I3(tx_pong_ping_l),
        .I4(\gen_wr_b.gen_word_wide.mem_reg_1 [0]),
        .I5(\GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2_n_0 ),
        .O(\emac_tx_wr_data_d1_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1 
       (.I0(enblCRC),
        .I1(Q[0]),
        .O(\emac_tx_wr_data_d1_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(STATE24A_0),
        .I1(loopback_en_reg),
        .I2(axi_fifo_tx_en),
        .I3(enblPreamble),
        .O(tx_en_i));
  LUT1 #(
    .INIT(2'h1)) 
    IP2INTC_IRPT_REG_I_i_1
       (.I0(s_axi_aresetn),
        .O(transmit_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \Mac_addr_ram_addr_wr[0]_i_1 
       (.I0(chgMacAdr10),
        .I1(chgMacAdr11),
        .I2(chgMacAdr13),
        .I3(chgMacAdr12),
        .I4(\Mac_addr_ram_addr_wr[0]_i_2_n_0 ),
        .I5(\Mac_addr_ram_addr_wr[0]_i_3_n_0 ),
        .O(\Mac_addr_ram_addr_wr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Mac_addr_ram_addr_wr[0]_i_2 
       (.I0(chgMacAdr7),
        .I1(chgMacAdr6),
        .I2(chgMacAdr9),
        .I3(chgMacAdr8),
        .O(\Mac_addr_ram_addr_wr[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Mac_addr_ram_addr_wr[0]_i_3 
       (.I0(chgMacAdr4),
        .I1(chgMacAdr5),
        .I2(Mac_addr_ram_we_i_3_n_0),
        .I3(chgMacAdr2),
        .I4(chgMacAdr3),
        .O(\Mac_addr_ram_addr_wr[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \Mac_addr_ram_addr_wr[1]_i_1 
       (.I0(chgMacAdr8),
        .I1(chgMacAdr9),
        .I2(chgMacAdr6),
        .I3(chgMacAdr7),
        .I4(\Mac_addr_ram_addr_wr[0]_i_3_n_0 ),
        .O(\Mac_addr_ram_addr_wr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF01)) 
    \Mac_addr_ram_addr_wr[2]_i_1 
       (.I0(chgMacAdr7),
        .I1(chgMacAdr6),
        .I2(\Mac_addr_ram_addr_wr[2]_i_2_n_0 ),
        .I3(chgMacAdr5),
        .I4(chgMacAdr4),
        .I5(\Mac_addr_ram_addr_wr[2]_i_3_n_0 ),
        .O(\Mac_addr_ram_addr_wr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    \Mac_addr_ram_addr_wr[2]_i_2 
       (.I0(chgMacAdr9),
        .I1(chgMacAdr8),
        .I2(chgMacAdr10),
        .I3(chgMacAdr11),
        .I4(chgMacAdr13),
        .I5(chgMacAdr12),
        .O(\Mac_addr_ram_addr_wr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \Mac_addr_ram_addr_wr[2]_i_3 
       (.I0(chgMacAdr3),
        .I1(chgMacAdr2),
        .I2(STATE0A_i_2_n_0),
        .I3(txDonePause),
        .I4(s_axi_aresetn),
        .O(\Mac_addr_ram_addr_wr[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \Mac_addr_ram_addr_wr[3]_i_1 
       (.I0(\Mac_addr_ram_addr_wr[3]_i_2_n_0 ),
        .I1(Mac_addr_ram_we_i_3_n_0),
        .I2(chgMacAdr2),
        .O(\Mac_addr_ram_addr_wr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABBBABBBABBBABA)) 
    \Mac_addr_ram_addr_wr[3]_i_2 
       (.I0(chgMacAdr3),
        .I1(chgMacAdr4),
        .I2(chgMacAdr5),
        .I3(chgMacAdr6),
        .I4(chgMacAdr7),
        .I5(\Mac_addr_ram_addr_wr[3]_i_3_n_0 ),
        .O(\Mac_addr_ram_addr_wr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \Mac_addr_ram_addr_wr[3]_i_3 
       (.I0(chgMacAdr13),
        .I1(chgMacAdr12),
        .I2(chgMacAdr11),
        .I3(chgMacAdr10),
        .I4(chgMacAdr9),
        .I5(chgMacAdr8),
        .O(\Mac_addr_ram_addr_wr[3]_i_3_n_0 ));
  FDRE \Mac_addr_ram_addr_wr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Mac_addr_ram_addr_wr[0]_i_1_n_0 ),
        .Q(mac_addr_ram_addr_wr[0]),
        .R(1'b0));
  FDRE \Mac_addr_ram_addr_wr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Mac_addr_ram_addr_wr[1]_i_1_n_0 ),
        .Q(mac_addr_ram_addr_wr[1]),
        .R(1'b0));
  FDRE \Mac_addr_ram_addr_wr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Mac_addr_ram_addr_wr[2]_i_1_n_0 ),
        .Q(mac_addr_ram_addr_wr[2]),
        .R(1'b0));
  FDRE \Mac_addr_ram_addr_wr_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\Mac_addr_ram_addr_wr[3]_i_1_n_0 ),
        .Q(mac_addr_ram_addr_wr[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Mac_addr_ram_we_i_1
       (.I0(Mac_addr_ram_we_i_2_n_0),
        .I1(Mac_addr_ram_we_i_3_n_0),
        .O(Mac_addr_ram_we0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    Mac_addr_ram_we_i_2
       (.I0(Mac_addr_ram_we_i_4_n_0),
        .I1(Mac_addr_ram_we_i_5_n_0),
        .I2(Mac_addr_ram_we_i_6_n_0),
        .I3(chgMacAdr3),
        .I4(chgMacAdr2),
        .I5(Mac_addr_ram_we_i_7_n_0),
        .O(Mac_addr_ram_we_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    Mac_addr_ram_we_i_3
       (.I0(s_axi_aresetn),
        .I1(txDonePause),
        .I2(STATE0A_i_2_n_0),
        .O(Mac_addr_ram_we_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Mac_addr_ram_we_i_4
       (.I0(chgMacAdr12),
        .I1(chgMacAdr13),
        .I2(chgMacAdr11),
        .I3(chgMacAdr10),
        .O(Mac_addr_ram_we_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    Mac_addr_ram_we_i_5
       (.I0(chgMacAdr5),
        .I1(chgMacAdr4),
        .O(Mac_addr_ram_we_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    Mac_addr_ram_we_i_6
       (.I0(chgMacAdr8),
        .I1(chgMacAdr9),
        .O(Mac_addr_ram_we_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    Mac_addr_ram_we_i_7
       (.I0(chgMacAdr6),
        .I1(chgMacAdr7),
        .O(Mac_addr_ram_we_i_7_n_0));
  FDRE Mac_addr_ram_we_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Mac_addr_ram_we0),
        .Q(mac_addr_ram_we),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__0 
       (.I0(enblCRC),
        .I1(crcCnt[0]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \PERBIT_GEN[10].MUXCY_i1_i_1__0 
       (.I0(currentTxBusFifoWrCnt[1]),
        .I1(enblData),
        .I2(enblPreamble),
        .I3(enblSFD),
        .I4(enblCRC),
        .O(\PERBIT_GEN[10].Q_I_GEN_ADD.q_i_ns_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF2FFFF)) 
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_i_1 
       (.I0(busFifoWrCntRst_reg),
        .I1(enblPreamble),
        .I2(loopback_en_reg),
        .I3(STATE24A_0),
        .I4(s_axi_aresetn),
        .I5(txDonePause),
        .O(txComboBusFifoWrCntRst));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_i_1__0 
       (.I0(loopback_en_reg),
        .I1(s_axi_aresetn),
        .I2(txDonePause),
        .O(txComboNibbleCntRst));
  LUT2 #(
    .INIT(4'hE)) 
    \PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_i_2 
       (.I0(enblData),
        .I1(enblSFD),
        .O(CE));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \PERBIT_GEN[11].MULT_AND_i1_i_1 
       (.I0(enblData),
        .I1(enblPreamble),
        .I2(enblSFD),
        .I3(enblCRC),
        .O(emac_tx_wr_i));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[11].MUXCY_i1_i_1 
       (.I0(enblData),
        .I1(\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_0 ),
        .O(S));
  LUT5 #(
    .INIT(32'h55555554)) 
    \PERBIT_GEN[11].MUXCY_i1_i_1__0 
       (.I0(currentTxBusFifoWrCnt[0]),
        .I1(enblData),
        .I2(enblPreamble),
        .I3(enblSFD),
        .I4(enblCRC),
        .O(\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__0 
       (.I0(enblCRC),
        .I1(crcCnt[1]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__0 
       (.I0(enblCRC),
        .I1(crcCnt[2]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFFFFAB)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1_i_1 
       (.I0(enblCRC),
        .I1(enblPreamble),
        .I2(axi_fifo_tx_en),
        .I3(loopback_en_reg),
        .I4(STATE24A_0),
        .O(CE_0));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__0 
       (.I0(enblCRC),
        .I1(crcCnt[3]),
        .O(S_1));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \PERBIT_GEN[8].XORCY_i1_i_1 
       (.I0(currentTxBusFifoWrCnt[3]),
        .I1(enblData),
        .I2(enblPreamble),
        .I3(enblSFD),
        .I4(enblCRC),
        .O(\PERBIT_GEN[8].Q_I_GEN_ADD.q_i_ns_reg ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \PERBIT_GEN[9].MUXCY_i1_i_1__0 
       (.I0(currentTxBusFifoWrCnt[2]),
        .I1(enblData),
        .I2(enblPreamble),
        .I3(enblSFD),
        .I4(enblCRC),
        .O(\PERBIT_GEN[9].Q_I_GEN_ADD.q_i_ns_reg ));
  (* XILINX_LEGACY_PRIM = "FDS" *) 
  (* box_type = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1)) 
    STATE0A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_0),
        .Q(loopback_en_reg),
        .S(transmit_start_reg_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    STATE0A_i_1
       (.I0(txDonePause),
        .I1(STATE0A_i_2_n_0),
        .O(D_0));
  LUT6 #(
    .INIT(64'h0000088808CC08CC)) 
    STATE0A_i_2
       (.I0(tx_done_d2),
        .I1(loopback_en_reg),
        .I2(ping_mac_program_reg),
        .I3(p_17_in),
        .I4(\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .I5(p_15_in),
        .O(STATE0A_i_2_n_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE10A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D15_out),
        .Q(enblSFD),
        .R(transmit_start_reg_reg_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    STATE10A_i_1
       (.I0(out),
        .I1(checkBusFifoFullSFD),
        .I2(\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_1 ),
        .I3(enblSFD),
        .O(D15_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE11A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D16_out),
        .Q(checkBusFifoFull),
        .R(transmit_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    STATE11A_i_1
       (.I0(\PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 ),
        .I1(enblData),
        .I2(checkBusFifoFull),
        .I3(out),
        .I4(enblSFD),
        .I5(\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_1 ),
        .O(D16_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE12A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D21_out),
        .Q(enblData),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE13A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\PERBIT_GEN[8].FF_RST0_GEN.FDRE_i1 ),
        .Q(checkCrc),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE14A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D17_out),
        .Q(checkBusFifoFullCrc),
        .R(transmit_start_reg_reg_0));
  LUT4 #(
    .INIT(16'hFFF8)) 
    STATE14A_i_1
       (.I0(out),
        .I1(checkBusFifoFullCrc),
        .I2(checkCrc),
        .I3(enblCRC),
        .O(D17_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE15A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 ),
        .Q(enblCRC),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE16A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D18_out),
        .Q(waitFifoEmpty),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE17A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D19_out),
        .Q(STATE24A_0),
        .R(transmit_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    STATE17A_i_1
       (.I0(chgMacAdr14),
        .I1(txfifo_empty),
        .I2(waitFifoEmpty),
        .O(D19_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE24A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(STATE24A_0),
        .Q(txDone2),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE25A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txDone2),
        .Q(txDonePause),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE26A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(STATE26A_i_1_n_0),
        .Q(chgMacAdr1),
        .R(transmit_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h00000000F8880000)) 
    STATE26A_i_1
       (.I0(p_15_in),
        .I1(\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .I2(p_17_in),
        .I3(ping_mac_program_reg),
        .I4(loopback_en_reg),
        .I5(mac_program_start_reg),
        .O(STATE26A_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE27A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr1),
        .Q(chgMacAdr2),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE28A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr2),
        .Q(chgMacAdr3),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE29A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr3),
        .Q(chgMacAdr4),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE30A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr4),
        .Q(chgMacAdr5),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE31A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr5),
        .Q(chgMacAdr6),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE32A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr6),
        .Q(chgMacAdr7),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE33A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr7),
        .Q(chgMacAdr8),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE34A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr8),
        .Q(chgMacAdr9),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE35A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr9),
        .Q(chgMacAdr10),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE36A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr10),
        .Q(chgMacAdr11),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE37A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr11),
        .Q(chgMacAdr12),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE38A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr12),
        .Q(chgMacAdr13),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE39A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(chgMacAdr13),
        .Q(chgMacAdr14),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE5A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D11_out),
        .Q(lngthDelay1),
        .R(transmit_start_reg_reg_0));
  LUT3 #(
    .INIT(8'h08)) 
    STATE5A_i_1
       (.I0(transmit_start),
        .I1(loopback_en_reg),
        .I2(transmit_start_reg),
        .O(D11_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE6A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(lngthDelay1),
        .Q(lngthDelay2),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE7A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D12_out),
        .Q(ldLngthCntr),
        .R(transmit_start_reg_reg_0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    STATE7A_i_1
       (.I0(lngthDelay1),
        .I1(\thisState_reg[1] [0]),
        .I2(\thisState_reg[1] [1]),
        .I3(ldLngthCntr),
        .O(D12_out));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE8A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D13_out),
        .Q(enblPreamble),
        .R(transmit_start_reg_reg_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    STATE9A
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D14_out),
        .Q(checkBusFifoFullSFD),
        .R(transmit_start_reg_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    STATE9A_i_1
       (.I0(\PERBIT_GEN[11].FF_RST0_GEN.FDRE_i1_2 ),
        .I1(enblPreamble),
        .I2(out),
        .I3(checkBusFifoFullSFD),
        .O(D14_out));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h02)) 
    axi_phy_tx_en_i_p_i_1
       (.I0(axi_fifo_tx_en),
        .I1(STATE24A_0),
        .I2(loopback_en_reg),
        .O(axi_phy_tx_en_i_p0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    busFifoWrCntRst_reg_i_1
       (.I0(STATE24A_0),
        .I1(loopback_en_reg),
        .I2(enblPreamble),
        .I3(busFifoWrCntRst_reg),
        .O(txBusFifoWrCntRst));
  FDRE busFifoWrCntRst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(txBusFifoWrCntRst),
        .Q(busFifoWrCntRst_reg),
        .R(transmit_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gic0.gc0.count_d1[3]_i_1 
       (.I0(ram_full_fb_i_reg),
        .I1(STATE14A_0),
        .I2(enblCRC),
        .I3(enblSFD),
        .I4(enblPreamble),
        .I5(enblData),
        .O(\gic0.gc0.count_reg[0] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    loopback_en_i_1
       (.I0(s_axi_wdata),
        .I1(tx_intr_en0),
        .I2(loopback_en_reg),
        .I3(loopback_en_reg_1),
        .O(loopback_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    mac_program_start_reg_i_1
       (.I0(ping_mac_program_reg),
        .I1(p_17_in),
        .I2(\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .I3(p_15_in),
        .O(mac_program_start));
  FDRE mac_program_start_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mac_program_start),
        .Q(mac_program_start_reg),
        .R(transmit_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFFFFF57)) 
    \nibData[31]_i_1 
       (.I0(s_axi_aresetn),
        .I1(enblPreamble),
        .I2(axi_fifo_tx_en),
        .I3(loopback_en_reg),
        .I4(STATE24A_0),
        .O(SR));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \nibData[31]_i_2 
       (.I0(emac_tx_wr_d1),
        .I1(checkBusFifoFullCrc),
        .I2(enblCRC),
        .I3(txCrcEn_reg),
        .O(E));
  FDRE phytx_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_en_i),
        .Q(axi_fifo_tx_en),
        .R(transmit_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hB)) 
    pipeIt_i_1
       (.I0(txDonePause),
        .I1(s_axi_aresetn),
        .O(Rst0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \status_reg[0]_i_1 
       (.I0(\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .I1(tx_pong_ping_l),
        .I2(s_axi_aresetn),
        .I3(STATE24A_0),
        .O(\status_reg_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \status_reg[1]_i_1 
       (.I0(ping_mac_program_reg),
        .I1(s_axi_aresetn),
        .I2(STATE24A_0),
        .I3(tx_pong_ping_l),
        .O(\status_reg_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \status_reg[2]_i_1 
       (.I0(rx_pong_ping_l),
        .I1(s_axi_aresetn),
        .I2(STATE24A_0),
        .O(\status_reg_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \status_reg[3]_i_1 
       (.I0(rx_pong_ping_l),
        .I1(s_axi_aresetn),
        .I2(STATE24A_0),
        .O(\status_reg_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \status_reg[4]_i_1 
       (.I0(\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .I1(tx_pong_ping_l),
        .I2(s_axi_aresetn),
        .I3(STATE24A_0),
        .O(\status_reg_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \status_reg[5]_i_1 
       (.I0(rx_done_d1),
        .I1(s_axi_aresetn),
        .I2(STATE24A_0),
        .O(\status_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \status_reg[5]_i_2 
       (.I0(ping_mac_program_reg),
        .I1(s_axi_aresetn),
        .I2(STATE24A_0),
        .I3(tx_pong_ping_l),
        .O(\status_reg_reg[5] [5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h000044F4)) 
    transmit_start_reg_i_1
       (.I0(\TX_PONG_REG_GEN.pong_mac_program_reg ),
        .I1(p_15_in),
        .I2(p_17_in),
        .I3(ping_mac_program_reg),
        .I4(tx_done_d2),
        .O(transmit_start));
  FDRE transmit_start_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(transmit_start),
        .Q(transmit_start_reg),
        .R(transmit_start_reg_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    \txNibbleCnt_pad[0]_i_1 
       (.I0(enblSFD),
        .I1(\tx_packet_length_reg[9] ),
        .I2(enblData),
        .O(\txNibbleCnt_pad_reg[11] ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[0]_i_2 
       (.I0(\tx_packet_length_reg[10] [10]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[10]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[10]_i_1 
       (.I0(\tx_packet_length_reg[10] [0]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[0]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \txNibbleCnt_pad[11]_i_1 
       (.I0(enblSFD),
        .I1(\txNibbleCnt_pad_reg[11]_1 ),
        .I2(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[1]_i_1 
       (.I0(\tx_packet_length_reg[10] [9]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[9]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[2]_i_1 
       (.I0(\tx_packet_length_reg[10] [8]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[8]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[3]_i_1 
       (.I0(\tx_packet_length_reg[10] [7]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[7]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[4]_i_1 
       (.I0(\tx_packet_length_reg[10] [6]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[6]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[5]_i_1 
       (.I0(\tx_packet_length_reg[10] [5]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[5]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[6]_i_1 
       (.I0(\tx_packet_length_reg[10] [4]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[4]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[7]_i_1 
       (.I0(\tx_packet_length_reg[10] [3]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[3]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[8]_i_1 
       (.I0(\tx_packet_length_reg[10] [2]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[2]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \txNibbleCnt_pad[9]_i_1 
       (.I0(\tx_packet_length_reg[10] [1]),
        .I1(enblSFD),
        .I2(txNibbleCnt_pad0[1]),
        .I3(\txNibbleCnt_pad_reg[11]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \txbuffer_addr[11]_i_1 
       (.I0(enblPreamble),
        .I1(s_axi_aresetn),
        .I2(chgMacAdr1),
        .O(\txbuffer_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \txbuffer_addr[11]_i_2 
       (.I0(chgMacAdr14),
        .I1(Mac_addr_ram_we_i_2_n_0),
        .I2(enblData),
        .O(tx_addr_en));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    txcrcen_d1_i_1
       (.I0(checkBusFifoFull),
        .I1(txCrcEn_reg),
        .I2(checkBusFifoFullSFD),
        .I3(loopback_en_reg),
        .I4(checkBusFifoFullCrc),
        .I5(txcrcen_d1_i_2_n_0),
        .O(txCrcEn));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h01)) 
    txcrcen_d1_i_2
       (.I0(enblPreamble),
        .I1(enblSFD),
        .I2(enblCRC),
        .O(txcrcen_d1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    xpm_memory_base_inst_i_1__1
       (.I0(xpm_memory_base_inst_i_4_n_0),
        .I1(tx_pong_ping_l),
        .I2(s_axi_aresetn),
        .O(\gen_wr_b.gen_word_wide.mem_reg ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    xpm_memory_base_inst_i_1__2
       (.I0(xpm_memory_base_inst_i_4_n_0),
        .I1(tx_pong_ping_l),
        .I2(s_axi_aresetn),
        .O(\gen_wr_b.gen_word_wide.mem_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    xpm_memory_base_inst_i_4
       (.I0(chgMacAdr14),
        .I1(Mac_addr_ram_we_i_2_n_0),
        .I2(xpm_memory_base_inst_i_6_n_0),
        .I3(txDone2),
        .I4(lngthDelay2),
        .I5(checkBusFifoFull),
        .O(xpm_memory_base_inst_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    xpm_memory_base_inst_i_6
       (.I0(ldLngthCntr),
        .I1(lngthDelay1),
        .I2(txDonePause),
        .I3(chgMacAdr1),
        .I4(loopback_en_reg),
        .I5(STATE24A_0),
        .O(xpm_memory_base_inst_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "xemac" *) 
module system_axi_ethernetlite_0_0_xemac
   (ip2intc_irpt,
    SR,
    phy_mdc,
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] ,
    p_33_in182_in,
    p_21_in144_in,
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] ,
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] ,
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] ,
    \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15] ,
    phy_mdio_o,
    phy_mdio_t,
    reg_access,
    mdio_en_i,
    \status_reg_reg[0]_0 ,
    IP2INTC_IRPT_REG_I_0,
    p_9_in,
    pong_rx_status,
    p_5_in,
    ping_soft_status,
    pong_soft_status,
    Q,
    D,
    \tx_packet_length_reg[15]_0 ,
    \tx_packet_length_reg[15]_1 ,
    \reg_data_out_reg[0]_0 ,
    \MDIO_GEN.mdio_data_out_reg[15]_0 ,
    prmry_vect_in,
    prmry_in,
    s_axi_aclk,
    phy_crs,
    CLK,
    DIA,
    DIB,
    DIC,
    phy_tx_clk,
    enb,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ,
    s_axi_wdata,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_0 ,
    phy_mdio_i,
    E,
    \AXI4_LITE_IF_GEN.read_in_prog_reg ,
    reg_data_out0,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[14]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[13]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[12]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[11]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[10]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[9]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[8]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[7]_0 ,
    \TX_PONG_REG_GEN.pong_pkt_lenth_reg[6]_0 ,
    \reg_data_out_reg[31]_0 ,
    \reg_data_out_reg[5]_0 ,
    \reg_data_out_reg[3]_0 ,
    \reg_data_out_reg[2]_0 ,
    \reg_data_out_reg[1]_0 ,
    \reg_data_out_reg[0]_1 ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_0 ,
    \MDIO_GEN.mdio_en_i_reg_0 ,
    tx_intr_en_reg_0,
    rx_intr_en_reg_0,
    \AXI4_LITE_IF_GEN.write_in_prog_reg ,
    ping_soft_status_reg_0,
    \TX_PONG_REG_GEN.pong_soft_status_reg_0 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_1 ,
    s_axi_aresetn,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2 ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_2 ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_3 ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_4 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 ,
    p_19_out,
    tx_intr_en0,
    rx_intr_en0,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_1 ,
    \AXI4_LITE_IF_GEN.write_in_prog_reg_0 ,
    p_44_out,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_5 ,
    \AXI4_LITE_IF_GEN.read_in_prog_reg_6 ,
    \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ,
    \MDIO_GEN.mdio_wr_data_reg_reg[14]_0 ,
    \MDIO_GEN.mdio_wr_data_reg_reg[13]_0 ,
    \MDIO_GEN.mdio_wr_data_reg_reg[12]_0 ,
    \MDIO_GEN.mdio_wr_data_reg_reg[11]_0 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 );
  output ip2intc_irpt;
  output [0:0]SR;
  output phy_mdc;
  output \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] ;
  output p_33_in182_in;
  output p_21_in144_in;
  output \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] ;
  output \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] ;
  output \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] ;
  output [4:0]\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15] ;
  output phy_mdio_o;
  output phy_mdio_t;
  output reg_access;
  output mdio_en_i;
  output [0:0]\status_reg_reg[0]_0 ;
  output [1:0]IP2INTC_IRPT_REG_I_0;
  output [1:0]p_9_in;
  output pong_rx_status;
  output [0:0]p_5_in;
  output ping_soft_status;
  output pong_soft_status;
  output [4:0]Q;
  output [31:0]D;
  output [13:0]\tx_packet_length_reg[15]_0 ;
  output [14:0]\tx_packet_length_reg[15]_1 ;
  output \reg_data_out_reg[0]_0 ;
  output [4:0]\MDIO_GEN.mdio_data_out_reg[15]_0 ;
  output [3:0]prmry_vect_in;
  output prmry_in;
  input s_axi_aclk;
  input phy_crs;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input phy_tx_clk;
  input enb;
  input [0:0]web;
  input [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  input [31:0]s_axi_wdata;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_0 ;
  input phy_mdio_i;
  input [0:0]E;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg ;
  input reg_data_out0;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[14]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[13]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[12]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[11]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[10]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[9]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[8]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[7]_0 ;
  input \TX_PONG_REG_GEN.pong_pkt_lenth_reg[6]_0 ;
  input \reg_data_out_reg[31]_0 ;
  input \reg_data_out_reg[5]_0 ;
  input \reg_data_out_reg[3]_0 ;
  input \reg_data_out_reg[2]_0 ;
  input \reg_data_out_reg[1]_0 ;
  input \reg_data_out_reg[0]_1 ;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_0 ;
  input \MDIO_GEN.mdio_en_i_reg_0 ;
  input tx_intr_en_reg_0;
  input rx_intr_en_reg_0;
  input \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  input ping_soft_status_reg_0;
  input \TX_PONG_REG_GEN.pong_soft_status_reg_0 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_1 ;
  input s_axi_aresetn;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2 ;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_2 ;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_3 ;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_4 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3 ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 ;
  input p_19_out;
  input tx_intr_en0;
  input rx_intr_en0;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_1 ;
  input \AXI4_LITE_IF_GEN.write_in_prog_reg_0 ;
  input p_44_out;
  input [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ;
  input [0:0]\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ;
  input \AXI4_LITE_IF_GEN.read_in_prog_reg_6 ;
  input \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ;
  input \MDIO_GEN.mdio_wr_data_reg_reg[14]_0 ;
  input \MDIO_GEN.mdio_wr_data_reg_reg[13]_0 ;
  input \MDIO_GEN.mdio_wr_data_reg_reg[12]_0 ;
  input \MDIO_GEN.mdio_wr_data_reg_reg[11]_0 ;
  input [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ;
  input [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ;

  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_1 ;
  wire [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 ;
  wire [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ;
  wire [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ;
  wire [0:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_0 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_1 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_2 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_3 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_4 ;
  wire [0:0]\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ;
  wire \AXI4_LITE_IF_GEN.read_in_prog_reg_6 ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_reg ;
  wire \AXI4_LITE_IF_GEN.write_in_prog_reg_0 ;
  wire CLK;
  wire [31:0]D;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire D_5;
  wire [0:0]E;
  wire EMAC_I_n_34;
  wire EMAC_I_n_35;
  wire EMAC_I_n_36;
  wire EMAC_I_n_37;
  wire EMAC_I_n_38;
  wire EMAC_I_n_39;
  wire EMAC_I_n_40;
  wire EMAC_I_n_41;
  wire EMAC_I_n_42;
  wire EMAC_I_n_43;
  wire EMAC_I_n_44;
  wire EMAC_I_n_45;
  wire EMAC_I_n_46;
  wire EMAC_I_n_47;
  wire [1:0]IP2INTC_IRPT_REG_I_0;
  wire [4:0]\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15] ;
  wire \MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ;
  wire \MDIO_GEN.MDIO_IF_I_n_10 ;
  wire \MDIO_GEN.MDIO_IF_I_n_11 ;
  wire \MDIO_GEN.MDIO_IF_I_n_12 ;
  wire \MDIO_GEN.MDIO_IF_I_n_13 ;
  wire \MDIO_GEN.MDIO_IF_I_n_14 ;
  wire \MDIO_GEN.MDIO_IF_I_n_15 ;
  wire \MDIO_GEN.MDIO_IF_I_n_16 ;
  wire \MDIO_GEN.MDIO_IF_I_n_17 ;
  wire \MDIO_GEN.MDIO_IF_I_n_18 ;
  wire \MDIO_GEN.MDIO_IF_I_n_7 ;
  wire \MDIO_GEN.MDIO_IF_I_n_8 ;
  wire \MDIO_GEN.MDIO_IF_I_n_9 ;
  wire \MDIO_GEN.clk_cnt[0]_i_1_n_0 ;
  wire \MDIO_GEN.clk_cnt[1]_i_1_n_0 ;
  wire \MDIO_GEN.clk_cnt[2]_i_1_n_0 ;
  wire \MDIO_GEN.clk_cnt[3]_i_1_n_0 ;
  wire \MDIO_GEN.clk_cnt[4]_i_1_n_0 ;
  wire \MDIO_GEN.clk_cnt[5]_i_1_n_0 ;
  wire \MDIO_GEN.clk_cnt_reg_n_0_[0] ;
  wire \MDIO_GEN.clk_cnt_reg_n_0_[1] ;
  wire \MDIO_GEN.clk_cnt_reg_n_0_[2] ;
  wire \MDIO_GEN.clk_cnt_reg_n_0_[3] ;
  wire \MDIO_GEN.clk_cnt_reg_n_0_[4] ;
  wire \MDIO_GEN.clk_cnt_reg_n_0_[5] ;
  wire \MDIO_GEN.mdio_clk_i_i_1_n_0 ;
  wire \MDIO_GEN.mdio_clk_i_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[1]_i_2_n_0 ;
  wire \MDIO_GEN.mdio_data_out[7]_i_2_n_0 ;
  wire [4:0]\MDIO_GEN.mdio_data_out_reg[15]_0 ;
  wire \MDIO_GEN.mdio_data_out_reg_n_0_[0] ;
  wire \MDIO_GEN.mdio_en_i_reg_0 ;
  wire \MDIO_GEN.mdio_req_i_reg_n_0 ;
  wire \MDIO_GEN.mdio_wr_data_reg_reg[11]_0 ;
  wire \MDIO_GEN.mdio_wr_data_reg_reg[12]_0 ;
  wire \MDIO_GEN.mdio_wr_data_reg_reg[13]_0 ;
  wire \MDIO_GEN.mdio_wr_data_reg_reg[14]_0 ;
  wire [4:0]Q;
  wire Q_4;
  wire \RX_PONG_GEN.rx_pong_ping_l_i_1_n_0 ;
  wire [0:0]SR;
  wire \TX/INST_TX_STATE_MACHINE/txDone ;
  wire \TX_PONG_GEN.tx_pong_ping_l_i_1_n_0 ;
  wire \TX_PONG_REG_GEN.pong_mac_program_i_1_n_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[10]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[11]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[12]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[13]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[14]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[6]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[7]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[8]_0 ;
  wire \TX_PONG_REG_GEN.pong_pkt_lenth_reg[9]_0 ;
  wire \TX_PONG_REG_GEN.pong_soft_status_reg_0 ;
  wire \TX_PONG_REG_GEN.pong_tx_status_i_1_n_0 ;
  wire [4:4]data7;
  wire enb;
  wire ip2intc_irpt;
  wire loopback_en_reg_n_0;
  wire mdio_en_i;
  wire [10:0]mdio_wr_data_reg;
  wire [15:0]p_0_in_6;
  wire p_14_in125_in;
  wire [0:0]p_15_in;
  wire [0:0]p_17_in;
  wire p_19_out;
  wire [31:2]p_1_out;
  wire p_20_in;
  wire p_21_in144_in;
  wire p_26_in161_in;
  wire p_27_in163_in;
  wire [31:0]p_2_out;
  wire p_32_in180_in;
  wire p_33_in182_in;
  wire p_38_in;
  wire p_39_in;
  wire p_44_in;
  wire p_44_out;
  wire p_45_in;
  wire [3:0]p_4_out;
  wire p_50_in236_in;
  wire p_51_in;
  wire p_56_in;
  wire p_57_in;
  wire [0:0]p_5_in;
  wire p_62_in270_in;
  wire p_63_in;
  wire p_68_in288_in;
  wire p_69_in;
  wire [10:0]p_6_in;
  wire p_74_in307_in;
  wire p_75_in309_in;
  wire p_80_in328_in;
  wire p_81_in330_in;
  wire p_86_in349_in;
  wire p_87_in351_in;
  wire p_8_in107_in;
  wire p_92_in368_in;
  wire p_93_in;
  wire [1:0]p_9_in;
  wire phy_crs;
  wire phy_mdc;
  wire phy_mdio_i;
  wire phy_mdio_o;
  wire phy_mdio_t;
  wire phy_tx_clk;
  wire ping_mac_program_i_1_n_0;
  wire [4:0]ping_pkt_lenth;
  wire ping_soft_status;
  wire ping_soft_status_reg_0;
  wire ping_tx_status_i_1_n_0;
  wire [4:4]pong_pkt_lenth;
  wire pong_rx_status;
  wire pong_soft_status;
  wire prmry_in;
  wire [3:0]prmry_vect_in;
  wire reg_access;
  wire reg_data_out0;
  wire \reg_data_out[4]_i_1_n_0 ;
  wire \reg_data_out[4]_i_2_n_0 ;
  wire \reg_data_out_reg[0]_0 ;
  wire \reg_data_out_reg[0]_1 ;
  wire \reg_data_out_reg[1]_0 ;
  wire \reg_data_out_reg[2]_0 ;
  wire \reg_data_out_reg[31]_0 ;
  wire \reg_data_out_reg[3]_0 ;
  wire \reg_data_out_reg[5]_0 ;
  wire [11:0]rx_DPM_adr;
  wire [3:0]rx_DPM_wr_data;
  wire rx_done;
  wire rx_done_d1;
  wire rx_intr_en0;
  wire rx_intr_en_reg_0;
  wire [30:0]rx_ping_data_out;
  wire rx_pong_ping_l;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axi_wdata;
  wire [0:0]\status_reg_reg[0]_0 ;
  wire [11:0]tx_DPM_adr;
  wire [3:0]tx_DPM_rd_data;
  wire tx_done_d2;
  wire tx_idle;
  wire tx_intr_en0;
  wire tx_intr_en_reg_0;
  wire [15:0]tx_packet_length;
  wire [13:0]\tx_packet_length_reg[15]_0 ;
  wire [14:0]\tx_packet_length_reg[15]_1 ;
  wire [31:0]tx_ping_data_out;
  wire [3:0]tx_ping_rd_data;
  wire tx_pong_ping_l;
  wire [0:0]web;
  wire wr_rd_n_a_i;

  system_axi_ethernetlite_0_0_axi_ethernetlite_v3_0_9_emac EMAC_I
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_1 ),
        .\AXI4_LITE_IF_GEN.write_in_prog_reg (\AXI4_LITE_IF_GEN.write_in_prog_reg_0 ),
        .CLK(CLK),
        .D({EMAC_I_n_34,EMAC_I_n_35,EMAC_I_n_36,EMAC_I_n_37,EMAC_I_n_38,EMAC_I_n_39}),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .D_5(D_5),
        .E(EMAC_I_n_40),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (prmry_in),
        .Q(rx_DPM_wr_data),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (EMAC_I_n_43),
        .\RX_PONG_REG_GEN.pong_rx_status_reg_0 (pong_rx_status),
        .\TX_PONG_REG_GEN.pong_mac_program_reg (\status_reg_reg[0]_0 ),
        .addra(tx_DPM_adr),
        .douta(tx_ping_rd_data),
        .ena(EMAC_I_n_44),
        .\gen_wr_b.gen_word_wide.mem_reg (rx_DPM_adr),
        .\gen_wr_b.gen_word_wide.mem_reg_0 (EMAC_I_n_45),
        .\gen_wr_b.gen_word_wide.mem_reg_1 (EMAC_I_n_46),
        .\gen_wr_b.gen_word_wide.mem_reg_2 (EMAC_I_n_47),
        .\gen_wr_b.gen_word_wide.mem_reg_3 (p_4_out),
        .\gen_wr_b.gen_word_wide.mem_reg_4 (tx_DPM_rd_data),
        .loopback_en_reg(EMAC_I_n_41),
        .loopback_en_reg_0(loopback_en_reg_n_0),
        .p_15_in(p_15_in),
        .p_17_in(p_17_in),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in[1]),
        .phy_crs(phy_crs),
        .phy_tx_clk(phy_tx_clk),
        .ping_rx_status_reg(EMAC_I_n_42),
        .ping_rx_status_reg_0(p_9_in[0]),
        .prmry_in(SR),
        .prmry_vect_in(prmry_vect_in),
        .rx_done(rx_done),
        .rx_done_d1(rx_done_d1),
        .rx_intr_en0(rx_intr_en0),
        .rx_pong_ping_l(rx_pong_ping_l),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata({s_axi_wdata[4],s_axi_wdata[0]}),
        .txDone(\TX/INST_TX_STATE_MACHINE/txDone ),
        .tx_done_d2(tx_done_d2),
        .tx_idle(tx_idle),
        .tx_intr_en0(tx_intr_en0),
        .tx_intr_en_reg(IP2INTC_IRPT_REG_I_0),
        .\tx_packet_length_reg[15] (tx_packet_length),
        .tx_pong_ping_l(tx_pong_ping_l),
        .wea(wr_rd_n_a_i));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    IP2INTC_IRPT_REG_I
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D_5),
        .Q(ip2intc_irpt),
        .R(SR));
  system_axi_ethernetlite_0_0_mdio_if \MDIO_GEN.MDIO_IF_I 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [0]),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_3 ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 ),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg (\AXI4_LITE_IF_GEN.read_in_prog_reg_3 ),
        .\AXI4_LITE_IF_GEN.read_in_prog_reg_0 (\AXI4_LITE_IF_GEN.read_in_prog_reg_4 ),
        .D({\MDIO_GEN.MDIO_IF_I_n_7 ,\MDIO_GEN.MDIO_IF_I_n_8 ,\MDIO_GEN.MDIO_IF_I_n_9 ,\MDIO_GEN.MDIO_IF_I_n_10 ,\MDIO_GEN.MDIO_IF_I_n_11 ,\MDIO_GEN.MDIO_IF_I_n_12 ,\MDIO_GEN.MDIO_IF_I_n_13 ,\MDIO_GEN.MDIO_IF_I_n_14 ,\MDIO_GEN.MDIO_IF_I_n_15 ,\MDIO_GEN.MDIO_IF_I_n_16 ,\MDIO_GEN.MDIO_IF_I_n_17 }),
        .\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 (\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15] ),
        .\MDIO_GEN.mdio_clk_i_reg (phy_mdc),
        .\MDIO_GEN.mdio_req_i_reg (\MDIO_GEN.MDIO_IF_I_n_18 ),
        .\MDIO_GEN.mdio_req_i_reg_0 (\MDIO_GEN.mdio_req_i_reg_n_0 ),
        .\MDIO_GEN.mdio_wr_data_reg_reg[1] (\MDIO_GEN.mdio_data_out[1]_i_2_n_0 ),
        .\MDIO_GEN.mdio_wr_data_reg_reg[7] (\MDIO_GEN.mdio_data_out[7]_i_2_n_0 ),
        .Q({\MDIO_GEN.mdio_data_out_reg[15]_0 ,mdio_wr_data_reg}),
        .mdio_en_i(mdio_en_i),
        .p_19_out(p_19_out),
        .p_6_in(p_6_in),
        .phy_mdio_i(phy_mdio_i),
        .phy_mdio_o(phy_mdio_o),
        .phy_mdio_t(phy_mdio_t),
        .prmry_in(SR),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \MDIO_GEN.clk_cnt[0]_i_1 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .O(\MDIO_GEN.clk_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF00FF00FF00FF00E)) 
    \MDIO_GEN.clk_cnt[1]_i_1 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .I1(\MDIO_GEN.clk_cnt_reg_n_0_[3] ),
        .I2(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .I3(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .I4(\MDIO_GEN.clk_cnt_reg_n_0_[4] ),
        .I5(\MDIO_GEN.clk_cnt_reg_n_0_[5] ),
        .O(\MDIO_GEN.clk_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \MDIO_GEN.clk_cnt[2]_i_1 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .I1(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .I2(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .O(\MDIO_GEN.clk_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC9CCC9CCC9CCC8)) 
    \MDIO_GEN.clk_cnt[3]_i_1 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .I1(\MDIO_GEN.clk_cnt_reg_n_0_[3] ),
        .I2(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .I3(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .I4(\MDIO_GEN.clk_cnt_reg_n_0_[4] ),
        .I5(\MDIO_GEN.clk_cnt_reg_n_0_[5] ),
        .O(\MDIO_GEN.clk_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \MDIO_GEN.clk_cnt[4]_i_1 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[4] ),
        .I1(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .I2(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .I3(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .I4(\MDIO_GEN.clk_cnt_reg_n_0_[3] ),
        .O(\MDIO_GEN.clk_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \MDIO_GEN.clk_cnt[5]_i_1 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .I1(\MDIO_GEN.clk_cnt_reg_n_0_[3] ),
        .I2(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .I3(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .I4(\MDIO_GEN.clk_cnt_reg_n_0_[4] ),
        .I5(\MDIO_GEN.clk_cnt_reg_n_0_[5] ),
        .O(\MDIO_GEN.clk_cnt[5]_i_1_n_0 ));
  FDSE \MDIO_GEN.clk_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.clk_cnt[0]_i_1_n_0 ),
        .Q(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .S(SR));
  FDRE \MDIO_GEN.clk_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.clk_cnt[1]_i_1_n_0 ),
        .Q(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .R(SR));
  FDSE \MDIO_GEN.clk_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.clk_cnt[2]_i_1_n_0 ),
        .Q(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .S(SR));
  FDRE \MDIO_GEN.clk_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.clk_cnt[3]_i_1_n_0 ),
        .Q(\MDIO_GEN.clk_cnt_reg_n_0_[3] ),
        .R(SR));
  FDSE \MDIO_GEN.clk_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.clk_cnt[4]_i_1_n_0 ),
        .Q(\MDIO_GEN.clk_cnt_reg_n_0_[4] ),
        .S(SR));
  FDRE \MDIO_GEN.clk_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.clk_cnt[5]_i_1_n_0 ),
        .Q(\MDIO_GEN.clk_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \MDIO_GEN.mdio_clk_i_i_1 
       (.I0(\MDIO_GEN.mdio_clk_i_i_2_n_0 ),
        .I1(phy_mdc),
        .O(\MDIO_GEN.mdio_clk_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \MDIO_GEN.mdio_clk_i_i_2 
       (.I0(\MDIO_GEN.clk_cnt_reg_n_0_[5] ),
        .I1(\MDIO_GEN.clk_cnt_reg_n_0_[4] ),
        .I2(\MDIO_GEN.clk_cnt_reg_n_0_[1] ),
        .I3(\MDIO_GEN.clk_cnt_reg_n_0_[0] ),
        .I4(\MDIO_GEN.clk_cnt_reg_n_0_[3] ),
        .I5(\MDIO_GEN.clk_cnt_reg_n_0_[2] ),
        .O(\MDIO_GEN.mdio_clk_i_i_2_n_0 ));
  FDRE \MDIO_GEN.mdio_clk_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.mdio_clk_i_i_1_n_0 ),
        .Q(phy_mdc),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[1]_i_2 
       (.I0(mdio_wr_data_reg[1]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 ),
        .O(\MDIO_GEN.mdio_data_out[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MDIO_GEN.mdio_data_out[7]_i_2 
       (.I0(mdio_wr_data_reg[7]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_4 ),
        .O(\MDIO_GEN.mdio_data_out[7]_i_2_n_0 ));
  FDRE \MDIO_GEN.mdio_data_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_17 ),
        .Q(\MDIO_GEN.mdio_data_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_7 ),
        .Q(p_62_in270_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.mdio_wr_data_reg_reg[11]_0 ),
        .Q(p_68_in288_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg_6 ));
  FDRE \MDIO_GEN.mdio_data_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.mdio_wr_data_reg_reg[12]_0 ),
        .Q(p_74_in307_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg_6 ));
  FDRE \MDIO_GEN.mdio_data_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.mdio_wr_data_reg_reg[13]_0 ),
        .Q(p_80_in328_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg_6 ));
  FDRE \MDIO_GEN.mdio_data_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.mdio_wr_data_reg_reg[14]_0 ),
        .Q(p_86_in349_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg_6 ));
  FDRE \MDIO_GEN.mdio_data_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_CAPTURE_DATA[15].MDIO_RD_DATA_reg[15]_0 ),
        .Q(p_92_in368_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg_6 ));
  FDRE \MDIO_GEN.mdio_data_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_16 ),
        .Q(p_8_in107_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_15 ),
        .Q(p_14_in125_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_14 ),
        .Q(p_20_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_13 ),
        .Q(p_26_in161_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_12 ),
        .Q(p_32_in180_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_11 ),
        .Q(p_38_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_10 ),
        .Q(p_44_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_9 ),
        .Q(p_50_in236_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_data_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.read_in_prog_reg_5 ),
        .D(\MDIO_GEN.MDIO_IF_I_n_8 ),
        .Q(p_56_in),
        .R(1'b0));
  FDRE \MDIO_GEN.mdio_en_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.mdio_en_i_reg_0 ),
        .Q(mdio_en_i),
        .R(SR));
  FDRE \MDIO_GEN.mdio_op_i_reg 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(p_6_in[10]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_phy_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(p_6_in[5]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_phy_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(p_6_in[6]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_phy_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(p_6_in[7]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_phy_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(p_6_in[8]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_phy_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(p_6_in[9]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_reg_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(p_6_in[0]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_reg_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(p_6_in[1]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_reg_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(p_6_in[2]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_reg_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(p_6_in[3]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_reg_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(p_6_in[4]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_req_i_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MDIO_GEN.MDIO_IF_I_n_18 ),
        .Q(\MDIO_GEN.mdio_req_i_reg_n_0 ),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[0]),
        .Q(mdio_wr_data_reg[0]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[10]),
        .Q(mdio_wr_data_reg[10]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[11]),
        .Q(\MDIO_GEN.mdio_data_out_reg[15]_0 [0]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[12]),
        .Q(\MDIO_GEN.mdio_data_out_reg[15]_0 [1]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[13]),
        .Q(\MDIO_GEN.mdio_data_out_reg[15]_0 [2]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[14]),
        .Q(\MDIO_GEN.mdio_data_out_reg[15]_0 [3]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[15]),
        .Q(\MDIO_GEN.mdio_data_out_reg[15]_0 [4]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[1]),
        .Q(mdio_wr_data_reg[1]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[2]),
        .Q(mdio_wr_data_reg[2]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[3]),
        .Q(mdio_wr_data_reg[3]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[4]),
        .Q(mdio_wr_data_reg[4]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[5]),
        .Q(mdio_wr_data_reg[5]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[6]),
        .Q(mdio_wr_data_reg[6]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[7]),
        .Q(mdio_wr_data_reg[7]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[8]),
        .Q(mdio_wr_data_reg[8]),
        .R(SR));
  FDRE \MDIO_GEN.mdio_wr_data_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[3] ),
        .D(s_axi_wdata[9]),
        .Q(mdio_wr_data_reg[9]),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    RX_DONE_D1_I
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rx_done),
        .Q(rx_done_d1),
        .R(SR));
  system_axi_ethernetlite_0_0_emac_dpram RX_PING
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .D({D[31],D[13],D[11],D[8],D[2]}),
        .\MDIO_GEN.mdio_data_out_reg[8] ({p_50_in236_in,p_14_in125_in}),
        .Q(rx_DPM_wr_data),
        .doutb({rx_ping_data_out[30:14],rx_ping_data_out[12],rx_ping_data_out[10:9],rx_ping_data_out[7:3],rx_ping_data_out[1:0]}),
        .ena(EMAC_I_n_44),
        .\gen_wr_b.gen_word_wide.mem_reg ({p_1_out[31],p_1_out[13],p_1_out[11],p_1_out[8],p_1_out[2]}),
        .\gen_wr_b.gen_word_wide.mem_reg_0 ({tx_ping_data_out[31],tx_ping_data_out[13],tx_ping_data_out[11],tx_ping_data_out[8],tx_ping_data_out[2]}),
        .\gen_wr_b.gen_word_wide.mem_reg_1 ({p_2_out[31],p_2_out[13],p_2_out[11],p_2_out[8],p_2_out[2]}),
        .p_51_in(p_51_in),
        .p_68_in288_in(p_68_in288_in),
        .p_69_in(p_69_in),
        .p_80_in328_in(p_80_in328_in),
        .p_81_in330_in(p_81_in330_in),
        .reg_access_reg(reg_access),
        .\reg_data_out_reg[2] (\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] ),
        .\reg_data_out_reg[31] (\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] ),
        .\rxbuffer_addr_reg[0] (rx_DPM_adr),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .wea(wr_rd_n_a_i),
        .web(web));
  system_axi_ethernetlite_0_0_emac_dpram_1 \RX_PONG_GEN.RX_PONG_I 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [8:0]),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]_0 ),
        .Q(rx_DPM_wr_data),
        .doutb(p_2_out),
        .\rxbuffer_addr_reg[0] (rx_DPM_adr),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .state0a(EMAC_I_n_45),
        .wea(wr_rd_n_a_i),
        .web(web));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_PONG_GEN.rx_pong_ping_l_i_1 
       (.I0(rx_done_d1),
        .I1(rx_pong_ping_l),
        .O(\RX_PONG_GEN.rx_pong_ping_l_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \RX_PONG_GEN.rx_pong_ping_l_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\RX_PONG_GEN.rx_pong_ping_l_i_1_n_0 ),
        .Q(rx_pong_ping_l),
        .R(SR));
  FDRE \RX_PONG_REG_GEN.pong_rx_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EMAC_I_n_43),
        .Q(pong_rx_status),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    TX_DONE_D1_I
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TX/INST_TX_STATE_MACHINE/txDone ),
        .Q(Q_4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    TX_DONE_D2_I
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q_4),
        .Q(tx_done_d2),
        .R(SR));
  system_axi_ethernetlite_0_0_emac_dpram_2 TX_PING
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [8:0]),
        .\TX_PONG_GEN.tx_pong_ping_l_reg (EMAC_I_n_46),
        .addra(tx_DPM_adr),
        .douta(tx_ping_rd_data),
        .doutb(tx_ping_data_out),
        .enb(enb),
        .\gen_wr_b.gen_word_wide.mem_reg (p_4_out[1]),
        .\rdDestAddrNib_D_t_q_reg[1] (tx_DPM_rd_data[1]),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .tx_idle(tx_idle),
        .tx_pong_ping_l(tx_pong_ping_l),
        .web(web));
  system_axi_ethernetlite_0_0_emac_dpram_3 \TX_PONG_GEN.TX_PONG_I 
       (.\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ),
        .\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] (\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .D({D[30:14],D[12],D[10:9],D[7:3],D[1:0]}),
        .Q({p_62_in270_in,p_56_in,p_44_in,p_38_in,p_32_in180_in,p_26_in161_in,p_20_in,p_8_in107_in,\MDIO_GEN.mdio_data_out_reg_n_0_[0] }),
        .\TX_PONG_GEN.tx_pong_ping_l_reg (EMAC_I_n_47),
        .addra(tx_DPM_adr),
        .douta(p_4_out),
        .doutb({p_1_out[31],p_1_out[13],p_1_out[11],p_1_out[8],p_1_out[2]}),
        .\gen_wr_b.gen_word_wide.mem_reg ({tx_ping_rd_data[3:2],tx_ping_rd_data[0]}),
        .\gen_wr_b.gen_word_wide.mem_reg_0 ({rx_ping_data_out[30:14],rx_ping_data_out[12],rx_ping_data_out[10:9],rx_ping_data_out[7:3],rx_ping_data_out[1:0]}),
        .\gen_wr_b.gen_word_wide.mem_reg_1 ({p_2_out[30:14],p_2_out[12],p_2_out[10:9],p_2_out[7:3],p_2_out[1:0]}),
        .\gen_wr_b.gen_word_wide.mem_reg_2 ({tx_ping_data_out[30:14],tx_ping_data_out[12],tx_ping_data_out[10:9],tx_ping_data_out[7:3],tx_ping_data_out[1:0]}),
        .p_21_in144_in(p_21_in144_in),
        .p_27_in163_in(p_27_in163_in),
        .p_33_in182_in(p_33_in182_in),
        .p_39_in(p_39_in),
        .p_45_in(p_45_in),
        .p_57_in(p_57_in),
        .p_63_in(p_63_in),
        .p_74_in307_in(p_74_in307_in),
        .p_75_in309_in(p_75_in309_in),
        .p_86_in349_in(p_86_in349_in),
        .p_87_in351_in(p_87_in351_in),
        .p_92_in368_in(p_92_in368_in),
        .p_93_in(p_93_in),
        .\rdDestAddrNib_D_t_q_reg[1] ({tx_DPM_rd_data[3:2],tx_DPM_rd_data[0]}),
        .reg_access_reg(reg_access),
        .\reg_data_out_reg[0] (\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] ),
        .\reg_data_out_reg[1] (\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata),
        .tx_idle(tx_idle),
        .tx_pong_ping_l(tx_pong_ping_l),
        .web(web));
  LUT4 #(
    .INIT(16'h45AE)) 
    \TX_PONG_GEN.tx_pong_ping_l_i_1 
       (.I0(Q_4),
        .I1(p_15_in),
        .I2(p_17_in),
        .I3(tx_pong_ping_l),
        .O(\TX_PONG_GEN.tx_pong_ping_l_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_PONG_GEN.tx_pong_ping_l_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TX_PONG_GEN.tx_pong_ping_l_i_1_n_0 ),
        .Q(tx_pong_ping_l),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    \TX_PONG_REG_GEN.pong_mac_program_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(p_44_out),
        .I2(Q_4),
        .I3(tx_pong_ping_l),
        .I4(\status_reg_reg[0]_0 ),
        .O(\TX_PONG_REG_GEN.pong_mac_program_i_1_n_0 ));
  FDRE \TX_PONG_REG_GEN.pong_mac_program_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TX_PONG_REG_GEN.pong_mac_program_i_1_n_0 ),
        .Q(\status_reg_reg[0]_0 ),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[0] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[0]),
        .Q(\tx_packet_length_reg[15]_1 [0]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[10] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[10]),
        .Q(\tx_packet_length_reg[15]_1 [9]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[11] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[11]),
        .Q(\tx_packet_length_reg[15]_1 [10]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[12] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[12]),
        .Q(\tx_packet_length_reg[15]_1 [11]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[13] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[13]),
        .Q(\tx_packet_length_reg[15]_1 [12]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[14] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[14]),
        .Q(\tx_packet_length_reg[15]_1 [13]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[15] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[15]),
        .Q(\tx_packet_length_reg[15]_1 [14]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[1] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[1]),
        .Q(\tx_packet_length_reg[15]_1 [1]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[2] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[2]),
        .Q(\tx_packet_length_reg[15]_1 [2]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[3] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[3]),
        .Q(\tx_packet_length_reg[15]_1 [3]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[4] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[4]),
        .Q(pong_pkt_lenth),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[5] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[5]),
        .Q(\tx_packet_length_reg[15]_1 [4]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[6] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[6]),
        .Q(\tx_packet_length_reg[15]_1 [5]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[7] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[7]),
        .Q(\tx_packet_length_reg[15]_1 [6]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[8] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[8]),
        .Q(\tx_packet_length_reg[15]_1 [7]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_pkt_lenth_reg[9] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_6 ),
        .D(s_axi_wdata[9]),
        .Q(\tx_packet_length_reg[15]_1 [8]),
        .R(SR));
  FDRE \TX_PONG_REG_GEN.pong_soft_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TX_PONG_REG_GEN.pong_soft_status_reg_0 ),
        .Q(pong_soft_status),
        .R(SR));
  LUT5 #(
    .INIT(32'h8BBB8888)) 
    \TX_PONG_REG_GEN.pong_tx_status_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(p_44_out),
        .I2(Q_4),
        .I3(tx_pong_ping_l),
        .I4(p_15_in),
        .O(\TX_PONG_REG_GEN.pong_tx_status_i_1_n_0 ));
  FDRE \TX_PONG_REG_GEN.pong_tx_status_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\TX_PONG_REG_GEN.pong_tx_status_i_1_n_0 ),
        .Q(p_15_in),
        .R(SR));
  FDRE gie_enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.write_in_prog_reg ),
        .Q(p_5_in),
        .R(SR));
  FDRE loopback_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EMAC_I_n_41),
        .Q(loopback_en_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hB8BB8888)) 
    ping_mac_program_i_1
       (.I0(s_axi_wdata[1]),
        .I1(tx_intr_en0),
        .I2(tx_pong_ping_l),
        .I3(Q_4),
        .I4(IP2INTC_IRPT_REG_I_0[0]),
        .O(ping_mac_program_i_1_n_0));
  FDRE ping_mac_program_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ping_mac_program_i_1_n_0),
        .Q(IP2INTC_IRPT_REG_I_0[0]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[0] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[0]),
        .Q(ping_pkt_lenth[0]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[10] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[10]),
        .Q(\tx_packet_length_reg[15]_0 [8]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[11] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[11]),
        .Q(\tx_packet_length_reg[15]_0 [9]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[12] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[12]),
        .Q(\tx_packet_length_reg[15]_0 [10]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[13] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[13]),
        .Q(\tx_packet_length_reg[15]_0 [11]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[14] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[14]),
        .Q(\tx_packet_length_reg[15]_0 [12]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[15] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[15]),
        .Q(\tx_packet_length_reg[15]_0 [13]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[1] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[1]),
        .Q(\tx_packet_length_reg[15]_0 [0]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[2] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[2]),
        .Q(\tx_packet_length_reg[15]_0 [1]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[3] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[3]),
        .Q(\tx_packet_length_reg[15]_0 [2]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[4] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[4]),
        .Q(ping_pkt_lenth[4]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[5] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[5]),
        .Q(\tx_packet_length_reg[15]_0 [3]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[6] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[6]),
        .Q(\tx_packet_length_reg[15]_0 [4]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[7] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[7]),
        .Q(\tx_packet_length_reg[15]_0 [5]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[8] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[8]),
        .Q(\tx_packet_length_reg[15]_0 [6]),
        .R(SR));
  FDRE \ping_pkt_lenth_reg[9] 
       (.C(s_axi_aclk),
        .CE(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_5 ),
        .D(s_axi_wdata[9]),
        .Q(\tx_packet_length_reg[15]_0 [7]),
        .R(SR));
  FDRE ping_rx_status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(EMAC_I_n_42),
        .Q(p_9_in[0]),
        .R(SR));
  FDRE ping_soft_status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ping_soft_status_reg_0),
        .Q(ping_soft_status),
        .R(SR));
  LUT5 #(
    .INIT(32'hB8BB8888)) 
    ping_tx_status_i_1
       (.I0(s_axi_wdata[0]),
        .I1(tx_intr_en0),
        .I2(tx_pong_ping_l),
        .I3(Q_4),
        .I4(p_17_in),
        .O(ping_tx_status_i_1_n_0));
  FDRE ping_tx_status_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(ping_tx_status_i_1_n_0),
        .Q(p_17_in),
        .R(SR));
  FDRE reg_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_IF_GEN.read_in_prog_reg_0 ),
        .Q(reg_access),
        .R(SR));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \reg_data_out[0]_i_5 
       (.I0(p_17_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2 ),
        .I2(p_15_in),
        .I3(\AXI4_LITE_IF_GEN.read_in_prog_reg_2 ),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .I5(ping_pkt_lenth[0]),
        .O(\reg_data_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2EEE2)) 
    \reg_data_out[4]_i_1 
       (.I0(p_27_in163_in),
        .I1(reg_data_out0),
        .I2(\reg_data_out[4]_i_2_n_0 ),
        .I3(data7),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2] ),
        .I5(\AXI4_LITE_IF_GEN.read_in_prog_reg_1 ),
        .O(\reg_data_out[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \reg_data_out[4]_i_2 
       (.I0(ping_pkt_lenth[4]),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_0 ),
        .I2(pong_pkt_lenth),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_1 ),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[2]_2 ),
        .I5(loopback_en_reg_n_0),
        .O(\reg_data_out[4]_i_2_n_0 ));
  FDRE \reg_data_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out_reg[0]_1 ),
        .Q(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[0] ),
        .R(1'b0));
  FDRE \reg_data_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[10]_0 ),
        .Q(p_63_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[11]_0 ),
        .Q(p_69_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[12]_0 ),
        .Q(p_75_in309_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[13] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[13]_0 ),
        .Q(p_81_in330_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[14] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[14]_0 ),
        .Q(p_87_in351_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[15] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[15]_0 ),
        .Q(p_93_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out_reg[1]_0 ),
        .Q(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[1] ),
        .R(1'b0));
  FDRE \reg_data_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out_reg[2]_0 ),
        .Q(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[2] ),
        .R(1'b0));
  FDRE \reg_data_out_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out_reg[31]_0 ),
        .Q(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled_reg[31] ),
        .R(1'b0));
  FDRE \reg_data_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out_reg[3]_0 ),
        .Q(p_21_in144_in),
        .R(1'b0));
  FDRE \reg_data_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out[4]_i_1_n_0 ),
        .Q(p_27_in163_in),
        .R(1'b0));
  FDRE \reg_data_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reg_data_out_reg[5]_0 ),
        .Q(p_33_in182_in),
        .R(1'b0));
  FDRE \reg_data_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[6]_0 ),
        .Q(p_39_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[7]_0 ),
        .Q(p_45_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[8]_0 ),
        .Q(p_51_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE \reg_data_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(reg_data_out0),
        .D(\TX_PONG_REG_GEN.pong_pkt_lenth_reg[9]_0 ),
        .Q(p_57_in),
        .R(\AXI4_LITE_IF_GEN.read_in_prog_reg ));
  FDRE rx_intr_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rx_intr_en_reg_0),
        .Q(p_9_in[1]),
        .R(SR));
  FDRE \status_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(EMAC_I_n_40),
        .D(EMAC_I_n_39),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(EMAC_I_n_40),
        .D(EMAC_I_n_38),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(EMAC_I_n_40),
        .D(EMAC_I_n_37),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(EMAC_I_n_40),
        .D(EMAC_I_n_36),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \status_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(EMAC_I_n_40),
        .D(EMAC_I_n_35),
        .Q(data7),
        .R(1'b0));
  FDRE \status_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(EMAC_I_n_40),
        .D(EMAC_I_n_34),
        .Q(Q[4]),
        .R(1'b0));
  FDRE tx_intr_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tx_intr_en_reg_0),
        .Q(IP2INTC_IRPT_REG_I_0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[0]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [0]),
        .I1(tx_pong_ping_l),
        .I2(ping_pkt_lenth[0]),
        .O(p_0_in_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[10]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [9]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [8]),
        .O(p_0_in_6[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[11]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [10]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [9]),
        .O(p_0_in_6[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[12]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [11]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [10]),
        .O(p_0_in_6[12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[13]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [12]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [11]),
        .O(p_0_in_6[13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[14]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [13]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [12]),
        .O(p_0_in_6[14]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[15]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [14]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [13]),
        .O(p_0_in_6[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[1]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [1]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [0]),
        .O(p_0_in_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[2]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [2]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [1]),
        .O(p_0_in_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[3]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [3]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [2]),
        .O(p_0_in_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[4]_i_1 
       (.I0(pong_pkt_lenth),
        .I1(tx_pong_ping_l),
        .I2(ping_pkt_lenth[4]),
        .O(p_0_in_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[5]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [4]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [3]),
        .O(p_0_in_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[6]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [5]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [4]),
        .O(p_0_in_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[7]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [6]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [5]),
        .O(p_0_in_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[8]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [7]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [6]),
        .O(p_0_in_6[8]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tx_packet_length[9]_i_1 
       (.I0(\tx_packet_length_reg[15]_1 [8]),
        .I1(tx_pong_ping_l),
        .I2(\tx_packet_length_reg[15]_0 [7]),
        .O(p_0_in_6[9]));
  FDRE \tx_packet_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[0]),
        .Q(tx_packet_length[0]),
        .R(SR));
  FDRE \tx_packet_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[10]),
        .Q(tx_packet_length[10]),
        .R(SR));
  FDRE \tx_packet_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[11]),
        .Q(tx_packet_length[11]),
        .R(SR));
  FDRE \tx_packet_length_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[12]),
        .Q(tx_packet_length[12]),
        .R(SR));
  FDRE \tx_packet_length_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[13]),
        .Q(tx_packet_length[13]),
        .R(SR));
  FDRE \tx_packet_length_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[14]),
        .Q(tx_packet_length[14]),
        .R(SR));
  FDRE \tx_packet_length_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[15]),
        .Q(tx_packet_length[15]),
        .R(SR));
  FDRE \tx_packet_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[1]),
        .Q(tx_packet_length[1]),
        .R(SR));
  FDRE \tx_packet_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[2]),
        .Q(tx_packet_length[2]),
        .R(SR));
  FDRE \tx_packet_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[3]),
        .Q(tx_packet_length[3]),
        .R(SR));
  FDRE \tx_packet_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[4]),
        .Q(tx_packet_length[4]),
        .R(SR));
  FDRE \tx_packet_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[5]),
        .Q(tx_packet_length[5]),
        .R(SR));
  FDRE \tx_packet_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[6]),
        .Q(tx_packet_length[6]),
        .R(SR));
  FDRE \tx_packet_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[7]),
        .Q(tx_packet_length[7]),
        .R(SR));
  FDRE \tx_packet_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[8]),
        .Q(tx_packet_length[8]),
        .R(SR));
  FDRE \tx_packet_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in_6[9]),
        .Q(tx_packet_length[9]),
        .R(SR));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "4" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "16384" *) 
(* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "4" *) (* P_MIN_WIDTH_DATA_A = "4" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "4" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "8" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "8" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "9" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) 
(* P_WIDTH_COL_WRITE_A = "4" *) (* P_WIDTH_COL_WRITE_B = "4" *) (* READ_DATA_WIDTH_A = "4" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "4" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module system_axi_ethernetlite_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [3:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [3:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [3:0]dina;
  wire [31:0]dinb;
  wire [3:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "3" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_wide.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_word_wide.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI(dinb),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED [31:4],douta}),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "4" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "16384" *) 
(* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "4" *) (* P_MIN_WIDTH_DATA_A = "4" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "4" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "8" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "8" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "9" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) 
(* P_WIDTH_COL_WRITE_A = "4" *) (* P_WIDTH_COL_WRITE_B = "4" *) (* READ_DATA_WIDTH_A = "4" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "4" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module system_axi_ethernetlite_0_0_xpm_memory_base__4
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [3:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [3:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [3:0]dina;
  wire [31:0]dinb;
  wire [3:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "3" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_wide.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_word_wide.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI(dinb),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED [31:4],douta}),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "4" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "16384" *) 
(* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "4" *) (* P_MIN_WIDTH_DATA_A = "4" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "4" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "8" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "8" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "9" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) 
(* P_WIDTH_COL_WRITE_A = "4" *) (* P_WIDTH_COL_WRITE_B = "4" *) (* READ_DATA_WIDTH_A = "4" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "4" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module system_axi_ethernetlite_0_0_xpm_memory_base__5
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [3:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [3:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [3:0]dina;
  wire [31:0]dinb;
  wire [3:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "3" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_wide.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_word_wide.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI(dinb),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED [31:4],douta}),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ));
endmodule

(* ADDR_WIDTH_A = "12" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "4" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CLOCKING_MODE = "0" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "16384" *) 
(* MEMORY_TYPE = "2" *) (* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) 
(* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "4096" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "4" *) (* P_MIN_WIDTH_DATA_A = "4" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "4" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "8" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "8" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) (* P_WIDTH_ADDR_READ_A = "12" *) 
(* P_WIDTH_ADDR_READ_B = "9" *) (* P_WIDTH_ADDR_WRITE_A = "12" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) 
(* P_WIDTH_COL_WRITE_A = "4" *) (* P_WIDTH_COL_WRITE_B = "4" *) (* READ_DATA_WIDTH_A = "4" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "4" *) 
(* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "1" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module system_axi_ethernetlite_0_0_xpm_memory_base__6
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [3:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [3:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [11:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire [3:0]dina;
  wire [31:0]dinb;
  wire [3:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ;
  wire \gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ;
  wire rsta;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:4]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "3" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "4095" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "3" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_wide.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_word_wide.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_b.gen_word_wide.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI(dinb),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_gen_wr_b.gen_word_wide.mem_reg_DOADO_UNCONNECTED [31:4],douta}),
        .DOBDO(doutb),
        .DOPADOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_b.gen_word_wide.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_word_wide.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ),
        .INJECTDBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_wr_b.gen_word_wide.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rstb),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_word_wide.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ,\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_2 
       (.I0(rstb),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_3 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_wide.mem_reg_i_4 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_wide.mem_reg_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
module system_axi_ethernetlite_0_0_xpm_memory_tdpram
   (douta,
    doutb,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D,
    s_axi_aclk,
    \TX_PONG_GEN.tx_pong_ping_l_reg ,
    addra,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ,
    s_axi_wdata,
    tx_pong_ping_l,
    tx_idle,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \reg_data_out_reg[0] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ,
    Q,
    reg_access_reg,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    \gen_wr_b.gen_word_wide.mem_reg_2 ,
    \reg_data_out_reg[1] ,
    p_21_in144_in,
    p_27_in163_in,
    p_33_in182_in,
    p_39_in,
    p_45_in,
    p_57_in,
    p_63_in,
    p_75_in309_in,
    p_74_in307_in,
    p_87_in351_in,
    p_86_in349_in,
    p_93_in,
    p_92_in368_in);
  output [3:0]douta;
  output [4:0]doutb;
  output [2:0]\rdDestAddrNib_D_t_q_reg[1] ;
  output [26:0]D;
  input s_axi_aclk;
  input \TX_PONG_GEN.tx_pong_ping_l_reg ;
  input [11:0]addra;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  input [0:0]web;
  input [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ;
  input [31:0]s_axi_wdata;
  input tx_pong_ping_l;
  input tx_idle;
  input [2:0]\gen_wr_b.gen_word_wide.mem_reg ;
  input \reg_data_out_reg[0] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  input [8:0]Q;
  input reg_access_reg;
  input [26:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  input [26:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  input [26:0]\gen_wr_b.gen_word_wide.mem_reg_2 ;
  input \reg_data_out_reg[1] ;
  input p_21_in144_in;
  input p_27_in163_in;
  input p_33_in182_in;
  input p_39_in;
  input p_45_in;
  input p_57_in;
  input p_63_in;
  input p_75_in309_in;
  input p_74_in307_in;
  input p_87_in351_in;
  input p_86_in349_in;
  input p_93_in;
  input p_92_in368_in;

  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[0]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[10]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[12]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[14]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[15]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[16]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[17]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[18]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[19]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[1]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[20]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[21]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[22]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[23]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[24]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[25]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[26]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[27]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[28]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[29]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[30]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[3]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[4]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[5]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[6]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[7]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[9]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  wire [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  wire [26:0]D;
  wire [8:0]Q;
  wire \TX_PONG_GEN.tx_pong_ping_l_reg ;
  wire [11:0]addra;
  wire [3:0]douta;
  wire [4:0]doutb;
  wire [2:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [26:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire [26:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire [26:0]\gen_wr_b.gen_word_wide.mem_reg_2 ;
  wire [30:0]p_1_out;
  wire p_21_in144_in;
  wire p_27_in163_in;
  wire p_33_in182_in;
  wire p_39_in;
  wire p_45_in;
  wire p_57_in;
  wire p_63_in;
  wire p_74_in307_in;
  wire p_75_in309_in;
  wire p_86_in349_in;
  wire p_87_in351_in;
  wire p_92_in368_in;
  wire p_93_in;
  wire [2:0]\rdDestAddrNib_D_t_q_reg[1] ;
  wire reg_access_reg;
  wire \reg_data_out_reg[0] ;
  wire \reg_data_out_reg[1] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire tx_idle;
  wire tx_pong_ping_l;
  wire [0:0]web;
  wire xpm_memory_base_inst_n_38;
  wire xpm_memory_base_inst_n_39;
  wire xpm_memory_base_inst_n_4;
  wire xpm_memory_base_inst_n_5;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[0]_i_1 
       (.I0(\reg_data_out_reg[0] ),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[0]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[0]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[0]_i_2 
       (.I0(p_1_out[0]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [0]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_1 [0]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_2 [0]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[10]_i_1 
       (.I0(p_63_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[8]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[10]_i_2_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[10]_i_2 
       (.I0(p_1_out[10]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [8]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [8]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [8]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[12]_i_1 
       (.I0(p_75_in309_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(p_74_in307_in),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[12]_i_2_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[12]_i_2 
       (.I0(p_1_out[12]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [9]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [9]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [9]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[14]_i_1 
       (.I0(p_87_in351_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(p_86_in349_in),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[14]_i_2_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[14]_i_2 
       (.I0(p_1_out[14]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [10]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_1 [10]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_2 [10]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[15]_i_1 
       (.I0(p_93_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(p_92_in368_in),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[15]_i_2_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[15]_i_2 
       (.I0(p_1_out[15]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [11]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [11]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [11]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[16]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[16]_i_2_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[16]_i_2 
       (.I0(p_1_out[16]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [12]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [12]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [12]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[17]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[17]_i_2_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[17]_i_2 
       (.I0(p_1_out[17]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [13]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [13]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [13]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[18]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[18]_i_2_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[18]_i_2 
       (.I0(p_1_out[18]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [14]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [14]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [14]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[19]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[19]_i_2_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[19]_i_2 
       (.I0(p_1_out[19]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [15]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [15]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [15]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[1]_i_1 
       (.I0(\reg_data_out_reg[1] ),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[1]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[1]_i_2 
       (.I0(p_1_out[1]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [1]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [1]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [1]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[20]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[20]_i_2_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[20]_i_2 
       (.I0(p_1_out[20]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [16]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [16]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [16]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[21]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[21]_i_2_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[21]_i_2 
       (.I0(p_1_out[21]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [17]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [17]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [17]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[21]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[22]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[22]_i_2_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[22]_i_2 
       (.I0(p_1_out[22]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [18]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [18]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [18]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[23]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[23]_i_2_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[23]_i_2 
       (.I0(p_1_out[23]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [19]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [19]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [19]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[24]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[24]_i_2_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[24]_i_2 
       (.I0(p_1_out[24]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [20]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [20]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [20]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[25]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[25]_i_2_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[25]_i_2 
       (.I0(p_1_out[25]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [21]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [21]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [21]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[26]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[26]_i_2_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[26]_i_2 
       (.I0(p_1_out[26]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [22]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [22]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [22]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[27]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[27]_i_2_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[27]_i_2 
       (.I0(p_1_out[27]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [23]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [23]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [23]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[28]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[28]_i_2_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[28]_i_2 
       (.I0(p_1_out[28]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [24]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [24]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [24]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[29]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[29]_i_2_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[29]_i_2 
       (.I0(p_1_out[29]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [25]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [25]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [25]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[30]_i_1 
       (.I0(reg_access_reg),
        .I1(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[30]_i_2_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[30]_i_2 
       (.I0(p_1_out[30]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [26]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [26]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [26]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[3]_i_1 
       (.I0(p_21_in144_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[2]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[3]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[3]_i_2 
       (.I0(p_1_out[3]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [2]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [2]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [2]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[4]_i_1 
       (.I0(p_27_in163_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[3]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[4]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[4]_i_2 
       (.I0(p_1_out[4]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [3]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_1 [3]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_2 [3]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[5]_i_1 
       (.I0(p_33_in182_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[4]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[5]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[5]_i_2 
       (.I0(p_1_out[5]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [4]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [4]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [4]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[6]_i_1 
       (.I0(p_39_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[5]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[6]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[6]_i_2 
       (.I0(p_1_out[6]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [5]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [5]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [5]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[7]_i_1 
       (.I0(p_45_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[6]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[7]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[7]_i_2 
       (.I0(p_1_out[7]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [6]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_2 [6]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [6]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[9]_i_1 
       (.I0(p_57_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(Q[7]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[9]_i_2_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[9]_i_2 
       (.I0(p_1_out[9]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg_0 [7]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_1 [7]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_2 [7]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0B08)) 
    ram16x1_0_i_1
       (.I0(douta[0]),
        .I1(tx_pong_ping_l),
        .I2(tx_idle),
        .I3(\gen_wr_b.gen_word_wide.mem_reg [0]),
        .O(\rdDestAddrNib_D_t_q_reg[1] [0]));
  LUT4 #(
    .INIT(16'h0B08)) 
    ram16x1_2_i_1
       (.I0(douta[2]),
        .I1(tx_pong_ping_l),
        .I2(tx_idle),
        .I3(\gen_wr_b.gen_word_wide.mem_reg [1]),
        .O(\rdDestAddrNib_D_t_q_reg[1] [1]));
  LUT4 #(
    .INIT(16'h0B08)) 
    ram16x1_3_i_1
       (.I0(douta[3]),
        .I1(tx_pong_ping_l),
        .I2(tx_idle),
        .I3(\gen_wr_b.gen_word_wide.mem_reg [2]),
        .O(\rdDestAddrNib_D_t_q_reg[1] [2]));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "4" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "3" *) 
  (* \MEM.ADDRESS_SPACE_END  = "4095" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "4" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "4" *) 
  (* P_MIN_WIDTH_DATA_A = "4" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "4" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "8" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "8" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "4" *) 
  (* P_WIDTH_COL_WRITE_B = "4" *) 
  (* READ_DATA_WIDTH_A = "4" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "4" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  system_axi_ethernetlite_0_0_xpm_memory_base__6 xpm_memory_base_inst
       (.addra(addra),
        .addrb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]_0 [8:0]),
        .clka(s_axi_aclk),
        .clkb(s_axi_aclk),
        .dbiterra(xpm_memory_base_inst_n_5),
        .dbiterrb(xpm_memory_base_inst_n_39),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb(s_axi_wdata),
        .douta(douta),
        .doutb({doutb[4],p_1_out[30:14],doutb[3],p_1_out[12],doutb[2],p_1_out[10:9],doutb[1],p_1_out[7:3],doutb[0],p_1_out[1:0]}),
        .ena(\TX_PONG_GEN.tx_pong_ping_l_reg ),
        .enb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(xpm_memory_base_inst_n_4),
        .sbiterrb(xpm_memory_base_inst_n_38),
        .sleep(1'b0),
        .wea(1'b0),
        .web(web));
endmodule

(* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
module system_axi_ethernetlite_0_0_xpm_memory_tdpram_4
   (douta,
    doutb,
    \rdDestAddrNib_D_t_q_reg[1] ,
    s_axi_aclk,
    \TX_PONG_GEN.tx_pong_ping_l_reg ,
    addra,
    enb,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ,
    s_axi_wdata,
    tx_idle,
    tx_pong_ping_l,
    \gen_wr_b.gen_word_wide.mem_reg );
  output [3:0]douta;
  output [31:0]doutb;
  output [0:0]\rdDestAddrNib_D_t_q_reg[1] ;
  input s_axi_aclk;
  input \TX_PONG_GEN.tx_pong_ping_l_reg ;
  input [11:0]addra;
  input enb;
  input [0:0]web;
  input [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  input [31:0]s_axi_wdata;
  input tx_idle;
  input tx_pong_ping_l;
  input [0:0]\gen_wr_b.gen_word_wide.mem_reg ;

  wire [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  wire \TX_PONG_GEN.tx_pong_ping_l_reg ;
  wire [11:0]addra;
  wire [3:0]douta;
  wire [31:0]doutb;
  wire enb;
  wire [0:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [0:0]\rdDestAddrNib_D_t_q_reg[1] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire tx_idle;
  wire tx_pong_ping_l;
  wire [0:0]web;
  wire xpm_memory_base_inst_n_38;
  wire xpm_memory_base_inst_n_39;
  wire xpm_memory_base_inst_n_4;
  wire xpm_memory_base_inst_n_5;

  LUT4 #(
    .INIT(16'h3202)) 
    ram16x1_1_i_1
       (.I0(douta[1]),
        .I1(tx_idle),
        .I2(tx_pong_ping_l),
        .I3(\gen_wr_b.gen_word_wide.mem_reg ),
        .O(\rdDestAddrNib_D_t_q_reg[1] ));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "4" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "3" *) 
  (* \MEM.ADDRESS_SPACE_END  = "4095" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "4" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "4" *) 
  (* P_MIN_WIDTH_DATA_A = "4" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "4" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "8" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "8" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "4" *) 
  (* P_WIDTH_COL_WRITE_B = "4" *) 
  (* READ_DATA_WIDTH_A = "4" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "4" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  system_axi_ethernetlite_0_0_xpm_memory_base__4 xpm_memory_base_inst
       (.addra(addra),
        .addrb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ),
        .clka(s_axi_aclk),
        .clkb(s_axi_aclk),
        .dbiterra(xpm_memory_base_inst_n_5),
        .dbiterrb(xpm_memory_base_inst_n_39),
        .dina({1'b0,1'b0,1'b0,1'b0}),
        .dinb(s_axi_wdata),
        .douta(douta),
        .doutb(doutb),
        .ena(\TX_PONG_GEN.tx_pong_ping_l_reg ),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(xpm_memory_base_inst_n_4),
        .sbiterrb(xpm_memory_base_inst_n_38),
        .sleep(1'b0),
        .wea(1'b0),
        .web(web));
endmodule

(* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
module system_axi_ethernetlite_0_0_xpm_memory_tdpram_5
   (doutb,
    s_axi_aclk,
    state0a,
    wea,
    \rxbuffer_addr_reg[0] ,
    Q,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ,
    s_axi_wdata);
  output [31:0]doutb;
  input s_axi_aclk;
  input state0a;
  input [0:0]wea;
  input [11:0]\rxbuffer_addr_reg[0] ;
  input [3:0]Q;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input [0:0]web;
  input [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  input [31:0]s_axi_wdata;

  wire [8:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire [3:0]Q;
  wire [31:0]doutb;
  wire [3:0]p_5_out;
  wire [11:0]\rxbuffer_addr_reg[0] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire state0a;
  wire [0:0]wea;
  wire [0:0]web;
  wire xpm_memory_base_inst_n_38;
  wire xpm_memory_base_inst_n_39;
  wire xpm_memory_base_inst_n_4;
  wire xpm_memory_base_inst_n_5;

  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "4" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "3" *) 
  (* \MEM.ADDRESS_SPACE_END  = "4095" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "4" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "4" *) 
  (* P_MIN_WIDTH_DATA_A = "4" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "4" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "8" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "8" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "4" *) 
  (* P_WIDTH_COL_WRITE_B = "4" *) 
  (* READ_DATA_WIDTH_A = "4" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "4" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  system_axi_ethernetlite_0_0_xpm_memory_base xpm_memory_base_inst
       (.addra(\rxbuffer_addr_reg[0] ),
        .addrb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[10] ),
        .clka(s_axi_aclk),
        .clkb(s_axi_aclk),
        .dbiterra(xpm_memory_base_inst_n_5),
        .dbiterrb(xpm_memory_base_inst_n_39),
        .dina(Q),
        .dinb(s_axi_wdata),
        .douta(p_5_out),
        .doutb(doutb),
        .ena(state0a),
        .enb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(xpm_memory_base_inst_n_4),
        .sbiterrb(xpm_memory_base_inst_n_38),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
module system_axi_ethernetlite_0_0_xpm_memory_tdpram_6
   (doutb,
    D,
    s_axi_aclk,
    ena,
    wea,
    \rxbuffer_addr_reg[0] ,
    Q,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ,
    web,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ,
    s_axi_wdata,
    \reg_data_out_reg[2] ,
    \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ,
    \MDIO_GEN.mdio_data_out_reg[8] ,
    reg_access_reg,
    \gen_wr_b.gen_word_wide.mem_reg ,
    \gen_wr_b.gen_word_wide.mem_reg_0 ,
    \gen_wr_b.gen_word_wide.mem_reg_1 ,
    p_51_in,
    p_69_in,
    p_68_in288_in,
    p_81_in330_in,
    p_80_in328_in,
    \reg_data_out_reg[31] );
  output [26:0]doutb;
  output [4:0]D;
  input s_axi_aclk;
  input ena;
  input [0:0]wea;
  input [11:0]\rxbuffer_addr_reg[0] ;
  input [3:0]Q;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  input [0:0]web;
  input [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  input [31:0]s_axi_wdata;
  input \reg_data_out_reg[2] ;
  input \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  input [1:0]\MDIO_GEN.mdio_data_out_reg[8] ;
  input reg_access_reg;
  input [4:0]\gen_wr_b.gen_word_wide.mem_reg ;
  input [4:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  input [4:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  input p_51_in;
  input p_69_in;
  input p_68_in288_in;
  input p_81_in330_in;
  input p_80_in328_in;
  input \reg_data_out_reg[31] ;

  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[11]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[13]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[2]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[31]_i_3_n_0 ;
  wire \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[8]_i_2_n_0 ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ;
  wire [10:0]\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] ;
  wire \AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ;
  wire [4:0]D;
  wire [1:0]\MDIO_GEN.mdio_data_out_reg[8] ;
  wire [3:0]Q;
  wire [26:0]doutb;
  wire ena;
  wire [4:0]\gen_wr_b.gen_word_wide.mem_reg ;
  wire [4:0]\gen_wr_b.gen_word_wide.mem_reg_0 ;
  wire [4:0]\gen_wr_b.gen_word_wide.mem_reg_1 ;
  wire p_51_in;
  wire p_68_in288_in;
  wire p_69_in;
  wire p_80_in328_in;
  wire p_81_in330_in;
  wire reg_access_reg;
  wire \reg_data_out_reg[2] ;
  wire \reg_data_out_reg[31] ;
  wire [31:2]rx_ping_data_out;
  wire [3:0]rx_ping_rd_data;
  wire [11:0]\rxbuffer_addr_reg[0] ;
  wire s_axi_aclk;
  wire [31:0]s_axi_wdata;
  wire [0:0]wea;
  wire [0:0]web;
  wire xpm_memory_base_inst_n_38;
  wire xpm_memory_base_inst_n_39;
  wire xpm_memory_base_inst_n_4;
  wire xpm_memory_base_inst_n_5;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[11]_i_1 
       (.I0(p_69_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(p_68_in288_in),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[11]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[11]_i_2 
       (.I0(rx_ping_data_out[11]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg [2]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_0 [2]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [2]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[13]_i_1 
       (.I0(p_81_in330_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(p_80_in328_in),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[13]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[13]_i_2 
       (.I0(rx_ping_data_out[13]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg [3]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_0 [3]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [3]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[2]_i_1 
       (.I0(\reg_data_out_reg[2] ),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(\MDIO_GEN.mdio_data_out_reg[8] [0]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[2]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[2]_i_2 
       (.I0(rx_ping_data_out[2]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg [0]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_0 [0]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [0]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[31]_i_1 
       (.I0(\reg_data_out_reg[31] ),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(reg_access_reg),
        .I3(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[31]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[31]_i_3 
       (.I0(rx_ping_data_out[31]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg [4]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_0 [4]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [4]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[8]_i_1 
       (.I0(p_51_in),
        .I1(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[4] ),
        .I2(\MDIO_GEN.mdio_data_out_reg[8] [1]),
        .I3(reg_access_reg),
        .I4(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[8]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFCCAAF000CCAAF0)) 
    \AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[8]_i_2 
       (.I0(rx_ping_data_out[8]),
        .I1(\gen_wr_b.gen_word_wide.mem_reg [1]),
        .I2(\gen_wr_b.gen_word_wide.mem_reg_0 [1]),
        .I3(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [10]),
        .I4(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [9]),
        .I5(\gen_wr_b.gen_word_wide.mem_reg_1 [1]),
        .O(\AXI4_LITE_IF_GEN.IP2Bus_Data_sampled[8]_i_2_n_0 ));
  (* ADDR_WIDTH_A = "12" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "4" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "3" *) 
  (* \MEM.ADDRESS_SPACE_END  = "4095" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "4" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "16384" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "4096" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "4" *) 
  (* P_MIN_WIDTH_DATA_A = "4" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "4" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "5" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "8" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "8" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "3" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "3" *) 
  (* P_WIDTH_ADDR_READ_A = "12" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "12" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "4" *) 
  (* P_WIDTH_COL_WRITE_B = "4" *) 
  (* READ_DATA_WIDTH_A = "4" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "4" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "1" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  system_axi_ethernetlite_0_0_xpm_memory_base__5 xpm_memory_base_inst
       (.addra(\rxbuffer_addr_reg[0] ),
        .addrb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12] [8:0]),
        .clka(s_axi_aclk),
        .clkb(s_axi_aclk),
        .dbiterra(xpm_memory_base_inst_n_5),
        .dbiterrb(xpm_memory_base_inst_n_39),
        .dina(Q),
        .dinb(s_axi_wdata),
        .douta(rx_ping_rd_data),
        .doutb({rx_ping_data_out[31],doutb[26:10],rx_ping_data_out[13],doutb[9],rx_ping_data_out[11],doutb[8:7],rx_ping_data_out[8],doutb[6:2],rx_ping_data_out[2],doutb[1:0]}),
        .ena(ena),
        .enb(\AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11] ),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(xpm_memory_base_inst_n_4),
        .sbiterrb(xpm_memory_base_inst_n_38),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module system_axi_ethernetlite_0_0_clk_x_pntrs
   (out,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    ram_empty_fb_i_reg,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[3]_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    Q,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] ,
    fifo_tx_en_reg,
    \gic0.gc0.count_d2_reg[3] ,
    s_axi_aclk,
    AR,
    phy_tx_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[1] );
  output [3:0]out;
  output ram_full_fb_i_reg;
  output [3:0]ram_full_fb_i_reg_0;
  output ram_empty_fb_i_reg;
  input [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[3]_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [3:0]Q;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;
  input [0:0]fifo_tx_en_reg;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input s_axi_aclk;
  input [0:0]AR;
  input phy_tx_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [2:0]D;
  input [0:0]\Q_reg_reg[1] ;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]\Q_reg_reg[1] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [0:0]fifo_tx_en_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3]_0 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [3:0]out;
  wire [3:0]p_22_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire phy_tx_clk;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_empty_i_i_3__0_n_0;
  wire ram_empty_i_i_4__0_n_0;
  wire ram_full_fb_i_reg;
  wire [3:0]ram_full_fb_i_reg_0;
  wire ram_full_i_i_2_n_0;
  wire ram_full_i_i_4_n_0;
  wire s_axi_aclk;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .phy_tx_clk(phy_tx_clk));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .phy_tx_clk(phy_tx_clk));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .out(p_6_out),
        .s_axi_aclk(s_axi_aclk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[1] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[3]),
        .Q(p_22_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(p_22_out[2]),
        .I2(\gc0.count_d1_reg[3] [2]),
        .I3(p_22_out[3]),
        .I4(\gc0.count_d1_reg[3] [3]),
        .I5(ram_empty_i_i_3__0_n_0),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2__0
       (.I0(p_22_out[1]),
        .I1(\gc0.count_d1_reg[3] [1]),
        .I2(p_22_out[0]),
        .I3(\gc0.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_i_i_3__0
       (.I0(ram_empty_i_i_4__0_n_0),
        .I1(p_22_out[2]),
        .I2(\gc0.count_reg[3] [2]),
        .I3(p_22_out[3]),
        .I4(\gc0.count_reg[3] [3]),
        .I5(fifo_tx_en_reg),
        .O(ram_empty_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4__0
       (.I0(p_22_out[1]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(p_22_out[0]),
        .I3(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    ram_full_i_i_1
       (.I0(E),
        .I1(ram_full_i_i_2_n_0),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3]_0 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_2
       (.I0(Q[2]),
        .I1(ram_full_fb_i_reg_0[2]),
        .I2(Q[3]),
        .I3(ram_full_fb_i_reg_0[3]),
        .I4(ram_full_i_i_4_n_0),
        .O(ram_full_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4
       (.I0(ram_full_fb_i_reg_0[1]),
        .I1(Q[1]),
        .I2(ram_full_fb_i_reg_0[0]),
        .I3(Q[0]),
        .O(ram_full_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module system_axi_ethernetlite_0_0_clk_x_pntrs_18
   (out,
    ram_empty_fb_i_reg,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    D,
    Q,
    E,
    \gc0.count_reg[3] ,
    ram_full_i_reg,
    \gic0.gc0.count_d1_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc0.count_reg[2] ,
    \gic0.gc0.count_d2_reg[3] ,
    CLK,
    AR,
    s_axi_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \gc0.count_d1_reg[3] );
  output [3:0]out;
  output ram_empty_fb_i_reg;
  output ram_full_fb_i_reg;
  output [0:0]ram_full_fb_i_reg_0;
  input [0:0]D;
  input [3:0]Q;
  input [0:0]E;
  input [3:0]\gc0.count_reg[3] ;
  input ram_full_i_reg;
  input [3:0]\gic0.gc0.count_d1_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [2:0]\gic0.gc0.count_reg[2] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input CLK;
  input [0:0]AR;
  input s_axi_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [2:0]\gc0.count_d1_reg[3] ;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [2:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gic0.gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [2:0]\gic0.gc0.count_reg[2] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire [2:1]gray2bin;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [3:0]out;
  wire [3:0]p_22_out;
  wire [2:0]p_23_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;
  wire ram_full_i_i_2__0_n_0;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_reg;
  wire [3:0]rd_pntr_gc;
  wire s_axi_aclk;
  wire [3:0]wr_pntr_gc;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(gray2bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized0_32 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized1_33 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .CLK(CLK),
        .D(p_4_out),
        .Q(rd_pntr_gc));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized2_34 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(gray2bin[2]),
        .\Q_reg_reg[3]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_synchronizer_ff__parameterized3_35 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .CLK(CLK),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__2/i__n_0 ),
        .Q(p_23_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(p_23_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(p_23_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg_0));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[3]),
        .Q(p_22_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
  LUT6 #(
    .INIT(64'hBAABAAAAAAAABAAB)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(ram_empty_i_i_3_n_0),
        .I2(p_22_out[2]),
        .I3(Q[2]),
        .I4(p_22_out[1]),
        .I5(Q[1]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_i_i_2
       (.I0(E),
        .I1(ram_empty_i_i_4_n_0),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[3] [1]),
        .I4(p_22_out[0]),
        .I5(\gc0.count_reg[3] [0]),
        .O(ram_empty_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_3
       (.I0(p_22_out[3]),
        .I1(Q[3]),
        .I2(p_22_out[0]),
        .I3(Q[0]),
        .O(ram_empty_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[3] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_reg[3] [3]),
        .O(ram_empty_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000F88F00008888)) 
    ram_full_i_i_1__0
       (.I0(ram_full_i_i_2__0_n_0),
        .I1(ram_full_i_reg),
        .I2(\gic0.gc0.count_d1_reg[3] [3]),
        .I3(ram_full_fb_i_reg_0),
        .I4(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I5(ram_full_i_i_4__0_n_0),
        .O(ram_full_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2__0
       (.I0(p_23_out[2]),
        .I1(\gic0.gc0.count_reg[2] [2]),
        .I2(p_23_out[1]),
        .I3(\gic0.gc0.count_reg[2] [1]),
        .I4(\gic0.gc0.count_reg[2] [0]),
        .I5(p_23_out[0]),
        .O(ram_full_i_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_4__0
       (.I0(p_23_out[2]),
        .I1(\gic0.gc0.count_d1_reg[3] [2]),
        .I2(p_23_out[1]),
        .I3(\gic0.gc0.count_d1_reg[3] [1]),
        .I4(\gic0.gc0.count_d1_reg[3] [0]),
        .I5(p_23_out[0]),
        .O(ram_full_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module system_axi_ethernetlite_0_0_dmem
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    s_axi_aclk,
    E,
    DIA,
    D,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    axi_phy_tx_en_i_p,
    fifo_tx_en_reg,
    phy_tx_clk,
    AR);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input s_axi_aclk;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input axi_phy_tx_en_i_p;
  input [0:0]fifo_tx_en_reg;
  input phy_tx_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire axi_phy_tx_en_i_p;
  wire [0:0]bus_combo;
  wire [0:0]fifo_tx_en_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire phy_tx_clk;
  wire s_axi_aclk;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(axi_phy_tx_en_i_p),
        .I1(bus_combo),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA({1'b0,DIA}),
        .DIB(D[1:0]),
        .DIC(D[3:2]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axi_aclk),
        .WE(E));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(phy_tx_clk),
        .CE(fifo_tx_en_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(bus_combo));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(phy_tx_clk),
        .CE(fifo_tx_en_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(phy_tx_clk),
        .CE(fifo_tx_en_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(phy_tx_clk),
        .CE(fifo_tx_en_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(phy_tx_clk),
        .CE(fifo_tx_en_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module system_axi_ethernetlite_0_0_dmem_27
   (D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    CLK,
    E,
    DIA,
    DIB,
    DIC,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    startReadDestAdrNib,
    \gv.ram_valid_d1_reg ,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    out,
    state0a,
    \rdDestAddrNib_D_t_q_reg[3] ,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    \crc_local_reg[31] ,
    ram_empty_fb_i_reg,
    s_axi_aclk,
    AR);
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  input CLK;
  input [0:0]E;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input startReadDestAdrNib;
  input \gv.ram_valid_d1_reg ;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input out;
  input state0a;
  input \rdDestAddrNib_D_t_q_reg[3] ;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input [9:0]\crc_local_reg[31] ;
  input [0:0]ram_empty_fb_i_reg;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \gv.ram_valid_d1_reg ;
  wire out;
  wire preamble;
  wire [0:0]ram_empty_fb_i_reg;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire rx_start;
  wire s_axi_aclk;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state2a;
  wire state2a_i_2_n_0;
  wire state3a;
  wire state3a_i_2_n_0;
  wire state4a_i_2_n_0;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(E));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    busFifoData_is_5_d1_i_1
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\gv.ram_valid_d1_reg ),
        .I5(busFifoData_is_5_d1),
        .O(busFifoData_is_5_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_local[0]_i_1 
       (.I0(Q[5]),
        .I1(\crc_local_reg[31] [6]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[10]_i_1 
       (.I0(Q[3]),
        .I1(\crc_local_reg[31] [8]),
        .I2(Q[2]),
        .I3(\crc_local_reg[31] [9]),
        .I4(D[0]),
        .I5(\crc_local_reg[31] [4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[11]_i_1 
       (.I0(Q[4]),
        .I1(\crc_local_reg[31] [7]),
        .I2(Q[2]),
        .I3(\crc_local_reg[31] [9]),
        .I4(D[0]),
        .I5(\crc_local_reg[31] [5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \crc_local[13]_i_2 
       (.I0(Q[2]),
        .I1(\crc_local_reg[31] [9]),
        .O(\crc_local_reg[13] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[4]_i_1 
       (.I0(D[0]),
        .I1(Q[2]),
        .I2(\crc_local_reg[31] [9]),
        .I3(Q[3]),
        .I4(\crc_local_reg[31] [8]),
        .I5(\crc_local_reg[31] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[5]_i_1 
       (.I0(Q[4]),
        .I1(\crc_local_reg[31] [7]),
        .I2(Q[2]),
        .I3(\crc_local_reg[31] [9]),
        .I4(D[0]),
        .I5(\crc_local_reg[31] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[7]_i_1 
       (.I0(Q[3]),
        .I1(\crc_local_reg[31] [8]),
        .I2(Q[2]),
        .I3(\crc_local_reg[31] [9]),
        .I4(D[0]),
        .I5(\crc_local_reg[31] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \crc_local[8]_i_1 
       (.I0(Q[4]),
        .I1(\crc_local_reg[31] [7]),
        .I2(Q[2]),
        .I3(\crc_local_reg[31] [9]),
        .I4(D[0]),
        .I5(\crc_local_reg[31] [3]),
        .O(D[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_empty_fb_i_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_empty_fb_i_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_empty_fb_i_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(ram_empty_fb_i_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(ram_empty_fb_i_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(ram_empty_fb_i_reg),
        .CLR(AR),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hF7000000)) 
    preamble_i_1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(rx_start),
        .I4(busFifoData_is_5_d1),
        .O(preamble));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    state0a_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(state2a));
  LUT4 #(
    .INIT(16'hFF40)) 
    state17a_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(startReadDataNib),
        .I3(\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .O(D11_out));
  LUT4 #(
    .INIT(16'h005D)) 
    state22a_i_2
       (.I0(Q[1]),
        .I1(state0a),
        .I2(out),
        .I3(\rdDestAddrNib_D_t_q_reg[3] ),
        .O(\rdDestAddrNib_D_t_q_reg[1] ));
  LUT6 #(
    .INIT(64'h040404FF04040404)) 
    state2a_i_1
       (.I0(Q[0]),
        .I1(sfd1CheckBusFifoEmpty),
        .I2(state2a_i_2_n_0),
        .I3(Q[5]),
        .I4(state3a),
        .I5(state2a),
        .O(D5_out));
  LUT6 #(
    .INIT(64'h0040000000400040)) 
    state2a_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(\gv.ram_valid_d1_reg ),
        .I5(out),
        .O(state2a_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000000D0000)) 
    state3a_i_1
       (.I0(out),
        .I1(\gv.ram_valid_d1_reg ),
        .I2(Q[5]),
        .I3(state3a_i_2_n_0),
        .I4(sfd1CheckBusFifoEmpty),
        .I5(Q[0]),
        .O(D13_out));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    state3a_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .O(state3a_i_2_n_0));
  LUT4 #(
    .INIT(16'hAABA)) 
    state4a_i_1
       (.I0(state4a_i_2_n_0),
        .I1(Q[0]),
        .I2(startReadDestAdrNib),
        .I3(\gv.ram_valid_d1_reg ),
        .O(D6_out));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    state4a_i_2
       (.I0(state2a),
        .I1(Q[5]),
        .I2(busFifoData_is_5_d1),
        .I3(rx_start),
        .O(state4a_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_ethernetlite_0_0_fifo_generator_ramfifo
   (out,
    STATE16A,
    \gic0.gc0.count_reg[0] ,
    D18_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    phy_tx_clk,
    s_axi_aclk,
    Rst0,
    E,
    DIA,
    D,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A,
    fifo_tx_en,
    axi_phy_tx_en_i_p);
  output out;
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output D18_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input phy_tx_clk;
  input s_axi_aclk;
  input Rst0;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;
  input fifo_tx_en;
  input axi_phy_tx_en_i_p;

  wire [3:0]D;
  wire D18_out;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire Rst0;
  wire STATE14A;
  wire STATE16A;
  wire axi_phy_tx_en_i_p;
  wire fifo_tx_en;
  wire \gic0.gc0.count_reg[0] ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_7 ;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_23_out;
  wire [3:0]p_5_out;
  wire phy_tx_clk;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rstblk_n_6;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;
  wire [3:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  system_axi_ethernetlite_0_0_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .E(E),
        .Q(wr_pntr_plus2),
        .\Q_reg_reg[1] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .fifo_tx_en_reg(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[3]_0 (\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_6),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_5_out),
        .phy_tx_clk(phy_tx_clk),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .ram_full_fb_i_reg_0(p_23_out),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  system_axi_ethernetlite_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .D({\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 ,\gntv_or_sync_fifo.gl0.rd_n_8 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .Q(rd_pntr_plus1),
        .fifo_tx_en(fifo_tx_en),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .out(out),
        .phy_tx_clk(phy_tx_clk));
  system_axi_ethernetlite_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .D18_out(D18_out),
        .E(E),
        .Q(wr_pntr_plus2),
        .STATE14A(STATE14A),
        .STATE16A(STATE16A),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (p_12_out),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .out(rst_full_ff_i),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_7 ),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
  system_axi_ethernetlite_0_0_memory \gntv_or_sync_fifo.mem 
       (.AR(rd_rst_i[0]),
        .D(D),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en_reg(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_reset_blk_ramfifo rstblk
       (.Rst0(Rst0),
        .\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .out(wr_rst_i),
        .phy_tx_clk(phy_tx_clk),
        .ram_full_fb_i_reg(rstblk_n_6),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_ethernetlite_0_0_fifo_generator_ramfifo_17
   (out,
    \gpr1.dout_i_reg[0] ,
    state1a,
    D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    state0a,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    state1a_0,
    ram_valid_i,
    s_axi_aclk,
    CLK,
    DIA,
    DIB,
    DIC,
    scndry_out,
    startReadDestAdrNib,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_1 ,
    E,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    \crc_local_reg[31] ,
    rxCrcRst);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output state1a;
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output state0a;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  output state1a_0;
  input ram_valid_i;
  input s_axi_aclk;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input scndry_out;
  input startReadDestAdrNib;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_1 ;
  input [0:0]E;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input [9:0]\crc_local_reg[31] ;
  input rxCrcRst;

  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_12 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_3 ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire [0:0]gray2bin;
  wire out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_13_out;
  wire p_18_out;
  wire [3:3]p_23_out;
  wire [3:0]p_5_out;
  wire ping_rx_status_reg;
  wire preamble;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire \rdDestAddrNib_D_t_q_reg[3]_1 ;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire rstblk_n_6;
  wire rxCrcRst;
  wire rx_start;
  wire s_axi_aclk;
  wire scndry_out;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state1a_0;
  wire state2a;
  wire state3a;
  wire [2:0]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  system_axi_ethernetlite_0_0_clk_x_pntrs_18 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .CLK(CLK),
        .D(gray2bin),
        .E(E),
        .Q(p_0_out),
        .\gc0.count_d1_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 }),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gic0.gc0.count_d1_reg[3] (p_13_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gic0.gc0.count_reg[2] (wr_pntr_plus2),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_6),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_5_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_fb_i_reg_0(p_23_out),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(gray2bin));
  system_axi_ethernetlite_0_0_rd_logic_19 \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .E(E),
        .Q(Q[1:0]),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 ,\gntv_or_sync_fifo.gl0.rd_n_12 }),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (p_0_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .ram_valid_i(ram_valid_i),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .rxCrcRst(rxCrcRst),
        .s_axi_aclk(s_axi_aclk),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state0a_0(state0a_0),
        .state1a(state1a),
        .state1a_0(state1a_0));
  system_axi_ethernetlite_0_0_wr_logic_20 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .CLK(CLK),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .\gic0.gc0.count_d1_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .\gic0.gc0.count_d2_reg[3] (p_13_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (p_12_out),
        .out(rst_full_ff_i),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_3 ));
  system_axi_ethernetlite_0_0_memory_21 \gntv_or_sync_fifo.mem 
       (.AR(rd_rst_i[0]),
        .CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(p_18_out),
        .Q(Q),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gv.ram_valid_d1_reg (state1a),
        .out(out),
        .preamble(preamble),
        .ram_empty_fb_i_reg(E),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_1 ),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a_0),
        .state2a(state2a),
        .state3a(state3a));
  system_axi_ethernetlite_0_0_reset_blk_ramfifo_22 rstblk
       (.CLK(CLK),
        .\gc0.count_reg[1] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .out(wr_rst_i),
        .ram_full_fb_i_reg(rstblk_n_6),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_ethernetlite_0_0_fifo_generator_top
   (out,
    STATE16A,
    \gic0.gc0.count_reg[0] ,
    D18_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    phy_tx_clk,
    s_axi_aclk,
    Rst0,
    E,
    DIA,
    D,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A,
    fifo_tx_en,
    axi_phy_tx_en_i_p);
  output out;
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output D18_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input phy_tx_clk;
  input s_axi_aclk;
  input Rst0;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;
  input fifo_tx_en;
  input axi_phy_tx_en_i_p;

  wire [3:0]D;
  wire D18_out;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire Rst0;
  wire STATE14A;
  wire STATE16A;
  wire axi_phy_tx_en_i_p;
  wire fifo_tx_en;
  wire \gic0.gc0.count_reg[0] ;
  wire out;
  wire phy_tx_clk;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  system_axi_ethernetlite_0_0_fifo_generator_ramfifo \grf.rf 
       (.D(D),
        .D18_out(D18_out),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .Rst0(Rst0),
        .STATE14A(STATE14A),
        .STATE16A(STATE16A),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en(fifo_tx_en),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .out(out),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_ethernetlite_0_0_fifo_generator_top_16
   (out,
    \gpr1.dout_i_reg[0] ,
    state1a,
    D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    state0a,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    state1a_0,
    ram_valid_i,
    s_axi_aclk,
    CLK,
    DIA,
    DIB,
    DIC,
    scndry_out,
    startReadDestAdrNib,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_1 ,
    E,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    \crc_local_reg[31] ,
    rxCrcRst);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output state1a;
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output state0a;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  output state1a_0;
  input ram_valid_i;
  input s_axi_aclk;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input scndry_out;
  input startReadDestAdrNib;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_1 ;
  input [0:0]E;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input [9:0]\crc_local_reg[31] ;
  input rxCrcRst;

  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire ping_rx_status_reg;
  wire preamble;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire \rdDestAddrNib_D_t_q_reg[3]_1 ;
  wire rxCrcRst;
  wire rx_start;
  wire s_axi_aclk;
  wire scndry_out;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state1a_0;
  wire state2a;
  wire state3a;

  system_axi_ethernetlite_0_0_fifo_generator_ramfifo_17 \grf.rf 
       (.CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .preamble(preamble),
        .ram_valid_i(ram_valid_i),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .\rdDestAddrNib_D_t_q_reg[3]_1 (\rdDestAddrNib_D_t_q_reg[3]_1 ),
        .rxCrcRst(rxCrcRst),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state0a_0(state0a_0),
        .state1a(state1a),
        .state1a_0(state1a_0),
        .state2a(state2a),
        .state3a(state3a));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_ethernetlite_0_0_fifo_generator_v13_1_3
   (out,
    STATE16A,
    \gic0.gc0.count_reg[0] ,
    D18_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    phy_tx_clk,
    s_axi_aclk,
    Rst0,
    E,
    DIA,
    D,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A,
    fifo_tx_en,
    axi_phy_tx_en_i_p);
  output out;
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output D18_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input phy_tx_clk;
  input s_axi_aclk;
  input Rst0;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;
  input fifo_tx_en;
  input axi_phy_tx_en_i_p;

  wire [3:0]D;
  wire D18_out;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire Rst0;
  wire STATE14A;
  wire STATE16A;
  wire axi_phy_tx_en_i_p;
  wire fifo_tx_en;
  wire \gic0.gc0.count_reg[0] ;
  wire out;
  wire phy_tx_clk;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  system_axi_ethernetlite_0_0_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.D(D),
        .D18_out(D18_out),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .Rst0(Rst0),
        .STATE14A(STATE14A),
        .STATE16A(STATE16A),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en(fifo_tx_en),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .out(out),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_ethernetlite_0_0_fifo_generator_v13_1_3_14
   (out,
    \gpr1.dout_i_reg[0] ,
    state1a,
    D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    state0a,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    state1a_0,
    ram_valid_i,
    s_axi_aclk,
    CLK,
    DIA,
    DIB,
    DIC,
    scndry_out,
    startReadDestAdrNib,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_1 ,
    E,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    \crc_local_reg[31] ,
    rxCrcRst);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output state1a;
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output state0a;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  output state1a_0;
  input ram_valid_i;
  input s_axi_aclk;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input scndry_out;
  input startReadDestAdrNib;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_1 ;
  input [0:0]E;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input [9:0]\crc_local_reg[31] ;
  input rxCrcRst;

  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire ping_rx_status_reg;
  wire preamble;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire \rdDestAddrNib_D_t_q_reg[3]_1 ;
  wire rxCrcRst;
  wire rx_start;
  wire s_axi_aclk;
  wire scndry_out;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state1a_0;
  wire state2a;
  wire state3a;

  system_axi_ethernetlite_0_0_fifo_generator_v13_1_3_synth_15 inst_fifo_gen
       (.CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .preamble(preamble),
        .ram_valid_i(ram_valid_i),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .\rdDestAddrNib_D_t_q_reg[3]_1 (\rdDestAddrNib_D_t_q_reg[3]_1 ),
        .rxCrcRst(rxCrcRst),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state0a_0(state0a_0),
        .state1a(state1a),
        .state1a_0(state1a_0),
        .state2a(state2a),
        .state3a(state3a));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_ethernetlite_0_0_fifo_generator_v13_1_3_synth
   (out,
    STATE16A,
    \gic0.gc0.count_reg[0] ,
    D18_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    phy_tx_clk,
    s_axi_aclk,
    Rst0,
    E,
    DIA,
    D,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A,
    fifo_tx_en,
    axi_phy_tx_en_i_p);
  output out;
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output D18_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input phy_tx_clk;
  input s_axi_aclk;
  input Rst0;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;
  input fifo_tx_en;
  input axi_phy_tx_en_i_p;

  wire [3:0]D;
  wire D18_out;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire Rst0;
  wire STATE14A;
  wire STATE16A;
  wire axi_phy_tx_en_i_p;
  wire fifo_tx_en;
  wire \gic0.gc0.count_reg[0] ;
  wire out;
  wire phy_tx_clk;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  system_axi_ethernetlite_0_0_fifo_generator_top \gconvfifo.rf 
       (.D(D),
        .D18_out(D18_out),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .Rst0(Rst0),
        .STATE14A(STATE14A),
        .STATE16A(STATE16A),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en(fifo_tx_en),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .out(out),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_ethernetlite_0_0_fifo_generator_v13_1_3_synth_15
   (out,
    \gpr1.dout_i_reg[0] ,
    state1a,
    D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    state0a,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    state1a_0,
    ram_valid_i,
    s_axi_aclk,
    CLK,
    DIA,
    DIB,
    DIC,
    scndry_out,
    startReadDestAdrNib,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_1 ,
    E,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    \crc_local_reg[31] ,
    rxCrcRst);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output state1a;
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output state0a;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  output state1a_0;
  input ram_valid_i;
  input s_axi_aclk;
  input CLK;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input scndry_out;
  input startReadDestAdrNib;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_1 ;
  input [0:0]E;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input [9:0]\crc_local_reg[31] ;
  input rxCrcRst;

  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire ping_rx_status_reg;
  wire preamble;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire \rdDestAddrNib_D_t_q_reg[3]_1 ;
  wire rxCrcRst;
  wire rx_start;
  wire s_axi_aclk;
  wire scndry_out;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state1a_0;
  wire state2a;
  wire state3a;

  system_axi_ethernetlite_0_0_fifo_generator_top_16 \gconvfifo.rf 
       (.CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .preamble(preamble),
        .ram_valid_i(ram_valid_i),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .\rdDestAddrNib_D_t_q_reg[3]_1 (\rdDestAddrNib_D_t_q_reg[3]_1 ),
        .rxCrcRst(rxCrcRst),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .scndry_out(scndry_out),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state0a_0(state0a_0),
        .state1a(state1a),
        .state1a_0(state1a_0),
        .state2a(state2a),
        .state3a(state3a));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_ethernetlite_0_0_memory
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    Q,
    s_axi_aclk,
    E,
    DIA,
    D,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    axi_phy_tx_en_i_p,
    fifo_tx_en_reg,
    phy_tx_clk,
    AR);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output [3:0]Q;
  input s_axi_aclk;
  input [0:0]E;
  input [0:0]DIA;
  input [3:0]D;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input axi_phy_tx_en_i_p;
  input [0:0]fifo_tx_en_reg;
  input phy_tx_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]D;
  wire [0:0]DIA;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire [3:0]Q;
  wire axi_phy_tx_en_i_p;
  wire [0:0]fifo_tx_en_reg;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire phy_tx_clk;
  wire s_axi_aclk;

  system_axi_ethernetlite_0_0_dmem \gdm.dm_gen.dm 
       (.AR(AR),
        .D(D),
        .DIA(DIA),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .Q(Q),
        .axi_phy_tx_en_i_p(axi_phy_tx_en_i_p),
        .fifo_tx_en_reg(fifo_tx_en_reg),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .phy_tx_clk(phy_tx_clk),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_ethernetlite_0_0_memory_21
   (D6_out,
    Q,
    state2a,
    preamble,
    D5_out,
    D13_out,
    \rdDestAddrNib_D_t_q_reg[1] ,
    D11_out,
    D,
    \crc_local_reg[13] ,
    busFifoData_is_5_d1_reg,
    CLK,
    E,
    DIA,
    DIB,
    DIC,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    startReadDestAdrNib,
    \gv.ram_valid_d1_reg ,
    busFifoData_is_5_d1,
    rx_start,
    sfd1CheckBusFifoEmpty,
    state3a,
    out,
    state0a,
    \rdDestAddrNib_D_t_q_reg[3] ,
    startReadDataNib,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    \crc_local_reg[31] ,
    ram_empty_fb_i_reg,
    s_axi_aclk,
    AR);
  output D6_out;
  output [5:0]Q;
  output state2a;
  output preamble;
  output D5_out;
  output D13_out;
  output \rdDestAddrNib_D_t_q_reg[1] ;
  output D11_out;
  output [6:0]D;
  output \crc_local_reg[13] ;
  output busFifoData_is_5_d1_reg;
  input CLK;
  input [0:0]E;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input startReadDestAdrNib;
  input \gv.ram_valid_d1_reg ;
  input busFifoData_is_5_d1;
  input rx_start;
  input sfd1CheckBusFifoEmpty;
  input state3a;
  input out;
  input state0a;
  input \rdDestAddrNib_D_t_q_reg[3] ;
  input startReadDataNib;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input [9:0]\crc_local_reg[31] ;
  input [0:0]ram_empty_fb_i_reg;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [6:0]D;
  wire D11_out;
  wire D13_out;
  wire D5_out;
  wire D6_out;
  wire [1:0]DIA;
  wire [1:0]DIB;
  wire [1:0]DIC;
  wire [0:0]E;
  wire [5:0]Q;
  wire busFifoData_is_5_d1;
  wire busFifoData_is_5_d1_reg;
  wire \crc_local_reg[13] ;
  wire [9:0]\crc_local_reg[31] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \gv.ram_valid_d1_reg ;
  wire out;
  wire preamble;
  wire [0:0]ram_empty_fb_i_reg;
  wire \rdDestAddrNib_D_t_q_reg[1] ;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire rx_start;
  wire s_axi_aclk;
  wire sfd1CheckBusFifoEmpty;
  wire startReadDataNib;
  wire startReadDestAdrNib;
  wire state0a;
  wire state2a;
  wire state3a;

  system_axi_ethernetlite_0_0_dmem_27 \gdm.dm_gen.dm 
       (.AR(AR),
        .CLK(CLK),
        .D(D),
        .D11_out(D11_out),
        .D13_out(D13_out),
        .D5_out(D5_out),
        .D6_out(D6_out),
        .DIA(DIA),
        .DIB(DIB),
        .DIC(DIC),
        .E(E),
        .Q(Q),
        .busFifoData_is_5_d1(busFifoData_is_5_d1),
        .busFifoData_is_5_d1_reg(busFifoData_is_5_d1_reg),
        .\crc_local_reg[13] (\crc_local_reg[13] ),
        .\crc_local_reg[31] (\crc_local_reg[31] ),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .out(out),
        .preamble(preamble),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .\rdDestAddrNib_D_t_q_reg[1] (\rdDestAddrNib_D_t_q_reg[1] ),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .rx_start(rx_start),
        .s_axi_aclk(s_axi_aclk),
        .sfd1CheckBusFifoEmpty(sfd1CheckBusFifoEmpty),
        .startReadDataNib(startReadDataNib),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state2a(state2a),
        .state3a(state3a));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_ethernetlite_0_0_rd_bin_cntr
   (Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    E,
    phy_tx_clk,
    AR);
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input [0:0]E;
  input phy_tx_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire phy_tx_clk;
  wire [3:0]plusOp__2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(phy_tx_clk),
        .CE(E),
        .D(plusOp__2[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(phy_tx_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__2[3]),
        .Q(Q[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_ethernetlite_0_0_rd_bin_cntr_31
   (Q,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    E,
    s_axi_aclk,
    AR);
  output [3:0]Q;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input [0:0]E;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [3:0]plusOp;
  wire s_axi_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [2]));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module system_axi_ethernetlite_0_0_rd_handshaking_flags
   (state1a,
    goto_readDestAdrNib1,
    state0a,
    ram_valid_i,
    s_axi_aclk,
    AR,
    startReadDestAdrNib,
    Q,
    out,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg );
  output state1a;
  output goto_readDestAdrNib1;
  output state0a;
  input ram_valid_i;
  input s_axi_aclk;
  input [0:0]AR;
  input startReadDestAdrNib;
  input [0:0]Q;
  input out;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;

  wire [0:0]AR;
  wire [0:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire goto_readDestAdrNib1;
  wire out;
  wire ping_rx_status_reg;
  wire ram_valid_i;
  wire s_axi_aclk;
  wire startReadDestAdrNib;
  wire state0a;
  wire state1a;

  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(ram_valid_i),
        .Q(state1a));
  LUT3 #(
    .INIT(8'h08)) 
    \rdDestAddrNib_D_t_q[3]_i_5 
       (.I0(state1a),
        .I1(startReadDestAdrNib),
        .I2(Q),
        .O(goto_readDestAdrNib1));
  LUT4 #(
    .INIT(16'h0BBB)) 
    state0a_i_4
       (.I0(state1a),
        .I1(out),
        .I2(ping_rx_status_reg),
        .I3(\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .O(state0a));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_ethernetlite_0_0_rd_logic
   (out,
    E,
    Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    phy_tx_clk,
    AR,
    fifo_tx_en);
  output out;
  output [0:0]E;
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input phy_tx_clk;
  input [0:0]AR;
  input fifo_tx_en;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire fifo_tx_en;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire out;
  wire phy_tx_clk;

  system_axi_ethernetlite_0_0_rd_status_flags_as \gras.rsts 
       (.AR(AR),
        .E(E),
        .fifo_tx_en(fifo_tx_en),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .out(out),
        .phy_tx_clk(phy_tx_clk));
  system_axi_ethernetlite_0_0_rd_bin_cntr rpntr
       (.AR(AR),
        .D(D),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .phy_tx_clk(phy_tx_clk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_ethernetlite_0_0_rd_logic_19
   (out,
    \gpr1.dout_i_reg[0] ,
    state1a,
    goto_readDestAdrNib1,
    \rdDestAddrNib_D_t_q_reg[3] ,
    state0a,
    \gc0.count_d1_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    state1a_0,
    ram_valid_i,
    s_axi_aclk,
    AR,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    startReadDestAdrNib,
    Q,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    state0a_0,
    ping_rx_status_reg,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    rxCrcRst,
    E);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output state1a;
  output goto_readDestAdrNib1;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output state0a;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output state1a_0;
  input ram_valid_i;
  input s_axi_aclk;
  input [0:0]AR;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input startReadDestAdrNib;
  input [1:0]Q;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input state0a_0;
  input ping_rx_status_reg;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input rxCrcRst;
  input [0:0]E;

  wire [0:0]AR;
  wire [0:0]E;
  wire [1:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire goto_readDestAdrNib1;
  wire \gpr1.dout_i_reg[0] ;
  wire out;
  wire ping_rx_status_reg;
  wire ram_valid_i;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire rxCrcRst;
  wire s_axi_aclk;
  wire startReadDestAdrNib;
  wire state0a;
  wire state0a_0;
  wire state1a;
  wire state1a_0;

  system_axi_ethernetlite_0_0_rd_status_flags_as_30 \gras.rsts 
       (.AR(AR),
        .Q(Q[1]),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .\gpr1.dout_i_reg[0] (\gpr1.dout_i_reg[0] ),
        .\gv.ram_valid_d1_reg (state1a),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .\rdDestAddrNib_D_t_q_reg[3] (\rdDestAddrNib_D_t_q_reg[3] ),
        .\rdDestAddrNib_D_t_q_reg[3]_0 (\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .rxCrcRst(rxCrcRst),
        .s_axi_aclk(s_axi_aclk),
        .state0a(state0a_0),
        .state1a(state1a_0));
  system_axi_ethernetlite_0_0_rd_handshaking_flags \grhf.rhf 
       (.AR(AR),
        .Q(Q[0]),
        .\RX_PONG_REG_GEN.pong_rx_status_reg (\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .goto_readDestAdrNib1(goto_readDestAdrNib1),
        .out(out),
        .ping_rx_status_reg(ping_rx_status_reg),
        .ram_valid_i(ram_valid_i),
        .s_axi_aclk(s_axi_aclk),
        .startReadDestAdrNib(startReadDestAdrNib),
        .state0a(state0a),
        .state1a(state1a));
  system_axi_ethernetlite_0_0_rd_bin_cntr_31 rpntr
       (.AR(AR),
        .E(E),
        .Q(\gc0.count_d1_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] (\gnxpm_cdc.rd_pntr_gc_reg[2] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module system_axi_ethernetlite_0_0_rd_status_flags_as
   (out,
    E,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    phy_tx_clk,
    AR,
    fifo_tx_en);
  output out;
  output [0:0]E;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input phy_tx_clk;
  input [0:0]AR;
  input fifo_tx_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire fifo_tx_en;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire phy_tx_clk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[3]_i_1__0 
       (.I0(fifo_tx_en),
        .I1(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module system_axi_ethernetlite_0_0_rd_status_flags_as_30
   (out,
    \gpr1.dout_i_reg[0] ,
    \rdDestAddrNib_D_t_q_reg[3] ,
    state1a,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    s_axi_aclk,
    AR,
    \rdDestAddrNib_D_t_q_reg[3]_0 ,
    Q,
    \gv.ram_valid_d1_reg ,
    state0a,
    \RX_PONG_REG_GEN.pong_rx_status_reg ,
    ping_rx_status_reg,
    rxCrcRst);
  output out;
  output \gpr1.dout_i_reg[0] ;
  output \rdDestAddrNib_D_t_q_reg[3] ;
  output state1a;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input s_axi_aclk;
  input [0:0]AR;
  input \rdDestAddrNib_D_t_q_reg[3]_0 ;
  input [0:0]Q;
  input \gv.ram_valid_d1_reg ;
  input state0a;
  input \RX_PONG_REG_GEN.pong_rx_status_reg ;
  input ping_rx_status_reg;
  input rxCrcRst;

  wire [0:0]AR;
  wire [0:0]Q;
  wire \RX_PONG_REG_GEN.pong_rx_status_reg ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gv.ram_valid_d1_reg ;
  wire ping_rx_status_reg;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire \rdDestAddrNib_D_t_q_reg[3] ;
  wire \rdDestAddrNib_D_t_q_reg[3]_0 ;
  wire rxCrcRst;
  wire s_axi_aclk;
  wire state0a;
  wire state1a;

  assign \gpr1.dout_i_reg[0]  = ram_empty_fb_i;
  assign out = ram_empty_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .PRE(AR),
        .Q(ram_empty_i));
  LUT5 #(
    .INIT(32'h1515FF05)) 
    \rdDestAddrNib_D_t_q[3]_i_2 
       (.I0(\rdDestAddrNib_D_t_q_reg[3]_0 ),
        .I1(ram_empty_i),
        .I2(Q),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(state0a),
        .O(\rdDestAddrNib_D_t_q_reg[3] ));
  LUT5 #(
    .INIT(32'h77070000)) 
    state1a_i_1
       (.I0(\RX_PONG_REG_GEN.pong_rx_status_reg ),
        .I1(ping_rx_status_reg),
        .I2(ram_empty_i),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(rxCrcRst),
        .O(state1a));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_axi_ethernetlite_0_0_reset_blk_ramfifo
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_fb_i_reg,
    phy_tx_clk,
    s_axi_aclk,
    Rst0);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_fb_i_reg;
  input phy_tx_clk;
  input s_axi_aclk;
  input Rst0;

  wire Rst0;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ;
  wire p_7_out;
  wire p_8_out;
  wire phy_tx_clk;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_axi_aclk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_fb_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  system_axi_ethernetlite_0_0_synchronizer_ff \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .out(p_7_out),
        .phy_tx_clk(phy_tx_clk));
  system_axi_ethernetlite_0_0_synchronizer_ff_8 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .out(p_8_out),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_synchronizer_ff_9 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .in0(rd_rst_asreg),
        .out(p_7_out),
        .phy_tx_clk(phy_tx_clk));
  system_axi_ethernetlite_0_0_synchronizer_ff_10 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .out(p_8_out),
        .s_axi_aclk(s_axi_aclk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Rst0),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(Rst0),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Rst0),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(Rst0),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_axi_ethernetlite_0_0_reset_blk_ramfifo_22
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_fb_i_reg,
    s_axi_aclk,
    CLK,
    scndry_out);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_fb_i_reg;
  input s_axi_aclk;
  input CLK;
  input scndry_out;

  wire CLK;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ;
  wire p_7_out;
  wire p_8_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_axi_aclk;
  wire scndry_out;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_fb_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  system_axi_ethernetlite_0_0_synchronizer_ff_23 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .out(p_7_out),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_synchronizer_ff_24 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.CLK(CLK),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .out(p_8_out));
  system_axi_ethernetlite_0_0_synchronizer_ff_25 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .in0(rd_rst_asreg),
        .out(p_7_out),
        .s_axi_aclk(s_axi_aclk));
  system_axi_ethernetlite_0_0_synchronizer_ff_26 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .CLK(CLK),
        .in0(wr_rst_asreg),
        .out(p_8_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(scndry_out),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(scndry_out),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(scndry_out),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(scndry_out),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    in0,
    phy_tx_clk);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input [0:0]in0;
  input phy_tx_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire phy_tx_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_10
   (AS,
    out,
    s_axi_aclk,
    in0);
  output [0:0]AS;
  input out;
  input s_axi_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_axi_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_23
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    in0,
    s_axi_aclk);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input [0:0]in0;
  input s_axi_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire s_axi_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_24
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    in0,
    CLK);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input [0:0]in0;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_25
   (AS,
    out,
    s_axi_aclk,
    in0);
  output [0:0]AS;
  input out;
  input s_axi_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire s_axi_aclk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_26
   (AS,
    out,
    CLK,
    in0);
  output [0:0]AS;
  input out;
  input CLK;
  input [0:0]in0;

  wire [0:0]AS;
  wire CLK;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_8
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    in0,
    s_axi_aclk);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input [0:0]in0;
  input s_axi_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire s_axi_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff_9
   (AS,
    out,
    phy_tx_clk,
    in0);
  output [0:0]AS;
  input out;
  input phy_tx_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire phy_tx_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized0
   (D,
    Q,
    phy_tx_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [3:0]D;
  input [3:0]Q;
  input phy_tx_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire phy_tx_clk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized0_32
   (D,
    Q,
    s_axi_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [3:0]D;
  input [3:0]Q;
  input s_axi_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_axi_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized1
   (D,
    Q,
    s_axi_aclk,
    AR);
  output [3:0]D;
  input [3:0]Q;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire s_axi_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized1_33
   (D,
    Q,
    CLK,
    AR);
  output [3:0]D;
  input [3:0]Q;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized2
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    phy_tx_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input phy_tx_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire phy_tx_clk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(phy_tx_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized2_34
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    s_axi_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input s_axi_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire s_axi_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized3
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    s_axi_aclk,
    AR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire s_axi_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_ethernetlite_0_0_synchronizer_ff__parameterized3_35
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    CLK,
    AR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_ethernetlite_0_0_wr_bin_cntr
   (Q,
    ram_full_fb_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    E,
    s_axi_aclk,
    AR);
  output [3:0]Q;
  output ram_full_fb_i_reg;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]E;
  input s_axi_aclk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire [3:0]p_13_out;
  wire [3:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_5_n_0;
  wire s_axi_aclk;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[3]));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(p_13_out[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I3(p_13_out[1]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I2(p_13_out[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .O(ram_full_i_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_ethernetlite_0_0_wr_bin_cntr_29
   (Q,
    \gic0.gc0.count_d2_reg[3]_0 ,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    E,
    CLK,
    AR);
  output [3:0]Q;
  output [3:0]\gic0.gc0.count_d2_reg[3]_0 ;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input [0:0]E;
  input CLK;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gic0.gc0.count_d2_reg[3]_0 ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire [3:0]plusOp__1;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(plusOp__1[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(Q[0]),
        .PRE(AR),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d2_reg[3]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3]_0 [0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3]_0 [1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3]_0 [2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3]_0 [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__1[1]),
        .PRE(AR),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[3]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_ethernetlite_0_0_wr_logic
   (STATE16A,
    \gic0.gc0.count_reg[0] ,
    Q,
    D18_out,
    ram_full_fb_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_aclk,
    out,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    E,
    AR);
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output [3:0]Q;
  output D18_out;
  output ram_full_fb_i_reg;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_aclk;
  input out;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]E;
  input [0:0]AR;

  wire [0:0]AR;
  wire D18_out;
  wire [0:0]E;
  wire [3:0]Q;
  wire STATE14A;
  wire STATE16A;
  wire \gic0.gc0.count_reg[0] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  wire ram_full_fb_i_reg;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  system_axi_ethernetlite_0_0_wr_status_flags_as \gwas.wsts 
       (.D18_out(D18_out),
        .STATE14A(STATE14A),
        .STATE16A(STATE16A),
        .\gic0.gc0.count_reg[0] (\gic0.gc0.count_reg[0] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .txfifo_empty(txfifo_empty),
        .waitFifoEmpty(waitFifoEmpty));
  system_axi_ethernetlite_0_0_wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (\gnxpm_cdc.wr_pntr_gc_reg[3] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_ethernetlite_0_0_wr_logic_20
   (Q,
    ram_full_fb_i_reg,
    E,
    \gic0.gc0.count_d2_reg[3] ,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    \gic0.gc0.count_d1_reg[3] ,
    CLK,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    AR);
  output [2:0]Q;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output [3:0]\gic0.gc0.count_d2_reg[3] ;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input \gic0.gc0.count_d1_reg[3] ;
  input CLK;
  input out;
  input [0:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]E;
  wire [2:0]Q;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [0:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire [3:3]wr_pntr_plus2;

  system_axi_ethernetlite_0_0_wr_status_flags_as_28 \gwas.wsts 
       (.CLK(CLK),
        .E(E),
        .Q(wr_pntr_plus2),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .out(out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg));
  system_axi_ethernetlite_0_0_wr_bin_cntr_29 wpntr
       (.AR(AR),
        .CLK(CLK),
        .E(E),
        .Q({wr_pntr_plus2,Q}),
        .\gic0.gc0.count_d2_reg[3]_0 (\gic0.gc0.count_d2_reg[3] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (\gnxpm_cdc.wr_pntr_gc_reg[3] ));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module system_axi_ethernetlite_0_0_wr_status_flags_as
   (STATE16A,
    \gic0.gc0.count_reg[0] ,
    D18_out,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    s_axi_aclk,
    out,
    txfifo_empty,
    waitFifoEmpty,
    STATE14A);
  output STATE16A;
  output \gic0.gc0.count_reg[0] ;
  output D18_out;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input s_axi_aclk;
  input out;
  input txfifo_empty;
  input waitFifoEmpty;
  input STATE14A;

  wire D18_out;
  wire STATE14A;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire s_axi_aclk;
  wire txfifo_empty;
  wire waitFifoEmpty;

  assign STATE16A = ram_full_i;
  assign \gic0.gc0.count_reg[0]  = ram_full_fb_i;
  LUT4 #(
    .INIT(16'h4F44)) 
    STATE16A_i_1
       (.I0(txfifo_empty),
        .I1(waitFifoEmpty),
        .I2(ram_full_i),
        .I3(STATE14A),
        .O(D18_out));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module system_axi_ethernetlite_0_0_wr_status_flags_as_28
   (ram_full_fb_i_reg_0,
    E,
    \gic0.gc0.count_d1_reg[3] ,
    CLK,
    out,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] );
  output ram_full_fb_i_reg_0;
  output [0:0]E;
  input \gic0.gc0.count_d1_reg[3] ;
  input CLK;
  input out;
  input [0:0]Q;
  input [0:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire [0:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;

  LUT2 #(
    .INIT(4'h1)) 
    \gic0.gc0.count_d1[3]_i_1__0 
       (.I0(ram_full_fb_i),
        .I1(ram_full_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\gic0.gc0.count_d1_reg[3] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  LUT4 #(
    .INIT(16'h1001)) 
    ram_full_i_i_3__0
       (.I0(ram_full_i),
        .I1(ram_full_fb_i),
        .I2(Q),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .O(ram_full_fb_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\gic0.gc0.count_d1_reg[3] ),
        .PRE(out),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
