<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='64' type='llvm::Record *const'/>
<offset>0</offset>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='54' u='w' c='_ZN4llvm18CodeGenSubRegIndexC1EPNS_6RecordEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='64' u='w' c='_ZN4llvm18CodeGenSubRegIndexC1ENS_9StringRefES1_j'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='77' u='r' c='_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='80' u='r' c='_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='83' u='r' c='_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='89' u='r' c='_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='93' u='r' c='_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='96' u='r' c='_ZN4llvm18CodeGenSubRegIndex16updateComponentsERNS_14CodeGenRegBankE'/>
