`timescale 1ns / 1ps
// æ³¨æ„æ—¶é’Ÿä¸Šå‡æ²¿è¿˜æ˜¯ä¸‹é™æ²¿è§¦å‘
module PC(
    input CLK,
    input Reset,// 0 åˆå§‹åŒ–PCä¸?0ï¼? 1 æ¥å—æ–°åœ°å?
    input PCWre,// 0 ä¸æ›´æ”?  1 æ›´æ”¹
    input [31:0] PCData,
    output reg [31:0] Addr
);
    always@(posedge CLK) begin
        if(Reset == 0)
            Addr = 0;
        else begin 
            if (PCWre == 0)
                Addr = Addr;
            else 
                Addr = PCData;
        end
    end
endmodule

