
*** Running vivado
    with args -log design_AdjustCoeffsAXI_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_AdjustCoeffsAXI_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_AdjustCoeffsAXI_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 432.488 ; gain = 111.367
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Engineering/ip_repo/audio_IP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_AdjustCoeffsAXI_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1.dcp' for cell 'design_AdjustCoeffsAXI_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_myip_v1_0_S00_AXI_0_1/design_AdjustCoeffsAXI_myip_v1_0_S00_AXI_0_1.dcp' for cell 'design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_processing_system7_0_1/design_AdjustCoeffsAXI_processing_system7_0_1.dcp' for cell 'design_AdjustCoeffsAXI_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0.dcp' for cell 'design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_ps7_0_100M_0/design_AdjustCoeffsAXI_rst_ps7_0_100M_0.dcp' for cell 'design_AdjustCoeffsAXI_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_auto_cc_0/design_AdjustCoeffsAXI_auto_cc_0.dcp' for cell 'design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_auto_pc_0/design_AdjustCoeffsAXI_auto_pc_0.dcp' for cell 'design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.289 . Memory (MB): peak = 906.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1_board.xdc] for cell 'design_AdjustCoeffsAXI_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1_board.xdc] for cell 'design_AdjustCoeffsAXI_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1.xdc] for cell 'design_AdjustCoeffsAXI_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1618.141 ; gain = 578.641
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_clk_wiz_0_1/design_AdjustCoeffsAXI_clk_wiz_0_1.xdc] for cell 'design_AdjustCoeffsAXI_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_processing_system7_0_1/design_AdjustCoeffsAXI_processing_system7_0_1.xdc] for cell 'design_AdjustCoeffsAXI_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_processing_system7_0_1/design_AdjustCoeffsAXI_processing_system7_0_1.xdc] for cell 'design_AdjustCoeffsAXI_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0_board.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0_board.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0'
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0/design_AdjustCoeffsAXI_rst_clk_wiz_0_25M_0.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_clk_wiz_0_25M/U0'
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_ps7_0_100M_0/design_AdjustCoeffsAXI_rst_ps7_0_100M_0_board.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_ps7_0_100M_0/design_AdjustCoeffsAXI_rst_ps7_0_100M_0_board.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_ps7_0_100M_0/design_AdjustCoeffsAXI_rst_ps7_0_100M_0.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_rst_ps7_0_100M_0/design_AdjustCoeffsAXI_rst_ps7_0_100M_0.xdc] for cell 'design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Engineering/projekt_sdup/projekt_sdup.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/Engineering/projekt_sdup/projekt_sdup.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_auto_cc_0/design_AdjustCoeffsAXI_auto_cc_0_clocks.xdc] for cell 'design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/Engineering/projekt_sdup/projekt_sdup.gen/sources_1/bd/design_AdjustCoeffsAXI/ip/design_AdjustCoeffsAXI_auto_cc_0/design_AdjustCoeffsAXI_auto_cc_0_clocks.xdc] for cell 'design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst'
INFO: [Project 1-1714] 33 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1618.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 42 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1618.141 ; gain = 1144.141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.141 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19a32bb1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.141 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20c06a94b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 57 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a09cb9fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23e8e5959

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 455 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23e8e5959

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23e8e5959

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23c49cd70

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              57  |                                             31  |
|  Constant propagation         |               0  |               8  |                                             30  |
|  Sweep                        |               0  |             455  |                                            150  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1933.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1be7214db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1933.395 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1be7214db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1933.395 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1be7214db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.395 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1933.395 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1be7214db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1933.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1933.395 ; gain = 315.254
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1937.070 ; gain = 3.676
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_AdjustCoeffsAXI_wrapper_drc_opted.rpt -pb design_AdjustCoeffsAXI_wrapper_drc_opted.pb -rpx design_AdjustCoeffsAXI_wrapper_drc_opted.rpx
Command: report_drc -file design_AdjustCoeffsAXI_wrapper_drc_opted.rpt -pb design_AdjustCoeffsAXI_wrapper_drc_opted.pb -rpx design_AdjustCoeffsAXI_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1944.605 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c158e81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1944.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1944.605 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8ac6637e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1944.605 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157a4c0d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157a4c0d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1979.098 ; gain = 34.492
Phase 1 Placer Initialization | Checksum: 157a4c0d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b9b6e717

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15b6a5b3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15b6a5b3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1eb1658aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 245 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 0 LUT, combined 105 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1979.098 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            105  |                   105  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            105  |                   105  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 128f3b394

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1979.098 ; gain = 34.492
Phase 2.4 Global Placement Core | Checksum: 13129e60a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1979.098 ; gain = 34.492
Phase 2 Global Placement | Checksum: 13129e60a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fbb433aa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13290ef12

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c686340a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e26e3d2f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d69c9242

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 168a07a5c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16cd2045b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 166932279

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b896fdd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 1979.098 ; gain = 34.492
Phase 3 Detail Placement | Checksum: 1b896fdd0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 1979.098 ; gain = 34.492

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 170e6f48f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.738 | TNS=-13.863 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f453a3f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 2001.473 ; gain = 0.000
INFO: [Place 46-33] Processed net design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a79a96df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2001.473 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 170e6f48f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 2001.473 ; gain = 56.867

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.230. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: be57d545

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2001.473 ; gain = 56.867

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2001.473 ; gain = 56.867
Phase 4.1 Post Commit Optimization | Checksum: be57d545

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2001.473 ; gain = 56.867

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: be57d545

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.473 ; gain = 56.867

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: be57d545

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.473 ; gain = 56.867
Phase 4.3 Placer Reporting | Checksum: be57d545

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.473 ; gain = 56.867

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2001.473 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.473 ; gain = 56.867
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c5a3d75

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.473 ; gain = 56.867
Ending Placer Task | Checksum: 178ded5c6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2001.473 ; gain = 56.867
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 2001.473 ; gain = 56.867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2008.891 ; gain = 7.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_AdjustCoeffsAXI_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2008.891 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_AdjustCoeffsAXI_wrapper_utilization_placed.rpt -pb design_AdjustCoeffsAXI_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_AdjustCoeffsAXI_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2008.891 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2012.391 ; gain = 3.500
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2012.391 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.230 | TNS=-12.674 |
Phase 1 Physical Synthesis Initialization | Checksum: 21d478924

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2017.105 ; gain = 4.715
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.230 | TNS=-12.674 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21d478924

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.105 ; gain = 4.715

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.230 | TNS=-12.674 |
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_AdjustCoeffsAXI_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.230 | TNS=-12.674 |
Phase 3 Critical Path Optimization | Checksum: 21d478924

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.105 ; gain = 4.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2017.105 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.230 | TNS=-12.674 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2017.105 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e795ef09

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2017.105 ; gain = 4.715
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2039.184 ; gain = 22.078
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 799c9dbb ConstDB: 0 ShapeSum: bb9ccaf4 RouteDB: 0
Post Restoration Checksum: NetGraph: ab5fddf6 NumContArr: 5dbe2e49 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1091e0c3f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2067.629 ; gain = 28.242

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1091e0c3f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2073.672 ; gain = 34.285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1091e0c3f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2073.672 ; gain = 34.285
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10195077c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2100.684 ; gain = 61.297
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.178 | TNS=-12.517| WHS=-0.158 | THS=-126.378|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: f7f18c6c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2160.707 ; gain = 121.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.178 | TNS=-12.517| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 14dead1c0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2161.355 ; gain = 121.969

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15776
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15776
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16494e26f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16494e26f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 2161.355 ; gain = 121.969
Phase 3 Initial Routing | Checksum: d8b5f501

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1181
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.197 | TNS=-12.576| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 139a17ce0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.197 | TNS=-12.576| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1dd8809b8

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.197 | TNS=-12.576| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19ea542e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2161.355 ; gain = 121.969
Phase 4 Rip-up And Reroute | Checksum: 19ea542e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b5bccb6e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.355 ; gain = 121.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.197 | TNS=-12.576| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 203e17de4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 203e17de4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.355 ; gain = 121.969
Phase 5 Delay and Skew Optimization | Checksum: 203e17de4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18b6c426d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.355 ; gain = 121.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.197 | TNS=-12.576| WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b5be23dd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.355 ; gain = 121.969
Phase 6 Post Hold Fix | Checksum: 1b5be23dd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.39738 %
  Global Horizontal Routing Utilization  = 10.0117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12f6d8248

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12f6d8248

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b0f0bd44

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2161.355 ; gain = 121.969

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.197 | TNS=-12.576| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b0f0bd44

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2161.355 ; gain = 121.969
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 2161.355 ; gain = 121.969

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2161.355 ; gain = 122.172
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2168.277 ; gain = 6.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_AdjustCoeffsAXI_wrapper_drc_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_drc_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_drc_routed.rpx
Command: report_drc -file design_AdjustCoeffsAXI_wrapper_drc_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_drc_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Engineering/projekt_sdup/projekt_sdup.runs/impl_1/design_AdjustCoeffsAXI_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2174.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_AdjustCoeffsAXI_wrapper_power_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_power_summary_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_power_routed.rpx
Command: report_power -file design_AdjustCoeffsAXI_wrapper_power_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_power_summary_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_AdjustCoeffsAXI_wrapper_route_status.rpt -pb design_AdjustCoeffsAXI_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_AdjustCoeffsAXI_wrapper_timing_summary_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_timing_summary_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_AdjustCoeffsAXI_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_AdjustCoeffsAXI_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_AdjustCoeffsAXI_wrapper_bus_skew_routed.rpt -pb design_AdjustCoeffsAXI_wrapper_bus_skew_routed.pb -rpx design_AdjustCoeffsAXI_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_AdjustCoeffsAXI_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__0 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__1 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__2 output design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[0].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[1].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[2].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[3].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[4].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[5].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[6].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_left/gen_filters[7].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[0].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[1].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[2].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[3].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[4].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[5].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[6].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__0 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__1 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__2 multiplier stage design_AdjustCoeffsAXI_i/myip_v1_0_S00_AXI_0/U0/AudioProcessingSystem_inst/eq_right/gen_filters[7].IIR_Filter/mult_out0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_AdjustCoeffsAXI_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 129 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_AdjustCoeffsAXI_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2633.148 ; gain = 449.672
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 08:32:11 2025...
