module xx(
    input  ll
    ,output  oo
);
wire [7:0] aaa;
wire [5:0] div_shift_int;
assign   xx = 7;
assign   div_shift_int = ff_no_one ? 6'd31 : clb_result;
generate
always @(*) begin
    xx <= yy;
end

endgenerate
endmodule

