{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 23:05:02 2023 " "Info: Processing started: Fri Oct 27 23:05:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tigger_game -c tigger_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tigger_game EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"tigger_game\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_Scan Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK_Scan\" to use Global clock in PIN 12" {  } { { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { 32 64 232 48 "CLK_Scan" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Freq_Divider:inst\|sclkout1M Global clock " "Info: Automatically promoted signal \"Freq_Divider:inst\|sclkout1M\" to use Global clock" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Freq_Divider:inst\|sclkout10 Global clock " "Info: Automatically promoted signal \"Freq_Divider:inst\|sclkout10\" to use Global clock" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 44 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Freq_Divider:inst\|sclkout1k Global clock " "Info: Automatically promoted signal \"Freq_Divider:inst\|sclkout1k\" to use Global clock" {  } { { "driver/BlockDesignFile/Freq_Divider.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Freq_Divider.vhd" 28 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Fake3 " "Warning: Node \"Fake3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/eda/altrea/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Fake3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.023 ns register pin " "Info: Estimated most critical path is register to pin delay of 13.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns distinctHZ:inst13\|74160:inst\|6 1 REG LAB_X10_Y4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y4; Fanout = 6; REG Node = 'distinctHZ:inst13\|74160:inst\|6'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { distinctHZ:inst13|74160:inst|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/programs/eda/altrea/91/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.740 ns) 2.487 ns Scan_Disp_ABCDIG:inst31\|Mux13~1 2 COMB LAB_X10_Y5 1 " "Info: 2: + IC(1.747 ns) + CELL(0.740 ns) = 2.487 ns; Loc. = LAB_X10_Y5; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux13~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.487 ns" { distinctHZ:inst13|74160:inst|6 Scan_Disp_ABCDIG:inst31|Mux13~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 3.670 ns Scan_Disp_ABCDIG:inst31\|Mux13~2 3 COMB LAB_X10_Y5 11 " "Info: 3: + IC(0.269 ns) + CELL(0.914 ns) = 3.670 ns; Loc. = LAB_X10_Y5; Fanout = 11; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux13~2'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { Scan_Disp_ABCDIG:inst31|Mux13~1 Scan_Disp_ABCDIG:inst31|Mux13~2 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.740 ns) 6.009 ns Scan_Disp_ABCDIG:inst31\|Mux16~0 4 COMB LAB_X10_Y7 1 " "Info: 4: + IC(1.599 ns) + CELL(0.740 ns) = 6.009 ns; Loc. = LAB_X10_Y7; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux16~0'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.339 ns" { Scan_Disp_ABCDIG:inst31|Mux13~2 Scan_Disp_ABCDIG:inst31|Mux16~0 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.740 ns) 8.368 ns Scan_Disp_ABCDIG:inst31\|Mux16~1 5 COMB LAB_X10_Y4 1 " "Info: 5: + IC(1.619 ns) + CELL(0.740 ns) = 8.368 ns; Loc. = LAB_X10_Y4; Fanout = 1; COMB Node = 'Scan_Disp_ABCDIG:inst31\|Mux16~1'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.359 ns" { Scan_Disp_ABCDIG:inst31|Mux16~0 Scan_Disp_ABCDIG:inst31|Mux16~1 } "NODE_NAME" } } { "driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" "" { Text "D:/Everylanguage/EDA/game - Copy/driver/BlockDesignFile/Scan_Disp_ABCDIG.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(2.322 ns) 13.023 ns SEG\[4\] 6 PIN PIN_74 0 " "Info: 6: + IC(2.333 ns) + CELL(2.322 ns) = 13.023 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'SEG\[4\]'" {  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.655 ns" { Scan_Disp_ABCDIG:inst31|Mux16~1 SEG[4] } "NODE_NAME" } } { "driver/tigger_game.bdf" "" { Schematic "D:/Everylanguage/EDA/game - Copy/driver/tigger_game.bdf" { { -48 2288 2464 -32 "SEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.456 ns ( 41.90 % ) " "Info: Total cell delay = 5.456 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.567 ns ( 58.10 % ) " "Info: Total interconnect delay = 7.567 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/eda/altrea/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.023 ns" { distinctHZ:inst13|74160:inst|6 Scan_Disp_ABCDIG:inst31|Mux13~1 Scan_Disp_ABCDIG:inst31|Mux13~2 Scan_Disp_ABCDIG:inst31|Mux16~0 Scan_Disp_ABCDIG:inst31|Mux16~1 SEG[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 475 " "Info: 1 (of 475) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Everylanguage/EDA/game - Copy/tigger_game.fit.smsg " "Info: Generated suppressed messages file D:/Everylanguage/EDA/game - Copy/tigger_game.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4505 " "Info: Peak virtual memory: 4505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 23:05:03 2023 " "Info: Processing ended: Fri Oct 27 23:05:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
