#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fcf319ff8a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fcf319ff130 .scope module, "RegisterFile_TB" "RegisterFile_TB" 3 1;
 .timescale 0 0;
v0x600000339050_0 .var "DstData", 15 0;
v0x6000003390e0_0 .var "DstReg", 3 0;
v0x600000339170_0 .net "SrcData1", 15 0, L_0x6000002ff0c0;  1 drivers
v0x600000339200_0 .net "SrcData2", 15 0, L_0x6000002ff200;  1 drivers
v0x600000339290_0 .var "SrcDataArc1", 15 0;
v0x600000339320_0 .var "SrcDataArc2", 15 0;
v0x6000003393b0_0 .var "SrcReg1", 3 0;
v0x600000339440_0 .var "SrcReg2", 3 0;
v0x6000003394d0_0 .var "WriteReg", 0 0;
v0x600000339560_0 .var "clk", 0 0;
v0x6000003395f0_0 .var "rst", 0 0;
S_0x7fcf319fe250 .scope module, "iDUT" "RegisterFile" 3 18, 4 1 0, S_0x7fcf319ff130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x600000338630_0 .net "DstData", 15 0, v0x600000339050_0;  1 drivers
v0x6000003386c0_0 .net "DstReg", 3 0, v0x6000003390e0_0;  1 drivers
v0x600000338750_0 .net "ReadLine1", 15 0, L_0x600000232940;  1 drivers
v0x6000003387e0_0 .net "ReadLine2", 15 0, L_0x600000221360;  1 drivers
v0x600000338870_0 .net "SrcData1", 15 0, L_0x6000002ff0c0;  alias, 1 drivers
v0x600000338900_0 .net "SrcData2", 15 0, L_0x6000002ff200;  alias, 1 drivers
v0x600000338990_0 .net "SrcReg1", 3 0, v0x6000003393b0_0;  1 drivers
v0x600000338a20_0 .net "SrcReg2", 3 0, v0x600000339440_0;  1 drivers
v0x600000338ab0_0 .net "WriteLine", 15 0, L_0x600000252120;  1 drivers
v0x600000338b40_0 .net "WriteReg", 0 0, v0x6000003394d0_0;  1 drivers
v0x600000338bd0_0 .net *"_ivl_49", 0 0, L_0x6000002ff020;  1 drivers
L_0x7fcf32d93008 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000338c60_0 .net/2u *"_ivl_50", 15 0, L_0x7fcf32d93008;  1 drivers
v0x600000338cf0_0 .net *"_ivl_55", 0 0, L_0x6000002ff160;  1 drivers
L_0x7fcf32d93050 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000338d80_0 .net/2u *"_ivl_56", 15 0, L_0x7fcf32d93050;  1 drivers
v0x600000338e10_0 .net "clk", 0 0, v0x600000339560_0;  1 drivers
o0x7fcf31849a78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003307160 .island tran;
p0x7fcf31849a78 .port I0x600003307160, o0x7fcf31849a78;
v0x600000338ea0_0 .net8 "imm1", 15 0, p0x7fcf31849a78;  0 drivers, strength-aware
o0x7fcf31849aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003315fe0 .island tran;
p0x7fcf31849aa8 .port I0x600003315fe0, o0x7fcf31849aa8;
v0x600000338f30_0 .net8 "imm2", 15 0, p0x7fcf31849aa8;  0 drivers, strength-aware
v0x600000338fc0_0 .net "rst", 0 0, v0x6000003395f0_0;  1 drivers
L_0x6000002fd220 .part L_0x600000252120, 0, 1;
L_0x6000002fd2c0 .part L_0x600000252120, 1, 1;
L_0x6000002fd360 .part L_0x600000252120, 2, 1;
L_0x6000002fd400 .part L_0x600000252120, 3, 1;
L_0x6000002fd4a0 .part L_0x600000252120, 4, 1;
L_0x6000002fd540 .part L_0x600000252120, 5, 1;
L_0x6000002fd5e0 .part L_0x600000252120, 6, 1;
L_0x6000002fd680 .part L_0x600000252120, 7, 1;
L_0x6000002fd720 .part L_0x600000252120, 8, 1;
L_0x6000002fd7c0 .part L_0x600000252120, 9, 1;
L_0x6000002fd860 .part L_0x600000252120, 10, 1;
L_0x6000002fd900 .part L_0x600000252120, 11, 1;
L_0x6000002fd9a0 .part L_0x600000252120, 12, 1;
L_0x6000002fda40 .part L_0x600000252120, 13, 1;
L_0x6000002fdae0 .part L_0x600000252120, 14, 1;
L_0x6000002fdb80 .part L_0x600000252120, 15, 1;
L_0x6000002fdc20 .part L_0x600000232940, 0, 1;
L_0x6000002fdcc0 .part L_0x600000232940, 1, 1;
L_0x6000002fdd60 .part L_0x600000232940, 2, 1;
L_0x6000002fdea0 .part L_0x600000232940, 3, 1;
L_0x6000002fdf40 .part L_0x600000232940, 4, 1;
L_0x6000002fde00 .part L_0x600000232940, 5, 1;
L_0x6000002fdfe0 .part L_0x600000232940, 6, 1;
L_0x6000002fe080 .part L_0x600000232940, 7, 1;
L_0x6000002fe120 .part L_0x600000232940, 8, 1;
L_0x6000002fe1c0 .part L_0x600000232940, 9, 1;
L_0x6000002fe260 .part L_0x600000232940, 10, 1;
L_0x6000002fe300 .part L_0x600000232940, 11, 1;
L_0x6000002fe3a0 .part L_0x600000232940, 12, 1;
L_0x6000002fe440 .part L_0x600000232940, 13, 1;
L_0x6000002fe4e0 .part L_0x600000232940, 14, 1;
L_0x6000002fe580 .part L_0x600000232940, 15, 1;
L_0x6000002fe620 .part L_0x600000221360, 0, 1;
L_0x6000002fe6c0 .part L_0x600000221360, 1, 1;
L_0x6000002fe760 .part L_0x600000221360, 2, 1;
L_0x6000002fe800 .part L_0x600000221360, 3, 1;
L_0x6000002fe8a0 .part L_0x600000221360, 4, 1;
L_0x6000002fe940 .part L_0x600000221360, 5, 1;
L_0x6000002fe9e0 .part L_0x600000221360, 6, 1;
L_0x6000002fea80 .part L_0x600000221360, 7, 1;
L_0x6000002feb20 .part L_0x600000221360, 8, 1;
L_0x6000002febc0 .part L_0x600000221360, 9, 1;
L_0x6000002fec60 .part L_0x600000221360, 10, 1;
L_0x6000002fed00 .part L_0x600000221360, 11, 1;
L_0x6000002feda0 .part L_0x600000221360, 12, 1;
L_0x6000002fee40 .part L_0x600000221360, 13, 1;
L_0x6000002feee0 .part L_0x600000221360, 14, 1;
L_0x6000002fef80 .part L_0x600000221360, 15, 1;
L_0x6000002ff020 .reduce/nor v0x6000003393b0_0;
L_0x6000002ff0c0 .functor MUXZ 16, p0x7fcf31849a78, L_0x7fcf32d93008, L_0x6000002ff020, C4<>;
L_0x6000002ff160 .reduce/nor v0x600000339440_0;
L_0x6000002ff200 .functor MUXZ 16, p0x7fcf31849aa8, L_0x7fcf32d93050, L_0x6000002ff160, C4<>;
S_0x7fcf319fdae0 .scope module, "readDecoder1" "ReadDecoder_4_16" 4 18, 5 51 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001846ed0 .functor AND 1, L_0x6000002085a0, L_0x600000208500, C4<1>, C4<1>;
L_0x600001846e60 .functor AND 1, L_0x600001846ed0, L_0x600000208460, C4<1>, C4<1>;
L_0x600001846df0 .functor AND 1, L_0x600001846e60, L_0x6000002083c0, C4<1>, C4<1>;
L_0x600001846d80 .functor AND 1, L_0x600000208320, L_0x600000208280, C4<1>, C4<1>;
L_0x600001846d10 .functor AND 1, L_0x600001846d80, L_0x6000002081e0, C4<1>, C4<1>;
L_0x600001846ca0 .functor AND 1, L_0x600001846d10, L_0x6000002080a0, C4<1>, C4<1>;
L_0x600001846c30 .functor AND 1, L_0x600000208000, L_0x600000209f40, C4<1>, C4<1>;
L_0x600001846b50 .functor AND 1, L_0x600001846c30, L_0x600000209e00, C4<1>, C4<1>;
L_0x600001846ae0 .functor AND 1, L_0x600001846b50, L_0x60000020bca0, C4<1>, C4<1>;
L_0x600001846bc0 .functor AND 1, L_0x60000020bc00, L_0x60000020bb60, C4<1>, C4<1>;
L_0x600001846a70 .functor AND 1, L_0x600001846bc0, L_0x60000020ba20, C4<1>, C4<1>;
L_0x600001846a00 .functor AND 1, L_0x600001846a70, L_0x60000020b840, C4<1>, C4<1>;
L_0x600001846990 .functor AND 1, L_0x60000020b7a0, L_0x60000020b700, C4<1>, C4<1>;
L_0x6000018468b0 .functor AND 1, L_0x600001846990, L_0x60000020b660, C4<1>, C4<1>;
L_0x600001846840 .functor AND 1, L_0x6000018468b0, L_0x60000020b5c0, C4<1>, C4<1>;
L_0x600001846920 .functor AND 1, L_0x60000020b520, L_0x60000020b3e0, C4<1>, C4<1>;
L_0x6000018467d0 .functor AND 1, L_0x600001846920, L_0x60000020bd40, C4<1>, C4<1>;
L_0x600001846760 .functor AND 1, L_0x6000018467d0, L_0x60000020be80, C4<1>, C4<1>;
L_0x6000018466f0 .functor AND 1, L_0x60000020bf20, L_0x600000237e80, C4<1>, C4<1>;
L_0x600001846680 .functor AND 1, L_0x6000018466f0, L_0x600000237ca0, C4<1>, C4<1>;
L_0x600001846610 .functor AND 1, L_0x600001846680, L_0x600000237c00, C4<1>, C4<1>;
L_0x6000018465a0 .functor AND 1, L_0x600000237de0, L_0x6000002377a0, C4<1>, C4<1>;
L_0x600001846530 .functor AND 1, L_0x6000018465a0, L_0x600000237660, C4<1>, C4<1>;
L_0x6000018464c0 .functor AND 1, L_0x600001846530, L_0x600000237520, C4<1>, C4<1>;
L_0x600001846450 .functor AND 1, L_0x6000002373e0, L_0x600000237340, C4<1>, C4<1>;
L_0x6000018463e0 .functor AND 1, L_0x600001846450, L_0x6000002372a0, C4<1>, C4<1>;
L_0x600001846370 .functor AND 1, L_0x6000018463e0, L_0x600000237200, C4<1>, C4<1>;
L_0x600001846300 .functor AND 1, L_0x6000002370c0, L_0x600000237020, C4<1>, C4<1>;
L_0x600001846290 .functor AND 1, L_0x600001846300, L_0x600000236f80, C4<1>, C4<1>;
L_0x600001846220 .functor AND 1, L_0x600001846290, L_0x600000235a40, C4<1>, C4<1>;
L_0x6000018461b0 .functor AND 1, L_0x600000235900, L_0x600000235860, C4<1>, C4<1>;
L_0x600001846140 .functor AND 1, L_0x6000018461b0, L_0x600000235720, C4<1>, C4<1>;
L_0x6000018460d0 .functor AND 1, L_0x600001846140, L_0x600000235680, C4<1>, C4<1>;
L_0x600001846060 .functor AND 1, L_0x600000235540, L_0x6000002354a0, C4<1>, C4<1>;
L_0x600001845ff0 .functor AND 1, L_0x600001846060, L_0x600000235360, C4<1>, C4<1>;
L_0x600001845f80 .functor AND 1, L_0x600001845ff0, L_0x600000235220, C4<1>, C4<1>;
L_0x600001845f10 .functor AND 1, L_0x6000002350e0, L_0x600000230aa0, C4<1>, C4<1>;
L_0x600001845ea0 .functor AND 1, L_0x600001845f10, L_0x600000230a00, C4<1>, C4<1>;
L_0x600001845e30 .functor AND 1, L_0x600001845ea0, L_0x600000230960, C4<1>, C4<1>;
L_0x600001845dc0 .functor AND 1, L_0x600000230820, L_0x6000002306e0, C4<1>, C4<1>;
L_0x600001845d50 .functor AND 1, L_0x600001845dc0, L_0x600000232f80, C4<1>, C4<1>;
L_0x600001845ce0 .functor AND 1, L_0x600001845d50, L_0x600000232e40, C4<1>, C4<1>;
L_0x600001845c70 .functor AND 1, L_0x600000232d00, L_0x600000232bc0, C4<1>, C4<1>;
L_0x600001845c00 .functor AND 1, L_0x600001845c70, L_0x600000232a80, C4<1>, C4<1>;
L_0x600001845b90 .functor AND 1, L_0x600001845c00, L_0x6000002329e0, C4<1>, C4<1>;
L_0x600001845b20 .functor AND 1, L_0x600000232800, L_0x6000002326c0, C4<1>, C4<1>;
L_0x600001845ab0 .functor AND 1, L_0x600001845b20, L_0x600000231180, C4<1>, C4<1>;
L_0x600001845a40 .functor AND 1, L_0x600001845ab0, L_0x600000231040, C4<1>, C4<1>;
v0x6000001f7cc0_0 .net "RegId", 3 0, v0x6000003393b0_0;  alias, 1 drivers
v0x6000000eff00_0 .net "Wordline", 15 0, L_0x600000232940;  alias, 1 drivers
v0x6000000efc30_0 .net *"_ivl_101", 0 0, L_0x60000020bd40;  1 drivers
v0x6000000ef8d0_0 .net *"_ivl_103", 0 0, L_0x6000018467d0;  1 drivers
v0x6000000ef600_0 .net *"_ivl_105", 0 0, L_0x60000020bde0;  1 drivers
v0x6000000ef2a0_0 .net *"_ivl_107", 0 0, L_0x60000020be80;  1 drivers
v0x6000000eefd0_0 .net *"_ivl_109", 0 0, L_0x600001846760;  1 drivers
v0x6000000eec70_0 .net *"_ivl_11", 0 0, L_0x600001846e60;  1 drivers
v0x6000000ee9a0_0 .net *"_ivl_113", 0 0, L_0x60000020bf20;  1 drivers
v0x6000000ee640_0 .net *"_ivl_115", 0 0, L_0x600000237f20;  1 drivers
v0x6000000ee370_0 .net *"_ivl_117", 0 0, L_0x600000237e80;  1 drivers
v0x6000000ee010_0 .net *"_ivl_119", 0 0, L_0x6000018466f0;  1 drivers
v0x6000000edd40_0 .net *"_ivl_121", 0 0, L_0x600000237d40;  1 drivers
v0x6000000ed9e0_0 .net *"_ivl_123", 0 0, L_0x600000237ca0;  1 drivers
v0x6000000ed710_0 .net *"_ivl_125", 0 0, L_0x600001846680;  1 drivers
v0x6000000ed3b0_0 .net *"_ivl_127", 0 0, L_0x600000237c00;  1 drivers
v0x6000000ed0e0_0 .net *"_ivl_129", 0 0, L_0x600001846610;  1 drivers
v0x6000000ecd80_0 .net *"_ivl_13", 0 0, L_0x6000002083c0;  1 drivers
v0x6000000ecab0_0 .net *"_ivl_133", 0 0, L_0x600000237de0;  1 drivers
v0x6000000ef210_0 .net *"_ivl_135", 0 0, L_0x600000237840;  1 drivers
v0x6000000ef060_0 .net *"_ivl_137", 0 0, L_0x6000002377a0;  1 drivers
v0x6000000ef0f0_0 .net *"_ivl_139", 0 0, L_0x6000018465a0;  1 drivers
v0x6000000eeeb0_0 .net *"_ivl_141", 0 0, L_0x600000237700;  1 drivers
v0x6000000eef40_0 .net *"_ivl_143", 0 0, L_0x600000237660;  1 drivers
v0x6000000eed00_0 .net *"_ivl_145", 0 0, L_0x600001846530;  1 drivers
v0x6000000eed90_0 .net *"_ivl_147", 0 0, L_0x6000002375c0;  1 drivers
v0x6000000eeb50_0 .net *"_ivl_149", 0 0, L_0x600000237520;  1 drivers
v0x6000000eebe0_0 .net *"_ivl_15", 0 0, L_0x600001846df0;  1 drivers
v0x6000000eea30_0 .net *"_ivl_151", 0 0, L_0x6000018464c0;  1 drivers
v0x6000000eeac0_0 .net *"_ivl_155", 0 0, L_0x600000237480;  1 drivers
v0x6000000ee880_0 .net *"_ivl_157", 0 0, L_0x6000002373e0;  1 drivers
v0x6000000ee910_0 .net *"_ivl_159", 0 0, L_0x600000237340;  1 drivers
v0x6000000ee6d0_0 .net *"_ivl_161", 0 0, L_0x600001846450;  1 drivers
v0x6000000ee760_0 .net *"_ivl_163", 0 0, L_0x6000002372a0;  1 drivers
v0x6000000ee520_0 .net *"_ivl_165", 0 0, L_0x6000018463e0;  1 drivers
v0x6000000ee5b0_0 .net *"_ivl_167", 0 0, L_0x600000237200;  1 drivers
v0x6000000ee400_0 .net *"_ivl_169", 0 0, L_0x600001846370;  1 drivers
v0x6000000ee490_0 .net *"_ivl_173", 0 0, L_0x600000237160;  1 drivers
v0x6000000ee250_0 .net *"_ivl_175", 0 0, L_0x6000002370c0;  1 drivers
v0x6000000ee2e0_0 .net *"_ivl_177", 0 0, L_0x600000237020;  1 drivers
v0x6000000ee0a0_0 .net *"_ivl_179", 0 0, L_0x600001846300;  1 drivers
v0x6000000ee130_0 .net *"_ivl_181", 0 0, L_0x600000236f80;  1 drivers
v0x6000000edef0_0 .net *"_ivl_183", 0 0, L_0x600001846290;  1 drivers
v0x6000000edf80_0 .net *"_ivl_185", 0 0, L_0x600000236ee0;  1 drivers
v0x6000000eddd0_0 .net *"_ivl_187", 0 0, L_0x600000235a40;  1 drivers
v0x6000000ede60_0 .net *"_ivl_189", 0 0, L_0x600001846220;  1 drivers
v0x6000000edc20_0 .net *"_ivl_19", 0 0, L_0x600000208320;  1 drivers
v0x6000000edcb0_0 .net *"_ivl_193", 0 0, L_0x6000002359a0;  1 drivers
v0x6000000eda70_0 .net *"_ivl_195", 0 0, L_0x600000235900;  1 drivers
v0x6000000edb00_0 .net *"_ivl_197", 0 0, L_0x600000235860;  1 drivers
v0x6000000ed8c0_0 .net *"_ivl_199", 0 0, L_0x6000018461b0;  1 drivers
v0x6000000ed950_0 .net *"_ivl_201", 0 0, L_0x6000002357c0;  1 drivers
v0x6000000ed7a0_0 .net *"_ivl_203", 0 0, L_0x600000235720;  1 drivers
v0x6000000ed830_0 .net *"_ivl_205", 0 0, L_0x600001846140;  1 drivers
v0x6000000ed5f0_0 .net *"_ivl_207", 0 0, L_0x600000235680;  1 drivers
v0x6000000ed680_0 .net *"_ivl_209", 0 0, L_0x6000018460d0;  1 drivers
v0x6000000ed440_0 .net *"_ivl_21", 0 0, L_0x600000208280;  1 drivers
v0x6000000ed4d0_0 .net *"_ivl_213", 0 0, L_0x6000002355e0;  1 drivers
v0x6000000ed290_0 .net *"_ivl_215", 0 0, L_0x600000235540;  1 drivers
v0x6000000ed320_0 .net *"_ivl_217", 0 0, L_0x6000002354a0;  1 drivers
v0x6000000ed170_0 .net *"_ivl_219", 0 0, L_0x600001846060;  1 drivers
v0x6000000ed200_0 .net *"_ivl_221", 0 0, L_0x600000235400;  1 drivers
v0x6000000ecfc0_0 .net *"_ivl_223", 0 0, L_0x600000235360;  1 drivers
v0x6000000ed050_0 .net *"_ivl_225", 0 0, L_0x600001845ff0;  1 drivers
v0x6000000ece10_0 .net *"_ivl_227", 0 0, L_0x6000002352c0;  1 drivers
v0x6000000ecea0_0 .net *"_ivl_229", 0 0, L_0x600000235220;  1 drivers
v0x6000000ecc60_0 .net *"_ivl_23", 0 0, L_0x600001846d80;  1 drivers
v0x6000000eccf0_0 .net *"_ivl_231", 0 0, L_0x600001845f80;  1 drivers
v0x6000000ecb40_0 .net *"_ivl_235", 0 0, L_0x600000235180;  1 drivers
v0x6000000ecbd0_0 .net *"_ivl_237", 0 0, L_0x6000002350e0;  1 drivers
v0x6000000ec990_0 .net *"_ivl_239", 0 0, L_0x600000230b40;  1 drivers
v0x6000000eca20_0 .net *"_ivl_241", 0 0, L_0x600000230aa0;  1 drivers
v0x600000017d50_0 .net *"_ivl_243", 0 0, L_0x600001845f10;  1 drivers
v0x6000000179f0_0 .net *"_ivl_245", 0 0, L_0x600000230a00;  1 drivers
v0x600000017720_0 .net *"_ivl_247", 0 0, L_0x600001845ea0;  1 drivers
v0x6000000173c0_0 .net *"_ivl_249", 0 0, L_0x600000230960;  1 drivers
v0x6000000170f0_0 .net *"_ivl_25", 0 0, L_0x6000002081e0;  1 drivers
v0x600000016d90_0 .net *"_ivl_251", 0 0, L_0x600001845e30;  1 drivers
v0x600000016ac0_0 .net *"_ivl_255", 0 0, L_0x6000002308c0;  1 drivers
v0x600000016760_0 .net *"_ivl_257", 0 0, L_0x600000230820;  1 drivers
v0x600000016490_0 .net *"_ivl_259", 0 0, L_0x600000230780;  1 drivers
v0x600000016130_0 .net *"_ivl_261", 0 0, L_0x6000002306e0;  1 drivers
v0x600000015e60_0 .net *"_ivl_263", 0 0, L_0x600001845dc0;  1 drivers
v0x600000015b00_0 .net *"_ivl_265", 0 0, L_0x600000232f80;  1 drivers
v0x600000015830_0 .net *"_ivl_267", 0 0, L_0x600001845d50;  1 drivers
v0x6000000154d0_0 .net *"_ivl_269", 0 0, L_0x600000232ee0;  1 drivers
v0x600000015200_0 .net *"_ivl_27", 0 0, L_0x600001846d10;  1 drivers
v0x600000013b10_0 .net *"_ivl_271", 0 0, L_0x600000232e40;  1 drivers
v0x600000013840_0 .net *"_ivl_273", 0 0, L_0x600001845ce0;  1 drivers
v0x6000000134e0_0 .net *"_ivl_277", 0 0, L_0x600000232da0;  1 drivers
v0x600000013210_0 .net *"_ivl_279", 0 0, L_0x600000232d00;  1 drivers
v0x600000012eb0_0 .net *"_ivl_281", 0 0, L_0x600000232c60;  1 drivers
v0x600000012be0_0 .net *"_ivl_283", 0 0, L_0x600000232bc0;  1 drivers
v0x600000012880_0 .net *"_ivl_285", 0 0, L_0x600001845c70;  1 drivers
v0x6000000125b0_0 .net *"_ivl_287", 0 0, L_0x600000232b20;  1 drivers
v0x60000001ddd0_0 .net *"_ivl_289", 0 0, L_0x600000232a80;  1 drivers
v0x60000001db00_0 .net *"_ivl_29", 0 0, L_0x600000208140;  1 drivers
v0x60000001d7a0_0 .net *"_ivl_291", 0 0, L_0x600001845c00;  1 drivers
v0x60000001d4d0_0 .net *"_ivl_293", 0 0, L_0x6000002329e0;  1 drivers
v0x60000001d170_0 .net *"_ivl_295", 0 0, L_0x600001845b90;  1 drivers
v0x60000001cea0_0 .net *"_ivl_3", 0 0, L_0x6000002085a0;  1 drivers
v0x60000001cb40_0 .net *"_ivl_300", 0 0, L_0x6000002328a0;  1 drivers
v0x60000001c870_0 .net *"_ivl_302", 0 0, L_0x600000232800;  1 drivers
v0x60000001c510_0 .net *"_ivl_304", 0 0, L_0x600000232760;  1 drivers
v0x60000001c240_0 .net *"_ivl_306", 0 0, L_0x6000002326c0;  1 drivers
v0x60000001be70_0 .net *"_ivl_308", 0 0, L_0x600001845b20;  1 drivers
v0x60000001bba0_0 .net *"_ivl_31", 0 0, L_0x6000002080a0;  1 drivers
v0x60000001b840_0 .net *"_ivl_310", 0 0, L_0x600000232620;  1 drivers
v0x60000001b570_0 .net *"_ivl_312", 0 0, L_0x600000231180;  1 drivers
v0x60000001b210_0 .net *"_ivl_314", 0 0, L_0x600001845ab0;  1 drivers
v0x60000001af40_0 .net *"_ivl_316", 0 0, L_0x6000002310e0;  1 drivers
v0x60000001abe0_0 .net *"_ivl_318", 0 0, L_0x600000231040;  1 drivers
v0x60000001a910_0 .net *"_ivl_320", 0 0, L_0x600001845a40;  1 drivers
v0x60000001a5b0_0 .net *"_ivl_33", 0 0, L_0x600001846ca0;  1 drivers
v0x60000001a2e0_0 .net *"_ivl_37", 0 0, L_0x600000208000;  1 drivers
v0x600000019f80_0 .net *"_ivl_39", 0 0, L_0x600000209f40;  1 drivers
v0x600000019cb0_0 .net *"_ivl_41", 0 0, L_0x600001846c30;  1 drivers
v0x600000019950_0 .net *"_ivl_43", 0 0, L_0x600000209ea0;  1 drivers
v0x600000019680_0 .net *"_ivl_45", 0 0, L_0x600000209e00;  1 drivers
v0x600000019320_0 .net *"_ivl_47", 0 0, L_0x600001846b50;  1 drivers
v0x600000019050_0 .net *"_ivl_49", 0 0, L_0x60000020bca0;  1 drivers
v0x600000018cf0_0 .net *"_ivl_5", 0 0, L_0x600000208500;  1 drivers
v0x600000018a20_0 .net *"_ivl_51", 0 0, L_0x600001846ae0;  1 drivers
v0x6000000186c0_0 .net *"_ivl_55", 0 0, L_0x60000020bc00;  1 drivers
v0x6000000183f0_0 .net *"_ivl_57", 0 0, L_0x60000020bb60;  1 drivers
v0x600000018090_0 .net *"_ivl_59", 0 0, L_0x600001846bc0;  1 drivers
v0x600000007d50_0 .net *"_ivl_61", 0 0, L_0x60000020bac0;  1 drivers
v0x6000000070f0_0 .net *"_ivl_63", 0 0, L_0x60000020ba20;  1 drivers
v0x600000006e20_0 .net *"_ivl_65", 0 0, L_0x600001846a70;  1 drivers
v0x600000006ac0_0 .net *"_ivl_67", 0 0, L_0x60000020b980;  1 drivers
v0x6000000067f0_0 .net *"_ivl_69", 0 0, L_0x60000020b840;  1 drivers
v0x600000006490_0 .net *"_ivl_7", 0 0, L_0x600001846ed0;  1 drivers
v0x6000000061c0_0 .net *"_ivl_71", 0 0, L_0x600001846a00;  1 drivers
v0x600000005e60_0 .net *"_ivl_75", 0 0, L_0x60000020b7a0;  1 drivers
v0x600000005b90_0 .net *"_ivl_77", 0 0, L_0x60000020b8e0;  1 drivers
v0x600000005830_0 .net *"_ivl_79", 0 0, L_0x60000020b700;  1 drivers
v0x600000005560_0 .net *"_ivl_81", 0 0, L_0x600001846990;  1 drivers
v0x600000005200_0 .net *"_ivl_83", 0 0, L_0x60000020b660;  1 drivers
v0x600000004f30_0 .net *"_ivl_85", 0 0, L_0x6000018468b0;  1 drivers
v0x600000004bd0_0 .net *"_ivl_87", 0 0, L_0x60000020b5c0;  1 drivers
v0x600000004900_0 .net *"_ivl_89", 0 0, L_0x600001846840;  1 drivers
v0x6000000045a0_0 .net *"_ivl_9", 0 0, L_0x600000208460;  1 drivers
v0x6000000042d0_0 .net *"_ivl_93", 0 0, L_0x60000020b520;  1 drivers
v0x600000003f00_0 .net *"_ivl_95", 0 0, L_0x60000020b480;  1 drivers
v0x600000003c30_0 .net *"_ivl_97", 0 0, L_0x60000020b3e0;  1 drivers
v0x6000000038d0_0 .net *"_ivl_99", 0 0, L_0x600001846920;  1 drivers
L_0x6000002085a0 .part v0x6000003393b0_0, 3, 1;
L_0x600000208500 .part v0x6000003393b0_0, 2, 1;
L_0x600000208460 .part v0x6000003393b0_0, 1, 1;
L_0x6000002083c0 .part v0x6000003393b0_0, 0, 1;
L_0x600000208320 .part v0x6000003393b0_0, 3, 1;
L_0x600000208280 .part v0x6000003393b0_0, 2, 1;
L_0x6000002081e0 .part v0x6000003393b0_0, 1, 1;
L_0x600000208140 .part v0x6000003393b0_0, 0, 1;
L_0x6000002080a0 .reduce/nor L_0x600000208140;
L_0x600000208000 .part v0x6000003393b0_0, 3, 1;
L_0x600000209f40 .part v0x6000003393b0_0, 2, 1;
L_0x600000209ea0 .part v0x6000003393b0_0, 1, 1;
L_0x600000209e00 .reduce/nor L_0x600000209ea0;
L_0x60000020bca0 .part v0x6000003393b0_0, 0, 1;
L_0x60000020bc00 .part v0x6000003393b0_0, 3, 1;
L_0x60000020bb60 .part v0x6000003393b0_0, 2, 1;
L_0x60000020bac0 .part v0x6000003393b0_0, 1, 1;
L_0x60000020ba20 .reduce/nor L_0x60000020bac0;
L_0x60000020b980 .part v0x6000003393b0_0, 0, 1;
L_0x60000020b840 .reduce/nor L_0x60000020b980;
L_0x60000020b7a0 .part v0x6000003393b0_0, 3, 1;
L_0x60000020b8e0 .part v0x6000003393b0_0, 2, 1;
L_0x60000020b700 .reduce/nor L_0x60000020b8e0;
L_0x60000020b660 .part v0x6000003393b0_0, 1, 1;
L_0x60000020b5c0 .part v0x6000003393b0_0, 0, 1;
L_0x60000020b520 .part v0x6000003393b0_0, 3, 1;
L_0x60000020b480 .part v0x6000003393b0_0, 2, 1;
L_0x60000020b3e0 .reduce/nor L_0x60000020b480;
L_0x60000020bd40 .part v0x6000003393b0_0, 1, 1;
L_0x60000020bde0 .part v0x6000003393b0_0, 0, 1;
L_0x60000020be80 .reduce/nor L_0x60000020bde0;
L_0x60000020bf20 .part v0x6000003393b0_0, 3, 1;
L_0x600000237f20 .part v0x6000003393b0_0, 2, 1;
L_0x600000237e80 .reduce/nor L_0x600000237f20;
L_0x600000237d40 .part v0x6000003393b0_0, 1, 1;
L_0x600000237ca0 .reduce/nor L_0x600000237d40;
L_0x600000237c00 .part v0x6000003393b0_0, 0, 1;
L_0x600000237de0 .part v0x6000003393b0_0, 3, 1;
L_0x600000237840 .part v0x6000003393b0_0, 2, 1;
L_0x6000002377a0 .reduce/nor L_0x600000237840;
L_0x600000237700 .part v0x6000003393b0_0, 1, 1;
L_0x600000237660 .reduce/nor L_0x600000237700;
L_0x6000002375c0 .part v0x6000003393b0_0, 0, 1;
L_0x600000237520 .reduce/nor L_0x6000002375c0;
L_0x600000237480 .part v0x6000003393b0_0, 3, 1;
L_0x6000002373e0 .reduce/nor L_0x600000237480;
L_0x600000237340 .part v0x6000003393b0_0, 2, 1;
L_0x6000002372a0 .part v0x6000003393b0_0, 1, 1;
L_0x600000237200 .part v0x6000003393b0_0, 0, 1;
L_0x600000237160 .part v0x6000003393b0_0, 3, 1;
L_0x6000002370c0 .reduce/nor L_0x600000237160;
L_0x600000237020 .part v0x6000003393b0_0, 2, 1;
L_0x600000236f80 .part v0x6000003393b0_0, 1, 1;
L_0x600000236ee0 .part v0x6000003393b0_0, 0, 1;
L_0x600000235a40 .reduce/nor L_0x600000236ee0;
L_0x6000002359a0 .part v0x6000003393b0_0, 3, 1;
L_0x600000235900 .reduce/nor L_0x6000002359a0;
L_0x600000235860 .part v0x6000003393b0_0, 2, 1;
L_0x6000002357c0 .part v0x6000003393b0_0, 1, 1;
L_0x600000235720 .reduce/nor L_0x6000002357c0;
L_0x600000235680 .part v0x6000003393b0_0, 0, 1;
L_0x6000002355e0 .part v0x6000003393b0_0, 3, 1;
L_0x600000235540 .reduce/nor L_0x6000002355e0;
L_0x6000002354a0 .part v0x6000003393b0_0, 2, 1;
L_0x600000235400 .part v0x6000003393b0_0, 1, 1;
L_0x600000235360 .reduce/nor L_0x600000235400;
L_0x6000002352c0 .part v0x6000003393b0_0, 0, 1;
L_0x600000235220 .reduce/nor L_0x6000002352c0;
L_0x600000235180 .part v0x6000003393b0_0, 3, 1;
L_0x6000002350e0 .reduce/nor L_0x600000235180;
L_0x600000230b40 .part v0x6000003393b0_0, 2, 1;
L_0x600000230aa0 .reduce/nor L_0x600000230b40;
L_0x600000230a00 .part v0x6000003393b0_0, 1, 1;
L_0x600000230960 .part v0x6000003393b0_0, 0, 1;
L_0x6000002308c0 .part v0x6000003393b0_0, 3, 1;
L_0x600000230820 .reduce/nor L_0x6000002308c0;
L_0x600000230780 .part v0x6000003393b0_0, 2, 1;
L_0x6000002306e0 .reduce/nor L_0x600000230780;
L_0x600000232f80 .part v0x6000003393b0_0, 1, 1;
L_0x600000232ee0 .part v0x6000003393b0_0, 0, 1;
L_0x600000232e40 .reduce/nor L_0x600000232ee0;
L_0x600000232da0 .part v0x6000003393b0_0, 3, 1;
L_0x600000232d00 .reduce/nor L_0x600000232da0;
L_0x600000232c60 .part v0x6000003393b0_0, 2, 1;
L_0x600000232bc0 .reduce/nor L_0x600000232c60;
L_0x600000232b20 .part v0x6000003393b0_0, 1, 1;
L_0x600000232a80 .reduce/nor L_0x600000232b20;
L_0x6000002329e0 .part v0x6000003393b0_0, 0, 1;
LS_0x600000232940_0_0 .concat8 [ 1 1 1 1], L_0x600001845a40, L_0x600001845b90, L_0x600001845ce0, L_0x600001845e30;
LS_0x600000232940_0_4 .concat8 [ 1 1 1 1], L_0x600001845f80, L_0x6000018460d0, L_0x600001846220, L_0x600001846370;
LS_0x600000232940_0_8 .concat8 [ 1 1 1 1], L_0x6000018464c0, L_0x600001846610, L_0x600001846760, L_0x600001846840;
LS_0x600000232940_0_12 .concat8 [ 1 1 1 1], L_0x600001846a00, L_0x600001846ae0, L_0x600001846ca0, L_0x600001846df0;
L_0x600000232940 .concat8 [ 4 4 4 4], LS_0x600000232940_0_0, LS_0x600000232940_0_4, LS_0x600000232940_0_8, LS_0x600000232940_0_12;
L_0x6000002328a0 .part v0x6000003393b0_0, 3, 1;
L_0x600000232800 .reduce/nor L_0x6000002328a0;
L_0x600000232760 .part v0x6000003393b0_0, 2, 1;
L_0x6000002326c0 .reduce/nor L_0x600000232760;
L_0x600000232620 .part v0x6000003393b0_0, 1, 1;
L_0x600000231180 .reduce/nor L_0x600000232620;
L_0x6000002310e0 .part v0x6000003393b0_0, 0, 1;
L_0x600000231040 .reduce/nor L_0x6000002310e0;
S_0x7fcf30fabb60 .scope module, "readDecoder2" "ReadDecoder_4_16" 4 19, 5 51 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x6000018459d0 .functor AND 1, L_0x60000023f200, L_0x60000023f160, C4<1>, C4<1>;
L_0x600001845960 .functor AND 1, L_0x6000018459d0, L_0x60000023f0c0, C4<1>, C4<1>;
L_0x6000018458f0 .functor AND 1, L_0x600001845960, L_0x60000023f020, C4<1>, C4<1>;
L_0x600001845880 .functor AND 1, L_0x60000023ef80, L_0x60000023eee0, C4<1>, C4<1>;
L_0x600001845810 .functor AND 1, L_0x600001845880, L_0x60000023ee40, C4<1>, C4<1>;
L_0x6000018457a0 .functor AND 1, L_0x600001845810, L_0x60000023ed00, C4<1>, C4<1>;
L_0x600001845730 .functor AND 1, L_0x60000023ec60, L_0x60000023ebc0, C4<1>, C4<1>;
L_0x600001845650 .functor AND 1, L_0x600001845730, L_0x60000023ea80, C4<1>, C4<1>;
L_0x6000018455e0 .functor AND 1, L_0x600001845650, L_0x60000023e9e0, C4<1>, C4<1>;
L_0x6000018456c0 .functor AND 1, L_0x60000023e940, L_0x60000023d4a0, C4<1>, C4<1>;
L_0x600001845570 .functor AND 1, L_0x6000018456c0, L_0x60000023d360, C4<1>, C4<1>;
L_0x600001845500 .functor AND 1, L_0x600001845570, L_0x60000023d180, C4<1>, C4<1>;
L_0x600001845490 .functor AND 1, L_0x60000023d0e0, L_0x60000023d040, C4<1>, C4<1>;
L_0x6000018453b0 .functor AND 1, L_0x600001845490, L_0x60000023cfa0, C4<1>, C4<1>;
L_0x600001845340 .functor AND 1, L_0x6000018453b0, L_0x60000023cf00, C4<1>, C4<1>;
L_0x600001845420 .functor AND 1, L_0x60000023ba20, L_0x60000023b8e0, C4<1>, C4<1>;
L_0x6000018452d0 .functor AND 1, L_0x600001845420, L_0x60000023b840, C4<1>, C4<1>;
L_0x600001845260 .functor AND 1, L_0x6000018452d0, L_0x60000023b700, C4<1>, C4<1>;
L_0x6000018451f0 .functor AND 1, L_0x60000023b660, L_0x60000023b520, C4<1>, C4<1>;
L_0x600001845180 .functor AND 1, L_0x6000018451f0, L_0x60000023b340, C4<1>, C4<1>;
L_0x600001845110 .functor AND 1, L_0x600001845180, L_0x60000023b2a0, C4<1>, C4<1>;
L_0x6000018450a0 .functor AND 1, L_0x60000023b480, L_0x60000023b160, C4<1>, C4<1>;
L_0x600001845030 .functor AND 1, L_0x6000018450a0, L_0x600000238820, C4<1>, C4<1>;
L_0x600001844fc0 .functor AND 1, L_0x600001845030, L_0x6000002386e0, C4<1>, C4<1>;
L_0x600001844f50 .functor AND 1, L_0x6000002385a0, L_0x600000238500, C4<1>, C4<1>;
L_0x600001844ee0 .functor AND 1, L_0x600001844f50, L_0x600000238460, C4<1>, C4<1>;
L_0x600001844e70 .functor AND 1, L_0x600001844ee0, L_0x6000002383c0, C4<1>, C4<1>;
L_0x600001844e00 .functor AND 1, L_0x600000238280, L_0x6000002381e0, C4<1>, C4<1>;
L_0x600001844d90 .functor AND 1, L_0x600001844e00, L_0x600000238140, C4<1>, C4<1>;
L_0x600001844d20 .functor AND 1, L_0x600001844d90, L_0x600000238000, C4<1>, C4<1>;
L_0x600001844cb0 .functor AND 1, L_0x600000223b60, L_0x600000223ac0, C4<1>, C4<1>;
L_0x600001844c40 .functor AND 1, L_0x600001844cb0, L_0x600000223980, C4<1>, C4<1>;
L_0x600001844bd0 .functor AND 1, L_0x600001844c40, L_0x6000002238e0, C4<1>, C4<1>;
L_0x600001844b60 .functor AND 1, L_0x6000002237a0, L_0x600000223700, C4<1>, C4<1>;
L_0x600001844af0 .functor AND 1, L_0x600001844b60, L_0x6000002235c0, C4<1>, C4<1>;
L_0x600001844a80 .functor AND 1, L_0x600001844af0, L_0x600000223480, C4<1>, C4<1>;
L_0x600001844a10 .functor AND 1, L_0x600000223340, L_0x600000221e00, C4<1>, C4<1>;
L_0x6000018449a0 .functor AND 1, L_0x600001844a10, L_0x600000221d60, C4<1>, C4<1>;
L_0x600001844930 .functor AND 1, L_0x6000018449a0, L_0x600000221cc0, C4<1>, C4<1>;
L_0x6000018448c0 .functor AND 1, L_0x600000221b80, L_0x600000221a40, C4<1>, C4<1>;
L_0x600001844850 .functor AND 1, L_0x6000018448c0, L_0x6000002219a0, C4<1>, C4<1>;
L_0x6000018447e0 .functor AND 1, L_0x600001844850, L_0x600000221860, C4<1>, C4<1>;
L_0x600001844770 .functor AND 1, L_0x600000221720, L_0x6000002215e0, C4<1>, C4<1>;
L_0x600001844700 .functor AND 1, L_0x600001844770, L_0x6000002214a0, C4<1>, C4<1>;
L_0x600001844690 .functor AND 1, L_0x600001844700, L_0x600000221400, C4<1>, C4<1>;
L_0x600001844620 .functor AND 1, L_0x600000221220, L_0x6000002210e0, C4<1>, C4<1>;
L_0x6000018445b0 .functor AND 1, L_0x600001844620, L_0x60000022f840, C4<1>, C4<1>;
L_0x600001844540 .functor AND 1, L_0x6000018445b0, L_0x60000022f700, C4<1>, C4<1>;
v0x600000003600_0 .net "RegId", 3 0, v0x600000339440_0;  alias, 1 drivers
v0x6000000032a0_0 .net "Wordline", 15 0, L_0x600000221360;  alias, 1 drivers
v0x600000002fd0_0 .net *"_ivl_101", 0 0, L_0x60000023b840;  1 drivers
v0x600000002c70_0 .net *"_ivl_103", 0 0, L_0x6000018452d0;  1 drivers
v0x6000000029a0_0 .net *"_ivl_105", 0 0, L_0x60000023b7a0;  1 drivers
v0x600000002640_0 .net *"_ivl_107", 0 0, L_0x60000023b700;  1 drivers
v0x600000002370_0 .net *"_ivl_109", 0 0, L_0x600001845260;  1 drivers
v0x600000002010_0 .net *"_ivl_11", 0 0, L_0x600001845960;  1 drivers
v0x600000001d40_0 .net *"_ivl_113", 0 0, L_0x60000023b660;  1 drivers
v0x6000000019e0_0 .net *"_ivl_115", 0 0, L_0x60000023b5c0;  1 drivers
v0x600000001710_0 .net *"_ivl_117", 0 0, L_0x60000023b520;  1 drivers
v0x6000000013b0_0 .net *"_ivl_119", 0 0, L_0x6000018451f0;  1 drivers
v0x6000000010e0_0 .net *"_ivl_121", 0 0, L_0x60000023b3e0;  1 drivers
v0x600000000480_0 .net *"_ivl_123", 0 0, L_0x60000023b340;  1 drivers
v0x6000000001b0_0 .net *"_ivl_125", 0 0, L_0x600001845180;  1 drivers
v0x60000000fde0_0 .net *"_ivl_127", 0 0, L_0x60000023b2a0;  1 drivers
v0x60000000fb10_0 .net *"_ivl_129", 0 0, L_0x600001845110;  1 drivers
v0x60000000f7b0_0 .net *"_ivl_13", 0 0, L_0x60000023f020;  1 drivers
v0x60000000f4e0_0 .net *"_ivl_133", 0 0, L_0x60000023b480;  1 drivers
v0x60000000f180_0 .net *"_ivl_135", 0 0, L_0x60000023b200;  1 drivers
v0x60000000eeb0_0 .net *"_ivl_137", 0 0, L_0x60000023b160;  1 drivers
v0x60000000eb50_0 .net *"_ivl_139", 0 0, L_0x6000018450a0;  1 drivers
v0x60000000e880_0 .net *"_ivl_141", 0 0, L_0x60000023b0c0;  1 drivers
v0x60000000e520_0 .net *"_ivl_143", 0 0, L_0x600000238820;  1 drivers
v0x60000000e250_0 .net *"_ivl_145", 0 0, L_0x600001845030;  1 drivers
v0x60000000def0_0 .net *"_ivl_147", 0 0, L_0x600000238780;  1 drivers
v0x60000000dc20_0 .net *"_ivl_149", 0 0, L_0x6000002386e0;  1 drivers
v0x60000000d8c0_0 .net *"_ivl_15", 0 0, L_0x6000018458f0;  1 drivers
v0x60000000d5f0_0 .net *"_ivl_151", 0 0, L_0x600001844fc0;  1 drivers
v0x60000000d290_0 .net *"_ivl_155", 0 0, L_0x600000238640;  1 drivers
v0x60000000cfc0_0 .net *"_ivl_157", 0 0, L_0x6000002385a0;  1 drivers
v0x60000000cc60_0 .net *"_ivl_159", 0 0, L_0x600000238500;  1 drivers
v0x60000000c990_0 .net *"_ivl_161", 0 0, L_0x600001844f50;  1 drivers
v0x60000000c630_0 .net *"_ivl_163", 0 0, L_0x600000238460;  1 drivers
v0x60000000c360_0 .net *"_ivl_165", 0 0, L_0x600001844ee0;  1 drivers
v0x60000000c000_0 .net *"_ivl_167", 0 0, L_0x6000002383c0;  1 drivers
v0x60000000bcc0_0 .net *"_ivl_169", 0 0, L_0x600001844e70;  1 drivers
v0x60000000b960_0 .net *"_ivl_173", 0 0, L_0x600000238320;  1 drivers
v0x60000000b690_0 .net *"_ivl_175", 0 0, L_0x600000238280;  1 drivers
v0x60000000b330_0 .net *"_ivl_177", 0 0, L_0x6000002381e0;  1 drivers
v0x60000000b060_0 .net *"_ivl_179", 0 0, L_0x600001844e00;  1 drivers
v0x60000000ad00_0 .net *"_ivl_181", 0 0, L_0x600000238140;  1 drivers
v0x60000000aa30_0 .net *"_ivl_183", 0 0, L_0x600001844d90;  1 drivers
v0x60000000a6d0_0 .net *"_ivl_185", 0 0, L_0x6000002380a0;  1 drivers
v0x60000000a400_0 .net *"_ivl_187", 0 0, L_0x600000238000;  1 drivers
v0x6000000097a0_0 .net *"_ivl_189", 0 0, L_0x600001844d20;  1 drivers
v0x6000000094d0_0 .net *"_ivl_19", 0 0, L_0x60000023ef80;  1 drivers
v0x600000009170_0 .net *"_ivl_193", 0 0, L_0x600000223c00;  1 drivers
v0x600000008ea0_0 .net *"_ivl_195", 0 0, L_0x600000223b60;  1 drivers
v0x600000008b40_0 .net *"_ivl_197", 0 0, L_0x600000223ac0;  1 drivers
v0x600000008870_0 .net *"_ivl_199", 0 0, L_0x600001844cb0;  1 drivers
v0x600000008510_0 .net *"_ivl_201", 0 0, L_0x600000223a20;  1 drivers
v0x600000008240_0 .net *"_ivl_203", 0 0, L_0x600000223980;  1 drivers
v0x600000037e70_0 .net *"_ivl_205", 0 0, L_0x600001844c40;  1 drivers
v0x600000037ba0_0 .net *"_ivl_207", 0 0, L_0x6000002238e0;  1 drivers
v0x600000037840_0 .net *"_ivl_209", 0 0, L_0x600001844bd0;  1 drivers
v0x600000037570_0 .net *"_ivl_21", 0 0, L_0x60000023eee0;  1 drivers
v0x600000037210_0 .net *"_ivl_213", 0 0, L_0x600000223840;  1 drivers
v0x600000036f40_0 .net *"_ivl_215", 0 0, L_0x6000002237a0;  1 drivers
v0x600000036be0_0 .net *"_ivl_217", 0 0, L_0x600000223700;  1 drivers
v0x600000036910_0 .net *"_ivl_219", 0 0, L_0x600001844b60;  1 drivers
v0x6000000365b0_0 .net *"_ivl_221", 0 0, L_0x600000223660;  1 drivers
v0x6000000362e0_0 .net *"_ivl_223", 0 0, L_0x6000002235c0;  1 drivers
v0x600000035f80_0 .net *"_ivl_225", 0 0, L_0x600001844af0;  1 drivers
v0x600000035cb0_0 .net *"_ivl_227", 0 0, L_0x600000223520;  1 drivers
v0x600000035950_0 .net *"_ivl_229", 0 0, L_0x600000223480;  1 drivers
v0x600000035680_0 .net *"_ivl_23", 0 0, L_0x600001845880;  1 drivers
v0x600000035320_0 .net *"_ivl_231", 0 0, L_0x600001844a80;  1 drivers
v0x600000035050_0 .net *"_ivl_235", 0 0, L_0x6000002233e0;  1 drivers
v0x600000034cf0_0 .net *"_ivl_237", 0 0, L_0x600000223340;  1 drivers
v0x600000034a20_0 .net *"_ivl_239", 0 0, L_0x6000002232a0;  1 drivers
v0x6000000346c0_0 .net *"_ivl_241", 0 0, L_0x600000221e00;  1 drivers
v0x6000000343f0_0 .net *"_ivl_243", 0 0, L_0x600001844a10;  1 drivers
v0x600000034090_0 .net *"_ivl_245", 0 0, L_0x600000221d60;  1 drivers
v0x600000033d50_0 .net *"_ivl_247", 0 0, L_0x6000018449a0;  1 drivers
v0x6000000339f0_0 .net *"_ivl_249", 0 0, L_0x600000221cc0;  1 drivers
v0x600000033720_0 .net *"_ivl_25", 0 0, L_0x60000023ee40;  1 drivers
v0x600000032ac0_0 .net *"_ivl_251", 0 0, L_0x600001844930;  1 drivers
v0x6000000327f0_0 .net *"_ivl_255", 0 0, L_0x600000221c20;  1 drivers
v0x600000032490_0 .net *"_ivl_257", 0 0, L_0x600000221b80;  1 drivers
v0x6000000321c0_0 .net *"_ivl_259", 0 0, L_0x600000221ae0;  1 drivers
v0x600000031e60_0 .net *"_ivl_261", 0 0, L_0x600000221a40;  1 drivers
v0x600000031b90_0 .net *"_ivl_263", 0 0, L_0x6000018448c0;  1 drivers
v0x600000031830_0 .net *"_ivl_265", 0 0, L_0x6000002219a0;  1 drivers
v0x600000031560_0 .net *"_ivl_267", 0 0, L_0x600001844850;  1 drivers
v0x600000031200_0 .net *"_ivl_269", 0 0, L_0x600000221900;  1 drivers
v0x600000030f30_0 .net *"_ivl_27", 0 0, L_0x600001845810;  1 drivers
v0x600000030bd0_0 .net *"_ivl_271", 0 0, L_0x600000221860;  1 drivers
v0x600000030900_0 .net *"_ivl_273", 0 0, L_0x6000018447e0;  1 drivers
v0x6000000305a0_0 .net *"_ivl_277", 0 0, L_0x6000002217c0;  1 drivers
v0x6000000302d0_0 .net *"_ivl_279", 0 0, L_0x600000221720;  1 drivers
v0x60000003fde0_0 .net *"_ivl_281", 0 0, L_0x600000221680;  1 drivers
v0x60000003fa80_0 .net *"_ivl_283", 0 0, L_0x6000002215e0;  1 drivers
v0x60000003f7b0_0 .net *"_ivl_285", 0 0, L_0x600001844770;  1 drivers
v0x60000003ea30_0 .net *"_ivl_287", 0 0, L_0x600000221540;  1 drivers
v0x60000003e760_0 .net *"_ivl_289", 0 0, L_0x6000002214a0;  1 drivers
v0x60000003e400_0 .net *"_ivl_29", 0 0, L_0x60000023eda0;  1 drivers
v0x60000003e130_0 .net *"_ivl_291", 0 0, L_0x600001844700;  1 drivers
v0x60000003ddd0_0 .net *"_ivl_293", 0 0, L_0x600000221400;  1 drivers
v0x60000003db00_0 .net *"_ivl_295", 0 0, L_0x600001844690;  1 drivers
v0x60000003d7a0_0 .net *"_ivl_3", 0 0, L_0x60000023f200;  1 drivers
v0x60000003d440_0 .net *"_ivl_300", 0 0, L_0x6000002212c0;  1 drivers
v0x60000003d170_0 .net *"_ivl_302", 0 0, L_0x600000221220;  1 drivers
v0x60000003ce10_0 .net *"_ivl_304", 0 0, L_0x600000221180;  1 drivers
v0x60000003cb40_0 .net *"_ivl_306", 0 0, L_0x6000002210e0;  1 drivers
v0x60000003c7e0_0 .net *"_ivl_308", 0 0, L_0x600001844620;  1 drivers
v0x60000003c510_0 .net *"_ivl_31", 0 0, L_0x60000023ed00;  1 drivers
v0x60000003c1b0_0 .net *"_ivl_310", 0 0, L_0x60000022f8e0;  1 drivers
v0x60000003be70_0 .net *"_ivl_312", 0 0, L_0x60000022f840;  1 drivers
v0x60000003bb10_0 .net *"_ivl_314", 0 0, L_0x6000018445b0;  1 drivers
v0x60000003b840_0 .net *"_ivl_316", 0 0, L_0x60000022f7a0;  1 drivers
v0x60000003b4e0_0 .net *"_ivl_318", 0 0, L_0x60000022f700;  1 drivers
v0x60000003b210_0 .net *"_ivl_320", 0 0, L_0x600001844540;  1 drivers
v0x60000003aeb0_0 .net *"_ivl_33", 0 0, L_0x6000018457a0;  1 drivers
v0x60000003abe0_0 .net *"_ivl_37", 0 0, L_0x60000023ec60;  1 drivers
v0x60000003a880_0 .net *"_ivl_39", 0 0, L_0x60000023ebc0;  1 drivers
v0x60000003a5b0_0 .net *"_ivl_41", 0 0, L_0x600001845730;  1 drivers
v0x600000039950_0 .net *"_ivl_43", 0 0, L_0x60000023eb20;  1 drivers
v0x600000039680_0 .net *"_ivl_45", 0 0, L_0x60000023ea80;  1 drivers
v0x600000039320_0 .net *"_ivl_47", 0 0, L_0x600001845650;  1 drivers
v0x600000039050_0 .net *"_ivl_49", 0 0, L_0x60000023e9e0;  1 drivers
v0x600000038cf0_0 .net *"_ivl_5", 0 0, L_0x60000023f160;  1 drivers
v0x600000038a20_0 .net *"_ivl_51", 0 0, L_0x6000018455e0;  1 drivers
v0x6000000386c0_0 .net *"_ivl_55", 0 0, L_0x60000023e940;  1 drivers
v0x6000000383f0_0 .net *"_ivl_57", 0 0, L_0x60000023d4a0;  1 drivers
v0x600000038090_0 .net *"_ivl_59", 0 0, L_0x6000018456c0;  1 drivers
v0x600000027d50_0 .net *"_ivl_61", 0 0, L_0x60000023d400;  1 drivers
v0x6000000279f0_0 .net *"_ivl_63", 0 0, L_0x60000023d360;  1 drivers
v0x600000027720_0 .net *"_ivl_65", 0 0, L_0x600001845570;  1 drivers
v0x6000000273c0_0 .net *"_ivl_67", 0 0, L_0x60000023d2c0;  1 drivers
v0x6000000270f0_0 .net *"_ivl_69", 0 0, L_0x60000023d180;  1 drivers
v0x600000026d90_0 .net *"_ivl_7", 0 0, L_0x6000018459d0;  1 drivers
v0x600000026ac0_0 .net *"_ivl_71", 0 0, L_0x600001845500;  1 drivers
v0x600000026760_0 .net *"_ivl_75", 0 0, L_0x60000023d0e0;  1 drivers
v0x600000026490_0 .net *"_ivl_77", 0 0, L_0x60000023d220;  1 drivers
v0x600000026130_0 .net *"_ivl_79", 0 0, L_0x60000023d040;  1 drivers
v0x600000025e60_0 .net *"_ivl_81", 0 0, L_0x600001845490;  1 drivers
v0x600000025b00_0 .net *"_ivl_83", 0 0, L_0x60000023cfa0;  1 drivers
v0x600000025830_0 .net *"_ivl_85", 0 0, L_0x6000018453b0;  1 drivers
v0x6000000254d0_0 .net *"_ivl_87", 0 0, L_0x60000023cf00;  1 drivers
v0x600000025200_0 .net *"_ivl_89", 0 0, L_0x600001845340;  1 drivers
v0x600000024ea0_0 .net *"_ivl_9", 0 0, L_0x60000023f0c0;  1 drivers
v0x600000024bd0_0 .net *"_ivl_93", 0 0, L_0x60000023ba20;  1 drivers
v0x600000024870_0 .net *"_ivl_95", 0 0, L_0x60000023b980;  1 drivers
v0x6000000243f0_0 .net *"_ivl_97", 0 0, L_0x60000023b8e0;  1 drivers
v0x600000024120_0 .net *"_ivl_99", 0 0, L_0x600001845420;  1 drivers
L_0x60000023f200 .part v0x600000339440_0, 3, 1;
L_0x60000023f160 .part v0x600000339440_0, 2, 1;
L_0x60000023f0c0 .part v0x600000339440_0, 1, 1;
L_0x60000023f020 .part v0x600000339440_0, 0, 1;
L_0x60000023ef80 .part v0x600000339440_0, 3, 1;
L_0x60000023eee0 .part v0x600000339440_0, 2, 1;
L_0x60000023ee40 .part v0x600000339440_0, 1, 1;
L_0x60000023eda0 .part v0x600000339440_0, 0, 1;
L_0x60000023ed00 .reduce/nor L_0x60000023eda0;
L_0x60000023ec60 .part v0x600000339440_0, 3, 1;
L_0x60000023ebc0 .part v0x600000339440_0, 2, 1;
L_0x60000023eb20 .part v0x600000339440_0, 1, 1;
L_0x60000023ea80 .reduce/nor L_0x60000023eb20;
L_0x60000023e9e0 .part v0x600000339440_0, 0, 1;
L_0x60000023e940 .part v0x600000339440_0, 3, 1;
L_0x60000023d4a0 .part v0x600000339440_0, 2, 1;
L_0x60000023d400 .part v0x600000339440_0, 1, 1;
L_0x60000023d360 .reduce/nor L_0x60000023d400;
L_0x60000023d2c0 .part v0x600000339440_0, 0, 1;
L_0x60000023d180 .reduce/nor L_0x60000023d2c0;
L_0x60000023d0e0 .part v0x600000339440_0, 3, 1;
L_0x60000023d220 .part v0x600000339440_0, 2, 1;
L_0x60000023d040 .reduce/nor L_0x60000023d220;
L_0x60000023cfa0 .part v0x600000339440_0, 1, 1;
L_0x60000023cf00 .part v0x600000339440_0, 0, 1;
L_0x60000023ba20 .part v0x600000339440_0, 3, 1;
L_0x60000023b980 .part v0x600000339440_0, 2, 1;
L_0x60000023b8e0 .reduce/nor L_0x60000023b980;
L_0x60000023b840 .part v0x600000339440_0, 1, 1;
L_0x60000023b7a0 .part v0x600000339440_0, 0, 1;
L_0x60000023b700 .reduce/nor L_0x60000023b7a0;
L_0x60000023b660 .part v0x600000339440_0, 3, 1;
L_0x60000023b5c0 .part v0x600000339440_0, 2, 1;
L_0x60000023b520 .reduce/nor L_0x60000023b5c0;
L_0x60000023b3e0 .part v0x600000339440_0, 1, 1;
L_0x60000023b340 .reduce/nor L_0x60000023b3e0;
L_0x60000023b2a0 .part v0x600000339440_0, 0, 1;
L_0x60000023b480 .part v0x600000339440_0, 3, 1;
L_0x60000023b200 .part v0x600000339440_0, 2, 1;
L_0x60000023b160 .reduce/nor L_0x60000023b200;
L_0x60000023b0c0 .part v0x600000339440_0, 1, 1;
L_0x600000238820 .reduce/nor L_0x60000023b0c0;
L_0x600000238780 .part v0x600000339440_0, 0, 1;
L_0x6000002386e0 .reduce/nor L_0x600000238780;
L_0x600000238640 .part v0x600000339440_0, 3, 1;
L_0x6000002385a0 .reduce/nor L_0x600000238640;
L_0x600000238500 .part v0x600000339440_0, 2, 1;
L_0x600000238460 .part v0x600000339440_0, 1, 1;
L_0x6000002383c0 .part v0x600000339440_0, 0, 1;
L_0x600000238320 .part v0x600000339440_0, 3, 1;
L_0x600000238280 .reduce/nor L_0x600000238320;
L_0x6000002381e0 .part v0x600000339440_0, 2, 1;
L_0x600000238140 .part v0x600000339440_0, 1, 1;
L_0x6000002380a0 .part v0x600000339440_0, 0, 1;
L_0x600000238000 .reduce/nor L_0x6000002380a0;
L_0x600000223c00 .part v0x600000339440_0, 3, 1;
L_0x600000223b60 .reduce/nor L_0x600000223c00;
L_0x600000223ac0 .part v0x600000339440_0, 2, 1;
L_0x600000223a20 .part v0x600000339440_0, 1, 1;
L_0x600000223980 .reduce/nor L_0x600000223a20;
L_0x6000002238e0 .part v0x600000339440_0, 0, 1;
L_0x600000223840 .part v0x600000339440_0, 3, 1;
L_0x6000002237a0 .reduce/nor L_0x600000223840;
L_0x600000223700 .part v0x600000339440_0, 2, 1;
L_0x600000223660 .part v0x600000339440_0, 1, 1;
L_0x6000002235c0 .reduce/nor L_0x600000223660;
L_0x600000223520 .part v0x600000339440_0, 0, 1;
L_0x600000223480 .reduce/nor L_0x600000223520;
L_0x6000002233e0 .part v0x600000339440_0, 3, 1;
L_0x600000223340 .reduce/nor L_0x6000002233e0;
L_0x6000002232a0 .part v0x600000339440_0, 2, 1;
L_0x600000221e00 .reduce/nor L_0x6000002232a0;
L_0x600000221d60 .part v0x600000339440_0, 1, 1;
L_0x600000221cc0 .part v0x600000339440_0, 0, 1;
L_0x600000221c20 .part v0x600000339440_0, 3, 1;
L_0x600000221b80 .reduce/nor L_0x600000221c20;
L_0x600000221ae0 .part v0x600000339440_0, 2, 1;
L_0x600000221a40 .reduce/nor L_0x600000221ae0;
L_0x6000002219a0 .part v0x600000339440_0, 1, 1;
L_0x600000221900 .part v0x600000339440_0, 0, 1;
L_0x600000221860 .reduce/nor L_0x600000221900;
L_0x6000002217c0 .part v0x600000339440_0, 3, 1;
L_0x600000221720 .reduce/nor L_0x6000002217c0;
L_0x600000221680 .part v0x600000339440_0, 2, 1;
L_0x6000002215e0 .reduce/nor L_0x600000221680;
L_0x600000221540 .part v0x600000339440_0, 1, 1;
L_0x6000002214a0 .reduce/nor L_0x600000221540;
L_0x600000221400 .part v0x600000339440_0, 0, 1;
LS_0x600000221360_0_0 .concat8 [ 1 1 1 1], L_0x600001844540, L_0x600001844690, L_0x6000018447e0, L_0x600001844930;
LS_0x600000221360_0_4 .concat8 [ 1 1 1 1], L_0x600001844a80, L_0x600001844bd0, L_0x600001844d20, L_0x600001844e70;
LS_0x600000221360_0_8 .concat8 [ 1 1 1 1], L_0x600001844fc0, L_0x600001845110, L_0x600001845260, L_0x600001845340;
LS_0x600000221360_0_12 .concat8 [ 1 1 1 1], L_0x600001845500, L_0x6000018455e0, L_0x6000018457a0, L_0x6000018458f0;
L_0x600000221360 .concat8 [ 4 4 4 4], LS_0x600000221360_0_0, LS_0x600000221360_0_4, LS_0x600000221360_0_8, LS_0x600000221360_0_12;
L_0x6000002212c0 .part v0x600000339440_0, 3, 1;
L_0x600000221220 .reduce/nor L_0x6000002212c0;
L_0x600000221180 .part v0x600000339440_0, 2, 1;
L_0x6000002210e0 .reduce/nor L_0x600000221180;
L_0x60000022f8e0 .part v0x600000339440_0, 1, 1;
L_0x60000022f840 .reduce/nor L_0x60000022f8e0;
L_0x60000022f7a0 .part v0x600000339440_0, 0, 1;
L_0x60000022f700 .reduce/nor L_0x60000022f7a0;
S_0x7fcf30fa5ab0 .scope module, "regArray[0]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000199b90_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000001998c0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000199560_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x600000199290_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  1 drivers
v0x600000198f30_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  1 drivers
v0x600000198c60_0 .net "WriteReg", 0 0, L_0x6000002fd220;  1 drivers
v0x600000198900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000198630_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025ca00 .part v0x600000339050_0, 0, 1;
L_0x60000025ce60 .part v0x600000339050_0, 1, 1;
L_0x600000247f20 .part v0x600000339050_0, 2, 1;
L_0x600000247e80 .part v0x600000339050_0, 3, 1;
L_0x600000247de0 .part v0x600000339050_0, 4, 1;
L_0x600000247d40 .part v0x600000339050_0, 5, 1;
L_0x600000247ca0 .part v0x600000339050_0, 6, 1;
L_0x600000247c00 .part v0x600000339050_0, 7, 1;
L_0x600000247b60 .part v0x600000339050_0, 8, 1;
L_0x600000247ac0 .part v0x600000339050_0, 9, 1;
L_0x600000247a20 .part v0x600000339050_0, 10, 1;
L_0x600000247980 .part v0x600000339050_0, 11, 1;
L_0x6000002478e0 .part v0x600000339050_0, 12, 1;
L_0x600000247840 .part v0x600000339050_0, 13, 1;
L_0x6000002477a0 .part v0x600000339050_0, 14, 1;
L_0x600000247700 .part v0x600000339050_0, 15, 1;
p0x7fcf31845998 .port I0x600003307160, L_0x600000251ae0;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31845998;
p0x7fcf31845e18 .port I0x600003307160, L_0x600000251860;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31845e18;
p0x7fcf31846238 .port I0x600003307160, L_0x600000251720;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31846238;
p0x7fcf31846658 .port I0x600003307160, L_0x6000002514a0;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31846658;
p0x7fcf31846a78 .port I0x600003307160, L_0x60000025d0e0;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf31846a78;
p0x7fcf31846e98 .port I0x600003307160, L_0x60000025df40;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31846e98;
p0x7fcf318472b8 .port I0x600003307160, L_0x60000025dcc0;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf318472b8;
p0x7fcf318476d8 .port I0x600003307160, L_0x60000025da40;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf318476d8;
p0x7fcf31847af8 .port I0x600003307160, L_0x60000025d7c0;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31847af8;
p0x7fcf31847f18 .port I0x600003307160, L_0x60000025cbe0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31847f18;
p0x7fcf31848338 .port I0x600003307160, L_0x60000025f980;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31848338;
p0x7fcf31848758 .port I0x600003307160, L_0x60000025f700;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31848758;
p0x7fcf31848b78 .port I0x600003307160, L_0x60000025f480;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf31848b78;
p0x7fcf31848f98 .port I0x600003307160, L_0x60000025d4a0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31848f98;
p0x7fcf318493b8 .port I0x600003307160, L_0x60000025d220;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf318493b8;
p0x7fcf318497d8 .port I0x600003307160, L_0x60000025cc80;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf318497d8;
p0x7fcf318459c8 .port I0x600003315fe0, L_0x6000002519a0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318459c8;
p0x7fcf31845e48 .port I0x600003315fe0, L_0x600000253700;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31845e48;
p0x7fcf31846268 .port I0x600003315fe0, L_0x6000002515e0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31846268;
p0x7fcf31846688 .port I0x600003315fe0, L_0x600000251360;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31846688;
p0x7fcf31846aa8 .port I0x600003315fe0, L_0x60000025cfa0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31846aa8;
p0x7fcf31846ec8 .port I0x600003315fe0, L_0x60000025de00;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31846ec8;
p0x7fcf318472e8 .port I0x600003315fe0, L_0x60000025db80;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318472e8;
p0x7fcf31847708 .port I0x600003315fe0, L_0x60000025d900;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31847708;
p0x7fcf31847b28 .port I0x600003315fe0, L_0x60000025d680;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31847b28;
p0x7fcf31847f48 .port I0x600003315fe0, L_0x60000025fac0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31847f48;
p0x7fcf31848368 .port I0x600003315fe0, L_0x60000025f840;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31848368;
p0x7fcf31848788 .port I0x600003315fe0, L_0x60000025f5c0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31848788;
p0x7fcf31848ba8 .port I0x600003315fe0, L_0x60000025d5e0;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31848ba8;
p0x7fcf31848fc8 .port I0x600003315fe0, L_0x60000025d360;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31848fc8;
p0x7fcf318493e8 .port I0x600003315fe0, L_0x60000025cd20;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318493e8;
p0x7fcf31849808 .port I0x600003315fe0, L_0x60000025caa0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31849808;
S_0x7fcf31effb60 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002f9f0_0 .net8 "Bitline1", 0 0, p0x7fcf31845998;  1 drivers, strength-aware
v0x60000002f690_0 .net8 "Bitline2", 0 0, p0x7fcf318459c8;  1 drivers, strength-aware
v0x60000002f3c0_0 .net "D", 0 0, L_0x60000025ca00;  1 drivers
v0x60000002f060_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x60000002ed90_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x60000002ea30_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x60000002e760_0 .net *"_ivl_0", 0 0, L_0x600000251b80;  1 drivers
o0x7fcf31845a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002e400_0 name=_ivl_2
v0x60000002e130_0 .net *"_ivl_6", 0 0, L_0x600000251a40;  1 drivers
o0x7fcf31845ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002ddd0_0 name=_ivl_8
v0x60000002db00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000002d7a0_0 .net "dffOut", 0 0, v0x600000020090_0;  1 drivers
v0x60000002d4d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000251b80 .functor MUXZ 1, v0x600000020090_0, L_0x60000025ca00, L_0x6000002fd220, C4<>;
L_0x600000251ae0 .functor MUXZ 1, o0x7fcf31845a88, L_0x600000251b80, L_0x6000002fdc20, C4<>;
L_0x600000251a40 .functor MUXZ 1, v0x600000020090_0, L_0x60000025ca00, L_0x6000002fd220, C4<>;
L_0x6000002519a0 .functor MUXZ 1, o0x7fcf31845ae8, L_0x600000251a40, L_0x6000002fe620, C4<>;
S_0x7fcf31eff3f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31effb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000020cf0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000020990_0 .net "d", 0 0, L_0x60000025ca00;  alias, 1 drivers
v0x6000000206c0_0 .net "q", 0 0, v0x600000020090_0;  alias, 1 drivers
v0x600000020360_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000020090_0 .var "state", 0 0;
v0x60000002fcc0_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
E_0x6000029df3c0 .event posedge, v0x600000020cf0_0;
S_0x7fcf31efec80 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002be70_0 .net8 "Bitline1", 0 0, p0x7fcf31845e18;  1 drivers, strength-aware
v0x60000002bba0_0 .net8 "Bitline2", 0 0, p0x7fcf31845e48;  1 drivers, strength-aware
v0x60000002af40_0 .net "D", 0 0, L_0x60000025ce60;  1 drivers
v0x60000002ac70_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x60000002a910_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x60000002a640_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x60000002a2e0_0 .net *"_ivl_0", 0 0, L_0x600000251900;  1 drivers
o0x7fcf31845ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002a010_0 name=_ivl_2
v0x600000029cb0_0 .net *"_ivl_6", 0 0, L_0x6000002537a0;  1 drivers
o0x7fcf31845f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000299e0_0 name=_ivl_8
v0x600000029680_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000293b0_0 .net "dffOut", 0 0, v0x60000002c510_0;  1 drivers
v0x600000029050_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000251900 .functor MUXZ 1, v0x60000002c510_0, L_0x60000025ce60, L_0x6000002fd220, C4<>;
L_0x600000251860 .functor MUXZ 1, o0x7fcf31845ea8, L_0x600000251900, L_0x6000002fdc20, C4<>;
L_0x6000002537a0 .functor MUXZ 1, v0x60000002c510_0, L_0x60000025ce60, L_0x6000002fd220, C4<>;
L_0x600000253700 .functor MUXZ 1, o0x7fcf31845f08, L_0x6000002537a0, L_0x6000002fe620, C4<>;
S_0x7fcf31efe510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31efec80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002d170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000002cea0_0 .net "d", 0 0, L_0x60000025ce60;  alias, 1 drivers
v0x60000002cb40_0 .net "q", 0 0, v0x60000002c510_0;  alias, 1 drivers
v0x60000002c870_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000002c510_0 .var "state", 0 0;
v0x60000002c240_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31efdda0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000057a80_0 .net8 "Bitline1", 0 0, p0x7fcf31846238;  1 drivers, strength-aware
v0x600000056e20_0 .net8 "Bitline2", 0 0, p0x7fcf31846268;  1 drivers, strength-aware
v0x600000056b50_0 .net "D", 0 0, L_0x600000247f20;  1 drivers
v0x6000000567f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000056520_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x6000000561c0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000055e60_0 .net *"_ivl_0", 0 0, L_0x6000002517c0;  1 drivers
o0x7fcf318462c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000055b90_0 name=_ivl_2
v0x600000055830_0 .net *"_ivl_6", 0 0, L_0x600000251680;  1 drivers
o0x7fcf31846328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000055560_0 name=_ivl_8
v0x600000055200_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000054f30_0 .net "dffOut", 0 0, v0x600000028120_0;  1 drivers
v0x600000054bd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002517c0 .functor MUXZ 1, v0x600000028120_0, L_0x600000247f20, L_0x6000002fd220, C4<>;
L_0x600000251720 .functor MUXZ 1, o0x7fcf318462c8, L_0x6000002517c0, L_0x6000002fdc20, C4<>;
L_0x600000251680 .functor MUXZ 1, v0x600000028120_0, L_0x600000247f20, L_0x6000002fd220, C4<>;
L_0x6000002515e0 .functor MUXZ 1, o0x7fcf31846328, L_0x600000251680, L_0x6000002fe620, C4<>;
S_0x7fcf31efd630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31efdda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000028d80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000028a20_0 .net "d", 0 0, L_0x600000247f20;  alias, 1 drivers
v0x600000028750_0 .net "q", 0 0, v0x600000028120_0;  alias, 1 drivers
v0x6000000283f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000028120_0 .var "state", 0 0;
v0x600000057d50_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31efcec0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000053600_0 .net8 "Bitline1", 0 0, p0x7fcf31846658;  1 drivers, strength-aware
v0x6000000529a0_0 .net8 "Bitline2", 0 0, p0x7fcf31846688;  1 drivers, strength-aware
v0x6000000526d0_0 .net "D", 0 0, L_0x600000247e80;  1 drivers
v0x600000052370_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x6000000520a0_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000051d40_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000051a70_0 .net *"_ivl_0", 0 0, L_0x600000251540;  1 drivers
o0x7fcf318466e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000051710_0 name=_ivl_2
v0x600000051440_0 .net *"_ivl_6", 0 0, L_0x600000251400;  1 drivers
o0x7fcf31846748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000510e0_0 name=_ivl_8
v0x600000050e10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000050ab0_0 .net "dffOut", 0 0, v0x600000053c30_0;  1 drivers
v0x6000000507e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000251540 .functor MUXZ 1, v0x600000053c30_0, L_0x600000247e80, L_0x6000002fd220, C4<>;
L_0x6000002514a0 .functor MUXZ 1, o0x7fcf318466e8, L_0x600000251540, L_0x6000002fdc20, C4<>;
L_0x600000251400 .functor MUXZ 1, v0x600000053c30_0, L_0x600000247e80, L_0x6000002fd220, C4<>;
L_0x600000251360 .functor MUXZ 1, o0x7fcf31846748, L_0x600000251400, L_0x6000002fe620, C4<>;
S_0x7fcf31efc750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31efcec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000054900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000545a0_0 .net "d", 0 0, L_0x600000247e80;  alias, 1 drivers
v0x6000000542d0_0 .net "q", 0 0, v0x600000053c30_0;  alias, 1 drivers
v0x600000053f00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000053c30_0 .var "state", 0 0;
v0x6000000538d0_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31efbfe0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005f180_0 .net8 "Bitline1", 0 0, p0x7fcf31846a78;  1 drivers, strength-aware
v0x60000005eeb0_0 .net8 "Bitline2", 0 0, p0x7fcf31846aa8;  1 drivers, strength-aware
v0x60000005eb50_0 .net "D", 0 0, L_0x600000247de0;  1 drivers
v0x60000005e880_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x60000005e520_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x60000005e250_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x60000005def0_0 .net *"_ivl_0", 0 0, L_0x60000025c780;  1 drivers
o0x7fcf31846b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005dc20_0 name=_ivl_2
v0x60000005d8c0_0 .net *"_ivl_6", 0 0, L_0x60000025d040;  1 drivers
o0x7fcf31846b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005d5f0_0 name=_ivl_8
v0x60000005d290_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000005cfc0_0 .net "dffOut", 0 0, v0x60000005f7b0_0;  1 drivers
v0x60000005cc60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025c780 .functor MUXZ 1, v0x60000005f7b0_0, L_0x600000247de0, L_0x6000002fd220, C4<>;
L_0x60000025d0e0 .functor MUXZ 1, o0x7fcf31846b08, L_0x60000025c780, L_0x6000002fdc20, C4<>;
L_0x60000025d040 .functor MUXZ 1, v0x60000005f7b0_0, L_0x600000247de0, L_0x6000002fd220, C4<>;
L_0x60000025cfa0 .functor MUXZ 1, o0x7fcf31846b68, L_0x60000025d040, L_0x6000002fe620, C4<>;
S_0x7fcf31efb870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31efbfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000050480_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000501b0_0 .net "d", 0 0, L_0x600000247de0;  alias, 1 drivers
v0x60000005fde0_0 .net "q", 0 0, v0x60000005f7b0_0;  alias, 1 drivers
v0x60000005fb10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000005f7b0_0 .var "state", 0 0;
v0x60000005f4e0_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31efb100 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005ad90_0 .net8 "Bitline1", 0 0, p0x7fcf31846e98;  1 drivers, strength-aware
v0x60000005a370_0 .net8 "Bitline2", 0 0, p0x7fcf31846ec8;  1 drivers, strength-aware
v0x60000005a0a0_0 .net "D", 0 0, L_0x600000247d40;  1 drivers
v0x600000059d40_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000059a70_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000059710_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000059440_0 .net *"_ivl_0", 0 0, L_0x60000025cf00;  1 drivers
o0x7fcf31846f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000590e0_0 name=_ivl_2
v0x600000058e10_0 .net *"_ivl_6", 0 0, L_0x60000025dea0;  1 drivers
o0x7fcf31846f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000058ab0_0 name=_ivl_8
v0x6000000587e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000058480_0 .net "dffOut", 0 0, v0x60000005b3c0_0;  1 drivers
v0x6000000581b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025cf00 .functor MUXZ 1, v0x60000005b3c0_0, L_0x600000247d40, L_0x6000002fd220, C4<>;
L_0x60000025df40 .functor MUXZ 1, o0x7fcf31846f28, L_0x60000025cf00, L_0x6000002fdc20, C4<>;
L_0x60000025dea0 .functor MUXZ 1, v0x60000005b3c0_0, L_0x600000247d40, L_0x6000002fd220, C4<>;
L_0x60000025de00 .functor MUXZ 1, o0x7fcf31846f88, L_0x60000025dea0, L_0x6000002fe620, C4<>;
S_0x7fcf31efa990 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31efb100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005c990_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000005bcc0_0 .net "d", 0 0, L_0x600000247d40;  alias, 1 drivers
v0x60000005b9f0_0 .net "q", 0 0, v0x60000005b3c0_0;  alias, 1 drivers
v0x60000005b690_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000005b3c0_0 .var "state", 0 0;
v0x60000005b060_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31efa220 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000045ef0_0 .net8 "Bitline1", 0 0, p0x7fcf318472b8;  1 drivers, strength-aware
v0x600000045c20_0 .net8 "Bitline2", 0 0, p0x7fcf318472e8;  1 drivers, strength-aware
v0x6000000458c0_0 .net "D", 0 0, L_0x600000247ca0;  1 drivers
v0x6000000455f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000045290_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000044fc0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000044c60_0 .net *"_ivl_0", 0 0, L_0x60000025dd60;  1 drivers
o0x7fcf31847348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000044990_0 name=_ivl_2
v0x600000044630_0 .net *"_ivl_6", 0 0, L_0x60000025dc20;  1 drivers
o0x7fcf318473a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000044360_0 name=_ivl_8
v0x600000044000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000043cc0_0 .net "dffOut", 0 0, v0x600000046520_0;  1 drivers
v0x600000043960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025dd60 .functor MUXZ 1, v0x600000046520_0, L_0x600000247ca0, L_0x6000002fd220, C4<>;
L_0x60000025dcc0 .functor MUXZ 1, o0x7fcf31847348, L_0x60000025dd60, L_0x6000002fdc20, C4<>;
L_0x60000025dc20 .functor MUXZ 1, v0x600000046520_0, L_0x600000247ca0, L_0x6000002fd220, C4<>;
L_0x60000025db80 .functor MUXZ 1, o0x7fcf318473a8, L_0x60000025dc20, L_0x6000002fe620, C4<>;
S_0x7fcf31ef9ab0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31efa220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000047180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000046eb0_0 .net "d", 0 0, L_0x600000247ca0;  alias, 1 drivers
v0x600000046b50_0 .net "q", 0 0, v0x600000046520_0;  alias, 1 drivers
v0x600000046880_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000046520_0 .var "state", 0 0;
v0x600000046250_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef9340 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000042400_0 .net8 "Bitline1", 0 0, p0x7fcf318476d8;  1 drivers, strength-aware
v0x6000000420a0_0 .net8 "Bitline2", 0 0, p0x7fcf31847708;  1 drivers, strength-aware
v0x600000041dd0_0 .net "D", 0 0, L_0x600000247c00;  1 drivers
v0x600000041a70_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x6000000417a0_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000040b40_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000040870_0 .net *"_ivl_0", 0 0, L_0x60000025dae0;  1 drivers
o0x7fcf31847768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040510_0 name=_ivl_2
v0x600000040240_0 .net *"_ivl_6", 0 0, L_0x60000025d9a0;  1 drivers
o0x7fcf318477c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004bde0_0 name=_ivl_8
v0x60000004bb10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000004b7b0_0 .net "dffOut", 0 0, v0x600000042a30_0;  1 drivers
v0x60000004b4e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025dae0 .functor MUXZ 1, v0x600000042a30_0, L_0x600000247c00, L_0x6000002fd220, C4<>;
L_0x60000025da40 .functor MUXZ 1, o0x7fcf31847768, L_0x60000025dae0, L_0x6000002fdc20, C4<>;
L_0x60000025d9a0 .functor MUXZ 1, v0x600000042a30_0, L_0x600000247c00, L_0x6000002fd220, C4<>;
L_0x60000025d900 .functor MUXZ 1, o0x7fcf318477c8, L_0x60000025d9a0, L_0x6000002fe620, C4<>;
S_0x7fcf31ef8bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef9340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000043690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000043330_0 .net "d", 0 0, L_0x600000247c00;  alias, 1 drivers
v0x600000043060_0 .net "q", 0 0, v0x600000042a30_0;  alias, 1 drivers
v0x600000042d00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000042a30_0 .var "state", 0 0;
v0x6000000426d0_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef8460 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000049ef0_0 .net8 "Bitline1", 0 0, p0x7fcf31847af8;  1 drivers, strength-aware
v0x600000049c20_0 .net8 "Bitline2", 0 0, p0x7fcf31847b28;  1 drivers, strength-aware
v0x6000000498c0_0 .net "D", 0 0, L_0x600000247b60;  1 drivers
v0x6000000495f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000049290_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000048fc0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000048c60_0 .net *"_ivl_0", 0 0, L_0x60000025d860;  1 drivers
o0x7fcf31847b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000048990_0 name=_ivl_2
v0x600000048630_0 .net *"_ivl_6", 0 0, L_0x60000025d720;  1 drivers
o0x7fcf31847be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000048360_0 name=_ivl_8
v0x600000048000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000077cc0_0 .net "dffOut", 0 0, v0x60000004a520_0;  1 drivers
v0x600000077960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025d860 .functor MUXZ 1, v0x60000004a520_0, L_0x600000247b60, L_0x6000002fd220, C4<>;
L_0x60000025d7c0 .functor MUXZ 1, o0x7fcf31847b88, L_0x60000025d860, L_0x6000002fdc20, C4<>;
L_0x60000025d720 .functor MUXZ 1, v0x60000004a520_0, L_0x600000247b60, L_0x6000002fd220, C4<>;
L_0x60000025d680 .functor MUXZ 1, o0x7fcf31847be8, L_0x60000025d720, L_0x6000002fe620, C4<>;
S_0x7fcf31ef7cf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef8460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004b180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000004aeb0_0 .net "d", 0 0, L_0x600000247b60;  alias, 1 drivers
v0x60000004ab50_0 .net "q", 0 0, v0x60000004a520_0;  alias, 1 drivers
v0x60000004a880_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000004a520_0 .var "state", 0 0;
v0x60000004a250_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef5f30 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000076400_0 .net8 "Bitline1", 0 0, p0x7fcf31847f18;  1 drivers, strength-aware
v0x6000000760a0_0 .net8 "Bitline2", 0 0, p0x7fcf31847f48;  1 drivers, strength-aware
v0x600000075dd0_0 .net "D", 0 0, L_0x600000247ac0;  1 drivers
v0x600000075a70_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x6000000757a0_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000075560_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000075290_0 .net *"_ivl_0", 0 0, L_0x60000025cdc0;  1 drivers
o0x7fcf31847fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074f30_0 name=_ivl_2
v0x600000074c60_0 .net *"_ivl_6", 0 0, L_0x60000025cb40;  1 drivers
o0x7fcf31848008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074900_0 name=_ivl_8
v0x600000074630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000742d0_0 .net "dffOut", 0 0, v0x600000076a30_0;  1 drivers
v0x600000074000_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025cdc0 .functor MUXZ 1, v0x600000076a30_0, L_0x600000247ac0, L_0x6000002fd220, C4<>;
L_0x60000025cbe0 .functor MUXZ 1, o0x7fcf31847fa8, L_0x60000025cdc0, L_0x6000002fdc20, C4<>;
L_0x60000025cb40 .functor MUXZ 1, v0x600000076a30_0, L_0x600000247ac0, L_0x6000002fd220, C4<>;
L_0x60000025fac0 .functor MUXZ 1, o0x7fcf31848008, L_0x60000025cb40, L_0x6000002fe620, C4<>;
S_0x7fcf31ef57c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef5f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000077690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000077330_0 .net "d", 0 0, L_0x600000247ac0;  alias, 1 drivers
v0x600000077060_0 .net "q", 0 0, v0x600000076a30_0;  alias, 1 drivers
v0x600000076d00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000076a30_0 .var "state", 0 0;
v0x6000000766d0_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef5050 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007eb50_0 .net8 "Bitline1", 0 0, p0x7fcf31848338;  1 drivers, strength-aware
v0x60000007e7f0_0 .net8 "Bitline2", 0 0, p0x7fcf31848368;  1 drivers, strength-aware
v0x60000007e520_0 .net "D", 0 0, L_0x600000247a20;  1 drivers
v0x60000007e2e0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x60000007e010_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x60000007dcb0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x60000007d9e0_0 .net *"_ivl_0", 0 0, L_0x60000025fa20;  1 drivers
o0x7fcf318483c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007d680_0 name=_ivl_2
v0x60000007d3b0_0 .net *"_ivl_6", 0 0, L_0x60000025f8e0;  1 drivers
o0x7fcf31848428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007d050_0 name=_ivl_8
v0x60000007cd80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000007ca20_0 .net "dffOut", 0 0, v0x60000007f180_0;  1 drivers
v0x60000007c750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025fa20 .functor MUXZ 1, v0x60000007f180_0, L_0x600000247a20, L_0x6000002fd220, C4<>;
L_0x60000025f980 .functor MUXZ 1, o0x7fcf318483c8, L_0x60000025fa20, L_0x6000002fdc20, C4<>;
L_0x60000025f8e0 .functor MUXZ 1, v0x60000007f180_0, L_0x600000247a20, L_0x6000002fd220, C4<>;
L_0x60000025f840 .functor MUXZ 1, o0x7fcf31848428, L_0x60000025f8e0, L_0x6000002fe620, C4<>;
S_0x7fcf31ef48e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef5050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007fde0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000007fa80_0 .net "d", 0 0, L_0x600000247a20;  alias, 1 drivers
v0x60000007f7b0_0 .net "q", 0 0, v0x60000007f180_0;  alias, 1 drivers
v0x60000007f450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000007f180_0 .var "state", 0 0;
v0x60000007ee20_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef4170 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007b0f0_0 .net8 "Bitline1", 0 0, p0x7fcf31848758;  1 drivers, strength-aware
v0x60000007ae20_0 .net8 "Bitline2", 0 0, p0x7fcf31848788;  1 drivers, strength-aware
v0x60000007aac0_0 .net "D", 0 0, L_0x600000247980;  1 drivers
v0x60000007a7f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x60000007a490_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x60000007a1c0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000079e60_0 .net *"_ivl_0", 0 0, L_0x60000025f7a0;  1 drivers
o0x7fcf318487e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079b90_0 name=_ivl_2
v0x600000079830_0 .net *"_ivl_6", 0 0, L_0x60000025f660;  1 drivers
o0x7fcf31848848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079560_0 name=_ivl_8
v0x600000078900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000078630_0 .net "dffOut", 0 0, v0x60000007b720_0;  1 drivers
v0x6000000782d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025f7a0 .functor MUXZ 1, v0x60000007b720_0, L_0x600000247980, L_0x6000002fd220, C4<>;
L_0x60000025f700 .functor MUXZ 1, o0x7fcf318487e8, L_0x60000025f7a0, L_0x6000002fdc20, C4<>;
L_0x60000025f660 .functor MUXZ 1, v0x60000007b720_0, L_0x600000247980, L_0x6000002fd220, C4<>;
L_0x60000025f5c0 .functor MUXZ 1, o0x7fcf31848848, L_0x60000025f660, L_0x6000002fe620, C4<>;
S_0x7fcf31ef3a00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef4170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007c3f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000007c120_0 .net "d", 0 0, L_0x600000247980;  alias, 1 drivers
v0x60000007bd50_0 .net "q", 0 0, v0x60000007b720_0;  alias, 1 drivers
v0x60000007ba80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000007b720_0 .var "state", 0 0;
v0x60000007b450_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef3290 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000672a0_0 .net8 "Bitline1", 0 0, p0x7fcf31848b78;  1 drivers, strength-aware
v0x600000066eb0_0 .net8 "Bitline2", 0 0, p0x7fcf31848ba8;  1 drivers, strength-aware
v0x600000066a30_0 .net "D", 0 0, L_0x6000002478e0;  1 drivers
v0x600000066760_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000066400_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000066130_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000065dd0_0 .net *"_ivl_0", 0 0, L_0x60000025f520;  1 drivers
o0x7fcf31848c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000065b00_0 name=_ivl_2
v0x6000000657a0_0 .net *"_ivl_6", 0 0, L_0x60000025f3e0;  1 drivers
o0x7fcf31848c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000654d0_0 name=_ivl_8
v0x600000065170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000064ea0_0 .net "dffOut", 0 0, v0x600000067600_0;  1 drivers
v0x600000064b40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025f520 .functor MUXZ 1, v0x600000067600_0, L_0x6000002478e0, L_0x6000002fd220, C4<>;
L_0x60000025f480 .functor MUXZ 1, o0x7fcf31848c08, L_0x60000025f520, L_0x6000002fdc20, C4<>;
L_0x60000025f3e0 .functor MUXZ 1, v0x600000067600_0, L_0x6000002478e0, L_0x6000002fd220, C4<>;
L_0x60000025d5e0 .functor MUXZ 1, o0x7fcf31848c68, L_0x60000025f3e0, L_0x6000002fe620, C4<>;
S_0x7fcf31ef2b20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef3290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000078000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000067f00_0 .net "d", 0 0, L_0x6000002478e0;  alias, 1 drivers
v0x600000067c30_0 .net "q", 0 0, v0x600000067600_0;  alias, 1 drivers
v0x6000000678d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000067600_0 .var "state", 0 0;
v0x600000067450_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef23b0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000063570_0 .net8 "Bitline1", 0 0, p0x7fcf31848f98;  1 drivers, strength-aware
v0x600000063210_0 .net8 "Bitline2", 0 0, p0x7fcf31848fc8;  1 drivers, strength-aware
v0x600000062f40_0 .net "D", 0 0, L_0x600000247840;  1 drivers
v0x600000062be0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000062910_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x6000000625b0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x6000000622e0_0 .net *"_ivl_0", 0 0, L_0x60000025d540;  1 drivers
o0x7fcf31849028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000061f80_0 name=_ivl_2
v0x600000061cb0_0 .net *"_ivl_6", 0 0, L_0x60000025d400;  1 drivers
o0x7fcf31849088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000061050_0 name=_ivl_8
v0x600000060d80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000060a20_0 .net "dffOut", 0 0, v0x600000063ba0_0;  1 drivers
v0x600000060750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025d540 .functor MUXZ 1, v0x600000063ba0_0, L_0x600000247840, L_0x6000002fd220, C4<>;
L_0x60000025d4a0 .functor MUXZ 1, o0x7fcf31849028, L_0x60000025d540, L_0x6000002fdc20, C4<>;
L_0x60000025d400 .functor MUXZ 1, v0x600000063ba0_0, L_0x600000247840, L_0x6000002fd220, C4<>;
L_0x60000025d360 .functor MUXZ 1, o0x7fcf31849088, L_0x60000025d400, L_0x6000002fe620, C4<>;
S_0x7fcf31ef1c40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef23b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000064870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000064510_0 .net "d", 0 0, L_0x600000247840;  alias, 1 drivers
v0x600000064240_0 .net "q", 0 0, v0x600000063ba0_0;  alias, 1 drivers
v0x600000063e70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000063ba0_0 .var "state", 0 0;
v0x600000063840_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef14d0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006bc30_0 .net8 "Bitline1", 0 0, p0x7fcf318493b8;  1 drivers, strength-aware
v0x60000006a400_0 .net8 "Bitline2", 0 0, p0x7fcf318493e8;  1 drivers, strength-aware
v0x600000197e70_0 .net "D", 0 0, L_0x6000002477a0;  1 drivers
v0x600000197ba0_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x600000197840_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x600000197570_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x600000197210_0 .net *"_ivl_0", 0 0, L_0x60000025d2c0;  1 drivers
o0x7fcf31849448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000196f40_0 name=_ivl_2
v0x600000196be0_0 .net *"_ivl_6", 0 0, L_0x60000025d180;  1 drivers
o0x7fcf318494a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000196760_0 name=_ivl_8
v0x600000196490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000196130_0 .net "dffOut", 0 0, v0x60000006f600_0;  1 drivers
v0x600000195e60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025d2c0 .functor MUXZ 1, v0x60000006f600_0, L_0x6000002477a0, L_0x6000002fd220, C4<>;
L_0x60000025d220 .functor MUXZ 1, o0x7fcf31849448, L_0x60000025d2c0, L_0x6000002fdc20, C4<>;
L_0x60000025d180 .functor MUXZ 1, v0x60000006f600_0, L_0x6000002477a0, L_0x6000002fd220, C4<>;
L_0x60000025cd20 .functor MUXZ 1, o0x7fcf318494a8, L_0x60000025d180, L_0x6000002fe620, C4<>;
S_0x7fcf31ef0d60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef14d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000603f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000060120_0 .net "d", 0 0, L_0x6000002477a0;  alias, 1 drivers
v0x60000006fc30_0 .net "q", 0 0, v0x60000006f600_0;  alias, 1 drivers
v0x60000006f960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000006f600_0 .var "state", 0 0;
v0x60000006f330_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef05f0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf30fa5ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000019c5a0_0 .net8 "Bitline1", 0 0, p0x7fcf318497d8;  1 drivers, strength-aware
v0x60000019c240_0 .net8 "Bitline2", 0 0, p0x7fcf31849808;  1 drivers, strength-aware
v0x60000019bde0_0 .net "D", 0 0, L_0x600000247700;  1 drivers
v0x60000019bb10_0 .net "ReadEnable1", 0 0, L_0x6000002fdc20;  alias, 1 drivers
v0x60000019b7b0_0 .net "ReadEnable2", 0 0, L_0x6000002fe620;  alias, 1 drivers
v0x60000019b4e0_0 .net "WriteEnable", 0 0, L_0x6000002fd220;  alias, 1 drivers
v0x60000019b180_0 .net *"_ivl_0", 0 0, L_0x60000025c960;  1 drivers
o0x7fcf31849868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000019aeb0_0 name=_ivl_2
v0x60000019ab50_0 .net *"_ivl_6", 0 0, L_0x60000025c8c0;  1 drivers
o0x7fcf318498c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000019a880_0 name=_ivl_8
v0x60000019a520_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000019a1c0_0 .net "dffOut", 0 0, v0x60000019cbd0_0;  1 drivers
v0x600000199ef0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000025c960 .functor MUXZ 1, v0x60000019cbd0_0, L_0x600000247700, L_0x6000002fd220, C4<>;
L_0x60000025cc80 .functor MUXZ 1, o0x7fcf31849868, L_0x60000025c960, L_0x6000002fdc20, C4<>;
L_0x60000025c8c0 .functor MUXZ 1, v0x60000019cbd0_0, L_0x600000247700, L_0x6000002fd220, C4<>;
L_0x60000025caa0 .functor MUXZ 1, o0x7fcf318498c8, L_0x60000025c8c0, L_0x6000002fe620, C4<>;
S_0x7fcf31eefe80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef05f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000195b00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001958c0_0 .net "d", 0 0, L_0x600000247700;  alias, 1 drivers
v0x6000001955f0_0 .net "q", 0 0, v0x60000019cbd0_0;  alias, 1 drivers
v0x60000019cea0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000019cbd0_0 .var "state", 0 0;
v0x60000019c870_0 .net "wen", 0 0, L_0x6000002fd220;  alias, 1 drivers
S_0x7fcf31ef6e10 .scope module, "regArray[1]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000001e26d0_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000001e2370_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x6000001e20a0_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000001e1d40_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  1 drivers
v0x6000001e1a70_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  1 drivers
v0x6000001e1710_0 .net "WriteReg", 0 0, L_0x6000002fd2c0;  1 drivers
v0x6000001e1440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001e10e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000024fa20 .part v0x600000339050_0, 0, 1;
L_0x60000024f980 .part v0x600000339050_0, 1, 1;
L_0x60000024f8e0 .part v0x600000339050_0, 2, 1;
L_0x60000024f840 .part v0x600000339050_0, 3, 1;
L_0x60000024e120 .part v0x600000339050_0, 4, 1;
L_0x60000024e080 .part v0x600000339050_0, 5, 1;
L_0x60000024dfe0 .part v0x600000339050_0, 6, 1;
L_0x60000024df40 .part v0x600000339050_0, 7, 1;
L_0x60000024dea0 .part v0x600000339050_0, 8, 1;
L_0x60000024de00 .part v0x600000339050_0, 9, 1;
L_0x60000024dd60 .part v0x600000339050_0, 10, 1;
L_0x60000024dcc0 .part v0x600000339050_0, 11, 1;
L_0x60000024dc20 .part v0x600000339050_0, 12, 1;
L_0x60000024db80 .part v0x600000339050_0, 13, 1;
L_0x60000024dae0 .part v0x600000339050_0, 14, 1;
L_0x60000024da40 .part v0x600000339050_0, 15, 1;
p0x7fcf31849e38 .port I0x600003307160, L_0x600000244320;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31849e38;
p0x7fcf3184a2b8 .port I0x600003307160, L_0x6000002440a0;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184a2b8;
p0x7fcf3184a6d8 .port I0x600003307160, L_0x600000246080;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184a6d8;
p0x7fcf3184aaf8 .port I0x600003307160, L_0x600000245e00;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184aaf8;
p0x7fcf3184af18 .port I0x600003307160, L_0x600000245b80;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184af18;
p0x7fcf3184b338 .port I0x600003307160, L_0x600000245900;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184b338;
p0x7fcf3184b758 .port I0x600003307160, L_0x600000243160;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184b758;
p0x7fcf3184bb78 .port I0x600003307160, L_0x600000242ee0;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184bb78;
p0x7fcf3184bf98 .port I0x600003307160, L_0x600000241860;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184bf98;
p0x7fcf3184c3b8 .port I0x600003307160, L_0x6000002415e0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184c3b8;
p0x7fcf3184c7d8 .port I0x600003307160, L_0x600000241360;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184c7d8;
p0x7fcf3184cbf8 .port I0x600003307160, L_0x6000002410e0;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184cbf8;
p0x7fcf3184d018 .port I0x600003307160, L_0x600000240e60;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184d018;
p0x7fcf3184d438 .port I0x600003307160, L_0x600000240be0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184d438;
p0x7fcf3184d858 .port I0x600003307160, L_0x60000024fe80;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184d858;
p0x7fcf3184dc78 .port I0x600003307160, L_0x60000024fc00;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184dc78;
p0x7fcf31849e68 .port I0x600003315fe0, L_0x6000002441e0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31849e68;
p0x7fcf3184a2e8 .port I0x600003315fe0, L_0x6000002461c0;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184a2e8;
p0x7fcf3184a708 .port I0x600003315fe0, L_0x600000245f40;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184a708;
p0x7fcf3184ab28 .port I0x600003315fe0, L_0x600000245cc0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184ab28;
p0x7fcf3184af48 .port I0x600003315fe0, L_0x600000245a40;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184af48;
p0x7fcf3184b368 .port I0x600003315fe0, L_0x6000002432a0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184b368;
p0x7fcf3184b788 .port I0x600003315fe0, L_0x600000243020;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184b788;
p0x7fcf3184bba8 .port I0x600003315fe0, L_0x600000242da0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184bba8;
p0x7fcf3184bfc8 .port I0x600003315fe0, L_0x600000241720;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184bfc8;
p0x7fcf3184c3e8 .port I0x600003315fe0, L_0x6000002414a0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184c3e8;
p0x7fcf3184c808 .port I0x600003315fe0, L_0x600000241220;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184c808;
p0x7fcf3184cc28 .port I0x600003315fe0, L_0x600000240fa0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184cc28;
p0x7fcf3184d048 .port I0x600003315fe0, L_0x600000240d20;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184d048;
p0x7fcf3184d468 .port I0x600003315fe0, L_0x60000024f700;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184d468;
p0x7fcf3184d888 .port I0x600003315fe0, L_0x60000024fd40;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184d888;
p0x7fcf3184dca8 .port I0x600003315fe0, L_0x60000024fac0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184dca8;
S_0x7fcf31ef7580 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001843f0_0 .net8 "Bitline1", 0 0, p0x7fcf31849e38;  1 drivers, strength-aware
v0x600000184120_0 .net8 "Bitline2", 0 0, p0x7fcf31849e68;  1 drivers, strength-aware
v0x600000183ba0_0 .net "D", 0 0, L_0x60000024fa20;  1 drivers
v0x600000183840_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x600000183570_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x600000183210_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x600000182f40_0 .net *"_ivl_0", 0 0, L_0x6000002443c0;  1 drivers
o0x7fcf31849f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000182be0_0 name=_ivl_2
v0x600000182910_0 .net *"_ivl_6", 0 0, L_0x600000244280;  1 drivers
o0x7fcf31849f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001825b0_0 name=_ivl_8
v0x6000001822e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000181f80_0 .net "dffOut", 0 0, v0x600000184a20_0;  1 drivers
v0x600000181cb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002443c0 .functor MUXZ 1, v0x600000184a20_0, L_0x60000024fa20, L_0x6000002fd2c0, C4<>;
L_0x600000244320 .functor MUXZ 1, o0x7fcf31849f28, L_0x6000002443c0, L_0x6000002fdcc0, C4<>;
L_0x600000244280 .functor MUXZ 1, v0x600000184a20_0, L_0x60000024fa20, L_0x6000002fd2c0, C4<>;
L_0x6000002441e0 .functor MUXZ 1, o0x7fcf31849f88, L_0x600000244280, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ef66a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ef7580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001982d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000198000_0 .net "d", 0 0, L_0x60000024fa20;  alias, 1 drivers
v0x600000185050_0 .net "q", 0 0, v0x600000184a20_0;  alias, 1 drivers
v0x600000184d80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000184a20_0 .var "state", 0 0;
v0x600000184750_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31eee830 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001806c0_0 .net8 "Bitline1", 0 0, p0x7fcf3184a2b8;  1 drivers, strength-aware
v0x6000001803f0_0 .net8 "Bitline2", 0 0, p0x7fcf3184a2e8;  1 drivers, strength-aware
v0x600000180090_0 .net "D", 0 0, L_0x60000024f980;  1 drivers
v0x60000018fd50_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x60000018efd0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x60000018ed00_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x60000018e9a0_0 .net *"_ivl_0", 0 0, L_0x600000244140;  1 drivers
o0x7fcf3184a348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000018e6d0_0 name=_ivl_2
v0x60000018e370_0 .net *"_ivl_6", 0 0, L_0x600000244000;  1 drivers
o0x7fcf3184a3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000018e0a0_0 name=_ivl_8
v0x60000018dd40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000018da70_0 .net "dffOut", 0 0, v0x600000180cf0_0;  1 drivers
v0x60000018d710_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000244140 .functor MUXZ 1, v0x600000180cf0_0, L_0x60000024f980, L_0x6000002fd2c0, C4<>;
L_0x6000002440a0 .functor MUXZ 1, o0x7fcf3184a348, L_0x600000244140, L_0x6000002fdcc0, C4<>;
L_0x600000244000 .functor MUXZ 1, v0x600000180cf0_0, L_0x60000024f980, L_0x6000002fd2c0, C4<>;
L_0x6000002461c0 .functor MUXZ 1, o0x7fcf3184a3a8, L_0x600000244000, L_0x6000002fe6c0, C4<>;
S_0x7fcf31eee0c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eee830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000181950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000181680_0 .net "d", 0 0, L_0x60000024f980;  alias, 1 drivers
v0x600000181320_0 .net "q", 0 0, v0x600000180cf0_0;  alias, 1 drivers
v0x600000181050_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000180cf0_0 .var "state", 0 0;
v0x600000180a20_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31eed950 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000018c120_0 .net8 "Bitline1", 0 0, p0x7fcf3184a6d8;  1 drivers, strength-aware
v0x60000018bd50_0 .net8 "Bitline2", 0 0, p0x7fcf3184a708;  1 drivers, strength-aware
v0x60000018ba80_0 .net "D", 0 0, L_0x60000024f8e0;  1 drivers
v0x60000018b720_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x60000018b450_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x60000018b0f0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x60000018ae20_0 .net *"_ivl_0", 0 0, L_0x600000246120;  1 drivers
o0x7fcf3184a768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000018aac0_0 name=_ivl_2
v0x60000018a7f0_0 .net *"_ivl_6", 0 0, L_0x600000245fe0;  1 drivers
o0x7fcf3184a7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000018a490_0 name=_ivl_8
v0x60000018a1c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000189e60_0 .net "dffOut", 0 0, v0x60000018c750_0;  1 drivers
v0x600000189b90_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000246120 .functor MUXZ 1, v0x60000018c750_0, L_0x60000024f8e0, L_0x6000002fd2c0, C4<>;
L_0x600000246080 .functor MUXZ 1, o0x7fcf3184a768, L_0x600000246120, L_0x6000002fdcc0, C4<>;
L_0x600000245fe0 .functor MUXZ 1, v0x60000018c750_0, L_0x60000024f8e0, L_0x6000002fd2c0, C4<>;
L_0x600000245f40 .functor MUXZ 1, o0x7fcf3184a7c8, L_0x600000245fe0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31eed1e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eed950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000018d440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000018d0e0_0 .net "d", 0 0, L_0x60000024f8e0;  alias, 1 drivers
v0x60000018ce10_0 .net "q", 0 0, v0x60000018c750_0;  alias, 1 drivers
v0x60000018ca20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000018c750_0 .var "state", 0 0;
v0x60000018c3f0_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31eeca70 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001b7840_0 .net8 "Bitline1", 0 0, p0x7fcf3184aaf8;  1 drivers, strength-aware
v0x6000001b74e0_0 .net8 "Bitline2", 0 0, p0x7fcf3184ab28;  1 drivers, strength-aware
v0x6000001b7210_0 .net "D", 0 0, L_0x60000024f840;  1 drivers
v0x6000001b6eb0_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001b6be0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001b6880_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001b65b0_0 .net *"_ivl_0", 0 0, L_0x600000245ea0;  1 drivers
o0x7fcf3184ab88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001b6250_0 name=_ivl_2
v0x6000001b5f80_0 .net *"_ivl_6", 0 0, L_0x600000245d60;  1 drivers
o0x7fcf3184abe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001b5cb0_0 name=_ivl_8
v0x6000001b5950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001b5680_0 .net "dffOut", 0 0, v0x6000001881b0_0;  1 drivers
v0x6000001b5320_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000245ea0 .functor MUXZ 1, v0x6000001881b0_0, L_0x60000024f840, L_0x6000002fd2c0, C4<>;
L_0x600000245e00 .functor MUXZ 1, o0x7fcf3184ab88, L_0x600000245ea0, L_0x6000002fdcc0, C4<>;
L_0x600000245d60 .functor MUXZ 1, v0x6000001881b0_0, L_0x60000024f840, L_0x6000002fd2c0, C4<>;
L_0x600000245cc0 .functor MUXZ 1, o0x7fcf3184abe8, L_0x600000245d60, L_0x6000002fe6c0, C4<>;
S_0x7fcf31eec300 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eeca70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000189830_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000189560_0 .net "d", 0 0, L_0x60000024f840;  alias, 1 drivers
v0x6000001887e0_0 .net "q", 0 0, v0x6000001881b0_0;  alias, 1 drivers
v0x600000188510_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001881b0_0 .var "state", 0 0;
v0x6000001b79f0_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31eebb90 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001b34e0_0 .net8 "Bitline1", 0 0, p0x7fcf3184af18;  1 drivers, strength-aware
v0x6000001b3210_0 .net8 "Bitline2", 0 0, p0x7fcf3184af48;  1 drivers, strength-aware
v0x6000001b2eb0_0 .net "D", 0 0, L_0x60000024e120;  1 drivers
v0x6000001b2be0_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001b2880_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001b25b0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001b2250_0 .net *"_ivl_0", 0 0, L_0x600000245c20;  1 drivers
o0x7fcf3184afa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001b1f80_0 name=_ivl_2
v0x6000001b1c20_0 .net *"_ivl_6", 0 0, L_0x600000245ae0;  1 drivers
o0x7fcf3184b008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001b17a0_0 name=_ivl_8
v0x6000001b14d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001b1170_0 .net "dffOut", 0 0, v0x6000001b3b10_0;  1 drivers
v0x6000001b0ea0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000245c20 .functor MUXZ 1, v0x6000001b3b10_0, L_0x60000024e120, L_0x6000002fd2c0, C4<>;
L_0x600000245b80 .functor MUXZ 1, o0x7fcf3184afa8, L_0x600000245c20, L_0x6000002fdcc0, C4<>;
L_0x600000245ae0 .functor MUXZ 1, v0x6000001b3b10_0, L_0x60000024e120, L_0x6000002fd2c0, C4<>;
L_0x600000245a40 .functor MUXZ 1, o0x7fcf3184b008, L_0x600000245ae0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31eeb420 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eebb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001b5050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001b42d0_0 .net "d", 0 0, L_0x60000024e120;  alias, 1 drivers
v0x6000001b4000_0 .net "q", 0 0, v0x6000001b3b10_0;  alias, 1 drivers
v0x6000001b3e70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001b3b10_0 .var "state", 0 0;
v0x6000001b3840_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31eeacb0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001bee20_0 .net8 "Bitline1", 0 0, p0x7fcf3184b338;  1 drivers, strength-aware
v0x6000001beb50_0 .net8 "Bitline2", 0 0, p0x7fcf3184b368;  1 drivers, strength-aware
v0x6000001be7f0_0 .net "D", 0 0, L_0x60000024e080;  1 drivers
v0x6000001be520_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001be1c0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001bdef0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001bdb90_0 .net *"_ivl_0", 0 0, L_0x6000002459a0;  1 drivers
o0x7fcf3184b3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001bd8c0_0 name=_ivl_2
v0x6000001bd560_0 .net *"_ivl_6", 0 0, L_0x600000245860;  1 drivers
o0x7fcf3184b428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001bd290_0 name=_ivl_8
v0x6000001bcf30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001bcc60_0 .net "dffOut", 0 0, v0x6000001bf450_0;  1 drivers
v0x6000001bc900_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002459a0 .functor MUXZ 1, v0x6000001bf450_0, L_0x60000024e080, L_0x6000002fd2c0, C4<>;
L_0x600000245900 .functor MUXZ 1, o0x7fcf3184b3c8, L_0x6000002459a0, L_0x6000002fdcc0, C4<>;
L_0x600000245860 .functor MUXZ 1, v0x6000001bf450_0, L_0x60000024e080, L_0x6000002fd2c0, C4<>;
L_0x6000002432a0 .functor MUXZ 1, o0x7fcf3184b428, L_0x600000245860, L_0x6000002fe6c0, C4<>;
S_0x7fcf31eea540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eeacb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001b0b40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001b0870_0 .net "d", 0 0, L_0x60000024e080;  alias, 1 drivers
v0x6000001b0510_0 .net "q", 0 0, v0x6000001bf450_0;  alias, 1 drivers
v0x6000001b0240_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001bf450_0 .var "state", 0 0;
v0x6000001bf180_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee9dd0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001bb330_0 .net8 "Bitline1", 0 0, p0x7fcf3184b758;  1 drivers, strength-aware
v0x6000001bafd0_0 .net8 "Bitline2", 0 0, p0x7fcf3184b788;  1 drivers, strength-aware
v0x6000001bad00_0 .net "D", 0 0, L_0x60000024dfe0;  1 drivers
v0x6000001ba9a0_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001ba6d0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001ba370_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001ba0a0_0 .net *"_ivl_0", 0 0, L_0x600000243200;  1 drivers
o0x7fcf3184b7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001b9d40_0 name=_ivl_2
v0x6000001b9a70_0 .net *"_ivl_6", 0 0, L_0x6000002430c0;  1 drivers
o0x7fcf3184b848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001b9710_0 name=_ivl_8
v0x6000001b9440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001b90e0_0 .net "dffOut", 0 0, v0x6000001bb960_0;  1 drivers
v0x6000001b8e10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000243200 .functor MUXZ 1, v0x6000001bb960_0, L_0x60000024dfe0, L_0x6000002fd2c0, C4<>;
L_0x600000243160 .functor MUXZ 1, o0x7fcf3184b7e8, L_0x600000243200, L_0x6000002fdcc0, C4<>;
L_0x6000002430c0 .functor MUXZ 1, v0x6000001bb960_0, L_0x60000024dfe0, L_0x6000002fd2c0, C4<>;
L_0x600000243020 .functor MUXZ 1, o0x7fcf3184b848, L_0x6000002430c0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee9660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee9dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001bc630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001bc2d0_0 .net "d", 0 0, L_0x60000024dfe0;  alias, 1 drivers
v0x6000001bc000_0 .net "q", 0 0, v0x6000001bb960_0;  alias, 1 drivers
v0x6000001bbc30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001bb960_0 .var "state", 0 0;
v0x6000001bb600_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee8ef0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001a7600_0 .net8 "Bitline1", 0 0, p0x7fcf3184bb78;  1 drivers, strength-aware
v0x6000001a7330_0 .net8 "Bitline2", 0 0, p0x7fcf3184bba8;  1 drivers, strength-aware
v0x6000001a70f0_0 .net "D", 0 0, L_0x60000024df40;  1 drivers
v0x6000001a6e20_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001a6ac0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001a67f0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001a6490_0 .net *"_ivl_0", 0 0, L_0x600000242f80;  1 drivers
o0x7fcf3184bc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001a61c0_0 name=_ivl_2
v0x6000001a5e60_0 .net *"_ivl_6", 0 0, L_0x600000242e40;  1 drivers
o0x7fcf3184bc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001a5b90_0 name=_ivl_8
v0x6000001a5830_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001a5560_0 .net "dffOut", 0 0, v0x6000001a7c30_0;  1 drivers
v0x6000001dbd50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000242f80 .functor MUXZ 1, v0x6000001a7c30_0, L_0x60000024df40, L_0x6000002fd2c0, C4<>;
L_0x600000242ee0 .functor MUXZ 1, o0x7fcf3184bc08, L_0x600000242f80, L_0x6000002fdcc0, C4<>;
L_0x600000242e40 .functor MUXZ 1, v0x6000001a7c30_0, L_0x60000024df40, L_0x6000002fd2c0, C4<>;
L_0x600000242da0 .functor MUXZ 1, o0x7fcf3184bc68, L_0x600000242e40, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee8780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee8ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001b8ab0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001b87e0_0 .net "d", 0 0, L_0x60000024df40;  alias, 1 drivers
v0x6000001b8480_0 .net "q", 0 0, v0x6000001a7c30_0;  alias, 1 drivers
v0x6000001b81b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001a7c30_0 .var "state", 0 0;
v0x6000001a7960_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee8010 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001da760_0 .net8 "Bitline1", 0 0, p0x7fcf3184bf98;  1 drivers, strength-aware
v0x6000001da400_0 .net8 "Bitline2", 0 0, p0x7fcf3184bfc8;  1 drivers, strength-aware
v0x6000001da130_0 .net "D", 0 0, L_0x60000024dea0;  1 drivers
v0x6000001d9dd0_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001d9b00_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001d97a0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001d94d0_0 .net *"_ivl_0", 0 0, L_0x600000242d00;  1 drivers
o0x7fcf3184c028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001d9170_0 name=_ivl_2
v0x6000001d8ea0_0 .net *"_ivl_6", 0 0, L_0x6000002417c0;  1 drivers
o0x7fcf3184c088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001d8b40_0 name=_ivl_8
v0x6000001d8870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001d8510_0 .net "dffOut", 0 0, v0x6000001dad90_0;  1 drivers
v0x6000001d8240_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000242d00 .functor MUXZ 1, v0x6000001dad90_0, L_0x60000024dea0, L_0x6000002fd2c0, C4<>;
L_0x600000241860 .functor MUXZ 1, o0x7fcf3184c028, L_0x600000242d00, L_0x6000002fdcc0, C4<>;
L_0x6000002417c0 .functor MUXZ 1, v0x6000001dad90_0, L_0x60000024dea0, L_0x6000002fd2c0, C4<>;
L_0x600000241720 .functor MUXZ 1, o0x7fcf3184c088, L_0x6000002417c0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee78a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee8010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001db9f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001db720_0 .net "d", 0 0, L_0x60000024dea0;  alias, 1 drivers
v0x6000001db3c0_0 .net "q", 0 0, v0x6000001dad90_0;  alias, 1 drivers
v0x6000001db060_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001dad90_0 .var "state", 0 0;
v0x6000001daa30_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee69c0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001c6be0_0 .net8 "Bitline1", 0 0, p0x7fcf3184c3b8;  1 drivers, strength-aware
v0x6000001c6910_0 .net8 "Bitline2", 0 0, p0x7fcf3184c3e8;  1 drivers, strength-aware
v0x6000001c65b0_0 .net "D", 0 0, L_0x60000024de00;  1 drivers
v0x6000001c62e0_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001c5f80_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001c5cb0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001c4cf0_0 .net *"_ivl_0", 0 0, L_0x600000241680;  1 drivers
o0x7fcf3184c448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001c4a20_0 name=_ivl_2
v0x6000001c46c0_0 .net *"_ivl_6", 0 0, L_0x600000241540;  1 drivers
o0x7fcf3184c4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001c43f0_0 name=_ivl_8
v0x6000001c4090_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001c3d50_0 .net "dffOut", 0 0, v0x6000001c7210_0;  1 drivers
v0x6000001c39f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000241680 .functor MUXZ 1, v0x6000001c7210_0, L_0x60000024de00, L_0x6000002fd2c0, C4<>;
L_0x6000002415e0 .functor MUXZ 1, o0x7fcf3184c448, L_0x600000241680, L_0x6000002fdcc0, C4<>;
L_0x600000241540 .functor MUXZ 1, v0x6000001c7210_0, L_0x60000024de00, L_0x6000002fd2c0, C4<>;
L_0x6000002414a0 .functor MUXZ 1, o0x7fcf3184c4a8, L_0x600000241540, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee6250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee69c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001c7e70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001c7ba0_0 .net "d", 0 0, L_0x60000024de00;  alias, 1 drivers
v0x6000001c7840_0 .net "q", 0 0, v0x6000001c7210_0;  alias, 1 drivers
v0x6000001c7570_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001c7210_0 .var "state", 0 0;
v0x6000001c6f40_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee5ae0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001c2490_0 .net8 "Bitline1", 0 0, p0x7fcf3184c7d8;  1 drivers, strength-aware
v0x6000001c2130_0 .net8 "Bitline2", 0 0, p0x7fcf3184c808;  1 drivers, strength-aware
v0x6000001c1e60_0 .net "D", 0 0, L_0x60000024dd60;  1 drivers
v0x6000001c1b00_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001c1830_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001c14d0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001c1200_0 .net *"_ivl_0", 0 0, L_0x600000241400;  1 drivers
o0x7fcf3184c868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001c0ea0_0 name=_ivl_2
v0x6000001c0bd0_0 .net *"_ivl_6", 0 0, L_0x6000002412c0;  1 drivers
o0x7fcf3184c8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001c0870_0 name=_ivl_8
v0x6000001c05a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001c0240_0 .net "dffOut", 0 0, v0x6000001c2ac0_0;  1 drivers
v0x6000001cff00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000241400 .functor MUXZ 1, v0x6000001c2ac0_0, L_0x60000024dd60, L_0x6000002fd2c0, C4<>;
L_0x600000241360 .functor MUXZ 1, o0x7fcf3184c868, L_0x600000241400, L_0x6000002fdcc0, C4<>;
L_0x6000002412c0 .functor MUXZ 1, v0x6000001c2ac0_0, L_0x60000024dd60, L_0x6000002fd2c0, C4<>;
L_0x600000241220 .functor MUXZ 1, o0x7fcf3184c8c8, L_0x6000002412c0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee5370 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee5ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001c3720_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001c33c0_0 .net "d", 0 0, L_0x60000024dd60;  alias, 1 drivers
v0x6000001c30f0_0 .net "q", 0 0, v0x6000001c2ac0_0;  alias, 1 drivers
v0x6000001c2d90_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001c2ac0_0 .var "state", 0 0;
v0x6000001c2760_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee4c00 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001cdd40_0 .net8 "Bitline1", 0 0, p0x7fcf3184cbf8;  1 drivers, strength-aware
v0x6000001cda70_0 .net8 "Bitline2", 0 0, p0x7fcf3184cc28;  1 drivers, strength-aware
v0x6000001cd710_0 .net "D", 0 0, L_0x60000024dcc0;  1 drivers
v0x6000001cd440_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001cd0e0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001cce10_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001ccab0_0 .net *"_ivl_0", 0 0, L_0x600000241180;  1 drivers
o0x7fcf3184cc88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001cc7e0_0 name=_ivl_2
v0x6000001cc480_0 .net *"_ivl_6", 0 0, L_0x600000241040;  1 drivers
o0x7fcf3184cce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001cc1b0_0 name=_ivl_8
v0x6000001cbde0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001cbb10_0 .net "dffOut", 0 0, v0x6000001cef40_0;  1 drivers
v0x6000001cb7b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000241180 .functor MUXZ 1, v0x6000001cef40_0, L_0x60000024dcc0, L_0x6000002fd2c0, C4<>;
L_0x6000002410e0 .functor MUXZ 1, o0x7fcf3184cc88, L_0x600000241180, L_0x6000002fdcc0, C4<>;
L_0x600000241040 .functor MUXZ 1, v0x6000001cef40_0, L_0x60000024dcc0, L_0x6000002fd2c0, C4<>;
L_0x600000240fa0 .functor MUXZ 1, o0x7fcf3184cce8, L_0x600000241040, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee4490 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee4c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001cfba0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001cf8d0_0 .net "d", 0 0, L_0x60000024dcc0;  alias, 1 drivers
v0x6000001cf570_0 .net "q", 0 0, v0x6000001cef40_0;  alias, 1 drivers
v0x6000001cf2a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001cef40_0 .var "state", 0 0;
v0x6000001cec70_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee3d20 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001ca250_0 .net8 "Bitline1", 0 0, p0x7fcf3184d018;  1 drivers, strength-aware
v0x6000001c9ef0_0 .net8 "Bitline2", 0 0, p0x7fcf3184d048;  1 drivers, strength-aware
v0x6000001c9c20_0 .net "D", 0 0, L_0x60000024dc20;  1 drivers
v0x6000001c98c0_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001c95f0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001c9290_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001c8fc0_0 .net *"_ivl_0", 0 0, L_0x600000240f00;  1 drivers
o0x7fcf3184d0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001c8c60_0 name=_ivl_2
v0x6000001c8990_0 .net *"_ivl_6", 0 0, L_0x600000240dc0;  1 drivers
o0x7fcf3184d108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001c8630_0 name=_ivl_8
v0x6000001c8360_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001c8000_0 .net "dffOut", 0 0, v0x6000001ca880_0;  1 drivers
v0x6000001f1f80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000240f00 .functor MUXZ 1, v0x6000001ca880_0, L_0x60000024dc20, L_0x6000002fd2c0, C4<>;
L_0x600000240e60 .functor MUXZ 1, o0x7fcf3184d0a8, L_0x600000240f00, L_0x6000002fdcc0, C4<>;
L_0x600000240dc0 .functor MUXZ 1, v0x6000001ca880_0, L_0x60000024dc20, L_0x6000002fd2c0, C4<>;
L_0x600000240d20 .functor MUXZ 1, o0x7fcf3184d108, L_0x600000240dc0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee35b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee3d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001cb4e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001cb180_0 .net "d", 0 0, L_0x60000024dc20;  alias, 1 drivers
v0x6000001caeb0_0 .net "q", 0 0, v0x6000001ca880_0;  alias, 1 drivers
v0x6000001cab50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001ca880_0 .var "state", 0 0;
v0x6000001ca520_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee2e40 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001f0990_0 .net8 "Bitline1", 0 0, p0x7fcf3184d438;  1 drivers, strength-aware
v0x6000001f06c0_0 .net8 "Bitline2", 0 0, p0x7fcf3184d468;  1 drivers, strength-aware
v0x6000001f0360_0 .net "D", 0 0, L_0x60000024db80;  1 drivers
v0x6000001f0090_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001ffcc0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001ff9f0_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001ff690_0 .net *"_ivl_0", 0 0, L_0x600000240c80;  1 drivers
o0x7fcf3184d4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001ff3c0_0 name=_ivl_2
v0x6000001ff060_0 .net *"_ivl_6", 0 0, L_0x600000240b40;  1 drivers
o0x7fcf3184d528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001fed90_0 name=_ivl_8
v0x6000001fea30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001fe760_0 .net "dffOut", 0 0, v0x6000001f0fc0_0;  1 drivers
v0x6000001fd9e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000240c80 .functor MUXZ 1, v0x6000001f0fc0_0, L_0x60000024db80, L_0x6000002fd2c0, C4<>;
L_0x600000240be0 .functor MUXZ 1, o0x7fcf3184d4c8, L_0x600000240c80, L_0x6000002fdcc0, C4<>;
L_0x600000240b40 .functor MUXZ 1, v0x6000001f0fc0_0, L_0x60000024db80, L_0x6000002fd2c0, C4<>;
L_0x60000024f700 .functor MUXZ 1, o0x7fcf3184d528, L_0x600000240b40, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee26d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee2e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001f1cb0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001f1950_0 .net "d", 0 0, L_0x60000024db80;  alias, 1 drivers
v0x6000001f15f0_0 .net "q", 0 0, v0x6000001f0fc0_0;  alias, 1 drivers
v0x6000001f1320_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001f0fc0_0 .var "state", 0 0;
v0x6000001f0cf0_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee1f60 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001fc480_0 .net8 "Bitline1", 0 0, p0x7fcf3184d858;  1 drivers, strength-aware
v0x6000001fc120_0 .net8 "Bitline2", 0 0, p0x7fcf3184d888;  1 drivers, strength-aware
v0x6000001fbd50_0 .net "D", 0 0, L_0x60000024dae0;  1 drivers
v0x6000001fba80_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001fad00_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001faa30_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001fa6d0_0 .net *"_ivl_0", 0 0, L_0x60000024f7a0;  1 drivers
o0x7fcf3184d8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001fa400_0 name=_ivl_2
v0x6000001fa0a0_0 .net *"_ivl_6", 0 0, L_0x60000024fde0;  1 drivers
o0x7fcf3184d948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001f9dd0_0 name=_ivl_8
v0x6000001f9a70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001f97a0_0 .net "dffOut", 0 0, v0x6000001fcab0_0;  1 drivers
v0x6000001f9440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000024f7a0 .functor MUXZ 1, v0x6000001fcab0_0, L_0x60000024dae0, L_0x6000002fd2c0, C4<>;
L_0x60000024fe80 .functor MUXZ 1, o0x7fcf3184d8e8, L_0x60000024f7a0, L_0x6000002fdcc0, C4<>;
L_0x60000024fde0 .functor MUXZ 1, v0x6000001fcab0_0, L_0x60000024dae0, L_0x6000002fd2c0, C4<>;
L_0x60000024fd40 .functor MUXZ 1, o0x7fcf3184d948, L_0x60000024fde0, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee17f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee1f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001fd710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001fd3b0_0 .net "d", 0 0, L_0x60000024dae0;  alias, 1 drivers
v0x6000001fd0e0_0 .net "q", 0 0, v0x6000001fcab0_0;  alias, 1 drivers
v0x6000001fcd80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001fcab0_0 .var "state", 0 0;
v0x6000001fc750_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee1080 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ef6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001e4f30_0 .net8 "Bitline1", 0 0, p0x7fcf3184dc78;  1 drivers, strength-aware
v0x6000001e4c60_0 .net8 "Bitline2", 0 0, p0x7fcf3184dca8;  1 drivers, strength-aware
v0x6000001e4900_0 .net "D", 0 0, L_0x60000024da40;  1 drivers
v0x6000001e4630_0 .net "ReadEnable1", 0 0, L_0x6000002fdcc0;  alias, 1 drivers
v0x6000001e42d0_0 .net "ReadEnable2", 0 0, L_0x6000002fe6c0;  alias, 1 drivers
v0x6000001e4000_0 .net "WriteEnable", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
v0x6000001e3c30_0 .net *"_ivl_0", 0 0, L_0x60000024fca0;  1 drivers
o0x7fcf3184dd08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001e3960_0 name=_ivl_2
v0x6000001e3600_0 .net *"_ivl_6", 0 0, L_0x60000024fb60;  1 drivers
o0x7fcf3184dd68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001e3330_0 name=_ivl_8
v0x6000001e2fd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001e2d00_0 .net "dffOut", 0 0, v0x6000001f8510_0;  1 drivers
v0x6000001e29a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000024fca0 .functor MUXZ 1, v0x6000001f8510_0, L_0x60000024da40, L_0x6000002fd2c0, C4<>;
L_0x60000024fc00 .functor MUXZ 1, o0x7fcf3184dd08, L_0x60000024fca0, L_0x6000002fdcc0, C4<>;
L_0x60000024fb60 .functor MUXZ 1, v0x6000001f8510_0, L_0x60000024da40, L_0x6000002fd2c0, C4<>;
L_0x60000024fac0 .functor MUXZ 1, o0x7fcf3184dd68, L_0x60000024fb60, L_0x6000002fe6c0, C4<>;
S_0x7fcf31ee0910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ee1080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001f9170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001f8e10_0 .net "d", 0 0, L_0x60000024da40;  alias, 1 drivers
v0x6000001f8b40_0 .net "q", 0 0, v0x6000001f8510_0;  alias, 1 drivers
v0x6000001f87e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001f8510_0 .var "state", 0 0;
v0x6000001f81b0_0 .net "wen", 0 0, L_0x6000002fd2c0;  alias, 1 drivers
S_0x7fcf31ee7130 .scope module, "regArray[2]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000120990_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000001206c0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000120360_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x600000120090_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  1 drivers
v0x60000012fcc0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  1 drivers
v0x60000012f9f0_0 .net "WriteReg", 0 0, L_0x6000002fd360;  1 drivers
v0x60000012f690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000012f3c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000271040 .part v0x600000339050_0, 0, 1;
L_0x600000270fa0 .part v0x600000339050_0, 1, 1;
L_0x600000270f00 .part v0x600000339050_0, 2, 1;
L_0x60000027fa20 .part v0x600000339050_0, 3, 1;
L_0x60000027f980 .part v0x600000339050_0, 4, 1;
L_0x60000027f8e0 .part v0x600000339050_0, 5, 1;
L_0x60000027f840 .part v0x600000339050_0, 6, 1;
L_0x60000027f7a0 .part v0x600000339050_0, 7, 1;
L_0x60000027f700 .part v0x600000339050_0, 8, 1;
L_0x60000027f660 .part v0x600000339050_0, 9, 1;
L_0x60000027f5c0 .part v0x600000339050_0, 10, 1;
L_0x60000027f520 .part v0x600000339050_0, 11, 1;
L_0x60000027f480 .part v0x600000339050_0, 12, 1;
L_0x60000027f3e0 .part v0x600000339050_0, 13, 1;
L_0x60000027f340 .part v0x600000339050_0, 14, 1;
L_0x60000027f2a0 .part v0x600000339050_0, 15, 1;
p0x7fcf3184e248 .port I0x600003307160, L_0x60000024d900;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184e248;
p0x7fcf3184e6c8 .port I0x600003307160, L_0x60000024c280;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184e6c8;
p0x7fcf3184eae8 .port I0x600003307160, L_0x60000024c000;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184eae8;
p0x7fcf3184ef08 .port I0x600003307160, L_0x600000277480;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184ef08;
p0x7fcf3184f328 .port I0x600003307160, L_0x600000275e00;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184f328;
p0x7fcf3184f748 .port I0x600003307160, L_0x600000275b80;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184f748;
p0x7fcf3184fb68 .port I0x600003307160, L_0x600000275900;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184fb68;
p0x7fcf3184ff88 .port I0x600003307160, L_0x600000275680;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf3184ff88;
p0x7fcf318503a8 .port I0x600003307160, L_0x600000274000;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf318503a8;
p0x7fcf318507c8 .port I0x600003307160, L_0x600000271b80;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf318507c8;
p0x7fcf31850be8 .port I0x600003307160, L_0x600000271900;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31850be8;
p0x7fcf31851008 .port I0x600003307160, L_0x600000271680;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31851008;
p0x7fcf31851428 .port I0x600003307160, L_0x600000273520;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf31851428;
p0x7fcf31851848 .port I0x600003307160, L_0x6000002732a0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31851848;
p0x7fcf31851c68 .port I0x600003307160, L_0x6000002714a0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf31851c68;
p0x7fcf31852088 .port I0x600003307160, L_0x600000271220;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf31852088;
p0x7fcf3184e278 .port I0x600003315fe0, L_0x60000024d7c0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184e278;
p0x7fcf3184e6f8 .port I0x600003315fe0, L_0x60000024c140;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184e6f8;
p0x7fcf3184eb18 .port I0x600003315fe0, L_0x6000002775c0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184eb18;
p0x7fcf3184ef38 .port I0x600003315fe0, L_0x600000275f40;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184ef38;
p0x7fcf3184f358 .port I0x600003315fe0, L_0x600000275cc0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184f358;
p0x7fcf3184f778 .port I0x600003315fe0, L_0x600000275a40;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184f778;
p0x7fcf3184fb98 .port I0x600003315fe0, L_0x6000002757c0;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184fb98;
p0x7fcf3184ffb8 .port I0x600003315fe0, L_0x600000274140;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3184ffb8;
p0x7fcf318503d8 .port I0x600003315fe0, L_0x600000273660;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318503d8;
p0x7fcf318507f8 .port I0x600003315fe0, L_0x600000271a40;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318507f8;
p0x7fcf31850c18 .port I0x600003315fe0, L_0x6000002717c0;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31850c18;
p0x7fcf31851038 .port I0x600003315fe0, L_0x600000271cc0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31851038;
p0x7fcf31851458 .port I0x600003315fe0, L_0x6000002733e0;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31851458;
p0x7fcf31851878 .port I0x600003315fe0, L_0x6000002715e0;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31851878;
p0x7fcf31851c98 .port I0x600003315fe0, L_0x600000271360;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31851c98;
p0x7fcf318520b8 .port I0x600003315fe0, L_0x6000002710e0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318520b8;
S_0x7fcf31edf2c0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001efa80_0 .net8 "Bitline1", 0 0, p0x7fcf3184e248;  1 drivers, strength-aware
v0x6000001ef7b0_0 .net8 "Bitline2", 0 0, p0x7fcf3184e278;  1 drivers, strength-aware
v0x6000001ef450_0 .net "D", 0 0, L_0x600000271040;  1 drivers
v0x6000001ef2a0_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x6000001eef40_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x6000001eec70_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x6000001ee910_0 .net *"_ivl_0", 0 0, L_0x60000024d9a0;  1 drivers
o0x7fcf3184e338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001ee640_0 name=_ivl_2
v0x6000001ee2e0_0 .net *"_ivl_6", 0 0, L_0x60000024d860;  1 drivers
o0x7fcf3184e398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001ee010_0 name=_ivl_8
v0x6000001edcb0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001ed9e0_0 .net "dffOut", 0 0, v0x6000001e01b0_0;  1 drivers
v0x6000001ed680_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000024d9a0 .functor MUXZ 1, v0x6000001e01b0_0, L_0x600000271040, L_0x6000002fd360, C4<>;
L_0x60000024d900 .functor MUXZ 1, o0x7fcf3184e338, L_0x60000024d9a0, L_0x6000002fdd60, C4<>;
L_0x60000024d860 .functor MUXZ 1, v0x6000001e01b0_0, L_0x600000271040, L_0x6000002fd360, C4<>;
L_0x60000024d7c0 .functor MUXZ 1, o0x7fcf3184e398, L_0x60000024d860, L_0x6000002fe760, C4<>;
S_0x7fcf31edeb50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31edf2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001e0e10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001e0ab0_0 .net "d", 0 0, L_0x600000271040;  alias, 1 drivers
v0x6000001e07e0_0 .net "q", 0 0, v0x6000001e01b0_0;  alias, 1 drivers
v0x6000001e0480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001e01b0_0 .var "state", 0 0;
v0x6000001efde0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ede3e0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001ec120_0 .net8 "Bitline1", 0 0, p0x7fcf3184e6c8;  1 drivers, strength-aware
v0x6000001ebde0_0 .net8 "Bitline2", 0 0, p0x7fcf3184e6f8;  1 drivers, strength-aware
v0x6000001ebb10_0 .net "D", 0 0, L_0x600000270fa0;  1 drivers
v0x6000001eb7b0_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x6000001eb4e0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x6000001eb180_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x6000001eaeb0_0 .net *"_ivl_0", 0 0, L_0x60000024c320;  1 drivers
o0x7fcf3184e758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001ea250_0 name=_ivl_2
v0x6000001e9f80_0 .net *"_ivl_6", 0 0, L_0x60000024c1e0;  1 drivers
o0x7fcf3184e7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001e9c20_0 name=_ivl_8
v0x6000001e9950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001e95f0_0 .net "dffOut", 0 0, v0x6000001ec750_0;  1 drivers
v0x6000001e9320_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000024c320 .functor MUXZ 1, v0x6000001ec750_0, L_0x600000270fa0, L_0x6000002fd360, C4<>;
L_0x60000024c280 .functor MUXZ 1, o0x7fcf3184e758, L_0x60000024c320, L_0x6000002fdd60, C4<>;
L_0x60000024c1e0 .functor MUXZ 1, v0x6000001ec750_0, L_0x600000270fa0, L_0x6000002fd360, C4<>;
L_0x60000024c140 .functor MUXZ 1, o0x7fcf3184e7b8, L_0x60000024c1e0, L_0x6000002fe760, C4<>;
S_0x7fcf31eddc70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ede3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001ed3b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001ed050_0 .net "d", 0 0, L_0x600000270fa0;  alias, 1 drivers
v0x6000001ecd80_0 .net "q", 0 0, v0x6000001ec750_0;  alias, 1 drivers
v0x6000001eca20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001ec750_0 .var "state", 0 0;
v0x6000001ec3f0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31edd500 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000117d50_0 .net8 "Bitline1", 0 0, p0x7fcf3184eae8;  1 drivers, strength-aware
v0x600000117a80_0 .net8 "Bitline2", 0 0, p0x7fcf3184eb18;  1 drivers, strength-aware
v0x600000117720_0 .net "D", 0 0, L_0x600000270f00;  1 drivers
v0x600000117450_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x6000001170f0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x600000116e20_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000116ac0_0 .net *"_ivl_0", 0 0, L_0x60000024c0a0;  1 drivers
o0x7fcf3184eb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001167f0_0 name=_ivl_2
v0x600000116490_0 .net *"_ivl_6", 0 0, L_0x600000277660;  1 drivers
o0x7fcf3184ebd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001161c0_0 name=_ivl_8
v0x600000115e60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000115b90_0 .net "dffOut", 0 0, v0x6000001e8360_0;  1 drivers
v0x600000115830_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000024c0a0 .functor MUXZ 1, v0x6000001e8360_0, L_0x600000270f00, L_0x6000002fd360, C4<>;
L_0x60000024c000 .functor MUXZ 1, o0x7fcf3184eb78, L_0x60000024c0a0, L_0x6000002fdd60, C4<>;
L_0x600000277660 .functor MUXZ 1, v0x6000001e8360_0, L_0x600000270f00, L_0x6000002fd360, C4<>;
L_0x6000002775c0 .functor MUXZ 1, o0x7fcf3184ebd8, L_0x600000277660, L_0x6000002fe760, C4<>;
S_0x7fcf31edcd90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31edd500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001e8fc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001e8cf0_0 .net "d", 0 0, L_0x600000270f00;  alias, 1 drivers
v0x6000001e8990_0 .net "q", 0 0, v0x6000001e8360_0;  alias, 1 drivers
v0x6000001e86c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001e8360_0 .var "state", 0 0;
v0x6000001e8090_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31edc620 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001138d0_0 .net8 "Bitline1", 0 0, p0x7fcf3184ef08;  1 drivers, strength-aware
v0x600000113600_0 .net8 "Bitline2", 0 0, p0x7fcf3184ef38;  1 drivers, strength-aware
v0x6000001132a0_0 .net "D", 0 0, L_0x60000027fa20;  1 drivers
v0x600000112fd0_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x600000112c70_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x6000001129a0_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000111d40_0 .net *"_ivl_0", 0 0, L_0x600000277520;  1 drivers
o0x7fcf3184ef98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000111a70_0 name=_ivl_2
v0x600000111710_0 .net *"_ivl_6", 0 0, L_0x6000002773e0;  1 drivers
o0x7fcf3184eff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000111440_0 name=_ivl_8
v0x6000001110e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000110e10_0 .net "dffOut", 0 0, v0x600000113f00_0;  1 drivers
v0x600000110ab0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000277520 .functor MUXZ 1, v0x600000113f00_0, L_0x60000027fa20, L_0x6000002fd360, C4<>;
L_0x600000277480 .functor MUXZ 1, o0x7fcf3184ef98, L_0x600000277520, L_0x6000002fdd60, C4<>;
L_0x6000002773e0 .functor MUXZ 1, v0x600000113f00_0, L_0x60000027fa20, L_0x6000002fd360, C4<>;
L_0x600000275f40 .functor MUXZ 1, o0x7fcf3184eff8, L_0x6000002773e0, L_0x6000002fe760, C4<>;
S_0x7fcf31edbeb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31edc620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000115560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000114900_0 .net "d", 0 0, L_0x60000027fa20;  alias, 1 drivers
v0x6000001145a0_0 .net "q", 0 0, v0x600000113f00_0;  alias, 1 drivers
v0x6000001142d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000113f00_0 .var "state", 0 0;
v0x600000113c30_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31edb740 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000011f4e0_0 .net8 "Bitline1", 0 0, p0x7fcf3184f328;  1 drivers, strength-aware
v0x60000011f180_0 .net8 "Bitline2", 0 0, p0x7fcf3184f358;  1 drivers, strength-aware
v0x60000011eeb0_0 .net "D", 0 0, L_0x60000027f980;  1 drivers
v0x60000011eb50_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x60000011e880_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x60000011e520_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x60000011e250_0 .net *"_ivl_0", 0 0, L_0x600000275ea0;  1 drivers
o0x7fcf3184f3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000011def0_0 name=_ivl_2
v0x60000011dc20_0 .net *"_ivl_6", 0 0, L_0x600000275d60;  1 drivers
o0x7fcf3184f418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000011d8c0_0 name=_ivl_8
v0x60000011d5f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000011d0e0_0 .net "dffOut", 0 0, v0x60000011fb10_0;  1 drivers
v0x60000011ce10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000275ea0 .functor MUXZ 1, v0x60000011fb10_0, L_0x60000027f980, L_0x6000002fd360, C4<>;
L_0x600000275e00 .functor MUXZ 1, o0x7fcf3184f3b8, L_0x600000275ea0, L_0x6000002fdd60, C4<>;
L_0x600000275d60 .functor MUXZ 1, v0x60000011fb10_0, L_0x60000027f980, L_0x6000002fd360, C4<>;
L_0x600000275cc0 .functor MUXZ 1, o0x7fcf3184f418, L_0x600000275d60, L_0x6000002fe760, C4<>;
S_0x7fcf31edafd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31edb740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001107e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000110480_0 .net "d", 0 0, L_0x60000027f980;  alias, 1 drivers
v0x6000001101b0_0 .net "q", 0 0, v0x60000011fb10_0;  alias, 1 drivers
v0x60000011fde0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000011fb10_0 .var "state", 0 0;
v0x60000011f7b0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31eda860 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000011aeb0_0 .net8 "Bitline1", 0 0, p0x7fcf3184f748;  1 drivers, strength-aware
v0x60000011abe0_0 .net8 "Bitline2", 0 0, p0x7fcf3184f778;  1 drivers, strength-aware
v0x60000011a880_0 .net "D", 0 0, L_0x60000027f8e0;  1 drivers
v0x60000011a5b0_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x60000011a250_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x600000119f80_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000119c20_0 .net *"_ivl_0", 0 0, L_0x600000275c20;  1 drivers
o0x7fcf3184f7d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000119950_0 name=_ivl_2
v0x6000001195f0_0 .net *"_ivl_6", 0 0, L_0x600000275ae0;  1 drivers
o0x7fcf3184f838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000119320_0 name=_ivl_8
v0x600000118fc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000118cf0_0 .net "dffOut", 0 0, v0x60000011b4e0_0;  1 drivers
v0x600000118990_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000275c20 .functor MUXZ 1, v0x60000011b4e0_0, L_0x60000027f8e0, L_0x6000002fd360, C4<>;
L_0x600000275b80 .functor MUXZ 1, o0x7fcf3184f7d8, L_0x600000275c20, L_0x6000002fdd60, C4<>;
L_0x600000275ae0 .functor MUXZ 1, v0x60000011b4e0_0, L_0x60000027f8e0, L_0x6000002fd360, C4<>;
L_0x600000275a40 .functor MUXZ 1, o0x7fcf3184f838, L_0x600000275ae0, L_0x6000002fe760, C4<>;
S_0x7fcf31eda0f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eda860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000011cab0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000011c7e0_0 .net "d", 0 0, L_0x60000027f8e0;  alias, 1 drivers
v0x60000011c480_0 .net "q", 0 0, v0x60000011b4e0_0;  alias, 1 drivers
v0x60000011c1b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000011b4e0_0 .var "state", 0 0;
v0x60000011b210_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed9980 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001073c0_0 .net8 "Bitline1", 0 0, p0x7fcf3184fb68;  1 drivers, strength-aware
v0x600000107060_0 .net8 "Bitline2", 0 0, p0x7fcf3184fb98;  1 drivers, strength-aware
v0x600000106d90_0 .net "D", 0 0, L_0x60000027f840;  1 drivers
v0x600000106a30_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x600000106760_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x600000106400_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000106130_0 .net *"_ivl_0", 0 0, L_0x6000002759a0;  1 drivers
o0x7fcf3184fbf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000105dd0_0 name=_ivl_2
v0x600000105b00_0 .net *"_ivl_6", 0 0, L_0x600000275860;  1 drivers
o0x7fcf3184fc58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001057a0_0 name=_ivl_8
v0x6000001054d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000104870_0 .net "dffOut", 0 0, v0x6000001079f0_0;  1 drivers
v0x6000001045a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002759a0 .functor MUXZ 1, v0x6000001079f0_0, L_0x60000027f840, L_0x6000002fd360, C4<>;
L_0x600000275900 .functor MUXZ 1, o0x7fcf3184fbf8, L_0x6000002759a0, L_0x6000002fdd60, C4<>;
L_0x600000275860 .functor MUXZ 1, v0x6000001079f0_0, L_0x60000027f840, L_0x6000002fd360, C4<>;
L_0x6000002757c0 .functor MUXZ 1, o0x7fcf3184fc58, L_0x600000275860, L_0x6000002fe760, C4<>;
S_0x7fcf31ed9210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed9980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001186c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000118360_0 .net "d", 0 0, L_0x60000027f840;  alias, 1 drivers
v0x600000118090_0 .net "q", 0 0, v0x6000001079f0_0;  alias, 1 drivers
v0x600000107cc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001079f0_0 .var "state", 0 0;
v0x600000107690_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed8aa0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000102f40_0 .net8 "Bitline1", 0 0, p0x7fcf3184ff88;  1 drivers, strength-aware
v0x600000102c70_0 .net8 "Bitline2", 0 0, p0x7fcf3184ffb8;  1 drivers, strength-aware
v0x600000102910_0 .net "D", 0 0, L_0x60000027f7a0;  1 drivers
v0x600000102640_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x6000001022e0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x600000102010_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000101cb0_0 .net *"_ivl_0", 0 0, L_0x600000275720;  1 drivers
o0x7fcf31850018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001019e0_0 name=_ivl_2
v0x600000101680_0 .net *"_ivl_6", 0 0, L_0x6000002755e0;  1 drivers
o0x7fcf31850078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001013b0_0 name=_ivl_8
v0x600000101050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000100d80_0 .net "dffOut", 0 0, v0x600000103570_0;  1 drivers
v0x600000100a20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000275720 .functor MUXZ 1, v0x600000103570_0, L_0x60000027f7a0, L_0x6000002fd360, C4<>;
L_0x600000275680 .functor MUXZ 1, o0x7fcf31850018, L_0x600000275720, L_0x6000002fdd60, C4<>;
L_0x6000002755e0 .functor MUXZ 1, v0x600000103570_0, L_0x60000027f7a0, L_0x6000002fd360, C4<>;
L_0x600000274140 .functor MUXZ 1, o0x7fcf31850078, L_0x6000002755e0, L_0x6000002fe760, C4<>;
S_0x7fcf31ed8330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed8aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000104240_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000103f00_0 .net "d", 0 0, L_0x60000027f7a0;  alias, 1 drivers
v0x600000103ba0_0 .net "q", 0 0, v0x600000103570_0;  alias, 1 drivers
v0x6000001038d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000103570_0 .var "state", 0 0;
v0x6000001032a0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed7890 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000010f450_0 .net8 "Bitline1", 0 0, p0x7fcf318503a8;  1 drivers, strength-aware
v0x60000010f0f0_0 .net8 "Bitline2", 0 0, p0x7fcf318503d8;  1 drivers, strength-aware
v0x60000010ee20_0 .net "D", 0 0, L_0x60000027f700;  1 drivers
v0x60000010eac0_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x60000010e7f0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x60000010db90_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x60000010d8c0_0 .net *"_ivl_0", 0 0, L_0x6000002740a0;  1 drivers
o0x7fcf31850438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000010d560_0 name=_ivl_2
v0x60000010d290_0 .net *"_ivl_6", 0 0, L_0x600000273700;  1 drivers
o0x7fcf31850498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000010cf30_0 name=_ivl_8
v0x60000010cc60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000010c900_0 .net "dffOut", 0 0, v0x60000010fa80_0;  1 drivers
v0x60000010c630_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002740a0 .functor MUXZ 1, v0x60000010fa80_0, L_0x60000027f700, L_0x6000002fd360, C4<>;
L_0x600000274000 .functor MUXZ 1, o0x7fcf31850438, L_0x6000002740a0, L_0x6000002fdd60, C4<>;
L_0x600000273700 .functor MUXZ 1, v0x60000010fa80_0, L_0x60000027f700, L_0x6000002fd360, C4<>;
L_0x600000273660 .functor MUXZ 1, o0x7fcf31850498, L_0x600000273700, L_0x6000002fe760, C4<>;
S_0x7fcf31ed7120 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed7890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000100750_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001003f0_0 .net "d", 0 0, L_0x60000027f700;  alias, 1 drivers
v0x600000100120_0 .net "q", 0 0, v0x60000010fa80_0;  alias, 1 drivers
v0x60000010fd50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000010fa80_0 .var "state", 0 0;
v0x60000010f720_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed6240 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000010b210_0 .net8 "Bitline1", 0 0, p0x7fcf318507c8;  1 drivers, strength-aware
v0x60000010aeb0_0 .net8 "Bitline2", 0 0, p0x7fcf318507f8;  1 drivers, strength-aware
v0x60000010abe0_0 .net "D", 0 0, L_0x60000027f660;  1 drivers
v0x60000010a880_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x60000010a5b0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x60000010a250_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000109f80_0 .net *"_ivl_0", 0 0, L_0x6000002735c0;  1 drivers
o0x7fcf31850858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000109c20_0 name=_ivl_2
v0x600000109950_0 .net *"_ivl_6", 0 0, L_0x600000271ae0;  1 drivers
o0x7fcf318508b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001095f0_0 name=_ivl_8
v0x600000109320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000108fc0_0 .net "dffOut", 0 0, v0x60000010b840_0;  1 drivers
v0x600000108cf0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002735c0 .functor MUXZ 1, v0x60000010b840_0, L_0x60000027f660, L_0x6000002fd360, C4<>;
L_0x600000271b80 .functor MUXZ 1, o0x7fcf31850858, L_0x6000002735c0, L_0x6000002fdd60, C4<>;
L_0x600000271ae0 .functor MUXZ 1, v0x60000010b840_0, L_0x60000027f660, L_0x6000002fd360, C4<>;
L_0x600000271a40 .functor MUXZ 1, o0x7fcf318508b8, L_0x600000271ae0, L_0x6000002fe760, C4<>;
S_0x7fcf31ed5ad0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed6240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000010c2d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000010c000_0 .net "d", 0 0, L_0x60000027f660;  alias, 1 drivers
v0x60000010be70_0 .net "q", 0 0, v0x60000010b840_0;  alias, 1 drivers
v0x60000010bb10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000010b840_0 .var "state", 0 0;
v0x60000010b4e0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed5360 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000137690_0 .net8 "Bitline1", 0 0, p0x7fcf31850be8;  1 drivers, strength-aware
v0x6000001373c0_0 .net8 "Bitline2", 0 0, p0x7fcf31850c18;  1 drivers, strength-aware
v0x600000137060_0 .net "D", 0 0, L_0x60000027f5c0;  1 drivers
v0x600000136d90_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x600000136a30_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x600000136760_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000136400_0 .net *"_ivl_0", 0 0, L_0x6000002719a0;  1 drivers
o0x7fcf31850c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000136130_0 name=_ivl_2
v0x600000135dd0_0 .net *"_ivl_6", 0 0, L_0x600000271860;  1 drivers
o0x7fcf31850cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000135b00_0 name=_ivl_8
v0x600000134ea0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000134bd0_0 .net "dffOut", 0 0, v0x600000137cc0_0;  1 drivers
v0x600000134870_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002719a0 .functor MUXZ 1, v0x600000137cc0_0, L_0x60000027f5c0, L_0x6000002fd360, C4<>;
L_0x600000271900 .functor MUXZ 1, o0x7fcf31850c78, L_0x6000002719a0, L_0x6000002fdd60, C4<>;
L_0x600000271860 .functor MUXZ 1, v0x600000137cc0_0, L_0x60000027f5c0, L_0x6000002fd360, C4<>;
L_0x6000002717c0 .functor MUXZ 1, o0x7fcf31850cd8, L_0x600000271860, L_0x6000002fe760, C4<>;
S_0x7fcf31ed4bf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed5360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000108990_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001086c0_0 .net "d", 0 0, L_0x60000027f5c0;  alias, 1 drivers
v0x600000108360_0 .net "q", 0 0, v0x600000137cc0_0;  alias, 1 drivers
v0x600000108090_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000137cc0_0 .var "state", 0 0;
v0x6000001379f0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed4480 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001332a0_0 .net8 "Bitline1", 0 0, p0x7fcf31851008;  1 drivers, strength-aware
v0x600000132f40_0 .net8 "Bitline2", 0 0, p0x7fcf31851038;  1 drivers, strength-aware
v0x600000132c70_0 .net "D", 0 0, L_0x60000027f520;  1 drivers
v0x600000132910_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x600000132640_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x6000001322e0_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000132010_0 .net *"_ivl_0", 0 0, L_0x600000271720;  1 drivers
o0x7fcf31851098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000131cb0_0 name=_ivl_2
v0x6000001319e0_0 .net *"_ivl_6", 0 0, L_0x600000271d60;  1 drivers
o0x7fcf318510f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000131680_0 name=_ivl_8
v0x6000001313b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000131050_0 .net "dffOut", 0 0, v0x6000001338d0_0;  1 drivers
v0x600000130d80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000271720 .functor MUXZ 1, v0x6000001338d0_0, L_0x60000027f520, L_0x6000002fd360, C4<>;
L_0x600000271680 .functor MUXZ 1, o0x7fcf31851098, L_0x600000271720, L_0x6000002fdd60, C4<>;
L_0x600000271d60 .functor MUXZ 1, v0x6000001338d0_0, L_0x60000027f520, L_0x6000002fd360, C4<>;
L_0x600000271cc0 .functor MUXZ 1, o0x7fcf318510f8, L_0x600000271d60, L_0x6000002fe760, C4<>;
S_0x7fcf31ed3d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed4480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001345a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000134240_0 .net "d", 0 0, L_0x60000027f520;  alias, 1 drivers
v0x600000133f00_0 .net "q", 0 0, v0x6000001338d0_0;  alias, 1 drivers
v0x600000133ba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001338d0_0 .var "state", 0 0;
v0x600000133570_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed35a0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000013f720_0 .net8 "Bitline1", 0 0, p0x7fcf31851428;  1 drivers, strength-aware
v0x60000013f450_0 .net8 "Bitline2", 0 0, p0x7fcf31851458;  1 drivers, strength-aware
v0x60000013f0f0_0 .net "D", 0 0, L_0x60000027f480;  1 drivers
v0x60000013ee20_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x60000013e910_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x60000013e640_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x60000013e2e0_0 .net *"_ivl_0", 0 0, L_0x600000271c20;  1 drivers
o0x7fcf318514b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000013e010_0 name=_ivl_2
v0x60000013dcb0_0 .net *"_ivl_6", 0 0, L_0x600000273480;  1 drivers
o0x7fcf31851518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000013d9e0_0 name=_ivl_8
v0x60000013d680_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000013d3b0_0 .net "dffOut", 0 0, v0x60000013fd50_0;  1 drivers
v0x60000013d050_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000271c20 .functor MUXZ 1, v0x60000013fd50_0, L_0x60000027f480, L_0x6000002fd360, C4<>;
L_0x600000273520 .functor MUXZ 1, o0x7fcf318514b8, L_0x600000271c20, L_0x6000002fdd60, C4<>;
L_0x600000273480 .functor MUXZ 1, v0x60000013fd50_0, L_0x60000027f480, L_0x6000002fd360, C4<>;
L_0x6000002733e0 .functor MUXZ 1, o0x7fcf31851518, L_0x600000273480, L_0x6000002fe760, C4<>;
S_0x7fcf31ed2e30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed35a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000130a20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000130750_0 .net "d", 0 0, L_0x60000027f480;  alias, 1 drivers
v0x6000001303f0_0 .net "q", 0 0, v0x60000013fd50_0;  alias, 1 drivers
v0x600000130120_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000013fd50_0 .var "state", 0 0;
v0x60000013fa80_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed26c0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000013ba80_0 .net8 "Bitline1", 0 0, p0x7fcf31851848;  1 drivers, strength-aware
v0x60000013b720_0 .net8 "Bitline2", 0 0, p0x7fcf31851878;  1 drivers, strength-aware
v0x60000013b450_0 .net "D", 0 0, L_0x60000027f3e0;  1 drivers
v0x60000013b0f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x60000013ae20_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x60000013aac0_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x60000013a7f0_0 .net *"_ivl_0", 0 0, L_0x600000273340;  1 drivers
o0x7fcf318518d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000013a490_0 name=_ivl_2
v0x60000013a1c0_0 .net *"_ivl_6", 0 0, L_0x600000273200;  1 drivers
o0x7fcf31851938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000139e60_0 name=_ivl_8
v0x600000139b90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000139830_0 .net "dffOut", 0 0, v0x60000013c120_0;  1 drivers
v0x600000139560_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000273340 .functor MUXZ 1, v0x60000013c120_0, L_0x60000027f3e0, L_0x6000002fd360, C4<>;
L_0x6000002732a0 .functor MUXZ 1, o0x7fcf318518d8, L_0x600000273340, L_0x6000002fdd60, C4<>;
L_0x600000273200 .functor MUXZ 1, v0x60000013c120_0, L_0x60000027f3e0, L_0x6000002fd360, C4<>;
L_0x6000002715e0 .functor MUXZ 1, o0x7fcf31851938, L_0x600000273200, L_0x6000002fe760, C4<>;
S_0x7fcf31ed1f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed26c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000013cd80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000013ca20_0 .net "d", 0 0, L_0x60000027f3e0;  alias, 1 drivers
v0x60000013c750_0 .net "q", 0 0, v0x60000013c120_0;  alias, 1 drivers
v0x60000013c3f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000013c120_0 .var "state", 0 0;
v0x60000013bd50_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed17e0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000127600_0 .net8 "Bitline1", 0 0, p0x7fcf31851c68;  1 drivers, strength-aware
v0x600000127330_0 .net8 "Bitline2", 0 0, p0x7fcf31851c98;  1 drivers, strength-aware
v0x600000126fd0_0 .net "D", 0 0, L_0x60000027f340;  1 drivers
v0x600000126d00_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x6000001269a0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x6000001266d0_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000126370_0 .net *"_ivl_0", 0 0, L_0x600000271540;  1 drivers
o0x7fcf31851cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001260a0_0 name=_ivl_2
v0x600000125d40_0 .net *"_ivl_6", 0 0, L_0x600000271400;  1 drivers
o0x7fcf31851d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000125a70_0 name=_ivl_8
v0x600000125710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000125440_0 .net "dffOut", 0 0, v0x600000127c30_0;  1 drivers
v0x6000001250e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000271540 .functor MUXZ 1, v0x600000127c30_0, L_0x60000027f340, L_0x6000002fd360, C4<>;
L_0x6000002714a0 .functor MUXZ 1, o0x7fcf31851cf8, L_0x600000271540, L_0x6000002fdd60, C4<>;
L_0x600000271400 .functor MUXZ 1, v0x600000127c30_0, L_0x60000027f340, L_0x6000002fd360, C4<>;
L_0x600000271360 .functor MUXZ 1, o0x7fcf31851d58, L_0x600000271400, L_0x6000002fe760, C4<>;
S_0x7fcf31ed1070 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed17e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000139200_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000138f30_0 .net "d", 0 0, L_0x60000027f340;  alias, 1 drivers
v0x600000138bd0_0 .net "q", 0 0, v0x600000127c30_0;  alias, 1 drivers
v0x600000138900_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000127c30_0 .var "state", 0 0;
v0x600000127960_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed0900 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ee7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000123b10_0 .net8 "Bitline1", 0 0, p0x7fcf31852088;  1 drivers, strength-aware
v0x6000001237b0_0 .net8 "Bitline2", 0 0, p0x7fcf318520b8;  1 drivers, strength-aware
v0x6000001234e0_0 .net "D", 0 0, L_0x60000027f2a0;  1 drivers
v0x600000123180_0 .net "ReadEnable1", 0 0, L_0x6000002fdd60;  alias, 1 drivers
v0x600000122eb0_0 .net "ReadEnable2", 0 0, L_0x6000002fe760;  alias, 1 drivers
v0x600000122b50_0 .net "WriteEnable", 0 0, L_0x6000002fd360;  alias, 1 drivers
v0x600000122880_0 .net *"_ivl_0", 0 0, L_0x6000002712c0;  1 drivers
o0x7fcf31852118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000122520_0 name=_ivl_2
v0x600000122250_0 .net *"_ivl_6", 0 0, L_0x600000271180;  1 drivers
o0x7fcf31852178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000121ef0_0 name=_ivl_8
v0x600000121c20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000120fc0_0 .net "dffOut", 0 0, v0x6000001241b0_0;  1 drivers
v0x600000120cf0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002712c0 .functor MUXZ 1, v0x6000001241b0_0, L_0x60000027f2a0, L_0x6000002fd360, C4<>;
L_0x600000271220 .functor MUXZ 1, o0x7fcf31852118, L_0x6000002712c0, L_0x6000002fdd60, C4<>;
L_0x600000271180 .functor MUXZ 1, v0x6000001241b0_0, L_0x60000027f2a0, L_0x6000002fd360, C4<>;
L_0x6000002710e0 .functor MUXZ 1, o0x7fcf31852178, L_0x600000271180, L_0x6000002fe760, C4<>;
S_0x7fcf31ed0190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ed0900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000124e10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000124ab0_0 .net "d", 0 0, L_0x60000027f2a0;  alias, 1 drivers
v0x6000001247e0_0 .net "q", 0 0, v0x6000001241b0_0;  alias, 1 drivers
v0x600000124480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001241b0_0 .var "state", 0 0;
v0x600000123de0_0 .net "wen", 0 0, L_0x6000002fd360;  alias, 1 drivers
S_0x7fcf31ed69b0 .scope module, "regArray[3]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000e4d80_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000000e4ab0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x6000000e4750_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000000e4480_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  1 drivers
v0x6000000e4120_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  1 drivers
v0x6000000e7060_0 .net "WriteReg", 0 0, L_0x6000002fd400;  1 drivers
v0x6000000e70f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e6eb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000267980 .part v0x600000339050_0, 0, 1;
L_0x6000002678e0 .part v0x600000339050_0, 1, 1;
L_0x600000267840 .part v0x600000339050_0, 2, 1;
L_0x6000002663a0 .part v0x600000339050_0, 3, 1;
L_0x600000266300 .part v0x600000339050_0, 4, 1;
L_0x600000266260 .part v0x600000339050_0, 5, 1;
L_0x6000002661c0 .part v0x600000339050_0, 6, 1;
L_0x600000266120 .part v0x600000339050_0, 7, 1;
L_0x600000266080 .part v0x600000339050_0, 8, 1;
L_0x600000265fe0 .part v0x600000339050_0, 9, 1;
L_0x600000265f40 .part v0x600000339050_0, 10, 1;
L_0x600000265ea0 .part v0x600000339050_0, 11, 1;
L_0x600000265e00 .part v0x600000339050_0, 12, 1;
L_0x600000265d60 .part v0x600000339050_0, 13, 1;
L_0x600000265cc0 .part v0x600000339050_0, 14, 1;
L_0x600000265c20 .part v0x600000339050_0, 15, 1;
p0x7fcf31852658 .port I0x600003307160, L_0x60000027f160;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31852658;
p0x7fcf31852ad8 .port I0x600003307160, L_0x60000027dae0;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31852ad8;
p0x7fcf31852ef8 .port I0x600003307160, L_0x60000027d860;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31852ef8;
p0x7fcf31853318 .port I0x600003307160, L_0x60000027d5e0;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31853318;
p0x7fcf31853738 .port I0x600003307160, L_0x60000027d360;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf31853738;
p0x7fcf31853b58 .port I0x600003307160, L_0x60000027bca0;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31853b58;
p0x7fcf31853f78 .port I0x600003307160, L_0x60000027ba20;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31853f78;
p0x7fcf31854398 .port I0x600003307160, L_0x60000027b7a0;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf31854398;
p0x7fcf318547b8 .port I0x600003307160, L_0x60000027b520;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf318547b8;
p0x7fcf31854bd8 .port I0x600003307160, L_0x600000279ea0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31854bd8;
p0x7fcf31854ff8 .port I0x600003307160, L_0x600000279c20;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31854ff8;
p0x7fcf31855418 .port I0x600003307160, L_0x6000002799a0;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31855418;
p0x7fcf31855838 .port I0x600003307160, L_0x600000279720;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf31855838;
p0x7fcf31855c58 .port I0x600003307160, L_0x6000002780a0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31855c58;
p0x7fcf31856078 .port I0x600003307160, L_0x600000267de0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf31856078;
p0x7fcf31856498 .port I0x600003307160, L_0x600000267b60;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf31856498;
p0x7fcf31852688 .port I0x600003315fe0, L_0x60000027dc20;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31852688;
p0x7fcf31852b08 .port I0x600003315fe0, L_0x60000027d9a0;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31852b08;
p0x7fcf31852f28 .port I0x600003315fe0, L_0x60000027d720;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31852f28;
p0x7fcf31853348 .port I0x600003315fe0, L_0x60000027d4a0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31853348;
p0x7fcf31853768 .port I0x600003315fe0, L_0x60000027bde0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31853768;
p0x7fcf31853b88 .port I0x600003315fe0, L_0x60000027bb60;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31853b88;
p0x7fcf31853fa8 .port I0x600003315fe0, L_0x60000027b8e0;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31853fa8;
p0x7fcf318543c8 .port I0x600003315fe0, L_0x60000027b660;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318543c8;
p0x7fcf318547e8 .port I0x600003315fe0, L_0x600000279fe0;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318547e8;
p0x7fcf31854c08 .port I0x600003315fe0, L_0x600000279d60;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31854c08;
p0x7fcf31855028 .port I0x600003315fe0, L_0x600000279ae0;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31855028;
p0x7fcf31855448 .port I0x600003315fe0, L_0x600000279860;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31855448;
p0x7fcf31855868 .port I0x600003315fe0, L_0x6000002781e0;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31855868;
p0x7fcf31855c88 .port I0x600003315fe0, L_0x600000267f20;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31855c88;
p0x7fcf318560a8 .port I0x600003315fe0, L_0x600000267ca0;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318560a8;
p0x7fcf318564c8 .port I0x600003315fe0, L_0x600000267a20;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318564c8;
S_0x7fcf31eceb40 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000012ddd0_0 .net8 "Bitline1", 0 0, p0x7fcf31852658;  1 drivers, strength-aware
v0x60000012db00_0 .net8 "Bitline2", 0 0, p0x7fcf31852688;  1 drivers, strength-aware
v0x60000012d7a0_0 .net "D", 0 0, L_0x600000267980;  1 drivers
v0x60000012d4d0_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x60000012d170_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x60000012cea0_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x60000012cb40_0 .net *"_ivl_0", 0 0, L_0x60000027f200;  1 drivers
o0x7fcf31852748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000012c870_0 name=_ivl_2
v0x60000012c510_0 .net *"_ivl_6", 0 0, L_0x60000027f0c0;  1 drivers
o0x7fcf318527a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000012c240_0 name=_ivl_8
v0x60000012be70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000012bba0_0 .net "dffOut", 0 0, v0x60000012e400_0;  1 drivers
v0x60000012b840_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027f200 .functor MUXZ 1, v0x60000012e400_0, L_0x600000267980, L_0x6000002fd400, C4<>;
L_0x60000027f160 .functor MUXZ 1, o0x7fcf31852748, L_0x60000027f200, L_0x6000002fdea0, C4<>;
L_0x60000027f0c0 .functor MUXZ 1, v0x60000012e400_0, L_0x600000267980, L_0x6000002fd400, C4<>;
L_0x60000027dc20 .functor MUXZ 1, o0x7fcf318527a8, L_0x60000027f0c0, L_0x6000002fe800, C4<>;
S_0x7fcf31ece3d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eceb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000012f060_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000012ed90_0 .net "d", 0 0, L_0x600000267980;  alias, 1 drivers
v0x60000012ea30_0 .net "q", 0 0, v0x60000012e400_0;  alias, 1 drivers
v0x60000012e760_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000012e400_0 .var "state", 0 0;
v0x60000012e130_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf31ecdc60 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001299e0_0 .net8 "Bitline1", 0 0, p0x7fcf31852ad8;  1 drivers, strength-aware
v0x600000129680_0 .net8 "Bitline2", 0 0, p0x7fcf31852b08;  1 drivers, strength-aware
v0x6000001293b0_0 .net "D", 0 0, L_0x6000002678e0;  1 drivers
v0x600000129050_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000128d80_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000128a20_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x600000128750_0 .net *"_ivl_0", 0 0, L_0x60000027db80;  1 drivers
o0x7fcf31852b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001283f0_0 name=_ivl_2
v0x600000128120_0 .net *"_ivl_6", 0 0, L_0x60000027da40;  1 drivers
o0x7fcf31852bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000157d50_0 name=_ivl_8
v0x600000157a80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000157720_0 .net "dffOut", 0 0, v0x60000012a010_0;  1 drivers
v0x600000157450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027db80 .functor MUXZ 1, v0x60000012a010_0, L_0x6000002678e0, L_0x6000002fd400, C4<>;
L_0x60000027dae0 .functor MUXZ 1, o0x7fcf31852b68, L_0x60000027db80, L_0x6000002fdea0, C4<>;
L_0x60000027da40 .functor MUXZ 1, v0x60000012a010_0, L_0x6000002678e0, L_0x6000002fd400, C4<>;
L_0x60000027d9a0 .functor MUXZ 1, o0x7fcf31852bc8, L_0x60000027da40, L_0x6000002fe800, C4<>;
S_0x7fcf31ecd4f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ecdc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000012b570_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000012b210_0 .net "d", 0 0, L_0x6000002678e0;  alias, 1 drivers
v0x60000012af40_0 .net "q", 0 0, v0x60000012a010_0;  alias, 1 drivers
v0x60000012a2e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000012a010_0 .var "state", 0 0;
v0x600000129cb0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf31eccd80 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000155e60_0 .net8 "Bitline1", 0 0, p0x7fcf31852ef8;  1 drivers, strength-aware
v0x600000155b90_0 .net8 "Bitline2", 0 0, p0x7fcf31852f28;  1 drivers, strength-aware
v0x600000155830_0 .net "D", 0 0, L_0x600000267840;  1 drivers
v0x600000155560_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000155200_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000154f30_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x600000154bd0_0 .net *"_ivl_0", 0 0, L_0x60000027d900;  1 drivers
o0x7fcf31852f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000154900_0 name=_ivl_2
v0x6000001545a0_0 .net *"_ivl_6", 0 0, L_0x60000027d7c0;  1 drivers
o0x7fcf31852fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001542d0_0 name=_ivl_8
v0x600000153600_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000153330_0 .net "dffOut", 0 0, v0x600000156490_0;  1 drivers
v0x600000152fd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027d900 .functor MUXZ 1, v0x600000156490_0, L_0x600000267840, L_0x6000002fd400, C4<>;
L_0x60000027d860 .functor MUXZ 1, o0x7fcf31852f88, L_0x60000027d900, L_0x6000002fdea0, C4<>;
L_0x60000027d7c0 .functor MUXZ 1, v0x600000156490_0, L_0x600000267840, L_0x6000002fd400, C4<>;
L_0x60000027d720 .functor MUXZ 1, o0x7fcf31852fe8, L_0x60000027d7c0, L_0x6000002fe800, C4<>;
S_0x7fcf31ecc610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eccd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001570f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000156e20_0 .net "d", 0 0, L_0x600000267840;  alias, 1 drivers
v0x600000156ac0_0 .net "q", 0 0, v0x600000156490_0;  alias, 1 drivers
v0x6000001567f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000156490_0 .var "state", 0 0;
v0x6000001561c0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf31ecbea0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000151a70_0 .net8 "Bitline1", 0 0, p0x7fcf31853318;  1 drivers, strength-aware
v0x6000001517a0_0 .net8 "Bitline2", 0 0, p0x7fcf31853348;  1 drivers, strength-aware
v0x600000151440_0 .net "D", 0 0, L_0x6000002663a0;  1 drivers
v0x600000151170_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000150e10_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000150b40_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x6000001507e0_0 .net *"_ivl_0", 0 0, L_0x60000027d680;  1 drivers
o0x7fcf318533a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000150510_0 name=_ivl_2
v0x6000001501b0_0 .net *"_ivl_6", 0 0, L_0x60000027d540;  1 drivers
o0x7fcf31853408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000015fe70_0 name=_ivl_8
v0x60000015fb10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000015f840_0 .net "dffOut", 0 0, v0x6000001520a0_0;  1 drivers
v0x60000015f4e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027d680 .functor MUXZ 1, v0x6000001520a0_0, L_0x6000002663a0, L_0x6000002fd400, C4<>;
L_0x60000027d5e0 .functor MUXZ 1, o0x7fcf318533a8, L_0x60000027d680, L_0x6000002fdea0, C4<>;
L_0x60000027d540 .functor MUXZ 1, v0x6000001520a0_0, L_0x6000002663a0, L_0x6000002fd400, C4<>;
L_0x60000027d4a0 .functor MUXZ 1, o0x7fcf31853408, L_0x60000027d540, L_0x6000002fe800, C4<>;
S_0x7fcf31ecb730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ecbea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000152d00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001529a0_0 .net "d", 0 0, L_0x6000002663a0;  alias, 1 drivers
v0x6000001526d0_0 .net "q", 0 0, v0x6000001520a0_0;  alias, 1 drivers
v0x600000152370_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001520a0_0 .var "state", 0 0;
v0x600000151d40_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf31ecafc0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000015df80_0 .net8 "Bitline1", 0 0, p0x7fcf31853738;  1 drivers, strength-aware
v0x60000015dc20_0 .net8 "Bitline2", 0 0, p0x7fcf31853768;  1 drivers, strength-aware
v0x60000015d950_0 .net "D", 0 0, L_0x600000266300;  1 drivers
v0x60000015ccf0_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x60000015ca20_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x60000015c6c0_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x60000015c3f0_0 .net *"_ivl_0", 0 0, L_0x60000027d400;  1 drivers
o0x7fcf318537c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000015c090_0 name=_ivl_2
v0x60000015bd50_0 .net *"_ivl_6", 0 0, L_0x60000027d2c0;  1 drivers
o0x7fcf31853828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000015b9f0_0 name=_ivl_8
v0x60000015b720_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000015b3c0_0 .net "dffOut", 0 0, v0x60000015e5b0_0;  1 drivers
v0x60000015b0f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027d400 .functor MUXZ 1, v0x60000015e5b0_0, L_0x600000266300, L_0x6000002fd400, C4<>;
L_0x60000027d360 .functor MUXZ 1, o0x7fcf318537c8, L_0x60000027d400, L_0x6000002fdea0, C4<>;
L_0x60000027d2c0 .functor MUXZ 1, v0x60000015e5b0_0, L_0x600000266300, L_0x6000002fd400, C4<>;
L_0x60000027bde0 .functor MUXZ 1, o0x7fcf31853828, L_0x60000027d2c0, L_0x6000002fe800, C4<>;
S_0x7fcf31eca850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ecafc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000015f210_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000015eeb0_0 .net "d", 0 0, L_0x600000266300;  alias, 1 drivers
v0x60000015ebe0_0 .net "q", 0 0, v0x60000015e5b0_0;  alias, 1 drivers
v0x60000015e880_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000015e5b0_0 .var "state", 0 0;
v0x60000015e250_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf31eca0e0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000159b00_0 .net8 "Bitline1", 0 0, p0x7fcf31853b58;  1 drivers, strength-aware
v0x600000159830_0 .net8 "Bitline2", 0 0, p0x7fcf31853b88;  1 drivers, strength-aware
v0x6000001594d0_0 .net "D", 0 0, L_0x600000266260;  1 drivers
v0x600000159200_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000158ea0_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000158bd0_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x600000158870_0 .net *"_ivl_0", 0 0, L_0x60000027bd40;  1 drivers
o0x7fcf31853be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001585a0_0 name=_ivl_2
v0x600000158240_0 .net *"_ivl_6", 0 0, L_0x60000027bc00;  1 drivers
o0x7fcf31853c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000147f00_0 name=_ivl_8
v0x600000147ba0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001478d0_0 .net "dffOut", 0 0, v0x60000015a130_0;  1 drivers
v0x600000147570_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027bd40 .functor MUXZ 1, v0x60000015a130_0, L_0x600000266260, L_0x6000002fd400, C4<>;
L_0x60000027bca0 .functor MUXZ 1, o0x7fcf31853be8, L_0x60000027bd40, L_0x6000002fdea0, C4<>;
L_0x60000027bc00 .functor MUXZ 1, v0x60000015a130_0, L_0x600000266260, L_0x6000002fd400, C4<>;
L_0x60000027bb60 .functor MUXZ 1, o0x7fcf31853c48, L_0x60000027bc00, L_0x6000002fe800, C4<>;
S_0x7fcf31ec9970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31eca0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000015ad90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000015aac0_0 .net "d", 0 0, L_0x600000266260;  alias, 1 drivers
v0x60000015a760_0 .net "q", 0 0, v0x60000015a130_0;  alias, 1 drivers
v0x60000015a490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000015a130_0 .var "state", 0 0;
v0x600000159e60_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf31ec9200 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000145710_0 .net8 "Bitline1", 0 0, p0x7fcf31853f78;  1 drivers, strength-aware
v0x6000001453b0_0 .net8 "Bitline2", 0 0, p0x7fcf31853fa8;  1 drivers, strength-aware
v0x6000001450e0_0 .net "D", 0 0, L_0x6000002661c0;  1 drivers
v0x600000144d80_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000144ab0_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000144750_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x600000144480_0 .net *"_ivl_0", 0 0, L_0x60000027bac0;  1 drivers
o0x7fcf31854008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000144120_0 name=_ivl_2
v0x600000143de0_0 .net *"_ivl_6", 0 0, L_0x60000027b980;  1 drivers
o0x7fcf31854068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000143a80_0 name=_ivl_8
v0x6000001437b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000143450_0 .net "dffOut", 0 0, v0x600000145d40_0;  1 drivers
v0x600000143180_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027bac0 .functor MUXZ 1, v0x600000145d40_0, L_0x6000002661c0, L_0x6000002fd400, C4<>;
L_0x60000027ba20 .functor MUXZ 1, o0x7fcf31854008, L_0x60000027bac0, L_0x6000002fdea0, C4<>;
L_0x60000027b980 .functor MUXZ 1, v0x600000145d40_0, L_0x6000002661c0, L_0x6000002fd400, C4<>;
L_0x60000027b8e0 .functor MUXZ 1, o0x7fcf31854068, L_0x60000027b980, L_0x6000002fe800, C4<>;
S_0x7fcf31ec8a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001472a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000146f40_0 .net "d", 0 0, L_0x6000002661c0;  alias, 1 drivers
v0x600000146c70_0 .net "q", 0 0, v0x600000145d40_0;  alias, 1 drivers
v0x600000146010_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000145d40_0 .var "state", 0 0;
v0x6000001459e0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319fd370 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001f5cb0_0 .net8 "Bitline1", 0 0, p0x7fcf31854398;  1 drivers, strength-aware
v0x6000001f59e0_0 .net8 "Bitline2", 0 0, p0x7fcf318543c8;  1 drivers, strength-aware
v0x6000001f5680_0 .net "D", 0 0, L_0x600000266120;  1 drivers
v0x6000001f53b0_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x6000001f5050_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x6000001f4d80_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x6000001f4a20_0 .net *"_ivl_0", 0 0, L_0x60000027b840;  1 drivers
o0x7fcf31854428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001f4750_0 name=_ivl_2
v0x6000001f43f0_0 .net *"_ivl_6", 0 0, L_0x60000027b700;  1 drivers
o0x7fcf31854488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001f4120_0 name=_ivl_8
v0x6000001f41b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001f4240_0 .net "dffOut", 0 0, v0x6000001f62e0_0;  1 drivers
v0x60000014f330_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027b840 .functor MUXZ 1, v0x6000001f62e0_0, L_0x600000266120, L_0x6000002fd400, C4<>;
L_0x60000027b7a0 .functor MUXZ 1, o0x7fcf31854428, L_0x60000027b840, L_0x6000002fdea0, C4<>;
L_0x60000027b700 .functor MUXZ 1, v0x6000001f62e0_0, L_0x600000266120, L_0x6000002fd400, C4<>;
L_0x60000027b660 .functor MUXZ 1, o0x7fcf31854488, L_0x60000027b700, L_0x6000002fe800, C4<>;
S_0x7fcf319fcc00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319fd370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001f6f40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001f6c70_0 .net "d", 0 0, L_0x600000266120;  alias, 1 drivers
v0x6000001f6910_0 .net "q", 0 0, v0x6000001f62e0_0;  alias, 1 drivers
v0x6000001f6640_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001f62e0_0 .var "state", 0 0;
v0x6000001f6010_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319fc490 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000014ddd0_0 .net8 "Bitline1", 0 0, p0x7fcf318547b8;  1 drivers, strength-aware
v0x60000014da70_0 .net8 "Bitline2", 0 0, p0x7fcf318547e8;  1 drivers, strength-aware
v0x60000014d7a0_0 .net "D", 0 0, L_0x600000266080;  1 drivers
v0x60000014d440_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x60000014d170_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x60000014ce10_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x60000014cb40_0 .net *"_ivl_0", 0 0, L_0x60000027b5c0;  1 drivers
o0x7fcf31854848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000014c7e0_0 name=_ivl_2
v0x60000014c510_0 .net *"_ivl_6", 0 0, L_0x60000027b480;  1 drivers
o0x7fcf318548a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000014c1b0_0 name=_ivl_8
v0x60000014bf00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000014bc30_0 .net "dffOut", 0 0, v0x60000014e400_0;  1 drivers
v0x60000014b8d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000027b5c0 .functor MUXZ 1, v0x60000014e400_0, L_0x600000266080, L_0x6000002fd400, C4<>;
L_0x60000027b520 .functor MUXZ 1, o0x7fcf31854848, L_0x60000027b5c0, L_0x6000002fdea0, C4<>;
L_0x60000027b480 .functor MUXZ 1, v0x60000014e400_0, L_0x600000266080, L_0x6000002fd400, C4<>;
L_0x600000279fe0 .functor MUXZ 1, o0x7fcf318548a8, L_0x60000027b480, L_0x6000002fe800, C4<>;
S_0x7fcf319fbd20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319fc490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000014f060_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000014ed00_0 .net "d", 0 0, L_0x600000266080;  alias, 1 drivers
v0x60000014ea30_0 .net "q", 0 0, v0x60000014e400_0;  alias, 1 drivers
v0x60000014e6d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000014e400_0 .var "state", 0 0;
v0x60000014e0a0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319fae40 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000014a370_0 .net8 "Bitline1", 0 0, p0x7fcf31854bd8;  1 drivers, strength-aware
v0x60000014a010_0 .net8 "Bitline2", 0 0, p0x7fcf31854c08;  1 drivers, strength-aware
v0x600000149d40_0 .net "D", 0 0, L_0x600000265fe0;  1 drivers
v0x6000001499e0_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000148fc0_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000177d50_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x600000177a80_0 .net *"_ivl_0", 0 0, L_0x600000279f40;  1 drivers
o0x7fcf31854c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000177720_0 name=_ivl_2
v0x600000176ac0_0 .net *"_ivl_6", 0 0, L_0x600000279e00;  1 drivers
o0x7fcf31854cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001767f0_0 name=_ivl_8
v0x600000176520_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000176250_0 .net "dffOut", 0 0, v0x60000014a9a0_0;  1 drivers
v0x600000175ef0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000279f40 .functor MUXZ 1, v0x60000014a9a0_0, L_0x600000265fe0, L_0x6000002fd400, C4<>;
L_0x600000279ea0 .functor MUXZ 1, o0x7fcf31854c68, L_0x600000279f40, L_0x6000002fdea0, C4<>;
L_0x600000279e00 .functor MUXZ 1, v0x60000014a9a0_0, L_0x600000265fe0, L_0x6000002fd400, C4<>;
L_0x600000279d60 .functor MUXZ 1, o0x7fcf31854cc8, L_0x600000279e00, L_0x6000002fe800, C4<>;
S_0x7fcf319fa6d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319fae40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000014b600_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000014b2a0_0 .net "d", 0 0, L_0x600000265fe0;  alias, 1 drivers
v0x60000014afd0_0 .net "q", 0 0, v0x60000014a9a0_0;  alias, 1 drivers
v0x60000014ac70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000014a9a0_0 .var "state", 0 0;
v0x60000014a640_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319f9f60 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000001739f0_0 .net8 "Bitline1", 0 0, p0x7fcf31854ff8;  1 drivers, strength-aware
v0x600000173840_0 .net8 "Bitline2", 0 0, p0x7fcf31855028;  1 drivers, strength-aware
v0x600000173570_0 .net "D", 0 0, L_0x600000265f40;  1 drivers
v0x600000172ac0_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x60000017ff00_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x60000017fba0_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x60000017f8d0_0 .net *"_ivl_0", 0 0, L_0x600000279cc0;  1 drivers
o0x7fcf31855088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000017f570_0 name=_ivl_2
v0x60000017f2a0_0 .net *"_ivl_6", 0 0, L_0x600000279b80;  1 drivers
o0x7fcf318550e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000017ef40_0 name=_ivl_8
v0x60000017ec70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000017e910_0 .net "dffOut", 0 0, v0x600000174fc0_0;  1 drivers
v0x60000017b960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000279cc0 .functor MUXZ 1, v0x600000174fc0_0, L_0x600000265f40, L_0x6000002fd400, C4<>;
L_0x600000279c20 .functor MUXZ 1, o0x7fcf31855088, L_0x600000279cc0, L_0x6000002fdea0, C4<>;
L_0x600000279b80 .functor MUXZ 1, v0x600000174fc0_0, L_0x600000265f40, L_0x6000002fd400, C4<>;
L_0x600000279ae0 .functor MUXZ 1, o0x7fcf318550e8, L_0x600000279b80, L_0x6000002fe800, C4<>;
S_0x7fcf319f97f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319f9f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000175c20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001758c0_0 .net "d", 0 0, L_0x600000265f40;  alias, 1 drivers
v0x6000001755f0_0 .net "q", 0 0, v0x600000174fc0_0;  alias, 1 drivers
v0x600000175290_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000174fc0_0 .var "state", 0 0;
v0x600000173cc0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319f9080 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000179e60_0 .net8 "Bitline1", 0 0, p0x7fcf31855418;  1 drivers, strength-aware
v0x600000179b90_0 .net8 "Bitline2", 0 0, p0x7fcf31855448;  1 drivers, strength-aware
v0x600000179830_0 .net "D", 0 0, L_0x600000265ea0;  1 drivers
v0x600000179560_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x600000179200_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x600000178f30_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x600000178d80_0 .net *"_ivl_0", 0 0, L_0x600000279a40;  1 drivers
o0x7fcf318554a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000167840_0 name=_ivl_2
v0x60000016fc30_0 .net *"_ivl_6", 0 0, L_0x600000279900;  1 drivers
o0x7fcf31855508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000016f960_0 name=_ivl_8
v0x60000016f600_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000016f330_0 .net "dffOut", 0 0, v0x60000017a490_0;  1 drivers
v0x60000016efd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000279a40 .functor MUXZ 1, v0x60000017a490_0, L_0x600000265ea0, L_0x6000002fd400, C4<>;
L_0x6000002799a0 .functor MUXZ 1, o0x7fcf318554a8, L_0x600000279a40, L_0x6000002fdea0, C4<>;
L_0x600000279900 .functor MUXZ 1, v0x60000017a490_0, L_0x600000265ea0, L_0x6000002fd400, C4<>;
L_0x600000279860 .functor MUXZ 1, o0x7fcf31855508, L_0x600000279900, L_0x6000002fe800, C4<>;
S_0x7fcf319f8910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319f9080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000017b690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000017b330_0 .net "d", 0 0, L_0x600000265ea0;  alias, 1 drivers
v0x60000017b060_0 .net "q", 0 0, v0x60000017a490_0;  alias, 1 drivers
v0x60000017a7f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000017a490_0 .var "state", 0 0;
v0x60000017a1c0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319f81a0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e1b90_0 .net8 "Bitline1", 0 0, p0x7fcf31855838;  1 drivers, strength-aware
v0x6000000e1830_0 .net8 "Bitline2", 0 0, p0x7fcf31855868;  1 drivers, strength-aware
v0x6000000e1560_0 .net "D", 0 0, L_0x600000265e00;  1 drivers
v0x6000000e1200_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x6000000e0f30_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x6000000e0bd0_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x6000000e0900_0 .net *"_ivl_0", 0 0, L_0x6000002797c0;  1 drivers
o0x7fcf318558c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e05a0_0 name=_ivl_2
v0x6000000e02d0_0 .net *"_ivl_6", 0 0, L_0x600000279680;  1 drivers
o0x7fcf31855928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e2520_0 name=_ivl_8
v0x6000000e25b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e2370_0 .net "dffOut", 0 0, v0x6000000e21c0_0;  1 drivers
v0x6000000e2400_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002797c0 .functor MUXZ 1, v0x6000000e21c0_0, L_0x600000265e00, L_0x6000002fd400, C4<>;
L_0x600000279720 .functor MUXZ 1, o0x7fcf318558c8, L_0x6000002797c0, L_0x6000002fdea0, C4<>;
L_0x600000279680 .functor MUXZ 1, v0x6000000e21c0_0, L_0x600000265e00, L_0x6000002fd400, C4<>;
L_0x6000002781e0 .functor MUXZ 1, o0x7fcf31855928, L_0x600000279680, L_0x6000002fe800, C4<>;
S_0x7fcf319f7a30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319f81a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000016ed00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000016e9a0_0 .net "d", 0 0, L_0x600000265e00;  alias, 1 drivers
v0x60000016e6d0_0 .net "q", 0 0, v0x6000000e21c0_0;  alias, 1 drivers
v0x6000000e2490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e21c0_0 .var "state", 0 0;
v0x6000000e1e60_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319f72c0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e1d40_0 .net8 "Bitline1", 0 0, p0x7fcf31855c58;  1 drivers, strength-aware
v0x6000000e1dd0_0 .net8 "Bitline2", 0 0, p0x7fcf31855c88;  1 drivers, strength-aware
v0x6000000e1c20_0 .net "D", 0 0, L_0x600000265d60;  1 drivers
v0x6000000e1cb0_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x6000000e1a70_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x6000000e1b00_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x6000000e18c0_0 .net *"_ivl_0", 0 0, L_0x600000278140;  1 drivers
o0x7fcf31855ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e1950_0 name=_ivl_2
v0x6000000e1710_0 .net *"_ivl_6", 0 0, L_0x600000278000;  1 drivers
o0x7fcf31855d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e17a0_0 name=_ivl_8
v0x6000000e15f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e1680_0 .net "dffOut", 0 0, v0x6000000e1ef0_0;  1 drivers
v0x6000000e1440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000278140 .functor MUXZ 1, v0x6000000e1ef0_0, L_0x600000265d60, L_0x6000002fd400, C4<>;
L_0x6000002780a0 .functor MUXZ 1, o0x7fcf31855ce8, L_0x600000278140, L_0x6000002fdea0, C4<>;
L_0x600000278000 .functor MUXZ 1, v0x6000000e1ef0_0, L_0x600000265d60, L_0x6000002fd400, C4<>;
L_0x600000267f20 .functor MUXZ 1, o0x7fcf31855d48, L_0x600000278000, L_0x6000002fe800, C4<>;
S_0x7fcf319f6b50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319f72c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e2250_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e22e0_0 .net "d", 0 0, L_0x600000265d60;  alias, 1 drivers
v0x6000000e20a0_0 .net "q", 0 0, v0x6000000e1ef0_0;  alias, 1 drivers
v0x6000000e2130_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e1ef0_0 .var "state", 0 0;
v0x6000000e1f80_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319f63e0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e1050_0 .net8 "Bitline1", 0 0, p0x7fcf31856078;  1 drivers, strength-aware
v0x6000000e0e10_0 .net8 "Bitline2", 0 0, p0x7fcf318560a8;  1 drivers, strength-aware
v0x6000000e0ea0_0 .net "D", 0 0, L_0x600000265cc0;  1 drivers
v0x6000000e0c60_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x6000000e0cf0_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x6000000e0ab0_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x6000000e0b40_0 .net *"_ivl_0", 0 0, L_0x600000267e80;  1 drivers
o0x7fcf31856108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e0990_0 name=_ivl_2
v0x6000000e0a20_0 .net *"_ivl_6", 0 0, L_0x600000267d40;  1 drivers
o0x7fcf31856168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e07e0_0 name=_ivl_8
v0x6000000e0870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e0630_0 .net "dffOut", 0 0, v0x6000000e1170_0;  1 drivers
v0x6000000e06c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000267e80 .functor MUXZ 1, v0x6000000e1170_0, L_0x600000265cc0, L_0x6000002fd400, C4<>;
L_0x600000267de0 .functor MUXZ 1, o0x7fcf31856108, L_0x600000267e80, L_0x6000002fdea0, C4<>;
L_0x600000267d40 .functor MUXZ 1, v0x6000000e1170_0, L_0x600000265cc0, L_0x6000002fd400, C4<>;
L_0x600000267ca0 .functor MUXZ 1, o0x7fcf31856168, L_0x600000267d40, L_0x6000002fe800, C4<>;
S_0x7fcf319f5c70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319f63e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e14d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e1290_0 .net "d", 0 0, L_0x600000265cc0;  alias, 1 drivers
v0x6000000e1320_0 .net "q", 0 0, v0x6000000e1170_0;  alias, 1 drivers
v0x6000000e10e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e1170_0 .var "state", 0 0;
v0x6000000e0fc0_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319f5500 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ed69b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e0000_0 .net8 "Bitline1", 0 0, p0x7fcf31856498;  1 drivers, strength-aware
v0x6000000e0090_0 .net8 "Bitline2", 0 0, p0x7fcf318564c8;  1 drivers, strength-aware
v0x6000000e6fd0_0 .net "D", 0 0, L_0x600000265c20;  1 drivers
v0x6000000e6c70_0 .net "ReadEnable1", 0 0, L_0x6000002fdea0;  alias, 1 drivers
v0x6000000e69a0_0 .net "ReadEnable2", 0 0, L_0x6000002fe800;  alias, 1 drivers
v0x6000000e6640_0 .net "WriteEnable", 0 0, L_0x6000002fd400;  alias, 1 drivers
v0x6000000e6370_0 .net *"_ivl_0", 0 0, L_0x600000267c00;  1 drivers
o0x7fcf31856528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e6010_0 name=_ivl_2
v0x6000000e5d40_0 .net *"_ivl_6", 0 0, L_0x600000267ac0;  1 drivers
o0x7fcf31856588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e59e0_0 name=_ivl_8
v0x6000000e5710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e53b0_0 .net "dffOut", 0 0, v0x6000000e01b0_0;  1 drivers
v0x6000000e50e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000267c00 .functor MUXZ 1, v0x6000000e01b0_0, L_0x600000265c20, L_0x6000002fd400, C4<>;
L_0x600000267b60 .functor MUXZ 1, o0x7fcf31856528, L_0x600000267c00, L_0x6000002fdea0, C4<>;
L_0x600000267ac0 .functor MUXZ 1, v0x6000000e01b0_0, L_0x600000265c20, L_0x6000002fd400, C4<>;
L_0x600000267a20 .functor MUXZ 1, o0x7fcf31856588, L_0x600000267ac0, L_0x6000002fe800, C4<>;
S_0x7fcf319f4d90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319f5500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e0480_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e0510_0 .net "d", 0 0, L_0x600000265c20;  alias, 1 drivers
v0x6000000e0360_0 .net "q", 0 0, v0x6000000e01b0_0;  alias, 1 drivers
v0x6000000e03f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e01b0_0 .var "state", 0 0;
v0x6000000e0240_0 .net "wen", 0 0, L_0x6000002fd400;  alias, 1 drivers
S_0x7fcf319fb5b0 .scope module, "regArray[4]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000c1830_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000000c15f0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x6000000c1680_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000000c1440_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  1 drivers
v0x6000000c14d0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  1 drivers
v0x6000000c1290_0 .net "WriteReg", 0 0, L_0x6000002fd4a0;  1 drivers
v0x6000000c1320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c1170_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026a260 .part v0x600000339050_0, 0, 1;
L_0x60000026a1c0 .part v0x600000339050_0, 1, 1;
L_0x60000026a120 .part v0x600000339050_0, 2, 1;
L_0x60000026a080 .part v0x600000339050_0, 3, 1;
L_0x600000269fe0 .part v0x600000339050_0, 4, 1;
L_0x600000269f40 .part v0x600000339050_0, 5, 1;
L_0x600000269ea0 .part v0x600000339050_0, 6, 1;
L_0x600000269e00 .part v0x600000339050_0, 7, 1;
L_0x600000268960 .part v0x600000339050_0, 8, 1;
L_0x6000002688c0 .part v0x600000339050_0, 9, 1;
L_0x600000268820 .part v0x600000339050_0, 10, 1;
L_0x600000268780 .part v0x600000339050_0, 11, 1;
L_0x6000002686e0 .part v0x600000339050_0, 12, 1;
L_0x600000268640 .part v0x600000339050_0, 13, 1;
L_0x6000002685a0 .part v0x600000339050_0, 14, 1;
L_0x600000268500 .part v0x600000339050_0, 15, 1;
p0x7fcf31856a68 .port I0x600003307160, L_0x600000265ae0;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31856a68;
p0x7fcf31856ee8 .port I0x600003307160, L_0x600000264460;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31856ee8;
p0x7fcf31857308 .port I0x600003307160, L_0x6000002641e0;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31857308;
p0x7fcf31857728 .port I0x600003307160, L_0x60000026ff20;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31857728;
p0x7fcf31857b48 .port I0x600003307160, L_0x60000026fca0;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf31857b48;
p0x7fcf31857f68 .port I0x600003307160, L_0x60000026fa20;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31857f68;
p0x7fcf31858388 .port I0x600003307160, L_0x60000026f7a0;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31858388;
p0x7fcf318587a8 .port I0x600003307160, L_0x60000026e120;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf318587a8;
p0x7fcf31858bc8 .port I0x600003307160, L_0x60000026dea0;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31858bc8;
p0x7fcf31858fe8 .port I0x600003307160, L_0x60000026dc20;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31858fe8;
p0x7fcf31859408 .port I0x600003307160, L_0x60000026d9a0;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31859408;
p0x7fcf31859828 .port I0x600003307160, L_0x60000026c320;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31859828;
p0x7fcf31859c48 .port I0x600003307160, L_0x60000026c0a0;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf31859c48;
p0x7fcf3185a068 .port I0x600003307160, L_0x60000026bd40;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185a068;
p0x7fcf3185a488 .port I0x600003307160, L_0x60000026a6c0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185a488;
p0x7fcf3185a8a8 .port I0x600003307160, L_0x60000026a440;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185a8a8;
p0x7fcf31856a98 .port I0x600003315fe0, L_0x6000002645a0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31856a98;
p0x7fcf31856f18 .port I0x600003315fe0, L_0x600000264320;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31856f18;
p0x7fcf31857338 .port I0x600003315fe0, L_0x6000002640a0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31857338;
p0x7fcf31857758 .port I0x600003315fe0, L_0x60000026fde0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31857758;
p0x7fcf31857b78 .port I0x600003315fe0, L_0x60000026fb60;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31857b78;
p0x7fcf31857f98 .port I0x600003315fe0, L_0x60000026f8e0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31857f98;
p0x7fcf318583b8 .port I0x600003315fe0, L_0x60000026e260;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318583b8;
p0x7fcf318587d8 .port I0x600003315fe0, L_0x60000026dfe0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318587d8;
p0x7fcf31858bf8 .port I0x600003315fe0, L_0x60000026dd60;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31858bf8;
p0x7fcf31859018 .port I0x600003315fe0, L_0x60000026dae0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31859018;
p0x7fcf31859438 .port I0x600003315fe0, L_0x60000026c460;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31859438;
p0x7fcf31859858 .port I0x600003315fe0, L_0x60000026c1e0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31859858;
p0x7fcf31859c78 .port I0x600003315fe0, L_0x60000026be80;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31859c78;
p0x7fcf3185a098 .port I0x600003315fe0, L_0x60000026bc00;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185a098;
p0x7fcf3185a4b8 .port I0x600003315fe0, L_0x60000026a580;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185a4b8;
p0x7fcf3185a8d8 .port I0x600003315fe0, L_0x60000026a300;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185a8d8;
S_0x7fcf32a94180 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e6ac0_0 .net8 "Bitline1", 0 0, p0x7fcf31856a68;  1 drivers, strength-aware
v0x6000000e6880_0 .net8 "Bitline2", 0 0, p0x7fcf31856a98;  1 drivers, strength-aware
v0x6000000e6910_0 .net "D", 0 0, L_0x60000026a260;  1 drivers
v0x6000000e66d0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000e6760_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000e6520_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000e65b0_0 .net *"_ivl_0", 0 0, L_0x600000265b80;  1 drivers
o0x7fcf31856b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e6400_0 name=_ivl_2
v0x6000000e6490_0 .net *"_ivl_6", 0 0, L_0x600000265a40;  1 drivers
o0x7fcf31856bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e6250_0 name=_ivl_8
v0x6000000e62e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e60a0_0 .net "dffOut", 0 0, v0x6000000e6be0_0;  1 drivers
v0x6000000e6130_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000265b80 .functor MUXZ 1, v0x6000000e6be0_0, L_0x60000026a260, L_0x6000002fd4a0, C4<>;
L_0x600000265ae0 .functor MUXZ 1, o0x7fcf31856b58, L_0x600000265b80, L_0x6000002fdf40, C4<>;
L_0x600000265a40 .functor MUXZ 1, v0x6000000e6be0_0, L_0x60000026a260, L_0x6000002fd4a0, C4<>;
L_0x6000002645a0 .functor MUXZ 1, o0x7fcf31856bb8, L_0x600000265a40, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a93a10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a94180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e6f40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e6d00_0 .net "d", 0 0, L_0x60000026a260;  alias, 1 drivers
v0x6000000e6d90_0 .net "q", 0 0, v0x6000000e6be0_0;  alias, 1 drivers
v0x6000000e6b50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e6be0_0 .var "state", 0 0;
v0x6000000e6a30_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a932a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e5a70_0 .net8 "Bitline1", 0 0, p0x7fcf31856ee8;  1 drivers, strength-aware
v0x6000000e5b00_0 .net8 "Bitline2", 0 0, p0x7fcf31856f18;  1 drivers, strength-aware
v0x6000000e58c0_0 .net "D", 0 0, L_0x60000026a1c0;  1 drivers
v0x6000000e5950_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000e57a0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000e5830_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000e55f0_0 .net *"_ivl_0", 0 0, L_0x600000264500;  1 drivers
o0x7fcf31856f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e5680_0 name=_ivl_2
v0x6000000e5440_0 .net *"_ivl_6", 0 0, L_0x6000002643c0;  1 drivers
o0x7fcf31856fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e54d0_0 name=_ivl_8
v0x6000000e5290_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e5320_0 .net "dffOut", 0 0, v0x6000000e5c20_0;  1 drivers
v0x6000000e5170_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000264500 .functor MUXZ 1, v0x6000000e5c20_0, L_0x60000026a1c0, L_0x6000002fd4a0, C4<>;
L_0x600000264460 .functor MUXZ 1, o0x7fcf31856f78, L_0x600000264500, L_0x6000002fdf40, C4<>;
L_0x6000002643c0 .functor MUXZ 1, v0x6000000e5c20_0, L_0x60000026a1c0, L_0x6000002fd4a0, C4<>;
L_0x600000264320 .functor MUXZ 1, o0x7fcf31856fd8, L_0x6000002643c0, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a92b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a932a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e5ef0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e5f80_0 .net "d", 0 0, L_0x60000026a1c0;  alias, 1 drivers
v0x6000000e5dd0_0 .net "q", 0 0, v0x6000000e5c20_0;  alias, 1 drivers
v0x6000000e5e60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e5c20_0 .var "state", 0 0;
v0x6000000e5cb0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a923c0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e4cf0_0 .net8 "Bitline1", 0 0, p0x7fcf31857308;  1 drivers, strength-aware
v0x6000000e4b40_0 .net8 "Bitline2", 0 0, p0x7fcf31857338;  1 drivers, strength-aware
v0x6000000e4bd0_0 .net "D", 0 0, L_0x60000026a120;  1 drivers
v0x6000000e4990_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000e4a20_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000e47e0_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000e4870_0 .net *"_ivl_0", 0 0, L_0x600000264280;  1 drivers
o0x7fcf31857398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e4630_0 name=_ivl_2
v0x6000000e46c0_0 .net *"_ivl_6", 0 0, L_0x600000264140;  1 drivers
o0x7fcf318573f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e4510_0 name=_ivl_8
v0x6000000e45a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e4360_0 .net "dffOut", 0 0, v0x6000000e4ea0_0;  1 drivers
v0x6000000e43f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000264280 .functor MUXZ 1, v0x6000000e4ea0_0, L_0x60000026a120, L_0x6000002fd4a0, C4<>;
L_0x6000002641e0 .functor MUXZ 1, o0x7fcf31857398, L_0x600000264280, L_0x6000002fdf40, C4<>;
L_0x600000264140 .functor MUXZ 1, v0x6000000e4ea0_0, L_0x60000026a120, L_0x6000002fd4a0, C4<>;
L_0x6000002640a0 .functor MUXZ 1, o0x7fcf318573f8, L_0x600000264140, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a91c50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a923c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e5200_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e4fc0_0 .net "d", 0 0, L_0x60000026a120;  alias, 1 drivers
v0x6000000e5050_0 .net "q", 0 0, v0x6000000e4ea0_0;  alias, 1 drivers
v0x6000000e4e10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e4ea0_0 .var "state", 0 0;
v0x6000000e4c60_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a914e0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ff840_0 .net8 "Bitline1", 0 0, p0x7fcf31857728;  1 drivers, strength-aware
v0x6000000ff4e0_0 .net8 "Bitline2", 0 0, p0x7fcf31857758;  1 drivers, strength-aware
v0x6000000ff210_0 .net "D", 0 0, L_0x60000026a080;  1 drivers
v0x6000000feeb0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000febe0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000fe880_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000fe5b0_0 .net *"_ivl_0", 0 0, L_0x600000264000;  1 drivers
o0x7fcf318577b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fd830_0 name=_ivl_2
v0x6000000fd560_0 .net *"_ivl_6", 0 0, L_0x60000026fe80;  1 drivers
o0x7fcf31857818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fd200_0 name=_ivl_8
v0x6000000fcf30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fcbd0_0 .net "dffOut", 0 0, v0x6000000ffe70_0;  1 drivers
v0x6000000fc900_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000264000 .functor MUXZ 1, v0x6000000ffe70_0, L_0x60000026a080, L_0x6000002fd4a0, C4<>;
L_0x60000026ff20 .functor MUXZ 1, o0x7fcf318577b8, L_0x600000264000, L_0x6000002fdf40, C4<>;
L_0x60000026fe80 .functor MUXZ 1, v0x6000000ffe70_0, L_0x60000026a080, L_0x6000002fd4a0, C4<>;
L_0x60000026fde0 .functor MUXZ 1, o0x7fcf31857818, L_0x60000026fe80, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a90d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a914e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e41b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e4240_0 .net "d", 0 0, L_0x60000026a080;  alias, 1 drivers
v0x6000000e4000_0 .net "q", 0 0, v0x6000000ffe70_0;  alias, 1 drivers
v0x6000000e4090_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000ffe70_0 .var "state", 0 0;
v0x6000000ffb10_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a90600 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ffc30_0 .net8 "Bitline1", 0 0, p0x7fcf31857b48;  1 drivers, strength-aware
v0x6000000ff9f0_0 .net8 "Bitline2", 0 0, p0x7fcf31857b78;  1 drivers, strength-aware
v0x6000000ffa80_0 .net "D", 0 0, L_0x600000269fe0;  1 drivers
v0x6000000ff8d0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000ff960_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000ff720_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000ff7b0_0 .net *"_ivl_0", 0 0, L_0x60000026fd40;  1 drivers
o0x7fcf31857bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ff570_0 name=_ivl_2
v0x6000000ff600_0 .net *"_ivl_6", 0 0, L_0x60000026fc00;  1 drivers
o0x7fcf31857c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ff3c0_0 name=_ivl_8
v0x6000000ff450_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000ff2a0_0 .net "dffOut", 0 0, v0x6000000ffde0_0;  1 drivers
v0x6000000ff330_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026fd40 .functor MUXZ 1, v0x6000000ffde0_0, L_0x600000269fe0, L_0x6000002fd4a0, C4<>;
L_0x60000026fca0 .functor MUXZ 1, o0x7fcf31857bd8, L_0x60000026fd40, L_0x6000002fdf40, C4<>;
L_0x60000026fc00 .functor MUXZ 1, v0x6000000ffde0_0, L_0x600000269fe0, L_0x6000002fd4a0, C4<>;
L_0x60000026fb60 .functor MUXZ 1, o0x7fcf31857c38, L_0x60000026fc00, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a8fe90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a90600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000fc5a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fc2d0_0 .net "d", 0 0, L_0x600000269fe0;  alias, 1 drivers
v0x6000000fff00_0 .net "q", 0 0, v0x6000000ffde0_0;  alias, 1 drivers
v0x6000000ffd50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000ffde0_0 .var "state", 0 0;
v0x6000000ffba0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8f720 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000fec70_0 .net8 "Bitline1", 0 0, p0x7fcf31857f68;  1 drivers, strength-aware
v0x6000000fed00_0 .net8 "Bitline2", 0 0, p0x7fcf31857f98;  1 drivers, strength-aware
v0x6000000feac0_0 .net "D", 0 0, L_0x600000269f40;  1 drivers
v0x6000000feb50_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000fe910_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000fe9a0_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000fe760_0 .net *"_ivl_0", 0 0, L_0x60000026fac0;  1 drivers
o0x7fcf31857ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fe7f0_0 name=_ivl_2
v0x6000000fe640_0 .net *"_ivl_6", 0 0, L_0x60000026f980;  1 drivers
o0x7fcf31858058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fe6d0_0 name=_ivl_8
v0x6000000fe490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fe520_0 .net "dffOut", 0 0, v0x6000000fed90_0;  1 drivers
v0x6000000fd8c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026fac0 .functor MUXZ 1, v0x6000000fed90_0, L_0x600000269f40, L_0x6000002fd4a0, C4<>;
L_0x60000026fa20 .functor MUXZ 1, o0x7fcf31857ff8, L_0x60000026fac0, L_0x6000002fdf40, C4<>;
L_0x60000026f980 .functor MUXZ 1, v0x6000000fed90_0, L_0x600000269f40, L_0x6000002fd4a0, C4<>;
L_0x60000026f8e0 .functor MUXZ 1, o0x7fcf31858058, L_0x60000026f980, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a8efb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a8f720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ff0f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000ff180_0 .net "d", 0 0, L_0x600000269f40;  alias, 1 drivers
v0x6000000fef40_0 .net "q", 0 0, v0x6000000fed90_0;  alias, 1 drivers
v0x6000000fefd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000fed90_0 .var "state", 0 0;
v0x6000000fee20_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8e840 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000fd4d0_0 .net8 "Bitline1", 0 0, p0x7fcf31858388;  1 drivers, strength-aware
v0x6000000fd290_0 .net8 "Bitline2", 0 0, p0x7fcf318583b8;  1 drivers, strength-aware
v0x6000000fd320_0 .net "D", 0 0, L_0x600000269ea0;  1 drivers
v0x6000000fd0e0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000fd170_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000fcfc0_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000fd050_0 .net *"_ivl_0", 0 0, L_0x60000026f840;  1 drivers
o0x7fcf31858418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fce10_0 name=_ivl_2
v0x6000000fcea0_0 .net *"_ivl_6", 0 0, L_0x60000026e300;  1 drivers
o0x7fcf31858478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fcc60_0 name=_ivl_8
v0x6000000fccf0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fcab0_0 .net "dffOut", 0 0, v0x6000000fd680_0;  1 drivers
v0x6000000fcb40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026f840 .functor MUXZ 1, v0x6000000fd680_0, L_0x600000269ea0, L_0x6000002fd4a0, C4<>;
L_0x60000026f7a0 .functor MUXZ 1, o0x7fcf31858418, L_0x60000026f840, L_0x6000002fdf40, C4<>;
L_0x60000026e300 .functor MUXZ 1, v0x6000000fd680_0, L_0x600000269ea0, L_0x6000002fd4a0, C4<>;
L_0x60000026e260 .functor MUXZ 1, o0x7fcf31858478, L_0x60000026e300, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a8e0d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a8e840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000fd950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fd710_0 .net "d", 0 0, L_0x600000269ea0;  alias, 1 drivers
v0x6000000fd7a0_0 .net "q", 0 0, v0x6000000fd680_0;  alias, 1 drivers
v0x6000000fd5f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000fd680_0 .var "state", 0 0;
v0x6000000fd440_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8d960 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000fc480_0 .net8 "Bitline1", 0 0, p0x7fcf318587a8;  1 drivers, strength-aware
v0x6000000fc510_0 .net8 "Bitline2", 0 0, p0x7fcf318587d8;  1 drivers, strength-aware
v0x6000000fc360_0 .net "D", 0 0, L_0x600000269e00;  1 drivers
v0x6000000fc3f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000fc1b0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000fc240_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000fc000_0 .net *"_ivl_0", 0 0, L_0x60000026e1c0;  1 drivers
o0x7fcf31858838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fc090_0 name=_ivl_2
v0x6000000fbf00_0 .net *"_ivl_6", 0 0, L_0x60000026e080;  1 drivers
o0x7fcf31858898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fbc30_0 name=_ivl_8
v0x6000000fb8d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fb600_0 .net "dffOut", 0 0, v0x6000000fc630_0;  1 drivers
v0x6000000fb2a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026e1c0 .functor MUXZ 1, v0x6000000fc630_0, L_0x600000269e00, L_0x6000002fd4a0, C4<>;
L_0x60000026e120 .functor MUXZ 1, o0x7fcf31858838, L_0x60000026e1c0, L_0x6000002fdf40, C4<>;
L_0x60000026e080 .functor MUXZ 1, v0x6000000fc630_0, L_0x600000269e00, L_0x6000002fd4a0, C4<>;
L_0x60000026dfe0 .functor MUXZ 1, o0x7fcf31858898, L_0x60000026e080, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a8d1f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a8d960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000fc990_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fca20_0 .net "d", 0 0, L_0x600000269e00;  alias, 1 drivers
v0x6000000fc7e0_0 .net "q", 0 0, v0x6000000fc630_0;  alias, 1 drivers
v0x6000000fc870_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000fc630_0 .var "state", 0 0;
v0x6000000fc6c0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8ca80 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f9d40_0 .net8 "Bitline1", 0 0, p0x7fcf31858bc8;  1 drivers, strength-aware
v0x6000000f99e0_0 .net8 "Bitline2", 0 0, p0x7fcf31858bf8;  1 drivers, strength-aware
v0x6000000f9710_0 .net "D", 0 0, L_0x600000268960;  1 drivers
v0x6000000f93b0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000f90e0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000f8d80_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000f8ab0_0 .net *"_ivl_0", 0 0, L_0x60000026df40;  1 drivers
o0x7fcf31858c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f8750_0 name=_ivl_2
v0x6000000f8480_0 .net *"_ivl_6", 0 0, L_0x60000026de00;  1 drivers
o0x7fcf31858cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f8120_0 name=_ivl_8
v0x6000000fbde0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fbe70_0 .net "dffOut", 0 0, v0x6000000fa370_0;  1 drivers
v0x6000000fbcc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026df40 .functor MUXZ 1, v0x6000000fa370_0, L_0x600000268960, L_0x6000002fd4a0, C4<>;
L_0x60000026dea0 .functor MUXZ 1, o0x7fcf31858c58, L_0x60000026df40, L_0x6000002fdf40, C4<>;
L_0x60000026de00 .functor MUXZ 1, v0x6000000fa370_0, L_0x600000268960, L_0x6000002fd4a0, C4<>;
L_0x60000026dd60 .functor MUXZ 1, o0x7fcf31858cb8, L_0x60000026de00, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a8c310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a8ca80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000fafd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fac70_0 .net "d", 0 0, L_0x600000268960;  alias, 1 drivers
v0x6000000fa9a0_0 .net "q", 0 0, v0x6000000fa370_0;  alias, 1 drivers
v0x6000000fa640_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000fa370_0 .var "state", 0 0;
v0x6000000fa010_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8b430 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000fb840_0 .net8 "Bitline1", 0 0, p0x7fcf31858fe8;  1 drivers, strength-aware
v0x6000000fb690_0 .net8 "Bitline2", 0 0, p0x7fcf31859018;  1 drivers, strength-aware
v0x6000000fb720_0 .net "D", 0 0, L_0x6000002688c0;  1 drivers
v0x6000000fb4e0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000fb570_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000fb330_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000fb3c0_0 .net *"_ivl_0", 0 0, L_0x60000026dcc0;  1 drivers
o0x7fcf31859078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fb180_0 name=_ivl_2
v0x6000000fb210_0 .net *"_ivl_6", 0 0, L_0x60000026db80;  1 drivers
o0x7fcf318590d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fb060_0 name=_ivl_8
v0x6000000fb0f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000faeb0_0 .net "dffOut", 0 0, v0x6000000fb9f0_0;  1 drivers
v0x6000000faf40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026dcc0 .functor MUXZ 1, v0x6000000fb9f0_0, L_0x6000002688c0, L_0x6000002fd4a0, C4<>;
L_0x60000026dc20 .functor MUXZ 1, o0x7fcf31859078, L_0x60000026dcc0, L_0x6000002fdf40, C4<>;
L_0x60000026db80 .functor MUXZ 1, v0x6000000fb9f0_0, L_0x6000002688c0, L_0x6000002fd4a0, C4<>;
L_0x60000026dae0 .functor MUXZ 1, o0x7fcf318590d8, L_0x60000026db80, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a8acc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a8b430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000fbd50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fbb10_0 .net "d", 0 0, L_0x6000002688c0;  alias, 1 drivers
v0x6000000fbba0_0 .net "q", 0 0, v0x6000000fb9f0_0;  alias, 1 drivers
v0x6000000fb960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000fb9f0_0 .var "state", 0 0;
v0x6000000fb7b0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8a550 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000fa880_0 .net8 "Bitline1", 0 0, p0x7fcf31859408;  1 drivers, strength-aware
v0x6000000fa910_0 .net8 "Bitline2", 0 0, p0x7fcf31859438;  1 drivers, strength-aware
v0x6000000fa6d0_0 .net "D", 0 0, L_0x600000268820;  1 drivers
v0x6000000fa760_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000fa520_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000fa5b0_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000fa400_0 .net *"_ivl_0", 0 0, L_0x60000026da40;  1 drivers
o0x7fcf31859498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fa490_0 name=_ivl_2
v0x6000000fa250_0 .net *"_ivl_6", 0 0, L_0x60000026c500;  1 drivers
o0x7fcf318594f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fa2e0_0 name=_ivl_8
v0x6000000fa0a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fa130_0 .net "dffOut", 0 0, v0x6000000faa30_0;  1 drivers
v0x6000000f9ef0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026da40 .functor MUXZ 1, v0x6000000faa30_0, L_0x600000268820, L_0x6000002fd4a0, C4<>;
L_0x60000026d9a0 .functor MUXZ 1, o0x7fcf31859498, L_0x60000026da40, L_0x6000002fdf40, C4<>;
L_0x60000026c500 .functor MUXZ 1, v0x6000000faa30_0, L_0x600000268820, L_0x6000002fd4a0, C4<>;
L_0x60000026c460 .functor MUXZ 1, o0x7fcf318594f8, L_0x60000026c500, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a89de0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a8a550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000fad00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000fad90_0 .net "d", 0 0, L_0x600000268820;  alias, 1 drivers
v0x6000000fab50_0 .net "q", 0 0, v0x6000000faa30_0;  alias, 1 drivers
v0x6000000fabe0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000faa30_0 .var "state", 0 0;
v0x6000000faac0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a89670 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f9b00_0 .net8 "Bitline1", 0 0, p0x7fcf31859828;  1 drivers, strength-aware
v0x6000000f98c0_0 .net8 "Bitline2", 0 0, p0x7fcf31859858;  1 drivers, strength-aware
v0x6000000f9950_0 .net "D", 0 0, L_0x600000268780;  1 drivers
v0x6000000f97a0_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000f9830_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000f95f0_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000f9680_0 .net *"_ivl_0", 0 0, L_0x60000026c3c0;  1 drivers
o0x7fcf318598b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f9440_0 name=_ivl_2
v0x6000000f94d0_0 .net *"_ivl_6", 0 0, L_0x60000026c280;  1 drivers
o0x7fcf31859918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f9290_0 name=_ivl_8
v0x6000000f9320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f9170_0 .net "dffOut", 0 0, v0x6000000f9cb0_0;  1 drivers
v0x6000000f9200_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026c3c0 .functor MUXZ 1, v0x6000000f9cb0_0, L_0x600000268780, L_0x6000002fd4a0, C4<>;
L_0x60000026c320 .functor MUXZ 1, o0x7fcf318598b8, L_0x60000026c3c0, L_0x6000002fdf40, C4<>;
L_0x60000026c280 .functor MUXZ 1, v0x6000000f9cb0_0, L_0x600000268780, L_0x6000002fd4a0, C4<>;
L_0x60000026c1e0 .functor MUXZ 1, o0x7fcf31859918, L_0x60000026c280, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a88f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f9f80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f9dd0_0 .net "d", 0 0, L_0x600000268780;  alias, 1 drivers
v0x6000000f9e60_0 .net "q", 0 0, v0x6000000f9cb0_0;  alias, 1 drivers
v0x6000000f9c20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f9cb0_0 .var "state", 0 0;
v0x6000000f9a70_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a88790 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f8b40_0 .net8 "Bitline1", 0 0, p0x7fcf31859c48;  1 drivers, strength-aware
v0x6000000f8bd0_0 .net8 "Bitline2", 0 0, p0x7fcf31859c78;  1 drivers, strength-aware
v0x6000000f8990_0 .net "D", 0 0, L_0x6000002686e0;  1 drivers
v0x6000000f8a20_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000f87e0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000f8870_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000f8630_0 .net *"_ivl_0", 0 0, L_0x60000026c140;  1 drivers
o0x7fcf31859cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f86c0_0 name=_ivl_2
v0x6000000f8510_0 .net *"_ivl_6", 0 0, L_0x60000026bf20;  1 drivers
o0x7fcf31859d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f85a0_0 name=_ivl_8
v0x6000000f8360_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f83f0_0 .net "dffOut", 0 0, v0x6000000f8c60_0;  1 drivers
v0x6000000f81b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026c140 .functor MUXZ 1, v0x6000000f8c60_0, L_0x6000002686e0, L_0x6000002fd4a0, C4<>;
L_0x60000026c0a0 .functor MUXZ 1, o0x7fcf31859cd8, L_0x60000026c140, L_0x6000002fdf40, C4<>;
L_0x60000026bf20 .functor MUXZ 1, v0x6000000f8c60_0, L_0x6000002686e0, L_0x6000002fd4a0, C4<>;
L_0x60000026be80 .functor MUXZ 1, o0x7fcf31859d38, L_0x60000026bf20, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a88020 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a88790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f8fc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f9050_0 .net "d", 0 0, L_0x6000002686e0;  alias, 1 drivers
v0x6000000f8e10_0 .net "q", 0 0, v0x6000000f8c60_0;  alias, 1 drivers
v0x6000000f8ea0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f8c60_0 .var "state", 0 0;
v0x6000000f8cf0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a878b0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c33c0_0 .net8 "Bitline1", 0 0, p0x7fcf3185a068;  1 drivers, strength-aware
v0x6000000c2640_0 .net8 "Bitline2", 0 0, p0x7fcf3185a098;  1 drivers, strength-aware
v0x6000000c2370_0 .net "D", 0 0, L_0x600000268640;  1 drivers
v0x6000000c2010_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000c1d40_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000c19e0_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000c1710_0 .net *"_ivl_0", 0 0, L_0x60000026bde0;  1 drivers
o0x7fcf3185a0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c13b0_0 name=_ivl_2
v0x6000000c10e0_0 .net *"_ivl_6", 0 0, L_0x60000026bca0;  1 drivers
o0x7fcf3185a158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0d80_0 name=_ivl_8
v0x6000000c0ab0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c0750_0 .net "dffOut", 0 0, v0x6000000c39f0_0;  1 drivers
v0x6000000c0480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026bde0 .functor MUXZ 1, v0x6000000c39f0_0, L_0x600000268640, L_0x6000002fd4a0, C4<>;
L_0x60000026bd40 .functor MUXZ 1, o0x7fcf3185a0f8, L_0x60000026bde0, L_0x6000002fdf40, C4<>;
L_0x60000026bca0 .functor MUXZ 1, v0x6000000c39f0_0, L_0x600000268640, L_0x6000002fd4a0, C4<>;
L_0x60000026bc00 .functor MUXZ 1, o0x7fcf3185a158, L_0x60000026bca0, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a87140 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a878b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f8240_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f8000_0 .net "d", 0 0, L_0x600000268640;  alias, 1 drivers
v0x6000000f8090_0 .net "q", 0 0, v0x6000000c39f0_0;  alias, 1 drivers
v0x6000000c3cc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000c39f0_0 .var "state", 0 0;
v0x6000000c3690_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a869d0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c3b10_0 .net8 "Bitline1", 0 0, p0x7fcf3185a488;  1 drivers, strength-aware
v0x6000000c38d0_0 .net8 "Bitline2", 0 0, p0x7fcf3185a4b8;  1 drivers, strength-aware
v0x6000000c3960_0 .net "D", 0 0, L_0x6000002685a0;  1 drivers
v0x6000000c3720_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000c37b0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000c3570_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000c3600_0 .net *"_ivl_0", 0 0, L_0x60000026a760;  1 drivers
o0x7fcf3185a518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c3450_0 name=_ivl_2
v0x6000000c34e0_0 .net *"_ivl_6", 0 0, L_0x60000026a620;  1 drivers
o0x7fcf3185a578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c32a0_0 name=_ivl_8
v0x6000000c3330_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c26d0_0 .net "dffOut", 0 0, v0x6000000c3c30_0;  1 drivers
v0x6000000c2760_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026a760 .functor MUXZ 1, v0x6000000c3c30_0, L_0x6000002685a0, L_0x6000002fd4a0, C4<>;
L_0x60000026a6c0 .functor MUXZ 1, o0x7fcf3185a518, L_0x60000026a760, L_0x6000002fdf40, C4<>;
L_0x60000026a620 .functor MUXZ 1, v0x6000000c3c30_0, L_0x6000002685a0, L_0x6000002fd4a0, C4<>;
L_0x60000026a580 .functor MUXZ 1, o0x7fcf3185a578, L_0x60000026a620, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a86260 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a869d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c3f00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c3d50_0 .net "d", 0 0, L_0x6000002685a0;  alias, 1 drivers
v0x6000000c3de0_0 .net "q", 0 0, v0x6000000c3c30_0;  alias, 1 drivers
v0x6000000c3ba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000c3c30_0 .var "state", 0 0;
v0x6000000c3a80_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a85af0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf319fb5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c20a0_0 .net8 "Bitline1", 0 0, p0x7fcf3185a8a8;  1 drivers, strength-aware
v0x6000000c2130_0 .net8 "Bitline2", 0 0, p0x7fcf3185a8d8;  1 drivers, strength-aware
v0x6000000c1ef0_0 .net "D", 0 0, L_0x600000268500;  1 drivers
v0x6000000c1f80_0 .net "ReadEnable1", 0 0, L_0x6000002fdf40;  alias, 1 drivers
v0x6000000c1dd0_0 .net "ReadEnable2", 0 0, L_0x6000002fe8a0;  alias, 1 drivers
v0x6000000c1e60_0 .net "WriteEnable", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
v0x6000000c1c20_0 .net *"_ivl_0", 0 0, L_0x60000026a4e0;  1 drivers
o0x7fcf3185a938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1cb0_0 name=_ivl_2
v0x6000000c1a70_0 .net *"_ivl_6", 0 0, L_0x60000026a3a0;  1 drivers
o0x7fcf3185a998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1b00_0 name=_ivl_8
v0x6000000c18c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c1950_0 .net "dffOut", 0 0, v0x6000000c2250_0;  1 drivers
v0x6000000c17a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000026a4e0 .functor MUXZ 1, v0x6000000c2250_0, L_0x600000268500, L_0x6000002fd4a0, C4<>;
L_0x60000026a440 .functor MUXZ 1, o0x7fcf3185a938, L_0x60000026a4e0, L_0x6000002fdf40, C4<>;
L_0x60000026a3a0 .functor MUXZ 1, v0x6000000c2250_0, L_0x600000268500, L_0x6000002fd4a0, C4<>;
L_0x60000026a300 .functor MUXZ 1, o0x7fcf3185a998, L_0x60000026a3a0, L_0x6000002fe8a0, C4<>;
S_0x7fcf32a85380 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a85af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c2520_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c25b0_0 .net "d", 0 0, L_0x600000268500;  alias, 1 drivers
v0x6000000c2400_0 .net "q", 0 0, v0x6000000c2250_0;  alias, 1 drivers
v0x6000000c2490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000c2250_0 .var "state", 0 0;
v0x6000000c22e0_0 .net "wen", 0 0, L_0x6000002fd4a0;  alias, 1 drivers
S_0x7fcf32a8bba0 .scope module, "regArray[5]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000bbcc0_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000000bbd50_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x6000000bbb10_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000000bbba0_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  1 drivers
v0x6000000bb9f0_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  1 drivers
v0x6000000bba80_0 .net "WriteReg", 0 0, L_0x6000002fd540;  1 drivers
v0x6000000bb840_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bb8d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000204d20 .part v0x600000339050_0, 0, 1;
L_0x600000204c80 .part v0x600000339050_0, 1, 1;
L_0x600000204be0 .part v0x600000339050_0, 2, 1;
L_0x600000204b40 .part v0x600000339050_0, 3, 1;
L_0x600000204aa0 .part v0x600000339050_0, 4, 1;
L_0x600000204a00 .part v0x600000339050_0, 5, 1;
L_0x600000204960 .part v0x600000339050_0, 6, 1;
L_0x6000002048c0 .part v0x600000339050_0, 7, 1;
L_0x600000204820 .part v0x600000339050_0, 8, 1;
L_0x600000204780 .part v0x600000339050_0, 9, 1;
L_0x6000002046e0 .part v0x600000339050_0, 10, 1;
L_0x600000204640 .part v0x600000339050_0, 11, 1;
L_0x6000002045a0 .part v0x600000339050_0, 12, 1;
L_0x600000204500 .part v0x600000339050_0, 13, 1;
L_0x600000204460 .part v0x600000339050_0, 14, 1;
L_0x6000002064e0 .part v0x600000339050_0, 15, 1;
p0x7fcf3185ae78 .port I0x600003307160, L_0x6000002683c0;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185ae78;
p0x7fcf3185b2f8 .port I0x600003307160, L_0x600000268140;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185b2f8;
p0x7fcf3185b718 .port I0x600003307160, L_0x60000022a9e0;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185b718;
p0x7fcf3185bb38 .port I0x600003307160, L_0x60000022a760;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185bb38;
p0x7fcf3185bf58 .port I0x600003307160, L_0x60000022a4e0;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185bf58;
p0x7fcf3185c378 .port I0x600003307160, L_0x6000002280a0;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185c378;
p0x7fcf3185c798 .port I0x600003307160, L_0x6000002014a0;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185c798;
p0x7fcf3185cbb8 .port I0x600003307160, L_0x600000201220;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185cbb8;
p0x7fcf3185cfd8 .port I0x600003307160, L_0x600000200fa0;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185cfd8;
p0x7fcf3185d3f8 .port I0x600003307160, L_0x600000200d20;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185d3f8;
p0x7fcf3185d818 .port I0x600003307160, L_0x600000202da0;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185d818;
p0x7fcf3185dc38 .port I0x600003307160, L_0x6000002037a0;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185dc38;
p0x7fcf3185e058 .port I0x600003307160, L_0x600000203520;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185e058;
p0x7fcf3185e478 .port I0x600003307160, L_0x6000002032a0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185e478;
p0x7fcf3185e898 .port I0x600003307160, L_0x600000203020;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185e898;
p0x7fcf3185ecb8 .port I0x600003307160, L_0x600000202bc0;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185ecb8;
p0x7fcf3185aea8 .port I0x600003315fe0, L_0x600000268280;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185aea8;
p0x7fcf3185b328 .port I0x600003315fe0, L_0x60000022bf20;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185b328;
p0x7fcf3185b748 .port I0x600003315fe0, L_0x60000022a8a0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185b748;
p0x7fcf3185bb68 .port I0x600003315fe0, L_0x60000022a620;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185bb68;
p0x7fcf3185bf88 .port I0x600003315fe0, L_0x6000002281e0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185bf88;
p0x7fcf3185c3a8 .port I0x600003315fe0, L_0x6000002015e0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185c3a8;
p0x7fcf3185c7c8 .port I0x600003315fe0, L_0x600000201360;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185c7c8;
p0x7fcf3185cbe8 .port I0x600003315fe0, L_0x6000002010e0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185cbe8;
p0x7fcf3185d008 .port I0x600003315fe0, L_0x600000200e60;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185d008;
p0x7fcf3185d428 .port I0x600003315fe0, L_0x600000202ee0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185d428;
p0x7fcf3185d848 .port I0x600003315fe0, L_0x6000002038e0;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185d848;
p0x7fcf3185dc68 .port I0x600003315fe0, L_0x600000203660;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185dc68;
p0x7fcf3185e088 .port I0x600003315fe0, L_0x6000002033e0;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185e088;
p0x7fcf3185e4a8 .port I0x600003315fe0, L_0x600000203160;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185e4a8;
p0x7fcf3185e8c8 .port I0x600003315fe0, L_0x600000202a80;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185e8c8;
p0x7fcf3185ece8 .port I0x600003315fe0, L_0x600000204dc0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185ece8;
S_0x7fcf32a83d30 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c0cf0_0 .net8 "Bitline1", 0 0, p0x7fcf3185ae78;  1 drivers, strength-aware
v0x6000000c0b40_0 .net8 "Bitline2", 0 0, p0x7fcf3185aea8;  1 drivers, strength-aware
v0x6000000c0bd0_0 .net "D", 0 0, L_0x600000204d20;  1 drivers
v0x6000000c0990_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000c0a20_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000c07e0_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000c0870_0 .net *"_ivl_0", 0 0, L_0x600000268460;  1 drivers
o0x7fcf3185af68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0630_0 name=_ivl_2
v0x6000000c06c0_0 .net *"_ivl_6", 0 0, L_0x600000268320;  1 drivers
o0x7fcf3185afc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0510_0 name=_ivl_8
v0x6000000c05a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c0360_0 .net "dffOut", 0 0, v0x6000000c0ea0_0;  1 drivers
v0x6000000c03f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000268460 .functor MUXZ 1, v0x6000000c0ea0_0, L_0x600000204d20, L_0x6000002fd540, C4<>;
L_0x6000002683c0 .functor MUXZ 1, o0x7fcf3185af68, L_0x600000268460, L_0x6000002fde00, C4<>;
L_0x600000268320 .functor MUXZ 1, v0x6000000c0ea0_0, L_0x600000204d20, L_0x6000002fd540, C4<>;
L_0x600000268280 .functor MUXZ 1, o0x7fcf3185afc8, L_0x600000268320, L_0x6000002fe940, C4<>;
S_0x7fcf32a835c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a83d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c1200_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000c0fc0_0 .net "d", 0 0, L_0x600000204d20;  alias, 1 drivers
v0x6000000c1050_0 .net "q", 0 0, v0x6000000c0ea0_0;  alias, 1 drivers
v0x6000000c0e10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000c0ea0_0 .var "state", 0 0;
v0x6000000c0c60_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a82e50 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f2a30_0 .net8 "Bitline1", 0 0, p0x7fcf3185b2f8;  1 drivers, strength-aware
v0x6000000f26d0_0 .net8 "Bitline2", 0 0, p0x7fcf3185b328;  1 drivers, strength-aware
v0x6000000f2400_0 .net "D", 0 0, L_0x600000204c80;  1 drivers
v0x6000000f20a0_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000f1dd0_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000f1a70_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000f17a0_0 .net *"_ivl_0", 0 0, L_0x6000002681e0;  1 drivers
o0x7fcf3185b388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f1440_0 name=_ivl_2
v0x6000000f1170_0 .net *"_ivl_6", 0 0, L_0x6000002680a0;  1 drivers
o0x7fcf3185b3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f0e10_0 name=_ivl_8
v0x6000000f0b40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f07e0_0 .net "dffOut", 0 0, v0x6000000f3060_0;  1 drivers
v0x6000000f0510_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002681e0 .functor MUXZ 1, v0x6000000f3060_0, L_0x600000204c80, L_0x6000002fd540, C4<>;
L_0x600000268140 .functor MUXZ 1, o0x7fcf3185b388, L_0x6000002681e0, L_0x6000002fde00, C4<>;
L_0x6000002680a0 .functor MUXZ 1, v0x6000000f3060_0, L_0x600000204c80, L_0x6000002fd540, C4<>;
L_0x60000022bf20 .functor MUXZ 1, o0x7fcf3185b3e8, L_0x6000002680a0, L_0x6000002fe940, C4<>;
S_0x7fcf32a826e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a82e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f3cc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f3960_0 .net "d", 0 0, L_0x600000204c80;  alias, 1 drivers
v0x6000000f3690_0 .net "q", 0 0, v0x6000000f3060_0;  alias, 1 drivers
v0x6000000f3330_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f3060_0 .var "state", 0 0;
v0x6000000f2d00_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a81f70 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f3c30_0 .net8 "Bitline1", 0 0, p0x7fcf3185b718;  1 drivers, strength-aware
v0x6000000f39f0_0 .net8 "Bitline2", 0 0, p0x7fcf3185b748;  1 drivers, strength-aware
v0x6000000f3a80_0 .net "D", 0 0, L_0x600000204be0;  1 drivers
v0x6000000f3840_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000f38d0_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000f3720_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000f37b0_0 .net *"_ivl_0", 0 0, L_0x60000022be80;  1 drivers
o0x7fcf3185b7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f3570_0 name=_ivl_2
v0x6000000f3600_0 .net *"_ivl_6", 0 0, L_0x60000022a940;  1 drivers
o0x7fcf3185b808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f33c0_0 name=_ivl_8
v0x6000000f3450_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f3210_0 .net "dffOut", 0 0, v0x6000000f3de0_0;  1 drivers
v0x6000000f32a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000022be80 .functor MUXZ 1, v0x6000000f3de0_0, L_0x600000204be0, L_0x6000002fd540, C4<>;
L_0x60000022a9e0 .functor MUXZ 1, o0x7fcf3185b7a8, L_0x60000022be80, L_0x6000002fde00, C4<>;
L_0x60000022a940 .functor MUXZ 1, v0x6000000f3de0_0, L_0x600000204be0, L_0x6000002fd540, C4<>;
L_0x60000022a8a0 .functor MUXZ 1, o0x7fcf3185b808, L_0x60000022a940, L_0x6000002fe940, C4<>;
S_0x7fcf32a81800 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a81f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f01b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f3e70_0 .net "d", 0 0, L_0x600000204be0;  alias, 1 drivers
v0x6000000f3f00_0 .net "q", 0 0, v0x6000000f3de0_0;  alias, 1 drivers
v0x6000000f3d50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f3de0_0 .var "state", 0 0;
v0x6000000f3ba0_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a81090 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f2be0_0 .net8 "Bitline1", 0 0, p0x7fcf3185bb38;  1 drivers, strength-aware
v0x6000000f2c70_0 .net8 "Bitline2", 0 0, p0x7fcf3185bb68;  1 drivers, strength-aware
v0x6000000f2ac0_0 .net "D", 0 0, L_0x600000204b40;  1 drivers
v0x6000000f2b50_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000f2910_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000f29a0_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000f2760_0 .net *"_ivl_0", 0 0, L_0x60000022a800;  1 drivers
o0x7fcf3185bbc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f27f0_0 name=_ivl_2
v0x6000000f25b0_0 .net *"_ivl_6", 0 0, L_0x60000022a6c0;  1 drivers
o0x7fcf3185bc28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f2640_0 name=_ivl_8
v0x6000000f2490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f2520_0 .net "dffOut", 0 0, v0x6000000f2d90_0;  1 drivers
v0x6000000f22e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000022a800 .functor MUXZ 1, v0x6000000f2d90_0, L_0x600000204b40, L_0x6000002fd540, C4<>;
L_0x60000022a760 .functor MUXZ 1, o0x7fcf3185bbc8, L_0x60000022a800, L_0x6000002fde00, C4<>;
L_0x60000022a6c0 .functor MUXZ 1, v0x6000000f2d90_0, L_0x600000204b40, L_0x6000002fd540, C4<>;
L_0x60000022a620 .functor MUXZ 1, o0x7fcf3185bc28, L_0x60000022a6c0, L_0x6000002fe940, C4<>;
S_0x7fcf32a80920 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a81090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f30f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f3180_0 .net "d", 0 0, L_0x600000204b40;  alias, 1 drivers
v0x6000000f2f40_0 .net "q", 0 0, v0x6000000f2d90_0;  alias, 1 drivers
v0x6000000f2fd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f2d90_0 .var "state", 0 0;
v0x6000000f2e20_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a801b0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f1ef0_0 .net8 "Bitline1", 0 0, p0x7fcf3185bf58;  1 drivers, strength-aware
v0x6000000f1cb0_0 .net8 "Bitline2", 0 0, p0x7fcf3185bf88;  1 drivers, strength-aware
v0x6000000f1d40_0 .net "D", 0 0, L_0x600000204aa0;  1 drivers
v0x6000000f1b00_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000f1b90_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000f1950_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000f19e0_0 .net *"_ivl_0", 0 0, L_0x60000022a580;  1 drivers
o0x7fcf3185bfe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f1830_0 name=_ivl_2
v0x6000000f18c0_0 .net *"_ivl_6", 0 0, L_0x600000228280;  1 drivers
o0x7fcf3185c048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f1680_0 name=_ivl_8
v0x6000000f1710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f14d0_0 .net "dffOut", 0 0, v0x6000000f2010_0;  1 drivers
v0x6000000f1560_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000022a580 .functor MUXZ 1, v0x6000000f2010_0, L_0x600000204aa0, L_0x6000002fd540, C4<>;
L_0x60000022a4e0 .functor MUXZ 1, o0x7fcf3185bfe8, L_0x60000022a580, L_0x6000002fde00, C4<>;
L_0x600000228280 .functor MUXZ 1, v0x6000000f2010_0, L_0x600000204aa0, L_0x6000002fd540, C4<>;
L_0x6000002281e0 .functor MUXZ 1, o0x7fcf3185c048, L_0x600000228280, L_0x6000002fe940, C4<>;
S_0x7fcf32a7fa40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a801b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f2370_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f2130_0 .net "d", 0 0, L_0x600000204aa0;  alias, 1 drivers
v0x6000000f21c0_0 .net "q", 0 0, v0x6000000f2010_0;  alias, 1 drivers
v0x6000000f1f80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f2010_0 .var "state", 0 0;
v0x6000000f1e60_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7f2d0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f0ea0_0 .net8 "Bitline1", 0 0, p0x7fcf3185c378;  1 drivers, strength-aware
v0x6000000f0f30_0 .net8 "Bitline2", 0 0, p0x7fcf3185c3a8;  1 drivers, strength-aware
v0x6000000f0cf0_0 .net "D", 0 0, L_0x600000204a00;  1 drivers
v0x6000000f0d80_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000f0bd0_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000f0c60_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000f0a20_0 .net *"_ivl_0", 0 0, L_0x600000228140;  1 drivers
o0x7fcf3185c408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f0ab0_0 name=_ivl_2
v0x6000000f0870_0 .net *"_ivl_6", 0 0, L_0x600000228000;  1 drivers
o0x7fcf3185c468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f0900_0 name=_ivl_8
v0x6000000f06c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f0750_0 .net "dffOut", 0 0, v0x6000000f1050_0;  1 drivers
v0x6000000f05a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000228140 .functor MUXZ 1, v0x6000000f1050_0, L_0x600000204a00, L_0x6000002fd540, C4<>;
L_0x6000002280a0 .functor MUXZ 1, o0x7fcf3185c408, L_0x600000228140, L_0x6000002fde00, C4<>;
L_0x600000228000 .functor MUXZ 1, v0x6000000f1050_0, L_0x600000204a00, L_0x6000002fd540, C4<>;
L_0x6000002015e0 .functor MUXZ 1, o0x7fcf3185c468, L_0x600000228000, L_0x6000002fe940, C4<>;
S_0x7fcf32a7eb60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a7f2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f1320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f13b0_0 .net "d", 0 0, L_0x600000204a00;  alias, 1 drivers
v0x6000000f1200_0 .net "q", 0 0, v0x6000000f1050_0;  alias, 1 drivers
v0x6000000f1290_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f1050_0 .var "state", 0 0;
v0x6000000f10e0_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7e3f0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f0120_0 .net8 "Bitline1", 0 0, p0x7fcf3185c798;  1 drivers, strength-aware
v0x6000000f0000_0 .net8 "Bitline2", 0 0, p0x7fcf3185c7c8;  1 drivers, strength-aware
v0x6000000f4630_0 .net "D", 0 0, L_0x600000204960;  1 drivers
v0x6000000f4360_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000f4000_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000f46c0_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000f4750_0 .net *"_ivl_0", 0 0, L_0x600000201540;  1 drivers
o0x7fcf3185c828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f4510_0 name=_ivl_2
v0x6000000f45a0_0 .net *"_ivl_6", 0 0, L_0x600000201400;  1 drivers
o0x7fcf3185c888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f43f0_0 name=_ivl_8
v0x6000000f4480_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f4240_0 .net "dffOut", 0 0, v0x6000000f02d0_0;  1 drivers
v0x6000000f42d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000201540 .functor MUXZ 1, v0x6000000f02d0_0, L_0x600000204960, L_0x6000002fd540, C4<>;
L_0x6000002014a0 .functor MUXZ 1, o0x7fcf3185c828, L_0x600000201540, L_0x6000002fde00, C4<>;
L_0x600000201400 .functor MUXZ 1, v0x6000000f02d0_0, L_0x600000204960, L_0x6000002fd540, C4<>;
L_0x600000201360 .functor MUXZ 1, o0x7fcf3185c888, L_0x600000201400, L_0x6000002fe940, C4<>;
S_0x7fcf32a7dc80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a7e3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f0630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f03f0_0 .net "d", 0 0, L_0x600000204960;  alias, 1 drivers
v0x6000000f0480_0 .net "q", 0 0, v0x6000000f02d0_0;  alias, 1 drivers
v0x6000000f0240_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000f02d0_0 .var "state", 0 0;
v0x6000000f0090_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7d510 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000a7180_0 .net8 "Bitline1", 0 0, p0x7fcf3185cbb8;  1 drivers, strength-aware
v0x6000000a6eb0_0 .net8 "Bitline2", 0 0, p0x7fcf3185cbe8;  1 drivers, strength-aware
v0x6000000a6b50_0 .net "D", 0 0, L_0x6000002048c0;  1 drivers
v0x6000000a6880_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000a6520_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000a6250_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000a5ef0_0 .net *"_ivl_0", 0 0, L_0x6000002012c0;  1 drivers
o0x7fcf3185cc48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000a5c20_0 name=_ivl_2
v0x6000000a7e70_0 .net *"_ivl_6", 0 0, L_0x600000201180;  1 drivers
o0x7fcf3185cca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000a7f00_0 name=_ivl_8
v0x6000000a7cc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000a7d50_0 .net "dffOut", 0 0, v0x6000000a77b0_0;  1 drivers
v0x6000000a7ba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002012c0 .functor MUXZ 1, v0x6000000a77b0_0, L_0x6000002048c0, L_0x6000002fd540, C4<>;
L_0x600000201220 .functor MUXZ 1, o0x7fcf3185cc48, L_0x6000002012c0, L_0x6000002fde00, C4<>;
L_0x600000201180 .functor MUXZ 1, v0x6000000a77b0_0, L_0x6000002048c0, L_0x6000002fd540, C4<>;
L_0x6000002010e0 .functor MUXZ 1, o0x7fcf3185cca8, L_0x600000201180, L_0x6000002fe940, C4<>;
S_0x7fcf32a7cda0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a7d510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f4090_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000f4120_0 .net "d", 0 0, L_0x6000002048c0;  alias, 1 drivers
v0x6000000a7de0_0 .net "q", 0 0, v0x6000000a77b0_0;  alias, 1 drivers
v0x6000000a7b10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000a77b0_0 .var "state", 0 0;
v0x6000000a74e0_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7c630 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000a7720_0 .net8 "Bitline1", 0 0, p0x7fcf3185cfd8;  1 drivers, strength-aware
v0x6000000a7570_0 .net8 "Bitline2", 0 0, p0x7fcf3185d008;  1 drivers, strength-aware
v0x6000000a7600_0 .net "D", 0 0, L_0x600000204820;  1 drivers
v0x6000000a73c0_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000a7450_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000a7210_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000a72a0_0 .net *"_ivl_0", 0 0, L_0x600000201040;  1 drivers
o0x7fcf3185d068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000a7060_0 name=_ivl_2
v0x6000000a70f0_0 .net *"_ivl_6", 0 0, L_0x600000200f00;  1 drivers
o0x7fcf3185d0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000a6f40_0 name=_ivl_8
v0x6000000a6fd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000a6d90_0 .net "dffOut", 0 0, v0x6000000a78d0_0;  1 drivers
v0x6000000a6e20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000201040 .functor MUXZ 1, v0x6000000a78d0_0, L_0x600000204820, L_0x6000002fd540, C4<>;
L_0x600000200fa0 .functor MUXZ 1, o0x7fcf3185d068, L_0x600000201040, L_0x6000002fde00, C4<>;
L_0x600000200f00 .functor MUXZ 1, v0x6000000a78d0_0, L_0x600000204820, L_0x6000002fd540, C4<>;
L_0x600000200e60 .functor MUXZ 1, o0x7fcf3185d0c8, L_0x600000200f00, L_0x6000002fe940, C4<>;
S_0x7fcf32a7bec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a7c630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000a7c30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000a79f0_0 .net "d", 0 0, L_0x600000204820;  alias, 1 drivers
v0x6000000a7a80_0 .net "q", 0 0, v0x6000000a78d0_0;  alias, 1 drivers
v0x6000000a7840_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000a78d0_0 .var "state", 0 0;
v0x6000000a7690_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7afe0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000a6760_0 .net8 "Bitline1", 0 0, p0x7fcf3185d3f8;  1 drivers, strength-aware
v0x6000000a67f0_0 .net8 "Bitline2", 0 0, p0x7fcf3185d428;  1 drivers, strength-aware
v0x6000000a65b0_0 .net "D", 0 0, L_0x600000204780;  1 drivers
v0x6000000a6640_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000a6400_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000a6490_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000a62e0_0 .net *"_ivl_0", 0 0, L_0x600000200dc0;  1 drivers
o0x7fcf3185d488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000a6370_0 name=_ivl_2
v0x6000000a6130_0 .net *"_ivl_6", 0 0, L_0x600000200c80;  1 drivers
o0x7fcf3185d4e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000a61c0_0 name=_ivl_8
v0x6000000a5f80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000a6010_0 .net "dffOut", 0 0, v0x6000000a6910_0;  1 drivers
v0x6000000a5dd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000200dc0 .functor MUXZ 1, v0x6000000a6910_0, L_0x600000204780, L_0x6000002fd540, C4<>;
L_0x600000200d20 .functor MUXZ 1, o0x7fcf3185d488, L_0x600000200dc0, L_0x6000002fde00, C4<>;
L_0x600000200c80 .functor MUXZ 1, v0x6000000a6910_0, L_0x600000204780, L_0x6000002fd540, C4<>;
L_0x600000202ee0 .functor MUXZ 1, o0x7fcf3185d4e8, L_0x600000200c80, L_0x6000002fe940, C4<>;
S_0x7fcf32a7a870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a7afe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000a6be0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000a6c70_0 .net "d", 0 0, L_0x600000204780;  alias, 1 drivers
v0x6000000a6a30_0 .net "q", 0 0, v0x6000000a6910_0;  alias, 1 drivers
v0x6000000a6ac0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000a6910_0 .var "state", 0 0;
v0x6000000a69a0_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7a100 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000bfba0_0 .net8 "Bitline1", 0 0, p0x7fcf3185d818;  1 drivers, strength-aware
v0x6000000bf840_0 .net8 "Bitline2", 0 0, p0x7fcf3185d848;  1 drivers, strength-aware
v0x6000000bf570_0 .net "D", 0 0, L_0x6000002046e0;  1 drivers
v0x6000000bf210_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000bef40_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000bebe0_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000be910_0 .net *"_ivl_0", 0 0, L_0x600000202e40;  1 drivers
o0x7fcf3185d8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000be5b0_0 name=_ivl_2
v0x6000000be2e0_0 .net *"_ivl_6", 0 0, L_0x600000202d00;  1 drivers
o0x7fcf3185d908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bdf80_0 name=_ivl_8
v0x6000000bdcb0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bd950_0 .net "dffOut", 0 0, v0x6000000a5b90_0;  1 drivers
v0x6000000bd680_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000202e40 .functor MUXZ 1, v0x6000000a5b90_0, L_0x6000002046e0, L_0x6000002fd540, C4<>;
L_0x600000202da0 .functor MUXZ 1, o0x7fcf3185d8a8, L_0x600000202e40, L_0x6000002fde00, C4<>;
L_0x600000202d00 .functor MUXZ 1, v0x6000000a5b90_0, L_0x6000002046e0, L_0x6000002fd540, C4<>;
L_0x6000002038e0 .functor MUXZ 1, o0x7fcf3185d908, L_0x600000202d00, L_0x6000002fe940, C4<>;
S_0x7fcf32a79990 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a7a100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000a5e60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000a5cb0_0 .net "d", 0 0, L_0x6000002046e0;  alias, 1 drivers
v0x6000000a5d40_0 .net "q", 0 0, v0x6000000a5b90_0;  alias, 1 drivers
v0x6000000a5b00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000a5b90_0 .var "state", 0 0;
v0x6000000bfe70_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a79220 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000bfde0_0 .net8 "Bitline1", 0 0, p0x7fcf3185dc38;  1 drivers, strength-aware
v0x6000000bfc30_0 .net8 "Bitline2", 0 0, p0x7fcf3185dc68;  1 drivers, strength-aware
v0x6000000bfcc0_0 .net "D", 0 0, L_0x600000204640;  1 drivers
v0x6000000bfa80_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000bfb10_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000bf8d0_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000bf960_0 .net *"_ivl_0", 0 0, L_0x600000203840;  1 drivers
o0x7fcf3185dcc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bf720_0 name=_ivl_2
v0x6000000bf7b0_0 .net *"_ivl_6", 0 0, L_0x600000203700;  1 drivers
o0x7fcf3185dd28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bf600_0 name=_ivl_8
v0x6000000bf690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bf450_0 .net "dffOut", 0 0, v0x6000000bff00_0;  1 drivers
v0x6000000bf4e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000203840 .functor MUXZ 1, v0x6000000bff00_0, L_0x600000204640, L_0x6000002fd540, C4<>;
L_0x6000002037a0 .functor MUXZ 1, o0x7fcf3185dcc8, L_0x600000203840, L_0x6000002fde00, C4<>;
L_0x600000203700 .functor MUXZ 1, v0x6000000bff00_0, L_0x600000204640, L_0x6000002fd540, C4<>;
L_0x600000203660 .functor MUXZ 1, o0x7fcf3185dd28, L_0x600000203700, L_0x6000002fe940, C4<>;
S_0x7fcf32a78ab0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a79220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000bd320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bd050_0 .net "d", 0 0, L_0x600000204640;  alias, 1 drivers
v0x6000000bccf0_0 .net "q", 0 0, v0x6000000bff00_0;  alias, 1 drivers
v0x6000000bca20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000bff00_0 .var "state", 0 0;
v0x6000000bfd50_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a78340 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000bee20_0 .net8 "Bitline1", 0 0, p0x7fcf3185e058;  1 drivers, strength-aware
v0x6000000beeb0_0 .net8 "Bitline2", 0 0, p0x7fcf3185e088;  1 drivers, strength-aware
v0x6000000bec70_0 .net "D", 0 0, L_0x6000002045a0;  1 drivers
v0x6000000bed00_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000beac0_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000beb50_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000be9a0_0 .net *"_ivl_0", 0 0, L_0x6000002035c0;  1 drivers
o0x7fcf3185e0e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bea30_0 name=_ivl_2
v0x6000000be7f0_0 .net *"_ivl_6", 0 0, L_0x600000203480;  1 drivers
o0x7fcf3185e148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000be880_0 name=_ivl_8
v0x6000000be640_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000be6d0_0 .net "dffOut", 0 0, v0x6000000befd0_0;  1 drivers
v0x6000000be490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002035c0 .functor MUXZ 1, v0x6000000befd0_0, L_0x6000002045a0, L_0x6000002fd540, C4<>;
L_0x600000203520 .functor MUXZ 1, o0x7fcf3185e0e8, L_0x6000002035c0, L_0x6000002fde00, C4<>;
L_0x600000203480 .functor MUXZ 1, v0x6000000befd0_0, L_0x6000002045a0, L_0x6000002fd540, C4<>;
L_0x6000002033e0 .functor MUXZ 1, o0x7fcf3185e148, L_0x600000203480, L_0x6000002fe940, C4<>;
S_0x7fcf32a77bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a78340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000bf2a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bf330_0 .net "d", 0 0, L_0x6000002045a0;  alias, 1 drivers
v0x6000000bf0f0_0 .net "q", 0 0, v0x6000000befd0_0;  alias, 1 drivers
v0x6000000bf180_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000befd0_0 .var "state", 0 0;
v0x6000000bf060_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a77460 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000be0a0_0 .net8 "Bitline1", 0 0, p0x7fcf3185e478;  1 drivers, strength-aware
v0x6000000bde60_0 .net8 "Bitline2", 0 0, p0x7fcf3185e4a8;  1 drivers, strength-aware
v0x6000000bdef0_0 .net "D", 0 0, L_0x600000204500;  1 drivers
v0x6000000bdd40_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000bddd0_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000bdb90_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000bdc20_0 .net *"_ivl_0", 0 0, L_0x600000203340;  1 drivers
o0x7fcf3185e508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bd9e0_0 name=_ivl_2
v0x6000000bda70_0 .net *"_ivl_6", 0 0, L_0x600000203200;  1 drivers
o0x7fcf3185e568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bd830_0 name=_ivl_8
v0x6000000bd8c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bd710_0 .net "dffOut", 0 0, v0x6000000be250_0;  1 drivers
v0x6000000bd7a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000203340 .functor MUXZ 1, v0x6000000be250_0, L_0x600000204500, L_0x6000002fd540, C4<>;
L_0x6000002032a0 .functor MUXZ 1, o0x7fcf3185e508, L_0x600000203340, L_0x6000002fde00, C4<>;
L_0x600000203200 .functor MUXZ 1, v0x6000000be250_0, L_0x600000204500, L_0x6000002fd540, C4<>;
L_0x600000203160 .functor MUXZ 1, o0x7fcf3185e568, L_0x600000203200, L_0x6000002fe940, C4<>;
S_0x7fcf32a76cf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a77460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000be520_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000be370_0 .net "d", 0 0, L_0x600000204500;  alias, 1 drivers
v0x6000000be400_0 .net "q", 0 0, v0x6000000be250_0;  alias, 1 drivers
v0x6000000be1c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000be250_0 .var "state", 0 0;
v0x6000000be010_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a76580 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000bd0e0_0 .net8 "Bitline1", 0 0, p0x7fcf3185e898;  1 drivers, strength-aware
v0x6000000bd170_0 .net8 "Bitline2", 0 0, p0x7fcf3185e8c8;  1 drivers, strength-aware
v0x6000000bcf30_0 .net "D", 0 0, L_0x600000204460;  1 drivers
v0x6000000bcfc0_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000bcd80_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000bce10_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000bcbd0_0 .net *"_ivl_0", 0 0, L_0x6000002030c0;  1 drivers
o0x7fcf3185e928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bcc60_0 name=_ivl_2
v0x6000000bcab0_0 .net *"_ivl_6", 0 0, L_0x600000202f80;  1 drivers
o0x7fcf3185e988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bcb40_0 name=_ivl_8
v0x6000000bc900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bc990_0 .net "dffOut", 0 0, v0x6000000bd200_0;  1 drivers
v0x6000000bbc30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002030c0 .functor MUXZ 1, v0x6000000bd200_0, L_0x600000204460, L_0x6000002fd540, C4<>;
L_0x600000203020 .functor MUXZ 1, o0x7fcf3185e928, L_0x6000002030c0, L_0x6000002fde00, C4<>;
L_0x600000202f80 .functor MUXZ 1, v0x6000000bd200_0, L_0x600000204460, L_0x6000002fd540, C4<>;
L_0x600000202a80 .functor MUXZ 1, o0x7fcf3185e988, L_0x600000202f80, L_0x6000002fe940, C4<>;
S_0x7fcf32a75e10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a76580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000bd560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bd5f0_0 .net "d", 0 0, L_0x600000204460;  alias, 1 drivers
v0x6000000bd3b0_0 .net "q", 0 0, v0x6000000bd200_0;  alias, 1 drivers
v0x6000000bd440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000bd200_0 .var "state", 0 0;
v0x6000000bd290_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a756a0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a8bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ba6d0_0 .net8 "Bitline1", 0 0, p0x7fcf3185ecb8;  1 drivers, strength-aware
v0x6000000ba370_0 .net8 "Bitline2", 0 0, p0x7fcf3185ece8;  1 drivers, strength-aware
v0x6000000ba0a0_0 .net "D", 0 0, L_0x6000002064e0;  1 drivers
v0x6000000b9d40_0 .net "ReadEnable1", 0 0, L_0x6000002fde00;  alias, 1 drivers
v0x6000000b9a70_0 .net "ReadEnable2", 0 0, L_0x6000002fe940;  alias, 1 drivers
v0x6000000b9710_0 .net "WriteEnable", 0 0, L_0x6000002fd540;  alias, 1 drivers
v0x6000000b9440_0 .net *"_ivl_0", 0 0, L_0x600000202c60;  1 drivers
o0x7fcf3185ed48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b90e0_0 name=_ivl_2
v0x6000000b8e10_0 .net *"_ivl_6", 0 0, L_0x600000202b20;  1 drivers
o0x7fcf3185eda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b8ab0_0 name=_ivl_8
v0x6000000b87e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b8480_0 .net "dffOut", 0 0, v0x6000000bad00_0;  1 drivers
v0x6000000b81b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000202c60 .functor MUXZ 1, v0x6000000bad00_0, L_0x6000002064e0, L_0x6000002fd540, C4<>;
L_0x600000202bc0 .functor MUXZ 1, o0x7fcf3185ed48, L_0x600000202c60, L_0x6000002fde00, C4<>;
L_0x600000202b20 .functor MUXZ 1, v0x6000000bad00_0, L_0x6000002064e0, L_0x6000002fd540, C4<>;
L_0x600000204dc0 .functor MUXZ 1, o0x7fcf3185eda8, L_0x600000202b20, L_0x6000002fe940, C4<>;
S_0x7fcf32a74f30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a756a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000bb960_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bb600_0 .net "d", 0 0, L_0x6000002064e0;  alias, 1 drivers
v0x6000000bb330_0 .net "q", 0 0, v0x6000000bad00_0;  alias, 1 drivers
v0x6000000bafd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000bad00_0 .var "state", 0 0;
v0x6000000ba9a0_0 .net "wen", 0 0, L_0x6000002fd540;  alias, 1 drivers
S_0x7fcf32a7b750 .scope module, "regArray[6]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000881b0_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x600000088240_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000088000_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x600000088090_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  1 drivers
v0x600000083e70_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  1 drivers
v0x600000083b10_0 .net "WriteReg", 0 0, L_0x6000002fd5e0;  1 drivers
v0x600000083840_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000834e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000211f40 .part v0x600000339050_0, 0, 1;
L_0x600000211fe0 .part v0x600000339050_0, 1, 1;
L_0x600000212080 .part v0x600000339050_0, 2, 1;
L_0x600000212120 .part v0x600000339050_0, 3, 1;
L_0x6000002121c0 .part v0x600000339050_0, 4, 1;
L_0x600000212260 .part v0x600000339050_0, 5, 1;
L_0x600000212300 .part v0x600000339050_0, 6, 1;
L_0x6000002123a0 .part v0x600000339050_0, 7, 1;
L_0x600000212440 .part v0x600000339050_0, 8, 1;
L_0x6000002124e0 .part v0x600000339050_0, 9, 1;
L_0x600000212580 .part v0x600000339050_0, 10, 1;
L_0x600000212620 .part v0x600000339050_0, 11, 1;
L_0x6000002126c0 .part v0x600000339050_0, 12, 1;
L_0x600000212760 .part v0x600000339050_0, 13, 1;
L_0x600000212800 .part v0x600000339050_0, 14, 1;
L_0x6000002128a0 .part v0x600000339050_0, 15, 1;
p0x7fcf3185f288 .port I0x600003307160, L_0x6000002063a0;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185f288;
p0x7fcf3185f708 .port I0x600003307160, L_0x600000207e80;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185f708;
p0x7fcf3185fb28 .port I0x600003307160, L_0x600000207c00;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185fb28;
p0x7fcf3185ff48 .port I0x600003307160, L_0x600000207980;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3185ff48;
p0x7fcf31860368 .port I0x600003307160, L_0x6000002101e0;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf31860368;
p0x7fcf31860788 .port I0x600003307160, L_0x600000210460;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31860788;
p0x7fcf31860ba8 .port I0x600003307160, L_0x6000002106e0;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31860ba8;
p0x7fcf31860fc8 .port I0x600003307160, L_0x600000210960;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf31860fc8;
p0x7fcf318613e8 .port I0x600003307160, L_0x600000210be0;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf318613e8;
p0x7fcf31861808 .port I0x600003307160, L_0x600000210e60;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31861808;
p0x7fcf31861c28 .port I0x600003307160, L_0x6000002110e0;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31861c28;
p0x7fcf31862048 .port I0x600003307160, L_0x600000211360;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31862048;
p0x7fcf31862468 .port I0x600003307160, L_0x6000002115e0;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf31862468;
p0x7fcf31862888 .port I0x600003307160, L_0x600000211860;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31862888;
p0x7fcf31862ca8 .port I0x600003307160, L_0x600000211ae0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf31862ca8;
p0x7fcf318630c8 .port I0x600003307160, L_0x600000211d60;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf318630c8;
p0x7fcf3185f2b8 .port I0x600003315fe0, L_0x600000206260;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185f2b8;
p0x7fcf3185f738 .port I0x600003315fe0, L_0x600000207d40;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185f738;
p0x7fcf3185fb58 .port I0x600003315fe0, L_0x600000207ac0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185fb58;
p0x7fcf3185ff78 .port I0x600003315fe0, L_0x6000002100a0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3185ff78;
p0x7fcf31860398 .port I0x600003315fe0, L_0x600000210320;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31860398;
p0x7fcf318607b8 .port I0x600003315fe0, L_0x6000002105a0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318607b8;
p0x7fcf31860bd8 .port I0x600003315fe0, L_0x600000210820;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31860bd8;
p0x7fcf31860ff8 .port I0x600003315fe0, L_0x600000210aa0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31860ff8;
p0x7fcf31861418 .port I0x600003315fe0, L_0x600000210d20;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31861418;
p0x7fcf31861838 .port I0x600003315fe0, L_0x600000210fa0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31861838;
p0x7fcf31861c58 .port I0x600003315fe0, L_0x600000211220;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31861c58;
p0x7fcf31862078 .port I0x600003315fe0, L_0x6000002114a0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31862078;
p0x7fcf31862498 .port I0x600003315fe0, L_0x600000211720;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31862498;
p0x7fcf318628b8 .port I0x600003315fe0, L_0x6000002119a0;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318628b8;
p0x7fcf31862cd8 .port I0x600003315fe0, L_0x600000211c20;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31862cd8;
p0x7fcf318630f8 .port I0x600003315fe0, L_0x600000211ea0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318630f8;
S_0x7fcf32a738e0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000bb210_0 .net8 "Bitline1", 0 0, p0x7fcf3185f288;  1 drivers, strength-aware
v0x6000000bb2a0_0 .net8 "Bitline2", 0 0, p0x7fcf3185f2b8;  1 drivers, strength-aware
v0x6000000bb060_0 .net "D", 0 0, L_0x600000211f40;  1 drivers
v0x6000000bb0f0_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000baeb0_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000baf40_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000bad90_0 .net *"_ivl_0", 0 0, L_0x600000206440;  1 drivers
o0x7fcf3185f378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bae20_0 name=_ivl_2
v0x6000000babe0_0 .net *"_ivl_6", 0 0, L_0x600000206300;  1 drivers
o0x7fcf3185f3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000bac70_0 name=_ivl_8
v0x6000000baa30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000baac0_0 .net "dffOut", 0 0, v0x6000000bb3c0_0;  1 drivers
v0x6000000ba880_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000206440 .functor MUXZ 1, v0x6000000bb3c0_0, L_0x600000211f40, L_0x6000002fd5e0, C4<>;
L_0x6000002063a0 .functor MUXZ 1, o0x7fcf3185f378, L_0x600000206440, L_0x6000002fdfe0, C4<>;
L_0x600000206300 .functor MUXZ 1, v0x6000000bb3c0_0, L_0x600000211f40, L_0x6000002fd5e0, C4<>;
L_0x600000206260 .functor MUXZ 1, o0x7fcf3185f3d8, L_0x600000206300, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a727e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a738e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000bb690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000bb720_0 .net "d", 0 0, L_0x600000211f40;  alias, 1 drivers
v0x6000000bb4e0_0 .net "q", 0 0, v0x6000000bb3c0_0;  alias, 1 drivers
v0x6000000bb570_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000bb3c0_0 .var "state", 0 0;
v0x6000000bb450_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a72070 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ba490_0 .net8 "Bitline1", 0 0, p0x7fcf3185f708;  1 drivers, strength-aware
v0x6000000ba250_0 .net8 "Bitline2", 0 0, p0x7fcf3185f738;  1 drivers, strength-aware
v0x6000000ba2e0_0 .net "D", 0 0, L_0x600000211fe0;  1 drivers
v0x6000000ba130_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000ba1c0_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b9f80_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000ba010_0 .net *"_ivl_0", 0 0, L_0x600000207f20;  1 drivers
o0x7fcf3185f798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b9dd0_0 name=_ivl_2
v0x6000000b9e60_0 .net *"_ivl_6", 0 0, L_0x600000207de0;  1 drivers
o0x7fcf3185f7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b9c20_0 name=_ivl_8
v0x6000000b9cb0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b9b00_0 .net "dffOut", 0 0, v0x6000000ba640_0;  1 drivers
v0x6000000b9b90_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000207f20 .functor MUXZ 1, v0x6000000ba640_0, L_0x600000211fe0, L_0x6000002fd5e0, C4<>;
L_0x600000207e80 .functor MUXZ 1, o0x7fcf3185f798, L_0x600000207f20, L_0x6000002fdfe0, C4<>;
L_0x600000207de0 .functor MUXZ 1, v0x6000000ba640_0, L_0x600000211fe0, L_0x6000002fd5e0, C4<>;
L_0x600000207d40 .functor MUXZ 1, o0x7fcf3185f7f8, L_0x600000207de0, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a71900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a72070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ba910_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000ba760_0 .net "d", 0 0, L_0x600000211fe0;  alias, 1 drivers
v0x6000000ba7f0_0 .net "q", 0 0, v0x6000000ba640_0;  alias, 1 drivers
v0x6000000ba5b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000ba640_0 .var "state", 0 0;
v0x6000000ba400_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a71190 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b94d0_0 .net8 "Bitline1", 0 0, p0x7fcf3185fb28;  1 drivers, strength-aware
v0x6000000b9560_0 .net8 "Bitline2", 0 0, p0x7fcf3185fb58;  1 drivers, strength-aware
v0x6000000b9320_0 .net "D", 0 0, L_0x600000212080;  1 drivers
v0x6000000b93b0_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b9170_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b9200_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b8fc0_0 .net *"_ivl_0", 0 0, L_0x600000207ca0;  1 drivers
o0x7fcf3185fbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b9050_0 name=_ivl_2
v0x6000000b8ea0_0 .net *"_ivl_6", 0 0, L_0x600000207b60;  1 drivers
o0x7fcf3185fc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b8f30_0 name=_ivl_8
v0x6000000b8cf0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b8d80_0 .net "dffOut", 0 0, v0x6000000b95f0_0;  1 drivers
v0x6000000b8b40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000207ca0 .functor MUXZ 1, v0x6000000b95f0_0, L_0x600000212080, L_0x6000002fd5e0, C4<>;
L_0x600000207c00 .functor MUXZ 1, o0x7fcf3185fbb8, L_0x600000207ca0, L_0x6000002fdfe0, C4<>;
L_0x600000207b60 .functor MUXZ 1, v0x6000000b95f0_0, L_0x600000212080, L_0x6000002fd5e0, C4<>;
L_0x600000207ac0 .functor MUXZ 1, o0x7fcf3185fc18, L_0x600000207b60, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a70a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a71190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b9950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b99e0_0 .net "d", 0 0, L_0x600000212080;  alias, 1 drivers
v0x6000000b97a0_0 .net "q", 0 0, v0x6000000b95f0_0;  alias, 1 drivers
v0x6000000b9830_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b95f0_0 .var "state", 0 0;
v0x6000000b9680_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a702b0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b8750_0 .net8 "Bitline1", 0 0, p0x7fcf3185ff48;  1 drivers, strength-aware
v0x6000000b8510_0 .net8 "Bitline2", 0 0, p0x7fcf3185ff78;  1 drivers, strength-aware
v0x6000000b85a0_0 .net "D", 0 0, L_0x600000212120;  1 drivers
v0x6000000b8360_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b83f0_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b8240_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b82d0_0 .net *"_ivl_0", 0 0, L_0x600000207a20;  1 drivers
o0x7fcf3185ffd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b8090_0 name=_ivl_2
v0x6000000b8120_0 .net *"_ivl_6", 0 0, L_0x600000210000;  1 drivers
o0x7fcf31860038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b3de0_0 name=_ivl_8
v0x6000000b3a80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b37b0_0 .net "dffOut", 0 0, v0x6000000b8900_0;  1 drivers
v0x6000000b3450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000207a20 .functor MUXZ 1, v0x6000000b8900_0, L_0x600000212120, L_0x6000002fd5e0, C4<>;
L_0x600000207980 .functor MUXZ 1, o0x7fcf3185ffd8, L_0x600000207a20, L_0x6000002fdfe0, C4<>;
L_0x600000210000 .functor MUXZ 1, v0x6000000b8900_0, L_0x600000212120, L_0x6000002fd5e0, C4<>;
L_0x6000002100a0 .functor MUXZ 1, o0x7fcf31860038, L_0x600000210000, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a6fb40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a702b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b8bd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b8990_0 .net "d", 0 0, L_0x600000212120;  alias, 1 drivers
v0x6000000b8a20_0 .net "q", 0 0, v0x6000000b8900_0;  alias, 1 drivers
v0x6000000b8870_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b8900_0 .var "state", 0 0;
v0x6000000b86c0_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6f3d0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b14d0_0 .net8 "Bitline1", 0 0, p0x7fcf31860368;  1 drivers, strength-aware
v0x6000000b1170_0 .net8 "Bitline2", 0 0, p0x7fcf31860398;  1 drivers, strength-aware
v0x6000000b0ea0_0 .net "D", 0 0, L_0x6000002121c0;  1 drivers
v0x6000000b0b40_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b0870_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b0510_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b0240_0 .net *"_ivl_0", 0 0, L_0x600000210140;  1 drivers
o0x7fcf318603f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b3e70_0 name=_ivl_2
v0x6000000b3f00_0 .net *"_ivl_6", 0 0, L_0x600000210280;  1 drivers
o0x7fcf31860458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b3cc0_0 name=_ivl_8
v0x6000000b3d50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b3b10_0 .net "dffOut", 0 0, v0x6000000b2520_0;  1 drivers
v0x6000000b3ba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000210140 .functor MUXZ 1, v0x6000000b2520_0, L_0x6000002121c0, L_0x6000002fd5e0, C4<>;
L_0x6000002101e0 .functor MUXZ 1, o0x7fcf318603f8, L_0x600000210140, L_0x6000002fdfe0, C4<>;
L_0x600000210280 .functor MUXZ 1, v0x6000000b2520_0, L_0x6000002121c0, L_0x6000002fd5e0, C4<>;
L_0x600000210320 .functor MUXZ 1, o0x7fcf31860458, L_0x600000210280, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a6ec60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a6f3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b3180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b2e20_0 .net "d", 0 0, L_0x6000002121c0;  alias, 1 drivers
v0x6000000b2b50_0 .net "q", 0 0, v0x6000000b2520_0;  alias, 1 drivers
v0x6000000b27f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b2520_0 .var "state", 0 0;
v0x6000000b17a0_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6e4f0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b34e0_0 .net8 "Bitline1", 0 0, p0x7fcf31860788;  1 drivers, strength-aware
v0x6000000b3570_0 .net8 "Bitline2", 0 0, p0x7fcf318607b8;  1 drivers, strength-aware
v0x6000000b3330_0 .net "D", 0 0, L_0x600000212260;  1 drivers
v0x6000000b33c0_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b3210_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b32a0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b3060_0 .net *"_ivl_0", 0 0, L_0x6000002103c0;  1 drivers
o0x7fcf31860818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b30f0_0 name=_ivl_2
v0x6000000b2eb0_0 .net *"_ivl_6", 0 0, L_0x600000210500;  1 drivers
o0x7fcf31860878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b2f40_0 name=_ivl_8
v0x6000000b2d00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b2d90_0 .net "dffOut", 0 0, v0x6000000b3690_0;  1 drivers
v0x6000000b2be0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002103c0 .functor MUXZ 1, v0x6000000b3690_0, L_0x600000212260, L_0x6000002fd5e0, C4<>;
L_0x600000210460 .functor MUXZ 1, o0x7fcf31860818, L_0x6000002103c0, L_0x6000002fdfe0, C4<>;
L_0x600000210500 .functor MUXZ 1, v0x6000000b3690_0, L_0x600000212260, L_0x6000002fd5e0, C4<>;
L_0x6000002105a0 .functor MUXZ 1, o0x7fcf31860878, L_0x600000210500, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a6dd80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a6e4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b3960_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b39f0_0 .net "d", 0 0, L_0x600000212260;  alias, 1 drivers
v0x6000000b3840_0 .net "q", 0 0, v0x6000000b3690_0;  alias, 1 drivers
v0x6000000b38d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b3690_0 .var "state", 0 0;
v0x6000000b3720_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6d610 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b2760_0 .net8 "Bitline1", 0 0, p0x7fcf31860ba8;  1 drivers, strength-aware
v0x6000000b25b0_0 .net8 "Bitline2", 0 0, p0x7fcf31860bd8;  1 drivers, strength-aware
v0x6000000b2640_0 .net "D", 0 0, L_0x600000212300;  1 drivers
v0x6000000b2400_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b2490_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b1830_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b18c0_0 .net *"_ivl_0", 0 0, L_0x600000210640;  1 drivers
o0x7fcf31860c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b1680_0 name=_ivl_2
v0x6000000b1710_0 .net *"_ivl_6", 0 0, L_0x600000210780;  1 drivers
o0x7fcf31860c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b1560_0 name=_ivl_8
v0x6000000b15f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b13b0_0 .net "dffOut", 0 0, v0x6000000b2910_0;  1 drivers
v0x6000000b1440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000210640 .functor MUXZ 1, v0x6000000b2910_0, L_0x600000212300, L_0x6000002fd5e0, C4<>;
L_0x6000002106e0 .functor MUXZ 1, o0x7fcf31860c38, L_0x600000210640, L_0x6000002fdfe0, C4<>;
L_0x600000210780 .functor MUXZ 1, v0x6000000b2910_0, L_0x600000212300, L_0x6000002fd5e0, C4<>;
L_0x600000210820 .functor MUXZ 1, o0x7fcf31860c98, L_0x600000210780, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a6cea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a6d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b2c70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b2a30_0 .net "d", 0 0, L_0x600000212300;  alias, 1 drivers
v0x6000000b2ac0_0 .net "q", 0 0, v0x6000000b2910_0;  alias, 1 drivers
v0x6000000b2880_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b2910_0 .var "state", 0 0;
v0x6000000b26d0_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6c730 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b0d80_0 .net8 "Bitline1", 0 0, p0x7fcf31860fc8;  1 drivers, strength-aware
v0x6000000b0e10_0 .net8 "Bitline2", 0 0, p0x7fcf31860ff8;  1 drivers, strength-aware
v0x6000000b0bd0_0 .net "D", 0 0, L_0x6000002123a0;  1 drivers
v0x6000000b0c60_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b0a20_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b0ab0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b0900_0 .net *"_ivl_0", 0 0, L_0x6000002108c0;  1 drivers
o0x7fcf31861058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b0990_0 name=_ivl_2
v0x6000000b0750_0 .net *"_ivl_6", 0 0, L_0x600000210a00;  1 drivers
o0x7fcf318610b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b07e0_0 name=_ivl_8
v0x6000000b05a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b0630_0 .net "dffOut", 0 0, v0x6000000b0f30_0;  1 drivers
v0x6000000b03f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002108c0 .functor MUXZ 1, v0x6000000b0f30_0, L_0x6000002123a0, L_0x6000002fd5e0, C4<>;
L_0x600000210960 .functor MUXZ 1, o0x7fcf31861058, L_0x6000002108c0, L_0x6000002fdfe0, C4<>;
L_0x600000210a00 .functor MUXZ 1, v0x6000000b0f30_0, L_0x6000002123a0, L_0x6000002fd5e0, C4<>;
L_0x600000210aa0 .functor MUXZ 1, o0x7fcf318610b8, L_0x600000210a00, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a6bfc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a6c730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b1200_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b1290_0 .net "d", 0 0, L_0x6000002123a0;  alias, 1 drivers
v0x6000000b1050_0 .net "q", 0 0, v0x6000000b0f30_0;  alias, 1 drivers
v0x6000000b10e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b0f30_0 .var "state", 0 0;
v0x6000000b0fc0_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6b850 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b7d50_0 .net8 "Bitline1", 0 0, p0x7fcf318613e8;  1 drivers, strength-aware
v0x6000000b7a80_0 .net8 "Bitline2", 0 0, p0x7fcf31861418;  1 drivers, strength-aware
v0x6000000b7720_0 .net "D", 0 0, L_0x600000212440;  1 drivers
v0x6000000b7450_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b70f0_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b6e20_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b6ac0_0 .net *"_ivl_0", 0 0, L_0x600000210b40;  1 drivers
o0x7fcf31861478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b67f0_0 name=_ivl_2
v0x6000000b6490_0 .net *"_ivl_6", 0 0, L_0x600000210c80;  1 drivers
o0x7fcf318614d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b61c0_0 name=_ivl_8
v0x6000000b5e60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b5b90_0 .net "dffOut", 0 0, v0x6000000b01b0_0;  1 drivers
v0x6000000b5830_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000210b40 .functor MUXZ 1, v0x6000000b01b0_0, L_0x600000212440, L_0x6000002fd5e0, C4<>;
L_0x600000210be0 .functor MUXZ 1, o0x7fcf31861478, L_0x600000210b40, L_0x6000002fdfe0, C4<>;
L_0x600000210c80 .functor MUXZ 1, v0x6000000b01b0_0, L_0x600000212440, L_0x6000002fd5e0, C4<>;
L_0x600000210d20 .functor MUXZ 1, o0x7fcf318614d8, L_0x600000210c80, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a6b0e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a6b850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b0480_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b02d0_0 .net "d", 0 0, L_0x600000212440;  alias, 1 drivers
v0x6000000b0360_0 .net "q", 0 0, v0x6000000b01b0_0;  alias, 1 drivers
v0x6000000b0120_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b01b0_0 .var "state", 0 0;
v0x6000000b0000_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6a200 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b7e70_0 .net8 "Bitline1", 0 0, p0x7fcf31861808;  1 drivers, strength-aware
v0x6000000b7c30_0 .net8 "Bitline2", 0 0, p0x7fcf31861838;  1 drivers, strength-aware
v0x6000000b7cc0_0 .net "D", 0 0, L_0x6000002124e0;  1 drivers
v0x6000000b7b10_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b7ba0_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b7960_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b79f0_0 .net *"_ivl_0", 0 0, L_0x600000210dc0;  1 drivers
o0x7fcf31861898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b77b0_0 name=_ivl_2
v0x6000000b7840_0 .net *"_ivl_6", 0 0, L_0x600000210f00;  1 drivers
o0x7fcf318618f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b7600_0 name=_ivl_8
v0x6000000b7690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b74e0_0 .net "dffOut", 0 0, v0x6000000b4900_0;  1 drivers
v0x6000000b7570_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000210dc0 .functor MUXZ 1, v0x6000000b4900_0, L_0x6000002124e0, L_0x6000002fd5e0, C4<>;
L_0x600000210e60 .functor MUXZ 1, o0x7fcf31861898, L_0x600000210dc0, L_0x6000002fdfe0, C4<>;
L_0x600000210f00 .functor MUXZ 1, v0x6000000b4900_0, L_0x6000002124e0, L_0x6000002fd5e0, C4<>;
L_0x600000210fa0 .functor MUXZ 1, o0x7fcf318618f8, L_0x600000210f00, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a69a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a6a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b5560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b5200_0 .net "d", 0 0, L_0x6000002124e0;  alias, 1 drivers
v0x6000000b4f30_0 .net "q", 0 0, v0x6000000b4900_0;  alias, 1 drivers
v0x6000000b4bd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b4900_0 .var "state", 0 0;
v0x6000000b7de0_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a69320 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b6eb0_0 .net8 "Bitline1", 0 0, p0x7fcf31861c28;  1 drivers, strength-aware
v0x6000000b6f40_0 .net8 "Bitline2", 0 0, p0x7fcf31861c58;  1 drivers, strength-aware
v0x6000000b6d00_0 .net "D", 0 0, L_0x600000212580;  1 drivers
v0x6000000b6d90_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b6b50_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b6be0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b69a0_0 .net *"_ivl_0", 0 0, L_0x600000211040;  1 drivers
o0x7fcf31861cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b6a30_0 name=_ivl_2
v0x6000000b6880_0 .net *"_ivl_6", 0 0, L_0x600000211180;  1 drivers
o0x7fcf31861d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b6910_0 name=_ivl_8
v0x6000000b66d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b6760_0 .net "dffOut", 0 0, v0x6000000b6fd0_0;  1 drivers
v0x6000000b6520_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000211040 .functor MUXZ 1, v0x6000000b6fd0_0, L_0x600000212580, L_0x6000002fd5e0, C4<>;
L_0x6000002110e0 .functor MUXZ 1, o0x7fcf31861cb8, L_0x600000211040, L_0x6000002fdfe0, C4<>;
L_0x600000211180 .functor MUXZ 1, v0x6000000b6fd0_0, L_0x600000212580, L_0x6000002fd5e0, C4<>;
L_0x600000211220 .functor MUXZ 1, o0x7fcf31861d18, L_0x600000211180, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a68ee0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a69320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b7330_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b73c0_0 .net "d", 0 0, L_0x600000212580;  alias, 1 drivers
v0x6000000b7180_0 .net "q", 0 0, v0x6000000b6fd0_0;  alias, 1 drivers
v0x6000000b7210_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b6fd0_0 .var "state", 0 0;
v0x6000000b7060_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a68770 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b6130_0 .net8 "Bitline1", 0 0, p0x7fcf31862048;  1 drivers, strength-aware
v0x6000000b5ef0_0 .net8 "Bitline2", 0 0, p0x7fcf31862078;  1 drivers, strength-aware
v0x6000000b5f80_0 .net "D", 0 0, L_0x600000212620;  1 drivers
v0x6000000b5d40_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b5dd0_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b5c20_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b5cb0_0 .net *"_ivl_0", 0 0, L_0x6000002112c0;  1 drivers
o0x7fcf318620d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b5a70_0 name=_ivl_2
v0x6000000b5b00_0 .net *"_ivl_6", 0 0, L_0x600000211400;  1 drivers
o0x7fcf31862138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b58c0_0 name=_ivl_8
v0x6000000b5950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b5710_0 .net "dffOut", 0 0, v0x6000000b62e0_0;  1 drivers
v0x6000000b57a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002112c0 .functor MUXZ 1, v0x6000000b62e0_0, L_0x600000212620, L_0x6000002fd5e0, C4<>;
L_0x600000211360 .functor MUXZ 1, o0x7fcf318620d8, L_0x6000002112c0, L_0x6000002fdfe0, C4<>;
L_0x600000211400 .functor MUXZ 1, v0x6000000b62e0_0, L_0x600000212620, L_0x6000002fd5e0, C4<>;
L_0x6000002114a0 .functor MUXZ 1, o0x7fcf31862138, L_0x600000211400, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a68000 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a68770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b65b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b6370_0 .net "d", 0 0, L_0x600000212620;  alias, 1 drivers
v0x6000000b6400_0 .net "q", 0 0, v0x6000000b62e0_0;  alias, 1 drivers
v0x6000000b6250_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b62e0_0 .var "state", 0 0;
v0x6000000b60a0_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a233e0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000b50e0_0 .net8 "Bitline1", 0 0, p0x7fcf31862468;  1 drivers, strength-aware
v0x6000000b5170_0 .net8 "Bitline2", 0 0, p0x7fcf31862498;  1 drivers, strength-aware
v0x6000000b4fc0_0 .net "D", 0 0, L_0x6000002126c0;  1 drivers
v0x6000000b5050_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x6000000b4e10_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000b4ea0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x6000000b4c60_0 .net *"_ivl_0", 0 0, L_0x600000211540;  1 drivers
o0x7fcf318624f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b4cf0_0 name=_ivl_2
v0x6000000b4ab0_0 .net *"_ivl_6", 0 0, L_0x600000211680;  1 drivers
o0x7fcf31862558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000b4b40_0 name=_ivl_8
v0x6000000b4990_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b4a20_0 .net "dffOut", 0 0, v0x6000000b5290_0;  1 drivers
v0x6000000b47e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000211540 .functor MUXZ 1, v0x6000000b5290_0, L_0x6000002126c0, L_0x6000002fd5e0, C4<>;
L_0x6000002115e0 .functor MUXZ 1, o0x7fcf318624f8, L_0x600000211540, L_0x6000002fdfe0, C4<>;
L_0x600000211680 .functor MUXZ 1, v0x6000000b5290_0, L_0x6000002126c0, L_0x6000002fd5e0, C4<>;
L_0x600000211720 .functor MUXZ 1, o0x7fcf31862558, L_0x600000211680, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a230b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a233e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b55f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000b5680_0 .net "d", 0 0, L_0x6000002126c0;  alias, 1 drivers
v0x6000000b5440_0 .net "q", 0 0, v0x6000000b5290_0;  alias, 1 drivers
v0x6000000b54d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000b5290_0 .var "state", 0 0;
v0x6000000b5320_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a22c70 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000893b0_0 .net8 "Bitline1", 0 0, p0x7fcf31862888;  1 drivers, strength-aware
v0x600000089050_0 .net8 "Bitline2", 0 0, p0x7fcf318628b8;  1 drivers, strength-aware
v0x600000088d80_0 .net "D", 0 0, L_0x600000212760;  1 drivers
v0x600000088a20_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x600000088750_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000883f0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x600000088120_0 .net *"_ivl_0", 0 0, L_0x6000002117c0;  1 drivers
o0x7fcf31862918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008a370_0 name=_ivl_2
v0x60000008a400_0 .net *"_ivl_6", 0 0, L_0x600000211900;  1 drivers
o0x7fcf31862978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008a1c0_0 name=_ivl_8
v0x60000008a250_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008a0a0_0 .net "dffOut", 0 0, v0x6000000899e0_0;  1 drivers
v0x60000008a130_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002117c0 .functor MUXZ 1, v0x6000000899e0_0, L_0x600000212760, L_0x6000002fd5e0, C4<>;
L_0x600000211860 .functor MUXZ 1, o0x7fcf31862918, L_0x6000002117c0, L_0x6000002fdfe0, C4<>;
L_0x600000211900 .functor MUXZ 1, v0x6000000899e0_0, L_0x600000212760, L_0x6000002fd5e0, C4<>;
L_0x6000002119a0 .functor MUXZ 1, o0x7fcf31862978, L_0x600000211900, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a22830 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a22c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000b4870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008a2e0_0 .net "d", 0 0, L_0x600000212760;  alias, 1 drivers
v0x60000008a010_0 .net "q", 0 0, v0x6000000899e0_0;  alias, 1 drivers
v0x600000089cb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000899e0_0 .var "state", 0 0;
v0x600000089680_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a22500 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000089a70_0 .net8 "Bitline1", 0 0, p0x7fcf31862ca8;  1 drivers, strength-aware
v0x600000089b00_0 .net8 "Bitline2", 0 0, p0x7fcf31862cd8;  1 drivers, strength-aware
v0x6000000898c0_0 .net "D", 0 0, L_0x600000212800;  1 drivers
v0x600000089950_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x600000089710_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000897a0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x600000089560_0 .net *"_ivl_0", 0 0, L_0x600000211a40;  1 drivers
o0x7fcf31862d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000895f0_0 name=_ivl_2
v0x600000089440_0 .net *"_ivl_6", 0 0, L_0x600000211b80;  1 drivers
o0x7fcf31862d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000894d0_0 name=_ivl_8
v0x600000089290_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000089320_0 .net "dffOut", 0 0, v0x600000089b90_0;  1 drivers
v0x6000000890e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000211a40 .functor MUXZ 1, v0x600000089b90_0, L_0x600000212800, L_0x6000002fd5e0, C4<>;
L_0x600000211ae0 .functor MUXZ 1, o0x7fcf31862d38, L_0x600000211a40, L_0x6000002fdfe0, C4<>;
L_0x600000211b80 .functor MUXZ 1, v0x600000089b90_0, L_0x600000212800, L_0x6000002fd5e0, C4<>;
L_0x600000211c20 .functor MUXZ 1, o0x7fcf31862d98, L_0x600000211b80, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a220c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a22500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000089ef0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000089f80_0 .net "d", 0 0, L_0x600000212800;  alias, 1 drivers
v0x600000089d40_0 .net "q", 0 0, v0x600000089b90_0;  alias, 1 drivers
v0x600000089dd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000089b90_0 .var "state", 0 0;
v0x600000089c20_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a21d90 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a7b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000088cf0_0 .net8 "Bitline1", 0 0, p0x7fcf318630c8;  1 drivers, strength-aware
v0x600000088ab0_0 .net8 "Bitline2", 0 0, p0x7fcf318630f8;  1 drivers, strength-aware
v0x600000088b40_0 .net "D", 0 0, L_0x6000002128a0;  1 drivers
v0x600000088900_0 .net "ReadEnable1", 0 0, L_0x6000002fdfe0;  alias, 1 drivers
v0x600000088990_0 .net "ReadEnable2", 0 0, L_0x6000002fe9e0;  alias, 1 drivers
v0x6000000887e0_0 .net "WriteEnable", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
v0x600000088870_0 .net *"_ivl_0", 0 0, L_0x600000211cc0;  1 drivers
o0x7fcf31863158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000088630_0 name=_ivl_2
v0x6000000886c0_0 .net *"_ivl_6", 0 0, L_0x600000211e00;  1 drivers
o0x7fcf318631b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000088480_0 name=_ivl_8
v0x600000088510_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000882d0_0 .net "dffOut", 0 0, v0x600000088ea0_0;  1 drivers
v0x600000088360_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000211cc0 .functor MUXZ 1, v0x600000088ea0_0, L_0x6000002128a0, L_0x6000002fd5e0, C4<>;
L_0x600000211d60 .functor MUXZ 1, o0x7fcf31863158, L_0x600000211cc0, L_0x6000002fdfe0, C4<>;
L_0x600000211e00 .functor MUXZ 1, v0x600000088ea0_0, L_0x6000002128a0, L_0x6000002fd5e0, C4<>;
L_0x600000211ea0 .functor MUXZ 1, o0x7fcf318631b8, L_0x600000211e00, L_0x6000002fe9e0, C4<>;
S_0x7fcf32a21950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a21d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000089170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000088f30_0 .net "d", 0 0, L_0x6000002128a0;  alias, 1 drivers
v0x600000088fc0_0 .net "q", 0 0, v0x600000088ea0_0;  alias, 1 drivers
v0x600000088e10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000088ea0_0 .var "state", 0 0;
v0x600000088c60_0 .net "wen", 0 0, L_0x6000002fd5e0;  alias, 1 drivers
S_0x7fcf32a6a970 .scope module, "regArray[7]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000008db00_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x60000008d8c0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x60000008d950_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x60000008d7a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  1 drivers
v0x60000008d830_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  1 drivers
v0x60000008d5f0_0 .net "WriteReg", 0 0, L_0x6000002fd680;  1 drivers
v0x60000008d680_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008d440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000215180 .part v0x600000339050_0, 0, 1;
L_0x600000215220 .part v0x600000339050_0, 1, 1;
L_0x6000002152c0 .part v0x600000339050_0, 2, 1;
L_0x600000215360 .part v0x600000339050_0, 3, 1;
L_0x600000215400 .part v0x600000339050_0, 4, 1;
L_0x6000002154a0 .part v0x600000339050_0, 5, 1;
L_0x600000215540 .part v0x600000339050_0, 6, 1;
L_0x6000002155e0 .part v0x600000339050_0, 7, 1;
L_0x600000215680 .part v0x600000339050_0, 8, 1;
L_0x600000215720 .part v0x600000339050_0, 9, 1;
L_0x6000002157c0 .part v0x600000339050_0, 10, 1;
L_0x600000215860 .part v0x600000339050_0, 11, 1;
L_0x600000215900 .part v0x600000339050_0, 12, 1;
L_0x6000002159a0 .part v0x600000339050_0, 13, 1;
L_0x600000215a40 .part v0x600000339050_0, 14, 1;
L_0x600000215ae0 .part v0x600000339050_0, 15, 1;
p0x7fcf31863698 .port I0x600003307160, L_0x6000002129e0;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31863698;
p0x7fcf31863b18 .port I0x600003307160, L_0x600000212c60;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31863b18;
p0x7fcf31863f38 .port I0x600003307160, L_0x600000212ee0;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31863f38;
p0x7fcf31864358 .port I0x600003307160, L_0x600000213160;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31864358;
p0x7fcf31864778 .port I0x600003307160, L_0x6000002133e0;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf31864778;
p0x7fcf31864b98 .port I0x600003307160, L_0x600000213660;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31864b98;
p0x7fcf31864fb8 .port I0x600003307160, L_0x6000002138e0;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31864fb8;
p0x7fcf318653d8 .port I0x600003307160, L_0x600000213b60;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf318653d8;
p0x7fcf318657f8 .port I0x600003307160, L_0x600000213de0;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf318657f8;
p0x7fcf31865c18 .port I0x600003307160, L_0x6000002140a0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31865c18;
p0x7fcf31866038 .port I0x600003307160, L_0x600000214320;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31866038;
p0x7fcf31866458 .port I0x600003307160, L_0x6000002145a0;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31866458;
p0x7fcf31866878 .port I0x600003307160, L_0x600000214820;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf31866878;
p0x7fcf31866c98 .port I0x600003307160, L_0x600000214aa0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31866c98;
p0x7fcf318670b8 .port I0x600003307160, L_0x600000214d20;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf318670b8;
p0x7fcf318674d8 .port I0x600003307160, L_0x600000214fa0;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf318674d8;
p0x7fcf318636c8 .port I0x600003315fe0, L_0x600000212b20;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318636c8;
p0x7fcf31863b48 .port I0x600003315fe0, L_0x600000212da0;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31863b48;
p0x7fcf31863f68 .port I0x600003315fe0, L_0x600000213020;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31863f68;
p0x7fcf31864388 .port I0x600003315fe0, L_0x6000002132a0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31864388;
p0x7fcf318647a8 .port I0x600003315fe0, L_0x600000213520;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318647a8;
p0x7fcf31864bc8 .port I0x600003315fe0, L_0x6000002137a0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31864bc8;
p0x7fcf31864fe8 .port I0x600003315fe0, L_0x600000213a20;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31864fe8;
p0x7fcf31865408 .port I0x600003315fe0, L_0x600000213ca0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31865408;
p0x7fcf31865828 .port I0x600003315fe0, L_0x600000213f20;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31865828;
p0x7fcf31865c48 .port I0x600003315fe0, L_0x6000002141e0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31865c48;
p0x7fcf31866068 .port I0x600003315fe0, L_0x600000214460;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31866068;
p0x7fcf31866488 .port I0x600003315fe0, L_0x6000002146e0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31866488;
p0x7fcf318668a8 .port I0x600003315fe0, L_0x600000214960;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318668a8;
p0x7fcf31866cc8 .port I0x600003315fe0, L_0x600000214be0;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31866cc8;
p0x7fcf318670e8 .port I0x600003315fe0, L_0x600000214e60;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318670e8;
p0x7fcf31867508 .port I0x600003315fe0, L_0x6000002150e0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31867508;
S_0x7fcf32a20eb0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000081f80_0 .net8 "Bitline1", 0 0, p0x7fcf31863698;  1 drivers, strength-aware
v0x600000081c20_0 .net8 "Bitline2", 0 0, p0x7fcf318636c8;  1 drivers, strength-aware
v0x600000081950_0 .net "D", 0 0, L_0x600000215180;  1 drivers
v0x6000000815f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000081320_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x600000080fc0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000080cf0_0 .net *"_ivl_0", 0 0, L_0x600000212940;  1 drivers
o0x7fcf31863788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000080990_0 name=_ivl_2
v0x6000000806c0_0 .net *"_ivl_6", 0 0, L_0x600000212a80;  1 drivers
o0x7fcf318637e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000080360_0 name=_ivl_8
v0x600000080090_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000083f00_0 .net "dffOut", 0 0, v0x6000000825b0_0;  1 drivers
v0x600000083d50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000212940 .functor MUXZ 1, v0x6000000825b0_0, L_0x600000215180, L_0x6000002fd680, C4<>;
L_0x6000002129e0 .functor MUXZ 1, o0x7fcf31863788, L_0x600000212940, L_0x6000002fe080, C4<>;
L_0x600000212a80 .functor MUXZ 1, v0x6000000825b0_0, L_0x600000215180, L_0x6000002fd680, C4<>;
L_0x600000212b20 .functor MUXZ 1, o0x7fcf318637e8, L_0x600000212a80, L_0x6000002fea80, C4<>;
S_0x7fcf32a20a70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a20eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000083210_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000082eb0_0 .net "d", 0 0, L_0x600000215180;  alias, 1 drivers
v0x600000082be0_0 .net "q", 0 0, v0x6000000825b0_0;  alias, 1 drivers
v0x600000082880_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000825b0_0 .var "state", 0 0;
v0x600000082250_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a20740 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000083960_0 .net8 "Bitline1", 0 0, p0x7fcf31863b18;  1 drivers, strength-aware
v0x600000083720_0 .net8 "Bitline2", 0 0, p0x7fcf31863b48;  1 drivers, strength-aware
v0x6000000837b0_0 .net "D", 0 0, L_0x600000215220;  1 drivers
v0x600000083570_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000083600_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x6000000833c0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000083450_0 .net *"_ivl_0", 0 0, L_0x600000212bc0;  1 drivers
o0x7fcf31863ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000832a0_0 name=_ivl_2
v0x600000083330_0 .net *"_ivl_6", 0 0, L_0x600000212d00;  1 drivers
o0x7fcf31863c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000830f0_0 name=_ivl_8
v0x600000083180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000082f40_0 .net "dffOut", 0 0, v0x600000083a80_0;  1 drivers
v0x600000082fd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000212bc0 .functor MUXZ 1, v0x600000083a80_0, L_0x600000215220, L_0x6000002fd680, C4<>;
L_0x600000212c60 .functor MUXZ 1, o0x7fcf31863ba8, L_0x600000212bc0, L_0x6000002fe080, C4<>;
L_0x600000212d00 .functor MUXZ 1, v0x600000083a80_0, L_0x600000215220, L_0x6000002fd680, C4<>;
L_0x600000212da0 .functor MUXZ 1, o0x7fcf31863c08, L_0x600000212d00, L_0x6000002fea80, C4<>;
S_0x7fcf32a20300 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a20740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000083de0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000083ba0_0 .net "d", 0 0, L_0x600000215220;  alias, 1 drivers
v0x600000083c30_0 .net "q", 0 0, v0x600000083a80_0;  alias, 1 drivers
v0x6000000839f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000083a80_0 .var "state", 0 0;
v0x6000000838d0_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1ffd0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000082910_0 .net8 "Bitline1", 0 0, p0x7fcf31863f38;  1 drivers, strength-aware
v0x6000000829a0_0 .net8 "Bitline2", 0 0, p0x7fcf31863f68;  1 drivers, strength-aware
v0x600000082760_0 .net "D", 0 0, L_0x6000002152c0;  1 drivers
v0x6000000827f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000082640_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x6000000826d0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000082490_0 .net *"_ivl_0", 0 0, L_0x600000212e40;  1 drivers
o0x7fcf31863fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000082520_0 name=_ivl_2
v0x6000000822e0_0 .net *"_ivl_6", 0 0, L_0x600000212f80;  1 drivers
o0x7fcf31864028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000082370_0 name=_ivl_8
v0x600000082130_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000821c0_0 .net "dffOut", 0 0, v0x600000082ac0_0;  1 drivers
v0x600000082010_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000212e40 .functor MUXZ 1, v0x600000082ac0_0, L_0x6000002152c0, L_0x6000002fd680, C4<>;
L_0x600000212ee0 .functor MUXZ 1, o0x7fcf31863fc8, L_0x600000212e40, L_0x6000002fe080, C4<>;
L_0x600000212f80 .functor MUXZ 1, v0x600000082ac0_0, L_0x6000002152c0, L_0x6000002fd680, C4<>;
L_0x600000213020 .functor MUXZ 1, o0x7fcf31864028, L_0x600000212f80, L_0x6000002fea80, C4<>;
S_0x7fcf32a1fb90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1ffd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000082d90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000082e20_0 .net "d", 0 0, L_0x6000002152c0;  alias, 1 drivers
v0x600000082c70_0 .net "q", 0 0, v0x600000082ac0_0;  alias, 1 drivers
v0x600000082d00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000082ac0_0 .var "state", 0 0;
v0x600000082b50_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1f860 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000081b90_0 .net8 "Bitline1", 0 0, p0x7fcf31864358;  1 drivers, strength-aware
v0x6000000819e0_0 .net8 "Bitline2", 0 0, p0x7fcf31864388;  1 drivers, strength-aware
v0x600000081a70_0 .net "D", 0 0, L_0x600000215360;  1 drivers
v0x600000081830_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x6000000818c0_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x600000081680_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000081710_0 .net *"_ivl_0", 0 0, L_0x6000002130c0;  1 drivers
o0x7fcf318643e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000814d0_0 name=_ivl_2
v0x600000081560_0 .net *"_ivl_6", 0 0, L_0x600000213200;  1 drivers
o0x7fcf31864448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000813b0_0 name=_ivl_8
v0x600000081440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000081200_0 .net "dffOut", 0 0, v0x600000081d40_0;  1 drivers
v0x600000081290_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002130c0 .functor MUXZ 1, v0x600000081d40_0, L_0x600000215360, L_0x6000002fd680, C4<>;
L_0x600000213160 .functor MUXZ 1, o0x7fcf318643e8, L_0x6000002130c0, L_0x6000002fe080, C4<>;
L_0x600000213200 .functor MUXZ 1, v0x600000081d40_0, L_0x600000215360, L_0x6000002fd680, C4<>;
L_0x6000002132a0 .functor MUXZ 1, o0x7fcf31864448, L_0x600000213200, L_0x6000002fea80, C4<>;
S_0x7fcf32a1f420 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1f860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000820a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000081e60_0 .net "d", 0 0, L_0x600000215360;  alias, 1 drivers
v0x600000081ef0_0 .net "q", 0 0, v0x600000081d40_0;  alias, 1 drivers
v0x600000081cb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000081d40_0 .var "state", 0 0;
v0x600000081b00_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1ea90 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000080bd0_0 .net8 "Bitline1", 0 0, p0x7fcf31864778;  1 drivers, strength-aware
v0x600000080c60_0 .net8 "Bitline2", 0 0, p0x7fcf318647a8;  1 drivers, strength-aware
v0x600000080a20_0 .net "D", 0 0, L_0x600000215400;  1 drivers
v0x600000080ab0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000080870_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x600000080900_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000080750_0 .net *"_ivl_0", 0 0, L_0x600000213340;  1 drivers
o0x7fcf31864808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000807e0_0 name=_ivl_2
v0x6000000805a0_0 .net *"_ivl_6", 0 0, L_0x600000213480;  1 drivers
o0x7fcf31864868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000080630_0 name=_ivl_8
v0x6000000803f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000080480_0 .net "dffOut", 0 0, v0x600000080d80_0;  1 drivers
v0x600000080240_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000213340 .functor MUXZ 1, v0x600000080d80_0, L_0x600000215400, L_0x6000002fd680, C4<>;
L_0x6000002133e0 .functor MUXZ 1, o0x7fcf31864808, L_0x600000213340, L_0x6000002fe080, C4<>;
L_0x600000213480 .functor MUXZ 1, v0x600000080d80_0, L_0x600000215400, L_0x6000002fd680, C4<>;
L_0x600000213520 .functor MUXZ 1, o0x7fcf31864868, L_0x600000213480, L_0x6000002fea80, C4<>;
S_0x7fcf32a1e760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1ea90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000081050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000810e0_0 .net "d", 0 0, L_0x600000215400;  alias, 1 drivers
v0x600000080ea0_0 .net "q", 0 0, v0x600000080d80_0;  alias, 1 drivers
v0x600000080f30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000080d80_0 .var "state", 0 0;
v0x600000080e10_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1e320 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000098120_0 .net8 "Bitline1", 0 0, p0x7fcf31864b98;  1 drivers, strength-aware
v0x6000000981b0_0 .net8 "Bitline2", 0 0, p0x7fcf31864bc8;  1 drivers, strength-aware
v0x600000098240_0 .net "D", 0 0, L_0x6000002154a0;  1 drivers
v0x6000000982d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000098360_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x6000000983f0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000098480_0 .net *"_ivl_0", 0 0, L_0x6000002135c0;  1 drivers
o0x7fcf31864c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000098510_0 name=_ivl_2
v0x6000000985a0_0 .net *"_ivl_6", 0 0, L_0x600000213700;  1 drivers
o0x7fcf31864c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000098630_0 name=_ivl_8
v0x6000000986c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000098750_0 .net "dffOut", 0 0, v0x600000098000_0;  1 drivers
v0x6000000987e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002135c0 .functor MUXZ 1, v0x600000098000_0, L_0x6000002154a0, L_0x6000002fd680, C4<>;
L_0x600000213660 .functor MUXZ 1, o0x7fcf31864c28, L_0x6000002135c0, L_0x6000002fe080, C4<>;
L_0x600000213700 .functor MUXZ 1, v0x600000098000_0, L_0x6000002154a0, L_0x6000002fd680, C4<>;
L_0x6000002137a0 .functor MUXZ 1, o0x7fcf31864c88, L_0x600000213700, L_0x6000002fea80, C4<>;
S_0x7fcf32a1dff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1e320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000802d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000080120_0 .net "d", 0 0, L_0x6000002154a0;  alias, 1 drivers
v0x6000000801b0_0 .net "q", 0 0, v0x600000098000_0;  alias, 1 drivers
v0x600000080000_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000098000_0 .var "state", 0 0;
v0x600000098090_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1dbb0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000098bd0_0 .net8 "Bitline1", 0 0, p0x7fcf31864fb8;  1 drivers, strength-aware
v0x600000098c60_0 .net8 "Bitline2", 0 0, p0x7fcf31864fe8;  1 drivers, strength-aware
v0x600000098cf0_0 .net "D", 0 0, L_0x600000215540;  1 drivers
v0x600000098d80_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000098e10_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x600000098ea0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000098f30_0 .net *"_ivl_0", 0 0, L_0x600000213840;  1 drivers
o0x7fcf31865048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000098fc0_0 name=_ivl_2
v0x600000099050_0 .net *"_ivl_6", 0 0, L_0x600000213980;  1 drivers
o0x7fcf318650a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000990e0_0 name=_ivl_8
v0x600000099170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000099200_0 .net "dffOut", 0 0, v0x600000098ab0_0;  1 drivers
v0x600000099290_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000213840 .functor MUXZ 1, v0x600000098ab0_0, L_0x600000215540, L_0x6000002fd680, C4<>;
L_0x6000002138e0 .functor MUXZ 1, o0x7fcf31865048, L_0x600000213840, L_0x6000002fe080, C4<>;
L_0x600000213980 .functor MUXZ 1, v0x600000098ab0_0, L_0x600000215540, L_0x6000002fd680, C4<>;
L_0x600000213a20 .functor MUXZ 1, o0x7fcf318650a8, L_0x600000213980, L_0x6000002fea80, C4<>;
S_0x7fcf32a1d880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000098870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000098900_0 .net "d", 0 0, L_0x600000215540;  alias, 1 drivers
v0x600000098990_0 .net "q", 0 0, v0x600000098ab0_0;  alias, 1 drivers
v0x600000098a20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000098ab0_0 .var "state", 0 0;
v0x600000098b40_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1d440 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000099680_0 .net8 "Bitline1", 0 0, p0x7fcf318653d8;  1 drivers, strength-aware
v0x600000099710_0 .net8 "Bitline2", 0 0, p0x7fcf31865408;  1 drivers, strength-aware
v0x6000000997a0_0 .net "D", 0 0, L_0x6000002155e0;  1 drivers
v0x600000099830_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x6000000998c0_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x600000099950_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x6000000999e0_0 .net *"_ivl_0", 0 0, L_0x600000213ac0;  1 drivers
o0x7fcf31865468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000099a70_0 name=_ivl_2
v0x600000099b00_0 .net *"_ivl_6", 0 0, L_0x600000213c00;  1 drivers
o0x7fcf318654c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000099b90_0 name=_ivl_8
v0x600000099c20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000099cb0_0 .net "dffOut", 0 0, v0x600000099560_0;  1 drivers
v0x600000099d40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000213ac0 .functor MUXZ 1, v0x600000099560_0, L_0x6000002155e0, L_0x6000002fd680, C4<>;
L_0x600000213b60 .functor MUXZ 1, o0x7fcf31865468, L_0x600000213ac0, L_0x6000002fe080, C4<>;
L_0x600000213c00 .functor MUXZ 1, v0x600000099560_0, L_0x6000002155e0, L_0x6000002fd680, C4<>;
L_0x600000213ca0 .functor MUXZ 1, o0x7fcf318654c8, L_0x600000213c00, L_0x6000002fea80, C4<>;
S_0x7fcf32a1d110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000099320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000993b0_0 .net "d", 0 0, L_0x6000002155e0;  alias, 1 drivers
v0x600000099440_0 .net "q", 0 0, v0x600000099560_0;  alias, 1 drivers
v0x6000000994d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000099560_0 .var "state", 0 0;
v0x6000000995f0_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1ccd0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009a130_0 .net8 "Bitline1", 0 0, p0x7fcf318657f8;  1 drivers, strength-aware
v0x60000009a1c0_0 .net8 "Bitline2", 0 0, p0x7fcf31865828;  1 drivers, strength-aware
v0x60000009a250_0 .net "D", 0 0, L_0x600000215680;  1 drivers
v0x60000009a2e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000009a370_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000009a400_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000009a490_0 .net *"_ivl_0", 0 0, L_0x600000213d40;  1 drivers
o0x7fcf31865888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009a520_0 name=_ivl_2
v0x60000009a5b0_0 .net *"_ivl_6", 0 0, L_0x600000213e80;  1 drivers
o0x7fcf318658e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009a640_0 name=_ivl_8
v0x60000009a6d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009a760_0 .net "dffOut", 0 0, v0x60000009a010_0;  1 drivers
v0x60000009a7f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000213d40 .functor MUXZ 1, v0x60000009a010_0, L_0x600000215680, L_0x6000002fd680, C4<>;
L_0x600000213de0 .functor MUXZ 1, o0x7fcf31865888, L_0x600000213d40, L_0x6000002fe080, C4<>;
L_0x600000213e80 .functor MUXZ 1, v0x60000009a010_0, L_0x600000215680, L_0x6000002fd680, C4<>;
L_0x600000213f20 .functor MUXZ 1, o0x7fcf318658e8, L_0x600000213e80, L_0x6000002fea80, C4<>;
S_0x7fcf32a1c9a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1ccd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000099dd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000099e60_0 .net "d", 0 0, L_0x600000215680;  alias, 1 drivers
v0x600000099ef0_0 .net "q", 0 0, v0x60000009a010_0;  alias, 1 drivers
v0x600000099f80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009a010_0 .var "state", 0 0;
v0x60000009a0a0_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a1c230 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009abe0_0 .net8 "Bitline1", 0 0, p0x7fcf31865c18;  1 drivers, strength-aware
v0x60000009ac70_0 .net8 "Bitline2", 0 0, p0x7fcf31865c48;  1 drivers, strength-aware
v0x60000009ad00_0 .net "D", 0 0, L_0x600000215720;  1 drivers
v0x60000009ad90_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000009ae20_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000009aeb0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000009af40_0 .net *"_ivl_0", 0 0, L_0x600000214000;  1 drivers
o0x7fcf31865ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009afd0_0 name=_ivl_2
v0x60000009b060_0 .net *"_ivl_6", 0 0, L_0x600000214140;  1 drivers
o0x7fcf31865d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009b0f0_0 name=_ivl_8
v0x60000009b180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009b210_0 .net "dffOut", 0 0, v0x60000009aac0_0;  1 drivers
v0x60000009b2a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214000 .functor MUXZ 1, v0x60000009aac0_0, L_0x600000215720, L_0x6000002fd680, C4<>;
L_0x6000002140a0 .functor MUXZ 1, o0x7fcf31865ca8, L_0x600000214000, L_0x6000002fe080, C4<>;
L_0x600000214140 .functor MUXZ 1, v0x60000009aac0_0, L_0x600000215720, L_0x6000002fd680, C4<>;
L_0x6000002141e0 .functor MUXZ 1, o0x7fcf31865d08, L_0x600000214140, L_0x6000002fea80, C4<>;
S_0x7fcf32a320f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1c230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009a880_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009a910_0 .net "d", 0 0, L_0x600000215720;  alias, 1 drivers
v0x60000009a9a0_0 .net "q", 0 0, v0x60000009aac0_0;  alias, 1 drivers
v0x60000009aa30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009aac0_0 .var "state", 0 0;
v0x60000009ab50_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a29a00 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009b690_0 .net8 "Bitline1", 0 0, p0x7fcf31866038;  1 drivers, strength-aware
v0x60000009b720_0 .net8 "Bitline2", 0 0, p0x7fcf31866068;  1 drivers, strength-aware
v0x60000009b7b0_0 .net "D", 0 0, L_0x6000002157c0;  1 drivers
v0x60000009b840_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000009b8d0_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000009b960_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000009b9f0_0 .net *"_ivl_0", 0 0, L_0x600000214280;  1 drivers
o0x7fcf318660c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009ba80_0 name=_ivl_2
v0x60000009bb10_0 .net *"_ivl_6", 0 0, L_0x6000002143c0;  1 drivers
o0x7fcf31866128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009bba0_0 name=_ivl_8
v0x60000009bc30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009bcc0_0 .net "dffOut", 0 0, v0x60000009b570_0;  1 drivers
v0x60000009bd50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214280 .functor MUXZ 1, v0x60000009b570_0, L_0x6000002157c0, L_0x6000002fd680, C4<>;
L_0x600000214320 .functor MUXZ 1, o0x7fcf318660c8, L_0x600000214280, L_0x6000002fe080, C4<>;
L_0x6000002143c0 .functor MUXZ 1, v0x60000009b570_0, L_0x6000002157c0, L_0x6000002fd680, C4<>;
L_0x600000214460 .functor MUXZ 1, o0x7fcf31866128, L_0x6000002143c0, L_0x6000002fea80, C4<>;
S_0x7fcf32a43640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a29a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009b330_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009b3c0_0 .net "d", 0 0, L_0x6000002157c0;  alias, 1 drivers
v0x60000009b450_0 .net "q", 0 0, v0x60000009b570_0;  alias, 1 drivers
v0x60000009b4e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009b570_0 .var "state", 0 0;
v0x60000009b600_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a3af50 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009c1b0_0 .net8 "Bitline1", 0 0, p0x7fcf31866458;  1 drivers, strength-aware
v0x60000009c240_0 .net8 "Bitline2", 0 0, p0x7fcf31866488;  1 drivers, strength-aware
v0x60000009c2d0_0 .net "D", 0 0, L_0x600000215860;  1 drivers
v0x60000009c360_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000009c3f0_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000009c480_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000009c510_0 .net *"_ivl_0", 0 0, L_0x600000214500;  1 drivers
o0x7fcf318664e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009c5a0_0 name=_ivl_2
v0x60000009c630_0 .net *"_ivl_6", 0 0, L_0x600000214640;  1 drivers
o0x7fcf31866548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009c6c0_0 name=_ivl_8
v0x60000009c750_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009c7e0_0 .net "dffOut", 0 0, v0x60000009c090_0;  1 drivers
v0x60000009c870_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214500 .functor MUXZ 1, v0x60000009c090_0, L_0x600000215860, L_0x6000002fd680, C4<>;
L_0x6000002145a0 .functor MUXZ 1, o0x7fcf318664e8, L_0x600000214500, L_0x6000002fe080, C4<>;
L_0x600000214640 .functor MUXZ 1, v0x60000009c090_0, L_0x600000215860, L_0x6000002fd680, C4<>;
L_0x6000002146e0 .functor MUXZ 1, o0x7fcf31866548, L_0x600000214640, L_0x6000002fea80, C4<>;
S_0x7fcf32a9a230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a3af50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009bde0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009be70_0 .net "d", 0 0, L_0x600000215860;  alias, 1 drivers
v0x60000009bf00_0 .net "q", 0 0, v0x60000009c090_0;  alias, 1 drivers
v0x60000009c000_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009c090_0 .var "state", 0 0;
v0x60000009c120_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a99f00 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009cc60_0 .net8 "Bitline1", 0 0, p0x7fcf31866878;  1 drivers, strength-aware
v0x60000009ccf0_0 .net8 "Bitline2", 0 0, p0x7fcf318668a8;  1 drivers, strength-aware
v0x60000009cd80_0 .net "D", 0 0, L_0x600000215900;  1 drivers
v0x60000009ce10_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000009cea0_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000009cf30_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000009cfc0_0 .net *"_ivl_0", 0 0, L_0x600000214780;  1 drivers
o0x7fcf31866908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009d050_0 name=_ivl_2
v0x60000009d0e0_0 .net *"_ivl_6", 0 0, L_0x6000002148c0;  1 drivers
o0x7fcf31866968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009d170_0 name=_ivl_8
v0x60000009d200_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009d290_0 .net "dffOut", 0 0, v0x60000009cb40_0;  1 drivers
v0x60000009d320_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214780 .functor MUXZ 1, v0x60000009cb40_0, L_0x600000215900, L_0x6000002fd680, C4<>;
L_0x600000214820 .functor MUXZ 1, o0x7fcf31866908, L_0x600000214780, L_0x6000002fe080, C4<>;
L_0x6000002148c0 .functor MUXZ 1, v0x60000009cb40_0, L_0x600000215900, L_0x6000002fd680, C4<>;
L_0x600000214960 .functor MUXZ 1, o0x7fcf31866968, L_0x6000002148c0, L_0x6000002fea80, C4<>;
S_0x7fcf32a99ac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a99f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009c900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009c990_0 .net "d", 0 0, L_0x600000215900;  alias, 1 drivers
v0x60000009ca20_0 .net "q", 0 0, v0x60000009cb40_0;  alias, 1 drivers
v0x60000009cab0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009cb40_0 .var "state", 0 0;
v0x60000009cbd0_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a99790 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009d710_0 .net8 "Bitline1", 0 0, p0x7fcf31866c98;  1 drivers, strength-aware
v0x60000009d7a0_0 .net8 "Bitline2", 0 0, p0x7fcf31866cc8;  1 drivers, strength-aware
v0x60000009d830_0 .net "D", 0 0, L_0x6000002159a0;  1 drivers
v0x60000009d8c0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000009d950_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000009d9e0_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000009da70_0 .net *"_ivl_0", 0 0, L_0x600000214a00;  1 drivers
o0x7fcf31866d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009db00_0 name=_ivl_2
v0x60000009db90_0 .net *"_ivl_6", 0 0, L_0x600000214b40;  1 drivers
o0x7fcf31866d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009dc20_0 name=_ivl_8
v0x60000009dcb0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009dd40_0 .net "dffOut", 0 0, v0x60000009d5f0_0;  1 drivers
v0x60000009ddd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214a00 .functor MUXZ 1, v0x60000009d5f0_0, L_0x6000002159a0, L_0x6000002fd680, C4<>;
L_0x600000214aa0 .functor MUXZ 1, o0x7fcf31866d28, L_0x600000214a00, L_0x6000002fe080, C4<>;
L_0x600000214b40 .functor MUXZ 1, v0x60000009d5f0_0, L_0x6000002159a0, L_0x6000002fd680, C4<>;
L_0x600000214be0 .functor MUXZ 1, o0x7fcf31866d88, L_0x600000214b40, L_0x6000002fea80, C4<>;
S_0x7fcf32a99350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a99790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009d3b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009d440_0 .net "d", 0 0, L_0x6000002159a0;  alias, 1 drivers
v0x60000009d4d0_0 .net "q", 0 0, v0x60000009d5f0_0;  alias, 1 drivers
v0x60000009d560_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009d5f0_0 .var "state", 0 0;
v0x60000009d680_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf32a99020 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000070b40_0 .net8 "Bitline1", 0 0, p0x7fcf318670b8;  1 drivers, strength-aware
v0x600000070bd0_0 .net8 "Bitline2", 0 0, p0x7fcf318670e8;  1 drivers, strength-aware
v0x600000070c60_0 .net "D", 0 0, L_0x600000215a40;  1 drivers
v0x600000070cf0_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x600000070d80_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x600000070e10_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x600000070ea0_0 .net *"_ivl_0", 0 0, L_0x600000214c80;  1 drivers
o0x7fcf31867148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070f30_0 name=_ivl_2
v0x600000070fc0_0 .net *"_ivl_6", 0 0, L_0x600000214dc0;  1 drivers
o0x7fcf318671a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001dcb40_0 name=_ivl_8
v0x6000001dc870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001dc510_0 .net "dffOut", 0 0, v0x600000070a20_0;  1 drivers
v0x60000008e010_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214c80 .functor MUXZ 1, v0x600000070a20_0, L_0x600000215a40, L_0x6000002fd680, C4<>;
L_0x600000214d20 .functor MUXZ 1, o0x7fcf31867148, L_0x600000214c80, L_0x6000002fe080, C4<>;
L_0x600000214dc0 .functor MUXZ 1, v0x600000070a20_0, L_0x600000215a40, L_0x6000002fd680, C4<>;
L_0x600000214e60 .functor MUXZ 1, o0x7fcf318671a8, L_0x600000214dc0, L_0x6000002fea80, C4<>;
S_0x7fcf32a98be0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a99020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009de60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009def0_0 .net "d", 0 0, L_0x600000215a40;  alias, 1 drivers
v0x60000009df80_0 .net "q", 0 0, v0x600000070a20_0;  alias, 1 drivers
v0x600000070480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000070a20_0 .var "state", 0 0;
v0x600000070ab0_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf31bfdac0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a6a970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000008cab0_0 .net8 "Bitline1", 0 0, p0x7fcf318674d8;  1 drivers, strength-aware
v0x60000008c750_0 .net8 "Bitline2", 0 0, p0x7fcf31867508;  1 drivers, strength-aware
v0x60000008c480_0 .net "D", 0 0, L_0x600000215ae0;  1 drivers
v0x60000008c120_0 .net "ReadEnable1", 0 0, L_0x6000002fe080;  alias, 1 drivers
v0x60000008e0a0_0 .net "ReadEnable2", 0 0, L_0x6000002fea80;  alias, 1 drivers
v0x60000008e130_0 .net "WriteEnable", 0 0, L_0x6000002fd680;  alias, 1 drivers
v0x60000008def0_0 .net *"_ivl_0", 0 0, L_0x600000214f00;  1 drivers
o0x7fcf31867568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008df80_0 name=_ivl_2
v0x60000008ddd0_0 .net *"_ivl_6", 0 0, L_0x600000215040;  1 drivers
o0x7fcf318675c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008de60_0 name=_ivl_8
v0x60000008dc20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008dcb0_0 .net "dffOut", 0 0, v0x60000008d0e0_0;  1 drivers
v0x60000008da70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000214f00 .functor MUXZ 1, v0x60000008d0e0_0, L_0x600000215ae0, L_0x6000002fd680, C4<>;
L_0x600000214fa0 .functor MUXZ 1, o0x7fcf31867568, L_0x600000214f00, L_0x6000002fe080, C4<>;
L_0x600000215040 .functor MUXZ 1, v0x60000008d0e0_0, L_0x600000215ae0, L_0x6000002fd680, C4<>;
L_0x6000002150e0 .functor MUXZ 1, o0x7fcf318675c8, L_0x600000215040, L_0x6000002fea80, C4<>;
S_0x7fcf31be66c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bfdac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000008dd40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008d9e0_0 .net "d", 0 0, L_0x600000215ae0;  alias, 1 drivers
v0x60000008d710_0 .net "q", 0 0, v0x60000008d0e0_0;  alias, 1 drivers
v0x60000008d3b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000008d0e0_0 .var "state", 0 0;
v0x60000008cd80_0 .net "wen", 0 0, L_0x6000002fd680;  alias, 1 drivers
S_0x7fcf31be5070 .scope module, "regArray[8]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000097330_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000000973c0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000097450_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000000974e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  1 drivers
v0x600000097570_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  1 drivers
v0x600000097600_0 .net "WriteReg", 0 0, L_0x6000002fd720;  1 drivers
v0x600000097690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000097720_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e83c0 .part v0x600000339050_0, 0, 1;
L_0x6000002e8460 .part v0x600000339050_0, 1, 1;
L_0x6000002e8500 .part v0x600000339050_0, 2, 1;
L_0x6000002e85a0 .part v0x600000339050_0, 3, 1;
L_0x6000002e8640 .part v0x600000339050_0, 4, 1;
L_0x6000002e86e0 .part v0x600000339050_0, 5, 1;
L_0x6000002e8780 .part v0x600000339050_0, 6, 1;
L_0x6000002e8820 .part v0x600000339050_0, 7, 1;
L_0x6000002e88c0 .part v0x600000339050_0, 8, 1;
L_0x6000002e8960 .part v0x600000339050_0, 9, 1;
L_0x6000002e8a00 .part v0x600000339050_0, 10, 1;
L_0x6000002e8aa0 .part v0x600000339050_0, 11, 1;
L_0x6000002e8b40 .part v0x600000339050_0, 12, 1;
L_0x6000002e8be0 .part v0x600000339050_0, 13, 1;
L_0x6000002e8c80 .part v0x600000339050_0, 14, 1;
L_0x6000002e8d20 .part v0x600000339050_0, 15, 1;
p0x7fcf31867aa8 .port I0x600003307160, L_0x600000215c20;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31867aa8;
p0x7fcf31867f28 .port I0x600003307160, L_0x600000215ea0;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31867f28;
p0x7fcf31868348 .port I0x600003307160, L_0x600000216120;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31868348;
p0x7fcf31868768 .port I0x600003307160, L_0x6000002163a0;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31868768;
p0x7fcf31868b88 .port I0x600003307160, L_0x600000216620;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf31868b88;
p0x7fcf31868fa8 .port I0x600003307160, L_0x6000002168a0;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31868fa8;
p0x7fcf318693c8 .port I0x600003307160, L_0x600000216b20;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf318693c8;
p0x7fcf318697e8 .port I0x600003307160, L_0x600000216da0;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf318697e8;
p0x7fcf31869c08 .port I0x600003307160, L_0x600000217020;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31869c08;
p0x7fcf3186a028 .port I0x600003307160, L_0x6000002172a0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186a028;
p0x7fcf3186a448 .port I0x600003307160, L_0x600000217520;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186a448;
p0x7fcf3186a868 .port I0x600003307160, L_0x6000002177a0;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186a868;
p0x7fcf3186ac88 .port I0x600003307160, L_0x600000217a20;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186ac88;
p0x7fcf3186b0a8 .port I0x600003307160, L_0x600000217ca0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186b0a8;
p0x7fcf3186b4c8 .port I0x600003307160, L_0x600000217f20;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186b4c8;
p0x7fcf3186b8e8 .port I0x600003307160, L_0x6000002e81e0;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186b8e8;
p0x7fcf31867ad8 .port I0x600003315fe0, L_0x600000215d60;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31867ad8;
p0x7fcf31867f58 .port I0x600003315fe0, L_0x600000215fe0;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31867f58;
p0x7fcf31868378 .port I0x600003315fe0, L_0x600000216260;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31868378;
p0x7fcf31868798 .port I0x600003315fe0, L_0x6000002164e0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31868798;
p0x7fcf31868bb8 .port I0x600003315fe0, L_0x600000216760;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31868bb8;
p0x7fcf31868fd8 .port I0x600003315fe0, L_0x6000002169e0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31868fd8;
p0x7fcf318693f8 .port I0x600003315fe0, L_0x600000216c60;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318693f8;
p0x7fcf31869818 .port I0x600003315fe0, L_0x600000216ee0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31869818;
p0x7fcf31869c38 .port I0x600003315fe0, L_0x600000217160;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31869c38;
p0x7fcf3186a058 .port I0x600003315fe0, L_0x6000002173e0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186a058;
p0x7fcf3186a478 .port I0x600003315fe0, L_0x600000217660;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186a478;
p0x7fcf3186a898 .port I0x600003315fe0, L_0x6000002178e0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186a898;
p0x7fcf3186acb8 .port I0x600003315fe0, L_0x600000217b60;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186acb8;
p0x7fcf3186b0d8 .port I0x600003315fe0, L_0x600000217de0;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186b0d8;
p0x7fcf3186b4f8 .port I0x600003315fe0, L_0x6000002e80a0;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186b4f8;
p0x7fcf3186b918 .port I0x600003315fe0, L_0x6000002e8320;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186b918;
S_0x7fcf31be4900 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000008d050_0 .net8 "Bitline1", 0 0, p0x7fcf31867aa8;  1 drivers, strength-aware
v0x60000008ce10_0 .net8 "Bitline2", 0 0, p0x7fcf31867ad8;  1 drivers, strength-aware
v0x60000008cea0_0 .net "D", 0 0, L_0x6000002e83c0;  1 drivers
v0x60000008cc60_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x60000008ccf0_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x60000008cb40_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x60000008cbd0_0 .net *"_ivl_0", 0 0, L_0x600000215b80;  1 drivers
o0x7fcf31867b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008c990_0 name=_ivl_2
v0x60000008ca20_0 .net *"_ivl_6", 0 0, L_0x600000215cc0;  1 drivers
o0x7fcf31867bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008c7e0_0 name=_ivl_8
v0x60000008c870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008c630_0 .net "dffOut", 0 0, v0x60000008d200_0;  1 drivers
v0x60000008c6c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000215b80 .functor MUXZ 1, v0x60000008d200_0, L_0x6000002e83c0, L_0x6000002fd720, C4<>;
L_0x600000215c20 .functor MUXZ 1, o0x7fcf31867b98, L_0x600000215b80, L_0x6000002fe120, C4<>;
L_0x600000215cc0 .functor MUXZ 1, v0x60000008d200_0, L_0x6000002e83c0, L_0x6000002fd720, C4<>;
L_0x600000215d60 .functor MUXZ 1, o0x7fcf31867bf8, L_0x600000215cc0, L_0x6000002feb20, C4<>;
S_0x7fcf31be4190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be4900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000008d4d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008d290_0 .net "d", 0 0, L_0x6000002e83c0;  alias, 1 drivers
v0x60000008d320_0 .net "q", 0 0, v0x60000008d200_0;  alias, 1 drivers
v0x60000008d170_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000008d200_0 .var "state", 0 0;
v0x60000008cfc0_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31be3a20 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000008c000_0 .net8 "Bitline1", 0 0, p0x7fcf31867f28;  1 drivers, strength-aware
v0x60000008c090_0 .net8 "Bitline2", 0 0, p0x7fcf31867f58;  1 drivers, strength-aware
v0x60000008e250_0 .net "D", 0 0, L_0x6000002e8460;  1 drivers
v0x60000008e2e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x60000008e370_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x60000008e400_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x60000008e490_0 .net *"_ivl_0", 0 0, L_0x600000215e00;  1 drivers
o0x7fcf31867fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008e520_0 name=_ivl_2
v0x60000008e5b0_0 .net *"_ivl_6", 0 0, L_0x600000215f40;  1 drivers
o0x7fcf31868018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008e640_0 name=_ivl_8
v0x60000008e6d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008e760_0 .net "dffOut", 0 0, v0x60000008c1b0_0;  1 drivers
v0x60000008e7f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000215e00 .functor MUXZ 1, v0x60000008c1b0_0, L_0x6000002e8460, L_0x6000002fd720, C4<>;
L_0x600000215ea0 .functor MUXZ 1, o0x7fcf31867fb8, L_0x600000215e00, L_0x6000002fe120, C4<>;
L_0x600000215f40 .functor MUXZ 1, v0x60000008c1b0_0, L_0x6000002e8460, L_0x6000002fd720, C4<>;
L_0x600000215fe0 .functor MUXZ 1, o0x7fcf31868018, L_0x600000215f40, L_0x6000002feb20, C4<>;
S_0x7fcf31be32b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be3a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000008c510_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008c5a0_0 .net "d", 0 0, L_0x6000002e8460;  alias, 1 drivers
v0x60000008c360_0 .net "q", 0 0, v0x60000008c1b0_0;  alias, 1 drivers
v0x60000008c3f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000008c1b0_0 .var "state", 0 0;
v0x60000008c240_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31be2b40 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000008ebe0_0 .net8 "Bitline1", 0 0, p0x7fcf31868348;  1 drivers, strength-aware
v0x60000008ec70_0 .net8 "Bitline2", 0 0, p0x7fcf31868378;  1 drivers, strength-aware
v0x60000008ed00_0 .net "D", 0 0, L_0x6000002e8500;  1 drivers
v0x60000008ed90_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x60000008ee20_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x60000008eeb0_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x60000008ef40_0 .net *"_ivl_0", 0 0, L_0x600000216080;  1 drivers
o0x7fcf318683d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008efd0_0 name=_ivl_2
v0x60000008f060_0 .net *"_ivl_6", 0 0, L_0x6000002161c0;  1 drivers
o0x7fcf31868438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008f0f0_0 name=_ivl_8
v0x60000008f180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008f210_0 .net "dffOut", 0 0, v0x60000008eac0_0;  1 drivers
v0x60000008f2a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216080 .functor MUXZ 1, v0x60000008eac0_0, L_0x6000002e8500, L_0x6000002fd720, C4<>;
L_0x600000216120 .functor MUXZ 1, o0x7fcf318683d8, L_0x600000216080, L_0x6000002fe120, C4<>;
L_0x6000002161c0 .functor MUXZ 1, v0x60000008eac0_0, L_0x6000002e8500, L_0x6000002fd720, C4<>;
L_0x600000216260 .functor MUXZ 1, o0x7fcf31868438, L_0x6000002161c0, L_0x6000002feb20, C4<>;
S_0x7fcf31be23d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be2b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000008e880_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008e910_0 .net "d", 0 0, L_0x6000002e8500;  alias, 1 drivers
v0x60000008e9a0_0 .net "q", 0 0, v0x60000008eac0_0;  alias, 1 drivers
v0x60000008ea30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000008eac0_0 .var "state", 0 0;
v0x60000008eb50_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31be1c60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000008f690_0 .net8 "Bitline1", 0 0, p0x7fcf31868768;  1 drivers, strength-aware
v0x60000008f720_0 .net8 "Bitline2", 0 0, p0x7fcf31868798;  1 drivers, strength-aware
v0x60000008f7b0_0 .net "D", 0 0, L_0x6000002e85a0;  1 drivers
v0x60000008f840_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x60000008f8d0_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x60000008f960_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x60000008f9f0_0 .net *"_ivl_0", 0 0, L_0x600000216300;  1 drivers
o0x7fcf318687f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008fa80_0 name=_ivl_2
v0x60000008fb10_0 .net *"_ivl_6", 0 0, L_0x600000216440;  1 drivers
o0x7fcf31868858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000008fba0_0 name=_ivl_8
v0x60000008fc30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008fcc0_0 .net "dffOut", 0 0, v0x60000008f570_0;  1 drivers
v0x60000008fd50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216300 .functor MUXZ 1, v0x60000008f570_0, L_0x6000002e85a0, L_0x6000002fd720, C4<>;
L_0x6000002163a0 .functor MUXZ 1, o0x7fcf318687f8, L_0x600000216300, L_0x6000002fe120, C4<>;
L_0x600000216440 .functor MUXZ 1, v0x60000008f570_0, L_0x6000002e85a0, L_0x6000002fd720, C4<>;
L_0x6000002164e0 .functor MUXZ 1, o0x7fcf31868858, L_0x600000216440, L_0x6000002feb20, C4<>;
S_0x7fcf31be14f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be1c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000008f330_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008f3c0_0 .net "d", 0 0, L_0x6000002e85a0;  alias, 1 drivers
v0x60000008f450_0 .net "q", 0 0, v0x60000008f570_0;  alias, 1 drivers
v0x60000008f4e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000008f570_0 .var "state", 0 0;
v0x60000008f600_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31be0d80 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf31868b88;  1 drivers, strength-aware
v0x60000004f570_0 .net8 "Bitline2", 0 0, p0x7fcf31868bb8;  1 drivers, strength-aware
v0x60000004f2a0_0 .net "D", 0 0, L_0x6000002e8640;  1 drivers
v0x60000004ef40_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x60000004ec70_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x60000004e910_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x60000004e640_0 .net *"_ivl_0", 0 0, L_0x600000216580;  1 drivers
o0x7fcf31868c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004e2e0_0 name=_ivl_2
v0x60000004e010_0 .net *"_ivl_6", 0 0, L_0x6000002166c0;  1 drivers
o0x7fcf31868c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004dcb0_0 name=_ivl_8
v0x60000004d9e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000004d680_0 .net "dffOut", 0 0, v0x600000090090_0;  1 drivers
v0x60000004d3b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216580 .functor MUXZ 1, v0x600000090090_0, L_0x6000002e8640, L_0x6000002fd720, C4<>;
L_0x600000216620 .functor MUXZ 1, o0x7fcf31868c18, L_0x600000216580, L_0x6000002fe120, C4<>;
L_0x6000002166c0 .functor MUXZ 1, v0x600000090090_0, L_0x6000002e8640, L_0x6000002fd720, C4<>;
L_0x600000216760 .functor MUXZ 1, o0x7fcf31868c78, L_0x6000002166c0, L_0x6000002feb20, C4<>;
S_0x7fcf31be0610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be0d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000008fde0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000008fe70_0 .net "d", 0 0, L_0x6000002e8640;  alias, 1 drivers
v0x60000008ff00_0 .net "q", 0 0, v0x600000090090_0;  alias, 1 drivers
v0x600000090000_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000090090_0 .var "state", 0 0;
v0x600000090120_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf32b231c0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004f840_0 .net8 "Bitline1", 0 0, p0x7fcf31868fa8;  1 drivers, strength-aware
v0x60000004f8d0_0 .net8 "Bitline2", 0 0, p0x7fcf31868fd8;  1 drivers, strength-aware
v0x6000000901b0_0 .net "D", 0 0, L_0x6000002e86e0;  1 drivers
v0x600000090240_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x6000000902d0_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000090360_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x6000000903f0_0 .net *"_ivl_0", 0 0, L_0x600000216800;  1 drivers
o0x7fcf31869038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000090480_0 name=_ivl_2
v0x600000090510_0 .net *"_ivl_6", 0 0, L_0x600000216940;  1 drivers
o0x7fcf31869098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000905a0_0 name=_ivl_8
v0x600000090630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000906c0_0 .net "dffOut", 0 0, v0x60000004c3f0_0;  1 drivers
v0x600000090750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216800 .functor MUXZ 1, v0x60000004c3f0_0, L_0x6000002e86e0, L_0x6000002fd720, C4<>;
L_0x6000002168a0 .functor MUXZ 1, o0x7fcf31869038, L_0x600000216800, L_0x6000002fe120, C4<>;
L_0x600000216940 .functor MUXZ 1, v0x60000004c3f0_0, L_0x6000002e86e0, L_0x6000002fd720, C4<>;
L_0x6000002169e0 .functor MUXZ 1, o0x7fcf31869098, L_0x600000216940, L_0x6000002feb20, C4<>;
S_0x7fcf32b22a50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b231c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004d050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000004cd80_0 .net "d", 0 0, L_0x6000002e86e0;  alias, 1 drivers
v0x60000004ca20_0 .net "q", 0 0, v0x60000004c3f0_0;  alias, 1 drivers
v0x60000004c750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000004c3f0_0 .var "state", 0 0;
v0x60000004c120_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bdfea0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000090b40_0 .net8 "Bitline1", 0 0, p0x7fcf318693c8;  1 drivers, strength-aware
v0x600000090bd0_0 .net8 "Bitline2", 0 0, p0x7fcf318693f8;  1 drivers, strength-aware
v0x600000090c60_0 .net "D", 0 0, L_0x6000002e8780;  1 drivers
v0x600000090cf0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000090d80_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000090e10_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000090ea0_0 .net *"_ivl_0", 0 0, L_0x600000216a80;  1 drivers
o0x7fcf31869458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000090f30_0 name=_ivl_2
v0x600000090fc0_0 .net *"_ivl_6", 0 0, L_0x600000216bc0;  1 drivers
o0x7fcf318694b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000091050_0 name=_ivl_8
v0x6000000910e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000091170_0 .net "dffOut", 0 0, v0x600000090a20_0;  1 drivers
v0x600000091200_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216a80 .functor MUXZ 1, v0x600000090a20_0, L_0x6000002e8780, L_0x6000002fd720, C4<>;
L_0x600000216b20 .functor MUXZ 1, o0x7fcf31869458, L_0x600000216a80, L_0x6000002fe120, C4<>;
L_0x600000216bc0 .functor MUXZ 1, v0x600000090a20_0, L_0x6000002e8780, L_0x6000002fd720, C4<>;
L_0x600000216c60 .functor MUXZ 1, o0x7fcf318694b8, L_0x600000216bc0, L_0x6000002feb20, C4<>;
S_0x7fcf31bdf730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bdfea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000907e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000090870_0 .net "d", 0 0, L_0x6000002e8780;  alias, 1 drivers
v0x600000090900_0 .net "q", 0 0, v0x600000090a20_0;  alias, 1 drivers
v0x600000090990_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000090a20_0 .var "state", 0 0;
v0x600000090ab0_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bdefc0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000915f0_0 .net8 "Bitline1", 0 0, p0x7fcf318697e8;  1 drivers, strength-aware
v0x600000091680_0 .net8 "Bitline2", 0 0, p0x7fcf31869818;  1 drivers, strength-aware
v0x600000091710_0 .net "D", 0 0, L_0x6000002e8820;  1 drivers
v0x6000000917a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000091830_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x6000000918c0_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000091950_0 .net *"_ivl_0", 0 0, L_0x600000216d00;  1 drivers
o0x7fcf31869878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000919e0_0 name=_ivl_2
v0x600000091a70_0 .net *"_ivl_6", 0 0, L_0x600000216e40;  1 drivers
o0x7fcf318698d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000091b00_0 name=_ivl_8
v0x600000091b90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000091c20_0 .net "dffOut", 0 0, v0x6000000914d0_0;  1 drivers
v0x600000091cb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216d00 .functor MUXZ 1, v0x6000000914d0_0, L_0x6000002e8820, L_0x6000002fd720, C4<>;
L_0x600000216da0 .functor MUXZ 1, o0x7fcf31869878, L_0x600000216d00, L_0x6000002fe120, C4<>;
L_0x600000216e40 .functor MUXZ 1, v0x6000000914d0_0, L_0x6000002e8820, L_0x6000002fd720, C4<>;
L_0x600000216ee0 .functor MUXZ 1, o0x7fcf318698d8, L_0x600000216e40, L_0x6000002feb20, C4<>;
S_0x7fcf31bde850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bdefc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000091290_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000091320_0 .net "d", 0 0, L_0x6000002e8820;  alias, 1 drivers
v0x6000000913b0_0 .net "q", 0 0, v0x6000000914d0_0;  alias, 1 drivers
v0x600000091440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000914d0_0 .var "state", 0 0;
v0x600000091560_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bde0e0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000920a0_0 .net8 "Bitline1", 0 0, p0x7fcf31869c08;  1 drivers, strength-aware
v0x600000092130_0 .net8 "Bitline2", 0 0, p0x7fcf31869c38;  1 drivers, strength-aware
v0x6000000921c0_0 .net "D", 0 0, L_0x6000002e88c0;  1 drivers
v0x600000092250_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x6000000922e0_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000092370_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000092400_0 .net *"_ivl_0", 0 0, L_0x600000216f80;  1 drivers
o0x7fcf31869c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000092490_0 name=_ivl_2
v0x600000092520_0 .net *"_ivl_6", 0 0, L_0x6000002170c0;  1 drivers
o0x7fcf31869cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000925b0_0 name=_ivl_8
v0x600000092640_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000926d0_0 .net "dffOut", 0 0, v0x600000091f80_0;  1 drivers
v0x600000092760_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000216f80 .functor MUXZ 1, v0x600000091f80_0, L_0x6000002e88c0, L_0x6000002fd720, C4<>;
L_0x600000217020 .functor MUXZ 1, o0x7fcf31869c98, L_0x600000216f80, L_0x6000002fe120, C4<>;
L_0x6000002170c0 .functor MUXZ 1, v0x600000091f80_0, L_0x6000002e88c0, L_0x6000002fd720, C4<>;
L_0x600000217160 .functor MUXZ 1, o0x7fcf31869cf8, L_0x6000002170c0, L_0x6000002feb20, C4<>;
S_0x7fcf31bdd970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bde0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000091d40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000091dd0_0 .net "d", 0 0, L_0x6000002e88c0;  alias, 1 drivers
v0x600000091e60_0 .net "q", 0 0, v0x600000091f80_0;  alias, 1 drivers
v0x600000091ef0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000091f80_0 .var "state", 0 0;
v0x600000092010_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bdca90 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000092b50_0 .net8 "Bitline1", 0 0, p0x7fcf3186a028;  1 drivers, strength-aware
v0x600000092be0_0 .net8 "Bitline2", 0 0, p0x7fcf3186a058;  1 drivers, strength-aware
v0x600000092c70_0 .net "D", 0 0, L_0x6000002e8960;  1 drivers
v0x600000092d00_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000092d90_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000092e20_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000092eb0_0 .net *"_ivl_0", 0 0, L_0x600000217200;  1 drivers
o0x7fcf3186a0b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000092f40_0 name=_ivl_2
v0x600000092fd0_0 .net *"_ivl_6", 0 0, L_0x600000217340;  1 drivers
o0x7fcf3186a118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000093060_0 name=_ivl_8
v0x6000000930f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000093180_0 .net "dffOut", 0 0, v0x600000092a30_0;  1 drivers
v0x600000093210_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000217200 .functor MUXZ 1, v0x600000092a30_0, L_0x6000002e8960, L_0x6000002fd720, C4<>;
L_0x6000002172a0 .functor MUXZ 1, o0x7fcf3186a0b8, L_0x600000217200, L_0x6000002fe120, C4<>;
L_0x600000217340 .functor MUXZ 1, v0x600000092a30_0, L_0x6000002e8960, L_0x6000002fd720, C4<>;
L_0x6000002173e0 .functor MUXZ 1, o0x7fcf3186a118, L_0x600000217340, L_0x6000002feb20, C4<>;
S_0x7fcf31bdc320 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bdca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000927f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000092880_0 .net "d", 0 0, L_0x6000002e8960;  alias, 1 drivers
v0x600000092910_0 .net "q", 0 0, v0x600000092a30_0;  alias, 1 drivers
v0x6000000929a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000092a30_0 .var "state", 0 0;
v0x600000092ac0_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bdb660 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000093600_0 .net8 "Bitline1", 0 0, p0x7fcf3186a448;  1 drivers, strength-aware
v0x600000093690_0 .net8 "Bitline2", 0 0, p0x7fcf3186a478;  1 drivers, strength-aware
v0x600000093720_0 .net "D", 0 0, L_0x6000002e8a00;  1 drivers
v0x6000000937b0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000093840_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x6000000938d0_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000093960_0 .net *"_ivl_0", 0 0, L_0x600000217480;  1 drivers
o0x7fcf3186a4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000939f0_0 name=_ivl_2
v0x600000093a80_0 .net *"_ivl_6", 0 0, L_0x6000002175c0;  1 drivers
o0x7fcf3186a538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000093b10_0 name=_ivl_8
v0x600000093ba0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000093c30_0 .net "dffOut", 0 0, v0x6000000934e0_0;  1 drivers
v0x600000093cc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000217480 .functor MUXZ 1, v0x6000000934e0_0, L_0x6000002e8a00, L_0x6000002fd720, C4<>;
L_0x600000217520 .functor MUXZ 1, o0x7fcf3186a4d8, L_0x600000217480, L_0x6000002fe120, C4<>;
L_0x6000002175c0 .functor MUXZ 1, v0x6000000934e0_0, L_0x6000002e8a00, L_0x6000002fd720, C4<>;
L_0x600000217660 .functor MUXZ 1, o0x7fcf3186a538, L_0x6000002175c0, L_0x6000002feb20, C4<>;
S_0x7fcf31bdaef0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bdb660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000932a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000093330_0 .net "d", 0 0, L_0x6000002e8a00;  alias, 1 drivers
v0x6000000933c0_0 .net "q", 0 0, v0x6000000934e0_0;  alias, 1 drivers
v0x600000093450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000934e0_0 .var "state", 0 0;
v0x600000093570_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bda780 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000094120_0 .net8 "Bitline1", 0 0, p0x7fcf3186a868;  1 drivers, strength-aware
v0x6000000941b0_0 .net8 "Bitline2", 0 0, p0x7fcf3186a898;  1 drivers, strength-aware
v0x600000094240_0 .net "D", 0 0, L_0x6000002e8aa0;  1 drivers
v0x6000000942d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000094360_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x6000000943f0_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000094480_0 .net *"_ivl_0", 0 0, L_0x600000217700;  1 drivers
o0x7fcf3186a8f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000094510_0 name=_ivl_2
v0x6000000945a0_0 .net *"_ivl_6", 0 0, L_0x600000217840;  1 drivers
o0x7fcf3186a958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000094630_0 name=_ivl_8
v0x6000000946c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000094750_0 .net "dffOut", 0 0, v0x600000094000_0;  1 drivers
v0x6000000947e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000217700 .functor MUXZ 1, v0x600000094000_0, L_0x6000002e8aa0, L_0x6000002fd720, C4<>;
L_0x6000002177a0 .functor MUXZ 1, o0x7fcf3186a8f8, L_0x600000217700, L_0x6000002fe120, C4<>;
L_0x600000217840 .functor MUXZ 1, v0x600000094000_0, L_0x6000002e8aa0, L_0x6000002fd720, C4<>;
L_0x6000002178e0 .functor MUXZ 1, o0x7fcf3186a958, L_0x600000217840, L_0x6000002feb20, C4<>;
S_0x7fcf31bda010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bda780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000093d50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000093de0_0 .net "d", 0 0, L_0x6000002e8aa0;  alias, 1 drivers
v0x600000093e70_0 .net "q", 0 0, v0x600000094000_0;  alias, 1 drivers
v0x600000093f00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000094000_0 .var "state", 0 0;
v0x600000094090_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bd98a0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000094bd0_0 .net8 "Bitline1", 0 0, p0x7fcf3186ac88;  1 drivers, strength-aware
v0x600000094c60_0 .net8 "Bitline2", 0 0, p0x7fcf3186acb8;  1 drivers, strength-aware
v0x600000094cf0_0 .net "D", 0 0, L_0x6000002e8b40;  1 drivers
v0x600000094d80_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000094e10_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000094ea0_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000094f30_0 .net *"_ivl_0", 0 0, L_0x600000217980;  1 drivers
o0x7fcf3186ad18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000094fc0_0 name=_ivl_2
v0x600000095050_0 .net *"_ivl_6", 0 0, L_0x600000217ac0;  1 drivers
o0x7fcf3186ad78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000950e0_0 name=_ivl_8
v0x600000095170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000095200_0 .net "dffOut", 0 0, v0x600000094ab0_0;  1 drivers
v0x600000095290_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000217980 .functor MUXZ 1, v0x600000094ab0_0, L_0x6000002e8b40, L_0x6000002fd720, C4<>;
L_0x600000217a20 .functor MUXZ 1, o0x7fcf3186ad18, L_0x600000217980, L_0x6000002fe120, C4<>;
L_0x600000217ac0 .functor MUXZ 1, v0x600000094ab0_0, L_0x6000002e8b40, L_0x6000002fd720, C4<>;
L_0x600000217b60 .functor MUXZ 1, o0x7fcf3186ad78, L_0x600000217ac0, L_0x6000002feb20, C4<>;
S_0x7fcf31be86a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bd98a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000094870_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000094900_0 .net "d", 0 0, L_0x6000002e8b40;  alias, 1 drivers
v0x600000094990_0 .net "q", 0 0, v0x600000094ab0_0;  alias, 1 drivers
v0x600000094a20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000094ab0_0 .var "state", 0 0;
v0x600000094b40_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31be8370 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000095680_0 .net8 "Bitline1", 0 0, p0x7fcf3186b0a8;  1 drivers, strength-aware
v0x600000095710_0 .net8 "Bitline2", 0 0, p0x7fcf3186b0d8;  1 drivers, strength-aware
v0x6000000957a0_0 .net "D", 0 0, L_0x6000002e8be0;  1 drivers
v0x600000095830_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x6000000958c0_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000095950_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x6000000959e0_0 .net *"_ivl_0", 0 0, L_0x600000217c00;  1 drivers
o0x7fcf3186b138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000095a70_0 name=_ivl_2
v0x600000095b00_0 .net *"_ivl_6", 0 0, L_0x600000217d40;  1 drivers
o0x7fcf3186b198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000095b90_0 name=_ivl_8
v0x600000095c20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000095cb0_0 .net "dffOut", 0 0, v0x600000095560_0;  1 drivers
v0x600000095d40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000217c00 .functor MUXZ 1, v0x600000095560_0, L_0x6000002e8be0, L_0x6000002fd720, C4<>;
L_0x600000217ca0 .functor MUXZ 1, o0x7fcf3186b138, L_0x600000217c00, L_0x6000002fe120, C4<>;
L_0x600000217d40 .functor MUXZ 1, v0x600000095560_0, L_0x6000002e8be0, L_0x6000002fd720, C4<>;
L_0x600000217de0 .functor MUXZ 1, o0x7fcf3186b198, L_0x600000217d40, L_0x6000002feb20, C4<>;
S_0x7fcf31be7f30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be8370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000095320_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000953b0_0 .net "d", 0 0, L_0x6000002e8be0;  alias, 1 drivers
v0x600000095440_0 .net "q", 0 0, v0x600000095560_0;  alias, 1 drivers
v0x6000000954d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000095560_0 .var "state", 0 0;
v0x6000000955f0_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31be7c00 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000096130_0 .net8 "Bitline1", 0 0, p0x7fcf3186b4c8;  1 drivers, strength-aware
v0x6000000961c0_0 .net8 "Bitline2", 0 0, p0x7fcf3186b4f8;  1 drivers, strength-aware
v0x600000096250_0 .net "D", 0 0, L_0x6000002e8c80;  1 drivers
v0x6000000962e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000096370_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000096400_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000096490_0 .net *"_ivl_0", 0 0, L_0x600000217e80;  1 drivers
o0x7fcf3186b558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000096520_0 name=_ivl_2
v0x6000000965b0_0 .net *"_ivl_6", 0 0, L_0x6000002e8000;  1 drivers
o0x7fcf3186b5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000096640_0 name=_ivl_8
v0x6000000966d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000096760_0 .net "dffOut", 0 0, v0x600000096010_0;  1 drivers
v0x6000000967f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x600000217e80 .functor MUXZ 1, v0x600000096010_0, L_0x6000002e8c80, L_0x6000002fd720, C4<>;
L_0x600000217f20 .functor MUXZ 1, o0x7fcf3186b558, L_0x600000217e80, L_0x6000002fe120, C4<>;
L_0x6000002e8000 .functor MUXZ 1, v0x600000096010_0, L_0x6000002e8c80, L_0x6000002fd720, C4<>;
L_0x6000002e80a0 .functor MUXZ 1, o0x7fcf3186b5b8, L_0x6000002e8000, L_0x6000002feb20, C4<>;
S_0x7fcf31be77c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be7c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000095dd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000095e60_0 .net "d", 0 0, L_0x6000002e8c80;  alias, 1 drivers
v0x600000095ef0_0 .net "q", 0 0, v0x600000096010_0;  alias, 1 drivers
v0x600000095f80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000096010_0 .var "state", 0 0;
v0x6000000960a0_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bef850 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31be5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000096be0_0 .net8 "Bitline1", 0 0, p0x7fcf3186b8e8;  1 drivers, strength-aware
v0x600000096c70_0 .net8 "Bitline2", 0 0, p0x7fcf3186b918;  1 drivers, strength-aware
v0x600000096d00_0 .net "D", 0 0, L_0x6000002e8d20;  1 drivers
v0x600000096d90_0 .net "ReadEnable1", 0 0, L_0x6000002fe120;  alias, 1 drivers
v0x600000096e20_0 .net "ReadEnable2", 0 0, L_0x6000002feb20;  alias, 1 drivers
v0x600000096eb0_0 .net "WriteEnable", 0 0, L_0x6000002fd720;  alias, 1 drivers
v0x600000096f40_0 .net *"_ivl_0", 0 0, L_0x6000002e8140;  1 drivers
o0x7fcf3186b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000096fd0_0 name=_ivl_2
v0x600000097060_0 .net *"_ivl_6", 0 0, L_0x6000002e8280;  1 drivers
o0x7fcf3186b9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000970f0_0 name=_ivl_8
v0x600000097180_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000097210_0 .net "dffOut", 0 0, v0x600000096ac0_0;  1 drivers
v0x6000000972a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e8140 .functor MUXZ 1, v0x600000096ac0_0, L_0x6000002e8d20, L_0x6000002fd720, C4<>;
L_0x6000002e81e0 .functor MUXZ 1, o0x7fcf3186b978, L_0x6000002e8140, L_0x6000002fe120, C4<>;
L_0x6000002e8280 .functor MUXZ 1, v0x600000096ac0_0, L_0x6000002e8d20, L_0x6000002fd720, C4<>;
L_0x6000002e8320 .functor MUXZ 1, o0x7fcf3186b9d8, L_0x6000002e8280, L_0x6000002feb20, C4<>;
S_0x7fcf31bef520 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bef850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000096880_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000096910_0 .net "d", 0 0, L_0x6000002e8d20;  alias, 1 drivers
v0x6000000969a0_0 .net "q", 0 0, v0x600000096ac0_0;  alias, 1 drivers
v0x600000096a30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000096ac0_0 .var "state", 0 0;
v0x600000096b50_0 .net "wen", 0 0, L_0x6000002fd720;  alias, 1 drivers
S_0x7fcf31bdd200 .scope module, "regArray[9]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000362010_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000003620a0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000362130_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000003621c0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  1 drivers
v0x600000362250_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  1 drivers
v0x6000003622e0_0 .net "WriteReg", 0 0, L_0x6000002fd7c0;  1 drivers
v0x600000362370_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000362400_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021dae0 .part v0x600000339050_0, 0, 1;
L_0x60000021db80 .part v0x600000339050_0, 1, 1;
L_0x60000021dc20 .part v0x600000339050_0, 2, 1;
L_0x60000021dcc0 .part v0x600000339050_0, 3, 1;
L_0x60000021dd60 .part v0x600000339050_0, 4, 1;
L_0x60000021de00 .part v0x600000339050_0, 5, 1;
L_0x60000021dea0 .part v0x600000339050_0, 6, 1;
L_0x60000021df40 .part v0x600000339050_0, 7, 1;
L_0x60000021dfe0 .part v0x600000339050_0, 8, 1;
L_0x60000021e080 .part v0x600000339050_0, 9, 1;
L_0x60000021e120 .part v0x600000339050_0, 10, 1;
L_0x60000021e1c0 .part v0x600000339050_0, 11, 1;
L_0x60000021e260 .part v0x600000339050_0, 12, 1;
L_0x60000021e300 .part v0x600000339050_0, 13, 1;
L_0x60000021e3a0 .part v0x600000339050_0, 14, 1;
L_0x60000021e440 .part v0x600000339050_0, 15, 1;
p0x7fcf3186beb8 .port I0x600003307160, L_0x6000002e8e60;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186beb8;
p0x7fcf3186c338 .port I0x600003307160, L_0x6000002e90e0;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186c338;
p0x7fcf3186c758 .port I0x600003307160, L_0x6000002e9360;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186c758;
p0x7fcf3186cb78 .port I0x600003307160, L_0x6000002e95e0;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186cb78;
p0x7fcf3186cf98 .port I0x600003307160, L_0x6000002e9860;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186cf98;
p0x7fcf3186d3b8 .port I0x600003307160, L_0x6000002e9ae0;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186d3b8;
p0x7fcf3186d7d8 .port I0x600003307160, L_0x6000002e9d60;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186d7d8;
p0x7fcf3186dbf8 .port I0x600003307160, L_0x6000002e9fe0;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186dbf8;
p0x7fcf3186e018 .port I0x600003307160, L_0x6000002ea260;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186e018;
p0x7fcf3186e438 .port I0x600003307160, L_0x6000002ea4e0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186e438;
p0x7fcf3186e858 .port I0x600003307160, L_0x6000002ea760;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186e858;
p0x7fcf3186ec78 .port I0x600003307160, L_0x60000021d900;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186ec78;
p0x7fcf3186f098 .port I0x600003307160, L_0x60000021c1e0;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186f098;
p0x7fcf3186f4b8 .port I0x600003307160, L_0x6000002ea940;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186f4b8;
p0x7fcf3186f8d8 .port I0x600003307160, L_0x6000002eabc0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186f8d8;
p0x7fcf3186fcf8 .port I0x600003307160, L_0x6000002eae40;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3186fcf8;
p0x7fcf3186bee8 .port I0x600003315fe0, L_0x6000002e8fa0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186bee8;
p0x7fcf3186c368 .port I0x600003315fe0, L_0x6000002e9220;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186c368;
p0x7fcf3186c788 .port I0x600003315fe0, L_0x6000002e94a0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186c788;
p0x7fcf3186cba8 .port I0x600003315fe0, L_0x6000002e9720;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186cba8;
p0x7fcf3186cfc8 .port I0x600003315fe0, L_0x6000002e99a0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186cfc8;
p0x7fcf3186d3e8 .port I0x600003315fe0, L_0x6000002e9c20;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186d3e8;
p0x7fcf3186d808 .port I0x600003315fe0, L_0x6000002e9ea0;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186d808;
p0x7fcf3186dc28 .port I0x600003315fe0, L_0x6000002ea120;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186dc28;
p0x7fcf3186e048 .port I0x600003315fe0, L_0x6000002ea3a0;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186e048;
p0x7fcf3186e468 .port I0x600003315fe0, L_0x6000002ea620;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186e468;
p0x7fcf3186e888 .port I0x600003315fe0, L_0x6000002ea8a0;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186e888;
p0x7fcf3186eca8 .port I0x600003315fe0, L_0x60000021c320;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186eca8;
p0x7fcf3186f0c8 .port I0x600003315fe0, L_0x60000021c0a0;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186f0c8;
p0x7fcf3186f4e8 .port I0x600003315fe0, L_0x6000002eaa80;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186f4e8;
p0x7fcf3186f908 .port I0x600003315fe0, L_0x6000002ead00;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186f908;
p0x7fcf3186fd28 .port I0x600003315fe0, L_0x60000021da40;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3186fd28;
S_0x7fcf31bee970 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000097b10_0 .net8 "Bitline1", 0 0, p0x7fcf3186beb8;  1 drivers, strength-aware
v0x600000097ba0_0 .net8 "Bitline2", 0 0, p0x7fcf3186bee8;  1 drivers, strength-aware
v0x600000097c30_0 .net "D", 0 0, L_0x60000021dae0;  1 drivers
v0x600000097cc0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x600000097d50_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x600000097de0_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x600000097e70_0 .net *"_ivl_0", 0 0, L_0x6000002e8dc0;  1 drivers
o0x7fcf3186bfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000097f00_0 name=_ivl_2
v0x600000368000_0 .net *"_ivl_6", 0 0, L_0x6000002e8f00;  1 drivers
o0x7fcf3186c008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000368090_0 name=_ivl_8
v0x600000368120_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003681b0_0 .net "dffOut", 0 0, v0x6000000979f0_0;  1 drivers
v0x600000368240_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e8dc0 .functor MUXZ 1, v0x6000000979f0_0, L_0x60000021dae0, L_0x6000002fd7c0, C4<>;
L_0x6000002e8e60 .functor MUXZ 1, o0x7fcf3186bfa8, L_0x6000002e8dc0, L_0x6000002fe1c0, C4<>;
L_0x6000002e8f00 .functor MUXZ 1, v0x6000000979f0_0, L_0x60000021dae0, L_0x6000002fd7c0, C4<>;
L_0x6000002e8fa0 .functor MUXZ 1, o0x7fcf3186c008, L_0x6000002e8f00, L_0x6000002febc0, C4<>;
S_0x7fcf31bee640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bee970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000977b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000097840_0 .net "d", 0 0, L_0x60000021dae0;  alias, 1 drivers
v0x6000000978d0_0 .net "q", 0 0, v0x6000000979f0_0;  alias, 1 drivers
v0x600000097960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000979f0_0 .var "state", 0 0;
v0x600000097a80_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31bee200 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000368630_0 .net8 "Bitline1", 0 0, p0x7fcf3186c338;  1 drivers, strength-aware
v0x6000003686c0_0 .net8 "Bitline2", 0 0, p0x7fcf3186c368;  1 drivers, strength-aware
v0x600000368750_0 .net "D", 0 0, L_0x60000021db80;  1 drivers
v0x6000003687e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x600000368870_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x600000368900_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x600000368990_0 .net *"_ivl_0", 0 0, L_0x6000002e9040;  1 drivers
o0x7fcf3186c3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000368a20_0 name=_ivl_2
v0x600000368ab0_0 .net *"_ivl_6", 0 0, L_0x6000002e9180;  1 drivers
o0x7fcf3186c428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000368b40_0 name=_ivl_8
v0x600000368bd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000368c60_0 .net "dffOut", 0 0, v0x600000368510_0;  1 drivers
v0x600000368cf0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e9040 .functor MUXZ 1, v0x600000368510_0, L_0x60000021db80, L_0x6000002fd7c0, C4<>;
L_0x6000002e90e0 .functor MUXZ 1, o0x7fcf3186c3c8, L_0x6000002e9040, L_0x6000002fe1c0, C4<>;
L_0x6000002e9180 .functor MUXZ 1, v0x600000368510_0, L_0x60000021db80, L_0x6000002fd7c0, C4<>;
L_0x6000002e9220 .functor MUXZ 1, o0x7fcf3186c428, L_0x6000002e9180, L_0x6000002febc0, C4<>;
S_0x7fcf31beded0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bee200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003682d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000368360_0 .net "d", 0 0, L_0x60000021db80;  alias, 1 drivers
v0x6000003683f0_0 .net "q", 0 0, v0x600000368510_0;  alias, 1 drivers
v0x600000368480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000368510_0 .var "state", 0 0;
v0x6000003685a0_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31beda90 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003690e0_0 .net8 "Bitline1", 0 0, p0x7fcf3186c758;  1 drivers, strength-aware
v0x600000369170_0 .net8 "Bitline2", 0 0, p0x7fcf3186c788;  1 drivers, strength-aware
v0x600000369200_0 .net "D", 0 0, L_0x60000021dc20;  1 drivers
v0x600000369290_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x600000369320_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x6000003693b0_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x600000369440_0 .net *"_ivl_0", 0 0, L_0x6000002e92c0;  1 drivers
o0x7fcf3186c7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003694d0_0 name=_ivl_2
v0x600000369560_0 .net *"_ivl_6", 0 0, L_0x6000002e9400;  1 drivers
o0x7fcf3186c848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003695f0_0 name=_ivl_8
v0x600000369680_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000369710_0 .net "dffOut", 0 0, v0x600000368fc0_0;  1 drivers
v0x6000003697a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e92c0 .functor MUXZ 1, v0x600000368fc0_0, L_0x60000021dc20, L_0x6000002fd7c0, C4<>;
L_0x6000002e9360 .functor MUXZ 1, o0x7fcf3186c7e8, L_0x6000002e92c0, L_0x6000002fe1c0, C4<>;
L_0x6000002e9400 .functor MUXZ 1, v0x600000368fc0_0, L_0x60000021dc20, L_0x6000002fd7c0, C4<>;
L_0x6000002e94a0 .functor MUXZ 1, o0x7fcf3186c848, L_0x6000002e9400, L_0x6000002febc0, C4<>;
S_0x7fcf31bed760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31beda90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000368d80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000368e10_0 .net "d", 0 0, L_0x60000021dc20;  alias, 1 drivers
v0x600000368ea0_0 .net "q", 0 0, v0x600000368fc0_0;  alias, 1 drivers
v0x600000368f30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000368fc0_0 .var "state", 0 0;
v0x600000369050_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31bed320 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000369b90_0 .net8 "Bitline1", 0 0, p0x7fcf3186cb78;  1 drivers, strength-aware
v0x600000369c20_0 .net8 "Bitline2", 0 0, p0x7fcf3186cba8;  1 drivers, strength-aware
v0x600000369cb0_0 .net "D", 0 0, L_0x60000021dcc0;  1 drivers
v0x600000369d40_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x600000369dd0_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x600000369e60_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x600000369ef0_0 .net *"_ivl_0", 0 0, L_0x6000002e9540;  1 drivers
o0x7fcf3186cc08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000369f80_0 name=_ivl_2
v0x60000036a010_0 .net *"_ivl_6", 0 0, L_0x6000002e9680;  1 drivers
o0x7fcf3186cc68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036a0a0_0 name=_ivl_8
v0x60000036a130_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036a1c0_0 .net "dffOut", 0 0, v0x600000369a70_0;  1 drivers
v0x60000036a250_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e9540 .functor MUXZ 1, v0x600000369a70_0, L_0x60000021dcc0, L_0x6000002fd7c0, C4<>;
L_0x6000002e95e0 .functor MUXZ 1, o0x7fcf3186cc08, L_0x6000002e9540, L_0x6000002fe1c0, C4<>;
L_0x6000002e9680 .functor MUXZ 1, v0x600000369a70_0, L_0x60000021dcc0, L_0x6000002fd7c0, C4<>;
L_0x6000002e9720 .functor MUXZ 1, o0x7fcf3186cc68, L_0x6000002e9680, L_0x6000002febc0, C4<>;
S_0x7fcf31becff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bed320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000369830_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003698c0_0 .net "d", 0 0, L_0x60000021dcc0;  alias, 1 drivers
v0x600000369950_0 .net "q", 0 0, v0x600000369a70_0;  alias, 1 drivers
v0x6000003699e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000369a70_0 .var "state", 0 0;
v0x600000369b00_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31becbb0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036a640_0 .net8 "Bitline1", 0 0, p0x7fcf3186cf98;  1 drivers, strength-aware
v0x60000036a6d0_0 .net8 "Bitline2", 0 0, p0x7fcf3186cfc8;  1 drivers, strength-aware
v0x60000036a760_0 .net "D", 0 0, L_0x60000021dd60;  1 drivers
v0x60000036a7f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000036a880_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000036a910_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000036a9a0_0 .net *"_ivl_0", 0 0, L_0x6000002e97c0;  1 drivers
o0x7fcf3186d028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036aa30_0 name=_ivl_2
v0x60000036aac0_0 .net *"_ivl_6", 0 0, L_0x6000002e9900;  1 drivers
o0x7fcf3186d088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036ab50_0 name=_ivl_8
v0x60000036abe0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036ac70_0 .net "dffOut", 0 0, v0x60000036a520_0;  1 drivers
v0x60000036ad00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e97c0 .functor MUXZ 1, v0x60000036a520_0, L_0x60000021dd60, L_0x6000002fd7c0, C4<>;
L_0x6000002e9860 .functor MUXZ 1, o0x7fcf3186d028, L_0x6000002e97c0, L_0x6000002fe1c0, C4<>;
L_0x6000002e9900 .functor MUXZ 1, v0x60000036a520_0, L_0x60000021dd60, L_0x6000002fd7c0, C4<>;
L_0x6000002e99a0 .functor MUXZ 1, o0x7fcf3186d088, L_0x6000002e9900, L_0x6000002febc0, C4<>;
S_0x7fcf31bec880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31becbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036a2e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036a370_0 .net "d", 0 0, L_0x60000021dd60;  alias, 1 drivers
v0x60000036a400_0 .net "q", 0 0, v0x60000036a520_0;  alias, 1 drivers
v0x60000036a490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036a520_0 .var "state", 0 0;
v0x60000036a5b0_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31bec440 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036b0f0_0 .net8 "Bitline1", 0 0, p0x7fcf3186d3b8;  1 drivers, strength-aware
v0x60000036b180_0 .net8 "Bitline2", 0 0, p0x7fcf3186d3e8;  1 drivers, strength-aware
v0x60000036b210_0 .net "D", 0 0, L_0x60000021de00;  1 drivers
v0x60000036b2a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000036b330_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000036b3c0_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000036b450_0 .net *"_ivl_0", 0 0, L_0x6000002e9a40;  1 drivers
o0x7fcf3186d448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036b4e0_0 name=_ivl_2
v0x60000036b570_0 .net *"_ivl_6", 0 0, L_0x6000002e9b80;  1 drivers
o0x7fcf3186d4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036b600_0 name=_ivl_8
v0x60000036b690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036b720_0 .net "dffOut", 0 0, v0x60000036afd0_0;  1 drivers
v0x60000036b7b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e9a40 .functor MUXZ 1, v0x60000036afd0_0, L_0x60000021de00, L_0x6000002fd7c0, C4<>;
L_0x6000002e9ae0 .functor MUXZ 1, o0x7fcf3186d448, L_0x6000002e9a40, L_0x6000002fe1c0, C4<>;
L_0x6000002e9b80 .functor MUXZ 1, v0x60000036afd0_0, L_0x60000021de00, L_0x6000002fd7c0, C4<>;
L_0x6000002e9c20 .functor MUXZ 1, o0x7fcf3186d4a8, L_0x6000002e9b80, L_0x6000002febc0, C4<>;
S_0x7fcf31bec110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bec440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036ad90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036ae20_0 .net "d", 0 0, L_0x60000021de00;  alias, 1 drivers
v0x60000036aeb0_0 .net "q", 0 0, v0x60000036afd0_0;  alias, 1 drivers
v0x60000036af40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036afd0_0 .var "state", 0 0;
v0x60000036b060_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31bebcd0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036bba0_0 .net8 "Bitline1", 0 0, p0x7fcf3186d7d8;  1 drivers, strength-aware
v0x60000036bc30_0 .net8 "Bitline2", 0 0, p0x7fcf3186d808;  1 drivers, strength-aware
v0x60000036bcc0_0 .net "D", 0 0, L_0x60000021dea0;  1 drivers
v0x60000036bd50_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000036bde0_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000036be70_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000036bf00_0 .net *"_ivl_0", 0 0, L_0x6000002e9cc0;  1 drivers
o0x7fcf3186d868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036c000_0 name=_ivl_2
v0x60000036c090_0 .net *"_ivl_6", 0 0, L_0x6000002e9e00;  1 drivers
o0x7fcf3186d8c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036c120_0 name=_ivl_8
v0x60000036c1b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036c240_0 .net "dffOut", 0 0, v0x60000036ba80_0;  1 drivers
v0x60000036c2d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e9cc0 .functor MUXZ 1, v0x60000036ba80_0, L_0x60000021dea0, L_0x6000002fd7c0, C4<>;
L_0x6000002e9d60 .functor MUXZ 1, o0x7fcf3186d868, L_0x6000002e9cc0, L_0x6000002fe1c0, C4<>;
L_0x6000002e9e00 .functor MUXZ 1, v0x60000036ba80_0, L_0x60000021dea0, L_0x6000002fd7c0, C4<>;
L_0x6000002e9ea0 .functor MUXZ 1, o0x7fcf3186d8c8, L_0x6000002e9e00, L_0x6000002febc0, C4<>;
S_0x7fcf31beb9a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bebcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036b840_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036b8d0_0 .net "d", 0 0, L_0x60000021dea0;  alias, 1 drivers
v0x60000036b960_0 .net "q", 0 0, v0x60000036ba80_0;  alias, 1 drivers
v0x60000036b9f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036ba80_0 .var "state", 0 0;
v0x60000036bb10_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31beb560 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036c6c0_0 .net8 "Bitline1", 0 0, p0x7fcf3186dbf8;  1 drivers, strength-aware
v0x60000036c750_0 .net8 "Bitline2", 0 0, p0x7fcf3186dc28;  1 drivers, strength-aware
v0x60000036c7e0_0 .net "D", 0 0, L_0x60000021df40;  1 drivers
v0x60000036c870_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000036c900_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000036c990_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000036ca20_0 .net *"_ivl_0", 0 0, L_0x6000002e9f40;  1 drivers
o0x7fcf3186dc88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036cab0_0 name=_ivl_2
v0x60000036cb40_0 .net *"_ivl_6", 0 0, L_0x6000002ea080;  1 drivers
o0x7fcf3186dce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036cbd0_0 name=_ivl_8
v0x60000036cc60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036ccf0_0 .net "dffOut", 0 0, v0x60000036c5a0_0;  1 drivers
v0x60000036cd80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e9f40 .functor MUXZ 1, v0x60000036c5a0_0, L_0x60000021df40, L_0x6000002fd7c0, C4<>;
L_0x6000002e9fe0 .functor MUXZ 1, o0x7fcf3186dc88, L_0x6000002e9f40, L_0x6000002fe1c0, C4<>;
L_0x6000002ea080 .functor MUXZ 1, v0x60000036c5a0_0, L_0x60000021df40, L_0x6000002fd7c0, C4<>;
L_0x6000002ea120 .functor MUXZ 1, o0x7fcf3186dce8, L_0x6000002ea080, L_0x6000002febc0, C4<>;
S_0x7fcf31beb230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31beb560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036c360_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036c3f0_0 .net "d", 0 0, L_0x60000021df40;  alias, 1 drivers
v0x60000036c480_0 .net "q", 0 0, v0x60000036c5a0_0;  alias, 1 drivers
v0x60000036c510_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036c5a0_0 .var "state", 0 0;
v0x60000036c630_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31beadf0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036d170_0 .net8 "Bitline1", 0 0, p0x7fcf3186e018;  1 drivers, strength-aware
v0x60000036d200_0 .net8 "Bitline2", 0 0, p0x7fcf3186e048;  1 drivers, strength-aware
v0x60000036d290_0 .net "D", 0 0, L_0x60000021dfe0;  1 drivers
v0x60000036d320_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000036d3b0_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000036d440_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000036d4d0_0 .net *"_ivl_0", 0 0, L_0x6000002ea1c0;  1 drivers
o0x7fcf3186e0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036d560_0 name=_ivl_2
v0x60000036d5f0_0 .net *"_ivl_6", 0 0, L_0x6000002ea300;  1 drivers
o0x7fcf3186e108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036d680_0 name=_ivl_8
v0x60000036d710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036d7a0_0 .net "dffOut", 0 0, v0x60000036d050_0;  1 drivers
v0x60000036d830_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ea1c0 .functor MUXZ 1, v0x60000036d050_0, L_0x60000021dfe0, L_0x6000002fd7c0, C4<>;
L_0x6000002ea260 .functor MUXZ 1, o0x7fcf3186e0a8, L_0x6000002ea1c0, L_0x6000002fe1c0, C4<>;
L_0x6000002ea300 .functor MUXZ 1, v0x60000036d050_0, L_0x60000021dfe0, L_0x6000002fd7c0, C4<>;
L_0x6000002ea3a0 .functor MUXZ 1, o0x7fcf3186e108, L_0x6000002ea300, L_0x6000002febc0, C4<>;
S_0x7fcf31beaac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31beadf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036ce10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036cea0_0 .net "d", 0 0, L_0x60000021dfe0;  alias, 1 drivers
v0x60000036cf30_0 .net "q", 0 0, v0x60000036d050_0;  alias, 1 drivers
v0x60000036cfc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036d050_0 .var "state", 0 0;
v0x60000036d0e0_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31bea350 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036dc20_0 .net8 "Bitline1", 0 0, p0x7fcf3186e438;  1 drivers, strength-aware
v0x60000036dcb0_0 .net8 "Bitline2", 0 0, p0x7fcf3186e468;  1 drivers, strength-aware
v0x6000001dc120_0 .net "D", 0 0, L_0x60000021e080;  1 drivers
v0x6000001dc900_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x6000001dc990_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x6000001dc5a0_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x6000001dc630_0 .net *"_ivl_0", 0 0, L_0x6000002ea440;  1 drivers
o0x7fcf3186e4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001dc2d0_0 name=_ivl_2
v0x6000001dc360_0 .net *"_ivl_6", 0 0, L_0x6000002ea580;  1 drivers
o0x7fcf3186e528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000001dc1b0_0 name=_ivl_8
v0x6000001dc240_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000001dcf30_0 .net "dffOut", 0 0, v0x60000036db00_0;  1 drivers
v0x6000001dcfc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ea440 .functor MUXZ 1, v0x60000036db00_0, L_0x60000021e080, L_0x6000002fd7c0, C4<>;
L_0x6000002ea4e0 .functor MUXZ 1, o0x7fcf3186e4c8, L_0x6000002ea440, L_0x6000002fe1c0, C4<>;
L_0x6000002ea580 .functor MUXZ 1, v0x60000036db00_0, L_0x60000021e080, L_0x6000002fd7c0, C4<>;
L_0x6000002ea620 .functor MUXZ 1, o0x7fcf3186e528, L_0x6000002ea580, L_0x6000002febc0, C4<>;
S_0x7fcf31be9f10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bea350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036d8c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036d950_0 .net "d", 0 0, L_0x60000021e080;  alias, 1 drivers
v0x60000036d9e0_0 .net "q", 0 0, v0x60000036db00_0;  alias, 1 drivers
v0x60000036da70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036db00_0 .var "state", 0 0;
v0x60000036db90_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf328042a0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009e2e0_0 .net8 "Bitline1", 0 0, p0x7fcf3186e858;  1 drivers, strength-aware
v0x60000009e370_0 .net8 "Bitline2", 0 0, p0x7fcf3186e888;  1 drivers, strength-aware
v0x60000009e400_0 .net "D", 0 0, L_0x60000021e120;  1 drivers
v0x60000009e490_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000009e520_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000009e5b0_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000009e640_0 .net *"_ivl_0", 0 0, L_0x6000002ea6c0;  1 drivers
o0x7fcf3186e8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009e6d0_0 name=_ivl_2
v0x60000009e760_0 .net *"_ivl_6", 0 0, L_0x6000002ea800;  1 drivers
o0x7fcf3186e948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009e7f0_0 name=_ivl_8
v0x60000009e880_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009e910_0 .net "dffOut", 0 0, v0x60000009e1c0_0;  1 drivers
v0x60000009e9a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ea6c0 .functor MUXZ 1, v0x60000009e1c0_0, L_0x60000021e120, L_0x6000002fd7c0, C4<>;
L_0x6000002ea760 .functor MUXZ 1, o0x7fcf3186e8e8, L_0x6000002ea6c0, L_0x6000002fe1c0, C4<>;
L_0x6000002ea800 .functor MUXZ 1, v0x60000009e1c0_0, L_0x60000021e120, L_0x6000002fd7c0, C4<>;
L_0x6000002ea8a0 .functor MUXZ 1, o0x7fcf3186e948, L_0x6000002ea800, L_0x6000002febc0, C4<>;
S_0x7fcf32804a10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf328042a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000001dd050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009e010_0 .net "d", 0 0, L_0x60000021e120;  alias, 1 drivers
v0x60000009e0a0_0 .net "q", 0 0, v0x60000009e1c0_0;  alias, 1 drivers
v0x60000009e130_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009e1c0_0 .var "state", 0 0;
v0x60000009e250_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf32a1c560 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009ed90_0 .net8 "Bitline1", 0 0, p0x7fcf3186ec78;  1 drivers, strength-aware
v0x60000009ee20_0 .net8 "Bitline2", 0 0, p0x7fcf3186eca8;  1 drivers, strength-aware
v0x60000009eeb0_0 .net "D", 0 0, L_0x60000021e1c0;  1 drivers
v0x60000009ef40_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000009efd0_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000009f060_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000009f0f0_0 .net *"_ivl_0", 0 0, L_0x60000021d860;  1 drivers
o0x7fcf3186ed08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009f180_0 name=_ivl_2
v0x60000009f210_0 .net *"_ivl_6", 0 0, L_0x60000021d7c0;  1 drivers
o0x7fcf3186ed68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009f2a0_0 name=_ivl_8
v0x60000009f330_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009f3c0_0 .net "dffOut", 0 0, v0x60000009ec70_0;  1 drivers
v0x60000009f450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021d860 .functor MUXZ 1, v0x60000009ec70_0, L_0x60000021e1c0, L_0x6000002fd7c0, C4<>;
L_0x60000021d900 .functor MUXZ 1, o0x7fcf3186ed08, L_0x60000021d860, L_0x6000002fe1c0, C4<>;
L_0x60000021d7c0 .functor MUXZ 1, v0x60000009ec70_0, L_0x60000021e1c0, L_0x6000002fd7c0, C4<>;
L_0x60000021c320 .functor MUXZ 1, o0x7fcf3186ed68, L_0x60000021d7c0, L_0x6000002febc0, C4<>;
S_0x7fcf32aa13e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1c560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009ea30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009eac0_0 .net "d", 0 0, L_0x60000021e1c0;  alias, 1 drivers
v0x60000009eb50_0 .net "q", 0 0, v0x60000009ec70_0;  alias, 1 drivers
v0x60000009ebe0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009ec70_0 .var "state", 0 0;
v0x60000009ed00_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf32aa10b0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000009f840_0 .net8 "Bitline1", 0 0, p0x7fcf3186f098;  1 drivers, strength-aware
v0x60000009f8d0_0 .net8 "Bitline2", 0 0, p0x7fcf3186f0c8;  1 drivers, strength-aware
v0x60000009f960_0 .net "D", 0 0, L_0x60000021e260;  1 drivers
v0x60000009f9f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x60000009fa80_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x60000009fb10_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x60000009fba0_0 .net *"_ivl_0", 0 0, L_0x60000021c280;  1 drivers
o0x7fcf3186f128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009fc30_0 name=_ivl_2
v0x60000009fcc0_0 .net *"_ivl_6", 0 0, L_0x60000021c140;  1 drivers
o0x7fcf3186f188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000009fd50_0 name=_ivl_8
v0x60000009fde0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009fe70_0 .net "dffOut", 0 0, v0x60000009f720_0;  1 drivers
v0x60000009ff00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021c280 .functor MUXZ 1, v0x60000009f720_0, L_0x60000021e260, L_0x6000002fd7c0, C4<>;
L_0x60000021c1e0 .functor MUXZ 1, o0x7fcf3186f128, L_0x60000021c280, L_0x6000002fe1c0, C4<>;
L_0x60000021c140 .functor MUXZ 1, v0x60000009f720_0, L_0x60000021e260, L_0x6000002fd7c0, C4<>;
L_0x60000021c0a0 .functor MUXZ 1, o0x7fcf3186f188, L_0x60000021c140, L_0x6000002febc0, C4<>;
S_0x7fcf32aa0c70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa10b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000009f4e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000009f570_0 .net "d", 0 0, L_0x60000021e260;  alias, 1 drivers
v0x60000009f600_0 .net "q", 0 0, v0x60000009f720_0;  alias, 1 drivers
v0x60000009f690_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000009f720_0 .var "state", 0 0;
v0x60000009f7b0_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf32aa0940 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000360360_0 .net8 "Bitline1", 0 0, p0x7fcf3186f4b8;  1 drivers, strength-aware
v0x6000003603f0_0 .net8 "Bitline2", 0 0, p0x7fcf3186f4e8;  1 drivers, strength-aware
v0x600000360480_0 .net "D", 0 0, L_0x60000021e300;  1 drivers
v0x600000360510_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x6000003605a0_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x600000360630_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x6000003606c0_0 .net *"_ivl_0", 0 0, L_0x60000021c000;  1 drivers
o0x7fcf3186f548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000360750_0 name=_ivl_2
v0x6000003607e0_0 .net *"_ivl_6", 0 0, L_0x6000002ea9e0;  1 drivers
o0x7fcf3186f5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000360870_0 name=_ivl_8
v0x600000360900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000360990_0 .net "dffOut", 0 0, v0x600000360240_0;  1 drivers
v0x600000360a20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021c000 .functor MUXZ 1, v0x600000360240_0, L_0x60000021e300, L_0x6000002fd7c0, C4<>;
L_0x6000002ea940 .functor MUXZ 1, o0x7fcf3186f548, L_0x60000021c000, L_0x6000002fe1c0, C4<>;
L_0x6000002ea9e0 .functor MUXZ 1, v0x600000360240_0, L_0x60000021e300, L_0x6000002fd7c0, C4<>;
L_0x6000002eaa80 .functor MUXZ 1, o0x7fcf3186f5a8, L_0x6000002ea9e0, L_0x6000002febc0, C4<>;
S_0x7fcf32aa0500 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa0940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000360000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000360090_0 .net "d", 0 0, L_0x60000021e300;  alias, 1 drivers
v0x600000360120_0 .net "q", 0 0, v0x600000360240_0;  alias, 1 drivers
v0x6000003601b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000360240_0 .var "state", 0 0;
v0x6000003602d0_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf32aa01d0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000360e10_0 .net8 "Bitline1", 0 0, p0x7fcf3186f8d8;  1 drivers, strength-aware
v0x600000360ea0_0 .net8 "Bitline2", 0 0, p0x7fcf3186f908;  1 drivers, strength-aware
v0x600000360f30_0 .net "D", 0 0, L_0x60000021e3a0;  1 drivers
v0x600000360fc0_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x600000361050_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x6000003610e0_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x600000361170_0 .net *"_ivl_0", 0 0, L_0x6000002eab20;  1 drivers
o0x7fcf3186f968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000361200_0 name=_ivl_2
v0x600000361290_0 .net *"_ivl_6", 0 0, L_0x6000002eac60;  1 drivers
o0x7fcf3186f9c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000361320_0 name=_ivl_8
v0x6000003613b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000361440_0 .net "dffOut", 0 0, v0x600000360cf0_0;  1 drivers
v0x6000003614d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002eab20 .functor MUXZ 1, v0x600000360cf0_0, L_0x60000021e3a0, L_0x6000002fd7c0, C4<>;
L_0x6000002eabc0 .functor MUXZ 1, o0x7fcf3186f968, L_0x6000002eab20, L_0x6000002fe1c0, C4<>;
L_0x6000002eac60 .functor MUXZ 1, v0x600000360cf0_0, L_0x60000021e3a0, L_0x6000002fd7c0, C4<>;
L_0x6000002ead00 .functor MUXZ 1, o0x7fcf3186f9c8, L_0x6000002eac60, L_0x6000002febc0, C4<>;
S_0x7fcf32a9fd90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa01d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000360ab0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000360b40_0 .net "d", 0 0, L_0x60000021e3a0;  alias, 1 drivers
v0x600000360bd0_0 .net "q", 0 0, v0x600000360cf0_0;  alias, 1 drivers
v0x600000360c60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000360cf0_0 .var "state", 0 0;
v0x600000360d80_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf32a9fa60 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bdd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003618c0_0 .net8 "Bitline1", 0 0, p0x7fcf3186fcf8;  1 drivers, strength-aware
v0x600000361950_0 .net8 "Bitline2", 0 0, p0x7fcf3186fd28;  1 drivers, strength-aware
v0x6000003619e0_0 .net "D", 0 0, L_0x60000021e440;  1 drivers
v0x600000361a70_0 .net "ReadEnable1", 0 0, L_0x6000002fe1c0;  alias, 1 drivers
v0x600000361b00_0 .net "ReadEnable2", 0 0, L_0x6000002febc0;  alias, 1 drivers
v0x600000361b90_0 .net "WriteEnable", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
v0x600000361c20_0 .net *"_ivl_0", 0 0, L_0x6000002eada0;  1 drivers
o0x7fcf3186fd88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000361cb0_0 name=_ivl_2
v0x600000361d40_0 .net *"_ivl_6", 0 0, L_0x60000021d9a0;  1 drivers
o0x7fcf3186fde8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000361dd0_0 name=_ivl_8
v0x600000361e60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000361ef0_0 .net "dffOut", 0 0, v0x6000003617a0_0;  1 drivers
v0x600000361f80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002eada0 .functor MUXZ 1, v0x6000003617a0_0, L_0x60000021e440, L_0x6000002fd7c0, C4<>;
L_0x6000002eae40 .functor MUXZ 1, o0x7fcf3186fd88, L_0x6000002eada0, L_0x6000002fe1c0, C4<>;
L_0x60000021d9a0 .functor MUXZ 1, v0x6000003617a0_0, L_0x60000021e440, L_0x6000002fd7c0, C4<>;
L_0x60000021da40 .functor MUXZ 1, o0x7fcf3186fde8, L_0x60000021d9a0, L_0x6000002febc0, C4<>;
S_0x7fcf32a9f620 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9fa60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000361560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003615f0_0 .net "d", 0 0, L_0x60000021e440;  alias, 1 drivers
v0x600000361680_0 .net "q", 0 0, v0x6000003617a0_0;  alias, 1 drivers
v0x600000361710_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003617a0_0 .var "state", 0 0;
v0x600000361830_0 .net "wen", 0 0, L_0x6000002fd7c0;  alias, 1 drivers
S_0x7fcf31ec8320 .scope module, "regArray[10]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000363600_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x600000363690_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000363720_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000003637b0_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  1 drivers
v0x600000363840_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  1 drivers
v0x6000003638d0_0 .net "WriteReg", 0 0, L_0x6000002fd860;  1 drivers
v0x600000363960_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003639f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ecd20 .part v0x600000339050_0, 0, 1;
L_0x6000002ecdc0 .part v0x600000339050_0, 1, 1;
L_0x6000002ece60 .part v0x600000339050_0, 2, 1;
L_0x6000002ecf00 .part v0x600000339050_0, 3, 1;
L_0x6000002ecfa0 .part v0x600000339050_0, 4, 1;
L_0x6000002ed040 .part v0x600000339050_0, 5, 1;
L_0x6000002ed0e0 .part v0x600000339050_0, 6, 1;
L_0x6000002ed180 .part v0x600000339050_0, 7, 1;
L_0x6000002ed220 .part v0x600000339050_0, 8, 1;
L_0x6000002ed2c0 .part v0x600000339050_0, 9, 1;
L_0x6000002ed360 .part v0x600000339050_0, 10, 1;
L_0x6000002ed400 .part v0x600000339050_0, 11, 1;
L_0x6000002ed4a0 .part v0x600000339050_0, 12, 1;
L_0x6000002ed540 .part v0x600000339050_0, 13, 1;
L_0x6000002ed5e0 .part v0x600000339050_0, 14, 1;
L_0x6000002ed680 .part v0x600000339050_0, 15, 1;
p0x7fcf318702c8 .port I0x600003307160, L_0x60000021e580;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf318702c8;
p0x7fcf31870748 .port I0x600003307160, L_0x60000021e800;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31870748;
p0x7fcf31870b68 .port I0x600003307160, L_0x60000021ea80;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31870b68;
p0x7fcf31870f88 .port I0x600003307160, L_0x60000021ed00;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31870f88;
p0x7fcf318713a8 .port I0x600003307160, L_0x60000021ef80;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf318713a8;
p0x7fcf318717c8 .port I0x600003307160, L_0x60000021f200;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf318717c8;
p0x7fcf31871be8 .port I0x600003307160, L_0x60000021f480;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31871be8;
p0x7fcf31873008 .port I0x600003307160, L_0x60000021f700;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf31873008;
p0x7fcf31873428 .port I0x600003307160, L_0x60000021f980;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31873428;
p0x7fcf31873848 .port I0x600003307160, L_0x60000021fc00;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31873848;
p0x7fcf31873c68 .port I0x600003307160, L_0x60000021fe80;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31873c68;
p0x7fcf31874088 .port I0x600003307160, L_0x6000002ec140;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31874088;
p0x7fcf318744a8 .port I0x600003307160, L_0x6000002ec3c0;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf318744a8;
p0x7fcf318748c8 .port I0x600003307160, L_0x6000002ec640;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf318748c8;
p0x7fcf31874ce8 .port I0x600003307160, L_0x6000002ec8c0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf31874ce8;
p0x7fcf31875108 .port I0x600003307160, L_0x6000002ecb40;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf31875108;
p0x7fcf318702f8 .port I0x600003315fe0, L_0x60000021e6c0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318702f8;
p0x7fcf31870778 .port I0x600003315fe0, L_0x60000021e940;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31870778;
p0x7fcf31870b98 .port I0x600003315fe0, L_0x60000021ebc0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31870b98;
p0x7fcf31870fb8 .port I0x600003315fe0, L_0x60000021ee40;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31870fb8;
p0x7fcf318713d8 .port I0x600003315fe0, L_0x60000021f0c0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318713d8;
p0x7fcf318717f8 .port I0x600003315fe0, L_0x60000021f340;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318717f8;
p0x7fcf31871c18 .port I0x600003315fe0, L_0x60000021f5c0;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31871c18;
p0x7fcf31873038 .port I0x600003315fe0, L_0x60000021f840;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31873038;
p0x7fcf31873458 .port I0x600003315fe0, L_0x60000021fac0;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31873458;
p0x7fcf31873878 .port I0x600003315fe0, L_0x60000021fd40;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31873878;
p0x7fcf31873c98 .port I0x600003315fe0, L_0x6000002ec000;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31873c98;
p0x7fcf318740b8 .port I0x600003315fe0, L_0x6000002ec280;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318740b8;
p0x7fcf318744d8 .port I0x600003315fe0, L_0x6000002ec500;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318744d8;
p0x7fcf318748f8 .port I0x600003315fe0, L_0x6000002ec780;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318748f8;
p0x7fcf31874d18 .port I0x600003315fe0, L_0x6000002eca00;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31874d18;
p0x7fcf31875138 .port I0x600003315fe0, L_0x6000002ecc80;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31875138;
S_0x7fcf31ec7bb0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000141b90_0 .net8 "Bitline1", 0 0, p0x7fcf318702c8;  1 drivers, strength-aware
v0x6000001418c0_0 .net8 "Bitline2", 0 0, p0x7fcf318702f8;  1 drivers, strength-aware
v0x600000141560_0 .net "D", 0 0, L_0x6000002ecd20;  1 drivers
v0x600000141290_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000140f30_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000140c60_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000140900_0 .net *"_ivl_0", 0 0, L_0x60000021e4e0;  1 drivers
o0x7fcf318703b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000140630_0 name=_ivl_2
v0x6000001402d0_0 .net *"_ivl_6", 0 0, L_0x60000021e620;  1 drivers
o0x7fcf31870418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000140000_0 name=_ivl_8
v0x600000364000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000364090_0 .net "dffOut", 0 0, v0x6000001421c0_0;  1 drivers
v0x600000364120_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021e4e0 .functor MUXZ 1, v0x6000001421c0_0, L_0x6000002ecd20, L_0x6000002fd860, C4<>;
L_0x60000021e580 .functor MUXZ 1, o0x7fcf318703b8, L_0x60000021e4e0, L_0x6000002fe260, C4<>;
L_0x60000021e620 .functor MUXZ 1, v0x6000001421c0_0, L_0x6000002ecd20, L_0x6000002fd860, C4<>;
L_0x60000021e6c0 .functor MUXZ 1, o0x7fcf31870418, L_0x60000021e620, L_0x6000002fec60, C4<>;
S_0x7fcf31ec7440 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec7bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000142e20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000142b50_0 .net "d", 0 0, L_0x6000002ecd20;  alias, 1 drivers
v0x6000001427f0_0 .net "q", 0 0, v0x6000001421c0_0;  alias, 1 drivers
v0x600000142520_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000001421c0_0 .var "state", 0 0;
v0x600000141ef0_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec6cd0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000364510_0 .net8 "Bitline1", 0 0, p0x7fcf31870748;  1 drivers, strength-aware
v0x6000003645a0_0 .net8 "Bitline2", 0 0, p0x7fcf31870778;  1 drivers, strength-aware
v0x600000364630_0 .net "D", 0 0, L_0x6000002ecdc0;  1 drivers
v0x6000003646c0_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000364750_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x6000003647e0_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000364870_0 .net *"_ivl_0", 0 0, L_0x60000021e760;  1 drivers
o0x7fcf318707d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000364900_0 name=_ivl_2
v0x600000364990_0 .net *"_ivl_6", 0 0, L_0x60000021e8a0;  1 drivers
o0x7fcf31870838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000364a20_0 name=_ivl_8
v0x600000364ab0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000364b40_0 .net "dffOut", 0 0, v0x6000003643f0_0;  1 drivers
v0x600000364bd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021e760 .functor MUXZ 1, v0x6000003643f0_0, L_0x6000002ecdc0, L_0x6000002fd860, C4<>;
L_0x60000021e800 .functor MUXZ 1, o0x7fcf318707d8, L_0x60000021e760, L_0x6000002fe260, C4<>;
L_0x60000021e8a0 .functor MUXZ 1, v0x6000003643f0_0, L_0x6000002ecdc0, L_0x6000002fd860, C4<>;
L_0x60000021e940 .functor MUXZ 1, o0x7fcf31870838, L_0x60000021e8a0, L_0x6000002fec60, C4<>;
S_0x7fcf31ec6560 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec6cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003641b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000364240_0 .net "d", 0 0, L_0x6000002ecdc0;  alias, 1 drivers
v0x6000003642d0_0 .net "q", 0 0, v0x6000003643f0_0;  alias, 1 drivers
v0x600000364360_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003643f0_0 .var "state", 0 0;
v0x600000364480_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec5df0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000364fc0_0 .net8 "Bitline1", 0 0, p0x7fcf31870b68;  1 drivers, strength-aware
v0x600000365050_0 .net8 "Bitline2", 0 0, p0x7fcf31870b98;  1 drivers, strength-aware
v0x6000003650e0_0 .net "D", 0 0, L_0x6000002ece60;  1 drivers
v0x600000365170_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000365200_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000365290_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000365320_0 .net *"_ivl_0", 0 0, L_0x60000021e9e0;  1 drivers
o0x7fcf31870bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003653b0_0 name=_ivl_2
v0x600000365440_0 .net *"_ivl_6", 0 0, L_0x60000021eb20;  1 drivers
o0x7fcf31870c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003654d0_0 name=_ivl_8
v0x600000365560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003655f0_0 .net "dffOut", 0 0, v0x600000364ea0_0;  1 drivers
v0x600000365680_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021e9e0 .functor MUXZ 1, v0x600000364ea0_0, L_0x6000002ece60, L_0x6000002fd860, C4<>;
L_0x60000021ea80 .functor MUXZ 1, o0x7fcf31870bf8, L_0x60000021e9e0, L_0x6000002fe260, C4<>;
L_0x60000021eb20 .functor MUXZ 1, v0x600000364ea0_0, L_0x6000002ece60, L_0x6000002fd860, C4<>;
L_0x60000021ebc0 .functor MUXZ 1, o0x7fcf31870c58, L_0x60000021eb20, L_0x6000002fec60, C4<>;
S_0x7fcf31ec5680 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec5df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000364c60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000364cf0_0 .net "d", 0 0, L_0x6000002ece60;  alias, 1 drivers
v0x600000364d80_0 .net "q", 0 0, v0x600000364ea0_0;  alias, 1 drivers
v0x600000364e10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000364ea0_0 .var "state", 0 0;
v0x600000364f30_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec4f10 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000365a70_0 .net8 "Bitline1", 0 0, p0x7fcf31870f88;  1 drivers, strength-aware
v0x600000365b00_0 .net8 "Bitline2", 0 0, p0x7fcf31870fb8;  1 drivers, strength-aware
v0x600000365b90_0 .net "D", 0 0, L_0x6000002ecf00;  1 drivers
v0x600000365c20_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000365cb0_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000365d40_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000365dd0_0 .net *"_ivl_0", 0 0, L_0x60000021ec60;  1 drivers
o0x7fcf31871018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000365e60_0 name=_ivl_2
v0x600000365ef0_0 .net *"_ivl_6", 0 0, L_0x60000021eda0;  1 drivers
o0x7fcf31871078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000365f80_0 name=_ivl_8
v0x600000366010_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003660a0_0 .net "dffOut", 0 0, v0x600000365950_0;  1 drivers
v0x600000366130_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021ec60 .functor MUXZ 1, v0x600000365950_0, L_0x6000002ecf00, L_0x6000002fd860, C4<>;
L_0x60000021ed00 .functor MUXZ 1, o0x7fcf31871018, L_0x60000021ec60, L_0x6000002fe260, C4<>;
L_0x60000021eda0 .functor MUXZ 1, v0x600000365950_0, L_0x6000002ecf00, L_0x6000002fd860, C4<>;
L_0x60000021ee40 .functor MUXZ 1, o0x7fcf31871078, L_0x60000021eda0, L_0x6000002fec60, C4<>;
S_0x7fcf31ec47a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec4f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000365710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003657a0_0 .net "d", 0 0, L_0x6000002ecf00;  alias, 1 drivers
v0x600000365830_0 .net "q", 0 0, v0x600000365950_0;  alias, 1 drivers
v0x6000003658c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000365950_0 .var "state", 0 0;
v0x6000003659e0_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec4030 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000366520_0 .net8 "Bitline1", 0 0, p0x7fcf318713a8;  1 drivers, strength-aware
v0x6000003665b0_0 .net8 "Bitline2", 0 0, p0x7fcf318713d8;  1 drivers, strength-aware
v0x600000366640_0 .net "D", 0 0, L_0x6000002ecfa0;  1 drivers
v0x6000003666d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000366760_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x6000003667f0_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000366880_0 .net *"_ivl_0", 0 0, L_0x60000021eee0;  1 drivers
o0x7fcf31871438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000366910_0 name=_ivl_2
v0x6000003669a0_0 .net *"_ivl_6", 0 0, L_0x60000021f020;  1 drivers
o0x7fcf31871498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000366a30_0 name=_ivl_8
v0x600000366ac0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000366b50_0 .net "dffOut", 0 0, v0x600000366400_0;  1 drivers
v0x600000366be0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021eee0 .functor MUXZ 1, v0x600000366400_0, L_0x6000002ecfa0, L_0x6000002fd860, C4<>;
L_0x60000021ef80 .functor MUXZ 1, o0x7fcf31871438, L_0x60000021eee0, L_0x6000002fe260, C4<>;
L_0x60000021f020 .functor MUXZ 1, v0x600000366400_0, L_0x6000002ecfa0, L_0x6000002fd860, C4<>;
L_0x60000021f0c0 .functor MUXZ 1, o0x7fcf31871498, L_0x60000021f020, L_0x6000002fec60, C4<>;
S_0x7fcf31ec38c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec4030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003661c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000366250_0 .net "d", 0 0, L_0x6000002ecfa0;  alias, 1 drivers
v0x6000003662e0_0 .net "q", 0 0, v0x600000366400_0;  alias, 1 drivers
v0x600000366370_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000366400_0 .var "state", 0 0;
v0x600000366490_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec3150 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000366fd0_0 .net8 "Bitline1", 0 0, p0x7fcf318717c8;  1 drivers, strength-aware
v0x600000367060_0 .net8 "Bitline2", 0 0, p0x7fcf318717f8;  1 drivers, strength-aware
v0x6000003670f0_0 .net "D", 0 0, L_0x6000002ed040;  1 drivers
v0x600000367180_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000367210_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x6000003672a0_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000367330_0 .net *"_ivl_0", 0 0, L_0x60000021f160;  1 drivers
o0x7fcf31871858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003673c0_0 name=_ivl_2
v0x600000367450_0 .net *"_ivl_6", 0 0, L_0x60000021f2a0;  1 drivers
o0x7fcf318718b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003674e0_0 name=_ivl_8
v0x600000367570_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000367600_0 .net "dffOut", 0 0, v0x600000366eb0_0;  1 drivers
v0x600000367690_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021f160 .functor MUXZ 1, v0x600000366eb0_0, L_0x6000002ed040, L_0x6000002fd860, C4<>;
L_0x60000021f200 .functor MUXZ 1, o0x7fcf31871858, L_0x60000021f160, L_0x6000002fe260, C4<>;
L_0x60000021f2a0 .functor MUXZ 1, v0x600000366eb0_0, L_0x6000002ed040, L_0x6000002fd860, C4<>;
L_0x60000021f340 .functor MUXZ 1, o0x7fcf318718b8, L_0x60000021f2a0, L_0x6000002fec60, C4<>;
S_0x7fcf31ec29e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec3150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000366c70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000366d00_0 .net "d", 0 0, L_0x6000002ed040;  alias, 1 drivers
v0x600000366d90_0 .net "q", 0 0, v0x600000366eb0_0;  alias, 1 drivers
v0x600000366e20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000366eb0_0 .var "state", 0 0;
v0x600000366f40_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec2270 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000367a80_0 .net8 "Bitline1", 0 0, p0x7fcf31871be8;  1 drivers, strength-aware
v0x600000367b10_0 .net8 "Bitline2", 0 0, p0x7fcf31871c18;  1 drivers, strength-aware
v0x600000367ba0_0 .net "D", 0 0, L_0x6000002ed0e0;  1 drivers
v0x600000367c30_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000367cc0_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000367d50_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000367de0_0 .net *"_ivl_0", 0 0, L_0x60000021f3e0;  1 drivers
o0x7fcf31871c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000367e70_0 name=_ivl_2
v0x600000367f00_0 .net *"_ivl_6", 0 0, L_0x60000021f520;  1 drivers
o0x7fcf31871cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000378000_0 name=_ivl_8
v0x600000378090_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000378120_0 .net "dffOut", 0 0, v0x600000367960_0;  1 drivers
v0x6000003781b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021f3e0 .functor MUXZ 1, v0x600000367960_0, L_0x6000002ed0e0, L_0x6000002fd860, C4<>;
L_0x60000021f480 .functor MUXZ 1, o0x7fcf31871c78, L_0x60000021f3e0, L_0x6000002fe260, C4<>;
L_0x60000021f520 .functor MUXZ 1, v0x600000367960_0, L_0x6000002ed0e0, L_0x6000002fd860, C4<>;
L_0x60000021f5c0 .functor MUXZ 1, o0x7fcf31871cd8, L_0x60000021f520, L_0x6000002fec60, C4<>;
S_0x7fcf31ec1b00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec2270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000367720_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003677b0_0 .net "d", 0 0, L_0x6000002ed0e0;  alias, 1 drivers
v0x600000367840_0 .net "q", 0 0, v0x600000367960_0;  alias, 1 drivers
v0x6000003678d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000367960_0 .var "state", 0 0;
v0x6000003679f0_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec1390 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003785a0_0 .net8 "Bitline1", 0 0, p0x7fcf31873008;  1 drivers, strength-aware
v0x600000071050_0 .net8 "Bitline2", 0 0, p0x7fcf31873038;  1 drivers, strength-aware
v0x6000000710e0_0 .net "D", 0 0, L_0x6000002ed180;  1 drivers
v0x600000071170_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000378630_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x6000003786c0_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000378750_0 .net *"_ivl_0", 0 0, L_0x60000021f660;  1 drivers
o0x7fcf31873098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003787e0_0 name=_ivl_2
v0x600000378870_0 .net *"_ivl_6", 0 0, L_0x60000021f7a0;  1 drivers
o0x7fcf318730f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000378900_0 name=_ivl_8
v0x600000378990_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000378a20_0 .net "dffOut", 0 0, v0x600000378480_0;  1 drivers
v0x600000378ab0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021f660 .functor MUXZ 1, v0x600000378480_0, L_0x6000002ed180, L_0x6000002fd860, C4<>;
L_0x60000021f700 .functor MUXZ 1, o0x7fcf31873098, L_0x60000021f660, L_0x6000002fe260, C4<>;
L_0x60000021f7a0 .functor MUXZ 1, v0x600000378480_0, L_0x6000002ed180, L_0x6000002fd860, C4<>;
L_0x60000021f840 .functor MUXZ 1, o0x7fcf318730f8, L_0x60000021f7a0, L_0x6000002fec60, C4<>;
S_0x7fcf31ec0c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec1390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000378240_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003782d0_0 .net "d", 0 0, L_0x6000002ed180;  alias, 1 drivers
v0x600000378360_0 .net "q", 0 0, v0x600000378480_0;  alias, 1 drivers
v0x6000003783f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000378480_0 .var "state", 0 0;
v0x600000378510_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ec04b0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000378ea0_0 .net8 "Bitline1", 0 0, p0x7fcf31873428;  1 drivers, strength-aware
v0x600000378f30_0 .net8 "Bitline2", 0 0, p0x7fcf31873458;  1 drivers, strength-aware
v0x600000378fc0_0 .net "D", 0 0, L_0x6000002ed220;  1 drivers
v0x600000379050_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x6000003790e0_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000379170_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000379200_0 .net *"_ivl_0", 0 0, L_0x60000021f8e0;  1 drivers
o0x7fcf318734b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000379290_0 name=_ivl_2
v0x600000379320_0 .net *"_ivl_6", 0 0, L_0x60000021fa20;  1 drivers
o0x7fcf31873518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003793b0_0 name=_ivl_8
v0x600000379440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003794d0_0 .net "dffOut", 0 0, v0x600000378d80_0;  1 drivers
v0x600000379560_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021f8e0 .functor MUXZ 1, v0x600000378d80_0, L_0x6000002ed220, L_0x6000002fd860, C4<>;
L_0x60000021f980 .functor MUXZ 1, o0x7fcf318734b8, L_0x60000021f8e0, L_0x6000002fe260, C4<>;
L_0x60000021fa20 .functor MUXZ 1, v0x600000378d80_0, L_0x6000002ed220, L_0x6000002fd860, C4<>;
L_0x60000021fac0 .functor MUXZ 1, o0x7fcf31873518, L_0x60000021fa20, L_0x6000002fec60, C4<>;
S_0x7fcf31ebfd40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ec04b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000378b40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000378bd0_0 .net "d", 0 0, L_0x6000002ed220;  alias, 1 drivers
v0x600000378c60_0 .net "q", 0 0, v0x600000378d80_0;  alias, 1 drivers
v0x600000378cf0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000378d80_0 .var "state", 0 0;
v0x600000378e10_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ebee60 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000379950_0 .net8 "Bitline1", 0 0, p0x7fcf31873848;  1 drivers, strength-aware
v0x6000003799e0_0 .net8 "Bitline2", 0 0, p0x7fcf31873878;  1 drivers, strength-aware
v0x600000379a70_0 .net "D", 0 0, L_0x6000002ed2c0;  1 drivers
v0x600000379b00_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000379b90_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000379c20_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000379cb0_0 .net *"_ivl_0", 0 0, L_0x60000021fb60;  1 drivers
o0x7fcf318738d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000379d40_0 name=_ivl_2
v0x600000379dd0_0 .net *"_ivl_6", 0 0, L_0x60000021fca0;  1 drivers
o0x7fcf31873938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000379e60_0 name=_ivl_8
v0x600000379ef0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000379f80_0 .net "dffOut", 0 0, v0x600000379830_0;  1 drivers
v0x60000037a010_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021fb60 .functor MUXZ 1, v0x600000379830_0, L_0x6000002ed2c0, L_0x6000002fd860, C4<>;
L_0x60000021fc00 .functor MUXZ 1, o0x7fcf318738d8, L_0x60000021fb60, L_0x6000002fe260, C4<>;
L_0x60000021fca0 .functor MUXZ 1, v0x600000379830_0, L_0x6000002ed2c0, L_0x6000002fd860, C4<>;
L_0x60000021fd40 .functor MUXZ 1, o0x7fcf31873938, L_0x60000021fca0, L_0x6000002fec60, C4<>;
S_0x7fcf31ebe6f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ebee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003795f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000379680_0 .net "d", 0 0, L_0x6000002ed2c0;  alias, 1 drivers
v0x600000379710_0 .net "q", 0 0, v0x600000379830_0;  alias, 1 drivers
v0x6000003797a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000379830_0 .var "state", 0 0;
v0x6000003798c0_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ebdf80 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037a400_0 .net8 "Bitline1", 0 0, p0x7fcf31873c68;  1 drivers, strength-aware
v0x60000037a490_0 .net8 "Bitline2", 0 0, p0x7fcf31873c98;  1 drivers, strength-aware
v0x60000037a520_0 .net "D", 0 0, L_0x6000002ed360;  1 drivers
v0x60000037a5b0_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x60000037a640_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x60000037a6d0_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x60000037a760_0 .net *"_ivl_0", 0 0, L_0x60000021fde0;  1 drivers
o0x7fcf31873cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037a7f0_0 name=_ivl_2
v0x60000037a880_0 .net *"_ivl_6", 0 0, L_0x60000021ff20;  1 drivers
o0x7fcf31873d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037a910_0 name=_ivl_8
v0x60000037a9a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037aa30_0 .net "dffOut", 0 0, v0x60000037a2e0_0;  1 drivers
v0x60000037aac0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x60000021fde0 .functor MUXZ 1, v0x60000037a2e0_0, L_0x6000002ed360, L_0x6000002fd860, C4<>;
L_0x60000021fe80 .functor MUXZ 1, o0x7fcf31873cf8, L_0x60000021fde0, L_0x6000002fe260, C4<>;
L_0x60000021ff20 .functor MUXZ 1, v0x60000037a2e0_0, L_0x6000002ed360, L_0x6000002fd860, C4<>;
L_0x6000002ec000 .functor MUXZ 1, o0x7fcf31873d58, L_0x60000021ff20, L_0x6000002fec60, C4<>;
S_0x7fcf31ebd810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ebdf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037a0a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037a130_0 .net "d", 0 0, L_0x6000002ed360;  alias, 1 drivers
v0x60000037a1c0_0 .net "q", 0 0, v0x60000037a2e0_0;  alias, 1 drivers
v0x60000037a250_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037a2e0_0 .var "state", 0 0;
v0x60000037a370_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31ebd0a0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000071200_0 .net8 "Bitline1", 0 0, p0x7fcf31874088;  1 drivers, strength-aware
v0x600000071290_0 .net8 "Bitline2", 0 0, p0x7fcf318740b8;  1 drivers, strength-aware
v0x600000071320_0 .net "D", 0 0, L_0x6000002ed400;  1 drivers
v0x6000000713b0_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000071440_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x6000000714d0_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000071560_0 .net *"_ivl_0", 0 0, L_0x6000002ec0a0;  1 drivers
o0x7fcf31874118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000715f0_0 name=_ivl_2
v0x600000071680_0 .net *"_ivl_6", 0 0, L_0x6000002ec1e0;  1 drivers
o0x7fcf31874178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071710_0 name=_ivl_8
v0x6000000717a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000071830_0 .net "dffOut", 0 0, v0x60000037ad90_0;  1 drivers
v0x6000000718c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ec0a0 .functor MUXZ 1, v0x60000037ad90_0, L_0x6000002ed400, L_0x6000002fd860, C4<>;
L_0x6000002ec140 .functor MUXZ 1, o0x7fcf31874118, L_0x6000002ec0a0, L_0x6000002fe260, C4<>;
L_0x6000002ec1e0 .functor MUXZ 1, v0x60000037ad90_0, L_0x6000002ed400, L_0x6000002fd860, C4<>;
L_0x6000002ec280 .functor MUXZ 1, o0x7fcf31874178, L_0x6000002ec1e0, L_0x6000002fec60, C4<>;
S_0x7fcf32923c70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ebd0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037ab50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037abe0_0 .net "d", 0 0, L_0x6000002ed400;  alias, 1 drivers
v0x60000037ac70_0 .net "q", 0 0, v0x60000037ad90_0;  alias, 1 drivers
v0x60000037ad00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037ad90_0 .var "state", 0 0;
v0x60000037ae20_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31d15190 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000071cb0_0 .net8 "Bitline1", 0 0, p0x7fcf318744a8;  1 drivers, strength-aware
v0x600000071d40_0 .net8 "Bitline2", 0 0, p0x7fcf318744d8;  1 drivers, strength-aware
v0x600000071dd0_0 .net "D", 0 0, L_0x6000002ed4a0;  1 drivers
v0x600000071e60_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x600000071ef0_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000071f80_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000072010_0 .net *"_ivl_0", 0 0, L_0x6000002ec320;  1 drivers
o0x7fcf31874538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000720a0_0 name=_ivl_2
v0x600000072130_0 .net *"_ivl_6", 0 0, L_0x6000002ec460;  1 drivers
o0x7fcf31874598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000721c0_0 name=_ivl_8
v0x600000072250_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000722e0_0 .net "dffOut", 0 0, v0x600000071b90_0;  1 drivers
v0x600000072370_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ec320 .functor MUXZ 1, v0x600000071b90_0, L_0x6000002ed4a0, L_0x6000002fd860, C4<>;
L_0x6000002ec3c0 .functor MUXZ 1, o0x7fcf31874538, L_0x6000002ec320, L_0x6000002fe260, C4<>;
L_0x6000002ec460 .functor MUXZ 1, v0x600000071b90_0, L_0x6000002ed4a0, L_0x6000002fd860, C4<>;
L_0x6000002ec500 .functor MUXZ 1, o0x7fcf31874598, L_0x6000002ec460, L_0x6000002fec60, C4<>;
S_0x7fcf31d14b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d15190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000071950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000719e0_0 .net "d", 0 0, L_0x6000002ed4a0;  alias, 1 drivers
v0x600000071a70_0 .net "q", 0 0, v0x600000071b90_0;  alias, 1 drivers
v0x600000071b00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000071b90_0 .var "state", 0 0;
v0x600000071c20_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf31d143c0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000072760_0 .net8 "Bitline1", 0 0, p0x7fcf318748c8;  1 drivers, strength-aware
v0x6000000727f0_0 .net8 "Bitline2", 0 0, p0x7fcf318748f8;  1 drivers, strength-aware
v0x600000072880_0 .net "D", 0 0, L_0x6000002ed540;  1 drivers
v0x600000072910_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x6000000729a0_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000072a30_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000072ac0_0 .net *"_ivl_0", 0 0, L_0x6000002ec5a0;  1 drivers
o0x7fcf31874958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072b50_0 name=_ivl_2
v0x600000072be0_0 .net *"_ivl_6", 0 0, L_0x6000002ec6e0;  1 drivers
o0x7fcf318749b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072c70_0 name=_ivl_8
v0x600000072d00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000072d90_0 .net "dffOut", 0 0, v0x600000072640_0;  1 drivers
v0x600000072e20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ec5a0 .functor MUXZ 1, v0x600000072640_0, L_0x6000002ed540, L_0x6000002fd860, C4<>;
L_0x6000002ec640 .functor MUXZ 1, o0x7fcf31874958, L_0x6000002ec5a0, L_0x6000002fe260, C4<>;
L_0x6000002ec6e0 .functor MUXZ 1, v0x600000072640_0, L_0x6000002ed540, L_0x6000002fd860, C4<>;
L_0x6000002ec780 .functor MUXZ 1, o0x7fcf318749b8, L_0x6000002ec6e0, L_0x6000002fec60, C4<>;
S_0x7fcf31d11fa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d143c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000072400_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000072490_0 .net "d", 0 0, L_0x6000002ed540;  alias, 1 drivers
v0x600000072520_0 .net "q", 0 0, v0x600000072640_0;  alias, 1 drivers
v0x6000000725b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000072640_0 .var "state", 0 0;
v0x6000000726d0_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf32a9eb80 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e9f80_0 .net8 "Bitline1", 0 0, p0x7fcf31874ce8;  1 drivers, strength-aware
v0x6000000e9cb0_0 .net8 "Bitline2", 0 0, p0x7fcf31874d18;  1 drivers, strength-aware
v0x6000000e9950_0 .net "D", 0 0, L_0x6000002ed5e0;  1 drivers
v0x6000000e9680_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x6000000e9320_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x6000000e9050_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x6000000e8cf0_0 .net *"_ivl_0", 0 0, L_0x6000002ec820;  1 drivers
o0x7fcf31874d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003627f0_0 name=_ivl_2
v0x600000362880_0 .net *"_ivl_6", 0 0, L_0x6000002ec960;  1 drivers
o0x7fcf31874dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000362910_0 name=_ivl_8
v0x6000003629a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000362a30_0 .net "dffOut", 0 0, v0x6000003626d0_0;  1 drivers
v0x600000362ac0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ec820 .functor MUXZ 1, v0x6000003626d0_0, L_0x6000002ed5e0, L_0x6000002fd860, C4<>;
L_0x6000002ec8c0 .functor MUXZ 1, o0x7fcf31874d78, L_0x6000002ec820, L_0x6000002fe260, C4<>;
L_0x6000002ec960 .functor MUXZ 1, v0x6000003626d0_0, L_0x6000002ed5e0, L_0x6000002fd860, C4<>;
L_0x6000002eca00 .functor MUXZ 1, o0x7fcf31874dd8, L_0x6000002ec960, L_0x6000002fec60, C4<>;
S_0x7fcf32a9e740 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9eb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000362490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000362520_0 .net "d", 0 0, L_0x6000002ed5e0;  alias, 1 drivers
v0x6000003625b0_0 .net "q", 0 0, v0x6000003626d0_0;  alias, 1 drivers
v0x600000362640_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003626d0_0 .var "state", 0 0;
v0x600000362760_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf32a9e410 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ec8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000362eb0_0 .net8 "Bitline1", 0 0, p0x7fcf31875108;  1 drivers, strength-aware
v0x600000362f40_0 .net8 "Bitline2", 0 0, p0x7fcf31875138;  1 drivers, strength-aware
v0x600000362fd0_0 .net "D", 0 0, L_0x6000002ed680;  1 drivers
v0x600000363060_0 .net "ReadEnable1", 0 0, L_0x6000002fe260;  alias, 1 drivers
v0x6000003630f0_0 .net "ReadEnable2", 0 0, L_0x6000002fec60;  alias, 1 drivers
v0x600000363180_0 .net "WriteEnable", 0 0, L_0x6000002fd860;  alias, 1 drivers
v0x600000363210_0 .net *"_ivl_0", 0 0, L_0x6000002ecaa0;  1 drivers
o0x7fcf31875198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003632a0_0 name=_ivl_2
v0x600000363330_0 .net *"_ivl_6", 0 0, L_0x6000002ecbe0;  1 drivers
o0x7fcf318751f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003633c0_0 name=_ivl_8
v0x600000363450_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003634e0_0 .net "dffOut", 0 0, v0x600000362d90_0;  1 drivers
v0x600000363570_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ecaa0 .functor MUXZ 1, v0x600000362d90_0, L_0x6000002ed680, L_0x6000002fd860, C4<>;
L_0x6000002ecb40 .functor MUXZ 1, o0x7fcf31875198, L_0x6000002ecaa0, L_0x6000002fe260, C4<>;
L_0x6000002ecbe0 .functor MUXZ 1, v0x600000362d90_0, L_0x6000002ed680, L_0x6000002fd860, C4<>;
L_0x6000002ecc80 .functor MUXZ 1, o0x7fcf318751f8, L_0x6000002ecbe0, L_0x6000002fec60, C4<>;
S_0x7fcf32a9dfd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9e410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000362b50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000362be0_0 .net "d", 0 0, L_0x6000002ed680;  alias, 1 drivers
v0x600000362c70_0 .net "q", 0 0, v0x600000362d90_0;  alias, 1 drivers
v0x600000362d00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000362d90_0 .var "state", 0 0;
v0x600000362e20_0 .net "wen", 0 0, L_0x6000002fd860;  alias, 1 drivers
S_0x7fcf32a9d530 .scope module, "regArray[11]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003766d0_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x600000376760_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x6000003767f0_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x600000376880_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  1 drivers
v0x600000376910_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  1 drivers
v0x6000003769a0_0 .net "WriteReg", 0 0, L_0x6000002fd900;  1 drivers
v0x600000376a30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000376ac0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002eff20 .part v0x600000339050_0, 0, 1;
L_0x6000002e0000 .part v0x600000339050_0, 1, 1;
L_0x6000002e00a0 .part v0x600000339050_0, 2, 1;
L_0x6000002e0140 .part v0x600000339050_0, 3, 1;
L_0x6000002e01e0 .part v0x600000339050_0, 4, 1;
L_0x6000002e0280 .part v0x600000339050_0, 5, 1;
L_0x6000002e0320 .part v0x600000339050_0, 6, 1;
L_0x6000002e03c0 .part v0x600000339050_0, 7, 1;
L_0x6000002e0460 .part v0x600000339050_0, 8, 1;
L_0x6000002e0500 .part v0x600000339050_0, 9, 1;
L_0x6000002e05a0 .part v0x600000339050_0, 10, 1;
L_0x6000002e0640 .part v0x600000339050_0, 11, 1;
L_0x6000002e06e0 .part v0x600000339050_0, 12, 1;
L_0x6000002e0780 .part v0x600000339050_0, 13, 1;
L_0x6000002e0820 .part v0x600000339050_0, 14, 1;
L_0x6000002e08c0 .part v0x600000339050_0, 15, 1;
p0x7fcf318756d8 .port I0x600003307160, L_0x6000002ed7c0;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf318756d8;
p0x7fcf31875b58 .port I0x600003307160, L_0x6000002eda40;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31875b58;
p0x7fcf31875f78 .port I0x600003307160, L_0x6000002edcc0;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31875f78;
p0x7fcf31876398 .port I0x600003307160, L_0x6000002edf40;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31876398;
p0x7fcf318767b8 .port I0x600003307160, L_0x6000002ee1c0;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf318767b8;
p0x7fcf31876bd8 .port I0x600003307160, L_0x6000002ee440;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31876bd8;
p0x7fcf31876ff8 .port I0x600003307160, L_0x6000002ee6c0;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31876ff8;
p0x7fcf31877418 .port I0x600003307160, L_0x6000002ee940;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf31877418;
p0x7fcf31877838 .port I0x600003307160, L_0x6000002eebc0;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31877838;
p0x7fcf31877c58 .port I0x600003307160, L_0x6000002eee40;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31877c58;
p0x7fcf31878078 .port I0x600003307160, L_0x6000002ef0c0;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31878078;
p0x7fcf31878498 .port I0x600003307160, L_0x6000002ef340;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31878498;
p0x7fcf318788b8 .port I0x600003307160, L_0x6000002ef5c0;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf318788b8;
p0x7fcf31878cd8 .port I0x600003307160, L_0x6000002ef840;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31878cd8;
p0x7fcf318790f8 .port I0x600003307160, L_0x6000002efac0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf318790f8;
p0x7fcf31879518 .port I0x600003307160, L_0x6000002efd40;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf31879518;
p0x7fcf31875708 .port I0x600003315fe0, L_0x6000002ed900;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31875708;
p0x7fcf31875b88 .port I0x600003315fe0, L_0x6000002edb80;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31875b88;
p0x7fcf31875fa8 .port I0x600003315fe0, L_0x6000002ede00;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31875fa8;
p0x7fcf318763c8 .port I0x600003315fe0, L_0x6000002ee080;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318763c8;
p0x7fcf318767e8 .port I0x600003315fe0, L_0x6000002ee300;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318767e8;
p0x7fcf31876c08 .port I0x600003315fe0, L_0x6000002ee580;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31876c08;
p0x7fcf31877028 .port I0x600003315fe0, L_0x6000002ee800;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31877028;
p0x7fcf31877448 .port I0x600003315fe0, L_0x6000002eea80;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31877448;
p0x7fcf31877868 .port I0x600003315fe0, L_0x6000002eed00;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31877868;
p0x7fcf31877c88 .port I0x600003315fe0, L_0x6000002eef80;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31877c88;
p0x7fcf318780a8 .port I0x600003315fe0, L_0x6000002ef200;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318780a8;
p0x7fcf318784c8 .port I0x600003315fe0, L_0x6000002ef480;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318784c8;
p0x7fcf318788e8 .port I0x600003315fe0, L_0x6000002ef700;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318788e8;
p0x7fcf31878d08 .port I0x600003315fe0, L_0x6000002ef980;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31878d08;
p0x7fcf31879128 .port I0x600003315fe0, L_0x6000002efc00;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31879128;
p0x7fcf31879548 .port I0x600003315fe0, L_0x6000002efe80;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31879548;
S_0x7fcf32a9d0f0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000363de0_0 .net8 "Bitline1", 0 0, p0x7fcf318756d8;  1 drivers, strength-aware
v0x600000363e70_0 .net8 "Bitline2", 0 0, p0x7fcf31875708;  1 drivers, strength-aware
v0x600000363f00_0 .net "D", 0 0, L_0x6000002eff20;  1 drivers
v0x60000037c000_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x60000037c090_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x60000037c120_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x60000037c1b0_0 .net *"_ivl_0", 0 0, L_0x6000002ed720;  1 drivers
o0x7fcf318757c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037c240_0 name=_ivl_2
v0x60000037c2d0_0 .net *"_ivl_6", 0 0, L_0x6000002ed860;  1 drivers
o0x7fcf31875828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037c360_0 name=_ivl_8
v0x60000037c3f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037c480_0 .net "dffOut", 0 0, v0x600000363cc0_0;  1 drivers
v0x60000037c510_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ed720 .functor MUXZ 1, v0x600000363cc0_0, L_0x6000002eff20, L_0x6000002fd900, C4<>;
L_0x6000002ed7c0 .functor MUXZ 1, o0x7fcf318757c8, L_0x6000002ed720, L_0x6000002fe300, C4<>;
L_0x6000002ed860 .functor MUXZ 1, v0x600000363cc0_0, L_0x6000002eff20, L_0x6000002fd900, C4<>;
L_0x6000002ed900 .functor MUXZ 1, o0x7fcf31875828, L_0x6000002ed860, L_0x6000002fed00, C4<>;
S_0x7fcf32a9cdc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9d0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000363a80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000363b10_0 .net "d", 0 0, L_0x6000002eff20;  alias, 1 drivers
v0x600000363ba0_0 .net "q", 0 0, v0x600000363cc0_0;  alias, 1 drivers
v0x600000363c30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000363cc0_0 .var "state", 0 0;
v0x600000363d50_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a9c980 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037c900_0 .net8 "Bitline1", 0 0, p0x7fcf31875b58;  1 drivers, strength-aware
v0x60000037c990_0 .net8 "Bitline2", 0 0, p0x7fcf31875b88;  1 drivers, strength-aware
v0x60000037ca20_0 .net "D", 0 0, L_0x6000002e0000;  1 drivers
v0x60000037cab0_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x60000037cb40_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x60000037cbd0_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x60000037cc60_0 .net *"_ivl_0", 0 0, L_0x6000002ed9a0;  1 drivers
o0x7fcf31875be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037ccf0_0 name=_ivl_2
v0x60000037cd80_0 .net *"_ivl_6", 0 0, L_0x6000002edae0;  1 drivers
o0x7fcf31875c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037ce10_0 name=_ivl_8
v0x60000037cea0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037cf30_0 .net "dffOut", 0 0, v0x60000037c7e0_0;  1 drivers
v0x60000037cfc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ed9a0 .functor MUXZ 1, v0x60000037c7e0_0, L_0x6000002e0000, L_0x6000002fd900, C4<>;
L_0x6000002eda40 .functor MUXZ 1, o0x7fcf31875be8, L_0x6000002ed9a0, L_0x6000002fe300, C4<>;
L_0x6000002edae0 .functor MUXZ 1, v0x60000037c7e0_0, L_0x6000002e0000, L_0x6000002fd900, C4<>;
L_0x6000002edb80 .functor MUXZ 1, o0x7fcf31875c48, L_0x6000002edae0, L_0x6000002fed00, C4<>;
S_0x7fcf32a9c650 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9c980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037c5a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037c630_0 .net "d", 0 0, L_0x6000002e0000;  alias, 1 drivers
v0x60000037c6c0_0 .net "q", 0 0, v0x60000037c7e0_0;  alias, 1 drivers
v0x60000037c750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037c7e0_0 .var "state", 0 0;
v0x60000037c870_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a9c210 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037d3b0_0 .net8 "Bitline1", 0 0, p0x7fcf31875f78;  1 drivers, strength-aware
v0x60000037d440_0 .net8 "Bitline2", 0 0, p0x7fcf31875fa8;  1 drivers, strength-aware
v0x60000037d4d0_0 .net "D", 0 0, L_0x6000002e00a0;  1 drivers
v0x60000037d560_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x60000037d5f0_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x60000037d680_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x60000037d710_0 .net *"_ivl_0", 0 0, L_0x6000002edc20;  1 drivers
o0x7fcf31876008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037d7a0_0 name=_ivl_2
v0x60000037d830_0 .net *"_ivl_6", 0 0, L_0x6000002edd60;  1 drivers
o0x7fcf31876068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037d8c0_0 name=_ivl_8
v0x60000037d950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037d9e0_0 .net "dffOut", 0 0, v0x60000037d290_0;  1 drivers
v0x60000037da70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002edc20 .functor MUXZ 1, v0x60000037d290_0, L_0x6000002e00a0, L_0x6000002fd900, C4<>;
L_0x6000002edcc0 .functor MUXZ 1, o0x7fcf31876008, L_0x6000002edc20, L_0x6000002fe300, C4<>;
L_0x6000002edd60 .functor MUXZ 1, v0x60000037d290_0, L_0x6000002e00a0, L_0x6000002fd900, C4<>;
L_0x6000002ede00 .functor MUXZ 1, o0x7fcf31876068, L_0x6000002edd60, L_0x6000002fed00, C4<>;
S_0x7fcf32a9bee0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9c210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037d050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037d0e0_0 .net "d", 0 0, L_0x6000002e00a0;  alias, 1 drivers
v0x60000037d170_0 .net "q", 0 0, v0x60000037d290_0;  alias, 1 drivers
v0x60000037d200_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037d290_0 .var "state", 0 0;
v0x60000037d320_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a9baa0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037de60_0 .net8 "Bitline1", 0 0, p0x7fcf31876398;  1 drivers, strength-aware
v0x60000037def0_0 .net8 "Bitline2", 0 0, p0x7fcf318763c8;  1 drivers, strength-aware
v0x60000037df80_0 .net "D", 0 0, L_0x6000002e0140;  1 drivers
v0x60000037e010_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x60000037e0a0_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x60000037e130_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x60000037e1c0_0 .net *"_ivl_0", 0 0, L_0x6000002edea0;  1 drivers
o0x7fcf31876428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037e250_0 name=_ivl_2
v0x60000037e2e0_0 .net *"_ivl_6", 0 0, L_0x6000002edfe0;  1 drivers
o0x7fcf31876488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037e370_0 name=_ivl_8
v0x60000037e400_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037e490_0 .net "dffOut", 0 0, v0x60000037dd40_0;  1 drivers
v0x60000037e520_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002edea0 .functor MUXZ 1, v0x60000037dd40_0, L_0x6000002e0140, L_0x6000002fd900, C4<>;
L_0x6000002edf40 .functor MUXZ 1, o0x7fcf31876428, L_0x6000002edea0, L_0x6000002fe300, C4<>;
L_0x6000002edfe0 .functor MUXZ 1, v0x60000037dd40_0, L_0x6000002e0140, L_0x6000002fd900, C4<>;
L_0x6000002ee080 .functor MUXZ 1, o0x7fcf31876488, L_0x6000002edfe0, L_0x6000002fed00, C4<>;
S_0x7fcf32a9b770 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9baa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037db00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037db90_0 .net "d", 0 0, L_0x6000002e0140;  alias, 1 drivers
v0x60000037dc20_0 .net "q", 0 0, v0x60000037dd40_0;  alias, 1 drivers
v0x60000037dcb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037dd40_0 .var "state", 0 0;
v0x60000037ddd0_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a9b330 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037e910_0 .net8 "Bitline1", 0 0, p0x7fcf318767b8;  1 drivers, strength-aware
v0x60000037e9a0_0 .net8 "Bitline2", 0 0, p0x7fcf318767e8;  1 drivers, strength-aware
v0x60000037ea30_0 .net "D", 0 0, L_0x6000002e01e0;  1 drivers
v0x60000037eac0_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x60000037eb50_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x60000037ebe0_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x60000037ec70_0 .net *"_ivl_0", 0 0, L_0x6000002ee120;  1 drivers
o0x7fcf31876848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037ed00_0 name=_ivl_2
v0x60000037ed90_0 .net *"_ivl_6", 0 0, L_0x6000002ee260;  1 drivers
o0x7fcf318768a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037ee20_0 name=_ivl_8
v0x60000037eeb0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037ef40_0 .net "dffOut", 0 0, v0x60000037e7f0_0;  1 drivers
v0x60000037efd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ee120 .functor MUXZ 1, v0x60000037e7f0_0, L_0x6000002e01e0, L_0x6000002fd900, C4<>;
L_0x6000002ee1c0 .functor MUXZ 1, o0x7fcf31876848, L_0x6000002ee120, L_0x6000002fe300, C4<>;
L_0x6000002ee260 .functor MUXZ 1, v0x60000037e7f0_0, L_0x6000002e01e0, L_0x6000002fd900, C4<>;
L_0x6000002ee300 .functor MUXZ 1, o0x7fcf318768a8, L_0x6000002ee260, L_0x6000002fed00, C4<>;
S_0x7fcf32a9b000 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9b330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037e5b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037e640_0 .net "d", 0 0, L_0x6000002e01e0;  alias, 1 drivers
v0x60000037e6d0_0 .net "q", 0 0, v0x60000037e7f0_0;  alias, 1 drivers
v0x60000037e760_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037e7f0_0 .var "state", 0 0;
v0x60000037e880_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a9abc0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037f3c0_0 .net8 "Bitline1", 0 0, p0x7fcf31876bd8;  1 drivers, strength-aware
v0x60000037f450_0 .net8 "Bitline2", 0 0, p0x7fcf31876c08;  1 drivers, strength-aware
v0x60000037f4e0_0 .net "D", 0 0, L_0x6000002e0280;  1 drivers
v0x60000037f570_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x60000037f600_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x60000037f690_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x60000037f720_0 .net *"_ivl_0", 0 0, L_0x6000002ee3a0;  1 drivers
o0x7fcf31876c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037f7b0_0 name=_ivl_2
v0x60000037f840_0 .net *"_ivl_6", 0 0, L_0x6000002ee4e0;  1 drivers
o0x7fcf31876cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000037f8d0_0 name=_ivl_8
v0x60000037f960_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037f9f0_0 .net "dffOut", 0 0, v0x60000037f2a0_0;  1 drivers
v0x60000037fa80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ee3a0 .functor MUXZ 1, v0x60000037f2a0_0, L_0x6000002e0280, L_0x6000002fd900, C4<>;
L_0x6000002ee440 .functor MUXZ 1, o0x7fcf31876c68, L_0x6000002ee3a0, L_0x6000002fe300, C4<>;
L_0x6000002ee4e0 .functor MUXZ 1, v0x60000037f2a0_0, L_0x6000002e0280, L_0x6000002fd900, C4<>;
L_0x6000002ee580 .functor MUXZ 1, o0x7fcf31876cc8, L_0x6000002ee4e0, L_0x6000002fed00, C4<>;
S_0x7fcf32a66240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a9abc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037f060_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037f0f0_0 .net "d", 0 0, L_0x6000002e0280;  alias, 1 drivers
v0x60000037f180_0 .net "q", 0 0, v0x60000037f2a0_0;  alias, 1 drivers
v0x60000037f210_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037f2a0_0 .var "state", 0 0;
v0x60000037f330_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a65f10 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000037fe70_0 .net8 "Bitline1", 0 0, p0x7fcf31876ff8;  1 drivers, strength-aware
v0x60000037ff00_0 .net8 "Bitline2", 0 0, p0x7fcf31877028;  1 drivers, strength-aware
v0x600000370000_0 .net "D", 0 0, L_0x6000002e0320;  1 drivers
v0x600000370090_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000370120_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x6000003701b0_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x600000370240_0 .net *"_ivl_0", 0 0, L_0x6000002ee620;  1 drivers
o0x7fcf31877088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003702d0_0 name=_ivl_2
v0x600000370360_0 .net *"_ivl_6", 0 0, L_0x6000002ee760;  1 drivers
o0x7fcf318770e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003703f0_0 name=_ivl_8
v0x600000370480_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000370510_0 .net "dffOut", 0 0, v0x60000037fd50_0;  1 drivers
v0x6000003705a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ee620 .functor MUXZ 1, v0x60000037fd50_0, L_0x6000002e0320, L_0x6000002fd900, C4<>;
L_0x6000002ee6c0 .functor MUXZ 1, o0x7fcf31877088, L_0x6000002ee620, L_0x6000002fe300, C4<>;
L_0x6000002ee760 .functor MUXZ 1, v0x60000037fd50_0, L_0x6000002e0320, L_0x6000002fd900, C4<>;
L_0x6000002ee800 .functor MUXZ 1, o0x7fcf318770e8, L_0x6000002ee760, L_0x6000002fed00, C4<>;
S_0x7fcf32a65ad0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a65f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037fb10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000037fba0_0 .net "d", 0 0, L_0x6000002e0320;  alias, 1 drivers
v0x60000037fc30_0 .net "q", 0 0, v0x60000037fd50_0;  alias, 1 drivers
v0x60000037fcc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000037fd50_0 .var "state", 0 0;
v0x60000037fde0_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a657a0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000370990_0 .net8 "Bitline1", 0 0, p0x7fcf31877418;  1 drivers, strength-aware
v0x600000370a20_0 .net8 "Bitline2", 0 0, p0x7fcf31877448;  1 drivers, strength-aware
v0x600000370ab0_0 .net "D", 0 0, L_0x6000002e03c0;  1 drivers
v0x600000370b40_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000370bd0_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000370c60_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x600000370cf0_0 .net *"_ivl_0", 0 0, L_0x6000002ee8a0;  1 drivers
o0x7fcf318774a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000370d80_0 name=_ivl_2
v0x600000370e10_0 .net *"_ivl_6", 0 0, L_0x6000002ee9e0;  1 drivers
o0x7fcf31877508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000370ea0_0 name=_ivl_8
v0x600000370f30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000370fc0_0 .net "dffOut", 0 0, v0x600000370870_0;  1 drivers
v0x600000371050_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ee8a0 .functor MUXZ 1, v0x600000370870_0, L_0x6000002e03c0, L_0x6000002fd900, C4<>;
L_0x6000002ee940 .functor MUXZ 1, o0x7fcf318774a8, L_0x6000002ee8a0, L_0x6000002fe300, C4<>;
L_0x6000002ee9e0 .functor MUXZ 1, v0x600000370870_0, L_0x6000002e03c0, L_0x6000002fd900, C4<>;
L_0x6000002eea80 .functor MUXZ 1, o0x7fcf31877508, L_0x6000002ee9e0, L_0x6000002fed00, C4<>;
S_0x7fcf32a65360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a657a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000370630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003706c0_0 .net "d", 0 0, L_0x6000002e03c0;  alias, 1 drivers
v0x600000370750_0 .net "q", 0 0, v0x600000370870_0;  alias, 1 drivers
v0x6000003707e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000370870_0 .var "state", 0 0;
v0x600000370900_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a65030 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000371440_0 .net8 "Bitline1", 0 0, p0x7fcf31877838;  1 drivers, strength-aware
v0x6000003714d0_0 .net8 "Bitline2", 0 0, p0x7fcf31877868;  1 drivers, strength-aware
v0x600000371560_0 .net "D", 0 0, L_0x6000002e0460;  1 drivers
v0x6000003715f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000371680_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000371710_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x6000003717a0_0 .net *"_ivl_0", 0 0, L_0x6000002eeb20;  1 drivers
o0x7fcf318778c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000371830_0 name=_ivl_2
v0x6000003718c0_0 .net *"_ivl_6", 0 0, L_0x6000002eec60;  1 drivers
o0x7fcf31877928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000371950_0 name=_ivl_8
v0x6000003719e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000371a70_0 .net "dffOut", 0 0, v0x600000371320_0;  1 drivers
v0x600000371b00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002eeb20 .functor MUXZ 1, v0x600000371320_0, L_0x6000002e0460, L_0x6000002fd900, C4<>;
L_0x6000002eebc0 .functor MUXZ 1, o0x7fcf318778c8, L_0x6000002eeb20, L_0x6000002fe300, C4<>;
L_0x6000002eec60 .functor MUXZ 1, v0x600000371320_0, L_0x6000002e0460, L_0x6000002fd900, C4<>;
L_0x6000002eed00 .functor MUXZ 1, o0x7fcf31877928, L_0x6000002eec60, L_0x6000002fed00, C4<>;
S_0x7fcf32a64bf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a65030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003710e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000371170_0 .net "d", 0 0, L_0x6000002e0460;  alias, 1 drivers
v0x600000371200_0 .net "q", 0 0, v0x600000371320_0;  alias, 1 drivers
v0x600000371290_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000371320_0 .var "state", 0 0;
v0x6000003713b0_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a64480 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000371ef0_0 .net8 "Bitline1", 0 0, p0x7fcf31877c58;  1 drivers, strength-aware
v0x600000371f80_0 .net8 "Bitline2", 0 0, p0x7fcf31877c88;  1 drivers, strength-aware
v0x600000372010_0 .net "D", 0 0, L_0x6000002e0500;  1 drivers
v0x6000003720a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000372130_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x6000003721c0_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x600000372250_0 .net *"_ivl_0", 0 0, L_0x6000002eeda0;  1 drivers
o0x7fcf31877ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003722e0_0 name=_ivl_2
v0x600000372370_0 .net *"_ivl_6", 0 0, L_0x6000002eeee0;  1 drivers
o0x7fcf31877d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000372400_0 name=_ivl_8
v0x600000372490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000372520_0 .net "dffOut", 0 0, v0x600000371dd0_0;  1 drivers
v0x6000003725b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002eeda0 .functor MUXZ 1, v0x600000371dd0_0, L_0x6000002e0500, L_0x6000002fd900, C4<>;
L_0x6000002eee40 .functor MUXZ 1, o0x7fcf31877ce8, L_0x6000002eeda0, L_0x6000002fe300, C4<>;
L_0x6000002eeee0 .functor MUXZ 1, v0x600000371dd0_0, L_0x6000002e0500, L_0x6000002fd900, C4<>;
L_0x6000002eef80 .functor MUXZ 1, o0x7fcf31877d48, L_0x6000002eeee0, L_0x6000002fed00, C4<>;
S_0x7fcf32a64150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a64480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000371b90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000371c20_0 .net "d", 0 0, L_0x6000002e0500;  alias, 1 drivers
v0x600000371cb0_0 .net "q", 0 0, v0x600000371dd0_0;  alias, 1 drivers
v0x600000371d40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000371dd0_0 .var "state", 0 0;
v0x600000371e60_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a63d10 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003729a0_0 .net8 "Bitline1", 0 0, p0x7fcf31878078;  1 drivers, strength-aware
v0x600000372a30_0 .net8 "Bitline2", 0 0, p0x7fcf318780a8;  1 drivers, strength-aware
v0x600000372ac0_0 .net "D", 0 0, L_0x6000002e05a0;  1 drivers
v0x600000372b50_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000372be0_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000372c70_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x600000372d00_0 .net *"_ivl_0", 0 0, L_0x6000002ef020;  1 drivers
o0x7fcf31878108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000372d90_0 name=_ivl_2
v0x600000372e20_0 .net *"_ivl_6", 0 0, L_0x6000002ef160;  1 drivers
o0x7fcf31878168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000372eb0_0 name=_ivl_8
v0x600000372f40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000372fd0_0 .net "dffOut", 0 0, v0x600000372880_0;  1 drivers
v0x600000373060_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ef020 .functor MUXZ 1, v0x600000372880_0, L_0x6000002e05a0, L_0x6000002fd900, C4<>;
L_0x6000002ef0c0 .functor MUXZ 1, o0x7fcf31878108, L_0x6000002ef020, L_0x6000002fe300, C4<>;
L_0x6000002ef160 .functor MUXZ 1, v0x600000372880_0, L_0x6000002e05a0, L_0x6000002fd900, C4<>;
L_0x6000002ef200 .functor MUXZ 1, o0x7fcf31878168, L_0x6000002ef160, L_0x6000002fed00, C4<>;
S_0x7fcf32a639e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a63d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000372640_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003726d0_0 .net "d", 0 0, L_0x6000002e05a0;  alias, 1 drivers
v0x600000372760_0 .net "q", 0 0, v0x600000372880_0;  alias, 1 drivers
v0x6000003727f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000372880_0 .var "state", 0 0;
v0x600000372910_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a635a0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000373450_0 .net8 "Bitline1", 0 0, p0x7fcf31878498;  1 drivers, strength-aware
v0x6000003734e0_0 .net8 "Bitline2", 0 0, p0x7fcf318784c8;  1 drivers, strength-aware
v0x600000373570_0 .net "D", 0 0, L_0x6000002e0640;  1 drivers
v0x600000373600_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000373690_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000373720_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x6000003737b0_0 .net *"_ivl_0", 0 0, L_0x6000002ef2a0;  1 drivers
o0x7fcf31878528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000373840_0 name=_ivl_2
v0x6000003738d0_0 .net *"_ivl_6", 0 0, L_0x6000002ef3e0;  1 drivers
o0x7fcf31878588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000373960_0 name=_ivl_8
v0x6000003739f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000373a80_0 .net "dffOut", 0 0, v0x600000373330_0;  1 drivers
v0x600000373b10_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ef2a0 .functor MUXZ 1, v0x600000373330_0, L_0x6000002e0640, L_0x6000002fd900, C4<>;
L_0x6000002ef340 .functor MUXZ 1, o0x7fcf31878528, L_0x6000002ef2a0, L_0x6000002fe300, C4<>;
L_0x6000002ef3e0 .functor MUXZ 1, v0x600000373330_0, L_0x6000002e0640, L_0x6000002fd900, C4<>;
L_0x6000002ef480 .functor MUXZ 1, o0x7fcf31878588, L_0x6000002ef3e0, L_0x6000002fed00, C4<>;
S_0x7fcf32a63270 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a635a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003730f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000373180_0 .net "d", 0 0, L_0x6000002e0640;  alias, 1 drivers
v0x600000373210_0 .net "q", 0 0, v0x600000373330_0;  alias, 1 drivers
v0x6000003732a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000373330_0 .var "state", 0 0;
v0x6000003733c0_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a62e30 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000373f00_0 .net8 "Bitline1", 0 0, p0x7fcf318788b8;  1 drivers, strength-aware
v0x600000374000_0 .net8 "Bitline2", 0 0, p0x7fcf318788e8;  1 drivers, strength-aware
v0x600000374090_0 .net "D", 0 0, L_0x6000002e06e0;  1 drivers
v0x600000374120_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x6000003741b0_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000374240_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x6000003742d0_0 .net *"_ivl_0", 0 0, L_0x6000002ef520;  1 drivers
o0x7fcf31878948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000374360_0 name=_ivl_2
v0x6000003743f0_0 .net *"_ivl_6", 0 0, L_0x6000002ef660;  1 drivers
o0x7fcf318789a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000374480_0 name=_ivl_8
v0x600000374510_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003745a0_0 .net "dffOut", 0 0, v0x600000373de0_0;  1 drivers
v0x600000374630_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ef520 .functor MUXZ 1, v0x600000373de0_0, L_0x6000002e06e0, L_0x6000002fd900, C4<>;
L_0x6000002ef5c0 .functor MUXZ 1, o0x7fcf31878948, L_0x6000002ef520, L_0x6000002fe300, C4<>;
L_0x6000002ef660 .functor MUXZ 1, v0x600000373de0_0, L_0x6000002e06e0, L_0x6000002fd900, C4<>;
L_0x6000002ef700 .functor MUXZ 1, o0x7fcf318789a8, L_0x6000002ef660, L_0x6000002fed00, C4<>;
S_0x7fcf32a62b00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a62e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000373ba0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000373c30_0 .net "d", 0 0, L_0x6000002e06e0;  alias, 1 drivers
v0x600000373cc0_0 .net "q", 0 0, v0x600000373de0_0;  alias, 1 drivers
v0x600000373d50_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000373de0_0 .var "state", 0 0;
v0x600000373e70_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a626c0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000374a20_0 .net8 "Bitline1", 0 0, p0x7fcf31878cd8;  1 drivers, strength-aware
v0x600000374ab0_0 .net8 "Bitline2", 0 0, p0x7fcf31878d08;  1 drivers, strength-aware
v0x600000374b40_0 .net "D", 0 0, L_0x6000002e0780;  1 drivers
v0x600000374bd0_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000374c60_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000374cf0_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x600000374d80_0 .net *"_ivl_0", 0 0, L_0x6000002ef7a0;  1 drivers
o0x7fcf31878d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000374e10_0 name=_ivl_2
v0x600000374ea0_0 .net *"_ivl_6", 0 0, L_0x6000002ef8e0;  1 drivers
o0x7fcf31878dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000374f30_0 name=_ivl_8
v0x600000374fc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000375050_0 .net "dffOut", 0 0, v0x600000374900_0;  1 drivers
v0x6000003750e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002ef7a0 .functor MUXZ 1, v0x600000374900_0, L_0x6000002e0780, L_0x6000002fd900, C4<>;
L_0x6000002ef840 .functor MUXZ 1, o0x7fcf31878d68, L_0x6000002ef7a0, L_0x6000002fe300, C4<>;
L_0x6000002ef8e0 .functor MUXZ 1, v0x600000374900_0, L_0x6000002e0780, L_0x6000002fd900, C4<>;
L_0x6000002ef980 .functor MUXZ 1, o0x7fcf31878dc8, L_0x6000002ef8e0, L_0x6000002fed00, C4<>;
S_0x7fcf32a62390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a626c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003746c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000374750_0 .net "d", 0 0, L_0x6000002e0780;  alias, 1 drivers
v0x6000003747e0_0 .net "q", 0 0, v0x600000374900_0;  alias, 1 drivers
v0x600000374870_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000374900_0 .var "state", 0 0;
v0x600000374990_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a61f50 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003754d0_0 .net8 "Bitline1", 0 0, p0x7fcf318790f8;  1 drivers, strength-aware
v0x600000375560_0 .net8 "Bitline2", 0 0, p0x7fcf31879128;  1 drivers, strength-aware
v0x6000003755f0_0 .net "D", 0 0, L_0x6000002e0820;  1 drivers
v0x600000375680_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x600000375710_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x6000003757a0_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x600000375830_0 .net *"_ivl_0", 0 0, L_0x6000002efa20;  1 drivers
o0x7fcf31879188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003758c0_0 name=_ivl_2
v0x600000375950_0 .net *"_ivl_6", 0 0, L_0x6000002efb60;  1 drivers
o0x7fcf318791e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003759e0_0 name=_ivl_8
v0x600000375a70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000375b00_0 .net "dffOut", 0 0, v0x6000003753b0_0;  1 drivers
v0x600000375b90_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002efa20 .functor MUXZ 1, v0x6000003753b0_0, L_0x6000002e0820, L_0x6000002fd900, C4<>;
L_0x6000002efac0 .functor MUXZ 1, o0x7fcf31879188, L_0x6000002efa20, L_0x6000002fe300, C4<>;
L_0x6000002efb60 .functor MUXZ 1, v0x6000003753b0_0, L_0x6000002e0820, L_0x6000002fd900, C4<>;
L_0x6000002efc00 .functor MUXZ 1, o0x7fcf318791e8, L_0x6000002efb60, L_0x6000002fed00, C4<>;
S_0x7fcf32a61c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a61f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000375170_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000375200_0 .net "d", 0 0, L_0x6000002e0820;  alias, 1 drivers
v0x600000375290_0 .net "q", 0 0, v0x6000003753b0_0;  alias, 1 drivers
v0x600000375320_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003753b0_0 .var "state", 0 0;
v0x600000375440_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a617e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a9d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000375f80_0 .net8 "Bitline1", 0 0, p0x7fcf31879518;  1 drivers, strength-aware
v0x600000376010_0 .net8 "Bitline2", 0 0, p0x7fcf31879548;  1 drivers, strength-aware
v0x6000003760a0_0 .net "D", 0 0, L_0x6000002e08c0;  1 drivers
v0x600000376130_0 .net "ReadEnable1", 0 0, L_0x6000002fe300;  alias, 1 drivers
v0x6000003761c0_0 .net "ReadEnable2", 0 0, L_0x6000002fed00;  alias, 1 drivers
v0x600000376250_0 .net "WriteEnable", 0 0, L_0x6000002fd900;  alias, 1 drivers
v0x6000003762e0_0 .net *"_ivl_0", 0 0, L_0x6000002efca0;  1 drivers
o0x7fcf318795a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000376370_0 name=_ivl_2
v0x600000376400_0 .net *"_ivl_6", 0 0, L_0x6000002efde0;  1 drivers
o0x7fcf31879608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000376490_0 name=_ivl_8
v0x600000376520_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003765b0_0 .net "dffOut", 0 0, v0x600000375e60_0;  1 drivers
v0x600000376640_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002efca0 .functor MUXZ 1, v0x600000375e60_0, L_0x6000002e08c0, L_0x6000002fd900, C4<>;
L_0x6000002efd40 .functor MUXZ 1, o0x7fcf318795a8, L_0x6000002efca0, L_0x6000002fe300, C4<>;
L_0x6000002efde0 .functor MUXZ 1, v0x600000375e60_0, L_0x6000002e08c0, L_0x6000002fd900, C4<>;
L_0x6000002efe80 .functor MUXZ 1, o0x7fcf31879608, L_0x6000002efde0, L_0x6000002fed00, C4<>;
S_0x7fcf32a679a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a617e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000375c20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000375cb0_0 .net "d", 0 0, L_0x6000002e08c0;  alias, 1 drivers
v0x600000375d40_0 .net "q", 0 0, v0x600000375e60_0;  alias, 1 drivers
v0x600000375dd0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000375e60_0 .var "state", 0 0;
v0x600000375ef0_0 .net "wen", 0 0, L_0x6000002fd900;  alias, 1 drivers
S_0x7fcf32a648c0 .scope module, "regArray[12]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000344870_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x600000344900_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000344990_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x600000344a20_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  1 drivers
v0x600000344ab0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  1 drivers
v0x600000344b40_0 .net "WriteReg", 0 0, L_0x6000002fd9a0;  1 drivers
v0x600000344bd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000344c60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e3160 .part v0x600000339050_0, 0, 1;
L_0x6000002e3200 .part v0x600000339050_0, 1, 1;
L_0x6000002e32a0 .part v0x600000339050_0, 2, 1;
L_0x6000002e3340 .part v0x600000339050_0, 3, 1;
L_0x6000002e33e0 .part v0x600000339050_0, 4, 1;
L_0x6000002e3480 .part v0x600000339050_0, 5, 1;
L_0x6000002e3520 .part v0x600000339050_0, 6, 1;
L_0x6000002e35c0 .part v0x600000339050_0, 7, 1;
L_0x6000002e3660 .part v0x600000339050_0, 8, 1;
L_0x6000002e3700 .part v0x600000339050_0, 9, 1;
L_0x6000002e37a0 .part v0x600000339050_0, 10, 1;
L_0x6000002e3840 .part v0x600000339050_0, 11, 1;
L_0x6000002e38e0 .part v0x600000339050_0, 12, 1;
L_0x6000002e3980 .part v0x600000339050_0, 13, 1;
L_0x6000002e3a20 .part v0x600000339050_0, 14, 1;
L_0x6000002e3ac0 .part v0x600000339050_0, 15, 1;
p0x7fcf31879ae8 .port I0x600003307160, L_0x6000002e0a00;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31879ae8;
p0x7fcf31879f68 .port I0x600003307160, L_0x6000002e0c80;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31879f68;
p0x7fcf3187a388 .port I0x600003307160, L_0x6000002e0f00;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187a388;
p0x7fcf3187a7a8 .port I0x600003307160, L_0x6000002e1180;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187a7a8;
p0x7fcf3187abc8 .port I0x600003307160, L_0x6000002e1400;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187abc8;
p0x7fcf3187afe8 .port I0x600003307160, L_0x6000002e1680;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187afe8;
p0x7fcf3187b408 .port I0x600003307160, L_0x6000002e1900;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187b408;
p0x7fcf3187b828 .port I0x600003307160, L_0x6000002e1b80;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187b828;
p0x7fcf3187bc48 .port I0x600003307160, L_0x6000002e1e00;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187bc48;
p0x7fcf3187c068 .port I0x600003307160, L_0x6000002e2080;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187c068;
p0x7fcf3187c488 .port I0x600003307160, L_0x6000002e2300;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187c488;
p0x7fcf3187c8a8 .port I0x600003307160, L_0x6000002e2580;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187c8a8;
p0x7fcf3187ccc8 .port I0x600003307160, L_0x6000002e2800;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187ccc8;
p0x7fcf3187d0e8 .port I0x600003307160, L_0x6000002e2a80;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187d0e8;
p0x7fcf3187d508 .port I0x600003307160, L_0x6000002e2d00;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187d508;
p0x7fcf3187d928 .port I0x600003307160, L_0x6000002e2f80;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187d928;
p0x7fcf31879b18 .port I0x600003315fe0, L_0x6000002e0b40;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31879b18;
p0x7fcf31879f98 .port I0x600003315fe0, L_0x6000002e0dc0;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31879f98;
p0x7fcf3187a3b8 .port I0x600003315fe0, L_0x6000002e1040;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187a3b8;
p0x7fcf3187a7d8 .port I0x600003315fe0, L_0x6000002e12c0;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187a7d8;
p0x7fcf3187abf8 .port I0x600003315fe0, L_0x6000002e1540;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187abf8;
p0x7fcf3187b018 .port I0x600003315fe0, L_0x6000002e17c0;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187b018;
p0x7fcf3187b438 .port I0x600003315fe0, L_0x6000002e1a40;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187b438;
p0x7fcf3187b858 .port I0x600003315fe0, L_0x6000002e1cc0;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187b858;
p0x7fcf3187bc78 .port I0x600003315fe0, L_0x6000002e1f40;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187bc78;
p0x7fcf3187c098 .port I0x600003315fe0, L_0x6000002e21c0;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187c098;
p0x7fcf3187c4b8 .port I0x600003315fe0, L_0x6000002e2440;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187c4b8;
p0x7fcf3187c8d8 .port I0x600003315fe0, L_0x6000002e26c0;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187c8d8;
p0x7fcf3187ccf8 .port I0x600003315fe0, L_0x6000002e2940;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187ccf8;
p0x7fcf3187d118 .port I0x600003315fe0, L_0x6000002e2bc0;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187d118;
p0x7fcf3187d538 .port I0x600003315fe0, L_0x6000002e2e40;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187d538;
p0x7fcf3187d958 .port I0x600003315fe0, L_0x6000002e30c0;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187d958;
S_0x7fcf32a66df0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000376eb0_0 .net8 "Bitline1", 0 0, p0x7fcf31879ae8;  1 drivers, strength-aware
v0x600000376f40_0 .net8 "Bitline2", 0 0, p0x7fcf31879b18;  1 drivers, strength-aware
v0x600000376fd0_0 .net "D", 0 0, L_0x6000002e3160;  1 drivers
v0x600000377060_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000003770f0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000377180_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000377210_0 .net *"_ivl_0", 0 0, L_0x6000002e0960;  1 drivers
o0x7fcf31879bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003772a0_0 name=_ivl_2
v0x600000377330_0 .net *"_ivl_6", 0 0, L_0x6000002e0aa0;  1 drivers
o0x7fcf31879c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003773c0_0 name=_ivl_8
v0x600000377450_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003774e0_0 .net "dffOut", 0 0, v0x600000376d90_0;  1 drivers
v0x600000377570_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e0960 .functor MUXZ 1, v0x600000376d90_0, L_0x6000002e3160, L_0x6000002fd9a0, C4<>;
L_0x6000002e0a00 .functor MUXZ 1, o0x7fcf31879bd8, L_0x6000002e0960, L_0x6000002fe3a0, C4<>;
L_0x6000002e0aa0 .functor MUXZ 1, v0x600000376d90_0, L_0x6000002e3160, L_0x6000002fd9a0, C4<>;
L_0x6000002e0b40 .functor MUXZ 1, o0x7fcf31879c38, L_0x6000002e0aa0, L_0x6000002feda0, C4<>;
S_0x7fcf32a66ac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a66df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000376b50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000376be0_0 .net "d", 0 0, L_0x6000002e3160;  alias, 1 drivers
v0x600000376c70_0 .net "q", 0 0, v0x600000376d90_0;  alias, 1 drivers
v0x600000376d00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000376d90_0 .var "state", 0 0;
v0x600000376e20_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf32a66680 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000377960_0 .net8 "Bitline1", 0 0, p0x7fcf31879f68;  1 drivers, strength-aware
v0x6000003779f0_0 .net8 "Bitline2", 0 0, p0x7fcf31879f98;  1 drivers, strength-aware
v0x600000377a80_0 .net "D", 0 0, L_0x6000002e3200;  1 drivers
v0x600000377b10_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000377ba0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000377c30_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000377cc0_0 .net *"_ivl_0", 0 0, L_0x6000002e0be0;  1 drivers
o0x7fcf31879ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000377d50_0 name=_ivl_2
v0x600000377de0_0 .net *"_ivl_6", 0 0, L_0x6000002e0d20;  1 drivers
o0x7fcf3187a058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000377e70_0 name=_ivl_8
v0x600000377f00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000348000_0 .net "dffOut", 0 0, v0x600000377840_0;  1 drivers
v0x600000348090_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e0be0 .functor MUXZ 1, v0x600000377840_0, L_0x6000002e3200, L_0x6000002fd9a0, C4<>;
L_0x6000002e0c80 .functor MUXZ 1, o0x7fcf31879ff8, L_0x6000002e0be0, L_0x6000002fe3a0, C4<>;
L_0x6000002e0d20 .functor MUXZ 1, v0x600000377840_0, L_0x6000002e3200, L_0x6000002fd9a0, C4<>;
L_0x6000002e0dc0 .functor MUXZ 1, o0x7fcf3187a058, L_0x6000002e0d20, L_0x6000002feda0, C4<>;
S_0x7fcf32a54360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a66680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000377600_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000377690_0 .net "d", 0 0, L_0x6000002e3200;  alias, 1 drivers
v0x600000377720_0 .net "q", 0 0, v0x600000377840_0;  alias, 1 drivers
v0x6000003777b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000377840_0 .var "state", 0 0;
v0x6000003778d0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf32a54030 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000348480_0 .net8 "Bitline1", 0 0, p0x7fcf3187a388;  1 drivers, strength-aware
v0x600000348510_0 .net8 "Bitline2", 0 0, p0x7fcf3187a3b8;  1 drivers, strength-aware
v0x6000003485a0_0 .net "D", 0 0, L_0x6000002e32a0;  1 drivers
v0x600000348630_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000003486c0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000348750_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x6000003487e0_0 .net *"_ivl_0", 0 0, L_0x6000002e0e60;  1 drivers
o0x7fcf3187a418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000348870_0 name=_ivl_2
v0x600000348900_0 .net *"_ivl_6", 0 0, L_0x6000002e0fa0;  1 drivers
o0x7fcf3187a478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000348990_0 name=_ivl_8
v0x600000348a20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000348ab0_0 .net "dffOut", 0 0, v0x600000348360_0;  1 drivers
v0x600000348b40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e0e60 .functor MUXZ 1, v0x600000348360_0, L_0x6000002e32a0, L_0x6000002fd9a0, C4<>;
L_0x6000002e0f00 .functor MUXZ 1, o0x7fcf3187a418, L_0x6000002e0e60, L_0x6000002fe3a0, C4<>;
L_0x6000002e0fa0 .functor MUXZ 1, v0x600000348360_0, L_0x6000002e32a0, L_0x6000002fd9a0, C4<>;
L_0x6000002e1040 .functor MUXZ 1, o0x7fcf3187a478, L_0x6000002e0fa0, L_0x6000002feda0, C4<>;
S_0x7fcf32a53bf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a54030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000348120_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003481b0_0 .net "d", 0 0, L_0x6000002e32a0;  alias, 1 drivers
v0x600000348240_0 .net "q", 0 0, v0x600000348360_0;  alias, 1 drivers
v0x6000003482d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000348360_0 .var "state", 0 0;
v0x6000003483f0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf32a538c0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000348f30_0 .net8 "Bitline1", 0 0, p0x7fcf3187a7a8;  1 drivers, strength-aware
v0x600000348fc0_0 .net8 "Bitline2", 0 0, p0x7fcf3187a7d8;  1 drivers, strength-aware
v0x600000349050_0 .net "D", 0 0, L_0x6000002e3340;  1 drivers
v0x6000003490e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000349170_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000349200_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000349290_0 .net *"_ivl_0", 0 0, L_0x6000002e10e0;  1 drivers
o0x7fcf3187a838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000349320_0 name=_ivl_2
v0x6000003493b0_0 .net *"_ivl_6", 0 0, L_0x6000002e1220;  1 drivers
o0x7fcf3187a898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000349440_0 name=_ivl_8
v0x6000003494d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000349560_0 .net "dffOut", 0 0, v0x600000348e10_0;  1 drivers
v0x6000003495f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e10e0 .functor MUXZ 1, v0x600000348e10_0, L_0x6000002e3340, L_0x6000002fd9a0, C4<>;
L_0x6000002e1180 .functor MUXZ 1, o0x7fcf3187a838, L_0x6000002e10e0, L_0x6000002fe3a0, C4<>;
L_0x6000002e1220 .functor MUXZ 1, v0x600000348e10_0, L_0x6000002e3340, L_0x6000002fd9a0, C4<>;
L_0x6000002e12c0 .functor MUXZ 1, o0x7fcf3187a898, L_0x6000002e1220, L_0x6000002feda0, C4<>;
S_0x7fcf32a53480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a538c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000348bd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000348c60_0 .net "d", 0 0, L_0x6000002e3340;  alias, 1 drivers
v0x600000348cf0_0 .net "q", 0 0, v0x600000348e10_0;  alias, 1 drivers
v0x600000348d80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000348e10_0 .var "state", 0 0;
v0x600000348ea0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf32a53150 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003499e0_0 .net8 "Bitline1", 0 0, p0x7fcf3187abc8;  1 drivers, strength-aware
v0x600000349a70_0 .net8 "Bitline2", 0 0, p0x7fcf3187abf8;  1 drivers, strength-aware
v0x600000349b00_0 .net "D", 0 0, L_0x6000002e33e0;  1 drivers
v0x600000349b90_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000349c20_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000349cb0_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000349d40_0 .net *"_ivl_0", 0 0, L_0x6000002e1360;  1 drivers
o0x7fcf3187ac58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000349dd0_0 name=_ivl_2
v0x600000349e60_0 .net *"_ivl_6", 0 0, L_0x6000002e14a0;  1 drivers
o0x7fcf3187acb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000349ef0_0 name=_ivl_8
v0x600000349f80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000034a010_0 .net "dffOut", 0 0, v0x6000003498c0_0;  1 drivers
v0x60000004f960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e1360 .functor MUXZ 1, v0x6000003498c0_0, L_0x6000002e33e0, L_0x6000002fd9a0, C4<>;
L_0x6000002e1400 .functor MUXZ 1, o0x7fcf3187ac58, L_0x6000002e1360, L_0x6000002fe3a0, C4<>;
L_0x6000002e14a0 .functor MUXZ 1, v0x6000003498c0_0, L_0x6000002e33e0, L_0x6000002fd9a0, C4<>;
L_0x6000002e1540 .functor MUXZ 1, o0x7fcf3187acb8, L_0x6000002e14a0, L_0x6000002feda0, C4<>;
S_0x7fcf32a52d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a53150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000349680_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000349710_0 .net "d", 0 0, L_0x6000002e33e0;  alias, 1 drivers
v0x6000003497a0_0 .net "q", 0 0, v0x6000003498c0_0;  alias, 1 drivers
v0x600000349830_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003498c0_0 .var "state", 0 0;
v0x600000349950_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf32b222e0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004fd50_0 .net8 "Bitline1", 0 0, p0x7fcf3187afe8;  1 drivers, strength-aware
v0x60000004fde0_0 .net8 "Bitline2", 0 0, p0x7fcf3187b018;  1 drivers, strength-aware
v0x60000004fe70_0 .net "D", 0 0, L_0x6000002e3480;  1 drivers
v0x60000004ff00_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x60000034c000_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x60000034c090_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x60000034c120_0 .net *"_ivl_0", 0 0, L_0x6000002e15e0;  1 drivers
o0x7fcf3187b078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000034c1b0_0 name=_ivl_2
v0x60000034c240_0 .net *"_ivl_6", 0 0, L_0x6000002e1720;  1 drivers
o0x7fcf3187b0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000034c2d0_0 name=_ivl_8
v0x60000034c360_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000034c3f0_0 .net "dffOut", 0 0, v0x60000004fc30_0;  1 drivers
v0x60000034c480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e15e0 .functor MUXZ 1, v0x60000004fc30_0, L_0x6000002e3480, L_0x6000002fd9a0, C4<>;
L_0x6000002e1680 .functor MUXZ 1, o0x7fcf3187b078, L_0x6000002e15e0, L_0x6000002fe3a0, C4<>;
L_0x6000002e1720 .functor MUXZ 1, v0x60000004fc30_0, L_0x6000002e3480, L_0x6000002fd9a0, C4<>;
L_0x6000002e17c0 .functor MUXZ 1, o0x7fcf3187b0d8, L_0x6000002e1720, L_0x6000002feda0, C4<>;
S_0x7fcf32b21b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b222e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004f9f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000004fa80_0 .net "d", 0 0, L_0x6000002e3480;  alias, 1 drivers
v0x60000004fb10_0 .net "q", 0 0, v0x60000004fc30_0;  alias, 1 drivers
v0x60000004fba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000004fc30_0 .var "state", 0 0;
v0x60000004fcc0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31cbfb00 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000841b0_0 .net8 "Bitline1", 0 0, p0x7fcf3187b408;  1 drivers, strength-aware
v0x6000000854d0_0 .net8 "Bitline2", 0 0, p0x7fcf3187b438;  1 drivers, strength-aware
v0x600000085560_0 .net "D", 0 0, L_0x6000002e3520;  1 drivers
v0x600000085320_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000000853b0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000085200_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000085290_0 .net *"_ivl_0", 0 0, L_0x6000002e1860;  1 drivers
o0x7fcf3187b498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000085050_0 name=_ivl_2
v0x6000000850e0_0 .net *"_ivl_6", 0 0, L_0x6000002e19a0;  1 drivers
o0x7fcf3187b4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000084ea0_0 name=_ivl_8
v0x600000084f30_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000084cf0_0 .net "dffOut", 0 0, v0x6000000847e0_0;  1 drivers
v0x600000084d80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e1860 .functor MUXZ 1, v0x6000000847e0_0, L_0x6000002e3520, L_0x6000002fd9a0, C4<>;
L_0x6000002e1900 .functor MUXZ 1, o0x7fcf3187b498, L_0x6000002e1860, L_0x6000002fe3a0, C4<>;
L_0x6000002e19a0 .functor MUXZ 1, v0x6000000847e0_0, L_0x6000002e3520, L_0x6000002fd9a0, C4<>;
L_0x6000002e1a40 .functor MUXZ 1, o0x7fcf3187b4f8, L_0x6000002e19a0, L_0x6000002feda0, C4<>;
S_0x7fcf31c82490 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbfb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000085440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000085170_0 .net "d", 0 0, L_0x6000002e3520;  alias, 1 drivers
v0x600000084e10_0 .net "q", 0 0, v0x6000000847e0_0;  alias, 1 drivers
v0x600000084b40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000847e0_0 .var "state", 0 0;
v0x600000084510_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31cae1e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000846c0_0 .net8 "Bitline1", 0 0, p0x7fcf3187b828;  1 drivers, strength-aware
v0x600000084750_0 .net8 "Bitline2", 0 0, p0x7fcf3187b858;  1 drivers, strength-aware
v0x6000000845a0_0 .net "D", 0 0, L_0x6000002e35c0;  1 drivers
v0x600000084630_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000000843f0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000084480_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000084240_0 .net *"_ivl_0", 0 0, L_0x6000002e1ae0;  1 drivers
o0x7fcf3187b8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000842d0_0 name=_ivl_2
v0x600000084090_0 .net *"_ivl_6", 0 0, L_0x6000002e1c20;  1 drivers
o0x7fcf3187b918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000084120_0 name=_ivl_8
v0x600000084000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000870f0_0 .net "dffOut", 0 0, v0x600000084870_0;  1 drivers
v0x600000087180_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e1ae0 .functor MUXZ 1, v0x600000084870_0, L_0x6000002e35c0, L_0x6000002fd9a0, C4<>;
L_0x6000002e1b80 .functor MUXZ 1, o0x7fcf3187b8b8, L_0x6000002e1ae0, L_0x6000002fe3a0, C4<>;
L_0x6000002e1c20 .functor MUXZ 1, v0x600000084870_0, L_0x6000002e35c0, L_0x6000002fd9a0, C4<>;
L_0x6000002e1cc0 .functor MUXZ 1, o0x7fcf3187b918, L_0x6000002e1c20, L_0x6000002feda0, C4<>;
S_0x7fcf31cada70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cae1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000084bd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000084c60_0 .net "d", 0 0, L_0x6000002e35c0;  alias, 1 drivers
v0x600000084a20_0 .net "q", 0 0, v0x600000084870_0;  alias, 1 drivers
v0x600000084ab0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000084870_0 .var "state", 0 0;
v0x600000084900_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31cad300 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000087570_0 .net8 "Bitline1", 0 0, p0x7fcf3187bc48;  1 drivers, strength-aware
v0x600000087600_0 .net8 "Bitline2", 0 0, p0x7fcf3187bc78;  1 drivers, strength-aware
v0x600000087690_0 .net "D", 0 0, L_0x6000002e3660;  1 drivers
v0x600000087720_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000000877b0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000087840_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x6000000878d0_0 .net *"_ivl_0", 0 0, L_0x6000002e1d60;  1 drivers
o0x7fcf3187bcd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000087960_0 name=_ivl_2
v0x6000000879f0_0 .net *"_ivl_6", 0 0, L_0x6000002e1ea0;  1 drivers
o0x7fcf3187bd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000087a80_0 name=_ivl_8
v0x600000087b10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000087ba0_0 .net "dffOut", 0 0, v0x600000087450_0;  1 drivers
v0x600000087c30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e1d60 .functor MUXZ 1, v0x600000087450_0, L_0x6000002e3660, L_0x6000002fd9a0, C4<>;
L_0x6000002e1e00 .functor MUXZ 1, o0x7fcf3187bcd8, L_0x6000002e1d60, L_0x6000002fe3a0, C4<>;
L_0x6000002e1ea0 .functor MUXZ 1, v0x600000087450_0, L_0x6000002e3660, L_0x6000002fd9a0, C4<>;
L_0x6000002e1f40 .functor MUXZ 1, o0x7fcf3187bd38, L_0x6000002e1ea0, L_0x6000002feda0, C4<>;
S_0x7fcf31cacb90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cad300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000087210_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000872a0_0 .net "d", 0 0, L_0x6000002e3660;  alias, 1 drivers
v0x600000087330_0 .net "q", 0 0, v0x600000087450_0;  alias, 1 drivers
v0x6000000873c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000087450_0 .var "state", 0 0;
v0x6000000874e0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31cabcb0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000340090_0 .net8 "Bitline1", 0 0, p0x7fcf3187c068;  1 drivers, strength-aware
v0x600000340120_0 .net8 "Bitline2", 0 0, p0x7fcf3187c098;  1 drivers, strength-aware
v0x6000003401b0_0 .net "D", 0 0, L_0x6000002e3700;  1 drivers
v0x600000340240_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000003402d0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000340360_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x6000003403f0_0 .net *"_ivl_0", 0 0, L_0x6000002e1fe0;  1 drivers
o0x7fcf3187c0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000340480_0 name=_ivl_2
v0x600000340510_0 .net *"_ivl_6", 0 0, L_0x6000002e2120;  1 drivers
o0x7fcf3187c158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003405a0_0 name=_ivl_8
v0x600000340630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003406c0_0 .net "dffOut", 0 0, v0x600000087f00_0;  1 drivers
v0x600000340750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e1fe0 .functor MUXZ 1, v0x600000087f00_0, L_0x6000002e3700, L_0x6000002fd9a0, C4<>;
L_0x6000002e2080 .functor MUXZ 1, o0x7fcf3187c0f8, L_0x6000002e1fe0, L_0x6000002fe3a0, C4<>;
L_0x6000002e2120 .functor MUXZ 1, v0x600000087f00_0, L_0x6000002e3700, L_0x6000002fd9a0, C4<>;
L_0x6000002e21c0 .functor MUXZ 1, o0x7fcf3187c158, L_0x6000002e2120, L_0x6000002feda0, C4<>;
S_0x7fcf31cab540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cabcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000087cc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000087d50_0 .net "d", 0 0, L_0x6000002e3700;  alias, 1 drivers
v0x600000087de0_0 .net "q", 0 0, v0x600000087f00_0;  alias, 1 drivers
v0x600000087e70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000087f00_0 .var "state", 0 0;
v0x600000340000_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31caadd0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000340b40_0 .net8 "Bitline1", 0 0, p0x7fcf3187c488;  1 drivers, strength-aware
v0x600000340bd0_0 .net8 "Bitline2", 0 0, p0x7fcf3187c4b8;  1 drivers, strength-aware
v0x600000340c60_0 .net "D", 0 0, L_0x6000002e37a0;  1 drivers
v0x600000340cf0_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000340d80_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000340e10_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000340ea0_0 .net *"_ivl_0", 0 0, L_0x6000002e2260;  1 drivers
o0x7fcf3187c518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000340f30_0 name=_ivl_2
v0x600000340fc0_0 .net *"_ivl_6", 0 0, L_0x6000002e23a0;  1 drivers
o0x7fcf3187c578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000341050_0 name=_ivl_8
v0x6000003410e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000341170_0 .net "dffOut", 0 0, v0x600000340a20_0;  1 drivers
v0x600000341200_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e2260 .functor MUXZ 1, v0x600000340a20_0, L_0x6000002e37a0, L_0x6000002fd9a0, C4<>;
L_0x6000002e2300 .functor MUXZ 1, o0x7fcf3187c518, L_0x6000002e2260, L_0x6000002fe3a0, C4<>;
L_0x6000002e23a0 .functor MUXZ 1, v0x600000340a20_0, L_0x6000002e37a0, L_0x6000002fd9a0, C4<>;
L_0x6000002e2440 .functor MUXZ 1, o0x7fcf3187c578, L_0x6000002e23a0, L_0x6000002feda0, C4<>;
S_0x7fcf31caa660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31caadd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003407e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000340870_0 .net "d", 0 0, L_0x6000002e37a0;  alias, 1 drivers
v0x600000340900_0 .net "q", 0 0, v0x600000340a20_0;  alias, 1 drivers
v0x600000340990_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000340a20_0 .var "state", 0 0;
v0x600000340ab0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31ca9ef0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003415f0_0 .net8 "Bitline1", 0 0, p0x7fcf3187c8a8;  1 drivers, strength-aware
v0x600000341680_0 .net8 "Bitline2", 0 0, p0x7fcf3187c8d8;  1 drivers, strength-aware
v0x600000341710_0 .net "D", 0 0, L_0x6000002e3840;  1 drivers
v0x6000003417a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000341830_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x6000003418c0_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000341950_0 .net *"_ivl_0", 0 0, L_0x6000002e24e0;  1 drivers
o0x7fcf3187c938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003419e0_0 name=_ivl_2
v0x600000341a70_0 .net *"_ivl_6", 0 0, L_0x6000002e2620;  1 drivers
o0x7fcf3187c998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000341b00_0 name=_ivl_8
v0x600000341b90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000341c20_0 .net "dffOut", 0 0, v0x6000003414d0_0;  1 drivers
v0x600000341cb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e24e0 .functor MUXZ 1, v0x6000003414d0_0, L_0x6000002e3840, L_0x6000002fd9a0, C4<>;
L_0x6000002e2580 .functor MUXZ 1, o0x7fcf3187c938, L_0x6000002e24e0, L_0x6000002fe3a0, C4<>;
L_0x6000002e2620 .functor MUXZ 1, v0x6000003414d0_0, L_0x6000002e3840, L_0x6000002fd9a0, C4<>;
L_0x6000002e26c0 .functor MUXZ 1, o0x7fcf3187c998, L_0x6000002e2620, L_0x6000002feda0, C4<>;
S_0x7fcf31ca9780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca9ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000341290_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000341320_0 .net "d", 0 0, L_0x6000002e3840;  alias, 1 drivers
v0x6000003413b0_0 .net "q", 0 0, v0x6000003414d0_0;  alias, 1 drivers
v0x600000341440_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003414d0_0 .var "state", 0 0;
v0x600000341560_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31ca9010 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003420a0_0 .net8 "Bitline1", 0 0, p0x7fcf3187ccc8;  1 drivers, strength-aware
v0x600000342130_0 .net8 "Bitline2", 0 0, p0x7fcf3187ccf8;  1 drivers, strength-aware
v0x6000003421c0_0 .net "D", 0 0, L_0x6000002e38e0;  1 drivers
v0x600000342250_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x6000003422e0_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000342370_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000342400_0 .net *"_ivl_0", 0 0, L_0x6000002e2760;  1 drivers
o0x7fcf3187cd58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000342490_0 name=_ivl_2
v0x600000342520_0 .net *"_ivl_6", 0 0, L_0x6000002e28a0;  1 drivers
o0x7fcf3187cdb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003425b0_0 name=_ivl_8
v0x600000342640_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003426d0_0 .net "dffOut", 0 0, v0x600000341f80_0;  1 drivers
v0x600000342760_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e2760 .functor MUXZ 1, v0x600000341f80_0, L_0x6000002e38e0, L_0x6000002fd9a0, C4<>;
L_0x6000002e2800 .functor MUXZ 1, o0x7fcf3187cd58, L_0x6000002e2760, L_0x6000002fe3a0, C4<>;
L_0x6000002e28a0 .functor MUXZ 1, v0x600000341f80_0, L_0x6000002e38e0, L_0x6000002fd9a0, C4<>;
L_0x6000002e2940 .functor MUXZ 1, o0x7fcf3187cdb8, L_0x6000002e28a0, L_0x6000002feda0, C4<>;
S_0x7fcf31ca88a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca9010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000341d40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000341dd0_0 .net "d", 0 0, L_0x6000002e38e0;  alias, 1 drivers
v0x600000341e60_0 .net "q", 0 0, v0x600000341f80_0;  alias, 1 drivers
v0x600000341ef0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000341f80_0 .var "state", 0 0;
v0x600000342010_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31ca8130 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000342b50_0 .net8 "Bitline1", 0 0, p0x7fcf3187d0e8;  1 drivers, strength-aware
v0x600000342be0_0 .net8 "Bitline2", 0 0, p0x7fcf3187d118;  1 drivers, strength-aware
v0x600000342c70_0 .net "D", 0 0, L_0x6000002e3980;  1 drivers
v0x600000342d00_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000342d90_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x600000342e20_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000342eb0_0 .net *"_ivl_0", 0 0, L_0x6000002e29e0;  1 drivers
o0x7fcf3187d178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000342f40_0 name=_ivl_2
v0x600000342fd0_0 .net *"_ivl_6", 0 0, L_0x6000002e2b20;  1 drivers
o0x7fcf3187d1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000343060_0 name=_ivl_8
v0x6000003430f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000343180_0 .net "dffOut", 0 0, v0x600000342a30_0;  1 drivers
v0x600000343210_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e29e0 .functor MUXZ 1, v0x600000342a30_0, L_0x6000002e3980, L_0x6000002fd9a0, C4<>;
L_0x6000002e2a80 .functor MUXZ 1, o0x7fcf3187d178, L_0x6000002e29e0, L_0x6000002fe3a0, C4<>;
L_0x6000002e2b20 .functor MUXZ 1, v0x600000342a30_0, L_0x6000002e3980, L_0x6000002fd9a0, C4<>;
L_0x6000002e2bc0 .functor MUXZ 1, o0x7fcf3187d1d8, L_0x6000002e2b20, L_0x6000002feda0, C4<>;
S_0x7fcf31ca79c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca8130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003427f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000342880_0 .net "d", 0 0, L_0x6000002e3980;  alias, 1 drivers
v0x600000342910_0 .net "q", 0 0, v0x600000342a30_0;  alias, 1 drivers
v0x6000003429a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000342a30_0 .var "state", 0 0;
v0x600000342ac0_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31ca7250 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000343600_0 .net8 "Bitline1", 0 0, p0x7fcf3187d508;  1 drivers, strength-aware
v0x600000343690_0 .net8 "Bitline2", 0 0, p0x7fcf3187d538;  1 drivers, strength-aware
v0x600000343720_0 .net "D", 0 0, L_0x6000002e3a20;  1 drivers
v0x6000003437b0_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000343840_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x6000003438d0_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000343960_0 .net *"_ivl_0", 0 0, L_0x6000002e2c60;  1 drivers
o0x7fcf3187d598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003439f0_0 name=_ivl_2
v0x600000343a80_0 .net *"_ivl_6", 0 0, L_0x6000002e2da0;  1 drivers
o0x7fcf3187d5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000343b10_0 name=_ivl_8
v0x600000343ba0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000343c30_0 .net "dffOut", 0 0, v0x6000003434e0_0;  1 drivers
v0x600000343cc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e2c60 .functor MUXZ 1, v0x6000003434e0_0, L_0x6000002e3a20, L_0x6000002fd9a0, C4<>;
L_0x6000002e2d00 .functor MUXZ 1, o0x7fcf3187d598, L_0x6000002e2c60, L_0x6000002fe3a0, C4<>;
L_0x6000002e2da0 .functor MUXZ 1, v0x6000003434e0_0, L_0x6000002e3a20, L_0x6000002fd9a0, C4<>;
L_0x6000002e2e40 .functor MUXZ 1, o0x7fcf3187d5f8, L_0x6000002e2da0, L_0x6000002feda0, C4<>;
S_0x7fcf31ca6ae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca7250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003432a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000343330_0 .net "d", 0 0, L_0x6000002e3a20;  alias, 1 drivers
v0x6000003433c0_0 .net "q", 0 0, v0x6000003434e0_0;  alias, 1 drivers
v0x600000343450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003434e0_0 .var "state", 0 0;
v0x600000343570_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31ca6370 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a648c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000344120_0 .net8 "Bitline1", 0 0, p0x7fcf3187d928;  1 drivers, strength-aware
v0x6000003441b0_0 .net8 "Bitline2", 0 0, p0x7fcf3187d958;  1 drivers, strength-aware
v0x600000344240_0 .net "D", 0 0, L_0x6000002e3ac0;  1 drivers
v0x6000003442d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe3a0;  alias, 1 drivers
v0x600000344360_0 .net "ReadEnable2", 0 0, L_0x6000002feda0;  alias, 1 drivers
v0x6000003443f0_0 .net "WriteEnable", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
v0x600000344480_0 .net *"_ivl_0", 0 0, L_0x6000002e2ee0;  1 drivers
o0x7fcf3187d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000344510_0 name=_ivl_2
v0x6000003445a0_0 .net *"_ivl_6", 0 0, L_0x6000002e3020;  1 drivers
o0x7fcf3187da18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000344630_0 name=_ivl_8
v0x6000003446c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000344750_0 .net "dffOut", 0 0, v0x600000344000_0;  1 drivers
v0x6000003447e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e2ee0 .functor MUXZ 1, v0x600000344000_0, L_0x6000002e3ac0, L_0x6000002fd9a0, C4<>;
L_0x6000002e2f80 .functor MUXZ 1, o0x7fcf3187d9b8, L_0x6000002e2ee0, L_0x6000002fe3a0, C4<>;
L_0x6000002e3020 .functor MUXZ 1, v0x600000344000_0, L_0x6000002e3ac0, L_0x6000002fd9a0, C4<>;
L_0x6000002e30c0 .functor MUXZ 1, o0x7fcf3187da18, L_0x6000002e3020, L_0x6000002feda0, C4<>;
S_0x7fcf31ca5c00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca6370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000343d50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000343de0_0 .net "d", 0 0, L_0x6000002e3ac0;  alias, 1 drivers
v0x600000343e70_0 .net "q", 0 0, v0x600000344000_0;  alias, 1 drivers
v0x600000343f00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000344000_0 .var "state", 0 0;
v0x600000344090_0 .net "wen", 0 0, L_0x6000002fd9a0;  alias, 1 drivers
S_0x7fcf31cac420 .scope module, "regArray[13]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000035e010_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x60000035e0a0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x60000035e130_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x60000035e1c0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  1 drivers
v0x60000035e250_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  1 drivers
v0x60000035e2e0_0 .net "WriteReg", 0 0, L_0x6000002fda40;  1 drivers
v0x60000035e370_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035e400_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e63a0 .part v0x600000339050_0, 0, 1;
L_0x6000002e6440 .part v0x600000339050_0, 1, 1;
L_0x6000002e64e0 .part v0x600000339050_0, 2, 1;
L_0x6000002e6580 .part v0x600000339050_0, 3, 1;
L_0x6000002e6620 .part v0x600000339050_0, 4, 1;
L_0x6000002e66c0 .part v0x600000339050_0, 5, 1;
L_0x6000002e6760 .part v0x600000339050_0, 6, 1;
L_0x6000002e6800 .part v0x600000339050_0, 7, 1;
L_0x6000002e68a0 .part v0x600000339050_0, 8, 1;
L_0x6000002e6940 .part v0x600000339050_0, 9, 1;
L_0x6000002e69e0 .part v0x600000339050_0, 10, 1;
L_0x6000002e6a80 .part v0x600000339050_0, 11, 1;
L_0x6000002e6b20 .part v0x600000339050_0, 12, 1;
L_0x6000002e6bc0 .part v0x600000339050_0, 13, 1;
L_0x6000002e6c60 .part v0x600000339050_0, 14, 1;
L_0x6000002e6d00 .part v0x600000339050_0, 15, 1;
p0x7fcf3187def8 .port I0x600003307160, L_0x6000002e3c00;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187def8;
p0x7fcf3187e378 .port I0x600003307160, L_0x6000002e3e80;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187e378;
p0x7fcf3187e798 .port I0x600003307160, L_0x6000002e4140;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187e798;
p0x7fcf3187ebb8 .port I0x600003307160, L_0x6000002e43c0;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187ebb8;
p0x7fcf3187efd8 .port I0x600003307160, L_0x6000002e4640;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187efd8;
p0x7fcf3187f3f8 .port I0x600003307160, L_0x6000002e48c0;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187f3f8;
p0x7fcf3187f818 .port I0x600003307160, L_0x6000002e4b40;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187f818;
p0x7fcf3187fc38 .port I0x600003307160, L_0x6000002e4dc0;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf3187fc38;
p0x7fcf31880058 .port I0x600003307160, L_0x6000002e5040;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31880058;
p0x7fcf31880478 .port I0x600003307160, L_0x6000002e52c0;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31880478;
p0x7fcf31880898 .port I0x600003307160, L_0x6000002e5540;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31880898;
p0x7fcf31880cb8 .port I0x600003307160, L_0x6000002e57c0;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf31880cb8;
p0x7fcf318810d8 .port I0x600003307160, L_0x6000002e5a40;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf318810d8;
p0x7fcf318814f8 .port I0x600003307160, L_0x6000002e5cc0;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf318814f8;
p0x7fcf31881918 .port I0x600003307160, L_0x6000002e5f40;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf31881918;
p0x7fcf31881d38 .port I0x600003307160, L_0x6000002e61c0;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf31881d38;
p0x7fcf3187df28 .port I0x600003315fe0, L_0x6000002e3d40;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187df28;
p0x7fcf3187e3a8 .port I0x600003315fe0, L_0x6000002e4000;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187e3a8;
p0x7fcf3187e7c8 .port I0x600003315fe0, L_0x6000002e4280;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187e7c8;
p0x7fcf3187ebe8 .port I0x600003315fe0, L_0x6000002e4500;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187ebe8;
p0x7fcf3187f008 .port I0x600003315fe0, L_0x6000002e4780;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187f008;
p0x7fcf3187f428 .port I0x600003315fe0, L_0x6000002e4a00;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187f428;
p0x7fcf3187f848 .port I0x600003315fe0, L_0x6000002e4c80;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187f848;
p0x7fcf3187fc68 .port I0x600003315fe0, L_0x6000002e4f00;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3187fc68;
p0x7fcf31880088 .port I0x600003315fe0, L_0x6000002e5180;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31880088;
p0x7fcf318804a8 .port I0x600003315fe0, L_0x6000002e5400;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318804a8;
p0x7fcf318808c8 .port I0x600003315fe0, L_0x6000002e5680;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318808c8;
p0x7fcf31880ce8 .port I0x600003315fe0, L_0x6000002e5900;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31880ce8;
p0x7fcf31881108 .port I0x600003315fe0, L_0x6000002e5b80;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31881108;
p0x7fcf31881528 .port I0x600003315fe0, L_0x6000002e5e00;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31881528;
p0x7fcf31881948 .port I0x600003315fe0, L_0x6000002e6080;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31881948;
p0x7fcf31881d68 .port I0x600003315fe0, L_0x6000002e6300;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31881d68;
S_0x7fcf31ca48e0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000345050_0 .net8 "Bitline1", 0 0, p0x7fcf3187def8;  1 drivers, strength-aware
v0x6000003450e0_0 .net8 "Bitline2", 0 0, p0x7fcf3187df28;  1 drivers, strength-aware
v0x600000345170_0 .net "D", 0 0, L_0x6000002e63a0;  1 drivers
v0x600000345200_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000345290_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000345320_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x6000003453b0_0 .net *"_ivl_0", 0 0, L_0x6000002e3b60;  1 drivers
o0x7fcf3187dfe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000345440_0 name=_ivl_2
v0x6000003454d0_0 .net *"_ivl_6", 0 0, L_0x6000002e3ca0;  1 drivers
o0x7fcf3187e048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000345560_0 name=_ivl_8
v0x6000003455f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000345680_0 .net "dffOut", 0 0, v0x600000344f30_0;  1 drivers
v0x600000345710_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e3b60 .functor MUXZ 1, v0x600000344f30_0, L_0x6000002e63a0, L_0x6000002fda40, C4<>;
L_0x6000002e3c00 .functor MUXZ 1, o0x7fcf3187dfe8, L_0x6000002e3b60, L_0x6000002fe440, C4<>;
L_0x6000002e3ca0 .functor MUXZ 1, v0x600000344f30_0, L_0x6000002e63a0, L_0x6000002fda40, C4<>;
L_0x6000002e3d40 .functor MUXZ 1, o0x7fcf3187e048, L_0x6000002e3ca0, L_0x6000002fee40, C4<>;
S_0x7fcf31ca4170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca48e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000344cf0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000344d80_0 .net "d", 0 0, L_0x6000002e63a0;  alias, 1 drivers
v0x600000344e10_0 .net "q", 0 0, v0x600000344f30_0;  alias, 1 drivers
v0x600000344ea0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000344f30_0 .var "state", 0 0;
v0x600000344fc0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31ca3a00 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000345b00_0 .net8 "Bitline1", 0 0, p0x7fcf3187e378;  1 drivers, strength-aware
v0x600000345b90_0 .net8 "Bitline2", 0 0, p0x7fcf3187e3a8;  1 drivers, strength-aware
v0x600000345c20_0 .net "D", 0 0, L_0x6000002e6440;  1 drivers
v0x600000345cb0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000345d40_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000345dd0_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000345e60_0 .net *"_ivl_0", 0 0, L_0x6000002e3de0;  1 drivers
o0x7fcf3187e408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000345ef0_0 name=_ivl_2
v0x600000345f80_0 .net *"_ivl_6", 0 0, L_0x6000002e3f20;  1 drivers
o0x7fcf3187e468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000346010_0 name=_ivl_8
v0x6000003460a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000346130_0 .net "dffOut", 0 0, v0x6000003459e0_0;  1 drivers
v0x6000003461c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e3de0 .functor MUXZ 1, v0x6000003459e0_0, L_0x6000002e6440, L_0x6000002fda40, C4<>;
L_0x6000002e3e80 .functor MUXZ 1, o0x7fcf3187e408, L_0x6000002e3de0, L_0x6000002fe440, C4<>;
L_0x6000002e3f20 .functor MUXZ 1, v0x6000003459e0_0, L_0x6000002e6440, L_0x6000002fda40, C4<>;
L_0x6000002e4000 .functor MUXZ 1, o0x7fcf3187e468, L_0x6000002e3f20, L_0x6000002fee40, C4<>;
S_0x7fcf31ca3290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca3a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003457a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000345830_0 .net "d", 0 0, L_0x6000002e6440;  alias, 1 drivers
v0x6000003458c0_0 .net "q", 0 0, v0x6000003459e0_0;  alias, 1 drivers
v0x600000345950_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003459e0_0 .var "state", 0 0;
v0x600000345a70_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31ca2b20 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003465b0_0 .net8 "Bitline1", 0 0, p0x7fcf3187e798;  1 drivers, strength-aware
v0x600000346640_0 .net8 "Bitline2", 0 0, p0x7fcf3187e7c8;  1 drivers, strength-aware
v0x6000003466d0_0 .net "D", 0 0, L_0x6000002e64e0;  1 drivers
v0x600000346760_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x6000003467f0_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000346880_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000346910_0 .net *"_ivl_0", 0 0, L_0x6000002e40a0;  1 drivers
o0x7fcf3187e828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003469a0_0 name=_ivl_2
v0x600000346a30_0 .net *"_ivl_6", 0 0, L_0x6000002e41e0;  1 drivers
o0x7fcf3187e888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000346ac0_0 name=_ivl_8
v0x600000346b50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000346be0_0 .net "dffOut", 0 0, v0x600000346490_0;  1 drivers
v0x600000346c70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e40a0 .functor MUXZ 1, v0x600000346490_0, L_0x6000002e64e0, L_0x6000002fda40, C4<>;
L_0x6000002e4140 .functor MUXZ 1, o0x7fcf3187e828, L_0x6000002e40a0, L_0x6000002fe440, C4<>;
L_0x6000002e41e0 .functor MUXZ 1, v0x600000346490_0, L_0x6000002e64e0, L_0x6000002fda40, C4<>;
L_0x6000002e4280 .functor MUXZ 1, o0x7fcf3187e888, L_0x6000002e41e0, L_0x6000002fee40, C4<>;
S_0x7fcf31ca26e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca2b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000346250_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003462e0_0 .net "d", 0 0, L_0x6000002e64e0;  alias, 1 drivers
v0x600000346370_0 .net "q", 0 0, v0x600000346490_0;  alias, 1 drivers
v0x600000346400_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000346490_0 .var "state", 0 0;
v0x600000346520_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31ca1f70 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000347060_0 .net8 "Bitline1", 0 0, p0x7fcf3187ebb8;  1 drivers, strength-aware
v0x6000003470f0_0 .net8 "Bitline2", 0 0, p0x7fcf3187ebe8;  1 drivers, strength-aware
v0x600000347180_0 .net "D", 0 0, L_0x6000002e6580;  1 drivers
v0x600000347210_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x6000003472a0_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000347330_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x6000003473c0_0 .net *"_ivl_0", 0 0, L_0x6000002e4320;  1 drivers
o0x7fcf3187ec48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000347450_0 name=_ivl_2
v0x6000003474e0_0 .net *"_ivl_6", 0 0, L_0x6000002e4460;  1 drivers
o0x7fcf3187eca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000347570_0 name=_ivl_8
v0x600000347600_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000347690_0 .net "dffOut", 0 0, v0x600000346f40_0;  1 drivers
v0x600000347720_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e4320 .functor MUXZ 1, v0x600000346f40_0, L_0x6000002e6580, L_0x6000002fda40, C4<>;
L_0x6000002e43c0 .functor MUXZ 1, o0x7fcf3187ec48, L_0x6000002e4320, L_0x6000002fe440, C4<>;
L_0x6000002e4460 .functor MUXZ 1, v0x600000346f40_0, L_0x6000002e6580, L_0x6000002fda40, C4<>;
L_0x6000002e4500 .functor MUXZ 1, o0x7fcf3187eca8, L_0x6000002e4460, L_0x6000002fee40, C4<>;
S_0x7fcf31ca1800 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000346d00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000346d90_0 .net "d", 0 0, L_0x6000002e6580;  alias, 1 drivers
v0x600000346e20_0 .net "q", 0 0, v0x600000346f40_0;  alias, 1 drivers
v0x600000346eb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000346f40_0 .var "state", 0 0;
v0x600000346fd0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31ca1090 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000347b10_0 .net8 "Bitline1", 0 0, p0x7fcf3187efd8;  1 drivers, strength-aware
v0x600000347ba0_0 .net8 "Bitline2", 0 0, p0x7fcf3187f008;  1 drivers, strength-aware
v0x600000347c30_0 .net "D", 0 0, L_0x6000002e6620;  1 drivers
v0x600000347cc0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000347d50_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000347de0_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000347e70_0 .net *"_ivl_0", 0 0, L_0x6000002e45a0;  1 drivers
o0x7fcf3187f068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000347f00_0 name=_ivl_2
v0x600000358000_0 .net *"_ivl_6", 0 0, L_0x6000002e46e0;  1 drivers
o0x7fcf3187f0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000358090_0 name=_ivl_8
v0x600000358120_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003581b0_0 .net "dffOut", 0 0, v0x6000003479f0_0;  1 drivers
v0x600000358240_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e45a0 .functor MUXZ 1, v0x6000003479f0_0, L_0x6000002e6620, L_0x6000002fda40, C4<>;
L_0x6000002e4640 .functor MUXZ 1, o0x7fcf3187f068, L_0x6000002e45a0, L_0x6000002fe440, C4<>;
L_0x6000002e46e0 .functor MUXZ 1, v0x6000003479f0_0, L_0x6000002e6620, L_0x6000002fda40, C4<>;
L_0x6000002e4780 .functor MUXZ 1, o0x7fcf3187f0c8, L_0x6000002e46e0, L_0x6000002fee40, C4<>;
S_0x7fcf31ca0920 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca1090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003477b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000347840_0 .net "d", 0 0, L_0x6000002e6620;  alias, 1 drivers
v0x6000003478d0_0 .net "q", 0 0, v0x6000003479f0_0;  alias, 1 drivers
v0x600000347960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003479f0_0 .var "state", 0 0;
v0x600000347a80_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31ca01b0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000358630_0 .net8 "Bitline1", 0 0, p0x7fcf3187f3f8;  1 drivers, strength-aware
v0x6000003586c0_0 .net8 "Bitline2", 0 0, p0x7fcf3187f428;  1 drivers, strength-aware
v0x600000358750_0 .net "D", 0 0, L_0x6000002e66c0;  1 drivers
v0x6000003587e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000358870_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000358900_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000358990_0 .net *"_ivl_0", 0 0, L_0x6000002e4820;  1 drivers
o0x7fcf3187f488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000358a20_0 name=_ivl_2
v0x600000358ab0_0 .net *"_ivl_6", 0 0, L_0x6000002e4960;  1 drivers
o0x7fcf3187f4e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000358b40_0 name=_ivl_8
v0x600000358bd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000358c60_0 .net "dffOut", 0 0, v0x600000358510_0;  1 drivers
v0x600000358cf0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e4820 .functor MUXZ 1, v0x600000358510_0, L_0x6000002e66c0, L_0x6000002fda40, C4<>;
L_0x6000002e48c0 .functor MUXZ 1, o0x7fcf3187f488, L_0x6000002e4820, L_0x6000002fe440, C4<>;
L_0x6000002e4960 .functor MUXZ 1, v0x600000358510_0, L_0x6000002e66c0, L_0x6000002fda40, C4<>;
L_0x6000002e4a00 .functor MUXZ 1, o0x7fcf3187f4e8, L_0x6000002e4960, L_0x6000002fee40, C4<>;
S_0x7fcf31c9fa40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ca01b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003582d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000358360_0 .net "d", 0 0, L_0x6000002e66c0;  alias, 1 drivers
v0x6000003583f0_0 .net "q", 0 0, v0x600000358510_0;  alias, 1 drivers
v0x600000358480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000358510_0 .var "state", 0 0;
v0x6000003585a0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31c9f2d0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003590e0_0 .net8 "Bitline1", 0 0, p0x7fcf3187f818;  1 drivers, strength-aware
v0x600000359170_0 .net8 "Bitline2", 0 0, p0x7fcf3187f848;  1 drivers, strength-aware
v0x600000359200_0 .net "D", 0 0, L_0x6000002e6760;  1 drivers
v0x600000359290_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000359320_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x6000003593b0_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000359440_0 .net *"_ivl_0", 0 0, L_0x6000002e4aa0;  1 drivers
o0x7fcf3187f8a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003594d0_0 name=_ivl_2
v0x600000359560_0 .net *"_ivl_6", 0 0, L_0x6000002e4be0;  1 drivers
o0x7fcf3187f908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003595f0_0 name=_ivl_8
v0x600000359680_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000359710_0 .net "dffOut", 0 0, v0x600000358fc0_0;  1 drivers
v0x6000003597a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e4aa0 .functor MUXZ 1, v0x600000358fc0_0, L_0x6000002e6760, L_0x6000002fda40, C4<>;
L_0x6000002e4b40 .functor MUXZ 1, o0x7fcf3187f8a8, L_0x6000002e4aa0, L_0x6000002fe440, C4<>;
L_0x6000002e4be0 .functor MUXZ 1, v0x600000358fc0_0, L_0x6000002e6760, L_0x6000002fda40, C4<>;
L_0x6000002e4c80 .functor MUXZ 1, o0x7fcf3187f908, L_0x6000002e4be0, L_0x6000002fee40, C4<>;
S_0x7fcf31c9eb60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c9f2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000358d80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000358e10_0 .net "d", 0 0, L_0x6000002e6760;  alias, 1 drivers
v0x600000358ea0_0 .net "q", 0 0, v0x600000358fc0_0;  alias, 1 drivers
v0x600000358f30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000358fc0_0 .var "state", 0 0;
v0x600000359050_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31c9e3f0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000359b90_0 .net8 "Bitline1", 0 0, p0x7fcf3187fc38;  1 drivers, strength-aware
v0x600000359c20_0 .net8 "Bitline2", 0 0, p0x7fcf3187fc68;  1 drivers, strength-aware
v0x600000359cb0_0 .net "D", 0 0, L_0x6000002e6800;  1 drivers
v0x600000359d40_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000359dd0_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000359e60_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000359ef0_0 .net *"_ivl_0", 0 0, L_0x6000002e4d20;  1 drivers
o0x7fcf3187fcc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000359f80_0 name=_ivl_2
v0x60000035a010_0 .net *"_ivl_6", 0 0, L_0x6000002e4e60;  1 drivers
o0x7fcf3187fd28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035a0a0_0 name=_ivl_8
v0x60000035a130_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035a1c0_0 .net "dffOut", 0 0, v0x600000359a70_0;  1 drivers
v0x60000035a250_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e4d20 .functor MUXZ 1, v0x600000359a70_0, L_0x6000002e6800, L_0x6000002fda40, C4<>;
L_0x6000002e4dc0 .functor MUXZ 1, o0x7fcf3187fcc8, L_0x6000002e4d20, L_0x6000002fe440, C4<>;
L_0x6000002e4e60 .functor MUXZ 1, v0x600000359a70_0, L_0x6000002e6800, L_0x6000002fda40, C4<>;
L_0x6000002e4f00 .functor MUXZ 1, o0x7fcf3187fd28, L_0x6000002e4e60, L_0x6000002fee40, C4<>;
S_0x7fcf31c9dc80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c9e3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000359830_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003598c0_0 .net "d", 0 0, L_0x6000002e6800;  alias, 1 drivers
v0x600000359950_0 .net "q", 0 0, v0x600000359a70_0;  alias, 1 drivers
v0x6000003599e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000359a70_0 .var "state", 0 0;
v0x600000359b00_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31c9d510 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035a640_0 .net8 "Bitline1", 0 0, p0x7fcf31880058;  1 drivers, strength-aware
v0x60000035a6d0_0 .net8 "Bitline2", 0 0, p0x7fcf31880088;  1 drivers, strength-aware
v0x60000035a760_0 .net "D", 0 0, L_0x6000002e68a0;  1 drivers
v0x60000035a7f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x60000035a880_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x60000035a910_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x60000035a9a0_0 .net *"_ivl_0", 0 0, L_0x6000002e4fa0;  1 drivers
o0x7fcf318800e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035aa30_0 name=_ivl_2
v0x60000035aac0_0 .net *"_ivl_6", 0 0, L_0x6000002e50e0;  1 drivers
o0x7fcf31880148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035ab50_0 name=_ivl_8
v0x60000035abe0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035ac70_0 .net "dffOut", 0 0, v0x60000035a520_0;  1 drivers
v0x60000035ad00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e4fa0 .functor MUXZ 1, v0x60000035a520_0, L_0x6000002e68a0, L_0x6000002fda40, C4<>;
L_0x6000002e5040 .functor MUXZ 1, o0x7fcf318800e8, L_0x6000002e4fa0, L_0x6000002fe440, C4<>;
L_0x6000002e50e0 .functor MUXZ 1, v0x60000035a520_0, L_0x6000002e68a0, L_0x6000002fda40, C4<>;
L_0x6000002e5180 .functor MUXZ 1, o0x7fcf31880148, L_0x6000002e50e0, L_0x6000002fee40, C4<>;
S_0x7fcf31c9cda0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c9d510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035a2e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035a370_0 .net "d", 0 0, L_0x6000002e68a0;  alias, 1 drivers
v0x60000035a400_0 .net "q", 0 0, v0x60000035a520_0;  alias, 1 drivers
v0x60000035a490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035a520_0 .var "state", 0 0;
v0x60000035a5b0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31c9bec0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035b0f0_0 .net8 "Bitline1", 0 0, p0x7fcf31880478;  1 drivers, strength-aware
v0x60000035b180_0 .net8 "Bitline2", 0 0, p0x7fcf318804a8;  1 drivers, strength-aware
v0x60000035b210_0 .net "D", 0 0, L_0x6000002e6940;  1 drivers
v0x60000035b2a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x60000035b330_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x60000035b3c0_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x60000035b450_0 .net *"_ivl_0", 0 0, L_0x6000002e5220;  1 drivers
o0x7fcf31880508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035b4e0_0 name=_ivl_2
v0x60000035b570_0 .net *"_ivl_6", 0 0, L_0x6000002e5360;  1 drivers
o0x7fcf31880568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035b600_0 name=_ivl_8
v0x60000035b690_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e8a20_0 .net "dffOut", 0 0, v0x60000035afd0_0;  1 drivers
v0x6000000e86c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e5220 .functor MUXZ 1, v0x60000035afd0_0, L_0x6000002e6940, L_0x6000002fda40, C4<>;
L_0x6000002e52c0 .functor MUXZ 1, o0x7fcf31880508, L_0x6000002e5220, L_0x6000002fe440, C4<>;
L_0x6000002e5360 .functor MUXZ 1, v0x60000035afd0_0, L_0x6000002e6940, L_0x6000002fda40, C4<>;
L_0x6000002e5400 .functor MUXZ 1, o0x7fcf31880568, L_0x6000002e5360, L_0x6000002fee40, C4<>;
S_0x7fcf31c9b750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c9bec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035ad90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035ae20_0 .net "d", 0 0, L_0x6000002e6940;  alias, 1 drivers
v0x60000035aeb0_0 .net "q", 0 0, v0x60000035afd0_0;  alias, 1 drivers
v0x60000035af40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035afd0_0 .var "state", 0 0;
v0x60000035b060_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31f12600 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e9d40_0 .net8 "Bitline1", 0 0, p0x7fcf31880898;  1 drivers, strength-aware
v0x6000000e9dd0_0 .net8 "Bitline2", 0 0, p0x7fcf318808c8;  1 drivers, strength-aware
v0x6000000e9b90_0 .net "D", 0 0, L_0x6000002e69e0;  1 drivers
v0x6000000e9c20_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x6000000e99e0_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x6000000e9a70_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x6000000e9830_0 .net *"_ivl_0", 0 0, L_0x6000002e54a0;  1 drivers
o0x7fcf31880928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e98c0_0 name=_ivl_2
v0x6000000e9710_0 .net *"_ivl_6", 0 0, L_0x6000002e55e0;  1 drivers
o0x7fcf31880988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000e97a0_0 name=_ivl_8
v0x6000000e9560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e95f0_0 .net "dffOut", 0 0, v0x6000000e9e60_0;  1 drivers
v0x6000000e93b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e54a0 .functor MUXZ 1, v0x6000000e9e60_0, L_0x6000002e69e0, L_0x6000002fda40, C4<>;
L_0x6000002e5540 .functor MUXZ 1, o0x7fcf31880928, L_0x6000002e54a0, L_0x6000002fe440, C4<>;
L_0x6000002e55e0 .functor MUXZ 1, v0x6000000e9e60_0, L_0x6000002e69e0, L_0x6000002fda40, C4<>;
L_0x6000002e5680 .functor MUXZ 1, o0x7fcf31880988, L_0x6000002e55e0, L_0x6000002fee40, C4<>;
S_0x7fcf31f11e90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31f12600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e83f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e8090_0 .net "d", 0 0, L_0x6000002e69e0;  alias, 1 drivers
v0x6000000ea010_0 .net "q", 0 0, v0x6000000e9e60_0;  alias, 1 drivers
v0x6000000ea0a0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e9e60_0 .var "state", 0 0;
v0x6000000e9ef0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31f11720 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e8fc0_0 .net8 "Bitline1", 0 0, p0x7fcf31880cb8;  1 drivers, strength-aware
v0x6000000e8d80_0 .net8 "Bitline2", 0 0, p0x7fcf31880ce8;  1 drivers, strength-aware
v0x600000072eb0_0 .net "D", 0 0, L_0x6000002e6a80;  1 drivers
v0x600000072f40_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000072fd0_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000073060_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x6000000730f0_0 .net *"_ivl_0", 0 0, L_0x6000002e5720;  1 drivers
o0x7fcf31880d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073180_0 name=_ivl_2
v0x600000073210_0 .net *"_ivl_6", 0 0, L_0x6000002e5860;  1 drivers
o0x7fcf31880da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000732a0_0 name=_ivl_8
v0x600000073330_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000733c0_0 .net "dffOut", 0 0, v0x6000000e9170_0;  1 drivers
v0x600000073450_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e5720 .functor MUXZ 1, v0x6000000e9170_0, L_0x6000002e6a80, L_0x6000002fda40, C4<>;
L_0x6000002e57c0 .functor MUXZ 1, o0x7fcf31880d48, L_0x6000002e5720, L_0x6000002fe440, C4<>;
L_0x6000002e5860 .functor MUXZ 1, v0x6000000e9170_0, L_0x6000002e6a80, L_0x6000002fda40, C4<>;
L_0x6000002e5900 .functor MUXZ 1, o0x7fcf31880da8, L_0x6000002e5860, L_0x6000002fee40, C4<>;
S_0x7fcf31f10fb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31f11720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e9440_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000000e9200_0 .net "d", 0 0, L_0x6000002e6a80;  alias, 1 drivers
v0x6000000e9290_0 .net "q", 0 0, v0x6000000e9170_0;  alias, 1 drivers
v0x6000000e90e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000000e9170_0 .var "state", 0 0;
v0x6000000e8f30_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31d11b60 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000073840_0 .net8 "Bitline1", 0 0, p0x7fcf318810d8;  1 drivers, strength-aware
v0x6000000738d0_0 .net8 "Bitline2", 0 0, p0x7fcf31881108;  1 drivers, strength-aware
v0x600000073960_0 .net "D", 0 0, L_0x6000002e6b20;  1 drivers
v0x6000000739f0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x600000073a80_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x600000073b10_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x600000073ba0_0 .net *"_ivl_0", 0 0, L_0x6000002e59a0;  1 drivers
o0x7fcf31881168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073c30_0 name=_ivl_2
v0x600000073cc0_0 .net *"_ivl_6", 0 0, L_0x6000002e5ae0;  1 drivers
o0x7fcf318811c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073d50_0 name=_ivl_8
v0x600000073de0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000073e70_0 .net "dffOut", 0 0, v0x600000073720_0;  1 drivers
v0x600000073f00_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e59a0 .functor MUXZ 1, v0x600000073720_0, L_0x6000002e6b20, L_0x6000002fda40, C4<>;
L_0x6000002e5a40 .functor MUXZ 1, o0x7fcf31881168, L_0x6000002e59a0, L_0x6000002fe440, C4<>;
L_0x6000002e5ae0 .functor MUXZ 1, v0x600000073720_0, L_0x6000002e6b20, L_0x6000002fda40, C4<>;
L_0x6000002e5b80 .functor MUXZ 1, o0x7fcf318811c8, L_0x6000002e5ae0, L_0x6000002fee40, C4<>;
S_0x7fcf31d11830 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d11b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000734e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000073570_0 .net "d", 0 0, L_0x6000002e6b20;  alias, 1 drivers
v0x600000073600_0 .net "q", 0 0, v0x600000073720_0;  alias, 1 drivers
v0x600000073690_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000073720_0 .var "state", 0 0;
v0x6000000737b0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31d113f0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035c360_0 .net8 "Bitline1", 0 0, p0x7fcf318814f8;  1 drivers, strength-aware
v0x60000035c3f0_0 .net8 "Bitline2", 0 0, p0x7fcf31881528;  1 drivers, strength-aware
v0x60000035c480_0 .net "D", 0 0, L_0x6000002e6bc0;  1 drivers
v0x60000035c510_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x60000035c5a0_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x60000035c630_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x60000035c6c0_0 .net *"_ivl_0", 0 0, L_0x6000002e5c20;  1 drivers
o0x7fcf31881588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035c750_0 name=_ivl_2
v0x60000035c7e0_0 .net *"_ivl_6", 0 0, L_0x6000002e5d60;  1 drivers
o0x7fcf318815e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035c870_0 name=_ivl_8
v0x60000035c900_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035c990_0 .net "dffOut", 0 0, v0x60000035c240_0;  1 drivers
v0x60000035ca20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e5c20 .functor MUXZ 1, v0x60000035c240_0, L_0x6000002e6bc0, L_0x6000002fda40, C4<>;
L_0x6000002e5cc0 .functor MUXZ 1, o0x7fcf31881588, L_0x6000002e5c20, L_0x6000002fe440, C4<>;
L_0x6000002e5d60 .functor MUXZ 1, v0x60000035c240_0, L_0x6000002e6bc0, L_0x6000002fda40, C4<>;
L_0x6000002e5e00 .functor MUXZ 1, o0x7fcf318815e8, L_0x6000002e5d60, L_0x6000002fee40, C4<>;
S_0x7fcf31d131b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d113f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035c000_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035c090_0 .net "d", 0 0, L_0x6000002e6bc0;  alias, 1 drivers
v0x60000035c120_0 .net "q", 0 0, v0x60000035c240_0;  alias, 1 drivers
v0x60000035c1b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035c240_0 .var "state", 0 0;
v0x60000035c2d0_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31d12e80 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035ce10_0 .net8 "Bitline1", 0 0, p0x7fcf31881918;  1 drivers, strength-aware
v0x60000035cea0_0 .net8 "Bitline2", 0 0, p0x7fcf31881948;  1 drivers, strength-aware
v0x60000035cf30_0 .net "D", 0 0, L_0x6000002e6c60;  1 drivers
v0x60000035cfc0_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x60000035d050_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x60000035d0e0_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x60000035d170_0 .net *"_ivl_0", 0 0, L_0x6000002e5ea0;  1 drivers
o0x7fcf318819a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035d200_0 name=_ivl_2
v0x60000035d290_0 .net *"_ivl_6", 0 0, L_0x6000002e5fe0;  1 drivers
o0x7fcf31881a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035d320_0 name=_ivl_8
v0x60000035d3b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035d440_0 .net "dffOut", 0 0, v0x60000035ccf0_0;  1 drivers
v0x60000035d4d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e5ea0 .functor MUXZ 1, v0x60000035ccf0_0, L_0x6000002e6c60, L_0x6000002fda40, C4<>;
L_0x6000002e5f40 .functor MUXZ 1, o0x7fcf318819a8, L_0x6000002e5ea0, L_0x6000002fe440, C4<>;
L_0x6000002e5fe0 .functor MUXZ 1, v0x60000035ccf0_0, L_0x6000002e6c60, L_0x6000002fda40, C4<>;
L_0x6000002e6080 .functor MUXZ 1, o0x7fcf31881a08, L_0x6000002e5fe0, L_0x6000002fee40, C4<>;
S_0x7fcf31d12a40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d12e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035cab0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035cb40_0 .net "d", 0 0, L_0x6000002e6c60;  alias, 1 drivers
v0x60000035cbd0_0 .net "q", 0 0, v0x60000035ccf0_0;  alias, 1 drivers
v0x60000035cc60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035ccf0_0 .var "state", 0 0;
v0x60000035cd80_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31d12710 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cac420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035d8c0_0 .net8 "Bitline1", 0 0, p0x7fcf31881d38;  1 drivers, strength-aware
v0x60000035d950_0 .net8 "Bitline2", 0 0, p0x7fcf31881d68;  1 drivers, strength-aware
v0x60000035d9e0_0 .net "D", 0 0, L_0x6000002e6d00;  1 drivers
v0x60000035da70_0 .net "ReadEnable1", 0 0, L_0x6000002fe440;  alias, 1 drivers
v0x60000035db00_0 .net "ReadEnable2", 0 0, L_0x6000002fee40;  alias, 1 drivers
v0x60000035db90_0 .net "WriteEnable", 0 0, L_0x6000002fda40;  alias, 1 drivers
v0x60000035dc20_0 .net *"_ivl_0", 0 0, L_0x6000002e6120;  1 drivers
o0x7fcf31881dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035dcb0_0 name=_ivl_2
v0x60000035dd40_0 .net *"_ivl_6", 0 0, L_0x6000002e6260;  1 drivers
o0x7fcf31881e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035ddd0_0 name=_ivl_8
v0x60000035de60_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035def0_0 .net "dffOut", 0 0, v0x60000035d7a0_0;  1 drivers
v0x60000035df80_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e6120 .functor MUXZ 1, v0x60000035d7a0_0, L_0x6000002e6d00, L_0x6000002fda40, C4<>;
L_0x6000002e61c0 .functor MUXZ 1, o0x7fcf31881dc8, L_0x6000002e6120, L_0x6000002fe440, C4<>;
L_0x6000002e6260 .functor MUXZ 1, v0x60000035d7a0_0, L_0x6000002e6d00, L_0x6000002fda40, C4<>;
L_0x6000002e6300 .functor MUXZ 1, o0x7fcf31881e28, L_0x6000002e6260, L_0x6000002fee40, C4<>;
S_0x7fcf31d122d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d12710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035d560_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035d5f0_0 .net "d", 0 0, L_0x6000002e6d00;  alias, 1 drivers
v0x60000035d680_0 .net "q", 0 0, v0x60000035d7a0_0;  alias, 1 drivers
v0x60000035d710_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035d7a0_0 .var "state", 0 0;
v0x60000035d830_0 .net "wen", 0 0, L_0x6000002fda40;  alias, 1 drivers
S_0x7fcf31d155b0 .scope module, "regArray[14]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000329290_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x600000329320_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x6000003293b0_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x600000329440_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  1 drivers
v0x6000003294d0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  1 drivers
v0x600000329560_0 .net "WriteReg", 0 0, L_0x6000002fdae0;  1 drivers
v0x6000003295f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000329680_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f95e0 .part v0x600000339050_0, 0, 1;
L_0x6000002f9680 .part v0x600000339050_0, 1, 1;
L_0x6000002f9720 .part v0x600000339050_0, 2, 1;
L_0x6000002f97c0 .part v0x600000339050_0, 3, 1;
L_0x6000002f9860 .part v0x600000339050_0, 4, 1;
L_0x6000002f9900 .part v0x600000339050_0, 5, 1;
L_0x6000002f99a0 .part v0x600000339050_0, 6, 1;
L_0x6000002f9a40 .part v0x600000339050_0, 7, 1;
L_0x6000002f9ae0 .part v0x600000339050_0, 8, 1;
L_0x6000002f9b80 .part v0x600000339050_0, 9, 1;
L_0x6000002f9c20 .part v0x600000339050_0, 10, 1;
L_0x6000002f9cc0 .part v0x600000339050_0, 11, 1;
L_0x6000002f9d60 .part v0x600000339050_0, 12, 1;
L_0x6000002f9e00 .part v0x600000339050_0, 13, 1;
L_0x6000002f9ea0 .part v0x600000339050_0, 14, 1;
L_0x6000002f9f40 .part v0x600000339050_0, 15, 1;
p0x7fcf31882308 .port I0x600003307160, L_0x6000002e6e40;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31882308;
p0x7fcf31882788 .port I0x600003307160, L_0x6000002e70c0;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31882788;
p0x7fcf31882ba8 .port I0x600003307160, L_0x6000002e7340;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31882ba8;
p0x7fcf31882fc8 .port I0x600003307160, L_0x6000002e75c0;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf31882fc8;
p0x7fcf318833e8 .port I0x600003307160, L_0x6000002e7840;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf318833e8;
p0x7fcf31883808 .port I0x600003307160, L_0x6000002e7ac0;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31883808;
p0x7fcf31883c28 .port I0x600003307160, L_0x6000002e7d40;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31883c28;
p0x7fcf31884048 .port I0x600003307160, L_0x6000002f8000;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf31884048;
p0x7fcf31884468 .port I0x600003307160, L_0x6000002f8280;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31884468;
p0x7fcf31884888 .port I0x600003307160, L_0x6000002f8500;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31884888;
p0x7fcf31884ca8 .port I0x600003307160, L_0x6000002f8780;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf31884ca8;
p0x7fcf318850c8 .port I0x600003307160, L_0x6000002f8a00;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf318850c8;
p0x7fcf318854e8 .port I0x600003307160, L_0x6000002f8c80;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf318854e8;
p0x7fcf31885908 .port I0x600003307160, L_0x6000002f8f00;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31885908;
p0x7fcf31885d28 .port I0x600003307160, L_0x6000002f9180;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf31885d28;
p0x7fcf31886148 .port I0x600003307160, L_0x6000002f9400;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf31886148;
p0x7fcf31882338 .port I0x600003315fe0, L_0x6000002e6f80;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31882338;
p0x7fcf318827b8 .port I0x600003315fe0, L_0x6000002e7200;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318827b8;
p0x7fcf31882bd8 .port I0x600003315fe0, L_0x6000002e7480;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31882bd8;
p0x7fcf31882ff8 .port I0x600003315fe0, L_0x6000002e7700;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31882ff8;
p0x7fcf31883418 .port I0x600003315fe0, L_0x6000002e7980;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31883418;
p0x7fcf31883838 .port I0x600003315fe0, L_0x6000002e7c00;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31883838;
p0x7fcf31883c58 .port I0x600003315fe0, L_0x6000002e7e80;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31883c58;
p0x7fcf31884078 .port I0x600003315fe0, L_0x6000002f8140;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31884078;
p0x7fcf31884498 .port I0x600003315fe0, L_0x6000002f83c0;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31884498;
p0x7fcf318848b8 .port I0x600003315fe0, L_0x6000002f8640;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318848b8;
p0x7fcf31884cd8 .port I0x600003315fe0, L_0x6000002f88c0;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31884cd8;
p0x7fcf318850f8 .port I0x600003315fe0, L_0x6000002f8b40;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318850f8;
p0x7fcf31885518 .port I0x600003315fe0, L_0x6000002f8dc0;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31885518;
p0x7fcf31885938 .port I0x600003315fe0, L_0x6000002f9040;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31885938;
p0x7fcf31885d58 .port I0x600003315fe0, L_0x6000002f92c0;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31885d58;
p0x7fcf31886178 .port I0x600003315fe0, L_0x6000002f9540;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31886178;
S_0x7fcf31d15720 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035e7f0_0 .net8 "Bitline1", 0 0, p0x7fcf31882308;  1 drivers, strength-aware
v0x60000035e880_0 .net8 "Bitline2", 0 0, p0x7fcf31882338;  1 drivers, strength-aware
v0x60000035e910_0 .net "D", 0 0, L_0x6000002f95e0;  1 drivers
v0x60000035e9a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x60000035ea30_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x60000035eac0_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x60000035eb50_0 .net *"_ivl_0", 0 0, L_0x6000002e6da0;  1 drivers
o0x7fcf318823f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035ebe0_0 name=_ivl_2
v0x60000035ec70_0 .net *"_ivl_6", 0 0, L_0x6000002e6ee0;  1 drivers
o0x7fcf31882458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035ed00_0 name=_ivl_8
v0x60000035ed90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035ee20_0 .net "dffOut", 0 0, v0x60000035e6d0_0;  1 drivers
v0x60000035eeb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e6da0 .functor MUXZ 1, v0x60000035e6d0_0, L_0x6000002f95e0, L_0x6000002fdae0, C4<>;
L_0x6000002e6e40 .functor MUXZ 1, o0x7fcf318823f8, L_0x6000002e6da0, L_0x6000002fe4e0, C4<>;
L_0x6000002e6ee0 .functor MUXZ 1, v0x60000035e6d0_0, L_0x6000002f95e0, L_0x6000002fdae0, C4<>;
L_0x6000002e6f80 .functor MUXZ 1, o0x7fcf31882458, L_0x6000002e6ee0, L_0x6000002feee0, C4<>;
S_0x7fcf31d15890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d15720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035e490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035e520_0 .net "d", 0 0, L_0x6000002f95e0;  alias, 1 drivers
v0x60000035e5b0_0 .net "q", 0 0, v0x60000035e6d0_0;  alias, 1 drivers
v0x60000035e640_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035e6d0_0 .var "state", 0 0;
v0x60000035e760_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d15a00 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035f2a0_0 .net8 "Bitline1", 0 0, p0x7fcf31882788;  1 drivers, strength-aware
v0x60000035f330_0 .net8 "Bitline2", 0 0, p0x7fcf318827b8;  1 drivers, strength-aware
v0x60000035f3c0_0 .net "D", 0 0, L_0x6000002f9680;  1 drivers
v0x60000035f450_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x60000035f4e0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x60000035f570_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x60000035f600_0 .net *"_ivl_0", 0 0, L_0x6000002e7020;  1 drivers
o0x7fcf31882818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035f690_0 name=_ivl_2
v0x60000035f720_0 .net *"_ivl_6", 0 0, L_0x6000002e7160;  1 drivers
o0x7fcf31882878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000035f7b0_0 name=_ivl_8
v0x60000035f840_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035f8d0_0 .net "dffOut", 0 0, v0x60000035f180_0;  1 drivers
v0x60000035f960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e7020 .functor MUXZ 1, v0x60000035f180_0, L_0x6000002f9680, L_0x6000002fdae0, C4<>;
L_0x6000002e70c0 .functor MUXZ 1, o0x7fcf31882818, L_0x6000002e7020, L_0x6000002fe4e0, C4<>;
L_0x6000002e7160 .functor MUXZ 1, v0x60000035f180_0, L_0x6000002f9680, L_0x6000002fdae0, C4<>;
L_0x6000002e7200 .functor MUXZ 1, o0x7fcf31882878, L_0x6000002e7160, L_0x6000002feee0, C4<>;
S_0x7fcf31d15b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d15a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035ef40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035efd0_0 .net "d", 0 0, L_0x6000002f9680;  alias, 1 drivers
v0x60000035f060_0 .net "q", 0 0, v0x60000035f180_0;  alias, 1 drivers
v0x60000035f0f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035f180_0 .var "state", 0 0;
v0x60000035f210_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d15ce0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000035fd50_0 .net8 "Bitline1", 0 0, p0x7fcf31882ba8;  1 drivers, strength-aware
v0x60000035fde0_0 .net8 "Bitline2", 0 0, p0x7fcf31882bd8;  1 drivers, strength-aware
v0x60000035fe70_0 .net "D", 0 0, L_0x6000002f9720;  1 drivers
v0x60000035ff00_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000350000_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000350090_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000350120_0 .net *"_ivl_0", 0 0, L_0x6000002e72a0;  1 drivers
o0x7fcf31882c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003501b0_0 name=_ivl_2
v0x600000350240_0 .net *"_ivl_6", 0 0, L_0x6000002e73e0;  1 drivers
o0x7fcf31882c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003502d0_0 name=_ivl_8
v0x600000350360_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003503f0_0 .net "dffOut", 0 0, v0x60000035fc30_0;  1 drivers
v0x600000350480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e72a0 .functor MUXZ 1, v0x60000035fc30_0, L_0x6000002f9720, L_0x6000002fdae0, C4<>;
L_0x6000002e7340 .functor MUXZ 1, o0x7fcf31882c38, L_0x6000002e72a0, L_0x6000002fe4e0, C4<>;
L_0x6000002e73e0 .functor MUXZ 1, v0x60000035fc30_0, L_0x6000002f9720, L_0x6000002fdae0, C4<>;
L_0x6000002e7480 .functor MUXZ 1, o0x7fcf31882c98, L_0x6000002e73e0, L_0x6000002feee0, C4<>;
S_0x7fcf31d15e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d15ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035f9f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000035fa80_0 .net "d", 0 0, L_0x6000002f9720;  alias, 1 drivers
v0x60000035fb10_0 .net "q", 0 0, v0x60000035fc30_0;  alias, 1 drivers
v0x60000035fba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000035fc30_0 .var "state", 0 0;
v0x60000035fcc0_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d15fc0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000350870_0 .net8 "Bitline1", 0 0, p0x7fcf31882fc8;  1 drivers, strength-aware
v0x600000350900_0 .net8 "Bitline2", 0 0, p0x7fcf31882ff8;  1 drivers, strength-aware
v0x600000350990_0 .net "D", 0 0, L_0x6000002f97c0;  1 drivers
v0x600000350a20_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000350ab0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000350b40_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000350bd0_0 .net *"_ivl_0", 0 0, L_0x6000002e7520;  1 drivers
o0x7fcf31883058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000350c60_0 name=_ivl_2
v0x600000350cf0_0 .net *"_ivl_6", 0 0, L_0x6000002e7660;  1 drivers
o0x7fcf318830b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000350d80_0 name=_ivl_8
v0x600000350e10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000350ea0_0 .net "dffOut", 0 0, v0x600000350750_0;  1 drivers
v0x600000350f30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e7520 .functor MUXZ 1, v0x600000350750_0, L_0x6000002f97c0, L_0x6000002fdae0, C4<>;
L_0x6000002e75c0 .functor MUXZ 1, o0x7fcf31883058, L_0x6000002e7520, L_0x6000002fe4e0, C4<>;
L_0x6000002e7660 .functor MUXZ 1, v0x600000350750_0, L_0x6000002f97c0, L_0x6000002fdae0, C4<>;
L_0x6000002e7700 .functor MUXZ 1, o0x7fcf318830b8, L_0x6000002e7660, L_0x6000002feee0, C4<>;
S_0x7fcf31d16130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d15fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000350510_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003505a0_0 .net "d", 0 0, L_0x6000002f97c0;  alias, 1 drivers
v0x600000350630_0 .net "q", 0 0, v0x600000350750_0;  alias, 1 drivers
v0x6000003506c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000350750_0 .var "state", 0 0;
v0x6000003507e0_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d162a0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000351320_0 .net8 "Bitline1", 0 0, p0x7fcf318833e8;  1 drivers, strength-aware
v0x6000003513b0_0 .net8 "Bitline2", 0 0, p0x7fcf31883418;  1 drivers, strength-aware
v0x600000351440_0 .net "D", 0 0, L_0x6000002f9860;  1 drivers
v0x6000003514d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000351560_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x6000003515f0_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000351680_0 .net *"_ivl_0", 0 0, L_0x6000002e77a0;  1 drivers
o0x7fcf31883478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000351710_0 name=_ivl_2
v0x6000003517a0_0 .net *"_ivl_6", 0 0, L_0x6000002e78e0;  1 drivers
o0x7fcf318834d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000351830_0 name=_ivl_8
v0x6000003518c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000351950_0 .net "dffOut", 0 0, v0x600000351200_0;  1 drivers
v0x6000003519e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e77a0 .functor MUXZ 1, v0x600000351200_0, L_0x6000002f9860, L_0x6000002fdae0, C4<>;
L_0x6000002e7840 .functor MUXZ 1, o0x7fcf31883478, L_0x6000002e77a0, L_0x6000002fe4e0, C4<>;
L_0x6000002e78e0 .functor MUXZ 1, v0x600000351200_0, L_0x6000002f9860, L_0x6000002fdae0, C4<>;
L_0x6000002e7980 .functor MUXZ 1, o0x7fcf318834d8, L_0x6000002e78e0, L_0x6000002feee0, C4<>;
S_0x7fcf31d16410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d162a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000350fc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000351050_0 .net "d", 0 0, L_0x6000002f9860;  alias, 1 drivers
v0x6000003510e0_0 .net "q", 0 0, v0x600000351200_0;  alias, 1 drivers
v0x600000351170_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000351200_0 .var "state", 0 0;
v0x600000351290_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d16580 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000351dd0_0 .net8 "Bitline1", 0 0, p0x7fcf31883808;  1 drivers, strength-aware
v0x600000351e60_0 .net8 "Bitline2", 0 0, p0x7fcf31883838;  1 drivers, strength-aware
v0x600000351ef0_0 .net "D", 0 0, L_0x6000002f9900;  1 drivers
v0x600000351f80_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000352010_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x6000003520a0_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000352130_0 .net *"_ivl_0", 0 0, L_0x6000002e7a20;  1 drivers
o0x7fcf31883898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003521c0_0 name=_ivl_2
v0x600000352250_0 .net *"_ivl_6", 0 0, L_0x6000002e7b60;  1 drivers
o0x7fcf318838f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003522e0_0 name=_ivl_8
v0x600000352370_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000352400_0 .net "dffOut", 0 0, v0x600000351cb0_0;  1 drivers
v0x600000352490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e7a20 .functor MUXZ 1, v0x600000351cb0_0, L_0x6000002f9900, L_0x6000002fdae0, C4<>;
L_0x6000002e7ac0 .functor MUXZ 1, o0x7fcf31883898, L_0x6000002e7a20, L_0x6000002fe4e0, C4<>;
L_0x6000002e7b60 .functor MUXZ 1, v0x600000351cb0_0, L_0x6000002f9900, L_0x6000002fdae0, C4<>;
L_0x6000002e7c00 .functor MUXZ 1, o0x7fcf318838f8, L_0x6000002e7b60, L_0x6000002feee0, C4<>;
S_0x7fcf31d166f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d16580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000351a70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000351b00_0 .net "d", 0 0, L_0x6000002f9900;  alias, 1 drivers
v0x600000351b90_0 .net "q", 0 0, v0x600000351cb0_0;  alias, 1 drivers
v0x600000351c20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000351cb0_0 .var "state", 0 0;
v0x600000351d40_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d16860 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000352880_0 .net8 "Bitline1", 0 0, p0x7fcf31883c28;  1 drivers, strength-aware
v0x600000352910_0 .net8 "Bitline2", 0 0, p0x7fcf31883c58;  1 drivers, strength-aware
v0x6000003529a0_0 .net "D", 0 0, L_0x6000002f99a0;  1 drivers
v0x600000352a30_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000352ac0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000352b50_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000352be0_0 .net *"_ivl_0", 0 0, L_0x6000002e7ca0;  1 drivers
o0x7fcf31883cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000352c70_0 name=_ivl_2
v0x600000352d00_0 .net *"_ivl_6", 0 0, L_0x6000002e7de0;  1 drivers
o0x7fcf31883d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000352d90_0 name=_ivl_8
v0x600000352e20_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000352eb0_0 .net "dffOut", 0 0, v0x600000352760_0;  1 drivers
v0x600000352f40_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e7ca0 .functor MUXZ 1, v0x600000352760_0, L_0x6000002f99a0, L_0x6000002fdae0, C4<>;
L_0x6000002e7d40 .functor MUXZ 1, o0x7fcf31883cb8, L_0x6000002e7ca0, L_0x6000002fe4e0, C4<>;
L_0x6000002e7de0 .functor MUXZ 1, v0x600000352760_0, L_0x6000002f99a0, L_0x6000002fdae0, C4<>;
L_0x6000002e7e80 .functor MUXZ 1, o0x7fcf31883d18, L_0x6000002e7de0, L_0x6000002feee0, C4<>;
S_0x7fcf31d169d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d16860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000352520_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003525b0_0 .net "d", 0 0, L_0x6000002f99a0;  alias, 1 drivers
v0x600000352640_0 .net "q", 0 0, v0x600000352760_0;  alias, 1 drivers
v0x6000003526d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000352760_0 .var "state", 0 0;
v0x6000003527f0_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d16b40 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000353330_0 .net8 "Bitline1", 0 0, p0x7fcf31884048;  1 drivers, strength-aware
v0x6000003533c0_0 .net8 "Bitline2", 0 0, p0x7fcf31884078;  1 drivers, strength-aware
v0x600000353450_0 .net "D", 0 0, L_0x6000002f9a40;  1 drivers
v0x6000003534e0_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000353570_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000353600_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000353690_0 .net *"_ivl_0", 0 0, L_0x6000002e7f20;  1 drivers
o0x7fcf318840d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000353720_0 name=_ivl_2
v0x6000003537b0_0 .net *"_ivl_6", 0 0, L_0x6000002f80a0;  1 drivers
o0x7fcf31884138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000353840_0 name=_ivl_8
v0x6000003538d0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000353960_0 .net "dffOut", 0 0, v0x600000353210_0;  1 drivers
v0x6000003539f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002e7f20 .functor MUXZ 1, v0x600000353210_0, L_0x6000002f9a40, L_0x6000002fdae0, C4<>;
L_0x6000002f8000 .functor MUXZ 1, o0x7fcf318840d8, L_0x6000002e7f20, L_0x6000002fe4e0, C4<>;
L_0x6000002f80a0 .functor MUXZ 1, v0x600000353210_0, L_0x6000002f9a40, L_0x6000002fdae0, C4<>;
L_0x6000002f8140 .functor MUXZ 1, o0x7fcf31884138, L_0x6000002f80a0, L_0x6000002feee0, C4<>;
S_0x7fcf31d16cb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d16b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000352fd0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000353060_0 .net "d", 0 0, L_0x6000002f9a40;  alias, 1 drivers
v0x6000003530f0_0 .net "q", 0 0, v0x600000353210_0;  alias, 1 drivers
v0x600000353180_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000353210_0 .var "state", 0 0;
v0x6000003532a0_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d16e20 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000353de0_0 .net8 "Bitline1", 0 0, p0x7fcf31884468;  1 drivers, strength-aware
v0x600000353e70_0 .net8 "Bitline2", 0 0, p0x7fcf31884498;  1 drivers, strength-aware
v0x600000353f00_0 .net "D", 0 0, L_0x6000002f9ae0;  1 drivers
v0x600000354000_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000354090_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000354120_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x6000003541b0_0 .net *"_ivl_0", 0 0, L_0x6000002f81e0;  1 drivers
o0x7fcf318844f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000354240_0 name=_ivl_2
v0x6000003542d0_0 .net *"_ivl_6", 0 0, L_0x6000002f8320;  1 drivers
o0x7fcf31884558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000354360_0 name=_ivl_8
v0x6000003543f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000354480_0 .net "dffOut", 0 0, v0x600000353cc0_0;  1 drivers
v0x600000354510_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f81e0 .functor MUXZ 1, v0x600000353cc0_0, L_0x6000002f9ae0, L_0x6000002fdae0, C4<>;
L_0x6000002f8280 .functor MUXZ 1, o0x7fcf318844f8, L_0x6000002f81e0, L_0x6000002fe4e0, C4<>;
L_0x6000002f8320 .functor MUXZ 1, v0x600000353cc0_0, L_0x6000002f9ae0, L_0x6000002fdae0, C4<>;
L_0x6000002f83c0 .functor MUXZ 1, o0x7fcf31884558, L_0x6000002f8320, L_0x6000002feee0, C4<>;
S_0x7fcf31d16f90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d16e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000353a80_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000353b10_0 .net "d", 0 0, L_0x6000002f9ae0;  alias, 1 drivers
v0x600000353ba0_0 .net "q", 0 0, v0x600000353cc0_0;  alias, 1 drivers
v0x600000353c30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000353cc0_0 .var "state", 0 0;
v0x600000353d50_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d17300 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000354900_0 .net8 "Bitline1", 0 0, p0x7fcf31884888;  1 drivers, strength-aware
v0x600000354990_0 .net8 "Bitline2", 0 0, p0x7fcf318848b8;  1 drivers, strength-aware
v0x600000354a20_0 .net "D", 0 0, L_0x6000002f9b80;  1 drivers
v0x600000354ab0_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000354b40_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000354bd0_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000354c60_0 .net *"_ivl_0", 0 0, L_0x6000002f8460;  1 drivers
o0x7fcf31884918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000354cf0_0 name=_ivl_2
v0x600000354d80_0 .net *"_ivl_6", 0 0, L_0x6000002f85a0;  1 drivers
o0x7fcf31884978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000354e10_0 name=_ivl_8
v0x600000354ea0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000354f30_0 .net "dffOut", 0 0, v0x6000003547e0_0;  1 drivers
v0x600000354fc0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f8460 .functor MUXZ 1, v0x6000003547e0_0, L_0x6000002f9b80, L_0x6000002fdae0, C4<>;
L_0x6000002f8500 .functor MUXZ 1, o0x7fcf31884918, L_0x6000002f8460, L_0x6000002fe4e0, C4<>;
L_0x6000002f85a0 .functor MUXZ 1, v0x6000003547e0_0, L_0x6000002f9b80, L_0x6000002fdae0, C4<>;
L_0x6000002f8640 .functor MUXZ 1, o0x7fcf31884978, L_0x6000002f85a0, L_0x6000002feee0, C4<>;
S_0x7fcf31d17470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d17300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003545a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000354630_0 .net "d", 0 0, L_0x6000002f9b80;  alias, 1 drivers
v0x6000003546c0_0 .net "q", 0 0, v0x6000003547e0_0;  alias, 1 drivers
v0x600000354750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003547e0_0 .var "state", 0 0;
v0x600000354870_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d175e0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003553b0_0 .net8 "Bitline1", 0 0, p0x7fcf31884ca8;  1 drivers, strength-aware
v0x600000355440_0 .net8 "Bitline2", 0 0, p0x7fcf31884cd8;  1 drivers, strength-aware
v0x6000003554d0_0 .net "D", 0 0, L_0x6000002f9c20;  1 drivers
v0x600000355560_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x6000003555f0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000355680_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000355710_0 .net *"_ivl_0", 0 0, L_0x6000002f86e0;  1 drivers
o0x7fcf31884d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003557a0_0 name=_ivl_2
v0x600000355830_0 .net *"_ivl_6", 0 0, L_0x6000002f8820;  1 drivers
o0x7fcf31884d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003558c0_0 name=_ivl_8
v0x600000355950_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003559e0_0 .net "dffOut", 0 0, v0x600000355290_0;  1 drivers
v0x600000355a70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f86e0 .functor MUXZ 1, v0x600000355290_0, L_0x6000002f9c20, L_0x6000002fdae0, C4<>;
L_0x6000002f8780 .functor MUXZ 1, o0x7fcf31884d38, L_0x6000002f86e0, L_0x6000002fe4e0, C4<>;
L_0x6000002f8820 .functor MUXZ 1, v0x600000355290_0, L_0x6000002f9c20, L_0x6000002fdae0, C4<>;
L_0x6000002f88c0 .functor MUXZ 1, o0x7fcf31884d98, L_0x6000002f8820, L_0x6000002feee0, C4<>;
S_0x7fcf31d17750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d175e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000355050_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003550e0_0 .net "d", 0 0, L_0x6000002f9c20;  alias, 1 drivers
v0x600000355170_0 .net "q", 0 0, v0x600000355290_0;  alias, 1 drivers
v0x600000355200_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000355290_0 .var "state", 0 0;
v0x600000355320_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31d178c0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036e010_0 .net8 "Bitline1", 0 0, p0x7fcf318850c8;  1 drivers, strength-aware
v0x60000036e0a0_0 .net8 "Bitline2", 0 0, p0x7fcf318850f8;  1 drivers, strength-aware
v0x60000036e130_0 .net "D", 0 0, L_0x6000002f9cc0;  1 drivers
v0x60000036e1c0_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x60000036e250_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x60000036e2e0_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x60000036e370_0 .net *"_ivl_0", 0 0, L_0x6000002f8960;  1 drivers
o0x7fcf31885158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036e400_0 name=_ivl_2
v0x60000036e490_0 .net *"_ivl_6", 0 0, L_0x6000002f8aa0;  1 drivers
o0x7fcf318851b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036e520_0 name=_ivl_8
v0x60000036e5b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036e640_0 .net "dffOut", 0 0, v0x60000036def0_0;  1 drivers
v0x60000036e6d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f8960 .functor MUXZ 1, v0x60000036def0_0, L_0x6000002f9cc0, L_0x6000002fdae0, C4<>;
L_0x6000002f8a00 .functor MUXZ 1, o0x7fcf31885158, L_0x6000002f8960, L_0x6000002fe4e0, C4<>;
L_0x6000002f8aa0 .functor MUXZ 1, v0x60000036def0_0, L_0x6000002f9cc0, L_0x6000002fdae0, C4<>;
L_0x6000002f8b40 .functor MUXZ 1, o0x7fcf318851b8, L_0x6000002f8aa0, L_0x6000002feee0, C4<>;
S_0x7fcf31d17a30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d178c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000355b00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036dd40_0 .net "d", 0 0, L_0x6000002f9cc0;  alias, 1 drivers
v0x60000036ddd0_0 .net "q", 0 0, v0x60000036def0_0;  alias, 1 drivers
v0x60000036de60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036def0_0 .var "state", 0 0;
v0x60000036df80_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31bea680 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036eac0_0 .net8 "Bitline1", 0 0, p0x7fcf318854e8;  1 drivers, strength-aware
v0x60000036eb50_0 .net8 "Bitline2", 0 0, p0x7fcf31885518;  1 drivers, strength-aware
v0x60000036ebe0_0 .net "D", 0 0, L_0x6000002f9d60;  1 drivers
v0x60000036ec70_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x60000036ed00_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x60000036ed90_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x60000036ee20_0 .net *"_ivl_0", 0 0, L_0x6000002f8be0;  1 drivers
o0x7fcf31885578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036eeb0_0 name=_ivl_2
v0x60000036ef40_0 .net *"_ivl_6", 0 0, L_0x6000002f8d20;  1 drivers
o0x7fcf318855d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036efd0_0 name=_ivl_8
v0x60000036f060_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036f0f0_0 .net "dffOut", 0 0, v0x60000036e9a0_0;  1 drivers
v0x60000036f180_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f8be0 .functor MUXZ 1, v0x60000036e9a0_0, L_0x6000002f9d60, L_0x6000002fdae0, C4<>;
L_0x6000002f8c80 .functor MUXZ 1, o0x7fcf31885578, L_0x6000002f8be0, L_0x6000002fe4e0, C4<>;
L_0x6000002f8d20 .functor MUXZ 1, v0x60000036e9a0_0, L_0x6000002f9d60, L_0x6000002fdae0, C4<>;
L_0x6000002f8dc0 .functor MUXZ 1, o0x7fcf318855d8, L_0x6000002f8d20, L_0x6000002feee0, C4<>;
S_0x7fcf31be9be0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bea680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036e760_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036e7f0_0 .net "d", 0 0, L_0x6000002f9d60;  alias, 1 drivers
v0x60000036e880_0 .net "q", 0 0, v0x60000036e9a0_0;  alias, 1 drivers
v0x60000036e910_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036e9a0_0 .var "state", 0 0;
v0x60000036ea30_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31be97a0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000036f570_0 .net8 "Bitline1", 0 0, p0x7fcf31885908;  1 drivers, strength-aware
v0x60000036f600_0 .net8 "Bitline2", 0 0, p0x7fcf31885938;  1 drivers, strength-aware
v0x60000036f690_0 .net "D", 0 0, L_0x6000002f9e00;  1 drivers
v0x60000036f720_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x60000036f7b0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x60000036f840_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x60000036f8d0_0 .net *"_ivl_0", 0 0, L_0x6000002f8e60;  1 drivers
o0x7fcf31885998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036f960_0 name=_ivl_2
v0x60000036f9f0_0 .net *"_ivl_6", 0 0, L_0x6000002f8fa0;  1 drivers
o0x7fcf318859f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000036fa80_0 name=_ivl_8
v0x60000036fb10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036fba0_0 .net "dffOut", 0 0, v0x60000036f450_0;  1 drivers
v0x60000036fc30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f8e60 .functor MUXZ 1, v0x60000036f450_0, L_0x6000002f9e00, L_0x6000002fdae0, C4<>;
L_0x6000002f8f00 .functor MUXZ 1, o0x7fcf31885998, L_0x6000002f8e60, L_0x6000002fe4e0, C4<>;
L_0x6000002f8fa0 .functor MUXZ 1, v0x60000036f450_0, L_0x6000002f9e00, L_0x6000002fdae0, C4<>;
L_0x6000002f9040 .functor MUXZ 1, o0x7fcf318859f8, L_0x6000002f8fa0, L_0x6000002feee0, C4<>;
S_0x7fcf31be9470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be97a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036f210_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036f2a0_0 .net "d", 0 0, L_0x6000002f9e00;  alias, 1 drivers
v0x60000036f330_0 .net "q", 0 0, v0x60000036f450_0;  alias, 1 drivers
v0x60000036f3c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036f450_0 .var "state", 0 0;
v0x60000036f4e0_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31be9030 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000328090_0 .net8 "Bitline1", 0 0, p0x7fcf31885d28;  1 drivers, strength-aware
v0x600000328120_0 .net8 "Bitline2", 0 0, p0x7fcf31885d58;  1 drivers, strength-aware
v0x6000003281b0_0 .net "D", 0 0, L_0x6000002f9ea0;  1 drivers
v0x600000328240_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x6000003282d0_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000328360_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x6000003283f0_0 .net *"_ivl_0", 0 0, L_0x6000002f90e0;  1 drivers
o0x7fcf31885db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000328480_0 name=_ivl_2
v0x600000328510_0 .net *"_ivl_6", 0 0, L_0x6000002f9220;  1 drivers
o0x7fcf31885e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003285a0_0 name=_ivl_8
v0x600000328630_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003286c0_0 .net "dffOut", 0 0, v0x60000036ff00_0;  1 drivers
v0x600000328750_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f90e0 .functor MUXZ 1, v0x60000036ff00_0, L_0x6000002f9ea0, L_0x6000002fdae0, C4<>;
L_0x6000002f9180 .functor MUXZ 1, o0x7fcf31885db8, L_0x6000002f90e0, L_0x6000002fe4e0, C4<>;
L_0x6000002f9220 .functor MUXZ 1, v0x60000036ff00_0, L_0x6000002f9ea0, L_0x6000002fdae0, C4<>;
L_0x6000002f92c0 .functor MUXZ 1, o0x7fcf31885e18, L_0x6000002f9220, L_0x6000002feee0, C4<>;
S_0x7fcf31bd1e60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be9030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036fcc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000036fd50_0 .net "d", 0 0, L_0x6000002f9ea0;  alias, 1 drivers
v0x60000036fde0_0 .net "q", 0 0, v0x60000036ff00_0;  alias, 1 drivers
v0x60000036fe70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000036ff00_0 .var "state", 0 0;
v0x600000328000_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31bd1b30 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d155b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000328b40_0 .net8 "Bitline1", 0 0, p0x7fcf31886148;  1 drivers, strength-aware
v0x600000328bd0_0 .net8 "Bitline2", 0 0, p0x7fcf31886178;  1 drivers, strength-aware
v0x600000328c60_0 .net "D", 0 0, L_0x6000002f9f40;  1 drivers
v0x600000328cf0_0 .net "ReadEnable1", 0 0, L_0x6000002fe4e0;  alias, 1 drivers
v0x600000328d80_0 .net "ReadEnable2", 0 0, L_0x6000002feee0;  alias, 1 drivers
v0x600000328e10_0 .net "WriteEnable", 0 0, L_0x6000002fdae0;  alias, 1 drivers
v0x600000328ea0_0 .net *"_ivl_0", 0 0, L_0x6000002f9360;  1 drivers
o0x7fcf318861d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000328f30_0 name=_ivl_2
v0x600000328fc0_0 .net *"_ivl_6", 0 0, L_0x6000002f94a0;  1 drivers
o0x7fcf31886238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000329050_0 name=_ivl_8
v0x6000003290e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000329170_0 .net "dffOut", 0 0, v0x600000328a20_0;  1 drivers
v0x600000329200_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f9360 .functor MUXZ 1, v0x600000328a20_0, L_0x6000002f9f40, L_0x6000002fdae0, C4<>;
L_0x6000002f9400 .functor MUXZ 1, o0x7fcf318861d8, L_0x6000002f9360, L_0x6000002fe4e0, C4<>;
L_0x6000002f94a0 .functor MUXZ 1, v0x600000328a20_0, L_0x6000002f9f40, L_0x6000002fdae0, C4<>;
L_0x6000002f9540 .functor MUXZ 1, o0x7fcf31886238, L_0x6000002f94a0, L_0x6000002feee0, C4<>;
S_0x7fcf31bd16f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bd1b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003287e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000328870_0 .net "d", 0 0, L_0x6000002f9f40;  alias, 1 drivers
v0x600000328900_0 .net "q", 0 0, v0x600000328a20_0;  alias, 1 drivers
v0x600000328990_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000328a20_0 .var "state", 0 0;
v0x600000328ab0_0 .net "wen", 0 0, L_0x6000002fdae0;  alias, 1 drivers
S_0x7fcf31bd0c50 .scope module, "regArray[15]" "Register" 4 24, 5 98 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000322520_0 .net8 "Bitline1", 15 0, p0x7fcf31849a78;  alias, 0 drivers, strength-aware
v0x6000003225b0_0 .net8 "Bitline2", 15 0, p0x7fcf31849aa8;  alias, 0 drivers, strength-aware
v0x600000322640_0 .net "D", 15 0, v0x600000339050_0;  alias, 1 drivers
v0x6000003226d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  1 drivers
v0x600000322760_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  1 drivers
v0x6000003227f0_0 .net "WriteReg", 0 0, L_0x6000002fdb80;  1 drivers
v0x600000322880_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000322910_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fc820 .part v0x600000339050_0, 0, 1;
L_0x6000002fc8c0 .part v0x600000339050_0, 1, 1;
L_0x6000002fc960 .part v0x600000339050_0, 2, 1;
L_0x6000002fca00 .part v0x600000339050_0, 3, 1;
L_0x6000002fcaa0 .part v0x600000339050_0, 4, 1;
L_0x6000002fcb40 .part v0x600000339050_0, 5, 1;
L_0x6000002fcbe0 .part v0x600000339050_0, 6, 1;
L_0x6000002fcc80 .part v0x600000339050_0, 7, 1;
L_0x6000002fcd20 .part v0x600000339050_0, 8, 1;
L_0x6000002fcdc0 .part v0x600000339050_0, 9, 1;
L_0x6000002fce60 .part v0x600000339050_0, 10, 1;
L_0x6000002fcf00 .part v0x600000339050_0, 11, 1;
L_0x6000002fcfa0 .part v0x600000339050_0, 12, 1;
L_0x6000002fd040 .part v0x600000339050_0, 13, 1;
L_0x6000002fd0e0 .part v0x600000339050_0, 14, 1;
L_0x6000002fd180 .part v0x600000339050_0, 15, 1;
p0x7fcf31886718 .port I0x600003307160, L_0x6000002fa080;
 .tranvp 16 1 0, I0x600003307160, p0x7fcf31849a78 p0x7fcf31886718;
p0x7fcf31886b98 .port I0x600003307160, L_0x6000002fa300;
 .tranvp 16 1 1, I0x600003307160, p0x7fcf31849a78 p0x7fcf31886b98;
p0x7fcf31886fb8 .port I0x600003307160, L_0x6000002fa580;
 .tranvp 16 1 2, I0x600003307160, p0x7fcf31849a78 p0x7fcf31886fb8;
p0x7fcf318873d8 .port I0x600003307160, L_0x6000002fa800;
 .tranvp 16 1 3, I0x600003307160, p0x7fcf31849a78 p0x7fcf318873d8;
p0x7fcf318877f8 .port I0x600003307160, L_0x6000002faa80;
 .tranvp 16 1 4, I0x600003307160, p0x7fcf31849a78 p0x7fcf318877f8;
p0x7fcf31887c18 .port I0x600003307160, L_0x6000002fad00;
 .tranvp 16 1 5, I0x600003307160, p0x7fcf31849a78 p0x7fcf31887c18;
p0x7fcf31888038 .port I0x600003307160, L_0x6000002faf80;
 .tranvp 16 1 6, I0x600003307160, p0x7fcf31849a78 p0x7fcf31888038;
p0x7fcf31888458 .port I0x600003307160, L_0x6000002fb200;
 .tranvp 16 1 7, I0x600003307160, p0x7fcf31849a78 p0x7fcf31888458;
p0x7fcf31888878 .port I0x600003307160, L_0x6000002fb480;
 .tranvp 16 1 8, I0x600003307160, p0x7fcf31849a78 p0x7fcf31888878;
p0x7fcf31888c98 .port I0x600003307160, L_0x6000002fb700;
 .tranvp 16 1 9, I0x600003307160, p0x7fcf31849a78 p0x7fcf31888c98;
p0x7fcf318890b8 .port I0x600003307160, L_0x6000002fb980;
 .tranvp 16 1 10, I0x600003307160, p0x7fcf31849a78 p0x7fcf318890b8;
p0x7fcf318894d8 .port I0x600003307160, L_0x6000002fbc00;
 .tranvp 16 1 11, I0x600003307160, p0x7fcf31849a78 p0x7fcf318894d8;
p0x7fcf318898f8 .port I0x600003307160, L_0x6000002fbe80;
 .tranvp 16 1 12, I0x600003307160, p0x7fcf31849a78 p0x7fcf318898f8;
p0x7fcf31889d18 .port I0x600003307160, L_0x6000002fc140;
 .tranvp 16 1 13, I0x600003307160, p0x7fcf31849a78 p0x7fcf31889d18;
p0x7fcf3188a138 .port I0x600003307160, L_0x6000002fc3c0;
 .tranvp 16 1 14, I0x600003307160, p0x7fcf31849a78 p0x7fcf3188a138;
p0x7fcf3188a558 .port I0x600003307160, L_0x6000002fc640;
 .tranvp 16 1 15, I0x600003307160, p0x7fcf31849a78 p0x7fcf3188a558;
p0x7fcf31886748 .port I0x600003315fe0, L_0x6000002fa1c0;
 .tranvp 16 1 0, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31886748;
p0x7fcf31886bc8 .port I0x600003315fe0, L_0x6000002fa440;
 .tranvp 16 1 1, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31886bc8;
p0x7fcf31886fe8 .port I0x600003315fe0, L_0x6000002fa6c0;
 .tranvp 16 1 2, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31886fe8;
p0x7fcf31887408 .port I0x600003315fe0, L_0x6000002fa940;
 .tranvp 16 1 3, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31887408;
p0x7fcf31887828 .port I0x600003315fe0, L_0x6000002fabc0;
 .tranvp 16 1 4, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31887828;
p0x7fcf31887c48 .port I0x600003315fe0, L_0x6000002fae40;
 .tranvp 16 1 5, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31887c48;
p0x7fcf31888068 .port I0x600003315fe0, L_0x6000002fb0c0;
 .tranvp 16 1 6, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31888068;
p0x7fcf31888488 .port I0x600003315fe0, L_0x6000002fb340;
 .tranvp 16 1 7, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31888488;
p0x7fcf318888a8 .port I0x600003315fe0, L_0x6000002fb5c0;
 .tranvp 16 1 8, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318888a8;
p0x7fcf31888cc8 .port I0x600003315fe0, L_0x6000002fb840;
 .tranvp 16 1 9, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31888cc8;
p0x7fcf318890e8 .port I0x600003315fe0, L_0x6000002fbac0;
 .tranvp 16 1 10, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf318890e8;
p0x7fcf31889508 .port I0x600003315fe0, L_0x6000002fbd40;
 .tranvp 16 1 11, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31889508;
p0x7fcf31889928 .port I0x600003315fe0, L_0x6000002fc000;
 .tranvp 16 1 12, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31889928;
p0x7fcf31889d48 .port I0x600003315fe0, L_0x6000002fc280;
 .tranvp 16 1 13, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf31889d48;
p0x7fcf3188a168 .port I0x600003315fe0, L_0x6000002fc500;
 .tranvp 16 1 14, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3188a168;
p0x7fcf3188a588 .port I0x600003315fe0, L_0x6000002fc780;
 .tranvp 16 1 15, I0x600003315fe0, p0x7fcf31849aa8 p0x7fcf3188a588;
S_0x7fcf31bd0810 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000329a70_0 .net8 "Bitline1", 0 0, p0x7fcf31886718;  1 drivers, strength-aware
v0x600000329b00_0 .net8 "Bitline2", 0 0, p0x7fcf31886748;  1 drivers, strength-aware
v0x600000329b90_0 .net "D", 0 0, L_0x6000002fc820;  1 drivers
v0x600000329c20_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000329cb0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x600000329d40_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000329dd0_0 .net *"_ivl_0", 0 0, L_0x6000002f9fe0;  1 drivers
o0x7fcf31886808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000329e60_0 name=_ivl_2
v0x600000329ef0_0 .net *"_ivl_6", 0 0, L_0x6000002fa120;  1 drivers
o0x7fcf31886868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000329f80_0 name=_ivl_8
v0x60000032a010_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032a0a0_0 .net "dffOut", 0 0, v0x600000329950_0;  1 drivers
v0x60000032a130_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002f9fe0 .functor MUXZ 1, v0x600000329950_0, L_0x6000002fc820, L_0x6000002fdb80, C4<>;
L_0x6000002fa080 .functor MUXZ 1, o0x7fcf31886808, L_0x6000002f9fe0, L_0x6000002fe580, C4<>;
L_0x6000002fa120 .functor MUXZ 1, v0x600000329950_0, L_0x6000002fc820, L_0x6000002fdb80, C4<>;
L_0x6000002fa1c0 .functor MUXZ 1, o0x7fcf31886868, L_0x6000002fa120, L_0x6000002fef80, C4<>;
S_0x7fcf31bd04e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bd0810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000329710_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003297a0_0 .net "d", 0 0, L_0x6000002fc820;  alias, 1 drivers
v0x600000329830_0 .net "q", 0 0, v0x600000329950_0;  alias, 1 drivers
v0x6000003298c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000329950_0 .var "state", 0 0;
v0x6000003299e0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bd00a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032a520_0 .net8 "Bitline1", 0 0, p0x7fcf31886b98;  1 drivers, strength-aware
v0x60000032a5b0_0 .net8 "Bitline2", 0 0, p0x7fcf31886bc8;  1 drivers, strength-aware
v0x60000032a640_0 .net "D", 0 0, L_0x6000002fc8c0;  1 drivers
v0x60000032a6d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032a760_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032a7f0_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032a880_0 .net *"_ivl_0", 0 0, L_0x6000002fa260;  1 drivers
o0x7fcf31886c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032a910_0 name=_ivl_2
v0x60000032a9a0_0 .net *"_ivl_6", 0 0, L_0x6000002fa3a0;  1 drivers
o0x7fcf31886c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032aa30_0 name=_ivl_8
v0x60000032aac0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032ab50_0 .net "dffOut", 0 0, v0x60000032a400_0;  1 drivers
v0x60000032abe0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fa260 .functor MUXZ 1, v0x60000032a400_0, L_0x6000002fc8c0, L_0x6000002fdb80, C4<>;
L_0x6000002fa300 .functor MUXZ 1, o0x7fcf31886c28, L_0x6000002fa260, L_0x6000002fe580, C4<>;
L_0x6000002fa3a0 .functor MUXZ 1, v0x60000032a400_0, L_0x6000002fc8c0, L_0x6000002fdb80, C4<>;
L_0x6000002fa440 .functor MUXZ 1, o0x7fcf31886c88, L_0x6000002fa3a0, L_0x6000002fef80, C4<>;
S_0x7fcf31bcfd70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bd00a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032a1c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032a250_0 .net "d", 0 0, L_0x6000002fc8c0;  alias, 1 drivers
v0x60000032a2e0_0 .net "q", 0 0, v0x60000032a400_0;  alias, 1 drivers
v0x60000032a370_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032a400_0 .var "state", 0 0;
v0x60000032a490_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcfa40 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032afd0_0 .net8 "Bitline1", 0 0, p0x7fcf31886fb8;  1 drivers, strength-aware
v0x60000032b060_0 .net8 "Bitline2", 0 0, p0x7fcf31886fe8;  1 drivers, strength-aware
v0x60000032b0f0_0 .net "D", 0 0, L_0x6000002fc960;  1 drivers
v0x60000032b180_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032b210_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032b2a0_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032b330_0 .net *"_ivl_0", 0 0, L_0x6000002fa4e0;  1 drivers
o0x7fcf31887048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032b3c0_0 name=_ivl_2
v0x60000032b450_0 .net *"_ivl_6", 0 0, L_0x6000002fa620;  1 drivers
o0x7fcf318870a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032b4e0_0 name=_ivl_8
v0x60000032b570_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032b600_0 .net "dffOut", 0 0, v0x60000032aeb0_0;  1 drivers
v0x60000032b690_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fa4e0 .functor MUXZ 1, v0x60000032aeb0_0, L_0x6000002fc960, L_0x6000002fdb80, C4<>;
L_0x6000002fa580 .functor MUXZ 1, o0x7fcf31887048, L_0x6000002fa4e0, L_0x6000002fe580, C4<>;
L_0x6000002fa620 .functor MUXZ 1, v0x60000032aeb0_0, L_0x6000002fc960, L_0x6000002fdb80, C4<>;
L_0x6000002fa6c0 .functor MUXZ 1, o0x7fcf318870a8, L_0x6000002fa620, L_0x6000002fef80, C4<>;
S_0x7fcf31bcf600 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcfa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032ac70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032ad00_0 .net "d", 0 0, L_0x6000002fc960;  alias, 1 drivers
v0x60000032ad90_0 .net "q", 0 0, v0x60000032aeb0_0;  alias, 1 drivers
v0x60000032ae20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032aeb0_0 .var "state", 0 0;
v0x60000032af40_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcf2d0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032ba80_0 .net8 "Bitline1", 0 0, p0x7fcf318873d8;  1 drivers, strength-aware
v0x60000032bb10_0 .net8 "Bitline2", 0 0, p0x7fcf31887408;  1 drivers, strength-aware
v0x60000032bba0_0 .net "D", 0 0, L_0x6000002fca00;  1 drivers
v0x60000032bc30_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032bcc0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032bd50_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032bde0_0 .net *"_ivl_0", 0 0, L_0x6000002fa760;  1 drivers
o0x7fcf31887468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032be70_0 name=_ivl_2
v0x60000032bf00_0 .net *"_ivl_6", 0 0, L_0x6000002fa8a0;  1 drivers
o0x7fcf318874c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032c000_0 name=_ivl_8
v0x60000032c090_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032c120_0 .net "dffOut", 0 0, v0x60000032b960_0;  1 drivers
v0x60000032c1b0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fa760 .functor MUXZ 1, v0x60000032b960_0, L_0x6000002fca00, L_0x6000002fdb80, C4<>;
L_0x6000002fa800 .functor MUXZ 1, o0x7fcf31887468, L_0x6000002fa760, L_0x6000002fe580, C4<>;
L_0x6000002fa8a0 .functor MUXZ 1, v0x60000032b960_0, L_0x6000002fca00, L_0x6000002fdb80, C4<>;
L_0x6000002fa940 .functor MUXZ 1, o0x7fcf318874c8, L_0x6000002fa8a0, L_0x6000002fef80, C4<>;
S_0x7fcf31bcee90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcf2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032b720_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032b7b0_0 .net "d", 0 0, L_0x6000002fca00;  alias, 1 drivers
v0x60000032b840_0 .net "q", 0 0, v0x60000032b960_0;  alias, 1 drivers
v0x60000032b8d0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032b960_0 .var "state", 0 0;
v0x60000032b9f0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bce500 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032c5a0_0 .net8 "Bitline1", 0 0, p0x7fcf318877f8;  1 drivers, strength-aware
v0x60000032c630_0 .net8 "Bitline2", 0 0, p0x7fcf31887828;  1 drivers, strength-aware
v0x60000032c6c0_0 .net "D", 0 0, L_0x6000002fcaa0;  1 drivers
v0x60000032c750_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032c7e0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032c870_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032c900_0 .net *"_ivl_0", 0 0, L_0x6000002fa9e0;  1 drivers
o0x7fcf31887888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032c990_0 name=_ivl_2
v0x60000032ca20_0 .net *"_ivl_6", 0 0, L_0x6000002fab20;  1 drivers
o0x7fcf318878e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032cab0_0 name=_ivl_8
v0x60000032cb40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032cbd0_0 .net "dffOut", 0 0, v0x60000032c480_0;  1 drivers
v0x60000032cc60_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fa9e0 .functor MUXZ 1, v0x60000032c480_0, L_0x6000002fcaa0, L_0x6000002fdb80, C4<>;
L_0x6000002faa80 .functor MUXZ 1, o0x7fcf31887888, L_0x6000002fa9e0, L_0x6000002fe580, C4<>;
L_0x6000002fab20 .functor MUXZ 1, v0x60000032c480_0, L_0x6000002fcaa0, L_0x6000002fdb80, C4<>;
L_0x6000002fabc0 .functor MUXZ 1, o0x7fcf318878e8, L_0x6000002fab20, L_0x6000002fef80, C4<>;
S_0x7fcf31bce1d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bce500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032c240_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032c2d0_0 .net "d", 0 0, L_0x6000002fcaa0;  alias, 1 drivers
v0x60000032c360_0 .net "q", 0 0, v0x60000032c480_0;  alias, 1 drivers
v0x60000032c3f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032c480_0 .var "state", 0 0;
v0x60000032c510_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcdd90 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032d050_0 .net8 "Bitline1", 0 0, p0x7fcf31887c18;  1 drivers, strength-aware
v0x60000032d0e0_0 .net8 "Bitline2", 0 0, p0x7fcf31887c48;  1 drivers, strength-aware
v0x60000032d170_0 .net "D", 0 0, L_0x6000002fcb40;  1 drivers
v0x60000032d200_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032d290_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032d320_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032d3b0_0 .net *"_ivl_0", 0 0, L_0x6000002fac60;  1 drivers
o0x7fcf31887ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032d440_0 name=_ivl_2
v0x60000032d4d0_0 .net *"_ivl_6", 0 0, L_0x6000002fada0;  1 drivers
o0x7fcf31887d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032d560_0 name=_ivl_8
v0x60000032d5f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032d680_0 .net "dffOut", 0 0, v0x60000032cf30_0;  1 drivers
v0x60000032d710_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fac60 .functor MUXZ 1, v0x60000032cf30_0, L_0x6000002fcb40, L_0x6000002fdb80, C4<>;
L_0x6000002fad00 .functor MUXZ 1, o0x7fcf31887ca8, L_0x6000002fac60, L_0x6000002fe580, C4<>;
L_0x6000002fada0 .functor MUXZ 1, v0x60000032cf30_0, L_0x6000002fcb40, L_0x6000002fdb80, C4<>;
L_0x6000002fae40 .functor MUXZ 1, o0x7fcf31887d08, L_0x6000002fada0, L_0x6000002fef80, C4<>;
S_0x7fcf31bcda60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcdd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032ccf0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032cd80_0 .net "d", 0 0, L_0x6000002fcb40;  alias, 1 drivers
v0x60000032ce10_0 .net "q", 0 0, v0x60000032cf30_0;  alias, 1 drivers
v0x60000032cea0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032cf30_0 .var "state", 0 0;
v0x60000032cfc0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcd620 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032db00_0 .net8 "Bitline1", 0 0, p0x7fcf31888038;  1 drivers, strength-aware
v0x60000032db90_0 .net8 "Bitline2", 0 0, p0x7fcf31888068;  1 drivers, strength-aware
v0x60000032dc20_0 .net "D", 0 0, L_0x6000002fcbe0;  1 drivers
v0x60000032dcb0_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032dd40_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032ddd0_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032de60_0 .net *"_ivl_0", 0 0, L_0x6000002faee0;  1 drivers
o0x7fcf318880c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032def0_0 name=_ivl_2
v0x60000032df80_0 .net *"_ivl_6", 0 0, L_0x6000002fb020;  1 drivers
o0x7fcf31888128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032e010_0 name=_ivl_8
v0x60000032e0a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032e130_0 .net "dffOut", 0 0, v0x60000032d9e0_0;  1 drivers
v0x60000032e1c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002faee0 .functor MUXZ 1, v0x60000032d9e0_0, L_0x6000002fcbe0, L_0x6000002fdb80, C4<>;
L_0x6000002faf80 .functor MUXZ 1, o0x7fcf318880c8, L_0x6000002faee0, L_0x6000002fe580, C4<>;
L_0x6000002fb020 .functor MUXZ 1, v0x60000032d9e0_0, L_0x6000002fcbe0, L_0x6000002fdb80, C4<>;
L_0x6000002fb0c0 .functor MUXZ 1, o0x7fcf31888128, L_0x6000002fb020, L_0x6000002fef80, C4<>;
S_0x7fcf31bcd2f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcd620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032d7a0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032d830_0 .net "d", 0 0, L_0x6000002fcbe0;  alias, 1 drivers
v0x60000032d8c0_0 .net "q", 0 0, v0x60000032d9e0_0;  alias, 1 drivers
v0x60000032d950_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032d9e0_0 .var "state", 0 0;
v0x60000032da70_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcceb0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032e5b0_0 .net8 "Bitline1", 0 0, p0x7fcf31888458;  1 drivers, strength-aware
v0x60000032e640_0 .net8 "Bitline2", 0 0, p0x7fcf31888488;  1 drivers, strength-aware
v0x60000032e6d0_0 .net "D", 0 0, L_0x6000002fcc80;  1 drivers
v0x60000032e760_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032e7f0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032e880_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032e910_0 .net *"_ivl_0", 0 0, L_0x6000002fb160;  1 drivers
o0x7fcf318884e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032e9a0_0 name=_ivl_2
v0x60000032ea30_0 .net *"_ivl_6", 0 0, L_0x6000002fb2a0;  1 drivers
o0x7fcf31888548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032eac0_0 name=_ivl_8
v0x60000032eb50_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032ebe0_0 .net "dffOut", 0 0, v0x60000032e490_0;  1 drivers
v0x60000032ec70_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fb160 .functor MUXZ 1, v0x60000032e490_0, L_0x6000002fcc80, L_0x6000002fdb80, C4<>;
L_0x6000002fb200 .functor MUXZ 1, o0x7fcf318884e8, L_0x6000002fb160, L_0x6000002fe580, C4<>;
L_0x6000002fb2a0 .functor MUXZ 1, v0x60000032e490_0, L_0x6000002fcc80, L_0x6000002fdb80, C4<>;
L_0x6000002fb340 .functor MUXZ 1, o0x7fcf31888548, L_0x6000002fb2a0, L_0x6000002fef80, C4<>;
S_0x7fcf31bccb80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032e250_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032e2e0_0 .net "d", 0 0, L_0x6000002fcc80;  alias, 1 drivers
v0x60000032e370_0 .net "q", 0 0, v0x60000032e490_0;  alias, 1 drivers
v0x60000032e400_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032e490_0 .var "state", 0 0;
v0x60000032e520_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcc740 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000032f060_0 .net8 "Bitline1", 0 0, p0x7fcf31888878;  1 drivers, strength-aware
v0x60000032f0f0_0 .net8 "Bitline2", 0 0, p0x7fcf318888a8;  1 drivers, strength-aware
v0x60000032f180_0 .net "D", 0 0, L_0x6000002fcd20;  1 drivers
v0x60000032f210_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x60000032f2a0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x60000032f330_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x60000032f3c0_0 .net *"_ivl_0", 0 0, L_0x6000002fb3e0;  1 drivers
o0x7fcf31888908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032f450_0 name=_ivl_2
v0x60000032f4e0_0 .net *"_ivl_6", 0 0, L_0x6000002fb520;  1 drivers
o0x7fcf31888968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000032f570_0 name=_ivl_8
v0x60000032f600_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032f690_0 .net "dffOut", 0 0, v0x60000032ef40_0;  1 drivers
v0x60000032f720_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fb3e0 .functor MUXZ 1, v0x60000032ef40_0, L_0x6000002fcd20, L_0x6000002fdb80, C4<>;
L_0x6000002fb480 .functor MUXZ 1, o0x7fcf31888908, L_0x6000002fb3e0, L_0x6000002fe580, C4<>;
L_0x6000002fb520 .functor MUXZ 1, v0x60000032ef40_0, L_0x6000002fcd20, L_0x6000002fdb80, C4<>;
L_0x6000002fb5c0 .functor MUXZ 1, o0x7fcf31888968, L_0x6000002fb520, L_0x6000002fef80, C4<>;
S_0x7fcf31bcc410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcc740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032ed00_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032ed90_0 .net "d", 0 0, L_0x6000002fcd20;  alias, 1 drivers
v0x60000032ee20_0 .net "q", 0 0, v0x60000032ef40_0;  alias, 1 drivers
v0x60000032eeb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x60000032ef40_0 .var "state", 0 0;
v0x60000032efd0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31bcbca0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000355d40_0 .net8 "Bitline1", 0 0, p0x7fcf31888c98;  1 drivers, strength-aware
v0x600000355dd0_0 .net8 "Bitline2", 0 0, p0x7fcf31888cc8;  1 drivers, strength-aware
v0x600000355e60_0 .net "D", 0 0, L_0x6000002fcdc0;  1 drivers
v0x600000355ef0_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000355f80_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x600000356010_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x6000003560a0_0 .net *"_ivl_0", 0 0, L_0x6000002fb660;  1 drivers
o0x7fcf31888d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000356130_0 name=_ivl_2
v0x6000003561c0_0 .net *"_ivl_6", 0 0, L_0x6000002fb7a0;  1 drivers
o0x7fcf31888d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000356250_0 name=_ivl_8
v0x6000003562e0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000356370_0 .net "dffOut", 0 0, v0x600000355c20_0;  1 drivers
v0x600000356400_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fb660 .functor MUXZ 1, v0x600000355c20_0, L_0x6000002fcdc0, L_0x6000002fdb80, C4<>;
L_0x6000002fb700 .functor MUXZ 1, o0x7fcf31888d28, L_0x6000002fb660, L_0x6000002fe580, C4<>;
L_0x6000002fb7a0 .functor MUXZ 1, v0x600000355c20_0, L_0x6000002fcdc0, L_0x6000002fdb80, C4<>;
L_0x6000002fb840 .functor MUXZ 1, o0x7fcf31888d88, L_0x6000002fb7a0, L_0x6000002fef80, C4<>;
S_0x7fcf31bcb860 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bcbca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032f7b0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x60000032f840_0 .net "d", 0 0, L_0x6000002fcdc0;  alias, 1 drivers
v0x60000032f8d0_0 .net "q", 0 0, v0x600000355c20_0;  alias, 1 drivers
v0x600000355b90_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000355c20_0 .var "state", 0 0;
v0x600000355cb0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d17100 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003567f0_0 .net8 "Bitline1", 0 0, p0x7fcf318890b8;  1 drivers, strength-aware
v0x600000356880_0 .net8 "Bitline2", 0 0, p0x7fcf318890e8;  1 drivers, strength-aware
v0x600000356910_0 .net "D", 0 0, L_0x6000002fce60;  1 drivers
v0x6000003569a0_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000356a30_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x600000356ac0_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000356b50_0 .net *"_ivl_0", 0 0, L_0x6000002fb8e0;  1 drivers
o0x7fcf31889148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000356be0_0 name=_ivl_2
v0x600000356c70_0 .net *"_ivl_6", 0 0, L_0x6000002fba20;  1 drivers
o0x7fcf318891a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000356d00_0 name=_ivl_8
v0x600000356d90_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000356e20_0 .net "dffOut", 0 0, v0x6000003566d0_0;  1 drivers
v0x600000356eb0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fb8e0 .functor MUXZ 1, v0x6000003566d0_0, L_0x6000002fce60, L_0x6000002fdb80, C4<>;
L_0x6000002fb980 .functor MUXZ 1, o0x7fcf31889148, L_0x6000002fb8e0, L_0x6000002fe580, C4<>;
L_0x6000002fba20 .functor MUXZ 1, v0x6000003566d0_0, L_0x6000002fce60, L_0x6000002fdb80, C4<>;
L_0x6000002fbac0 .functor MUXZ 1, o0x7fcf318891a8, L_0x6000002fba20, L_0x6000002fef80, C4<>;
S_0x7fcf31d17ba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d17100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000356490_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000356520_0 .net "d", 0 0, L_0x6000002fce60;  alias, 1 drivers
v0x6000003565b0_0 .net "q", 0 0, v0x6000003566d0_0;  alias, 1 drivers
v0x600000356640_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x6000003566d0_0 .var "state", 0 0;
v0x600000356760_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d17d10 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003572a0_0 .net8 "Bitline1", 0 0, p0x7fcf318894d8;  1 drivers, strength-aware
v0x600000357330_0 .net8 "Bitline2", 0 0, p0x7fcf31889508;  1 drivers, strength-aware
v0x6000003573c0_0 .net "D", 0 0, L_0x6000002fcf00;  1 drivers
v0x600000357450_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x6000003574e0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x600000357570_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000357600_0 .net *"_ivl_0", 0 0, L_0x6000002fbb60;  1 drivers
o0x7fcf31889568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000357690_0 name=_ivl_2
v0x600000357720_0 .net *"_ivl_6", 0 0, L_0x6000002fbca0;  1 drivers
o0x7fcf318895c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003577b0_0 name=_ivl_8
v0x600000357840_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003578d0_0 .net "dffOut", 0 0, v0x600000357180_0;  1 drivers
v0x600000357960_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fbb60 .functor MUXZ 1, v0x600000357180_0, L_0x6000002fcf00, L_0x6000002fdb80, C4<>;
L_0x6000002fbc00 .functor MUXZ 1, o0x7fcf31889568, L_0x6000002fbb60, L_0x6000002fe580, C4<>;
L_0x6000002fbca0 .functor MUXZ 1, v0x600000357180_0, L_0x6000002fcf00, L_0x6000002fdb80, C4<>;
L_0x6000002fbd40 .functor MUXZ 1, o0x7fcf318895c8, L_0x6000002fbca0, L_0x6000002fef80, C4<>;
S_0x7fcf31d17e80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d17d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000356f40_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000356fd0_0 .net "d", 0 0, L_0x6000002fcf00;  alias, 1 drivers
v0x600000357060_0 .net "q", 0 0, v0x600000357180_0;  alias, 1 drivers
v0x6000003570f0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000357180_0 .var "state", 0 0;
v0x600000357210_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d17ff0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000357d50_0 .net8 "Bitline1", 0 0, p0x7fcf318898f8;  1 drivers, strength-aware
v0x600000357de0_0 .net8 "Bitline2", 0 0, p0x7fcf31889928;  1 drivers, strength-aware
v0x600000357e70_0 .net "D", 0 0, L_0x6000002fcfa0;  1 drivers
v0x600000357f00_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000320000_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x600000320090_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000320120_0 .net *"_ivl_0", 0 0, L_0x6000002fbde0;  1 drivers
o0x7fcf31889988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003201b0_0 name=_ivl_2
v0x600000320240_0 .net *"_ivl_6", 0 0, L_0x6000002fbf20;  1 drivers
o0x7fcf318899e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003202d0_0 name=_ivl_8
v0x600000320360_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003203f0_0 .net "dffOut", 0 0, v0x600000357c30_0;  1 drivers
v0x600000320480_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fbde0 .functor MUXZ 1, v0x600000357c30_0, L_0x6000002fcfa0, L_0x6000002fdb80, C4<>;
L_0x6000002fbe80 .functor MUXZ 1, o0x7fcf31889988, L_0x6000002fbde0, L_0x6000002fe580, C4<>;
L_0x6000002fbf20 .functor MUXZ 1, v0x600000357c30_0, L_0x6000002fcfa0, L_0x6000002fdb80, C4<>;
L_0x6000002fc000 .functor MUXZ 1, o0x7fcf318899e8, L_0x6000002fbf20, L_0x6000002fef80, C4<>;
S_0x7fcf31d18160 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d17ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003579f0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000357a80_0 .net "d", 0 0, L_0x6000002fcfa0;  alias, 1 drivers
v0x600000357b10_0 .net "q", 0 0, v0x600000357c30_0;  alias, 1 drivers
v0x600000357ba0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000357c30_0 .var "state", 0 0;
v0x600000357cc0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d182d0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000320870_0 .net8 "Bitline1", 0 0, p0x7fcf31889d18;  1 drivers, strength-aware
v0x600000320900_0 .net8 "Bitline2", 0 0, p0x7fcf31889d48;  1 drivers, strength-aware
v0x600000320990_0 .net "D", 0 0, L_0x6000002fd040;  1 drivers
v0x600000320a20_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000320ab0_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x600000320b40_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000320bd0_0 .net *"_ivl_0", 0 0, L_0x6000002fc0a0;  1 drivers
o0x7fcf31889da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000320c60_0 name=_ivl_2
v0x600000320cf0_0 .net *"_ivl_6", 0 0, L_0x6000002fc1e0;  1 drivers
o0x7fcf31889e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000320d80_0 name=_ivl_8
v0x600000320e10_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000320ea0_0 .net "dffOut", 0 0, v0x600000320750_0;  1 drivers
v0x600000320f30_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fc0a0 .functor MUXZ 1, v0x600000320750_0, L_0x6000002fd040, L_0x6000002fdb80, C4<>;
L_0x6000002fc140 .functor MUXZ 1, o0x7fcf31889da8, L_0x6000002fc0a0, L_0x6000002fe580, C4<>;
L_0x6000002fc1e0 .functor MUXZ 1, v0x600000320750_0, L_0x6000002fd040, L_0x6000002fdb80, C4<>;
L_0x6000002fc280 .functor MUXZ 1, o0x7fcf31889e08, L_0x6000002fc1e0, L_0x6000002fef80, C4<>;
S_0x7fcf31d18440 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d182d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000320510_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x6000003205a0_0 .net "d", 0 0, L_0x6000002fd040;  alias, 1 drivers
v0x600000320630_0 .net "q", 0 0, v0x600000320750_0;  alias, 1 drivers
v0x6000003206c0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000320750_0 .var "state", 0 0;
v0x6000003207e0_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d185b0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000321320_0 .net8 "Bitline1", 0 0, p0x7fcf3188a138;  1 drivers, strength-aware
v0x6000003213b0_0 .net8 "Bitline2", 0 0, p0x7fcf3188a168;  1 drivers, strength-aware
v0x600000321440_0 .net "D", 0 0, L_0x6000002fd0e0;  1 drivers
v0x6000003214d0_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000321560_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x6000003215f0_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000321680_0 .net *"_ivl_0", 0 0, L_0x6000002fc320;  1 drivers
o0x7fcf3188a1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000321710_0 name=_ivl_2
v0x6000003217a0_0 .net *"_ivl_6", 0 0, L_0x6000002fc460;  1 drivers
o0x7fcf3188a228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000321830_0 name=_ivl_8
v0x6000003218c0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000321950_0 .net "dffOut", 0 0, v0x600000321200_0;  1 drivers
v0x6000003219e0_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fc320 .functor MUXZ 1, v0x600000321200_0, L_0x6000002fd0e0, L_0x6000002fdb80, C4<>;
L_0x6000002fc3c0 .functor MUXZ 1, o0x7fcf3188a1c8, L_0x6000002fc320, L_0x6000002fe580, C4<>;
L_0x6000002fc460 .functor MUXZ 1, v0x600000321200_0, L_0x6000002fd0e0, L_0x6000002fdb80, C4<>;
L_0x6000002fc500 .functor MUXZ 1, o0x7fcf3188a228, L_0x6000002fc460, L_0x6000002fef80, C4<>;
S_0x7fcf31d18720 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d185b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000320fc0_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000321050_0 .net "d", 0 0, L_0x6000002fd0e0;  alias, 1 drivers
v0x6000003210e0_0 .net "q", 0 0, v0x600000321200_0;  alias, 1 drivers
v0x600000321170_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000321200_0 .var "state", 0 0;
v0x600000321290_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d18890 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bd0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000321dd0_0 .net8 "Bitline1", 0 0, p0x7fcf3188a558;  1 drivers, strength-aware
v0x600000321e60_0 .net8 "Bitline2", 0 0, p0x7fcf3188a588;  1 drivers, strength-aware
v0x600000321ef0_0 .net "D", 0 0, L_0x6000002fd180;  1 drivers
v0x600000321f80_0 .net "ReadEnable1", 0 0, L_0x6000002fe580;  alias, 1 drivers
v0x600000322010_0 .net "ReadEnable2", 0 0, L_0x6000002fef80;  alias, 1 drivers
v0x6000003220a0_0 .net "WriteEnable", 0 0, L_0x6000002fdb80;  alias, 1 drivers
v0x600000322130_0 .net *"_ivl_0", 0 0, L_0x6000002fc5a0;  1 drivers
o0x7fcf3188a5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003221c0_0 name=_ivl_2
v0x600000322250_0 .net *"_ivl_6", 0 0, L_0x6000002fc6e0;  1 drivers
o0x7fcf3188a648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003222e0_0 name=_ivl_8
v0x600000322370_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000322400_0 .net "dffOut", 0 0, v0x600000321cb0_0;  1 drivers
v0x600000322490_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
L_0x6000002fc5a0 .functor MUXZ 1, v0x600000321cb0_0, L_0x6000002fd180, L_0x6000002fdb80, C4<>;
L_0x6000002fc640 .functor MUXZ 1, o0x7fcf3188a5e8, L_0x6000002fc5a0, L_0x6000002fe580, C4<>;
L_0x6000002fc6e0 .functor MUXZ 1, v0x600000321cb0_0, L_0x6000002fd180, L_0x6000002fdb80, C4<>;
L_0x6000002fc780 .functor MUXZ 1, o0x7fcf3188a648, L_0x6000002fc6e0, L_0x6000002fef80, C4<>;
S_0x7fcf31d18a00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d18890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000321a70_0 .net "clk", 0 0, v0x600000339560_0;  alias, 1 drivers
v0x600000321b00_0 .net "d", 0 0, L_0x6000002fd180;  alias, 1 drivers
v0x600000321b90_0 .net "q", 0 0, v0x600000321cb0_0;  alias, 1 drivers
v0x600000321c20_0 .net "rst", 0 0, v0x6000003395f0_0;  alias, 1 drivers
v0x600000321cb0_0 .var "state", 0 0;
v0x600000321d40_0 .net "wen", 0 0, L_0x6000002fdb80;  alias, 1 drivers
S_0x7fcf31d18f70 .scope module, "writeDecoder2" "WriteDecoder_4_16" 4 20, 5 74 0, S_0x7fcf319fe250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x6000018478e0 .functor AND 1, L_0x60000022f660, L_0x60000022f5c0, C4<1>, C4<1>;
L_0x600001847870 .functor AND 1, L_0x6000018478e0, L_0x60000022f520, C4<1>, C4<1>;
L_0x600001847800 .functor AND 1, L_0x600001847870, L_0x60000022f480, C4<1>, C4<1>;
L_0x600001847f70 .functor AND 1, L_0x600001847800, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001847f00 .functor AND 1, L_0x60000022f3e0, L_0x60000022f340, C4<1>, C4<1>;
L_0x600001847e90 .functor AND 1, L_0x600001847f00, L_0x60000022f2a0, C4<1>, C4<1>;
L_0x600001847e20 .functor AND 1, L_0x600001847e90, L_0x60000022f160, C4<1>, C4<1>;
L_0x600001847db0 .functor AND 1, L_0x600001847e20, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001847d40 .functor AND 1, L_0x60000022f0c0, L_0x60000022dc20, C4<1>, C4<1>;
L_0x600001847c60 .functor AND 1, L_0x600001847d40, L_0x60000022dae0, C4<1>, C4<1>;
L_0x600001847bf0 .functor AND 1, L_0x600001847c60, L_0x60000022da40, C4<1>, C4<1>;
L_0x600001847b80 .functor AND 1, L_0x600001847bf0, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001847cd0 .functor AND 1, L_0x60000022d9a0, L_0x60000022d900, C4<1>, C4<1>;
L_0x600001847aa0 .functor AND 1, L_0x600001847cd0, L_0x60000022d7c0, C4<1>, C4<1>;
L_0x600001847a30 .functor AND 1, L_0x600001847aa0, L_0x60000022c1e0, C4<1>, C4<1>;
L_0x600001847b10 .functor AND 1, L_0x600001847a30, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x6000018479c0 .functor AND 1, L_0x60000022c140, L_0x60000022c0a0, C4<1>, C4<1>;
L_0x600001847950 .functor AND 1, L_0x6000018479c0, L_0x60000022c000, C4<1>, C4<1>;
L_0x6000018443f0 .functor AND 1, L_0x600001847950, L_0x60000022ff20, C4<1>, C4<1>;
L_0x600001844380 .functor AND 1, L_0x6000018443f0, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001844310 .functor AND 1, L_0x60000022fde0, L_0x60000022fca0, C4<1>, C4<1>;
L_0x6000018442a0 .functor AND 1, L_0x600001844310, L_0x60000022fe80, C4<1>, C4<1>;
L_0x600001844230 .functor AND 1, L_0x6000018442a0, L_0x60000022f980, C4<1>, C4<1>;
L_0x6000018441c0 .functor AND 1, L_0x600001844230, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001844150 .functor AND 1, L_0x60000022fb60, L_0x60000022fa20, C4<1>, C4<1>;
L_0x6000018440e0 .functor AND 1, L_0x600001844150, L_0x600000257b60, C4<1>, C4<1>;
L_0x600001844070 .functor AND 1, L_0x6000018440e0, L_0x600000257ac0, C4<1>, C4<1>;
L_0x600001844000 .functor AND 1, L_0x600001844070, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x6000018444d0 .functor AND 1, L_0x600000257a20, L_0x6000002578e0, C4<1>, C4<1>;
L_0x600001844460 .functor AND 1, L_0x6000018444d0, L_0x6000002577a0, C4<1>, C4<1>;
L_0x600001842840 .functor AND 1, L_0x600001844460, L_0x600000257660, C4<1>, C4<1>;
L_0x6000018427d0 .functor AND 1, L_0x600001842840, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001842760 .functor AND 1, L_0x6000002573e0, L_0x600000257340, C4<1>, C4<1>;
L_0x6000018426f0 .functor AND 1, L_0x600001842760, L_0x6000002572a0, C4<1>, C4<1>;
L_0x600001843f70 .functor AND 1, L_0x6000018426f0, L_0x600000257200, C4<1>, C4<1>;
L_0x600001843f00 .functor AND 1, L_0x600001843f70, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001843250 .functor AND 1, L_0x6000002570c0, L_0x600000257020, C4<1>, C4<1>;
L_0x6000018431e0 .functor AND 1, L_0x600001843250, L_0x600000256f80, C4<1>, C4<1>;
L_0x600001843170 .functor AND 1, L_0x6000018431e0, L_0x600000256e40, C4<1>, C4<1>;
L_0x600001843100 .functor AND 1, L_0x600001843170, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001843090 .functor AND 1, L_0x6000002575c0, L_0x600000257520, C4<1>, C4<1>;
L_0x600001843020 .functor AND 1, L_0x600001843090, L_0x600000255860, C4<1>, C4<1>;
L_0x600001842fb0 .functor AND 1, L_0x600001843020, L_0x6000002557c0, C4<1>, C4<1>;
L_0x600001842f40 .functor AND 1, L_0x600001842fb0, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001842ed0 .functor AND 1, L_0x600000255680, L_0x6000002555e0, C4<1>, C4<1>;
L_0x600001842e60 .functor AND 1, L_0x600001842ed0, L_0x6000002554a0, C4<1>, C4<1>;
L_0x600001842df0 .functor AND 1, L_0x600001842e60, L_0x600000255360, C4<1>, C4<1>;
L_0x600001842d80 .functor AND 1, L_0x600001842df0, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001842d10 .functor AND 1, L_0x600000255220, L_0x6000002550e0, C4<1>, C4<1>;
L_0x600001842ca0 .functor AND 1, L_0x600001842d10, L_0x600000255040, C4<1>, C4<1>;
L_0x600001842c30 .functor AND 1, L_0x600001842ca0, L_0x600000254fa0, C4<1>, C4<1>;
L_0x600001843e90 .functor AND 1, L_0x600001842c30, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001843e20 .functor AND 1, L_0x600000252940, L_0x600000252800, C4<1>, C4<1>;
L_0x600001843db0 .functor AND 1, L_0x600001843e20, L_0x600000252760, C4<1>, C4<1>;
L_0x600001843d40 .functor AND 1, L_0x600001843db0, L_0x600000252620, C4<1>, C4<1>;
L_0x600001843cd0 .functor AND 1, L_0x600001843d40, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001843c60 .functor AND 1, L_0x6000002524e0, L_0x6000002523a0, C4<1>, C4<1>;
L_0x600001843bf0 .functor AND 1, L_0x600001843c60, L_0x600000252260, C4<1>, C4<1>;
L_0x600001843b80 .functor AND 1, L_0x600001843bf0, L_0x6000002521c0, C4<1>, C4<1>;
L_0x600001843b10 .functor AND 1, L_0x600001843b80, v0x6000003394d0_0, C4<1>, C4<1>;
L_0x600001843aa0 .functor AND 1, L_0x600000251fe0, L_0x600000251ea0, C4<1>, C4<1>;
L_0x600001843a30 .functor AND 1, L_0x600001843aa0, L_0x600000251d60, C4<1>, C4<1>;
L_0x6000018439c0 .functor AND 1, L_0x600001843a30, L_0x600000251c20, C4<1>, C4<1>;
L_0x600001843950 .functor AND 1, L_0x6000018439c0, v0x6000003394d0_0, C4<1>, C4<1>;
v0x6000003229a0_0 .net "RegId", 3 0, v0x6000003390e0_0;  alias, 1 drivers
v0x600000322a30_0 .net "Wordline", 15 0, L_0x600000252120;  alias, 1 drivers
v0x600000322ac0_0 .net "WriteReg", 0 0, v0x6000003394d0_0;  alias, 1 drivers
v0x600000322b50_0 .net *"_ivl_103", 0 0, L_0x60000022fde0;  1 drivers
v0x600000322be0_0 .net *"_ivl_105", 0 0, L_0x60000022fd40;  1 drivers
v0x600000322c70_0 .net *"_ivl_107", 0 0, L_0x60000022fca0;  1 drivers
v0x600000322d00_0 .net *"_ivl_109", 0 0, L_0x600001844310;  1 drivers
v0x600000322d90_0 .net *"_ivl_11", 0 0, L_0x600001847870;  1 drivers
v0x600000322e20_0 .net *"_ivl_111", 0 0, L_0x60000022fe80;  1 drivers
v0x600000322eb0_0 .net *"_ivl_113", 0 0, L_0x6000018442a0;  1 drivers
v0x600000322f40_0 .net *"_ivl_115", 0 0, L_0x60000022fc00;  1 drivers
v0x600000322fd0_0 .net *"_ivl_117", 0 0, L_0x60000022f980;  1 drivers
v0x600000323060_0 .net *"_ivl_119", 0 0, L_0x600001844230;  1 drivers
v0x6000003230f0_0 .net *"_ivl_121", 0 0, L_0x6000018441c0;  1 drivers
v0x600000323180_0 .net *"_ivl_125", 0 0, L_0x60000022fb60;  1 drivers
v0x600000323210_0 .net *"_ivl_127", 0 0, L_0x60000022fac0;  1 drivers
v0x6000003232a0_0 .net *"_ivl_129", 0 0, L_0x60000022fa20;  1 drivers
v0x600000323330_0 .net *"_ivl_13", 0 0, L_0x60000022f480;  1 drivers
v0x6000003233c0_0 .net *"_ivl_131", 0 0, L_0x600001844150;  1 drivers
v0x600000323450_0 .net *"_ivl_133", 0 0, L_0x600000257c00;  1 drivers
v0x6000003234e0_0 .net *"_ivl_135", 0 0, L_0x600000257b60;  1 drivers
v0x600000323570_0 .net *"_ivl_137", 0 0, L_0x6000018440e0;  1 drivers
v0x600000323600_0 .net *"_ivl_139", 0 0, L_0x600000257ac0;  1 drivers
v0x600000323690_0 .net *"_ivl_141", 0 0, L_0x600001844070;  1 drivers
v0x600000323720_0 .net *"_ivl_143", 0 0, L_0x600001844000;  1 drivers
v0x6000003237b0_0 .net *"_ivl_147", 0 0, L_0x600000257a20;  1 drivers
v0x600000323840_0 .net *"_ivl_149", 0 0, L_0x600000257980;  1 drivers
v0x6000003238d0_0 .net *"_ivl_15", 0 0, L_0x600001847800;  1 drivers
v0x600000323960_0 .net *"_ivl_151", 0 0, L_0x6000002578e0;  1 drivers
v0x6000003239f0_0 .net *"_ivl_153", 0 0, L_0x6000018444d0;  1 drivers
v0x600000323a80_0 .net *"_ivl_155", 0 0, L_0x600000257840;  1 drivers
v0x600000323b10_0 .net *"_ivl_157", 0 0, L_0x6000002577a0;  1 drivers
v0x600000323ba0_0 .net *"_ivl_159", 0 0, L_0x600001844460;  1 drivers
v0x600000323c30_0 .net *"_ivl_161", 0 0, L_0x600000257700;  1 drivers
v0x600000323cc0_0 .net *"_ivl_163", 0 0, L_0x600000257660;  1 drivers
v0x600000323d50_0 .net *"_ivl_165", 0 0, L_0x600001842840;  1 drivers
v0x600000323de0_0 .net *"_ivl_167", 0 0, L_0x6000018427d0;  1 drivers
v0x600000323e70_0 .net *"_ivl_17", 0 0, L_0x600001847f70;  1 drivers
v0x600000323f00_0 .net *"_ivl_171", 0 0, L_0x600000257480;  1 drivers
v0x600000324000_0 .net *"_ivl_173", 0 0, L_0x6000002573e0;  1 drivers
v0x600000324090_0 .net *"_ivl_175", 0 0, L_0x600000257340;  1 drivers
v0x600000324120_0 .net *"_ivl_177", 0 0, L_0x600001842760;  1 drivers
v0x6000003241b0_0 .net *"_ivl_179", 0 0, L_0x6000002572a0;  1 drivers
v0x600000324240_0 .net *"_ivl_181", 0 0, L_0x6000018426f0;  1 drivers
v0x6000003242d0_0 .net *"_ivl_183", 0 0, L_0x600000257200;  1 drivers
v0x600000324360_0 .net *"_ivl_185", 0 0, L_0x600001843f70;  1 drivers
v0x6000003243f0_0 .net *"_ivl_187", 0 0, L_0x600001843f00;  1 drivers
v0x600000324480_0 .net *"_ivl_191", 0 0, L_0x600000257160;  1 drivers
v0x600000324510_0 .net *"_ivl_193", 0 0, L_0x6000002570c0;  1 drivers
v0x6000003245a0_0 .net *"_ivl_195", 0 0, L_0x600000257020;  1 drivers
v0x600000324630_0 .net *"_ivl_197", 0 0, L_0x600001843250;  1 drivers
v0x6000003246c0_0 .net *"_ivl_199", 0 0, L_0x600000256f80;  1 drivers
v0x600000324750_0 .net *"_ivl_201", 0 0, L_0x6000018431e0;  1 drivers
v0x6000003247e0_0 .net *"_ivl_203", 0 0, L_0x600000256ee0;  1 drivers
v0x600000324870_0 .net *"_ivl_205", 0 0, L_0x600000256e40;  1 drivers
v0x600000324900_0 .net *"_ivl_207", 0 0, L_0x600001843170;  1 drivers
v0x600000324990_0 .net *"_ivl_209", 0 0, L_0x600001843100;  1 drivers
v0x600000324a20_0 .net *"_ivl_21", 0 0, L_0x60000022f3e0;  1 drivers
v0x600000324ab0_0 .net *"_ivl_213", 0 0, L_0x600000256da0;  1 drivers
v0x600000324b40_0 .net *"_ivl_215", 0 0, L_0x6000002575c0;  1 drivers
v0x600000324bd0_0 .net *"_ivl_217", 0 0, L_0x600000257520;  1 drivers
v0x600000324c60_0 .net *"_ivl_219", 0 0, L_0x600001843090;  1 drivers
v0x600000324cf0_0 .net *"_ivl_221", 0 0, L_0x600000255900;  1 drivers
v0x600000324d80_0 .net *"_ivl_223", 0 0, L_0x600000255860;  1 drivers
v0x600000324e10_0 .net *"_ivl_225", 0 0, L_0x600001843020;  1 drivers
v0x600000324ea0_0 .net *"_ivl_227", 0 0, L_0x6000002557c0;  1 drivers
v0x600000324f30_0 .net *"_ivl_229", 0 0, L_0x600001842fb0;  1 drivers
v0x600000324fc0_0 .net *"_ivl_23", 0 0, L_0x60000022f340;  1 drivers
v0x600000325050_0 .net *"_ivl_231", 0 0, L_0x600001842f40;  1 drivers
v0x6000003250e0_0 .net *"_ivl_235", 0 0, L_0x600000255720;  1 drivers
v0x600000325170_0 .net *"_ivl_237", 0 0, L_0x600000255680;  1 drivers
v0x600000325200_0 .net *"_ivl_239", 0 0, L_0x6000002555e0;  1 drivers
v0x600000325290_0 .net *"_ivl_241", 0 0, L_0x600001842ed0;  1 drivers
v0x600000325320_0 .net *"_ivl_243", 0 0, L_0x600000255540;  1 drivers
v0x6000003253b0_0 .net *"_ivl_245", 0 0, L_0x6000002554a0;  1 drivers
v0x600000325440_0 .net *"_ivl_247", 0 0, L_0x600001842e60;  1 drivers
v0x6000003254d0_0 .net *"_ivl_249", 0 0, L_0x600000255400;  1 drivers
v0x600000325560_0 .net *"_ivl_25", 0 0, L_0x600001847f00;  1 drivers
v0x6000003255f0_0 .net *"_ivl_251", 0 0, L_0x600000255360;  1 drivers
v0x600000325680_0 .net *"_ivl_253", 0 0, L_0x600001842df0;  1 drivers
v0x600000325710_0 .net *"_ivl_255", 0 0, L_0x600001842d80;  1 drivers
v0x6000003257a0_0 .net *"_ivl_259", 0 0, L_0x6000002552c0;  1 drivers
v0x600000325830_0 .net *"_ivl_261", 0 0, L_0x600000255220;  1 drivers
v0x6000003258c0_0 .net *"_ivl_263", 0 0, L_0x600000255180;  1 drivers
v0x600000325950_0 .net *"_ivl_265", 0 0, L_0x6000002550e0;  1 drivers
v0x6000003259e0_0 .net *"_ivl_267", 0 0, L_0x600001842d10;  1 drivers
v0x600000325a70_0 .net *"_ivl_269", 0 0, L_0x600000255040;  1 drivers
v0x600000325b00_0 .net *"_ivl_27", 0 0, L_0x60000022f2a0;  1 drivers
v0x600000325b90_0 .net *"_ivl_271", 0 0, L_0x600001842ca0;  1 drivers
v0x600000325c20_0 .net *"_ivl_273", 0 0, L_0x600000254fa0;  1 drivers
v0x600000325cb0_0 .net *"_ivl_275", 0 0, L_0x600001842c30;  1 drivers
v0x600000325d40_0 .net *"_ivl_277", 0 0, L_0x600001843e90;  1 drivers
v0x600000325dd0_0 .net *"_ivl_281", 0 0, L_0x6000002529e0;  1 drivers
v0x600000325e60_0 .net *"_ivl_283", 0 0, L_0x600000252940;  1 drivers
v0x600000325ef0_0 .net *"_ivl_285", 0 0, L_0x6000002528a0;  1 drivers
v0x600000325f80_0 .net *"_ivl_287", 0 0, L_0x600000252800;  1 drivers
v0x600000326010_0 .net *"_ivl_289", 0 0, L_0x600001843e20;  1 drivers
v0x6000003260a0_0 .net *"_ivl_29", 0 0, L_0x600001847e90;  1 drivers
v0x600000326130_0 .net *"_ivl_291", 0 0, L_0x600000252760;  1 drivers
v0x6000003261c0_0 .net *"_ivl_293", 0 0, L_0x600001843db0;  1 drivers
v0x600000326250_0 .net *"_ivl_295", 0 0, L_0x6000002526c0;  1 drivers
v0x6000003262e0_0 .net *"_ivl_297", 0 0, L_0x600000252620;  1 drivers
v0x600000326370_0 .net *"_ivl_299", 0 0, L_0x600001843d40;  1 drivers
v0x600000326400_0 .net *"_ivl_3", 0 0, L_0x60000022f660;  1 drivers
v0x600000326490_0 .net *"_ivl_301", 0 0, L_0x600001843cd0;  1 drivers
v0x600000326520_0 .net *"_ivl_305", 0 0, L_0x600000252580;  1 drivers
v0x6000003265b0_0 .net *"_ivl_307", 0 0, L_0x6000002524e0;  1 drivers
v0x600000326640_0 .net *"_ivl_309", 0 0, L_0x600000252440;  1 drivers
v0x6000003266d0_0 .net *"_ivl_31", 0 0, L_0x60000022f200;  1 drivers
v0x600000326760_0 .net *"_ivl_311", 0 0, L_0x6000002523a0;  1 drivers
v0x6000003267f0_0 .net *"_ivl_313", 0 0, L_0x600001843c60;  1 drivers
v0x600000326880_0 .net *"_ivl_315", 0 0, L_0x600000252300;  1 drivers
v0x600000326910_0 .net *"_ivl_317", 0 0, L_0x600000252260;  1 drivers
v0x6000003269a0_0 .net *"_ivl_319", 0 0, L_0x600001843bf0;  1 drivers
v0x600000326a30_0 .net *"_ivl_321", 0 0, L_0x6000002521c0;  1 drivers
v0x600000326ac0_0 .net *"_ivl_323", 0 0, L_0x600001843b80;  1 drivers
v0x600000326b50_0 .net *"_ivl_325", 0 0, L_0x600001843b10;  1 drivers
v0x600000326be0_0 .net *"_ivl_33", 0 0, L_0x60000022f160;  1 drivers
v0x600000326c70_0 .net *"_ivl_330", 0 0, L_0x600000252080;  1 drivers
v0x600000326d00_0 .net *"_ivl_332", 0 0, L_0x600000251fe0;  1 drivers
v0x600000326d90_0 .net *"_ivl_334", 0 0, L_0x600000251f40;  1 drivers
v0x600000326e20_0 .net *"_ivl_336", 0 0, L_0x600000251ea0;  1 drivers
v0x600000326eb0_0 .net *"_ivl_338", 0 0, L_0x600001843aa0;  1 drivers
v0x600000326f40_0 .net *"_ivl_340", 0 0, L_0x600000251e00;  1 drivers
v0x600000326fd0_0 .net *"_ivl_342", 0 0, L_0x600000251d60;  1 drivers
v0x600000327060_0 .net *"_ivl_344", 0 0, L_0x600001843a30;  1 drivers
v0x6000003270f0_0 .net *"_ivl_346", 0 0, L_0x600000251cc0;  1 drivers
v0x600000327180_0 .net *"_ivl_348", 0 0, L_0x600000251c20;  1 drivers
v0x600000327210_0 .net *"_ivl_35", 0 0, L_0x600001847e20;  1 drivers
v0x6000003272a0_0 .net *"_ivl_350", 0 0, L_0x6000018439c0;  1 drivers
v0x600000327330_0 .net *"_ivl_352", 0 0, L_0x600001843950;  1 drivers
v0x6000003273c0_0 .net *"_ivl_37", 0 0, L_0x600001847db0;  1 drivers
v0x600000327450_0 .net *"_ivl_41", 0 0, L_0x60000022f0c0;  1 drivers
v0x6000003274e0_0 .net *"_ivl_43", 0 0, L_0x60000022dc20;  1 drivers
v0x600000327570_0 .net *"_ivl_45", 0 0, L_0x600001847d40;  1 drivers
v0x600000327600_0 .net *"_ivl_47", 0 0, L_0x60000022db80;  1 drivers
v0x600000327690_0 .net *"_ivl_49", 0 0, L_0x60000022dae0;  1 drivers
v0x600000327720_0 .net *"_ivl_5", 0 0, L_0x60000022f5c0;  1 drivers
v0x6000003277b0_0 .net *"_ivl_51", 0 0, L_0x600001847c60;  1 drivers
v0x600000327840_0 .net *"_ivl_53", 0 0, L_0x60000022da40;  1 drivers
v0x6000003278d0_0 .net *"_ivl_55", 0 0, L_0x600001847bf0;  1 drivers
v0x600000327960_0 .net *"_ivl_57", 0 0, L_0x600001847b80;  1 drivers
v0x6000003279f0_0 .net *"_ivl_61", 0 0, L_0x60000022d9a0;  1 drivers
v0x600000327a80_0 .net *"_ivl_63", 0 0, L_0x60000022d900;  1 drivers
v0x600000327b10_0 .net *"_ivl_65", 0 0, L_0x600001847cd0;  1 drivers
v0x600000327ba0_0 .net *"_ivl_67", 0 0, L_0x60000022d860;  1 drivers
v0x600000327c30_0 .net *"_ivl_69", 0 0, L_0x60000022d7c0;  1 drivers
v0x600000327cc0_0 .net *"_ivl_7", 0 0, L_0x6000018478e0;  1 drivers
v0x600000327d50_0 .net *"_ivl_71", 0 0, L_0x600001847aa0;  1 drivers
v0x600000327de0_0 .net *"_ivl_73", 0 0, L_0x60000022d720;  1 drivers
v0x600000327e70_0 .net *"_ivl_75", 0 0, L_0x60000022c1e0;  1 drivers
v0x600000327f00_0 .net *"_ivl_77", 0 0, L_0x600001847a30;  1 drivers
v0x600000338000_0 .net *"_ivl_79", 0 0, L_0x600001847b10;  1 drivers
v0x600000338090_0 .net *"_ivl_83", 0 0, L_0x60000022c140;  1 drivers
v0x600000338120_0 .net *"_ivl_85", 0 0, L_0x60000022d680;  1 drivers
v0x6000003381b0_0 .net *"_ivl_87", 0 0, L_0x60000022c0a0;  1 drivers
v0x600000338240_0 .net *"_ivl_89", 0 0, L_0x6000018479c0;  1 drivers
v0x6000003382d0_0 .net *"_ivl_9", 0 0, L_0x60000022f520;  1 drivers
v0x600000338360_0 .net *"_ivl_91", 0 0, L_0x60000022c000;  1 drivers
v0x6000003383f0_0 .net *"_ivl_93", 0 0, L_0x600001847950;  1 drivers
v0x600000338480_0 .net *"_ivl_95", 0 0, L_0x60000022ff20;  1 drivers
v0x600000338510_0 .net *"_ivl_97", 0 0, L_0x6000018443f0;  1 drivers
v0x6000003385a0_0 .net *"_ivl_99", 0 0, L_0x600001844380;  1 drivers
L_0x60000022f660 .part v0x6000003390e0_0, 3, 1;
L_0x60000022f5c0 .part v0x6000003390e0_0, 2, 1;
L_0x60000022f520 .part v0x6000003390e0_0, 1, 1;
L_0x60000022f480 .part v0x6000003390e0_0, 0, 1;
L_0x60000022f3e0 .part v0x6000003390e0_0, 3, 1;
L_0x60000022f340 .part v0x6000003390e0_0, 2, 1;
L_0x60000022f2a0 .part v0x6000003390e0_0, 1, 1;
L_0x60000022f200 .part v0x6000003390e0_0, 0, 1;
L_0x60000022f160 .reduce/nor L_0x60000022f200;
L_0x60000022f0c0 .part v0x6000003390e0_0, 3, 1;
L_0x60000022dc20 .part v0x6000003390e0_0, 2, 1;
L_0x60000022db80 .part v0x6000003390e0_0, 1, 1;
L_0x60000022dae0 .reduce/nor L_0x60000022db80;
L_0x60000022da40 .part v0x6000003390e0_0, 0, 1;
L_0x60000022d9a0 .part v0x6000003390e0_0, 3, 1;
L_0x60000022d900 .part v0x6000003390e0_0, 2, 1;
L_0x60000022d860 .part v0x6000003390e0_0, 1, 1;
L_0x60000022d7c0 .reduce/nor L_0x60000022d860;
L_0x60000022d720 .part v0x6000003390e0_0, 0, 1;
L_0x60000022c1e0 .reduce/nor L_0x60000022d720;
L_0x60000022c140 .part v0x6000003390e0_0, 3, 1;
L_0x60000022d680 .part v0x6000003390e0_0, 2, 1;
L_0x60000022c0a0 .reduce/nor L_0x60000022d680;
L_0x60000022c000 .part v0x6000003390e0_0, 1, 1;
L_0x60000022ff20 .part v0x6000003390e0_0, 0, 1;
L_0x60000022fde0 .part v0x6000003390e0_0, 3, 1;
L_0x60000022fd40 .part v0x6000003390e0_0, 2, 1;
L_0x60000022fca0 .reduce/nor L_0x60000022fd40;
L_0x60000022fe80 .part v0x6000003390e0_0, 1, 1;
L_0x60000022fc00 .part v0x6000003390e0_0, 0, 1;
L_0x60000022f980 .reduce/nor L_0x60000022fc00;
L_0x60000022fb60 .part v0x6000003390e0_0, 3, 1;
L_0x60000022fac0 .part v0x6000003390e0_0, 2, 1;
L_0x60000022fa20 .reduce/nor L_0x60000022fac0;
L_0x600000257c00 .part v0x6000003390e0_0, 1, 1;
L_0x600000257b60 .reduce/nor L_0x600000257c00;
L_0x600000257ac0 .part v0x6000003390e0_0, 0, 1;
L_0x600000257a20 .part v0x6000003390e0_0, 3, 1;
L_0x600000257980 .part v0x6000003390e0_0, 2, 1;
L_0x6000002578e0 .reduce/nor L_0x600000257980;
L_0x600000257840 .part v0x6000003390e0_0, 1, 1;
L_0x6000002577a0 .reduce/nor L_0x600000257840;
L_0x600000257700 .part v0x6000003390e0_0, 0, 1;
L_0x600000257660 .reduce/nor L_0x600000257700;
L_0x600000257480 .part v0x6000003390e0_0, 3, 1;
L_0x6000002573e0 .reduce/nor L_0x600000257480;
L_0x600000257340 .part v0x6000003390e0_0, 2, 1;
L_0x6000002572a0 .part v0x6000003390e0_0, 1, 1;
L_0x600000257200 .part v0x6000003390e0_0, 0, 1;
L_0x600000257160 .part v0x6000003390e0_0, 3, 1;
L_0x6000002570c0 .reduce/nor L_0x600000257160;
L_0x600000257020 .part v0x6000003390e0_0, 2, 1;
L_0x600000256f80 .part v0x6000003390e0_0, 1, 1;
L_0x600000256ee0 .part v0x6000003390e0_0, 0, 1;
L_0x600000256e40 .reduce/nor L_0x600000256ee0;
L_0x600000256da0 .part v0x6000003390e0_0, 3, 1;
L_0x6000002575c0 .reduce/nor L_0x600000256da0;
L_0x600000257520 .part v0x6000003390e0_0, 2, 1;
L_0x600000255900 .part v0x6000003390e0_0, 1, 1;
L_0x600000255860 .reduce/nor L_0x600000255900;
L_0x6000002557c0 .part v0x6000003390e0_0, 0, 1;
L_0x600000255720 .part v0x6000003390e0_0, 3, 1;
L_0x600000255680 .reduce/nor L_0x600000255720;
L_0x6000002555e0 .part v0x6000003390e0_0, 2, 1;
L_0x600000255540 .part v0x6000003390e0_0, 1, 1;
L_0x6000002554a0 .reduce/nor L_0x600000255540;
L_0x600000255400 .part v0x6000003390e0_0, 0, 1;
L_0x600000255360 .reduce/nor L_0x600000255400;
L_0x6000002552c0 .part v0x6000003390e0_0, 3, 1;
L_0x600000255220 .reduce/nor L_0x6000002552c0;
L_0x600000255180 .part v0x6000003390e0_0, 2, 1;
L_0x6000002550e0 .reduce/nor L_0x600000255180;
L_0x600000255040 .part v0x6000003390e0_0, 1, 1;
L_0x600000254fa0 .part v0x6000003390e0_0, 0, 1;
L_0x6000002529e0 .part v0x6000003390e0_0, 3, 1;
L_0x600000252940 .reduce/nor L_0x6000002529e0;
L_0x6000002528a0 .part v0x6000003390e0_0, 2, 1;
L_0x600000252800 .reduce/nor L_0x6000002528a0;
L_0x600000252760 .part v0x6000003390e0_0, 1, 1;
L_0x6000002526c0 .part v0x6000003390e0_0, 0, 1;
L_0x600000252620 .reduce/nor L_0x6000002526c0;
L_0x600000252580 .part v0x6000003390e0_0, 3, 1;
L_0x6000002524e0 .reduce/nor L_0x600000252580;
L_0x600000252440 .part v0x6000003390e0_0, 2, 1;
L_0x6000002523a0 .reduce/nor L_0x600000252440;
L_0x600000252300 .part v0x6000003390e0_0, 1, 1;
L_0x600000252260 .reduce/nor L_0x600000252300;
L_0x6000002521c0 .part v0x6000003390e0_0, 0, 1;
LS_0x600000252120_0_0 .concat8 [ 1 1 1 1], L_0x600001843950, L_0x600001843b10, L_0x600001843cd0, L_0x600001843e90;
LS_0x600000252120_0_4 .concat8 [ 1 1 1 1], L_0x600001842d80, L_0x600001842f40, L_0x600001843100, L_0x600001843f00;
LS_0x600000252120_0_8 .concat8 [ 1 1 1 1], L_0x6000018427d0, L_0x600001844000, L_0x6000018441c0, L_0x600001844380;
LS_0x600000252120_0_12 .concat8 [ 1 1 1 1], L_0x600001847b10, L_0x600001847b80, L_0x600001847db0, L_0x600001847f70;
L_0x600000252120 .concat8 [ 4 4 4 4], LS_0x600000252120_0_0, LS_0x600000252120_0_4, LS_0x600000252120_0_8, LS_0x600000252120_0_12;
L_0x600000252080 .part v0x6000003390e0_0, 3, 1;
L_0x600000251fe0 .reduce/nor L_0x600000252080;
L_0x600000251f40 .part v0x6000003390e0_0, 2, 1;
L_0x600000251ea0 .reduce/nor L_0x600000251f40;
L_0x600000251e00 .part v0x6000003390e0_0, 1, 1;
L_0x600000251d60 .reduce/nor L_0x600000251e00;
L_0x600000251cc0 .part v0x6000003390e0_0, 0, 1;
L_0x600000251c20 .reduce/nor L_0x600000251cc0;
S_0x7fcf319fe9c0 .scope module, "cpu_ptb" "cpu_ptb" 6 1;
 .timescale 0 0;
o0x7fcf318c0868 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f01e0 .island tran;
p0x7fcf318c0868 .port I0x6000033f01e0, o0x7fcf318c0868;
L_0x600001816ca0 .functor BUFZ 16, p0x7fcf318c0868, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001816d10 .functor BUFZ 1, v0x60000030bc30_0, C4<0>, C4<0>, C4<0>;
L_0x600001816d80 .functor BUFZ 4, L_0x60000029d040, C4<0000>, C4<0000>, C4<0000>;
L_0x600001816df0 .functor BUFZ 16, L_0x600000578140, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001816e60 .functor BUFZ 1, v0x60000416c120_0, C4<0>, C4<0>, C4<0>;
L_0x600001816ed0 .functor BUFZ 1, v0x60000030b570_0, C4<0>, C4<0>, C4<0>;
L_0x600001816f40 .functor BUFZ 16, L_0x600001816a70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001816fb0 .functor BUFZ 16, L_0x600000567ca0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001817020 .functor BUFZ 16, L_0x600000578000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000040220a0_0 .net "Halt", 0 0, L_0x60000183ad80;  1 drivers
v0x600004022130_0 .net "Inst", 15 0, L_0x600001816ca0;  1 drivers
v0x6000040221c0_0 .net "MemAddress", 15 0, L_0x600001816f40;  1 drivers
v0x600004022250_0 .net "MemDataIn", 15 0, L_0x600001816fb0;  1 drivers
v0x6000040222e0_0 .net "MemDataOut", 15 0, L_0x600001817020;  1 drivers
v0x600004022370_0 .net "MemRead", 0 0, L_0x600001816e60;  1 drivers
v0x600004022400_0 .net "MemWrite", 0 0, L_0x600001816ed0;  1 drivers
v0x600004022490_0 .net "PC", 15 0, L_0x60000183ad10;  1 drivers
v0x600004022520_0 .net "RegWrite", 0 0, L_0x600001816d10;  1 drivers
v0x6000040225b0_0 .net "WriteData", 15 0, L_0x600001816df0;  1 drivers
v0x600004022640_0 .net "WriteRegister", 3 0, L_0x600001816d80;  1 drivers
v0x6000040226d0_0 .var "clk", 0 0;
v0x600004022760_0 .var/i "cycle_count", 31 0;
v0x6000040227f0_0 .var/i "inst_count", 31 0;
v0x600004022880_0 .var "rst_n", 0 0;
v0x600004022910_0 .var/i "sim_log_file", 31 0;
v0x6000040229a0_0 .var/i "trace_file", 31 0;
S_0x7fcf31d196e0 .scope module, "DUT" "cpu" 6 30, 7 1 0, S_0x7fcf319fe9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hlt";
    .port_info 3 /OUTPUT 16 "pc";
o0x7fcf318ccc58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0f20 .island tran;
p0x7fcf318ccc58 .port I0x6000033f0f20, o0x7fcf318ccc58;
L_0x60000183ad10 .functor BUFZ 16, p0x7fcf318ccc58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x60000183ad80 .functor BUFZ 1, v0x6000003a5cb0_0, C4<0>, C4<0>, C4<0>;
L_0x600001851650 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x6000018515e0 .functor OR 1, L_0x600001851650, L_0x6000018274f0, C4<0>, C4<0>;
o0x7fcf32d7bd18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001851570 .functor NOT 1, o0x7fcf32d7bd18, C4<0>, C4<0>, C4<0>;
RS_0x7fcf32d18638 .resolv tri, v0x600004138510_0, L_0x6000002c8f00;
L_0x6000018503f0 .functor NOT 1, RS_0x7fcf32d18638, C4<0>, C4<0>, C4<0>;
L_0x600001850380 .functor NOT 1, L_0x60000183d730, C4<0>, C4<0>, C4<0>;
L_0x600001850310 .functor AND 1, L_0x6000018503f0, L_0x600001850380, C4<1>, C4<1>;
L_0x600001830b60 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001830bd0 .functor NOT 1, L_0x600001827560, C4<0>, C4<0>, C4<0>;
L_0x600001830c40 .functor OR 1, L_0x60000029c460, L_0x60000029c640, C4<0>, C4<0>;
L_0x600001830cb0 .functor OR 1, L_0x60000029c460, L_0x60000029c640, C4<0>, C4<0>;
L_0x600001826a00 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001827410 .functor NOT 1, L_0x60000029b2a0, C4<0>, C4<0>, C4<0>;
L_0x6000018274f0 .functor BUFZ 1, L_0x60000183d730, C4<0>, C4<0>, C4<0>;
L_0x600001826a70 .functor BUFZ 1, L_0x600001827480, C4<0>, C4<0>, C4<0>;
L_0x600001827560 .functor BUFZ 1, L_0x600001827480, C4<0>, C4<0>, C4<0>;
L_0x60000180e530 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x60000180e5a0 .functor AND 1, v0x60000032fba0_0, L_0x6000002908c0, C4<1>, C4<1>;
L_0x7fcf32d94c70 .functor BUFT 1, C4<1111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x60000180e610 .functor AND 16, L_0x6000005645a0, L_0x7fcf32d94c70, C4<1111111111111111>, C4<1111111111111111>;
L_0x60000180e680 .functor NOT 1, L_0x600000290a00, C4<0>, C4<0>, C4<0>;
L_0x60000180e6f0 .functor AND 1, v0x60000032fba0_0, L_0x60000180e680, C4<1>, C4<1>;
L_0x7fcf32d94cb8 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
L_0x60000180e760 .functor AND 16, L_0x6000005645a0, L_0x7fcf32d94cb8, C4<1111111111111111>, C4<1111111111111111>;
L_0x600001816a00 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bc0f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0820 .island tran;
p0x7fcf318bc0f8 .port I0x6000033f0820, o0x7fcf318bc0f8;
L_0x600001816a70 .functor BUFZ 16, p0x7fcf318bc0f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001816bc0 .functor OR 1, v0x60000416c120_0, v0x60000030b570_0, C4<0>, C4<0>;
L_0x600001816c30 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
v0x60000402c870_0 .net "D_ALUsrc", 0 0, L_0x60000029cf00;  1 drivers
v0x60000402c900_0 .net "D_LoadPartial", 0 0, L_0x60000029c820;  1 drivers
v0x60000402c990_0 .net "D_MemRead", 0 0, L_0x60000029c460;  1 drivers
v0x60000402ca20_0 .net "D_MemWrite", 0 0, L_0x60000029c640;  1 drivers
v0x60000402cab0_0 .net "D_MemtoReg", 0 0, L_0x60000029c500;  1 drivers
v0x60000402cb40_0 .net "D_RegDst", 0 0, L_0x60000029c280;  1 drivers
v0x60000402cbd0_0 .net "D_RegWrite", 0 0, L_0x6000018278e0;  1 drivers
v0x60000402cc60_0 .net "D_SavePC", 0 0, L_0x60000029c960;  1 drivers
v0x60000402ccf0_0 .net "D_X_ALUsrc", 0 0, v0x6000003026d0_0;  1 drivers
v0x60000402cd80_0 .net "D_X_LoadPartial", 0 0, v0x60000032fba0_0;  1 drivers
v0x60000402ce10_0 .net "D_X_MemRead", 0 0, L_0x60000183d8f0;  1 drivers
v0x60000402cea0_0 .net "D_X_MemWrite", 0 0, L_0x60000183d960;  1 drivers
v0x60000402cf30_0 .net "D_X_MemtoReg", 0 0, L_0x60000183d810;  1 drivers
v0x60000402cfc0_0 .net "D_X_RegDst", 0 0, L_0x60000183dab0;  1 drivers
v0x60000402d050_0 .net "D_X_RegWrite", 0 0, L_0x60000183d880;  1 drivers
v0x60000402d0e0_0 .net "D_X_SavePC", 0 0, L_0x60000183db20;  1 drivers
v0x60000402d170_0 .net "D_X_branch_inst", 0 0, L_0x60000183d9d0;  1 drivers
v0x60000402d200_0 .net "D_X_branch_src", 0 0, L_0x60000183da40;  1 drivers
v0x60000402d290_0 .net "D_X_halt", 0 0, L_0x60000183db90;  1 drivers
o0x7fcf318aab48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204d20 .island tran;
p0x7fcf318aab48 .port I0x600003204d20, o0x7fcf318aab48;
v0x60000402d320_0 .net8 "D_X_imm", 15 0, p0x7fcf318aab48;  0 drivers, strength-aware
o0x7fcf318aecb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000032046c0 .island tran;
p0x7fcf318aecb8 .port I0x6000032046c0, o0x7fcf318aecb8;
v0x60000402d3b0_0 .net8 "D_X_instruction", 15 0, p0x7fcf318aecb8;  0 drivers, strength-aware
o0x7fcf318b2e28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204500 .island tran;
p0x7fcf318b2e28 .port I0x600003204500, o0x7fcf318b2e28;
v0x60000402d440_0 .net8 "D_X_newPC", 15 0, p0x7fcf318b2e28;  0 drivers, strength-aware
o0x7fcf318b6f98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204e40 .island tran;
p0x7fcf318b6f98 .port I0x600003204e40, o0x7fcf318b6f98;
v0x60000402d4d0_0 .net8 "D_X_oldPC", 15 0, p0x7fcf318b6f98;  0 drivers, strength-aware
o0x7fcf318a13e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204960 .island tran;
p0x7fcf318a13e8 .port I0x600003204960, o0x7fcf318a13e8;
v0x60000402d560_0 .net8 "D_X_reg1", 15 0, p0x7fcf318a13e8;  0 drivers, strength-aware
o0x7fcf318a6558 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204b80 .island tran;
p0x7fcf318a6558 .port I0x600003204b80, o0x7fcf318a6558;
v0x60000402d5f0_0 .net8 "D_X_reg2", 15 0, p0x7fcf318a6558;  0 drivers, strength-aware
v0x60000402d680_0 .net "D_X_reg_dest", 3 0, L_0x6000002c06e0;  1 drivers
v0x60000402d710_0 .net "D_X_reg_source1", 3 0, L_0x6000002c0a00;  1 drivers
v0x60000402d7a0_0 .net "D_X_reg_source2", 3 0, L_0x6000002c0d20;  1 drivers
v0x60000402d830_0 .net "D_branch_inst", 0 0, L_0x60000029ba20;  1 drivers
v0x60000402d8c0_0 .net "D_branch_src", 0 0, L_0x60000029bac0;  1 drivers
v0x60000402d950_0 .net "D_imm", 15 0, L_0x6000002dd400;  1 drivers
v0x60000402d9e0_0 .net "D_reg1", 15 0, L_0x60000029a800;  1 drivers
v0x60000402da70_0 .net "D_reg2", 15 0, L_0x60000029a940;  1 drivers
v0x60000402db00_0 .net "D_stall", 0 0, L_0x600001827560;  1 drivers
o0x7fcf318a6a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000402db90_0 .net "F_D_halt", 0 0, o0x7fcf318a6a68;  0 drivers
o0x7fcf318aed18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000032081e0 .island tran;
p0x7fcf318aed18 .port I0x6000032081e0, o0x7fcf318aed18;
v0x60000402dc20_0 .net8 "F_D_instruction", 15 0, p0x7fcf318aed18;  0 drivers, strength-aware
o0x7fcf318b2e88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003208820 .island tran;
p0x7fcf318b2e88 .port I0x600003208820, o0x7fcf318b2e88;
v0x60000402dcb0_0 .net8 "F_D_newPC", 15 0, p0x7fcf318b2e88;  0 drivers, strength-aware
o0x7fcf318b6ff8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003208540 .island tran;
p0x7fcf318b6ff8 .port I0x600003208540, o0x7fcf318b6ff8;
v0x60000402dd40_0 .net8 "F_D_oldPC", 15 0, p0x7fcf318b6ff8;  0 drivers, strength-aware
v0x60000402ddd0_0 .net "F_stall", 0 0, L_0x600001826a70;  1 drivers
v0x60000402de60_0 .net "M_M_B_en", 0 0, L_0x600001813c60;  1 drivers
o0x7fcf318bc098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0ee0 .island tran;
p0x7fcf318bc098 .port I0x6000033f0ee0, o0x7fcf318bc098;
v0x60000402def0_0 .net8 "M_W_ALUOut", 15 0, p0x7fcf318bc098;  0 drivers, strength-aware
v0x60000402df80_0 .net "M_W_MemtoReg", 0 0, v0x6000003a5290_0;  1 drivers
v0x60000402e010_0 .net "M_W_RegWrite", 0 0, v0x6000003a55f0_0;  1 drivers
v0x60000402e0a0_0 .net "M_W_SavePC", 0 0, v0x6000003a5950_0;  1 drivers
v0x60000402e130_0 .net "M_W_halt", 0 0, v0x6000003a5cb0_0;  1 drivers
o0x7fcf318c0808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0d20 .island tran;
p0x7fcf318c0808 .port I0x6000033f0d20, o0x7fcf318c0808;
v0x60000402e1c0_0 .net8 "M_W_instruction", 15 0, p0x7fcf318c0808;  0 drivers, strength-aware
o0x7fcf318c4978 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0e40 .island tran;
p0x7fcf318c4978 .port I0x6000033f0e40, o0x7fcf318c4978;
v0x60000402e250_0 .net8 "M_W_mem", 15 0, p0x7fcf318c4978;  0 drivers, strength-aware
o0x7fcf318c8ae8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0f60 .island tran;
p0x7fcf318c8ae8 .port I0x6000033f0f60, o0x7fcf318c8ae8;
v0x60000402e2e0_0 .net8 "M_W_newPC", 15 0, p0x7fcf318c8ae8;  0 drivers, strength-aware
v0x60000402e370_0 .net8 "M_W_oldPC", 15 0, p0x7fcf318ccc58;  0 drivers, strength-aware
v0x60000402e400_0 .net "M_W_reg_dest", 3 0, L_0x600000564780;  1 drivers
v0x60000402e490_0 .net "M_X_A_en", 0 0, L_0x600001813f70;  1 drivers
v0x60000402e520_0 .net "M_X_B_en", 0 0, L_0x600001814310;  1 drivers
v0x60000402e5b0_0 .net "M_mem", 15 0, L_0x600000578000;  1 drivers
v0x60000402e640_0 .net "NVZ_out", 2 0, L_0x60000029b3e0;  1 drivers
v0x60000402e6d0_0 .net "NVZflag", 2 0, L_0x600000563ac0;  1 drivers
v0x60000402e760_0 .net "X_ALUOut", 15 0, L_0x6000005626c0;  1 drivers
v0x60000402e7f0_0 .net8 "X_M_ALUOut", 15 0, p0x7fcf318bc0f8;  0 drivers, strength-aware
v0x60000402e880_0 .net "X_M_MemRead", 0 0, v0x60000416c120_0;  1 drivers
v0x60000402e910_0 .net "X_M_MemWrite", 0 0, v0x60000030b570_0;  1 drivers
v0x60000402e9a0_0 .net "X_M_MemtoReg", 0 0, L_0x600001827d40;  1 drivers
v0x60000402ea30_0 .net "X_M_RegWrite", 0 0, v0x60000030bc30_0;  1 drivers
v0x60000402eac0_0 .net "X_M_SavePC", 0 0, L_0x600001827db0;  1 drivers
o0x7fcf32d025e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0540 .island tran;
p0x7fcf32d025e8 .port I0x6000033f0540, o0x7fcf32d025e8;
v0x60000402eb50_0 .net8 "X_M_aluB", 15 0, p0x7fcf32d025e8;  0 drivers, strength-aware
v0x60000402ebe0_0 .net "X_M_halt", 0 0, L_0x600001827e20;  1 drivers
v0x60000402ec70_0 .net8 "X_M_instruction", 15 0, p0x7fcf318c0868;  0 drivers, strength-aware
o0x7fcf318c8b48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x60000402ed00_0 .net "X_M_newPC", 15 0, o0x7fcf318c8b48;  0 drivers
o0x7fcf318cccb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0a80 .island tran;
p0x7fcf318cccb8 .port I0x6000033f0a80, o0x7fcf318cccb8;
v0x60000402ed90_0 .net8 "X_M_oldPC", 15 0, p0x7fcf318cccb8;  0 drivers, strength-aware
v0x60000402ee20_0 .net "X_M_reg_dest", 3 0, L_0x60000029d040;  1 drivers
v0x60000402eeb0_0 .net "X_M_reg_source2", 3 0, L_0x60000029d360;  1 drivers
v0x60000402ef40_0 .net "X_X_A_en", 0 0, L_0x600001813950;  1 drivers
v0x60000402efd0_0 .net "X_X_B_en", 0 0, L_0x600001813aa0;  1 drivers
v0x60000402f060_0 .net *"_ivl_10", 0 0, L_0x6000018503f0;  1 drivers
v0x60000402f0f0_0 .net *"_ivl_100", 15 0, L_0x6000002dcf00;  1 drivers
v0x60000402f180_0 .net *"_ivl_102", 16 0, L_0x6000002dcfa0;  1 drivers
L_0x7fcf32d93e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000402f210_0 .net *"_ivl_105", 0 0, L_0x7fcf32d93e60;  1 drivers
L_0x7fcf32d93ea8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000402f2a0_0 .net/2u *"_ivl_106", 11 0, L_0x7fcf32d93ea8;  1 drivers
v0x60000402f330_0 .net *"_ivl_109", 3 0, L_0x6000002dd040;  1 drivers
v0x60000402f3c0_0 .net *"_ivl_110", 15 0, L_0x6000002dd0e0;  1 drivers
v0x60000402f450_0 .net *"_ivl_112", 16 0, L_0x6000002dd180;  1 drivers
L_0x7fcf32d93ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000402f4e0_0 .net *"_ivl_115", 0 0, L_0x7fcf32d93ef0;  1 drivers
v0x60000402f570_0 .net *"_ivl_116", 16 0, L_0x6000002dd220;  1 drivers
v0x60000402f600_0 .net *"_ivl_118", 16 0, L_0x6000002dd2c0;  1 drivers
v0x60000402f690_0 .net *"_ivl_12", 0 0, L_0x600001850380;  1 drivers
v0x60000402f720_0 .net *"_ivl_120", 16 0, L_0x6000002dd360;  1 drivers
v0x60000402f7b0_0 .net *"_ivl_125", 3 0, L_0x6000002dd4a0;  1 drivers
v0x60000402f840_0 .net *"_ivl_131", 0 0, L_0x60000029b2a0;  1 drivers
v0x60000402f8d0_0 .net *"_ivl_160", 0 0, L_0x6000002908c0;  1 drivers
v0x60000402f960_0 .net *"_ivl_161", 0 0, L_0x60000180e5a0;  1 drivers
v0x60000402f9f0_0 .net/2u *"_ivl_163", 15 0, L_0x7fcf32d94c70;  1 drivers
v0x60000402fa80_0 .net *"_ivl_165", 15 0, L_0x60000180e610;  1 drivers
v0x60000402fb10_0 .net *"_ivl_168", 0 0, L_0x600000290a00;  1 drivers
v0x60000402fba0_0 .net *"_ivl_169", 0 0, L_0x60000180e680;  1 drivers
v0x60000402fc30_0 .net *"_ivl_171", 0 0, L_0x60000180e6f0;  1 drivers
v0x60000402fcc0_0 .net/2u *"_ivl_173", 15 0, L_0x7fcf32d94cb8;  1 drivers
v0x60000402fd50_0 .net *"_ivl_175", 15 0, L_0x60000180e760;  1 drivers
v0x60000402fde0_0 .net *"_ivl_177", 15 0, L_0x600000290960;  1 drivers
v0x60000402fe70_0 .net *"_ivl_185", 15 0, L_0x600000564500;  1 drivers
v0x60000402ff00_0 .net *"_ivl_189", 15 0, L_0x600000564640;  1 drivers
v0x600004020000_0 .net *"_ivl_205", 15 0, L_0x6000005780a0;  1 drivers
v0x600004020090_0 .net *"_ivl_25", 3 0, L_0x6000002c8e60;  1 drivers
L_0x7fcf32d935f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600004020120_0 .net/2u *"_ivl_26", 3 0, L_0x7fcf32d935f0;  1 drivers
v0x6000040201b0_0 .net *"_ivl_35", 0 0, L_0x6000002cc3c0;  1 drivers
v0x600004020240_0 .net *"_ivl_36", 5 0, L_0x6000002cc460;  1 drivers
v0x6000040202d0_0 .net *"_ivl_39", 8 0, L_0x6000002cc500;  1 drivers
v0x600004020360_0 .net *"_ivl_4", 0 0, L_0x600001851650;  1 drivers
L_0x7fcf32d936c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000040203f0_0 .net/2u *"_ivl_40", 0 0, L_0x7fcf32d936c8;  1 drivers
v0x600004020480_0 .net *"_ivl_51", 3 0, L_0x6000002dc500;  1 drivers
v0x600004020510_0 .net *"_ivl_53", 3 0, L_0x6000002dc5a0;  1 drivers
v0x6000040205a0_0 .net *"_ivl_56", 0 0, L_0x600001830c40;  1 drivers
v0x600004020630_0 .net *"_ivl_59", 3 0, L_0x6000002dc6e0;  1 drivers
v0x6000040206c0_0 .net *"_ivl_61", 3 0, L_0x6000002dc780;  1 drivers
v0x600004020750_0 .net *"_ivl_64", 0 0, L_0x600001830cb0;  1 drivers
L_0x7fcf32d93c68 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000040207e0_0 .net/2u *"_ivl_66", 11 0, L_0x7fcf32d93c68;  1 drivers
v0x600004020870_0 .net *"_ivl_69", 3 0, L_0x6000002dc8c0;  1 drivers
L_0x7fcf32d93cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004020900_0 .net/2u *"_ivl_70", 0 0, L_0x7fcf32d93cb0;  1 drivers
v0x600004020990_0 .net *"_ivl_72", 16 0, L_0x6000002dc960;  1 drivers
v0x600004020a20_0 .net *"_ivl_75", 3 0, L_0x6000002dca00;  1 drivers
L_0x7fcf32d93cf8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x600004020ab0_0 .net/2u *"_ivl_76", 3 0, L_0x7fcf32d93cf8;  1 drivers
v0x600004020b40_0 .net *"_ivl_78", 0 0, L_0x6000002dcaa0;  1 drivers
L_0x7fcf32d93d40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600004020bd0_0 .net/2u *"_ivl_80", 7 0, L_0x7fcf32d93d40;  1 drivers
v0x600004020c60_0 .net *"_ivl_83", 7 0, L_0x6000002dcb40;  1 drivers
v0x600004020cf0_0 .net *"_ivl_84", 15 0, L_0x6000002dcbe0;  1 drivers
v0x600004020d80_0 .net *"_ivl_86", 16 0, L_0x6000002dcc80;  1 drivers
L_0x7fcf32d93d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004020e10_0 .net *"_ivl_89", 0 0, L_0x7fcf32d93d88;  1 drivers
v0x600004020ea0_0 .net *"_ivl_91", 3 0, L_0x6000002dcdc0;  1 drivers
L_0x7fcf32d93dd0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600004020f30_0 .net/2u *"_ivl_92", 3 0, L_0x7fcf32d93dd0;  1 drivers
v0x600004020fc0_0 .net *"_ivl_94", 0 0, L_0x6000002dce60;  1 drivers
v0x600004021050_0 .net *"_ivl_97", 7 0, L_0x6000002dcd20;  1 drivers
L_0x7fcf32d93e18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000040210e0_0 .net/2u *"_ivl_98", 7 0, L_0x7fcf32d93e18;  1 drivers
v0x600004021170_0 .net "addr", 15 0, L_0x600001816a70;  1 drivers
v0x600004021200_0 .net "aluA", 15 0, L_0x600000290aa0;  1 drivers
v0x600004021290_0 .net "aluB", 15 0, L_0x600000290b40;  1 drivers
v0x600004021320_0 .net "branchAdd", 15 0, L_0x6000002cc5a0;  1 drivers
o0x7fcf32d100e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000040213b0_0 .net "branch_inst", 0 0, o0x7fcf32d100e8;  0 drivers
v0x600004021440_0 .net "clk", 0 0, v0x6000040226d0_0;  1 drivers
v0x6000040214d0_0 .net "cond", 2 0, L_0x60000029b480;  1 drivers
v0x600004021560_0 .net "do_branch", 0 0, L_0x60000183d730;  1 drivers
v0x6000040215f0_0 .net "flush", 0 0, L_0x6000018274f0;  1 drivers
v0x600004021680_0 .net8 "halt", 0 0, RS_0x7fcf32d18638;  2 drivers
v0x600004021710_0 .net "hlt", 0 0, L_0x60000183ad80;  alias, 1 drivers
v0x6000040217a0_0 .net "instruction", 15 0, L_0x6000002c8dc0;  1 drivers
v0x600004021830_0 .net "memData_In", 15 0, L_0x600000567ca0;  1 drivers
o0x7fcf32d2b148 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6000040218c0_0 .net "nextPC", 15 0, o0x7fcf32d2b148;  0 drivers
v0x600004021950_0 .net "pc", 15 0, L_0x60000183ad10;  alias, 1 drivers
v0x6000040219e0_0 .net "pcBranch", 15 0, L_0x6000002cf980;  1 drivers
v0x600004021a70_0 .net "pcInc", 15 0, L_0x6000002cc320;  1 drivers
v0x600004021b00_0 .net "programCount", 15 0, L_0x6000002c8aa0;  1 drivers
v0x600004021b90_0 .net "reg1Forward", 15 0, L_0x6000005645a0;  1 drivers
v0x600004021c20_0 .net "reg2Forward", 15 0, L_0x6000005646e0;  1 drivers
v0x600004021cb0_0 .net "reg_dest", 3 0, L_0x6000002dd540;  1 drivers
v0x600004021d40_0 .net "reg_source1", 3 0, L_0x6000002dc640;  1 drivers
v0x600004021dd0_0 .net "reg_source2", 3 0, L_0x6000002dc820;  1 drivers
v0x600004021e60_0 .net "rst_n", 0 0, v0x600004022880_0;  1 drivers
v0x600004021ef0_0 .net "stall", 0 0, L_0x600001827480;  1 drivers
v0x600004021f80_0 .net "stall_if_id", 0 0, o0x7fcf32d7bd18;  0 drivers
v0x600004022010_0 .net "writeback_data", 15 0, L_0x600000578140;  1 drivers
L_0x6000002c8e60 .part L_0x6000002c8dc0, 12, 4;
L_0x6000002c8f00 .cmp/eq 4, L_0x6000002c8e60, L_0x7fcf32d935f0;
L_0x6000002cc3c0 .part L_0x6000002c8dc0, 8, 1;
LS_0x6000002cc460_0_0 .concat [ 1 1 1 1], L_0x6000002cc3c0, L_0x6000002cc3c0, L_0x6000002cc3c0, L_0x6000002cc3c0;
LS_0x6000002cc460_0_4 .concat [ 1 1 0 0], L_0x6000002cc3c0, L_0x6000002cc3c0;
L_0x6000002cc460 .concat [ 4 2 0 0], LS_0x6000002cc460_0_0, LS_0x6000002cc460_0_4;
L_0x6000002cc500 .part L_0x6000002c8dc0, 0, 9;
L_0x6000002cc5a0 .concat [ 1 9 6 0], L_0x7fcf32d936c8, L_0x6000002cc500, L_0x6000002cc460;
L_0x6000002dc500 .part p0x7fcf318aed18, 8, 4;
L_0x6000002dc5a0 .part p0x7fcf318aed18, 4, 4;
L_0x6000002dc640 .functor MUXZ 4, L_0x6000002dc5a0, L_0x6000002dc500, L_0x60000029c820, C4<>;
L_0x6000002dc6e0 .part p0x7fcf318aed18, 8, 4;
L_0x6000002dc780 .part p0x7fcf318aed18, 0, 4;
L_0x6000002dc820 .functor MUXZ 4, L_0x6000002dc780, L_0x6000002dc6e0, L_0x600001830c40, C4<>;
L_0x6000002dc8c0 .part p0x7fcf318aed18, 0, 4;
L_0x6000002dc960 .concat [ 1 4 12 0], L_0x7fcf32d93cb0, L_0x6000002dc8c0, L_0x7fcf32d93c68;
L_0x6000002dca00 .part p0x7fcf318aed18, 12, 4;
L_0x6000002dcaa0 .cmp/eq 4, L_0x6000002dca00, L_0x7fcf32d93cf8;
L_0x6000002dcb40 .part p0x7fcf318aed18, 0, 8;
L_0x6000002dcbe0 .concat [ 8 8 0 0], L_0x6000002dcb40, L_0x7fcf32d93d40;
L_0x6000002dcc80 .concat [ 16 1 0 0], L_0x6000002dcbe0, L_0x7fcf32d93d88;
L_0x6000002dcdc0 .part p0x7fcf318aed18, 12, 4;
L_0x6000002dce60 .cmp/eq 4, L_0x6000002dcdc0, L_0x7fcf32d93dd0;
L_0x6000002dcd20 .part p0x7fcf318aed18, 0, 8;
L_0x6000002dcf00 .concat [ 8 8 0 0], L_0x7fcf32d93e18, L_0x6000002dcd20;
L_0x6000002dcfa0 .concat [ 16 1 0 0], L_0x6000002dcf00, L_0x7fcf32d93e60;
L_0x6000002dd040 .part p0x7fcf318aed18, 0, 4;
L_0x6000002dd0e0 .concat [ 4 12 0 0], L_0x6000002dd040, L_0x7fcf32d93ea8;
L_0x6000002dd180 .concat [ 16 1 0 0], L_0x6000002dd0e0, L_0x7fcf32d93ef0;
L_0x6000002dd220 .functor MUXZ 17, L_0x6000002dd180, L_0x6000002dcfa0, L_0x6000002dce60, C4<>;
L_0x6000002dd2c0 .functor MUXZ 17, L_0x6000002dd220, L_0x6000002dcc80, L_0x6000002dcaa0, C4<>;
L_0x6000002dd360 .functor MUXZ 17, L_0x6000002dd2c0, L_0x6000002dc960, L_0x600001830cb0, C4<>;
L_0x6000002dd400 .part L_0x6000002dd360, 0, 16;
L_0x6000002dd4a0 .part p0x7fcf318aed18, 8, 4;
L_0x6000002dd540 .functor MUXZ 4, L_0x6000002dc820, L_0x6000002dd4a0, L_0x60000029c280, C4<>;
L_0x60000029b2a0 .part p0x7fcf318aed18, 15, 1;
L_0x60000029b340 .part p0x7fcf318aed18, 12, 3;
L_0x60000029b3e0 .concat8 [ 1 1 1 0], L_0x60000029b200, L_0x60000029b0c0, L_0x60000029af80;
L_0x60000029b480 .part p0x7fcf318aed18, 9, 3;
L_0x60000029b660 .part p0x7fcf318aed18, 12, 4;
L_0x60000029cfa0 .part p0x7fcf318aed18, 12, 4;
L_0x6000002908c0 .part p0x7fcf318aecb8, 12, 1;
L_0x600000290a00 .part p0x7fcf318aecb8, 12, 1;
L_0x600000290960 .functor MUXZ 16, L_0x6000005645a0, L_0x60000180e760, L_0x60000180e6f0, C4<>;
L_0x600000290aa0 .functor MUXZ 16, L_0x600000290960, L_0x60000180e610, L_0x60000180e5a0, C4<>;
L_0x600000290b40 .functor MUXZ 16, L_0x6000005646e0, p0x7fcf318aab48, v0x6000003026d0_0, C4<>;
L_0x600000563b60 .part p0x7fcf318aecb8, 12, 3;
L_0x600000564500 .functor MUXZ 16, p0x7fcf318a13e8, L_0x600000578140, L_0x600001813f70, C4<>;
L_0x6000005645a0 .functor MUXZ 16, L_0x600000564500, p0x7fcf318bc0f8, L_0x600001813950, C4<>;
L_0x600000564640 .functor MUXZ 16, p0x7fcf318a6558, L_0x600000578140, L_0x600001814310, C4<>;
L_0x6000005646e0 .functor MUXZ 16, L_0x600000564640, p0x7fcf318bc0f8, L_0x600001813aa0, C4<>;
L_0x600000567ca0 .functor MUXZ 16, p0x7fcf32d025e8, L_0x600000578140, L_0x600001813c60, C4<>;
L_0x6000005780a0 .functor MUXZ 16, p0x7fcf318bc098, p0x7fcf318c8ae8, v0x6000003a5950_0, C4<>;
L_0x600000578140 .functor MUXZ 16, L_0x6000005780a0, p0x7fcf318c4978, v0x6000003a5290_0, C4<>;
S_0x7fcf31d19850 .scope module, "ALU0" "ALU" 7 292, 8 10 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 3 "nvz_flags";
L_0x6000018036b0 .functor XOR 16, L_0x600000290aa0, L_0x600000290b40, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001812c30 .functor BUFZ 16, L_0x600000560e60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001812d10 .functor NOT 1, L_0x600000561e00, C4<0>, C4<0>, C4<0>;
L_0x600001812d80 .functor NOT 1, L_0x600000561ea0, C4<0>, C4<0>, C4<0>;
L_0x600001812df0 .functor AND 1, L_0x600001812d10, L_0x600001812d80, C4<1>, C4<1>;
L_0x600001812e60 .functor NOT 1, L_0x600000561f40, C4<0>, C4<0>, C4<0>;
L_0x600001812ed0 .functor NOT 1, L_0x600000561fe0, C4<0>, C4<0>, C4<0>;
L_0x600001812f40 .functor AND 1, L_0x600001812e60, L_0x600001812ed0, C4<1>, C4<1>;
L_0x600001813020 .functor NOT 1, L_0x600000562080, C4<0>, C4<0>, C4<0>;
L_0x600001813090 .functor NOT 1, L_0x600000562120, C4<0>, C4<0>, C4<0>;
L_0x600001812fb0 .functor NOT 1, L_0x6000005621c0, C4<0>, C4<0>, C4<0>;
L_0x600001813100 .functor AND 1, L_0x600001813090, L_0x600001812fb0, C4<1>, C4<1>;
L_0x600001813170 .functor NOT 1, L_0x600000562260, C4<0>, C4<0>, C4<0>;
L_0x600001813250 .functor NOT 1, L_0x600000562300, C4<0>, C4<0>, C4<0>;
L_0x6000018132c0 .functor NOT 1, L_0x600000562800, C4<0>, C4<0>, C4<0>;
L_0x6000018131e0 .functor NOT 1, L_0x6000005628a0, C4<0>, C4<0>, C4<0>;
L_0x600001813330 .functor AND 1, L_0x6000018132c0, L_0x6000018131e0, C4<1>, C4<1>;
L_0x6000018133a0 .functor OR 1, L_0x600001803560, L_0x600001803640, C4<0>, C4<0>;
L_0x600001813410 .functor NOT 1, L_0x600000562a80, C4<0>, C4<0>, C4<0>;
L_0x600001813480 .functor NOT 1, L_0x600000562bc0, C4<0>, C4<0>, C4<0>;
L_0x6000018134f0 .functor AND 1, L_0x600001813410, L_0x600001813480, C4<1>, C4<1>;
L_0x7fcf32d954e0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x600001813560 .functor XNOR 1, L_0x600000562b20, L_0x7fcf32d954e0, C4<0>, C4<0>;
L_0x6000018135d0 .functor NOT 1, L_0x600000562e40, C4<0>, C4<0>, C4<0>;
L_0x600001813640 .functor NOT 1, L_0x600000563020, C4<0>, C4<0>, C4<0>;
L_0x6000018136b0 .functor NOT 1, L_0x6000005630c0, C4<0>, C4<0>, C4<0>;
L_0x600001813720 .functor AND 1, L_0x600001813640, L_0x6000018136b0, C4<1>, C4<1>;
L_0x600001813790 .functor NOT 1, L_0x6000005632a0, C4<0>, C4<0>, C4<0>;
L_0x600001813800 .functor NOT 1, L_0x600000563480, C4<0>, C4<0>, C4<0>;
v0x60000031e1c0_0 .net "A", 15 0, L_0x600000290aa0;  alias, 1 drivers
v0x60000031e250_0 .net "ADDSUB_result", 15 0, L_0x600000294140;  1 drivers
v0x60000031e2e0_0 .net "B", 15 0, L_0x600000290b40;  alias, 1 drivers
v0x60000031e370_0 .net "PADDSB_result", 15 0, L_0x60000056a440;  1 drivers
v0x60000031e400_0 .net "RED_result", 15 0, L_0x60000056f2a0;  1 drivers
v0x60000031e490_0 .net "ROR_result", 15 0, L_0x600001812ca0;  1 drivers
v0x60000031e520_0 .net "SLL_result", 15 0, L_0x600000560e60;  1 drivers
v0x60000031e5b0_0 .net "SRA_result", 15 0, L_0x600001812c30;  1 drivers
v0x60000031e640_0 .net "XOR_result", 15 0, L_0x6000018036b0;  1 drivers
v0x60000031e6d0_0 .net *"_ivl_100", 0 0, L_0x6000018134f0;  1 drivers
L_0x7fcf32d95450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000031e760_0 .net/2u *"_ivl_102", 0 0, L_0x7fcf32d95450;  1 drivers
L_0x7fcf32d95498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000031e7f0_0 .net/2u *"_ivl_104", 0 0, L_0x7fcf32d95498;  1 drivers
v0x60000031e880_0 .net *"_ivl_107", 0 0, L_0x600000562b20;  1 drivers
v0x60000031e910_0 .net *"_ivl_108", 0 0, L_0x7fcf32d954e0;  1 drivers
v0x60000031e9a0_0 .net *"_ivl_110", 0 0, L_0x600001813560;  1 drivers
L_0x7fcf32d95528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030d290_0 .net/2u *"_ivl_112", 0 0, L_0x7fcf32d95528;  1 drivers
L_0x7fcf32d95570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000030d320_0 .net/2u *"_ivl_114", 15 0, L_0x7fcf32d95570;  1 drivers
v0x60000030d3b0_0 .net *"_ivl_116", 0 0, L_0x600000562c60;  1 drivers
v0x60000030d440_0 .net *"_ivl_118", 0 0, L_0x600000562d00;  1 drivers
v0x60000030d4d0_0 .net *"_ivl_120", 2 0, L_0x600000562da0;  1 drivers
v0x60000030d560_0 .net *"_ivl_123", 0 0, L_0x600000562e40;  1 drivers
v0x60000030d5f0_0 .net *"_ivl_124", 0 0, L_0x6000018135d0;  1 drivers
L_0x7fcf32d955b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030d680_0 .net/2u *"_ivl_126", 0 0, L_0x7fcf32d955b8;  1 drivers
L_0x7fcf32d95600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030d710_0 .net/2u *"_ivl_128", 0 0, L_0x7fcf32d95600;  1 drivers
L_0x7fcf32d95648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000030d7a0_0 .net/2u *"_ivl_130", 15 0, L_0x7fcf32d95648;  1 drivers
v0x60000030d830_0 .net *"_ivl_132", 0 0, L_0x600000562ee0;  1 drivers
v0x60000030d8c0_0 .net *"_ivl_134", 2 0, L_0x600000562f80;  1 drivers
v0x60000030d950_0 .net *"_ivl_137", 0 0, L_0x600000563020;  1 drivers
v0x60000030d9e0_0 .net *"_ivl_138", 0 0, L_0x600001813640;  1 drivers
v0x60000030da70_0 .net *"_ivl_141", 0 0, L_0x6000005630c0;  1 drivers
v0x60000030db00_0 .net *"_ivl_142", 0 0, L_0x6000018136b0;  1 drivers
v0x60000030db90_0 .net *"_ivl_144", 0 0, L_0x600001813720;  1 drivers
L_0x7fcf32d95690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030dc20_0 .net/2u *"_ivl_146", 0 0, L_0x7fcf32d95690;  1 drivers
L_0x7fcf32d956d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030dcb0_0 .net/2u *"_ivl_148", 0 0, L_0x7fcf32d956d8;  1 drivers
L_0x7fcf32d95720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000030dd40_0 .net/2u *"_ivl_150", 15 0, L_0x7fcf32d95720;  1 drivers
v0x60000030ddd0_0 .net *"_ivl_152", 0 0, L_0x600000563160;  1 drivers
v0x60000030de60_0 .net *"_ivl_154", 2 0, L_0x600000563200;  1 drivers
v0x60000030def0_0 .net *"_ivl_157", 0 0, L_0x6000005632a0;  1 drivers
v0x60000030df80_0 .net *"_ivl_158", 0 0, L_0x600001813790;  1 drivers
L_0x7fcf32d95768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030e010_0 .net/2u *"_ivl_160", 0 0, L_0x7fcf32d95768;  1 drivers
L_0x7fcf32d957b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030e0a0_0 .net/2u *"_ivl_162", 0 0, L_0x7fcf32d957b0;  1 drivers
L_0x7fcf32d957f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000030e130_0 .net/2u *"_ivl_164", 15 0, L_0x7fcf32d957f8;  1 drivers
v0x60000030e1c0_0 .net *"_ivl_166", 0 0, L_0x600000563340;  1 drivers
v0x60000030e250_0 .net *"_ivl_168", 2 0, L_0x6000005633e0;  1 drivers
v0x60000030e2e0_0 .net *"_ivl_171", 0 0, L_0x600000563480;  1 drivers
v0x60000030e370_0 .net *"_ivl_172", 0 0, L_0x600001813800;  1 drivers
L_0x7fcf32d95840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030e400_0 .net/2u *"_ivl_174", 0 0, L_0x7fcf32d95840;  1 drivers
L_0x7fcf32d95888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030e490_0 .net/2u *"_ivl_176", 0 0, L_0x7fcf32d95888;  1 drivers
L_0x7fcf32d958d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000030e520_0 .net/2u *"_ivl_178", 15 0, L_0x7fcf32d958d0;  1 drivers
v0x60000030e5b0_0 .net *"_ivl_180", 0 0, L_0x600000563520;  1 drivers
v0x60000030e640_0 .net *"_ivl_182", 2 0, L_0x6000005635c0;  1 drivers
L_0x7fcf32d95918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030e6d0_0 .net/2u *"_ivl_184", 0 0, L_0x7fcf32d95918;  1 drivers
L_0x7fcf32d95960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030e760_0 .net/2u *"_ivl_186", 0 0, L_0x7fcf32d95960;  1 drivers
L_0x7fcf32d959a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000030e7f0_0 .net/2u *"_ivl_188", 15 0, L_0x7fcf32d959a8;  1 drivers
v0x60000030e880_0 .net *"_ivl_190", 0 0, L_0x600000563660;  1 drivers
v0x60000030e910_0 .net *"_ivl_192", 2 0, L_0x600000563700;  1 drivers
v0x60000030e9a0_0 .net *"_ivl_194", 2 0, L_0x6000005637a0;  1 drivers
v0x60000030ea30_0 .net *"_ivl_196", 2 0, L_0x600000563840;  1 drivers
v0x60000030eac0_0 .net *"_ivl_198", 2 0, L_0x6000005638e0;  1 drivers
v0x60000030eb50_0 .net *"_ivl_200", 2 0, L_0x600000563980;  1 drivers
v0x60000030ebe0_0 .net *"_ivl_202", 2 0, L_0x600000563a20;  1 drivers
v0x60000030ec70_0 .net *"_ivl_21", 0 0, L_0x600000561e00;  1 drivers
v0x60000030ed00_0 .net *"_ivl_22", 0 0, L_0x600001812d10;  1 drivers
v0x60000030ed90_0 .net *"_ivl_25", 0 0, L_0x600000561ea0;  1 drivers
v0x60000030ee20_0 .net *"_ivl_26", 0 0, L_0x600001812d80;  1 drivers
v0x60000030eeb0_0 .net *"_ivl_28", 0 0, L_0x600001812df0;  1 drivers
v0x60000030ef40_0 .net *"_ivl_31", 0 0, L_0x600000561f40;  1 drivers
v0x60000030efd0_0 .net *"_ivl_32", 0 0, L_0x600001812e60;  1 drivers
v0x60000030f060_0 .net *"_ivl_35", 0 0, L_0x600000561fe0;  1 drivers
v0x60000030f0f0_0 .net *"_ivl_36", 0 0, L_0x600001812ed0;  1 drivers
v0x60000030f180_0 .net *"_ivl_38", 0 0, L_0x600001812f40;  1 drivers
v0x60000030f210_0 .net *"_ivl_41", 0 0, L_0x600000562080;  1 drivers
v0x60000030f2a0_0 .net *"_ivl_42", 0 0, L_0x600001813020;  1 drivers
v0x60000030f330_0 .net *"_ivl_45", 0 0, L_0x600000562120;  1 drivers
v0x60000030f3c0_0 .net *"_ivl_46", 0 0, L_0x600001813090;  1 drivers
v0x60000030f450_0 .net *"_ivl_49", 0 0, L_0x6000005621c0;  1 drivers
v0x60000030f4e0_0 .net *"_ivl_50", 0 0, L_0x600001812fb0;  1 drivers
v0x60000030f570_0 .net *"_ivl_52", 0 0, L_0x600001813100;  1 drivers
v0x60000030f600_0 .net *"_ivl_55", 0 0, L_0x600000562260;  1 drivers
v0x60000030f690_0 .net *"_ivl_56", 0 0, L_0x600001813170;  1 drivers
v0x60000030f720_0 .net *"_ivl_59", 0 0, L_0x600000562300;  1 drivers
v0x60000030f7b0_0 .net *"_ivl_60", 0 0, L_0x600001813250;  1 drivers
v0x60000030f840_0 .net *"_ivl_62", 15 0, L_0x6000005623a0;  1 drivers
v0x60000030f8d0_0 .net *"_ivl_64", 15 0, L_0x600000562440;  1 drivers
v0x60000030f960_0 .net *"_ivl_66", 15 0, L_0x600000562580;  1 drivers
v0x60000030f9f0_0 .net *"_ivl_68", 15 0, L_0x600000562620;  1 drivers
v0x60000030fa80_0 .net *"_ivl_70", 15 0, L_0x6000005624e0;  1 drivers
v0x60000030fb10_0 .net *"_ivl_77", 0 0, L_0x600000562800;  1 drivers
v0x60000030fba0_0 .net *"_ivl_78", 0 0, L_0x6000018132c0;  1 drivers
v0x60000030fc30_0 .net *"_ivl_81", 0 0, L_0x6000005628a0;  1 drivers
v0x60000030fcc0_0 .net *"_ivl_82", 0 0, L_0x6000018131e0;  1 drivers
v0x60000030fd50_0 .net *"_ivl_84", 0 0, L_0x600001813330;  1 drivers
v0x60000030fde0_0 .net *"_ivl_87", 0 0, L_0x600000562940;  1 drivers
v0x60000030fe70_0 .net *"_ivl_88", 0 0, L_0x6000018133a0;  1 drivers
v0x60000030ff00_0 .net *"_ivl_90", 2 0, L_0x6000005629e0;  1 drivers
v0x600000310000_0 .net *"_ivl_93", 0 0, L_0x600000562a80;  1 drivers
v0x600000310090_0 .net *"_ivl_94", 0 0, L_0x600001813410;  1 drivers
v0x600000310120_0 .net *"_ivl_97", 0 0, L_0x600000562bc0;  1 drivers
v0x6000003101b0_0 .net *"_ivl_98", 0 0, L_0x600001813480;  1 drivers
v0x600000310240_0 .net "ifZero", 0 0, L_0x6000002941e0;  1 drivers
v0x6000003102d0_0 .net "negOvfl", 0 0, L_0x600001803640;  1 drivers
v0x600000310360_0 .net "nvz_flags", 2 0, L_0x600000563ac0;  alias, 1 drivers
v0x6000003103f0_0 .net "opcode", 2 0, L_0x600000563b60;  1 drivers
v0x600000310480_0 .net "posOvfl", 0 0, L_0x600001803560;  1 drivers
v0x600000310510_0 .net "result", 15 0, L_0x6000005626c0;  alias, 1 drivers
v0x6000003105a0_0 .net "temp", 0 0, L_0x600000562760;  1 drivers
L_0x600000294320 .part L_0x600000563b60, 0, 1;
L_0x60000056f340 .part L_0x600000290aa0, 8, 8;
L_0x60000056f3e0 .part L_0x600000290aa0, 0, 8;
L_0x60000056f480 .part L_0x600000290b40, 8, 8;
L_0x60000056f520 .part L_0x600000290b40, 0, 8;
L_0x600000560f00 .part L_0x600000290b40, 0, 4;
L_0x600000560fa0 .part L_0x600000563b60, 0, 1;
L_0x600000561d60 .part L_0x600000290b40, 0, 4;
L_0x600000561e00 .part L_0x600000563b60, 2, 1;
L_0x600000561ea0 .part L_0x600000563b60, 1, 1;
L_0x600000561f40 .part L_0x600000563b60, 2, 1;
L_0x600000561fe0 .part L_0x600000563b60, 0, 1;
L_0x600000562080 .part L_0x600000563b60, 2, 1;
L_0x600000562120 .part L_0x600000563b60, 1, 1;
L_0x6000005621c0 .part L_0x600000563b60, 0, 1;
L_0x600000562260 .part L_0x600000563b60, 1, 1;
L_0x600000562300 .part L_0x600000563b60, 0, 1;
L_0x6000005623a0 .functor MUXZ 16, L_0x60000056a440, L_0x600001812ca0, L_0x600001813250, C4<>;
L_0x600000562440 .functor MUXZ 16, L_0x6000005623a0, L_0x600001812c30, L_0x600001813170, C4<>;
L_0x600000562580 .functor MUXZ 16, L_0x600000562440, L_0x600000560e60, L_0x600001813100, C4<>;
L_0x600000562620 .functor MUXZ 16, L_0x600000562580, L_0x60000056f2a0, L_0x600001813020, C4<>;
L_0x6000005624e0 .functor MUXZ 16, L_0x600000562620, L_0x6000018036b0, L_0x600001812f40, C4<>;
L_0x6000005626c0 .functor MUXZ 16, L_0x6000005624e0, L_0x600000294140, L_0x600001812df0, C4<>;
L_0x600000562760 .reduce/xor L_0x6000018036b0;
L_0x600000562800 .part L_0x600000563b60, 2, 1;
L_0x6000005628a0 .part L_0x600000563b60, 1, 1;
L_0x600000562940 .part L_0x600000294140, 15, 1;
L_0x6000005629e0 .concat [ 1 1 1 0], L_0x6000002941e0, L_0x6000018133a0, L_0x600000562940;
L_0x600000562a80 .part L_0x600000563b60, 2, 1;
L_0x600000562bc0 .part L_0x600000563b60, 0, 1;
L_0x600000562b20 .reduce/xor L_0x6000018036b0;
L_0x600000562c60 .cmp/eq 16, L_0x6000018036b0, L_0x7fcf32d95570;
L_0x600000562d00 .functor MUXZ 1, L_0x600000562c60, L_0x7fcf32d95528, L_0x600001813560, C4<>;
L_0x600000562da0 .concat [ 1 1 1 0], L_0x600000562d00, L_0x7fcf32d95498, L_0x7fcf32d95450;
L_0x600000562e40 .part L_0x600000563b60, 2, 1;
L_0x600000562ee0 .cmp/eq 16, L_0x60000056f2a0, L_0x7fcf32d95648;
L_0x600000562f80 .concat [ 1 1 1 0], L_0x600000562ee0, L_0x7fcf32d95600, L_0x7fcf32d955b8;
L_0x600000563020 .part L_0x600000563b60, 1, 1;
L_0x6000005630c0 .part L_0x600000563b60, 0, 1;
L_0x600000563160 .cmp/eq 16, L_0x600000560e60, L_0x7fcf32d95720;
L_0x600000563200 .concat [ 1 1 1 0], L_0x600000563160, L_0x7fcf32d956d8, L_0x7fcf32d95690;
L_0x6000005632a0 .part L_0x600000563b60, 1, 1;
L_0x600000563340 .cmp/eq 16, L_0x600001812c30, L_0x7fcf32d957f8;
L_0x6000005633e0 .concat [ 1 1 1 0], L_0x600000563340, L_0x7fcf32d957b0, L_0x7fcf32d95768;
L_0x600000563480 .part L_0x600000563b60, 0, 1;
L_0x600000563520 .cmp/eq 16, L_0x600001812ca0, L_0x7fcf32d958d0;
L_0x6000005635c0 .concat [ 1 1 1 0], L_0x600000563520, L_0x7fcf32d95888, L_0x7fcf32d95840;
L_0x600000563660 .cmp/eq 16, L_0x60000056a440, L_0x7fcf32d959a8;
L_0x600000563700 .concat [ 1 1 1 0], L_0x600000563660, L_0x7fcf32d95960, L_0x7fcf32d95918;
L_0x6000005637a0 .functor MUXZ 3, L_0x600000563700, L_0x6000005635c0, L_0x600001813800, C4<>;
L_0x600000563840 .functor MUXZ 3, L_0x6000005637a0, L_0x6000005633e0, L_0x600001813790, C4<>;
L_0x6000005638e0 .functor MUXZ 3, L_0x600000563840, L_0x600000563200, L_0x600001813720, C4<>;
L_0x600000563980 .functor MUXZ 3, L_0x6000005638e0, L_0x600000562f80, L_0x6000018135d0, C4<>;
L_0x600000563a20 .functor MUXZ 3, L_0x600000563980, L_0x600000562da0, L_0x6000018134f0, C4<>;
L_0x600000563ac0 .functor MUXZ 3, L_0x600000563a20, L_0x6000005629e0, L_0x600001813330, C4<>;
S_0x7fcf31d199c0 .scope module, "iPA_0" "PADDSB" 8 31, 9 1 0, S_0x7fcf31d19850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "Sum";
L_0x60000181aca0 .functor NOT 1, L_0x6000005688c0, C4<0>, C4<0>, C4<0>;
L_0x60000181ad10 .functor NOT 1, L_0x600000568960, C4<0>, C4<0>, C4<0>;
L_0x60000181ad80 .functor AND 1, L_0x60000181aca0, L_0x60000181ad10, C4<1>, C4<1>;
L_0x60000181adf0 .functor AND 1, L_0x60000181ad80, L_0x600000568a00, C4<1>, C4<1>;
L_0x60000181aed0 .functor AND 1, L_0x600000568aa0, L_0x600000568b40, C4<1>, C4<1>;
L_0x60000181af40 .functor NOT 1, L_0x600000568be0, C4<0>, C4<0>, C4<0>;
L_0x60000181afb0 .functor AND 1, L_0x60000181aed0, L_0x60000181af40, C4<1>, C4<1>;
L_0x60000181ae60 .functor NOT 1, L_0x600000568c80, C4<0>, C4<0>, C4<0>;
L_0x60000181b020 .functor NOT 1, L_0x600000568d20, C4<0>, C4<0>, C4<0>;
L_0x60000181b090 .functor AND 1, L_0x60000181ae60, L_0x60000181b020, C4<1>, C4<1>;
L_0x60000181b100 .functor AND 1, L_0x60000181b090, L_0x600000568dc0, C4<1>, C4<1>;
L_0x60000181b170 .functor AND 1, L_0x600000568e60, L_0x600000568f00, C4<1>, C4<1>;
L_0x60000181b1e0 .functor NOT 1, L_0x600000569040, C4<0>, C4<0>, C4<0>;
L_0x60000181b2c0 .functor AND 1, L_0x60000181b170, L_0x60000181b1e0, C4<1>, C4<1>;
L_0x60000181b330 .functor NOT 1, L_0x6000005690e0, C4<0>, C4<0>, C4<0>;
L_0x60000181b250 .functor NOT 1, L_0x600000568fa0, C4<0>, C4<0>, C4<0>;
L_0x60000181b3a0 .functor AND 1, L_0x60000181b330, L_0x60000181b250, C4<1>, C4<1>;
L_0x60000181b410 .functor AND 1, L_0x60000181b3a0, L_0x600000569180, C4<1>, C4<1>;
L_0x60000181b480 .functor AND 1, L_0x600000569220, L_0x6000005692c0, C4<1>, C4<1>;
L_0x60000181b4f0 .functor NOT 1, L_0x600000569400, C4<0>, C4<0>, C4<0>;
L_0x60000181b560 .functor AND 1, L_0x60000181b480, L_0x60000181b4f0, C4<1>, C4<1>;
L_0x60000181b5d0 .functor NOT 1, L_0x6000005694a0, C4<0>, C4<0>, C4<0>;
L_0x60000181b640 .functor NOT 1, L_0x600000569540, C4<0>, C4<0>, C4<0>;
L_0x60000181b6b0 .functor AND 1, L_0x60000181b5d0, L_0x60000181b640, C4<1>, C4<1>;
L_0x60000181b720 .functor AND 1, L_0x60000181b6b0, L_0x6000005695e0, C4<1>, C4<1>;
L_0x60000181b790 .functor AND 1, L_0x600000569720, L_0x6000005697c0, C4<1>, C4<1>;
L_0x60000181b800 .functor NOT 1, L_0x600000569860, C4<0>, C4<0>, C4<0>;
L_0x60000181b870 .functor AND 1, L_0x60000181b790, L_0x60000181b800, C4<1>, C4<1>;
v0x600000332520_0 .net "A", 15 0, L_0x600000290aa0;  alias, 1 drivers
v0x6000003325b0_0 .net "B", 15 0, L_0x600000290b40;  alias, 1 drivers
v0x600000332640_0 .net "Cout0", 0 0, L_0x6000018047e0;  1 drivers
v0x6000003326d0_0 .net "Cout1", 0 0, L_0x6000018184d0;  1 drivers
v0x600000332760_0 .net "Cout2", 0 0, L_0x6000018197a0;  1 drivers
v0x6000003327f0_0 .net "Cout3", 0 0, L_0x60000181aa70;  1 drivers
v0x600000332880_0 .net "Sum", 15 0, L_0x60000056a440;  alias, 1 drivers
v0x600000332910_0 .net *"_ivl_103", 0 0, L_0x600000569220;  1 drivers
v0x6000003329a0_0 .net *"_ivl_105", 0 0, L_0x6000005692c0;  1 drivers
v0x600000332a30_0 .net *"_ivl_106", 0 0, L_0x60000181b480;  1 drivers
v0x600000332ac0_0 .net *"_ivl_109", 0 0, L_0x600000569400;  1 drivers
v0x600000332b50_0 .net *"_ivl_110", 0 0, L_0x60000181b4f0;  1 drivers
v0x600000332be0_0 .net *"_ivl_112", 0 0, L_0x60000181b560;  1 drivers
v0x600000332c70_0 .net *"_ivl_118", 0 0, L_0x6000005694a0;  1 drivers
v0x600000332d00_0 .net *"_ivl_119", 0 0, L_0x60000181b5d0;  1 drivers
v0x600000332d90_0 .net *"_ivl_122", 0 0, L_0x600000569540;  1 drivers
v0x600000332e20_0 .net *"_ivl_123", 0 0, L_0x60000181b640;  1 drivers
v0x600000332eb0_0 .net *"_ivl_125", 0 0, L_0x60000181b6b0;  1 drivers
v0x600000332f40_0 .net *"_ivl_128", 0 0, L_0x6000005695e0;  1 drivers
v0x600000332fd0_0 .net *"_ivl_129", 0 0, L_0x60000181b720;  1 drivers
v0x600000333060_0 .net *"_ivl_135", 0 0, L_0x600000569720;  1 drivers
v0x6000003330f0_0 .net *"_ivl_137", 0 0, L_0x6000005697c0;  1 drivers
v0x600000333180_0 .net *"_ivl_138", 0 0, L_0x60000181b790;  1 drivers
v0x600000333210_0 .net *"_ivl_141", 0 0, L_0x600000569860;  1 drivers
v0x6000003332a0_0 .net *"_ivl_142", 0 0, L_0x60000181b800;  1 drivers
v0x600000333330_0 .net *"_ivl_144", 0 0, L_0x60000181b870;  1 drivers
v0x6000003333c0_0 .net *"_ivl_149", 0 0, L_0x600000569900;  1 drivers
L_0x7fcf32d94ef8 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000333450_0 .net/2u *"_ivl_150", 15 0, L_0x7fcf32d94ef8;  1 drivers
v0x6000003334e0_0 .net *"_ivl_153", 0 0, L_0x6000005699a0;  1 drivers
L_0x7fcf32d94f40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000333570_0 .net/2u *"_ivl_154", 15 0, L_0x7fcf32d94f40;  1 drivers
v0x600000333600_0 .net *"_ivl_156", 15 0, L_0x600000569a40;  1 drivers
L_0x7fcf32d94f88 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000333690_0 .net *"_ivl_159", 11 0, L_0x7fcf32d94f88;  1 drivers
v0x600000333720_0 .net *"_ivl_160", 15 0, L_0x600000569ae0;  1 drivers
v0x6000003337b0_0 .net *"_ivl_162", 15 0, L_0x600000569b80;  1 drivers
v0x600000333840_0 .net *"_ivl_165", 3 0, L_0x600000569c20;  1 drivers
v0x6000003338d0_0 .net *"_ivl_169", 0 0, L_0x600000569cc0;  1 drivers
L_0x7fcf32d94fd0 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000333960_0 .net/2u *"_ivl_170", 15 0, L_0x7fcf32d94fd0;  1 drivers
v0x6000003339f0_0 .net *"_ivl_173", 0 0, L_0x600000569d60;  1 drivers
L_0x7fcf32d95018 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000333a80_0 .net/2u *"_ivl_174", 15 0, L_0x7fcf32d95018;  1 drivers
v0x600000333b10_0 .net *"_ivl_176", 15 0, L_0x600000569e00;  1 drivers
L_0x7fcf32d95060 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000333ba0_0 .net *"_ivl_179", 11 0, L_0x7fcf32d95060;  1 drivers
v0x600000333c30_0 .net *"_ivl_180", 15 0, L_0x600000569ea0;  1 drivers
v0x600000333cc0_0 .net *"_ivl_182", 15 0, L_0x600000569f40;  1 drivers
v0x600000333d50_0 .net *"_ivl_185", 3 0, L_0x600000569fe0;  1 drivers
v0x600000333de0_0 .net *"_ivl_189", 0 0, L_0x60000056a080;  1 drivers
L_0x7fcf32d950a8 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000333e70_0 .net/2u *"_ivl_190", 15 0, L_0x7fcf32d950a8;  1 drivers
v0x600000333f00_0 .net *"_ivl_193", 0 0, L_0x60000056a120;  1 drivers
L_0x7fcf32d950f0 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000334000_0 .net/2u *"_ivl_194", 15 0, L_0x7fcf32d950f0;  1 drivers
v0x600000334090_0 .net *"_ivl_196", 15 0, L_0x60000056a1c0;  1 drivers
L_0x7fcf32d95138 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000334120_0 .net *"_ivl_199", 11 0, L_0x7fcf32d95138;  1 drivers
v0x6000003341b0_0 .net *"_ivl_200", 15 0, L_0x60000056a260;  1 drivers
v0x600000334240_0 .net *"_ivl_202", 15 0, L_0x60000056a300;  1 drivers
v0x6000003342d0_0 .net *"_ivl_205", 3 0, L_0x60000056a3a0;  1 drivers
v0x600000334360_0 .net *"_ivl_210", 0 0, L_0x60000056a4e0;  1 drivers
L_0x7fcf32d95180 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x6000003343f0_0 .net/2u *"_ivl_211", 15 0, L_0x7fcf32d95180;  1 drivers
v0x600000334480_0 .net *"_ivl_214", 0 0, L_0x60000056a580;  1 drivers
L_0x7fcf32d951c8 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000334510_0 .net/2u *"_ivl_215", 15 0, L_0x7fcf32d951c8;  1 drivers
v0x6000003345a0_0 .net *"_ivl_217", 15 0, L_0x60000056a620;  1 drivers
L_0x7fcf32d95210 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000334630_0 .net *"_ivl_220", 11 0, L_0x7fcf32d95210;  1 drivers
v0x6000003346c0_0 .net *"_ivl_221", 15 0, L_0x60000056a6c0;  1 drivers
v0x600000334750_0 .net *"_ivl_223", 15 0, L_0x60000056a760;  1 drivers
v0x6000003347e0_0 .net *"_ivl_226", 3 0, L_0x60000056a800;  1 drivers
v0x600000334870_0 .net *"_ivl_27", 0 0, L_0x6000005688c0;  1 drivers
v0x600000334900_0 .net *"_ivl_28", 0 0, L_0x60000181aca0;  1 drivers
v0x600000334990_0 .net *"_ivl_31", 0 0, L_0x600000568960;  1 drivers
v0x600000334a20_0 .net *"_ivl_32", 0 0, L_0x60000181ad10;  1 drivers
v0x600000334ab0_0 .net *"_ivl_34", 0 0, L_0x60000181ad80;  1 drivers
v0x600000334b40_0 .net *"_ivl_37", 0 0, L_0x600000568a00;  1 drivers
v0x600000334bd0_0 .net *"_ivl_38", 0 0, L_0x60000181adf0;  1 drivers
v0x600000334c60_0 .net *"_ivl_43", 0 0, L_0x600000568aa0;  1 drivers
v0x600000334cf0_0 .net *"_ivl_45", 0 0, L_0x600000568b40;  1 drivers
v0x600000334d80_0 .net *"_ivl_46", 0 0, L_0x60000181aed0;  1 drivers
v0x600000334e10_0 .net *"_ivl_49", 0 0, L_0x600000568be0;  1 drivers
v0x600000334ea0_0 .net *"_ivl_50", 0 0, L_0x60000181af40;  1 drivers
v0x600000334f30_0 .net *"_ivl_52", 0 0, L_0x60000181afb0;  1 drivers
v0x600000334fc0_0 .net *"_ivl_57", 0 0, L_0x600000568c80;  1 drivers
v0x600000335050_0 .net *"_ivl_58", 0 0, L_0x60000181ae60;  1 drivers
v0x6000003350e0_0 .net *"_ivl_61", 0 0, L_0x600000568d20;  1 drivers
v0x600000335170_0 .net *"_ivl_62", 0 0, L_0x60000181b020;  1 drivers
v0x600000335200_0 .net *"_ivl_64", 0 0, L_0x60000181b090;  1 drivers
v0x600000335290_0 .net *"_ivl_67", 0 0, L_0x600000568dc0;  1 drivers
v0x600000335320_0 .net *"_ivl_68", 0 0, L_0x60000181b100;  1 drivers
v0x6000003353b0_0 .net *"_ivl_73", 0 0, L_0x600000568e60;  1 drivers
v0x600000335440_0 .net *"_ivl_75", 0 0, L_0x600000568f00;  1 drivers
v0x6000003354d0_0 .net *"_ivl_76", 0 0, L_0x60000181b170;  1 drivers
v0x600000335560_0 .net *"_ivl_79", 0 0, L_0x600000569040;  1 drivers
v0x6000003355f0_0 .net *"_ivl_80", 0 0, L_0x60000181b1e0;  1 drivers
v0x600000335680_0 .net *"_ivl_82", 0 0, L_0x60000181b2c0;  1 drivers
v0x600000335710_0 .net *"_ivl_87", 0 0, L_0x6000005690e0;  1 drivers
v0x6000003357a0_0 .net *"_ivl_88", 0 0, L_0x60000181b330;  1 drivers
v0x600000335830_0 .net *"_ivl_91", 0 0, L_0x600000568fa0;  1 drivers
v0x6000003358c0_0 .net *"_ivl_92", 0 0, L_0x60000181b250;  1 drivers
v0x600000335950_0 .net *"_ivl_94", 0 0, L_0x60000181b3a0;  1 drivers
v0x6000003359e0_0 .net *"_ivl_97", 0 0, L_0x600000569180;  1 drivers
v0x600000335a70_0 .net *"_ivl_98", 0 0, L_0x60000181b410;  1 drivers
v0x600000335b00_0 .net "negOvfl", 3 0, L_0x600000569680;  1 drivers
v0x600000335b90_0 .net "posOvfl", 3 0, L_0x600000569360;  1 drivers
v0x600000335c20_0 .net "tempHalfByte0", 3 0, L_0x600000294dc0;  1 drivers
v0x600000335cb0_0 .net "tempHalfByte1", 3 0, L_0x6000002eaee0;  1 drivers
v0x600000335d40_0 .net "tempHalfByte2", 3 0, L_0x6000002ebac0;  1 drivers
v0x600000335dd0_0 .net "tempHalfByte3", 3 0, L_0x6000005686e0;  1 drivers
L_0x600000294e60 .part L_0x600000290aa0, 0, 4;
L_0x600000294f00 .part L_0x600000290b40, 0, 4;
L_0x6000002eaf80 .part L_0x600000290aa0, 4, 4;
L_0x6000002eb020 .part L_0x600000290b40, 4, 4;
L_0x6000002ebb60 .part L_0x600000290aa0, 8, 4;
L_0x6000002ebc00 .part L_0x600000290b40, 8, 4;
L_0x600000568780 .part L_0x600000290aa0, 12, 4;
L_0x600000568820 .part L_0x600000290b40, 12, 4;
L_0x6000005688c0 .part L_0x600000290aa0, 3, 1;
L_0x600000568960 .part L_0x600000290b40, 3, 1;
L_0x600000568a00 .part L_0x600000294dc0, 3, 1;
L_0x600000568aa0 .part L_0x600000290aa0, 3, 1;
L_0x600000568b40 .part L_0x600000290b40, 3, 1;
L_0x600000568be0 .part L_0x600000294dc0, 3, 1;
L_0x600000568c80 .part L_0x600000290aa0, 7, 1;
L_0x600000568d20 .part L_0x600000290b40, 7, 1;
L_0x600000568dc0 .part L_0x6000002eaee0, 3, 1;
L_0x600000568e60 .part L_0x600000290aa0, 7, 1;
L_0x600000568f00 .part L_0x600000290b40, 7, 1;
L_0x600000569040 .part L_0x6000002eaee0, 3, 1;
L_0x6000005690e0 .part L_0x600000290aa0, 11, 1;
L_0x600000568fa0 .part L_0x600000290b40, 11, 1;
L_0x600000569180 .part L_0x6000002ebac0, 3, 1;
L_0x600000569220 .part L_0x600000290aa0, 11, 1;
L_0x6000005692c0 .part L_0x600000290b40, 11, 1;
L_0x600000569400 .part L_0x6000002ebac0, 3, 1;
L_0x600000569360 .concat8 [ 1 1 1 1], L_0x60000181adf0, L_0x60000181b100, L_0x60000181b410, L_0x60000181b720;
L_0x6000005694a0 .part L_0x600000290aa0, 15, 1;
L_0x600000569540 .part L_0x600000290b40, 15, 1;
L_0x6000005695e0 .part L_0x6000005686e0, 3, 1;
L_0x600000569680 .concat8 [ 1 1 1 1], L_0x60000181afb0, L_0x60000181b2c0, L_0x60000181b560, L_0x60000181b870;
L_0x600000569720 .part L_0x600000290aa0, 15, 1;
L_0x6000005697c0 .part L_0x600000290b40, 15, 1;
L_0x600000569860 .part L_0x6000005686e0, 3, 1;
L_0x600000569900 .part L_0x600000569360, 0, 1;
L_0x6000005699a0 .part L_0x600000569680, 0, 1;
L_0x600000569a40 .concat [ 4 12 0 0], L_0x600000294dc0, L_0x7fcf32d94f88;
L_0x600000569ae0 .functor MUXZ 16, L_0x600000569a40, L_0x7fcf32d94f40, L_0x6000005699a0, C4<>;
L_0x600000569b80 .functor MUXZ 16, L_0x600000569ae0, L_0x7fcf32d94ef8, L_0x600000569900, C4<>;
L_0x600000569c20 .part L_0x600000569b80, 0, 4;
L_0x600000569cc0 .part L_0x600000569360, 1, 1;
L_0x600000569d60 .part L_0x600000569680, 1, 1;
L_0x600000569e00 .concat [ 4 12 0 0], L_0x6000002eaee0, L_0x7fcf32d95060;
L_0x600000569ea0 .functor MUXZ 16, L_0x600000569e00, L_0x7fcf32d95018, L_0x600000569d60, C4<>;
L_0x600000569f40 .functor MUXZ 16, L_0x600000569ea0, L_0x7fcf32d94fd0, L_0x600000569cc0, C4<>;
L_0x600000569fe0 .part L_0x600000569f40, 0, 4;
L_0x60000056a080 .part L_0x600000569360, 2, 1;
L_0x60000056a120 .part L_0x600000569680, 2, 1;
L_0x60000056a1c0 .concat [ 4 12 0 0], L_0x6000002ebac0, L_0x7fcf32d95138;
L_0x60000056a260 .functor MUXZ 16, L_0x60000056a1c0, L_0x7fcf32d950f0, L_0x60000056a120, C4<>;
L_0x60000056a300 .functor MUXZ 16, L_0x60000056a260, L_0x7fcf32d950a8, L_0x60000056a080, C4<>;
L_0x60000056a3a0 .part L_0x60000056a300, 0, 4;
L_0x60000056a440 .concat8 [ 4 4 4 4], L_0x600000569c20, L_0x600000569fe0, L_0x60000056a3a0, L_0x60000056a800;
L_0x60000056a4e0 .part L_0x600000569360, 3, 1;
L_0x60000056a580 .part L_0x600000569680, 3, 1;
L_0x60000056a620 .concat [ 4 12 0 0], L_0x6000005686e0, L_0x7fcf32d95210;
L_0x60000056a6c0 .functor MUXZ 16, L_0x60000056a620, L_0x7fcf32d951c8, L_0x60000056a580, C4<>;
L_0x60000056a760 .functor MUXZ 16, L_0x60000056a6c0, L_0x7fcf32d95180, L_0x60000056a4e0, C4<>;
L_0x60000056a800 .part L_0x60000056a760, 0, 4;
S_0x7fcf31d19b30 .scope module, "CLA4_0" "CLA_4bit" 9 13, 10 1 0, S_0x7fcf31d199c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001803720 .functor XOR 1, L_0x6000002943c0, L_0x600000294460, C4<0>, C4<0>;
L_0x600001803790 .functor XOR 1, L_0x600000294500, L_0x6000002945a0, C4<0>, C4<0>;
L_0x600001803800 .functor XOR 1, L_0x600000294640, L_0x6000002946e0, C4<0>, C4<0>;
L_0x600001803870 .functor XOR 1, L_0x600000294780, L_0x600000294820, C4<0>, C4<0>;
L_0x6000018038e0 .functor AND 1, L_0x6000002948c0, L_0x600000294960, C4<1>, C4<1>;
L_0x600001803950 .functor AND 1, L_0x600000294a00, L_0x600000294aa0, C4<1>, C4<1>;
L_0x600001803a30 .functor AND 1, L_0x600000294b40, L_0x600000294be0, C4<1>, C4<1>;
L_0x6000018039c0 .functor AND 1, L_0x600000294c80, L_0x600000294d20, C4<1>, C4<1>;
L_0x7fcf32d94dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001803aa0 .functor AND 1, L_0x7fcf32d94dd8, L_0x600001803720, C4<1>, C4<1>;
L_0x600001803b10 .functor OR 1, L_0x6000018038e0, L_0x600001803aa0, C4<0>, C4<0>;
L_0x600001803b80 .functor AND 1, L_0x6000018038e0, L_0x600001803790, C4<1>, C4<1>;
L_0x600001803bf0 .functor OR 1, L_0x600001803950, L_0x600001803b80, C4<0>, C4<0>;
L_0x600001803c60 .functor AND 1, L_0x7fcf32d94dd8, L_0x600001803720, C4<1>, C4<1>;
L_0x600001803d40 .functor AND 1, L_0x600001803c60, L_0x600001803790, C4<1>, C4<1>;
L_0x600001803db0 .functor OR 1, L_0x600001803bf0, L_0x600001803d40, C4<0>, C4<0>;
L_0x600001803cd0 .functor AND 1, L_0x600001803950, L_0x600001803800, C4<1>, C4<1>;
L_0x600001803e20 .functor OR 1, L_0x600001803a30, L_0x600001803cd0, C4<0>, C4<0>;
L_0x600001803e90 .functor AND 1, L_0x6000018038e0, L_0x600001803790, C4<1>, C4<1>;
L_0x600001803f00 .functor AND 1, L_0x600001803e90, L_0x600001803800, C4<1>, C4<1>;
L_0x600001803f70 .functor OR 1, L_0x600001803e20, L_0x600001803f00, C4<0>, C4<0>;
L_0x600001804000 .functor AND 1, L_0x7fcf32d94dd8, L_0x600001803720, C4<1>, C4<1>;
L_0x600001804070 .functor AND 1, L_0x600001804000, L_0x600001803790, C4<1>, C4<1>;
L_0x6000018040e0 .functor AND 1, L_0x600001804070, L_0x600001803800, C4<1>, C4<1>;
L_0x600001804150 .functor OR 1, L_0x600001803f70, L_0x6000018040e0, C4<0>, C4<0>;
L_0x6000018041c0 .functor AND 1, L_0x600001803a30, L_0x600001803870, C4<1>, C4<1>;
L_0x600001804230 .functor OR 1, L_0x6000018039c0, L_0x6000018041c0, C4<0>, C4<0>;
L_0x6000018042a0 .functor AND 1, L_0x600001803950, L_0x600001803800, C4<1>, C4<1>;
L_0x600001804310 .functor AND 1, L_0x6000018042a0, L_0x600001803870, C4<1>, C4<1>;
L_0x600001804380 .functor OR 1, L_0x600001804230, L_0x600001804310, C4<0>, C4<0>;
L_0x6000018043f0 .functor AND 1, L_0x6000018038e0, L_0x600001803790, C4<1>, C4<1>;
L_0x600001804460 .functor AND 1, L_0x6000018043f0, L_0x600001803800, C4<1>, C4<1>;
L_0x6000018044d0 .functor AND 1, L_0x600001804460, L_0x600001803870, C4<1>, C4<1>;
L_0x600001804540 .functor OR 1, L_0x600001804380, L_0x6000018044d0, C4<0>, C4<0>;
L_0x6000018045b0 .functor AND 1, L_0x7fcf32d94dd8, L_0x600001803720, C4<1>, C4<1>;
L_0x600001804620 .functor AND 1, L_0x6000018045b0, L_0x600001803790, C4<1>, C4<1>;
L_0x600001804690 .functor AND 1, L_0x600001804620, L_0x600001803800, C4<1>, C4<1>;
L_0x600001804700 .functor AND 1, L_0x600001804690, L_0x600001803870, C4<1>, C4<1>;
L_0x600001804770 .functor OR 1, L_0x600001804540, L_0x600001804700, C4<0>, C4<0>;
L_0x6000018047e0 .functor BUFZ 1, L_0x600001804770, C4<0>, C4<0>, C4<0>;
L_0x600001804850 .functor XOR 1, L_0x600001803720, L_0x7fcf32d94dd8, C4<0>, C4<0>;
L_0x6000018048c0 .functor XOR 1, L_0x600001803790, L_0x600001803b10, C4<0>, C4<0>;
L_0x600001804930 .functor XOR 1, L_0x600001803800, L_0x600001803db0, C4<0>, C4<0>;
L_0x6000018049a0 .functor XOR 1, L_0x600001803870, L_0x600001804150, C4<0>, C4<0>;
v0x600000339680_0 .net "A", 3 0, L_0x600000294e60;  1 drivers
v0x600000339710_0 .net "B", 3 0, L_0x600000294f00;  1 drivers
v0x6000003397a0_0 .net "C0", 0 0, L_0x600001803b10;  1 drivers
v0x600000339830_0 .net "C1", 0 0, L_0x600001803db0;  1 drivers
v0x6000003398c0_0 .net "C2", 0 0, L_0x600001804150;  1 drivers
v0x600000339950_0 .net "C3", 0 0, L_0x600001804770;  1 drivers
v0x6000003399e0_0 .net "Cin", 0 0, L_0x7fcf32d94dd8;  1 drivers
v0x600000339a70_0 .net "Cout", 0 0, L_0x6000018047e0;  alias, 1 drivers
v0x600000339b00_0 .net "G0", 0 0, L_0x6000018038e0;  1 drivers
v0x600000339b90_0 .net "G1", 0 0, L_0x600001803950;  1 drivers
v0x600000339c20_0 .net "G2", 0 0, L_0x600001803a30;  1 drivers
v0x600000339cb0_0 .net "G3", 0 0, L_0x6000018039c0;  1 drivers
v0x600000339d40_0 .net "P0", 0 0, L_0x600001803720;  1 drivers
v0x600000339dd0_0 .net "P1", 0 0, L_0x600001803790;  1 drivers
v0x600000339e60_0 .net "P2", 0 0, L_0x600001803800;  1 drivers
v0x600000339ef0_0 .net "P3", 0 0, L_0x600001803870;  1 drivers
v0x600000339f80_0 .net "Sum", 3 0, L_0x600000294dc0;  alias, 1 drivers
v0x60000033a010_0 .net *"_ivl_1", 0 0, L_0x6000002943c0;  1 drivers
v0x60000033a0a0_0 .net *"_ivl_100", 0 0, L_0x600001804620;  1 drivers
v0x60000033a130_0 .net *"_ivl_102", 0 0, L_0x600001804690;  1 drivers
v0x60000033a1c0_0 .net *"_ivl_104", 0 0, L_0x600001804700;  1 drivers
v0x60000033a250_0 .net *"_ivl_112", 0 0, L_0x600001804850;  1 drivers
v0x60000033a2e0_0 .net *"_ivl_116", 0 0, L_0x6000018048c0;  1 drivers
v0x60000033a370_0 .net *"_ivl_120", 0 0, L_0x600001804930;  1 drivers
v0x60000033a400_0 .net *"_ivl_125", 0 0, L_0x6000018049a0;  1 drivers
v0x60000033a490_0 .net *"_ivl_13", 0 0, L_0x600000294640;  1 drivers
v0x60000033a520_0 .net *"_ivl_15", 0 0, L_0x6000002946e0;  1 drivers
v0x60000033a5b0_0 .net *"_ivl_19", 0 0, L_0x600000294780;  1 drivers
v0x60000033a640_0 .net *"_ivl_21", 0 0, L_0x600000294820;  1 drivers
v0x60000033a6d0_0 .net *"_ivl_25", 0 0, L_0x6000002948c0;  1 drivers
v0x60000033a760_0 .net *"_ivl_27", 0 0, L_0x600000294960;  1 drivers
v0x60000033a7f0_0 .net *"_ivl_3", 0 0, L_0x600000294460;  1 drivers
v0x60000033a880_0 .net *"_ivl_31", 0 0, L_0x600000294a00;  1 drivers
v0x60000033a910_0 .net *"_ivl_33", 0 0, L_0x600000294aa0;  1 drivers
v0x60000033a9a0_0 .net *"_ivl_37", 0 0, L_0x600000294b40;  1 drivers
v0x60000033aa30_0 .net *"_ivl_39", 0 0, L_0x600000294be0;  1 drivers
v0x60000033aac0_0 .net *"_ivl_43", 0 0, L_0x600000294c80;  1 drivers
v0x60000033ab50_0 .net *"_ivl_45", 0 0, L_0x600000294d20;  1 drivers
v0x60000033abe0_0 .net *"_ivl_48", 0 0, L_0x600001803aa0;  1 drivers
v0x60000033ac70_0 .net *"_ivl_52", 0 0, L_0x600001803b80;  1 drivers
v0x60000033ad00_0 .net *"_ivl_54", 0 0, L_0x600001803bf0;  1 drivers
v0x60000033ad90_0 .net *"_ivl_56", 0 0, L_0x600001803c60;  1 drivers
v0x60000033ae20_0 .net *"_ivl_58", 0 0, L_0x600001803d40;  1 drivers
v0x60000033aeb0_0 .net *"_ivl_62", 0 0, L_0x600001803cd0;  1 drivers
v0x60000033af40_0 .net *"_ivl_64", 0 0, L_0x600001803e20;  1 drivers
v0x60000033afd0_0 .net *"_ivl_66", 0 0, L_0x600001803e90;  1 drivers
v0x60000033b060_0 .net *"_ivl_68", 0 0, L_0x600001803f00;  1 drivers
v0x60000033b0f0_0 .net *"_ivl_7", 0 0, L_0x600000294500;  1 drivers
v0x60000033b180_0 .net *"_ivl_70", 0 0, L_0x600001803f70;  1 drivers
v0x60000033b210_0 .net *"_ivl_72", 0 0, L_0x600001804000;  1 drivers
v0x60000033b2a0_0 .net *"_ivl_74", 0 0, L_0x600001804070;  1 drivers
v0x60000033b330_0 .net *"_ivl_76", 0 0, L_0x6000018040e0;  1 drivers
v0x60000033b3c0_0 .net *"_ivl_80", 0 0, L_0x6000018041c0;  1 drivers
v0x60000033b450_0 .net *"_ivl_82", 0 0, L_0x600001804230;  1 drivers
v0x60000033b4e0_0 .net *"_ivl_84", 0 0, L_0x6000018042a0;  1 drivers
v0x60000033b570_0 .net *"_ivl_86", 0 0, L_0x600001804310;  1 drivers
v0x60000033b600_0 .net *"_ivl_88", 0 0, L_0x600001804380;  1 drivers
v0x60000033b690_0 .net *"_ivl_9", 0 0, L_0x6000002945a0;  1 drivers
v0x60000033b720_0 .net *"_ivl_90", 0 0, L_0x6000018043f0;  1 drivers
v0x60000033b7b0_0 .net *"_ivl_92", 0 0, L_0x600001804460;  1 drivers
v0x60000033b840_0 .net *"_ivl_94", 0 0, L_0x6000018044d0;  1 drivers
v0x60000033b8d0_0 .net *"_ivl_96", 0 0, L_0x600001804540;  1 drivers
v0x60000033b960_0 .net *"_ivl_98", 0 0, L_0x6000018045b0;  1 drivers
L_0x6000002943c0 .part L_0x600000294e60, 0, 1;
L_0x600000294460 .part L_0x600000294f00, 0, 1;
L_0x600000294500 .part L_0x600000294e60, 1, 1;
L_0x6000002945a0 .part L_0x600000294f00, 1, 1;
L_0x600000294640 .part L_0x600000294e60, 2, 1;
L_0x6000002946e0 .part L_0x600000294f00, 2, 1;
L_0x600000294780 .part L_0x600000294e60, 3, 1;
L_0x600000294820 .part L_0x600000294f00, 3, 1;
L_0x6000002948c0 .part L_0x600000294e60, 0, 1;
L_0x600000294960 .part L_0x600000294f00, 0, 1;
L_0x600000294a00 .part L_0x600000294e60, 1, 1;
L_0x600000294aa0 .part L_0x600000294f00, 1, 1;
L_0x600000294b40 .part L_0x600000294e60, 2, 1;
L_0x600000294be0 .part L_0x600000294f00, 2, 1;
L_0x600000294c80 .part L_0x600000294e60, 3, 1;
L_0x600000294d20 .part L_0x600000294f00, 3, 1;
L_0x600000294dc0 .concat8 [ 1 1 1 1], L_0x600001804850, L_0x6000018048c0, L_0x600001804930, L_0x6000018049a0;
S_0x7fcf31d19ea0 .scope module, "CLA4_1" "CLA_4bit" 9 14, 10 1 0, S_0x7fcf31d199c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000187cee0 .functor XOR 1, L_0x60000020c000, L_0x60000020c0a0, C4<0>, C4<0>;
L_0x60000187ce70 .functor XOR 1, L_0x60000020c140, L_0x60000020c1e0, C4<0>, C4<0>;
L_0x60000187ce00 .functor XOR 1, L_0x60000020c280, L_0x60000020c320, C4<0>, C4<0>;
L_0x60000187cd90 .functor XOR 1, L_0x60000020c3c0, L_0x60000020c460, C4<0>, C4<0>;
L_0x60000187cd20 .functor AND 1, L_0x60000020c500, L_0x60000020c5a0, C4<1>, C4<1>;
L_0x60000187ccb0 .functor AND 1, L_0x60000020c640, L_0x60000020c6e0, C4<1>, C4<1>;
L_0x60000187cbd0 .functor AND 1, L_0x60000020c780, L_0x60000020c820, C4<1>, C4<1>;
L_0x60000187cc40 .functor AND 1, L_0x60000020c8c0, L_0x60000020c960, C4<1>, C4<1>;
L_0x7fcf32d94e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x60000187cb60 .functor AND 1, L_0x7fcf32d94e20, L_0x60000187cee0, C4<1>, C4<1>;
L_0x60000187caf0 .functor OR 1, L_0x60000187cd20, L_0x60000187cb60, C4<0>, C4<0>;
L_0x60000187ca80 .functor AND 1, L_0x60000187cd20, L_0x60000187ce70, C4<1>, C4<1>;
L_0x60000187ca10 .functor OR 1, L_0x60000187ccb0, L_0x60000187ca80, C4<0>, C4<0>;
L_0x60000187c9a0 .functor AND 1, L_0x7fcf32d94e20, L_0x60000187cee0, C4<1>, C4<1>;
L_0x60000187c8c0 .functor AND 1, L_0x60000187c9a0, L_0x60000187ce70, C4<1>, C4<1>;
L_0x60000187c850 .functor OR 1, L_0x60000187ca10, L_0x60000187c8c0, C4<0>, C4<0>;
L_0x60000187c930 .functor AND 1, L_0x60000187ccb0, L_0x60000187ce00, C4<1>, C4<1>;
L_0x60000187c7e0 .functor OR 1, L_0x60000187cbd0, L_0x60000187c930, C4<0>, C4<0>;
L_0x60000187c770 .functor AND 1, L_0x60000187cd20, L_0x60000187ce70, C4<1>, C4<1>;
L_0x60000187c700 .functor AND 1, L_0x60000187c770, L_0x60000187ce00, C4<1>, C4<1>;
L_0x60000186ec30 .functor OR 1, L_0x60000187c7e0, L_0x60000187c700, C4<0>, C4<0>;
L_0x60000186ebc0 .functor AND 1, L_0x7fcf32d94e20, L_0x60000187cee0, C4<1>, C4<1>;
L_0x60000186eb50 .functor AND 1, L_0x60000186ebc0, L_0x60000187ce70, C4<1>, C4<1>;
L_0x60000186eae0 .functor AND 1, L_0x60000186eb50, L_0x60000187ce00, C4<1>, C4<1>;
L_0x60000186ea70 .functor OR 1, L_0x60000186ec30, L_0x60000186eae0, C4<0>, C4<0>;
L_0x60000186ea00 .functor AND 1, L_0x60000187cbd0, L_0x60000187cd90, C4<1>, C4<1>;
L_0x60000186e990 .functor OR 1, L_0x60000187cc40, L_0x60000186ea00, C4<0>, C4<0>;
L_0x60000186c7e0 .functor AND 1, L_0x60000187ccb0, L_0x60000187ce00, C4<1>, C4<1>;
L_0x600001818000 .functor AND 1, L_0x60000186c7e0, L_0x60000187cd90, C4<1>, C4<1>;
L_0x600001818070 .functor OR 1, L_0x60000186e990, L_0x600001818000, C4<0>, C4<0>;
L_0x6000018180e0 .functor AND 1, L_0x60000187cd20, L_0x60000187ce70, C4<1>, C4<1>;
L_0x600001818150 .functor AND 1, L_0x6000018180e0, L_0x60000187ce00, C4<1>, C4<1>;
L_0x6000018181c0 .functor AND 1, L_0x600001818150, L_0x60000187cd90, C4<1>, C4<1>;
L_0x600001818230 .functor OR 1, L_0x600001818070, L_0x6000018181c0, C4<0>, C4<0>;
L_0x6000018182a0 .functor AND 1, L_0x7fcf32d94e20, L_0x60000187cee0, C4<1>, C4<1>;
L_0x600001818310 .functor AND 1, L_0x6000018182a0, L_0x60000187ce70, C4<1>, C4<1>;
L_0x600001818380 .functor AND 1, L_0x600001818310, L_0x60000187ce00, C4<1>, C4<1>;
L_0x6000018183f0 .functor AND 1, L_0x600001818380, L_0x60000187cd90, C4<1>, C4<1>;
L_0x600001818460 .functor OR 1, L_0x600001818230, L_0x6000018183f0, C4<0>, C4<0>;
L_0x6000018184d0 .functor BUFZ 1, L_0x600001818460, C4<0>, C4<0>, C4<0>;
L_0x600001818540 .functor XOR 1, L_0x60000187cee0, L_0x7fcf32d94e20, C4<0>, C4<0>;
L_0x6000018185b0 .functor XOR 1, L_0x60000187ce70, L_0x60000187caf0, C4<0>, C4<0>;
L_0x600001818620 .functor XOR 1, L_0x60000187ce00, L_0x60000187c850, C4<0>, C4<0>;
L_0x600001818690 .functor XOR 1, L_0x60000187cd90, L_0x60000186ea70, C4<0>, C4<0>;
v0x60000033b9f0_0 .net "A", 3 0, L_0x6000002eaf80;  1 drivers
v0x60000033ba80_0 .net "B", 3 0, L_0x6000002eb020;  1 drivers
v0x60000033bb10_0 .net "C0", 0 0, L_0x60000187caf0;  1 drivers
v0x60000033bba0_0 .net "C1", 0 0, L_0x60000187c850;  1 drivers
v0x60000033bc30_0 .net "C2", 0 0, L_0x60000186ea70;  1 drivers
v0x60000033bcc0_0 .net "C3", 0 0, L_0x600001818460;  1 drivers
v0x60000033bd50_0 .net "Cin", 0 0, L_0x7fcf32d94e20;  1 drivers
v0x60000033bde0_0 .net "Cout", 0 0, L_0x6000018184d0;  alias, 1 drivers
v0x60000033be70_0 .net "G0", 0 0, L_0x60000187cd20;  1 drivers
v0x60000033bf00_0 .net "G1", 0 0, L_0x60000187ccb0;  1 drivers
v0x60000033c000_0 .net "G2", 0 0, L_0x60000187cbd0;  1 drivers
v0x60000033c090_0 .net "G3", 0 0, L_0x60000187cc40;  1 drivers
v0x60000033c120_0 .net "P0", 0 0, L_0x60000187cee0;  1 drivers
v0x60000033c1b0_0 .net "P1", 0 0, L_0x60000187ce70;  1 drivers
v0x60000033c240_0 .net "P2", 0 0, L_0x60000187ce00;  1 drivers
v0x60000033c2d0_0 .net "P3", 0 0, L_0x60000187cd90;  1 drivers
v0x60000033c360_0 .net "Sum", 3 0, L_0x6000002eaee0;  alias, 1 drivers
v0x60000033c3f0_0 .net *"_ivl_1", 0 0, L_0x60000020c000;  1 drivers
v0x60000033c480_0 .net *"_ivl_100", 0 0, L_0x600001818310;  1 drivers
v0x60000033c510_0 .net *"_ivl_102", 0 0, L_0x600001818380;  1 drivers
v0x60000033c5a0_0 .net *"_ivl_104", 0 0, L_0x6000018183f0;  1 drivers
v0x60000033c630_0 .net *"_ivl_112", 0 0, L_0x600001818540;  1 drivers
v0x60000033c6c0_0 .net *"_ivl_116", 0 0, L_0x6000018185b0;  1 drivers
v0x60000033c750_0 .net *"_ivl_120", 0 0, L_0x600001818620;  1 drivers
v0x60000033c7e0_0 .net *"_ivl_125", 0 0, L_0x600001818690;  1 drivers
v0x60000033c870_0 .net *"_ivl_13", 0 0, L_0x60000020c280;  1 drivers
v0x60000033c900_0 .net *"_ivl_15", 0 0, L_0x60000020c320;  1 drivers
v0x60000033c990_0 .net *"_ivl_19", 0 0, L_0x60000020c3c0;  1 drivers
v0x60000033ca20_0 .net *"_ivl_21", 0 0, L_0x60000020c460;  1 drivers
v0x60000033cab0_0 .net *"_ivl_25", 0 0, L_0x60000020c500;  1 drivers
v0x60000033cb40_0 .net *"_ivl_27", 0 0, L_0x60000020c5a0;  1 drivers
v0x60000033cbd0_0 .net *"_ivl_3", 0 0, L_0x60000020c0a0;  1 drivers
v0x60000033cc60_0 .net *"_ivl_31", 0 0, L_0x60000020c640;  1 drivers
v0x60000033ccf0_0 .net *"_ivl_33", 0 0, L_0x60000020c6e0;  1 drivers
v0x60000033cd80_0 .net *"_ivl_37", 0 0, L_0x60000020c780;  1 drivers
v0x60000033ce10_0 .net *"_ivl_39", 0 0, L_0x60000020c820;  1 drivers
v0x60000033cea0_0 .net *"_ivl_43", 0 0, L_0x60000020c8c0;  1 drivers
v0x60000033cf30_0 .net *"_ivl_45", 0 0, L_0x60000020c960;  1 drivers
v0x60000033cfc0_0 .net *"_ivl_48", 0 0, L_0x60000187cb60;  1 drivers
v0x60000033d050_0 .net *"_ivl_52", 0 0, L_0x60000187ca80;  1 drivers
v0x60000033d0e0_0 .net *"_ivl_54", 0 0, L_0x60000187ca10;  1 drivers
v0x60000033d170_0 .net *"_ivl_56", 0 0, L_0x60000187c9a0;  1 drivers
v0x60000033d200_0 .net *"_ivl_58", 0 0, L_0x60000187c8c0;  1 drivers
v0x60000033d290_0 .net *"_ivl_62", 0 0, L_0x60000187c930;  1 drivers
v0x60000033d320_0 .net *"_ivl_64", 0 0, L_0x60000187c7e0;  1 drivers
v0x60000033d3b0_0 .net *"_ivl_66", 0 0, L_0x60000187c770;  1 drivers
v0x60000033d440_0 .net *"_ivl_68", 0 0, L_0x60000187c700;  1 drivers
v0x60000033d4d0_0 .net *"_ivl_7", 0 0, L_0x60000020c140;  1 drivers
v0x60000033d560_0 .net *"_ivl_70", 0 0, L_0x60000186ec30;  1 drivers
v0x60000033d5f0_0 .net *"_ivl_72", 0 0, L_0x60000186ebc0;  1 drivers
v0x60000033d680_0 .net *"_ivl_74", 0 0, L_0x60000186eb50;  1 drivers
v0x60000033d710_0 .net *"_ivl_76", 0 0, L_0x60000186eae0;  1 drivers
v0x60000033d7a0_0 .net *"_ivl_80", 0 0, L_0x60000186ea00;  1 drivers
v0x60000033d830_0 .net *"_ivl_82", 0 0, L_0x60000186e990;  1 drivers
v0x60000033d8c0_0 .net *"_ivl_84", 0 0, L_0x60000186c7e0;  1 drivers
v0x60000033d950_0 .net *"_ivl_86", 0 0, L_0x600001818000;  1 drivers
v0x60000033d9e0_0 .net *"_ivl_88", 0 0, L_0x600001818070;  1 drivers
v0x60000033da70_0 .net *"_ivl_9", 0 0, L_0x60000020c1e0;  1 drivers
v0x60000033db00_0 .net *"_ivl_90", 0 0, L_0x6000018180e0;  1 drivers
v0x60000033db90_0 .net *"_ivl_92", 0 0, L_0x600001818150;  1 drivers
v0x60000033dc20_0 .net *"_ivl_94", 0 0, L_0x6000018181c0;  1 drivers
v0x60000033dcb0_0 .net *"_ivl_96", 0 0, L_0x600001818230;  1 drivers
v0x60000033dd40_0 .net *"_ivl_98", 0 0, L_0x6000018182a0;  1 drivers
L_0x60000020c000 .part L_0x6000002eaf80, 0, 1;
L_0x60000020c0a0 .part L_0x6000002eb020, 0, 1;
L_0x60000020c140 .part L_0x6000002eaf80, 1, 1;
L_0x60000020c1e0 .part L_0x6000002eb020, 1, 1;
L_0x60000020c280 .part L_0x6000002eaf80, 2, 1;
L_0x60000020c320 .part L_0x6000002eb020, 2, 1;
L_0x60000020c3c0 .part L_0x6000002eaf80, 3, 1;
L_0x60000020c460 .part L_0x6000002eb020, 3, 1;
L_0x60000020c500 .part L_0x6000002eaf80, 0, 1;
L_0x60000020c5a0 .part L_0x6000002eb020, 0, 1;
L_0x60000020c640 .part L_0x6000002eaf80, 1, 1;
L_0x60000020c6e0 .part L_0x6000002eb020, 1, 1;
L_0x60000020c780 .part L_0x6000002eaf80, 2, 1;
L_0x60000020c820 .part L_0x6000002eb020, 2, 1;
L_0x60000020c8c0 .part L_0x6000002eaf80, 3, 1;
L_0x60000020c960 .part L_0x6000002eb020, 3, 1;
L_0x6000002eaee0 .concat8 [ 1 1 1 1], L_0x600001818540, L_0x6000018185b0, L_0x600001818620, L_0x600001818690;
S_0x7fcf31d1a210 .scope module, "CLA4_2" "CLA_4bit" 9 15, 10 1 0, S_0x7fcf31d199c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001818700 .functor XOR 1, L_0x6000002eb0c0, L_0x6000002eb160, C4<0>, C4<0>;
L_0x600001818770 .functor XOR 1, L_0x6000002eb200, L_0x6000002eb2a0, C4<0>, C4<0>;
L_0x6000018187e0 .functor XOR 1, L_0x6000002eb340, L_0x6000002eb3e0, C4<0>, C4<0>;
L_0x600001818850 .functor XOR 1, L_0x6000002eb480, L_0x6000002eb520, C4<0>, C4<0>;
L_0x6000018188c0 .functor AND 1, L_0x6000002eb5c0, L_0x6000002eb660, C4<1>, C4<1>;
L_0x600001818930 .functor AND 1, L_0x6000002eb700, L_0x6000002eb7a0, C4<1>, C4<1>;
L_0x600001818a10 .functor AND 1, L_0x6000002eb840, L_0x6000002eb8e0, C4<1>, C4<1>;
L_0x6000018189a0 .functor AND 1, L_0x6000002eb980, L_0x6000002eba20, C4<1>, C4<1>;
L_0x7fcf32d94e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001818a80 .functor AND 1, L_0x7fcf32d94e68, L_0x600001818700, C4<1>, C4<1>;
L_0x600001818af0 .functor OR 1, L_0x6000018188c0, L_0x600001818a80, C4<0>, C4<0>;
L_0x600001818b60 .functor AND 1, L_0x6000018188c0, L_0x600001818770, C4<1>, C4<1>;
L_0x600001818bd0 .functor OR 1, L_0x600001818930, L_0x600001818b60, C4<0>, C4<0>;
L_0x600001818c40 .functor AND 1, L_0x7fcf32d94e68, L_0x600001818700, C4<1>, C4<1>;
L_0x600001818d20 .functor AND 1, L_0x600001818c40, L_0x600001818770, C4<1>, C4<1>;
L_0x600001818d90 .functor OR 1, L_0x600001818bd0, L_0x600001818d20, C4<0>, C4<0>;
L_0x600001818cb0 .functor AND 1, L_0x600001818930, L_0x6000018187e0, C4<1>, C4<1>;
L_0x600001818e00 .functor OR 1, L_0x600001818a10, L_0x600001818cb0, C4<0>, C4<0>;
L_0x600001818e70 .functor AND 1, L_0x6000018188c0, L_0x600001818770, C4<1>, C4<1>;
L_0x600001818ee0 .functor AND 1, L_0x600001818e70, L_0x6000018187e0, C4<1>, C4<1>;
L_0x600001818f50 .functor OR 1, L_0x600001818e00, L_0x600001818ee0, C4<0>, C4<0>;
L_0x600001818fc0 .functor AND 1, L_0x7fcf32d94e68, L_0x600001818700, C4<1>, C4<1>;
L_0x600001819030 .functor AND 1, L_0x600001818fc0, L_0x600001818770, C4<1>, C4<1>;
L_0x6000018190a0 .functor AND 1, L_0x600001819030, L_0x6000018187e0, C4<1>, C4<1>;
L_0x600001819110 .functor OR 1, L_0x600001818f50, L_0x6000018190a0, C4<0>, C4<0>;
L_0x600001819180 .functor AND 1, L_0x600001818a10, L_0x600001818850, C4<1>, C4<1>;
L_0x6000018191f0 .functor OR 1, L_0x6000018189a0, L_0x600001819180, C4<0>, C4<0>;
L_0x600001819260 .functor AND 1, L_0x600001818930, L_0x6000018187e0, C4<1>, C4<1>;
L_0x6000018192d0 .functor AND 1, L_0x600001819260, L_0x600001818850, C4<1>, C4<1>;
L_0x600001819340 .functor OR 1, L_0x6000018191f0, L_0x6000018192d0, C4<0>, C4<0>;
L_0x6000018193b0 .functor AND 1, L_0x6000018188c0, L_0x600001818770, C4<1>, C4<1>;
L_0x600001819420 .functor AND 1, L_0x6000018193b0, L_0x6000018187e0, C4<1>, C4<1>;
L_0x600001819490 .functor AND 1, L_0x600001819420, L_0x600001818850, C4<1>, C4<1>;
L_0x600001819500 .functor OR 1, L_0x600001819340, L_0x600001819490, C4<0>, C4<0>;
L_0x600001819570 .functor AND 1, L_0x7fcf32d94e68, L_0x600001818700, C4<1>, C4<1>;
L_0x6000018195e0 .functor AND 1, L_0x600001819570, L_0x600001818770, C4<1>, C4<1>;
L_0x600001819650 .functor AND 1, L_0x6000018195e0, L_0x6000018187e0, C4<1>, C4<1>;
L_0x6000018196c0 .functor AND 1, L_0x600001819650, L_0x600001818850, C4<1>, C4<1>;
L_0x600001819730 .functor OR 1, L_0x600001819500, L_0x6000018196c0, C4<0>, C4<0>;
L_0x6000018197a0 .functor BUFZ 1, L_0x600001819730, C4<0>, C4<0>, C4<0>;
L_0x600001819810 .functor XOR 1, L_0x600001818700, L_0x7fcf32d94e68, C4<0>, C4<0>;
L_0x600001819880 .functor XOR 1, L_0x600001818770, L_0x600001818af0, C4<0>, C4<0>;
L_0x6000018198f0 .functor XOR 1, L_0x6000018187e0, L_0x600001818d90, C4<0>, C4<0>;
L_0x600001819960 .functor XOR 1, L_0x600001818850, L_0x600001819110, C4<0>, C4<0>;
v0x60000033ddd0_0 .net "A", 3 0, L_0x6000002ebb60;  1 drivers
v0x60000033de60_0 .net "B", 3 0, L_0x6000002ebc00;  1 drivers
v0x60000033def0_0 .net "C0", 0 0, L_0x600001818af0;  1 drivers
v0x60000033df80_0 .net "C1", 0 0, L_0x600001818d90;  1 drivers
v0x60000033e010_0 .net "C2", 0 0, L_0x600001819110;  1 drivers
v0x60000033e0a0_0 .net "C3", 0 0, L_0x600001819730;  1 drivers
v0x60000033e130_0 .net "Cin", 0 0, L_0x7fcf32d94e68;  1 drivers
v0x60000033e1c0_0 .net "Cout", 0 0, L_0x6000018197a0;  alias, 1 drivers
v0x60000033e250_0 .net "G0", 0 0, L_0x6000018188c0;  1 drivers
v0x60000033e2e0_0 .net "G1", 0 0, L_0x600001818930;  1 drivers
v0x60000033e370_0 .net "G2", 0 0, L_0x600001818a10;  1 drivers
v0x60000033e400_0 .net "G3", 0 0, L_0x6000018189a0;  1 drivers
v0x60000033e490_0 .net "P0", 0 0, L_0x600001818700;  1 drivers
v0x60000033e520_0 .net "P1", 0 0, L_0x600001818770;  1 drivers
v0x60000033e5b0_0 .net "P2", 0 0, L_0x6000018187e0;  1 drivers
v0x60000033e640_0 .net "P3", 0 0, L_0x600001818850;  1 drivers
v0x60000033e6d0_0 .net "Sum", 3 0, L_0x6000002ebac0;  alias, 1 drivers
v0x60000033e760_0 .net *"_ivl_1", 0 0, L_0x6000002eb0c0;  1 drivers
v0x60000033e7f0_0 .net *"_ivl_100", 0 0, L_0x6000018195e0;  1 drivers
v0x60000033e880_0 .net *"_ivl_102", 0 0, L_0x600001819650;  1 drivers
v0x60000033e910_0 .net *"_ivl_104", 0 0, L_0x6000018196c0;  1 drivers
v0x60000033e9a0_0 .net *"_ivl_112", 0 0, L_0x600001819810;  1 drivers
v0x60000033ea30_0 .net *"_ivl_116", 0 0, L_0x600001819880;  1 drivers
v0x60000033eac0_0 .net *"_ivl_120", 0 0, L_0x6000018198f0;  1 drivers
v0x60000033eb50_0 .net *"_ivl_125", 0 0, L_0x600001819960;  1 drivers
v0x60000033ebe0_0 .net *"_ivl_13", 0 0, L_0x6000002eb340;  1 drivers
v0x60000033ec70_0 .net *"_ivl_15", 0 0, L_0x6000002eb3e0;  1 drivers
v0x60000033ed00_0 .net *"_ivl_19", 0 0, L_0x6000002eb480;  1 drivers
v0x60000033ed90_0 .net *"_ivl_21", 0 0, L_0x6000002eb520;  1 drivers
v0x60000033ee20_0 .net *"_ivl_25", 0 0, L_0x6000002eb5c0;  1 drivers
v0x60000033eeb0_0 .net *"_ivl_27", 0 0, L_0x6000002eb660;  1 drivers
v0x60000033ef40_0 .net *"_ivl_3", 0 0, L_0x6000002eb160;  1 drivers
v0x60000033efd0_0 .net *"_ivl_31", 0 0, L_0x6000002eb700;  1 drivers
v0x60000033f060_0 .net *"_ivl_33", 0 0, L_0x6000002eb7a0;  1 drivers
v0x60000033f0f0_0 .net *"_ivl_37", 0 0, L_0x6000002eb840;  1 drivers
v0x60000033f180_0 .net *"_ivl_39", 0 0, L_0x6000002eb8e0;  1 drivers
v0x60000033f210_0 .net *"_ivl_43", 0 0, L_0x6000002eb980;  1 drivers
v0x60000033f2a0_0 .net *"_ivl_45", 0 0, L_0x6000002eba20;  1 drivers
v0x60000033f330_0 .net *"_ivl_48", 0 0, L_0x600001818a80;  1 drivers
v0x60000033f3c0_0 .net *"_ivl_52", 0 0, L_0x600001818b60;  1 drivers
v0x60000033f450_0 .net *"_ivl_54", 0 0, L_0x600001818bd0;  1 drivers
v0x60000033f4e0_0 .net *"_ivl_56", 0 0, L_0x600001818c40;  1 drivers
v0x60000033f570_0 .net *"_ivl_58", 0 0, L_0x600001818d20;  1 drivers
v0x60000033f600_0 .net *"_ivl_62", 0 0, L_0x600001818cb0;  1 drivers
v0x60000033f690_0 .net *"_ivl_64", 0 0, L_0x600001818e00;  1 drivers
v0x60000033f720_0 .net *"_ivl_66", 0 0, L_0x600001818e70;  1 drivers
v0x60000033f7b0_0 .net *"_ivl_68", 0 0, L_0x600001818ee0;  1 drivers
v0x60000033f840_0 .net *"_ivl_7", 0 0, L_0x6000002eb200;  1 drivers
v0x60000033f8d0_0 .net *"_ivl_70", 0 0, L_0x600001818f50;  1 drivers
v0x60000033f960_0 .net *"_ivl_72", 0 0, L_0x600001818fc0;  1 drivers
v0x60000033f9f0_0 .net *"_ivl_74", 0 0, L_0x600001819030;  1 drivers
v0x60000033fa80_0 .net *"_ivl_76", 0 0, L_0x6000018190a0;  1 drivers
v0x60000033fb10_0 .net *"_ivl_80", 0 0, L_0x600001819180;  1 drivers
v0x60000033fba0_0 .net *"_ivl_82", 0 0, L_0x6000018191f0;  1 drivers
v0x60000033fc30_0 .net *"_ivl_84", 0 0, L_0x600001819260;  1 drivers
v0x60000033fcc0_0 .net *"_ivl_86", 0 0, L_0x6000018192d0;  1 drivers
v0x60000033fd50_0 .net *"_ivl_88", 0 0, L_0x600001819340;  1 drivers
v0x60000033fde0_0 .net *"_ivl_9", 0 0, L_0x6000002eb2a0;  1 drivers
v0x60000033fe70_0 .net *"_ivl_90", 0 0, L_0x6000018193b0;  1 drivers
v0x60000033ff00_0 .net *"_ivl_92", 0 0, L_0x600001819420;  1 drivers
v0x600000330000_0 .net *"_ivl_94", 0 0, L_0x600001819490;  1 drivers
v0x600000330090_0 .net *"_ivl_96", 0 0, L_0x600001819500;  1 drivers
v0x600000330120_0 .net *"_ivl_98", 0 0, L_0x600001819570;  1 drivers
L_0x6000002eb0c0 .part L_0x6000002ebb60, 0, 1;
L_0x6000002eb160 .part L_0x6000002ebc00, 0, 1;
L_0x6000002eb200 .part L_0x6000002ebb60, 1, 1;
L_0x6000002eb2a0 .part L_0x6000002ebc00, 1, 1;
L_0x6000002eb340 .part L_0x6000002ebb60, 2, 1;
L_0x6000002eb3e0 .part L_0x6000002ebc00, 2, 1;
L_0x6000002eb480 .part L_0x6000002ebb60, 3, 1;
L_0x6000002eb520 .part L_0x6000002ebc00, 3, 1;
L_0x6000002eb5c0 .part L_0x6000002ebb60, 0, 1;
L_0x6000002eb660 .part L_0x6000002ebc00, 0, 1;
L_0x6000002eb700 .part L_0x6000002ebb60, 1, 1;
L_0x6000002eb7a0 .part L_0x6000002ebc00, 1, 1;
L_0x6000002eb840 .part L_0x6000002ebb60, 2, 1;
L_0x6000002eb8e0 .part L_0x6000002ebc00, 2, 1;
L_0x6000002eb980 .part L_0x6000002ebb60, 3, 1;
L_0x6000002eba20 .part L_0x6000002ebc00, 3, 1;
L_0x6000002ebac0 .concat8 [ 1 1 1 1], L_0x600001819810, L_0x600001819880, L_0x6000018198f0, L_0x600001819960;
S_0x7fcf31d1a580 .scope module, "CLA4_3" "CLA_4bit" 9 16, 10 1 0, S_0x7fcf31d199c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018199d0 .functor XOR 1, L_0x6000002ebca0, L_0x6000002ebd40, C4<0>, C4<0>;
L_0x600001819a40 .functor XOR 1, L_0x6000002ebde0, L_0x6000002ebe80, C4<0>, C4<0>;
L_0x600001819ab0 .functor XOR 1, L_0x6000002ebf20, L_0x600000568000, C4<0>, C4<0>;
L_0x600001819b20 .functor XOR 1, L_0x6000005680a0, L_0x600000568140, C4<0>, C4<0>;
L_0x600001819b90 .functor AND 1, L_0x6000005681e0, L_0x600000568280, C4<1>, C4<1>;
L_0x600001819c00 .functor AND 1, L_0x600000568320, L_0x6000005683c0, C4<1>, C4<1>;
L_0x600001819ce0 .functor AND 1, L_0x600000568460, L_0x600000568500, C4<1>, C4<1>;
L_0x600001819c70 .functor AND 1, L_0x6000005685a0, L_0x600000568640, C4<1>, C4<1>;
L_0x7fcf32d94eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001819d50 .functor AND 1, L_0x7fcf32d94eb0, L_0x6000018199d0, C4<1>, C4<1>;
L_0x600001819dc0 .functor OR 1, L_0x600001819b90, L_0x600001819d50, C4<0>, C4<0>;
L_0x600001819e30 .functor AND 1, L_0x600001819b90, L_0x600001819a40, C4<1>, C4<1>;
L_0x600001819ea0 .functor OR 1, L_0x600001819c00, L_0x600001819e30, C4<0>, C4<0>;
L_0x600001819f10 .functor AND 1, L_0x7fcf32d94eb0, L_0x6000018199d0, C4<1>, C4<1>;
L_0x600001819ff0 .functor AND 1, L_0x600001819f10, L_0x600001819a40, C4<1>, C4<1>;
L_0x60000181a060 .functor OR 1, L_0x600001819ea0, L_0x600001819ff0, C4<0>, C4<0>;
L_0x600001819f80 .functor AND 1, L_0x600001819c00, L_0x600001819ab0, C4<1>, C4<1>;
L_0x60000181a0d0 .functor OR 1, L_0x600001819ce0, L_0x600001819f80, C4<0>, C4<0>;
L_0x60000181a140 .functor AND 1, L_0x600001819b90, L_0x600001819a40, C4<1>, C4<1>;
L_0x60000181a1b0 .functor AND 1, L_0x60000181a140, L_0x600001819ab0, C4<1>, C4<1>;
L_0x60000181a220 .functor OR 1, L_0x60000181a0d0, L_0x60000181a1b0, C4<0>, C4<0>;
L_0x60000181a290 .functor AND 1, L_0x7fcf32d94eb0, L_0x6000018199d0, C4<1>, C4<1>;
L_0x60000181a300 .functor AND 1, L_0x60000181a290, L_0x600001819a40, C4<1>, C4<1>;
L_0x60000181a370 .functor AND 1, L_0x60000181a300, L_0x600001819ab0, C4<1>, C4<1>;
L_0x60000181a3e0 .functor OR 1, L_0x60000181a220, L_0x60000181a370, C4<0>, C4<0>;
L_0x60000181a450 .functor AND 1, L_0x600001819ce0, L_0x600001819b20, C4<1>, C4<1>;
L_0x60000181a4c0 .functor OR 1, L_0x600001819c70, L_0x60000181a450, C4<0>, C4<0>;
L_0x60000181a530 .functor AND 1, L_0x600001819c00, L_0x600001819ab0, C4<1>, C4<1>;
L_0x60000181a5a0 .functor AND 1, L_0x60000181a530, L_0x600001819b20, C4<1>, C4<1>;
L_0x60000181a610 .functor OR 1, L_0x60000181a4c0, L_0x60000181a5a0, C4<0>, C4<0>;
L_0x60000181a680 .functor AND 1, L_0x600001819b90, L_0x600001819a40, C4<1>, C4<1>;
L_0x60000181a6f0 .functor AND 1, L_0x60000181a680, L_0x600001819ab0, C4<1>, C4<1>;
L_0x60000181a760 .functor AND 1, L_0x60000181a6f0, L_0x600001819b20, C4<1>, C4<1>;
L_0x60000181a7d0 .functor OR 1, L_0x60000181a610, L_0x60000181a760, C4<0>, C4<0>;
L_0x60000181a840 .functor AND 1, L_0x7fcf32d94eb0, L_0x6000018199d0, C4<1>, C4<1>;
L_0x60000181a8b0 .functor AND 1, L_0x60000181a840, L_0x600001819a40, C4<1>, C4<1>;
L_0x60000181a920 .functor AND 1, L_0x60000181a8b0, L_0x600001819ab0, C4<1>, C4<1>;
L_0x60000181a990 .functor AND 1, L_0x60000181a920, L_0x600001819b20, C4<1>, C4<1>;
L_0x60000181aa00 .functor OR 1, L_0x60000181a7d0, L_0x60000181a990, C4<0>, C4<0>;
L_0x60000181aa70 .functor BUFZ 1, L_0x60000181aa00, C4<0>, C4<0>, C4<0>;
L_0x60000181aae0 .functor XOR 1, L_0x6000018199d0, L_0x7fcf32d94eb0, C4<0>, C4<0>;
L_0x60000181ab50 .functor XOR 1, L_0x600001819a40, L_0x600001819dc0, C4<0>, C4<0>;
L_0x60000181abc0 .functor XOR 1, L_0x600001819ab0, L_0x60000181a060, C4<0>, C4<0>;
L_0x60000181ac30 .functor XOR 1, L_0x600001819b20, L_0x60000181a3e0, C4<0>, C4<0>;
v0x6000003301b0_0 .net "A", 3 0, L_0x600000568780;  1 drivers
v0x600000330240_0 .net "B", 3 0, L_0x600000568820;  1 drivers
v0x6000003302d0_0 .net "C0", 0 0, L_0x600001819dc0;  1 drivers
v0x600000330360_0 .net "C1", 0 0, L_0x60000181a060;  1 drivers
v0x6000003303f0_0 .net "C2", 0 0, L_0x60000181a3e0;  1 drivers
v0x600000330480_0 .net "C3", 0 0, L_0x60000181aa00;  1 drivers
v0x600000330510_0 .net "Cin", 0 0, L_0x7fcf32d94eb0;  1 drivers
v0x6000003305a0_0 .net "Cout", 0 0, L_0x60000181aa70;  alias, 1 drivers
v0x600000330630_0 .net "G0", 0 0, L_0x600001819b90;  1 drivers
v0x6000003306c0_0 .net "G1", 0 0, L_0x600001819c00;  1 drivers
v0x600000330750_0 .net "G2", 0 0, L_0x600001819ce0;  1 drivers
v0x6000003307e0_0 .net "G3", 0 0, L_0x600001819c70;  1 drivers
v0x600000330870_0 .net "P0", 0 0, L_0x6000018199d0;  1 drivers
v0x600000330900_0 .net "P1", 0 0, L_0x600001819a40;  1 drivers
v0x600000330990_0 .net "P2", 0 0, L_0x600001819ab0;  1 drivers
v0x600000330a20_0 .net "P3", 0 0, L_0x600001819b20;  1 drivers
v0x600000330ab0_0 .net "Sum", 3 0, L_0x6000005686e0;  alias, 1 drivers
v0x600000330b40_0 .net *"_ivl_1", 0 0, L_0x6000002ebca0;  1 drivers
v0x600000330bd0_0 .net *"_ivl_100", 0 0, L_0x60000181a8b0;  1 drivers
v0x600000330c60_0 .net *"_ivl_102", 0 0, L_0x60000181a920;  1 drivers
v0x600000330cf0_0 .net *"_ivl_104", 0 0, L_0x60000181a990;  1 drivers
v0x600000330d80_0 .net *"_ivl_112", 0 0, L_0x60000181aae0;  1 drivers
v0x600000330e10_0 .net *"_ivl_116", 0 0, L_0x60000181ab50;  1 drivers
v0x600000330ea0_0 .net *"_ivl_120", 0 0, L_0x60000181abc0;  1 drivers
v0x600000330f30_0 .net *"_ivl_125", 0 0, L_0x60000181ac30;  1 drivers
v0x600000330fc0_0 .net *"_ivl_13", 0 0, L_0x6000002ebf20;  1 drivers
v0x600000331050_0 .net *"_ivl_15", 0 0, L_0x600000568000;  1 drivers
v0x6000003310e0_0 .net *"_ivl_19", 0 0, L_0x6000005680a0;  1 drivers
v0x600000331170_0 .net *"_ivl_21", 0 0, L_0x600000568140;  1 drivers
v0x600000331200_0 .net *"_ivl_25", 0 0, L_0x6000005681e0;  1 drivers
v0x600000331290_0 .net *"_ivl_27", 0 0, L_0x600000568280;  1 drivers
v0x600000331320_0 .net *"_ivl_3", 0 0, L_0x6000002ebd40;  1 drivers
v0x6000003313b0_0 .net *"_ivl_31", 0 0, L_0x600000568320;  1 drivers
v0x600000331440_0 .net *"_ivl_33", 0 0, L_0x6000005683c0;  1 drivers
v0x6000003314d0_0 .net *"_ivl_37", 0 0, L_0x600000568460;  1 drivers
v0x600000331560_0 .net *"_ivl_39", 0 0, L_0x600000568500;  1 drivers
v0x6000003315f0_0 .net *"_ivl_43", 0 0, L_0x6000005685a0;  1 drivers
v0x600000331680_0 .net *"_ivl_45", 0 0, L_0x600000568640;  1 drivers
v0x600000331710_0 .net *"_ivl_48", 0 0, L_0x600001819d50;  1 drivers
v0x6000003317a0_0 .net *"_ivl_52", 0 0, L_0x600001819e30;  1 drivers
v0x600000331830_0 .net *"_ivl_54", 0 0, L_0x600001819ea0;  1 drivers
v0x6000003318c0_0 .net *"_ivl_56", 0 0, L_0x600001819f10;  1 drivers
v0x600000331950_0 .net *"_ivl_58", 0 0, L_0x600001819ff0;  1 drivers
v0x6000003319e0_0 .net *"_ivl_62", 0 0, L_0x600001819f80;  1 drivers
v0x600000331a70_0 .net *"_ivl_64", 0 0, L_0x60000181a0d0;  1 drivers
v0x600000331b00_0 .net *"_ivl_66", 0 0, L_0x60000181a140;  1 drivers
v0x600000331b90_0 .net *"_ivl_68", 0 0, L_0x60000181a1b0;  1 drivers
v0x600000331c20_0 .net *"_ivl_7", 0 0, L_0x6000002ebde0;  1 drivers
v0x600000331cb0_0 .net *"_ivl_70", 0 0, L_0x60000181a220;  1 drivers
v0x600000331d40_0 .net *"_ivl_72", 0 0, L_0x60000181a290;  1 drivers
v0x600000331dd0_0 .net *"_ivl_74", 0 0, L_0x60000181a300;  1 drivers
v0x600000331e60_0 .net *"_ivl_76", 0 0, L_0x60000181a370;  1 drivers
v0x600000331ef0_0 .net *"_ivl_80", 0 0, L_0x60000181a450;  1 drivers
v0x600000331f80_0 .net *"_ivl_82", 0 0, L_0x60000181a4c0;  1 drivers
v0x600000332010_0 .net *"_ivl_84", 0 0, L_0x60000181a530;  1 drivers
v0x6000003320a0_0 .net *"_ivl_86", 0 0, L_0x60000181a5a0;  1 drivers
v0x600000332130_0 .net *"_ivl_88", 0 0, L_0x60000181a610;  1 drivers
v0x6000003321c0_0 .net *"_ivl_9", 0 0, L_0x6000002ebe80;  1 drivers
v0x600000332250_0 .net *"_ivl_90", 0 0, L_0x60000181a680;  1 drivers
v0x6000003322e0_0 .net *"_ivl_92", 0 0, L_0x60000181a6f0;  1 drivers
v0x600000332370_0 .net *"_ivl_94", 0 0, L_0x60000181a760;  1 drivers
v0x600000332400_0 .net *"_ivl_96", 0 0, L_0x60000181a7d0;  1 drivers
v0x600000332490_0 .net *"_ivl_98", 0 0, L_0x60000181a840;  1 drivers
L_0x6000002ebca0 .part L_0x600000568780, 0, 1;
L_0x6000002ebd40 .part L_0x600000568820, 0, 1;
L_0x6000002ebde0 .part L_0x600000568780, 1, 1;
L_0x6000002ebe80 .part L_0x600000568820, 1, 1;
L_0x6000002ebf20 .part L_0x600000568780, 2, 1;
L_0x600000568000 .part L_0x600000568820, 2, 1;
L_0x6000005680a0 .part L_0x600000568780, 3, 1;
L_0x600000568140 .part L_0x600000568820, 3, 1;
L_0x6000005681e0 .part L_0x600000568780, 0, 1;
L_0x600000568280 .part L_0x600000568820, 0, 1;
L_0x600000568320 .part L_0x600000568780, 1, 1;
L_0x6000005683c0 .part L_0x600000568820, 1, 1;
L_0x600000568460 .part L_0x600000568780, 2, 1;
L_0x600000568500 .part L_0x600000568820, 2, 1;
L_0x6000005685a0 .part L_0x600000568780, 3, 1;
L_0x600000568640 .part L_0x600000568820, 3, 1;
L_0x6000005686e0 .concat8 [ 1 1 1 1], L_0x60000181aae0, L_0x60000181ab50, L_0x60000181abc0, L_0x60000181ac30;
S_0x7fcf31d1a8f0 .scope module, "iRED_0" "RED" 8 34, 11 9 0, S_0x7fcf31d19850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "C";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 16 "Sum_ABCD";
L_0x600001812a00 .functor XOR 1, L_0x60000181dc70, L_0x600001810230, C4<0>, C4<0>;
L_0x600001812a70 .functor AND 1, L_0x60000181dc70, L_0x600001810230, C4<1>, C4<1>;
L_0x600001812ae0 .functor XOR 1, L_0x600001812a00, L_0x6000018127d0, C4<0>, C4<0>;
L_0x600001812b50 .functor AND 1, L_0x600001812a00, L_0x6000018127d0, C4<1>, C4<1>;
L_0x600001812bc0 .functor OR 1, L_0x600001812a70, L_0x600001812b50, C4<0>, C4<0>;
v0x60000030b2a0_0 .net "A", 7 0, L_0x60000056f340;  1 drivers
v0x600000336130_0 .net "B", 7 0, L_0x60000056f3e0;  1 drivers
v0x6000003361c0_0 .net "C", 7 0, L_0x60000056f480;  1 drivers
v0x600000336250_0 .net "Cout0", 0 0, L_0x60000181dc70;  1 drivers
v0x6000003362e0_0 .net "Cout1", 0 0, L_0x600001810230;  1 drivers
v0x600000336370_0 .net "Cout2", 0 0, L_0x6000018127d0;  1 drivers
v0x600000336400_0 .net "D", 7 0, L_0x60000056f520;  1 drivers
v0x600000336490_0 .net "Sum_ABCD", 15 0, L_0x60000056f2a0;  alias, 1 drivers
v0x60000034d830_0 .net *"_ivl_12", 0 0, L_0x600001812b50;  1 drivers
v0x60000034d8c0_0 .net "bit8C", 0 0, L_0x600001812a70;  1 drivers
v0x60000034d950_0 .net "bit8Layer1", 0 0, L_0x600001812a00;  1 drivers
v0x60000034d9e0_0 .net "bit8Layer2", 0 0, L_0x600001812ae0;  1 drivers
v0x60000034da70_0 .net "header", 6 0, L_0x60000056f200;  1 drivers
v0x60000034db00_0 .net "ms", 0 0, L_0x600001812bc0;  1 drivers
v0x60000034db90_0 .net "sumAB", 7 0, L_0x60000056c0a0;  1 drivers
v0x60000034dc20_0 .net "sumABCD", 7 0, L_0x60000056f160;  1 drivers
v0x60000034dcb0_0 .net "sumCD", 7 0, L_0x60000056d900;  1 drivers
LS_0x60000056f200_0_0 .concat [ 1 1 1 1], L_0x600001812bc0, L_0x600001812bc0, L_0x600001812bc0, L_0x600001812bc0;
LS_0x60000056f200_0_4 .concat [ 1 1 1 0], L_0x600001812bc0, L_0x600001812bc0, L_0x600001812bc0;
L_0x60000056f200 .concat [ 4 3 0 0], LS_0x60000056f200_0_0, LS_0x60000056f200_0_4;
L_0x60000056f2a0 .concat [ 8 1 7 0], L_0x60000056f160, L_0x600001812ae0, L_0x60000056f200;
S_0x7fcf31d1aaf0 .scope module, "CLA8_0" "CLA_8bit" 11 29, 12 1 0, S_0x7fcf31d1a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000309560_0 .net "A", 7 0, L_0x60000056f340;  alias, 1 drivers
v0x6000003095f0_0 .net "B", 7 0, L_0x60000056f3e0;  alias, 1 drivers
v0x600000309680_0 .net "C0", 0 0, L_0x60000181c9a0;  1 drivers
L_0x7fcf32d95258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000309710_0 .net "Cin", 0 0, L_0x7fcf32d95258;  1 drivers
v0x6000003097a0_0 .net "Cout", 0 0, L_0x60000181dc70;  alias, 1 drivers
v0x600000309830_0 .net "Sum", 7 0, L_0x60000056c0a0;  alias, 1 drivers
L_0x60000056b340 .part L_0x60000056f340, 0, 4;
L_0x60000056b3e0 .part L_0x60000056f3e0, 0, 4;
L_0x60000056bf20 .part L_0x60000056f340, 4, 4;
L_0x60000056c000 .part L_0x60000056f3e0, 4, 4;
L_0x60000056c0a0 .concat8 [ 4 4 0 0], L_0x60000056b2a0, L_0x60000056be80;
S_0x7fcf31d1ac60 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf31d1aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000181b8e0 .functor XOR 1, L_0x60000056a8a0, L_0x60000056a940, C4<0>, C4<0>;
L_0x60000181b950 .functor XOR 1, L_0x60000056a9e0, L_0x60000056aa80, C4<0>, C4<0>;
L_0x60000181b9c0 .functor XOR 1, L_0x60000056ab20, L_0x60000056abc0, C4<0>, C4<0>;
L_0x60000181ba30 .functor XOR 1, L_0x60000056ac60, L_0x60000056ad00, C4<0>, C4<0>;
L_0x60000181baa0 .functor AND 1, L_0x60000056ada0, L_0x60000056ae40, C4<1>, C4<1>;
L_0x60000181bb10 .functor AND 1, L_0x60000056aee0, L_0x60000056af80, C4<1>, C4<1>;
L_0x60000181bbf0 .functor AND 1, L_0x60000056b020, L_0x60000056b0c0, C4<1>, C4<1>;
L_0x60000181bb80 .functor AND 1, L_0x60000056b160, L_0x60000056b200, C4<1>, C4<1>;
L_0x60000181bc60 .functor AND 1, L_0x7fcf32d95258, L_0x60000181b8e0, C4<1>, C4<1>;
L_0x60000181bcd0 .functor OR 1, L_0x60000181baa0, L_0x60000181bc60, C4<0>, C4<0>;
L_0x60000181bd40 .functor AND 1, L_0x60000181baa0, L_0x60000181b950, C4<1>, C4<1>;
L_0x60000181bdb0 .functor OR 1, L_0x60000181bb10, L_0x60000181bd40, C4<0>, C4<0>;
L_0x60000181be20 .functor AND 1, L_0x7fcf32d95258, L_0x60000181b8e0, C4<1>, C4<1>;
L_0x60000181bf00 .functor AND 1, L_0x60000181be20, L_0x60000181b950, C4<1>, C4<1>;
L_0x60000181bf70 .functor OR 1, L_0x60000181bdb0, L_0x60000181bf00, C4<0>, C4<0>;
L_0x60000181be90 .functor AND 1, L_0x60000181bb10, L_0x60000181b9c0, C4<1>, C4<1>;
L_0x60000181c000 .functor OR 1, L_0x60000181bbf0, L_0x60000181be90, C4<0>, C4<0>;
L_0x60000181c070 .functor AND 1, L_0x60000181baa0, L_0x60000181b950, C4<1>, C4<1>;
L_0x60000181c0e0 .functor AND 1, L_0x60000181c070, L_0x60000181b9c0, C4<1>, C4<1>;
L_0x60000181c150 .functor OR 1, L_0x60000181c000, L_0x60000181c0e0, C4<0>, C4<0>;
L_0x60000181c1c0 .functor AND 1, L_0x7fcf32d95258, L_0x60000181b8e0, C4<1>, C4<1>;
L_0x60000181c230 .functor AND 1, L_0x60000181c1c0, L_0x60000181b950, C4<1>, C4<1>;
L_0x60000181c2a0 .functor AND 1, L_0x60000181c230, L_0x60000181b9c0, C4<1>, C4<1>;
L_0x60000181c310 .functor OR 1, L_0x60000181c150, L_0x60000181c2a0, C4<0>, C4<0>;
L_0x60000181c380 .functor AND 1, L_0x60000181bbf0, L_0x60000181ba30, C4<1>, C4<1>;
L_0x60000181c3f0 .functor OR 1, L_0x60000181bb80, L_0x60000181c380, C4<0>, C4<0>;
L_0x60000181c460 .functor AND 1, L_0x60000181bb10, L_0x60000181b9c0, C4<1>, C4<1>;
L_0x60000181c4d0 .functor AND 1, L_0x60000181c460, L_0x60000181ba30, C4<1>, C4<1>;
L_0x60000181c540 .functor OR 1, L_0x60000181c3f0, L_0x60000181c4d0, C4<0>, C4<0>;
L_0x60000181c5b0 .functor AND 1, L_0x60000181baa0, L_0x60000181b950, C4<1>, C4<1>;
L_0x60000181c620 .functor AND 1, L_0x60000181c5b0, L_0x60000181b9c0, C4<1>, C4<1>;
L_0x60000181c690 .functor AND 1, L_0x60000181c620, L_0x60000181ba30, C4<1>, C4<1>;
L_0x60000181c700 .functor OR 1, L_0x60000181c540, L_0x60000181c690, C4<0>, C4<0>;
L_0x60000181c770 .functor AND 1, L_0x7fcf32d95258, L_0x60000181b8e0, C4<1>, C4<1>;
L_0x60000181c7e0 .functor AND 1, L_0x60000181c770, L_0x60000181b950, C4<1>, C4<1>;
L_0x60000181c850 .functor AND 1, L_0x60000181c7e0, L_0x60000181b9c0, C4<1>, C4<1>;
L_0x60000181c8c0 .functor AND 1, L_0x60000181c850, L_0x60000181ba30, C4<1>, C4<1>;
L_0x60000181c930 .functor OR 1, L_0x60000181c700, L_0x60000181c8c0, C4<0>, C4<0>;
L_0x60000181c9a0 .functor BUFZ 1, L_0x60000181c930, C4<0>, C4<0>, C4<0>;
L_0x60000181ca10 .functor XOR 1, L_0x60000181b8e0, L_0x7fcf32d95258, C4<0>, C4<0>;
L_0x60000181ca80 .functor XOR 1, L_0x60000181b950, L_0x60000181bcd0, C4<0>, C4<0>;
L_0x60000181caf0 .functor XOR 1, L_0x60000181b9c0, L_0x60000181bf70, C4<0>, C4<0>;
L_0x60000181cb60 .functor XOR 1, L_0x60000181ba30, L_0x60000181c310, C4<0>, C4<0>;
v0x600000335e60_0 .net "A", 3 0, L_0x60000056b340;  1 drivers
v0x600000335ef0_0 .net "B", 3 0, L_0x60000056b3e0;  1 drivers
v0x600000335f80_0 .net "C0", 0 0, L_0x60000181bcd0;  1 drivers
v0x600000336010_0 .net "C1", 0 0, L_0x60000181bf70;  1 drivers
v0x6000003360a0_0 .net "C2", 0 0, L_0x60000181c310;  1 drivers
v0x6000001dd0e0_0 .net "C3", 0 0, L_0x60000181c930;  1 drivers
v0x6000001dd170_0 .net "Cin", 0 0, L_0x7fcf32d95258;  alias, 1 drivers
v0x6000001dd200_0 .net "Cout", 0 0, L_0x60000181c9a0;  alias, 1 drivers
v0x6000001dd290_0 .net "G0", 0 0, L_0x60000181baa0;  1 drivers
v0x6000001dd320_0 .net "G1", 0 0, L_0x60000181bb10;  1 drivers
v0x6000001dd3b0_0 .net "G2", 0 0, L_0x60000181bbf0;  1 drivers
v0x6000001dd440_0 .net "G3", 0 0, L_0x60000181bb80;  1 drivers
v0x6000001dd4d0_0 .net "P0", 0 0, L_0x60000181b8e0;  1 drivers
v0x6000001dd560_0 .net "P1", 0 0, L_0x60000181b950;  1 drivers
v0x6000001dd5f0_0 .net "P2", 0 0, L_0x60000181b9c0;  1 drivers
v0x6000001dd680_0 .net "P3", 0 0, L_0x60000181ba30;  1 drivers
v0x6000001dd710_0 .net "Sum", 3 0, L_0x60000056b2a0;  1 drivers
v0x6000001dd7a0_0 .net *"_ivl_1", 0 0, L_0x60000056a8a0;  1 drivers
v0x6000001dd830_0 .net *"_ivl_100", 0 0, L_0x60000181c7e0;  1 drivers
v0x6000001dd8c0_0 .net *"_ivl_102", 0 0, L_0x60000181c850;  1 drivers
v0x6000001dd950_0 .net *"_ivl_104", 0 0, L_0x60000181c8c0;  1 drivers
v0x6000001dd9e0_0 .net *"_ivl_112", 0 0, L_0x60000181ca10;  1 drivers
v0x6000001dda70_0 .net *"_ivl_116", 0 0, L_0x60000181ca80;  1 drivers
v0x6000001ddb00_0 .net *"_ivl_120", 0 0, L_0x60000181caf0;  1 drivers
v0x6000001ddb90_0 .net *"_ivl_125", 0 0, L_0x60000181cb60;  1 drivers
v0x6000001ddc20_0 .net *"_ivl_13", 0 0, L_0x60000056ab20;  1 drivers
v0x6000001ddcb0_0 .net *"_ivl_15", 0 0, L_0x60000056abc0;  1 drivers
v0x6000001ddd40_0 .net *"_ivl_19", 0 0, L_0x60000056ac60;  1 drivers
v0x6000001dddd0_0 .net *"_ivl_21", 0 0, L_0x60000056ad00;  1 drivers
v0x6000001dde60_0 .net *"_ivl_25", 0 0, L_0x60000056ada0;  1 drivers
v0x6000001ddef0_0 .net *"_ivl_27", 0 0, L_0x60000056ae40;  1 drivers
v0x6000001ddf80_0 .net *"_ivl_3", 0 0, L_0x60000056a940;  1 drivers
v0x6000001de010_0 .net *"_ivl_31", 0 0, L_0x60000056aee0;  1 drivers
v0x6000001de0a0_0 .net *"_ivl_33", 0 0, L_0x60000056af80;  1 drivers
v0x6000001de130_0 .net *"_ivl_37", 0 0, L_0x60000056b020;  1 drivers
v0x6000001de1c0_0 .net *"_ivl_39", 0 0, L_0x60000056b0c0;  1 drivers
v0x6000001de250_0 .net *"_ivl_43", 0 0, L_0x60000056b160;  1 drivers
v0x6000001de2e0_0 .net *"_ivl_45", 0 0, L_0x60000056b200;  1 drivers
v0x6000001de370_0 .net *"_ivl_48", 0 0, L_0x60000181bc60;  1 drivers
v0x6000001de400_0 .net *"_ivl_52", 0 0, L_0x60000181bd40;  1 drivers
v0x6000001de490_0 .net *"_ivl_54", 0 0, L_0x60000181bdb0;  1 drivers
v0x6000001de520_0 .net *"_ivl_56", 0 0, L_0x60000181be20;  1 drivers
v0x6000001de5b0_0 .net *"_ivl_58", 0 0, L_0x60000181bf00;  1 drivers
v0x6000001de640_0 .net *"_ivl_62", 0 0, L_0x60000181be90;  1 drivers
v0x6000001de6d0_0 .net *"_ivl_64", 0 0, L_0x60000181c000;  1 drivers
v0x6000001de760_0 .net *"_ivl_66", 0 0, L_0x60000181c070;  1 drivers
v0x6000001de7f0_0 .net *"_ivl_68", 0 0, L_0x60000181c0e0;  1 drivers
v0x6000001de880_0 .net *"_ivl_7", 0 0, L_0x60000056a9e0;  1 drivers
v0x6000001de910_0 .net *"_ivl_70", 0 0, L_0x60000181c150;  1 drivers
v0x6000001de9a0_0 .net *"_ivl_72", 0 0, L_0x60000181c1c0;  1 drivers
v0x6000001dea30_0 .net *"_ivl_74", 0 0, L_0x60000181c230;  1 drivers
v0x6000001deac0_0 .net *"_ivl_76", 0 0, L_0x60000181c2a0;  1 drivers
v0x6000001deb50_0 .net *"_ivl_80", 0 0, L_0x60000181c380;  1 drivers
v0x6000001debe0_0 .net *"_ivl_82", 0 0, L_0x60000181c3f0;  1 drivers
v0x6000001dec70_0 .net *"_ivl_84", 0 0, L_0x60000181c460;  1 drivers
v0x6000001ded00_0 .net *"_ivl_86", 0 0, L_0x60000181c4d0;  1 drivers
v0x6000001ded90_0 .net *"_ivl_88", 0 0, L_0x60000181c540;  1 drivers
v0x6000001dee20_0 .net *"_ivl_9", 0 0, L_0x60000056aa80;  1 drivers
v0x6000001deeb0_0 .net *"_ivl_90", 0 0, L_0x60000181c5b0;  1 drivers
v0x6000001def40_0 .net *"_ivl_92", 0 0, L_0x60000181c620;  1 drivers
v0x6000001defd0_0 .net *"_ivl_94", 0 0, L_0x60000181c690;  1 drivers
v0x6000001df060_0 .net *"_ivl_96", 0 0, L_0x60000181c700;  1 drivers
v0x6000001df0f0_0 .net *"_ivl_98", 0 0, L_0x60000181c770;  1 drivers
L_0x60000056a8a0 .part L_0x60000056b340, 0, 1;
L_0x60000056a940 .part L_0x60000056b3e0, 0, 1;
L_0x60000056a9e0 .part L_0x60000056b340, 1, 1;
L_0x60000056aa80 .part L_0x60000056b3e0, 1, 1;
L_0x60000056ab20 .part L_0x60000056b340, 2, 1;
L_0x60000056abc0 .part L_0x60000056b3e0, 2, 1;
L_0x60000056ac60 .part L_0x60000056b340, 3, 1;
L_0x60000056ad00 .part L_0x60000056b3e0, 3, 1;
L_0x60000056ada0 .part L_0x60000056b340, 0, 1;
L_0x60000056ae40 .part L_0x60000056b3e0, 0, 1;
L_0x60000056aee0 .part L_0x60000056b340, 1, 1;
L_0x60000056af80 .part L_0x60000056b3e0, 1, 1;
L_0x60000056b020 .part L_0x60000056b340, 2, 1;
L_0x60000056b0c0 .part L_0x60000056b3e0, 2, 1;
L_0x60000056b160 .part L_0x60000056b340, 3, 1;
L_0x60000056b200 .part L_0x60000056b3e0, 3, 1;
L_0x60000056b2a0 .concat8 [ 1 1 1 1], L_0x60000181ca10, L_0x60000181ca80, L_0x60000181caf0, L_0x60000181cb60;
S_0x7fcf328053a0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf31d1aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000181cbd0 .functor XOR 1, L_0x60000056b480, L_0x60000056b520, C4<0>, C4<0>;
L_0x60000181cc40 .functor XOR 1, L_0x60000056b5c0, L_0x60000056b660, C4<0>, C4<0>;
L_0x60000181ccb0 .functor XOR 1, L_0x60000056b700, L_0x60000056b7a0, C4<0>, C4<0>;
L_0x60000181cd20 .functor XOR 1, L_0x60000056b840, L_0x60000056b8e0, C4<0>, C4<0>;
L_0x60000181cd90 .functor AND 1, L_0x60000056b980, L_0x60000056ba20, C4<1>, C4<1>;
L_0x60000181ce00 .functor AND 1, L_0x60000056bac0, L_0x60000056bb60, C4<1>, C4<1>;
L_0x60000181cee0 .functor AND 1, L_0x60000056bc00, L_0x60000056bca0, C4<1>, C4<1>;
L_0x60000181ce70 .functor AND 1, L_0x60000056bd40, L_0x60000056bde0, C4<1>, C4<1>;
L_0x60000181cf50 .functor AND 1, L_0x60000181c9a0, L_0x60000181cbd0, C4<1>, C4<1>;
L_0x60000181cfc0 .functor OR 1, L_0x60000181cd90, L_0x60000181cf50, C4<0>, C4<0>;
L_0x60000181d030 .functor AND 1, L_0x60000181cd90, L_0x60000181cc40, C4<1>, C4<1>;
L_0x60000181d0a0 .functor OR 1, L_0x60000181ce00, L_0x60000181d030, C4<0>, C4<0>;
L_0x60000181d110 .functor AND 1, L_0x60000181c9a0, L_0x60000181cbd0, C4<1>, C4<1>;
L_0x60000181d1f0 .functor AND 1, L_0x60000181d110, L_0x60000181cc40, C4<1>, C4<1>;
L_0x60000181d260 .functor OR 1, L_0x60000181d0a0, L_0x60000181d1f0, C4<0>, C4<0>;
L_0x60000181d180 .functor AND 1, L_0x60000181ce00, L_0x60000181ccb0, C4<1>, C4<1>;
L_0x60000181d2d0 .functor OR 1, L_0x60000181cee0, L_0x60000181d180, C4<0>, C4<0>;
L_0x60000181d340 .functor AND 1, L_0x60000181cd90, L_0x60000181cc40, C4<1>, C4<1>;
L_0x60000181d3b0 .functor AND 1, L_0x60000181d340, L_0x60000181ccb0, C4<1>, C4<1>;
L_0x60000181d420 .functor OR 1, L_0x60000181d2d0, L_0x60000181d3b0, C4<0>, C4<0>;
L_0x60000181d490 .functor AND 1, L_0x60000181c9a0, L_0x60000181cbd0, C4<1>, C4<1>;
L_0x60000181d500 .functor AND 1, L_0x60000181d490, L_0x60000181cc40, C4<1>, C4<1>;
L_0x60000181d570 .functor AND 1, L_0x60000181d500, L_0x60000181ccb0, C4<1>, C4<1>;
L_0x60000181d5e0 .functor OR 1, L_0x60000181d420, L_0x60000181d570, C4<0>, C4<0>;
L_0x60000181d650 .functor AND 1, L_0x60000181cee0, L_0x60000181cd20, C4<1>, C4<1>;
L_0x60000181d6c0 .functor OR 1, L_0x60000181ce70, L_0x60000181d650, C4<0>, C4<0>;
L_0x60000181d730 .functor AND 1, L_0x60000181ce00, L_0x60000181ccb0, C4<1>, C4<1>;
L_0x60000181d7a0 .functor AND 1, L_0x60000181d730, L_0x60000181cd20, C4<1>, C4<1>;
L_0x60000181d810 .functor OR 1, L_0x60000181d6c0, L_0x60000181d7a0, C4<0>, C4<0>;
L_0x60000181d880 .functor AND 1, L_0x60000181cd90, L_0x60000181cc40, C4<1>, C4<1>;
L_0x60000181d8f0 .functor AND 1, L_0x60000181d880, L_0x60000181ccb0, C4<1>, C4<1>;
L_0x60000181d960 .functor AND 1, L_0x60000181d8f0, L_0x60000181cd20, C4<1>, C4<1>;
L_0x60000181d9d0 .functor OR 1, L_0x60000181d810, L_0x60000181d960, C4<0>, C4<0>;
L_0x60000181da40 .functor AND 1, L_0x60000181c9a0, L_0x60000181cbd0, C4<1>, C4<1>;
L_0x60000181dab0 .functor AND 1, L_0x60000181da40, L_0x60000181cc40, C4<1>, C4<1>;
L_0x60000181db20 .functor AND 1, L_0x60000181dab0, L_0x60000181ccb0, C4<1>, C4<1>;
L_0x60000181db90 .functor AND 1, L_0x60000181db20, L_0x60000181cd20, C4<1>, C4<1>;
L_0x60000181dc00 .functor OR 1, L_0x60000181d9d0, L_0x60000181db90, C4<0>, C4<0>;
L_0x60000181dc70 .functor BUFZ 1, L_0x60000181dc00, C4<0>, C4<0>, C4<0>;
L_0x60000181dce0 .functor XOR 1, L_0x60000181cbd0, L_0x60000181c9a0, C4<0>, C4<0>;
L_0x60000181dd50 .functor XOR 1, L_0x60000181cc40, L_0x60000181cfc0, C4<0>, C4<0>;
L_0x60000181ddc0 .functor XOR 1, L_0x60000181ccb0, L_0x60000181d260, C4<0>, C4<0>;
L_0x60000181de30 .functor XOR 1, L_0x60000181cd20, L_0x60000181d5e0, C4<0>, C4<0>;
v0x6000001df180_0 .net "A", 3 0, L_0x60000056bf20;  1 drivers
v0x6000001df210_0 .net "B", 3 0, L_0x60000056c000;  1 drivers
v0x6000001df2a0_0 .net "C0", 0 0, L_0x60000181cfc0;  1 drivers
v0x6000001df330_0 .net "C1", 0 0, L_0x60000181d260;  1 drivers
v0x6000001df3c0_0 .net "C2", 0 0, L_0x60000181d5e0;  1 drivers
v0x6000001df450_0 .net "C3", 0 0, L_0x60000181dc00;  1 drivers
v0x6000001df4e0_0 .net "Cin", 0 0, L_0x60000181c9a0;  alias, 1 drivers
v0x6000001df570_0 .net "Cout", 0 0, L_0x60000181dc70;  alias, 1 drivers
v0x6000001df600_0 .net "G0", 0 0, L_0x60000181cd90;  1 drivers
v0x6000001df690_0 .net "G1", 0 0, L_0x60000181ce00;  1 drivers
v0x6000001df720_0 .net "G2", 0 0, L_0x60000181cee0;  1 drivers
v0x6000001df7b0_0 .net "G3", 0 0, L_0x60000181ce70;  1 drivers
v0x6000001df840_0 .net "P0", 0 0, L_0x60000181cbd0;  1 drivers
v0x6000001df8d0_0 .net "P1", 0 0, L_0x60000181cc40;  1 drivers
v0x6000001df960_0 .net "P2", 0 0, L_0x60000181ccb0;  1 drivers
v0x6000001df9f0_0 .net "P3", 0 0, L_0x60000181cd20;  1 drivers
v0x6000001dfa80_0 .net "Sum", 3 0, L_0x60000056be80;  1 drivers
v0x6000001dfb10_0 .net *"_ivl_1", 0 0, L_0x60000056b480;  1 drivers
v0x6000001dfba0_0 .net *"_ivl_100", 0 0, L_0x60000181dab0;  1 drivers
v0x6000001dfc30_0 .net *"_ivl_102", 0 0, L_0x60000181db20;  1 drivers
v0x6000001dfcc0_0 .net *"_ivl_104", 0 0, L_0x60000181db90;  1 drivers
v0x6000001dfd50_0 .net *"_ivl_112", 0 0, L_0x60000181dce0;  1 drivers
v0x6000001dfde0_0 .net *"_ivl_116", 0 0, L_0x60000181dd50;  1 drivers
v0x6000001dfe70_0 .net *"_ivl_120", 0 0, L_0x60000181ddc0;  1 drivers
v0x6000001dff00_0 .net *"_ivl_125", 0 0, L_0x60000181de30;  1 drivers
v0x600000308000_0 .net *"_ivl_13", 0 0, L_0x60000056b700;  1 drivers
v0x600000308090_0 .net *"_ivl_15", 0 0, L_0x60000056b7a0;  1 drivers
v0x600000308120_0 .net *"_ivl_19", 0 0, L_0x60000056b840;  1 drivers
v0x6000003081b0_0 .net *"_ivl_21", 0 0, L_0x60000056b8e0;  1 drivers
v0x600000308240_0 .net *"_ivl_25", 0 0, L_0x60000056b980;  1 drivers
v0x6000003082d0_0 .net *"_ivl_27", 0 0, L_0x60000056ba20;  1 drivers
v0x600000308360_0 .net *"_ivl_3", 0 0, L_0x60000056b520;  1 drivers
v0x6000003083f0_0 .net *"_ivl_31", 0 0, L_0x60000056bac0;  1 drivers
v0x600000308480_0 .net *"_ivl_33", 0 0, L_0x60000056bb60;  1 drivers
v0x600000308510_0 .net *"_ivl_37", 0 0, L_0x60000056bc00;  1 drivers
v0x6000003085a0_0 .net *"_ivl_39", 0 0, L_0x60000056bca0;  1 drivers
v0x600000308630_0 .net *"_ivl_43", 0 0, L_0x60000056bd40;  1 drivers
v0x6000003086c0_0 .net *"_ivl_45", 0 0, L_0x60000056bde0;  1 drivers
v0x600000308750_0 .net *"_ivl_48", 0 0, L_0x60000181cf50;  1 drivers
v0x6000003087e0_0 .net *"_ivl_52", 0 0, L_0x60000181d030;  1 drivers
v0x600000308870_0 .net *"_ivl_54", 0 0, L_0x60000181d0a0;  1 drivers
v0x600000308900_0 .net *"_ivl_56", 0 0, L_0x60000181d110;  1 drivers
v0x600000308990_0 .net *"_ivl_58", 0 0, L_0x60000181d1f0;  1 drivers
v0x600000308a20_0 .net *"_ivl_62", 0 0, L_0x60000181d180;  1 drivers
v0x600000308ab0_0 .net *"_ivl_64", 0 0, L_0x60000181d2d0;  1 drivers
v0x600000308b40_0 .net *"_ivl_66", 0 0, L_0x60000181d340;  1 drivers
v0x600000308bd0_0 .net *"_ivl_68", 0 0, L_0x60000181d3b0;  1 drivers
v0x600000308c60_0 .net *"_ivl_7", 0 0, L_0x60000056b5c0;  1 drivers
v0x600000308cf0_0 .net *"_ivl_70", 0 0, L_0x60000181d420;  1 drivers
v0x600000308d80_0 .net *"_ivl_72", 0 0, L_0x60000181d490;  1 drivers
v0x600000308e10_0 .net *"_ivl_74", 0 0, L_0x60000181d500;  1 drivers
v0x600000308ea0_0 .net *"_ivl_76", 0 0, L_0x60000181d570;  1 drivers
v0x600000308f30_0 .net *"_ivl_80", 0 0, L_0x60000181d650;  1 drivers
v0x600000308fc0_0 .net *"_ivl_82", 0 0, L_0x60000181d6c0;  1 drivers
v0x600000309050_0 .net *"_ivl_84", 0 0, L_0x60000181d730;  1 drivers
v0x6000003090e0_0 .net *"_ivl_86", 0 0, L_0x60000181d7a0;  1 drivers
v0x600000309170_0 .net *"_ivl_88", 0 0, L_0x60000181d810;  1 drivers
v0x600000309200_0 .net *"_ivl_9", 0 0, L_0x60000056b660;  1 drivers
v0x600000309290_0 .net *"_ivl_90", 0 0, L_0x60000181d880;  1 drivers
v0x600000309320_0 .net *"_ivl_92", 0 0, L_0x60000181d8f0;  1 drivers
v0x6000003093b0_0 .net *"_ivl_94", 0 0, L_0x60000181d960;  1 drivers
v0x600000309440_0 .net *"_ivl_96", 0 0, L_0x60000181d9d0;  1 drivers
v0x6000003094d0_0 .net *"_ivl_98", 0 0, L_0x60000181da40;  1 drivers
L_0x60000056b480 .part L_0x60000056bf20, 0, 1;
L_0x60000056b520 .part L_0x60000056c000, 0, 1;
L_0x60000056b5c0 .part L_0x60000056bf20, 1, 1;
L_0x60000056b660 .part L_0x60000056c000, 1, 1;
L_0x60000056b700 .part L_0x60000056bf20, 2, 1;
L_0x60000056b7a0 .part L_0x60000056c000, 2, 1;
L_0x60000056b840 .part L_0x60000056bf20, 3, 1;
L_0x60000056b8e0 .part L_0x60000056c000, 3, 1;
L_0x60000056b980 .part L_0x60000056bf20, 0, 1;
L_0x60000056ba20 .part L_0x60000056c000, 0, 1;
L_0x60000056bac0 .part L_0x60000056bf20, 1, 1;
L_0x60000056bb60 .part L_0x60000056c000, 1, 1;
L_0x60000056bc00 .part L_0x60000056bf20, 2, 1;
L_0x60000056bca0 .part L_0x60000056c000, 2, 1;
L_0x60000056bd40 .part L_0x60000056bf20, 3, 1;
L_0x60000056bde0 .part L_0x60000056c000, 3, 1;
L_0x60000056be80 .concat8 [ 1 1 1 1], L_0x60000181dce0, L_0x60000181dd50, L_0x60000181ddc0, L_0x60000181de30;
S_0x7fcf32805710 .scope module, "CLA8_1" "CLA_8bit" 11 30, 12 1 0, S_0x7fcf31d1a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000034d440_0 .net "A", 7 0, L_0x60000056f480;  alias, 1 drivers
v0x60000034d4d0_0 .net "B", 7 0, L_0x60000056f520;  alias, 1 drivers
v0x60000034d560_0 .net "C0", 0 0, L_0x60000181ef40;  1 drivers
L_0x7fcf32d952a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000034d5f0_0 .net "Cin", 0 0, L_0x7fcf32d952a0;  1 drivers
v0x60000034d680_0 .net "Cout", 0 0, L_0x600001810230;  alias, 1 drivers
v0x60000034d710_0 .net "Sum", 7 0, L_0x60000056d900;  alias, 1 drivers
L_0x60000056cbe0 .part L_0x60000056f480, 0, 4;
L_0x60000056cc80 .part L_0x60000056f520, 0, 4;
L_0x60000056d7c0 .part L_0x60000056f480, 4, 4;
L_0x60000056d860 .part L_0x60000056f520, 4, 4;
L_0x60000056d900 .concat8 [ 4 4 0 0], L_0x60000056cb40, L_0x60000056d720;
S_0x7fcf32805880 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf32805710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000181dea0 .functor XOR 1, L_0x60000056c140, L_0x60000056c1e0, C4<0>, C4<0>;
L_0x60000181df10 .functor XOR 1, L_0x60000056c280, L_0x60000056c320, C4<0>, C4<0>;
L_0x60000181df80 .functor XOR 1, L_0x60000056c3c0, L_0x60000056c460, C4<0>, C4<0>;
L_0x60000181dff0 .functor XOR 1, L_0x60000056c500, L_0x60000056c5a0, C4<0>, C4<0>;
L_0x60000181e060 .functor AND 1, L_0x60000056c640, L_0x60000056c6e0, C4<1>, C4<1>;
L_0x60000181e0d0 .functor AND 1, L_0x60000056c780, L_0x60000056c820, C4<1>, C4<1>;
L_0x60000181e1b0 .functor AND 1, L_0x60000056c8c0, L_0x60000056c960, C4<1>, C4<1>;
L_0x60000181e140 .functor AND 1, L_0x60000056ca00, L_0x60000056caa0, C4<1>, C4<1>;
L_0x60000181e220 .functor AND 1, L_0x7fcf32d952a0, L_0x60000181dea0, C4<1>, C4<1>;
L_0x60000181e290 .functor OR 1, L_0x60000181e060, L_0x60000181e220, C4<0>, C4<0>;
L_0x60000181e300 .functor AND 1, L_0x60000181e060, L_0x60000181df10, C4<1>, C4<1>;
L_0x60000181e370 .functor OR 1, L_0x60000181e0d0, L_0x60000181e300, C4<0>, C4<0>;
L_0x60000181e3e0 .functor AND 1, L_0x7fcf32d952a0, L_0x60000181dea0, C4<1>, C4<1>;
L_0x60000181e4c0 .functor AND 1, L_0x60000181e3e0, L_0x60000181df10, C4<1>, C4<1>;
L_0x60000181e530 .functor OR 1, L_0x60000181e370, L_0x60000181e4c0, C4<0>, C4<0>;
L_0x60000181e450 .functor AND 1, L_0x60000181e0d0, L_0x60000181df80, C4<1>, C4<1>;
L_0x60000181e5a0 .functor OR 1, L_0x60000181e1b0, L_0x60000181e450, C4<0>, C4<0>;
L_0x60000181e610 .functor AND 1, L_0x60000181e060, L_0x60000181df10, C4<1>, C4<1>;
L_0x60000181e680 .functor AND 1, L_0x60000181e610, L_0x60000181df80, C4<1>, C4<1>;
L_0x60000181e6f0 .functor OR 1, L_0x60000181e5a0, L_0x60000181e680, C4<0>, C4<0>;
L_0x60000181e760 .functor AND 1, L_0x7fcf32d952a0, L_0x60000181dea0, C4<1>, C4<1>;
L_0x60000181e7d0 .functor AND 1, L_0x60000181e760, L_0x60000181df10, C4<1>, C4<1>;
L_0x60000181e840 .functor AND 1, L_0x60000181e7d0, L_0x60000181df80, C4<1>, C4<1>;
L_0x60000181e8b0 .functor OR 1, L_0x60000181e6f0, L_0x60000181e840, C4<0>, C4<0>;
L_0x60000181e920 .functor AND 1, L_0x60000181e1b0, L_0x60000181dff0, C4<1>, C4<1>;
L_0x60000181e990 .functor OR 1, L_0x60000181e140, L_0x60000181e920, C4<0>, C4<0>;
L_0x60000181ea00 .functor AND 1, L_0x60000181e0d0, L_0x60000181df80, C4<1>, C4<1>;
L_0x60000181ea70 .functor AND 1, L_0x60000181ea00, L_0x60000181dff0, C4<1>, C4<1>;
L_0x60000181eae0 .functor OR 1, L_0x60000181e990, L_0x60000181ea70, C4<0>, C4<0>;
L_0x60000181eb50 .functor AND 1, L_0x60000181e060, L_0x60000181df10, C4<1>, C4<1>;
L_0x60000181ebc0 .functor AND 1, L_0x60000181eb50, L_0x60000181df80, C4<1>, C4<1>;
L_0x60000181ec30 .functor AND 1, L_0x60000181ebc0, L_0x60000181dff0, C4<1>, C4<1>;
L_0x60000181eca0 .functor OR 1, L_0x60000181eae0, L_0x60000181ec30, C4<0>, C4<0>;
L_0x60000181ed10 .functor AND 1, L_0x7fcf32d952a0, L_0x60000181dea0, C4<1>, C4<1>;
L_0x60000181ed80 .functor AND 1, L_0x60000181ed10, L_0x60000181df10, C4<1>, C4<1>;
L_0x60000181edf0 .functor AND 1, L_0x60000181ed80, L_0x60000181df80, C4<1>, C4<1>;
L_0x60000181ee60 .functor AND 1, L_0x60000181edf0, L_0x60000181dff0, C4<1>, C4<1>;
L_0x60000181eed0 .functor OR 1, L_0x60000181eca0, L_0x60000181ee60, C4<0>, C4<0>;
L_0x60000181ef40 .functor BUFZ 1, L_0x60000181eed0, C4<0>, C4<0>, C4<0>;
L_0x60000181efb0 .functor XOR 1, L_0x60000181dea0, L_0x7fcf32d952a0, C4<0>, C4<0>;
L_0x60000181f020 .functor XOR 1, L_0x60000181df10, L_0x60000181e290, C4<0>, C4<0>;
L_0x60000181f090 .functor XOR 1, L_0x60000181df80, L_0x60000181e530, C4<0>, C4<0>;
L_0x60000181f100 .functor XOR 1, L_0x60000181dff0, L_0x60000181e8b0, C4<0>, C4<0>;
v0x6000003098c0_0 .net "A", 3 0, L_0x60000056cbe0;  1 drivers
v0x600000309950_0 .net "B", 3 0, L_0x60000056cc80;  1 drivers
v0x6000003099e0_0 .net "C0", 0 0, L_0x60000181e290;  1 drivers
v0x600000309a70_0 .net "C1", 0 0, L_0x60000181e530;  1 drivers
v0x600000309b00_0 .net "C2", 0 0, L_0x60000181e8b0;  1 drivers
v0x600000309b90_0 .net "C3", 0 0, L_0x60000181eed0;  1 drivers
v0x600000309c20_0 .net "Cin", 0 0, L_0x7fcf32d952a0;  alias, 1 drivers
v0x600000309cb0_0 .net "Cout", 0 0, L_0x60000181ef40;  alias, 1 drivers
v0x600000309d40_0 .net "G0", 0 0, L_0x60000181e060;  1 drivers
v0x600000309dd0_0 .net "G1", 0 0, L_0x60000181e0d0;  1 drivers
v0x60000034a0a0_0 .net "G2", 0 0, L_0x60000181e1b0;  1 drivers
v0x60000034a130_0 .net "G3", 0 0, L_0x60000181e140;  1 drivers
v0x60000034a1c0_0 .net "P0", 0 0, L_0x60000181dea0;  1 drivers
v0x60000034a250_0 .net "P1", 0 0, L_0x60000181df10;  1 drivers
v0x60000034a2e0_0 .net "P2", 0 0, L_0x60000181df80;  1 drivers
v0x60000034a370_0 .net "P3", 0 0, L_0x60000181dff0;  1 drivers
v0x60000034a400_0 .net "Sum", 3 0, L_0x60000056cb40;  1 drivers
v0x60000034a490_0 .net *"_ivl_1", 0 0, L_0x60000056c140;  1 drivers
v0x60000034a520_0 .net *"_ivl_100", 0 0, L_0x60000181ed80;  1 drivers
v0x60000034a5b0_0 .net *"_ivl_102", 0 0, L_0x60000181edf0;  1 drivers
v0x60000034a640_0 .net *"_ivl_104", 0 0, L_0x60000181ee60;  1 drivers
v0x60000034a6d0_0 .net *"_ivl_112", 0 0, L_0x60000181efb0;  1 drivers
v0x60000034a760_0 .net *"_ivl_116", 0 0, L_0x60000181f020;  1 drivers
v0x60000034a7f0_0 .net *"_ivl_120", 0 0, L_0x60000181f090;  1 drivers
v0x60000034a880_0 .net *"_ivl_125", 0 0, L_0x60000181f100;  1 drivers
v0x60000034a910_0 .net *"_ivl_13", 0 0, L_0x60000056c3c0;  1 drivers
v0x60000034a9a0_0 .net *"_ivl_15", 0 0, L_0x60000056c460;  1 drivers
v0x60000034aa30_0 .net *"_ivl_19", 0 0, L_0x60000056c500;  1 drivers
v0x60000034aac0_0 .net *"_ivl_21", 0 0, L_0x60000056c5a0;  1 drivers
v0x60000034ab50_0 .net *"_ivl_25", 0 0, L_0x60000056c640;  1 drivers
v0x60000034abe0_0 .net *"_ivl_27", 0 0, L_0x60000056c6e0;  1 drivers
v0x60000034ac70_0 .net *"_ivl_3", 0 0, L_0x60000056c1e0;  1 drivers
v0x60000034ad00_0 .net *"_ivl_31", 0 0, L_0x60000056c780;  1 drivers
v0x60000034ad90_0 .net *"_ivl_33", 0 0, L_0x60000056c820;  1 drivers
v0x60000034ae20_0 .net *"_ivl_37", 0 0, L_0x60000056c8c0;  1 drivers
v0x60000034aeb0_0 .net *"_ivl_39", 0 0, L_0x60000056c960;  1 drivers
v0x60000034af40_0 .net *"_ivl_43", 0 0, L_0x60000056ca00;  1 drivers
v0x60000034afd0_0 .net *"_ivl_45", 0 0, L_0x60000056caa0;  1 drivers
v0x60000034b060_0 .net *"_ivl_48", 0 0, L_0x60000181e220;  1 drivers
v0x60000034b0f0_0 .net *"_ivl_52", 0 0, L_0x60000181e300;  1 drivers
v0x60000034b180_0 .net *"_ivl_54", 0 0, L_0x60000181e370;  1 drivers
v0x60000034b210_0 .net *"_ivl_56", 0 0, L_0x60000181e3e0;  1 drivers
v0x60000034b2a0_0 .net *"_ivl_58", 0 0, L_0x60000181e4c0;  1 drivers
v0x60000034b330_0 .net *"_ivl_62", 0 0, L_0x60000181e450;  1 drivers
v0x60000034b3c0_0 .net *"_ivl_64", 0 0, L_0x60000181e5a0;  1 drivers
v0x60000034b450_0 .net *"_ivl_66", 0 0, L_0x60000181e610;  1 drivers
v0x60000034b4e0_0 .net *"_ivl_68", 0 0, L_0x60000181e680;  1 drivers
v0x60000034b570_0 .net *"_ivl_7", 0 0, L_0x60000056c280;  1 drivers
v0x60000034b600_0 .net *"_ivl_70", 0 0, L_0x60000181e6f0;  1 drivers
v0x60000034b690_0 .net *"_ivl_72", 0 0, L_0x60000181e760;  1 drivers
v0x60000034b720_0 .net *"_ivl_74", 0 0, L_0x60000181e7d0;  1 drivers
v0x60000034b7b0_0 .net *"_ivl_76", 0 0, L_0x60000181e840;  1 drivers
v0x60000034b840_0 .net *"_ivl_80", 0 0, L_0x60000181e920;  1 drivers
v0x60000034b8d0_0 .net *"_ivl_82", 0 0, L_0x60000181e990;  1 drivers
v0x60000034b960_0 .net *"_ivl_84", 0 0, L_0x60000181ea00;  1 drivers
v0x60000034b9f0_0 .net *"_ivl_86", 0 0, L_0x60000181ea70;  1 drivers
v0x60000034ba80_0 .net *"_ivl_88", 0 0, L_0x60000181eae0;  1 drivers
v0x60000034bb10_0 .net *"_ivl_9", 0 0, L_0x60000056c320;  1 drivers
v0x60000034bba0_0 .net *"_ivl_90", 0 0, L_0x60000181eb50;  1 drivers
v0x60000034bc30_0 .net *"_ivl_92", 0 0, L_0x60000181ebc0;  1 drivers
v0x60000034bcc0_0 .net *"_ivl_94", 0 0, L_0x60000181ec30;  1 drivers
v0x60000034bd50_0 .net *"_ivl_96", 0 0, L_0x60000181eca0;  1 drivers
v0x60000034bde0_0 .net *"_ivl_98", 0 0, L_0x60000181ed10;  1 drivers
L_0x60000056c140 .part L_0x60000056cbe0, 0, 1;
L_0x60000056c1e0 .part L_0x60000056cc80, 0, 1;
L_0x60000056c280 .part L_0x60000056cbe0, 1, 1;
L_0x60000056c320 .part L_0x60000056cc80, 1, 1;
L_0x60000056c3c0 .part L_0x60000056cbe0, 2, 1;
L_0x60000056c460 .part L_0x60000056cc80, 2, 1;
L_0x60000056c500 .part L_0x60000056cbe0, 3, 1;
L_0x60000056c5a0 .part L_0x60000056cc80, 3, 1;
L_0x60000056c640 .part L_0x60000056cbe0, 0, 1;
L_0x60000056c6e0 .part L_0x60000056cc80, 0, 1;
L_0x60000056c780 .part L_0x60000056cbe0, 1, 1;
L_0x60000056c820 .part L_0x60000056cc80, 1, 1;
L_0x60000056c8c0 .part L_0x60000056cbe0, 2, 1;
L_0x60000056c960 .part L_0x60000056cc80, 2, 1;
L_0x60000056ca00 .part L_0x60000056cbe0, 3, 1;
L_0x60000056caa0 .part L_0x60000056cc80, 3, 1;
L_0x60000056cb40 .concat8 [ 1 1 1 1], L_0x60000181efb0, L_0x60000181f020, L_0x60000181f090, L_0x60000181f100;
S_0x7fcf32a525a0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf32805710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000181f170 .functor XOR 1, L_0x60000056cd20, L_0x60000056cdc0, C4<0>, C4<0>;
L_0x60000181f1e0 .functor XOR 1, L_0x60000056ce60, L_0x60000056cf00, C4<0>, C4<0>;
L_0x60000181f250 .functor XOR 1, L_0x60000056cfa0, L_0x60000056d040, C4<0>, C4<0>;
L_0x60000181f2c0 .functor XOR 1, L_0x60000056d0e0, L_0x60000056d180, C4<0>, C4<0>;
L_0x60000181f330 .functor AND 1, L_0x60000056d220, L_0x60000056d2c0, C4<1>, C4<1>;
L_0x60000181f3a0 .functor AND 1, L_0x60000056d360, L_0x60000056d400, C4<1>, C4<1>;
L_0x60000181f480 .functor AND 1, L_0x60000056d4a0, L_0x60000056d540, C4<1>, C4<1>;
L_0x60000181f410 .functor AND 1, L_0x60000056d5e0, L_0x60000056d680, C4<1>, C4<1>;
L_0x60000181f4f0 .functor AND 1, L_0x60000181ef40, L_0x60000181f170, C4<1>, C4<1>;
L_0x60000181f560 .functor OR 1, L_0x60000181f330, L_0x60000181f4f0, C4<0>, C4<0>;
L_0x60000181f5d0 .functor AND 1, L_0x60000181f330, L_0x60000181f1e0, C4<1>, C4<1>;
L_0x60000181f640 .functor OR 1, L_0x60000181f3a0, L_0x60000181f5d0, C4<0>, C4<0>;
L_0x60000181f6b0 .functor AND 1, L_0x60000181ef40, L_0x60000181f170, C4<1>, C4<1>;
L_0x60000181f790 .functor AND 1, L_0x60000181f6b0, L_0x60000181f1e0, C4<1>, C4<1>;
L_0x60000181f800 .functor OR 1, L_0x60000181f640, L_0x60000181f790, C4<0>, C4<0>;
L_0x60000181f720 .functor AND 1, L_0x60000181f3a0, L_0x60000181f250, C4<1>, C4<1>;
L_0x60000181f870 .functor OR 1, L_0x60000181f480, L_0x60000181f720, C4<0>, C4<0>;
L_0x60000181f8e0 .functor AND 1, L_0x60000181f330, L_0x60000181f1e0, C4<1>, C4<1>;
L_0x60000181f950 .functor AND 1, L_0x60000181f8e0, L_0x60000181f250, C4<1>, C4<1>;
L_0x60000181f9c0 .functor OR 1, L_0x60000181f870, L_0x60000181f950, C4<0>, C4<0>;
L_0x60000181fa30 .functor AND 1, L_0x60000181ef40, L_0x60000181f170, C4<1>, C4<1>;
L_0x60000181faa0 .functor AND 1, L_0x60000181fa30, L_0x60000181f1e0, C4<1>, C4<1>;
L_0x60000181fb10 .functor AND 1, L_0x60000181faa0, L_0x60000181f250, C4<1>, C4<1>;
L_0x60000181fb80 .functor OR 1, L_0x60000181f9c0, L_0x60000181fb10, C4<0>, C4<0>;
L_0x60000181fbf0 .functor AND 1, L_0x60000181f480, L_0x60000181f2c0, C4<1>, C4<1>;
L_0x60000181fc60 .functor OR 1, L_0x60000181f410, L_0x60000181fbf0, C4<0>, C4<0>;
L_0x60000181fcd0 .functor AND 1, L_0x60000181f3a0, L_0x60000181f250, C4<1>, C4<1>;
L_0x60000181fd40 .functor AND 1, L_0x60000181fcd0, L_0x60000181f2c0, C4<1>, C4<1>;
L_0x60000181fdb0 .functor OR 1, L_0x60000181fc60, L_0x60000181fd40, C4<0>, C4<0>;
L_0x60000181fe20 .functor AND 1, L_0x60000181f330, L_0x60000181f1e0, C4<1>, C4<1>;
L_0x60000181fe90 .functor AND 1, L_0x60000181fe20, L_0x60000181f250, C4<1>, C4<1>;
L_0x60000181ff00 .functor AND 1, L_0x60000181fe90, L_0x60000181f2c0, C4<1>, C4<1>;
L_0x60000181ff70 .functor OR 1, L_0x60000181fdb0, L_0x60000181ff00, C4<0>, C4<0>;
L_0x600001810000 .functor AND 1, L_0x60000181ef40, L_0x60000181f170, C4<1>, C4<1>;
L_0x600001810070 .functor AND 1, L_0x600001810000, L_0x60000181f1e0, C4<1>, C4<1>;
L_0x6000018100e0 .functor AND 1, L_0x600001810070, L_0x60000181f250, C4<1>, C4<1>;
L_0x600001810150 .functor AND 1, L_0x6000018100e0, L_0x60000181f2c0, C4<1>, C4<1>;
L_0x6000018101c0 .functor OR 1, L_0x60000181ff70, L_0x600001810150, C4<0>, C4<0>;
L_0x600001810230 .functor BUFZ 1, L_0x6000018101c0, C4<0>, C4<0>, C4<0>;
L_0x6000018102a0 .functor XOR 1, L_0x60000181f170, L_0x60000181ef40, C4<0>, C4<0>;
L_0x600001810310 .functor XOR 1, L_0x60000181f1e0, L_0x60000181f560, C4<0>, C4<0>;
L_0x600001810380 .functor XOR 1, L_0x60000181f250, L_0x60000181f800, C4<0>, C4<0>;
L_0x6000018103f0 .functor XOR 1, L_0x60000181f2c0, L_0x60000181fb80, C4<0>, C4<0>;
v0x60000034be70_0 .net "A", 3 0, L_0x60000056d7c0;  1 drivers
v0x60000034bf00_0 .net "B", 3 0, L_0x60000056d860;  1 drivers
v0x60000030c000_0 .net "C0", 0 0, L_0x60000181f560;  1 drivers
v0x60000030c090_0 .net "C1", 0 0, L_0x60000181f800;  1 drivers
v0x60000030c120_0 .net "C2", 0 0, L_0x60000181fb80;  1 drivers
v0x60000030c1b0_0 .net "C3", 0 0, L_0x6000018101c0;  1 drivers
v0x60000030c240_0 .net "Cin", 0 0, L_0x60000181ef40;  alias, 1 drivers
v0x60000030c2d0_0 .net "Cout", 0 0, L_0x600001810230;  alias, 1 drivers
v0x60000030c360_0 .net "G0", 0 0, L_0x60000181f330;  1 drivers
v0x60000030c3f0_0 .net "G1", 0 0, L_0x60000181f3a0;  1 drivers
v0x60000030c480_0 .net "G2", 0 0, L_0x60000181f480;  1 drivers
v0x60000030c510_0 .net "G3", 0 0, L_0x60000181f410;  1 drivers
v0x60000030c5a0_0 .net "P0", 0 0, L_0x60000181f170;  1 drivers
v0x60000030c630_0 .net "P1", 0 0, L_0x60000181f1e0;  1 drivers
v0x60000030c6c0_0 .net "P2", 0 0, L_0x60000181f250;  1 drivers
v0x60000030c750_0 .net "P3", 0 0, L_0x60000181f2c0;  1 drivers
v0x60000030c7e0_0 .net "Sum", 3 0, L_0x60000056d720;  1 drivers
v0x60000030c870_0 .net *"_ivl_1", 0 0, L_0x60000056cd20;  1 drivers
v0x60000030c900_0 .net *"_ivl_100", 0 0, L_0x600001810070;  1 drivers
v0x60000030c990_0 .net *"_ivl_102", 0 0, L_0x6000018100e0;  1 drivers
v0x60000030ca20_0 .net *"_ivl_104", 0 0, L_0x600001810150;  1 drivers
v0x60000030cab0_0 .net *"_ivl_112", 0 0, L_0x6000018102a0;  1 drivers
v0x60000030cb40_0 .net *"_ivl_116", 0 0, L_0x600001810310;  1 drivers
v0x60000030cbd0_0 .net *"_ivl_120", 0 0, L_0x600001810380;  1 drivers
v0x60000030cc60_0 .net *"_ivl_125", 0 0, L_0x6000018103f0;  1 drivers
v0x60000030ccf0_0 .net *"_ivl_13", 0 0, L_0x60000056cfa0;  1 drivers
v0x60000030cd80_0 .net *"_ivl_15", 0 0, L_0x60000056d040;  1 drivers
v0x60000030ce10_0 .net *"_ivl_19", 0 0, L_0x60000056d0e0;  1 drivers
v0x60000030cea0_0 .net *"_ivl_21", 0 0, L_0x60000056d180;  1 drivers
v0x60000030cf30_0 .net *"_ivl_25", 0 0, L_0x60000056d220;  1 drivers
v0x60000030cfc0_0 .net *"_ivl_27", 0 0, L_0x60000056d2c0;  1 drivers
v0x60000030d050_0 .net *"_ivl_3", 0 0, L_0x60000056cdc0;  1 drivers
v0x60000030d0e0_0 .net *"_ivl_31", 0 0, L_0x60000056d360;  1 drivers
v0x60000030d170_0 .net *"_ivl_33", 0 0, L_0x60000056d400;  1 drivers
v0x60000030d200_0 .net *"_ivl_37", 0 0, L_0x60000056d4a0;  1 drivers
v0x60000037aeb0_0 .net *"_ivl_39", 0 0, L_0x60000056d540;  1 drivers
v0x60000034c510_0 .net *"_ivl_43", 0 0, L_0x60000056d5e0;  1 drivers
v0x60000034c5a0_0 .net *"_ivl_45", 0 0, L_0x60000056d680;  1 drivers
v0x60000034c630_0 .net *"_ivl_48", 0 0, L_0x60000181f4f0;  1 drivers
v0x60000034c6c0_0 .net *"_ivl_52", 0 0, L_0x60000181f5d0;  1 drivers
v0x60000034c750_0 .net *"_ivl_54", 0 0, L_0x60000181f640;  1 drivers
v0x60000034c7e0_0 .net *"_ivl_56", 0 0, L_0x60000181f6b0;  1 drivers
v0x60000034c870_0 .net *"_ivl_58", 0 0, L_0x60000181f790;  1 drivers
v0x60000034c900_0 .net *"_ivl_62", 0 0, L_0x60000181f720;  1 drivers
v0x60000034c990_0 .net *"_ivl_64", 0 0, L_0x60000181f870;  1 drivers
v0x60000034ca20_0 .net *"_ivl_66", 0 0, L_0x60000181f8e0;  1 drivers
v0x60000034cab0_0 .net *"_ivl_68", 0 0, L_0x60000181f950;  1 drivers
v0x60000034cb40_0 .net *"_ivl_7", 0 0, L_0x60000056ce60;  1 drivers
v0x60000034cbd0_0 .net *"_ivl_70", 0 0, L_0x60000181f9c0;  1 drivers
v0x60000034cc60_0 .net *"_ivl_72", 0 0, L_0x60000181fa30;  1 drivers
v0x60000034ccf0_0 .net *"_ivl_74", 0 0, L_0x60000181faa0;  1 drivers
v0x60000034cd80_0 .net *"_ivl_76", 0 0, L_0x60000181fb10;  1 drivers
v0x60000034ce10_0 .net *"_ivl_80", 0 0, L_0x60000181fbf0;  1 drivers
v0x60000034cea0_0 .net *"_ivl_82", 0 0, L_0x60000181fc60;  1 drivers
v0x60000034cf30_0 .net *"_ivl_84", 0 0, L_0x60000181fcd0;  1 drivers
v0x60000034cfc0_0 .net *"_ivl_86", 0 0, L_0x60000181fd40;  1 drivers
v0x60000034d050_0 .net *"_ivl_88", 0 0, L_0x60000181fdb0;  1 drivers
v0x60000034d0e0_0 .net *"_ivl_9", 0 0, L_0x60000056cf00;  1 drivers
v0x60000034d170_0 .net *"_ivl_90", 0 0, L_0x60000181fe20;  1 drivers
v0x60000034d200_0 .net *"_ivl_92", 0 0, L_0x60000181fe90;  1 drivers
v0x60000034d290_0 .net *"_ivl_94", 0 0, L_0x60000181ff00;  1 drivers
v0x60000034d320_0 .net *"_ivl_96", 0 0, L_0x60000181ff70;  1 drivers
v0x60000034d3b0_0 .net *"_ivl_98", 0 0, L_0x600001810000;  1 drivers
L_0x60000056cd20 .part L_0x60000056d7c0, 0, 1;
L_0x60000056cdc0 .part L_0x60000056d860, 0, 1;
L_0x60000056ce60 .part L_0x60000056d7c0, 1, 1;
L_0x60000056cf00 .part L_0x60000056d860, 1, 1;
L_0x60000056cfa0 .part L_0x60000056d7c0, 2, 1;
L_0x60000056d040 .part L_0x60000056d860, 2, 1;
L_0x60000056d0e0 .part L_0x60000056d7c0, 3, 1;
L_0x60000056d180 .part L_0x60000056d860, 3, 1;
L_0x60000056d220 .part L_0x60000056d7c0, 0, 1;
L_0x60000056d2c0 .part L_0x60000056d860, 0, 1;
L_0x60000056d360 .part L_0x60000056d7c0, 1, 1;
L_0x60000056d400 .part L_0x60000056d860, 1, 1;
L_0x60000056d4a0 .part L_0x60000056d7c0, 2, 1;
L_0x60000056d540 .part L_0x60000056d860, 2, 1;
L_0x60000056d5e0 .part L_0x60000056d7c0, 3, 1;
L_0x60000056d680 .part L_0x60000056d860, 3, 1;
L_0x60000056d720 .concat8 [ 1 1 1 1], L_0x6000018102a0, L_0x600001810310, L_0x600001810380, L_0x6000018103f0;
S_0x7fcf32b21400 .scope module, "CLA8_2" "CLA_8bit" 11 33, 12 1 0, S_0x7fcf31d1a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000030af40_0 .net "A", 7 0, L_0x60000056c0a0;  alias, 1 drivers
v0x60000030afd0_0 .net "B", 7 0, L_0x60000056d900;  alias, 1 drivers
v0x60000030b060_0 .net "C0", 0 0, L_0x600001811500;  1 drivers
L_0x7fcf32d952e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030b0f0_0 .net "Cin", 0 0, L_0x7fcf32d952e8;  1 drivers
v0x60000030b180_0 .net "Cout", 0 0, L_0x6000018127d0;  alias, 1 drivers
v0x60000030b210_0 .net "Sum", 7 0, L_0x60000056f160;  alias, 1 drivers
L_0x60000056e440 .part L_0x60000056c0a0, 0, 4;
L_0x60000056e4e0 .part L_0x60000056d900, 0, 4;
L_0x60000056f020 .part L_0x60000056c0a0, 4, 4;
L_0x60000056f0c0 .part L_0x60000056d900, 4, 4;
L_0x60000056f160 .concat8 [ 4 4 0 0], L_0x60000056e3a0, L_0x60000056ef80;
S_0x7fcf32b20c90 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf32b21400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001810460 .functor XOR 1, L_0x60000056d9a0, L_0x60000056da40, C4<0>, C4<0>;
L_0x6000018104d0 .functor XOR 1, L_0x60000056dae0, L_0x60000056db80, C4<0>, C4<0>;
L_0x600001810540 .functor XOR 1, L_0x60000056dc20, L_0x60000056dcc0, C4<0>, C4<0>;
L_0x6000018105b0 .functor XOR 1, L_0x60000056dd60, L_0x60000056de00, C4<0>, C4<0>;
L_0x600001810620 .functor AND 1, L_0x60000056dea0, L_0x60000056df40, C4<1>, C4<1>;
L_0x600001810690 .functor AND 1, L_0x60000056dfe0, L_0x60000056e080, C4<1>, C4<1>;
L_0x600001810770 .functor AND 1, L_0x60000056e120, L_0x60000056e1c0, C4<1>, C4<1>;
L_0x600001810700 .functor AND 1, L_0x60000056e260, L_0x60000056e300, C4<1>, C4<1>;
L_0x6000018107e0 .functor AND 1, L_0x7fcf32d952e8, L_0x600001810460, C4<1>, C4<1>;
L_0x600001810850 .functor OR 1, L_0x600001810620, L_0x6000018107e0, C4<0>, C4<0>;
L_0x6000018108c0 .functor AND 1, L_0x600001810620, L_0x6000018104d0, C4<1>, C4<1>;
L_0x600001810930 .functor OR 1, L_0x600001810690, L_0x6000018108c0, C4<0>, C4<0>;
L_0x6000018109a0 .functor AND 1, L_0x7fcf32d952e8, L_0x600001810460, C4<1>, C4<1>;
L_0x600001810a80 .functor AND 1, L_0x6000018109a0, L_0x6000018104d0, C4<1>, C4<1>;
L_0x600001810af0 .functor OR 1, L_0x600001810930, L_0x600001810a80, C4<0>, C4<0>;
L_0x600001810a10 .functor AND 1, L_0x600001810690, L_0x600001810540, C4<1>, C4<1>;
L_0x600001810b60 .functor OR 1, L_0x600001810770, L_0x600001810a10, C4<0>, C4<0>;
L_0x600001810bd0 .functor AND 1, L_0x600001810620, L_0x6000018104d0, C4<1>, C4<1>;
L_0x600001810c40 .functor AND 1, L_0x600001810bd0, L_0x600001810540, C4<1>, C4<1>;
L_0x600001810cb0 .functor OR 1, L_0x600001810b60, L_0x600001810c40, C4<0>, C4<0>;
L_0x600001810d20 .functor AND 1, L_0x7fcf32d952e8, L_0x600001810460, C4<1>, C4<1>;
L_0x600001810d90 .functor AND 1, L_0x600001810d20, L_0x6000018104d0, C4<1>, C4<1>;
L_0x600001810e00 .functor AND 1, L_0x600001810d90, L_0x600001810540, C4<1>, C4<1>;
L_0x600001810e70 .functor OR 1, L_0x600001810cb0, L_0x600001810e00, C4<0>, C4<0>;
L_0x600001810ee0 .functor AND 1, L_0x600001810770, L_0x6000018105b0, C4<1>, C4<1>;
L_0x600001810f50 .functor OR 1, L_0x600001810700, L_0x600001810ee0, C4<0>, C4<0>;
L_0x600001810fc0 .functor AND 1, L_0x600001810690, L_0x600001810540, C4<1>, C4<1>;
L_0x600001811030 .functor AND 1, L_0x600001810fc0, L_0x6000018105b0, C4<1>, C4<1>;
L_0x6000018110a0 .functor OR 1, L_0x600001810f50, L_0x600001811030, C4<0>, C4<0>;
L_0x600001811110 .functor AND 1, L_0x600001810620, L_0x6000018104d0, C4<1>, C4<1>;
L_0x600001811180 .functor AND 1, L_0x600001811110, L_0x600001810540, C4<1>, C4<1>;
L_0x6000018111f0 .functor AND 1, L_0x600001811180, L_0x6000018105b0, C4<1>, C4<1>;
L_0x600001811260 .functor OR 1, L_0x6000018110a0, L_0x6000018111f0, C4<0>, C4<0>;
L_0x6000018112d0 .functor AND 1, L_0x7fcf32d952e8, L_0x600001810460, C4<1>, C4<1>;
L_0x600001811340 .functor AND 1, L_0x6000018112d0, L_0x6000018104d0, C4<1>, C4<1>;
L_0x6000018113b0 .functor AND 1, L_0x600001811340, L_0x600001810540, C4<1>, C4<1>;
L_0x600001811420 .functor AND 1, L_0x6000018113b0, L_0x6000018105b0, C4<1>, C4<1>;
L_0x600001811490 .functor OR 1, L_0x600001811260, L_0x600001811420, C4<0>, C4<0>;
L_0x600001811500 .functor BUFZ 1, L_0x600001811490, C4<0>, C4<0>, C4<0>;
L_0x600001811570 .functor XOR 1, L_0x600001810460, L_0x7fcf32d952e8, C4<0>, C4<0>;
L_0x6000018115e0 .functor XOR 1, L_0x6000018104d0, L_0x600001810850, C4<0>, C4<0>;
L_0x600001811650 .functor XOR 1, L_0x600001810540, L_0x600001810af0, C4<0>, C4<0>;
L_0x6000018116c0 .functor XOR 1, L_0x6000018105b0, L_0x600001810e70, C4<0>, C4<0>;
v0x60000034d7a0_0 .net "A", 3 0, L_0x60000056e440;  1 drivers
v0x60000037af40_0 .net "B", 3 0, L_0x60000056e4e0;  1 drivers
v0x60000037afd0_0 .net "C0", 0 0, L_0x600001810850;  1 drivers
v0x60000037b060_0 .net "C1", 0 0, L_0x600001810af0;  1 drivers
v0x60000037b0f0_0 .net "C2", 0 0, L_0x600001810e70;  1 drivers
v0x60000037b180_0 .net "C3", 0 0, L_0x600001811490;  1 drivers
v0x60000037b210_0 .net "Cin", 0 0, L_0x7fcf32d952e8;  alias, 1 drivers
v0x60000037b2a0_0 .net "Cout", 0 0, L_0x600001811500;  alias, 1 drivers
v0x60000037b330_0 .net "G0", 0 0, L_0x600001810620;  1 drivers
v0x60000037b3c0_0 .net "G1", 0 0, L_0x600001810690;  1 drivers
v0x60000037b450_0 .net "G2", 0 0, L_0x600001810770;  1 drivers
v0x60000037b4e0_0 .net "G3", 0 0, L_0x600001810700;  1 drivers
v0x60000037b570_0 .net "P0", 0 0, L_0x600001810460;  1 drivers
v0x60000037b600_0 .net "P1", 0 0, L_0x6000018104d0;  1 drivers
v0x60000037b690_0 .net "P2", 0 0, L_0x600001810540;  1 drivers
v0x60000037b720_0 .net "P3", 0 0, L_0x6000018105b0;  1 drivers
v0x60000037b7b0_0 .net "Sum", 3 0, L_0x60000056e3a0;  1 drivers
v0x60000037b840_0 .net *"_ivl_1", 0 0, L_0x60000056d9a0;  1 drivers
v0x60000037b8d0_0 .net *"_ivl_100", 0 0, L_0x600001811340;  1 drivers
v0x60000037b960_0 .net *"_ivl_102", 0 0, L_0x6000018113b0;  1 drivers
v0x60000037b9f0_0 .net *"_ivl_104", 0 0, L_0x600001811420;  1 drivers
v0x60000037ba80_0 .net *"_ivl_112", 0 0, L_0x600001811570;  1 drivers
v0x60000037bb10_0 .net *"_ivl_116", 0 0, L_0x6000018115e0;  1 drivers
v0x60000037bba0_0 .net *"_ivl_120", 0 0, L_0x600001811650;  1 drivers
v0x60000037bc30_0 .net *"_ivl_125", 0 0, L_0x6000018116c0;  1 drivers
v0x60000037bcc0_0 .net *"_ivl_13", 0 0, L_0x60000056dc20;  1 drivers
v0x60000037bd50_0 .net *"_ivl_15", 0 0, L_0x60000056dcc0;  1 drivers
v0x60000037bde0_0 .net *"_ivl_19", 0 0, L_0x60000056dd60;  1 drivers
v0x60000037be70_0 .net *"_ivl_21", 0 0, L_0x60000056de00;  1 drivers
v0x60000037bf00_0 .net *"_ivl_25", 0 0, L_0x60000056dea0;  1 drivers
v0x600000300000_0 .net *"_ivl_27", 0 0, L_0x60000056df40;  1 drivers
v0x600000300090_0 .net *"_ivl_3", 0 0, L_0x60000056da40;  1 drivers
v0x600000300120_0 .net *"_ivl_31", 0 0, L_0x60000056dfe0;  1 drivers
v0x6000003001b0_0 .net *"_ivl_33", 0 0, L_0x60000056e080;  1 drivers
v0x600000300240_0 .net *"_ivl_37", 0 0, L_0x60000056e120;  1 drivers
v0x6000003002d0_0 .net *"_ivl_39", 0 0, L_0x60000056e1c0;  1 drivers
v0x600000300360_0 .net *"_ivl_43", 0 0, L_0x60000056e260;  1 drivers
v0x6000003003f0_0 .net *"_ivl_45", 0 0, L_0x60000056e300;  1 drivers
v0x600000300480_0 .net *"_ivl_48", 0 0, L_0x6000018107e0;  1 drivers
v0x600000300510_0 .net *"_ivl_52", 0 0, L_0x6000018108c0;  1 drivers
v0x6000003005a0_0 .net *"_ivl_54", 0 0, L_0x600001810930;  1 drivers
v0x600000300630_0 .net *"_ivl_56", 0 0, L_0x6000018109a0;  1 drivers
v0x6000003006c0_0 .net *"_ivl_58", 0 0, L_0x600001810a80;  1 drivers
v0x600000300750_0 .net *"_ivl_62", 0 0, L_0x600001810a10;  1 drivers
v0x6000003007e0_0 .net *"_ivl_64", 0 0, L_0x600001810b60;  1 drivers
v0x600000300870_0 .net *"_ivl_66", 0 0, L_0x600001810bd0;  1 drivers
v0x600000300900_0 .net *"_ivl_68", 0 0, L_0x600001810c40;  1 drivers
v0x600000300990_0 .net *"_ivl_7", 0 0, L_0x60000056dae0;  1 drivers
v0x600000300a20_0 .net *"_ivl_70", 0 0, L_0x600001810cb0;  1 drivers
v0x600000300ab0_0 .net *"_ivl_72", 0 0, L_0x600001810d20;  1 drivers
v0x600000300b40_0 .net *"_ivl_74", 0 0, L_0x600001810d90;  1 drivers
v0x600000300bd0_0 .net *"_ivl_76", 0 0, L_0x600001810e00;  1 drivers
v0x600000300c60_0 .net *"_ivl_80", 0 0, L_0x600001810ee0;  1 drivers
v0x600000300cf0_0 .net *"_ivl_82", 0 0, L_0x600001810f50;  1 drivers
v0x600000300d80_0 .net *"_ivl_84", 0 0, L_0x600001810fc0;  1 drivers
v0x600000300e10_0 .net *"_ivl_86", 0 0, L_0x600001811030;  1 drivers
v0x600000300ea0_0 .net *"_ivl_88", 0 0, L_0x6000018110a0;  1 drivers
v0x600000300f30_0 .net *"_ivl_9", 0 0, L_0x60000056db80;  1 drivers
v0x600000300fc0_0 .net *"_ivl_90", 0 0, L_0x600001811110;  1 drivers
v0x600000301050_0 .net *"_ivl_92", 0 0, L_0x600001811180;  1 drivers
v0x6000003010e0_0 .net *"_ivl_94", 0 0, L_0x6000018111f0;  1 drivers
v0x600000301170_0 .net *"_ivl_96", 0 0, L_0x600001811260;  1 drivers
v0x600000301200_0 .net *"_ivl_98", 0 0, L_0x6000018112d0;  1 drivers
L_0x60000056d9a0 .part L_0x60000056e440, 0, 1;
L_0x60000056da40 .part L_0x60000056e4e0, 0, 1;
L_0x60000056dae0 .part L_0x60000056e440, 1, 1;
L_0x60000056db80 .part L_0x60000056e4e0, 1, 1;
L_0x60000056dc20 .part L_0x60000056e440, 2, 1;
L_0x60000056dcc0 .part L_0x60000056e4e0, 2, 1;
L_0x60000056dd60 .part L_0x60000056e440, 3, 1;
L_0x60000056de00 .part L_0x60000056e4e0, 3, 1;
L_0x60000056dea0 .part L_0x60000056e440, 0, 1;
L_0x60000056df40 .part L_0x60000056e4e0, 0, 1;
L_0x60000056dfe0 .part L_0x60000056e440, 1, 1;
L_0x60000056e080 .part L_0x60000056e4e0, 1, 1;
L_0x60000056e120 .part L_0x60000056e440, 2, 1;
L_0x60000056e1c0 .part L_0x60000056e4e0, 2, 1;
L_0x60000056e260 .part L_0x60000056e440, 3, 1;
L_0x60000056e300 .part L_0x60000056e4e0, 3, 1;
L_0x60000056e3a0 .concat8 [ 1 1 1 1], L_0x600001811570, L_0x6000018115e0, L_0x600001811650, L_0x6000018116c0;
S_0x7fcf32923500 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf32b21400;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001811730 .functor XOR 1, L_0x60000056e580, L_0x60000056e620, C4<0>, C4<0>;
L_0x6000018117a0 .functor XOR 1, L_0x60000056e6c0, L_0x60000056e760, C4<0>, C4<0>;
L_0x600001811810 .functor XOR 1, L_0x60000056e800, L_0x60000056e8a0, C4<0>, C4<0>;
L_0x600001811880 .functor XOR 1, L_0x60000056e940, L_0x60000056e9e0, C4<0>, C4<0>;
L_0x6000018118f0 .functor AND 1, L_0x60000056ea80, L_0x60000056eb20, C4<1>, C4<1>;
L_0x600001811960 .functor AND 1, L_0x60000056ebc0, L_0x60000056ec60, C4<1>, C4<1>;
L_0x600001811a40 .functor AND 1, L_0x60000056ed00, L_0x60000056eda0, C4<1>, C4<1>;
L_0x6000018119d0 .functor AND 1, L_0x60000056ee40, L_0x60000056eee0, C4<1>, C4<1>;
L_0x600001811ab0 .functor AND 1, L_0x600001811500, L_0x600001811730, C4<1>, C4<1>;
L_0x600001811b20 .functor OR 1, L_0x6000018118f0, L_0x600001811ab0, C4<0>, C4<0>;
L_0x600001811b90 .functor AND 1, L_0x6000018118f0, L_0x6000018117a0, C4<1>, C4<1>;
L_0x600001811c00 .functor OR 1, L_0x600001811960, L_0x600001811b90, C4<0>, C4<0>;
L_0x600001811c70 .functor AND 1, L_0x600001811500, L_0x600001811730, C4<1>, C4<1>;
L_0x600001811d50 .functor AND 1, L_0x600001811c70, L_0x6000018117a0, C4<1>, C4<1>;
L_0x600001811dc0 .functor OR 1, L_0x600001811c00, L_0x600001811d50, C4<0>, C4<0>;
L_0x600001811ce0 .functor AND 1, L_0x600001811960, L_0x600001811810, C4<1>, C4<1>;
L_0x600001811e30 .functor OR 1, L_0x600001811a40, L_0x600001811ce0, C4<0>, C4<0>;
L_0x600001811ea0 .functor AND 1, L_0x6000018118f0, L_0x6000018117a0, C4<1>, C4<1>;
L_0x600001811f10 .functor AND 1, L_0x600001811ea0, L_0x600001811810, C4<1>, C4<1>;
L_0x600001811f80 .functor OR 1, L_0x600001811e30, L_0x600001811f10, C4<0>, C4<0>;
L_0x600001811ff0 .functor AND 1, L_0x600001811500, L_0x600001811730, C4<1>, C4<1>;
L_0x600001812060 .functor AND 1, L_0x600001811ff0, L_0x6000018117a0, C4<1>, C4<1>;
L_0x6000018120d0 .functor AND 1, L_0x600001812060, L_0x600001811810, C4<1>, C4<1>;
L_0x600001812140 .functor OR 1, L_0x600001811f80, L_0x6000018120d0, C4<0>, C4<0>;
L_0x6000018121b0 .functor AND 1, L_0x600001811a40, L_0x600001811880, C4<1>, C4<1>;
L_0x600001812220 .functor OR 1, L_0x6000018119d0, L_0x6000018121b0, C4<0>, C4<0>;
L_0x600001812290 .functor AND 1, L_0x600001811960, L_0x600001811810, C4<1>, C4<1>;
L_0x600001812300 .functor AND 1, L_0x600001812290, L_0x600001811880, C4<1>, C4<1>;
L_0x600001812370 .functor OR 1, L_0x600001812220, L_0x600001812300, C4<0>, C4<0>;
L_0x6000018123e0 .functor AND 1, L_0x6000018118f0, L_0x6000018117a0, C4<1>, C4<1>;
L_0x600001812450 .functor AND 1, L_0x6000018123e0, L_0x600001811810, C4<1>, C4<1>;
L_0x6000018124c0 .functor AND 1, L_0x600001812450, L_0x600001811880, C4<1>, C4<1>;
L_0x600001812530 .functor OR 1, L_0x600001812370, L_0x6000018124c0, C4<0>, C4<0>;
L_0x6000018125a0 .functor AND 1, L_0x600001811500, L_0x600001811730, C4<1>, C4<1>;
L_0x600001812610 .functor AND 1, L_0x6000018125a0, L_0x6000018117a0, C4<1>, C4<1>;
L_0x600001812680 .functor AND 1, L_0x600001812610, L_0x600001811810, C4<1>, C4<1>;
L_0x6000018126f0 .functor AND 1, L_0x600001812680, L_0x600001811880, C4<1>, C4<1>;
L_0x600001812760 .functor OR 1, L_0x600001812530, L_0x6000018126f0, C4<0>, C4<0>;
L_0x6000018127d0 .functor BUFZ 1, L_0x600001812760, C4<0>, C4<0>, C4<0>;
L_0x600001812840 .functor XOR 1, L_0x600001811730, L_0x600001811500, C4<0>, C4<0>;
L_0x6000018128b0 .functor XOR 1, L_0x6000018117a0, L_0x600001811b20, C4<0>, C4<0>;
L_0x600001812920 .functor XOR 1, L_0x600001811810, L_0x600001811dc0, C4<0>, C4<0>;
L_0x600001812990 .functor XOR 1, L_0x600001811880, L_0x600001812140, C4<0>, C4<0>;
v0x600000301290_0 .net "A", 3 0, L_0x60000056f020;  1 drivers
v0x600000301320_0 .net "B", 3 0, L_0x60000056f0c0;  1 drivers
v0x6000003013b0_0 .net "C0", 0 0, L_0x600001811b20;  1 drivers
v0x600000301440_0 .net "C1", 0 0, L_0x600001811dc0;  1 drivers
v0x6000003014d0_0 .net "C2", 0 0, L_0x600001812140;  1 drivers
v0x600000301560_0 .net "C3", 0 0, L_0x600001812760;  1 drivers
v0x6000003015f0_0 .net "Cin", 0 0, L_0x600001811500;  alias, 1 drivers
v0x600000301680_0 .net "Cout", 0 0, L_0x6000018127d0;  alias, 1 drivers
v0x600000301710_0 .net "G0", 0 0, L_0x6000018118f0;  1 drivers
v0x6000003017a0_0 .net "G1", 0 0, L_0x600001811960;  1 drivers
v0x600000301830_0 .net "G2", 0 0, L_0x600001811a40;  1 drivers
v0x6000003018c0_0 .net "G3", 0 0, L_0x6000018119d0;  1 drivers
v0x600000301950_0 .net "P0", 0 0, L_0x600001811730;  1 drivers
v0x6000003019e0_0 .net "P1", 0 0, L_0x6000018117a0;  1 drivers
v0x600000301a70_0 .net "P2", 0 0, L_0x600001811810;  1 drivers
v0x600000301b00_0 .net "P3", 0 0, L_0x600001811880;  1 drivers
v0x600000301b90_0 .net "Sum", 3 0, L_0x60000056ef80;  1 drivers
v0x600000301c20_0 .net *"_ivl_1", 0 0, L_0x60000056e580;  1 drivers
v0x600000301cb0_0 .net *"_ivl_100", 0 0, L_0x600001812610;  1 drivers
v0x600000301d40_0 .net *"_ivl_102", 0 0, L_0x600001812680;  1 drivers
v0x600000301dd0_0 .net *"_ivl_104", 0 0, L_0x6000018126f0;  1 drivers
v0x600000301e60_0 .net *"_ivl_112", 0 0, L_0x600001812840;  1 drivers
v0x600000301ef0_0 .net *"_ivl_116", 0 0, L_0x6000018128b0;  1 drivers
v0x600000301f80_0 .net *"_ivl_120", 0 0, L_0x600001812920;  1 drivers
v0x600000302010_0 .net *"_ivl_125", 0 0, L_0x600001812990;  1 drivers
v0x6000003020a0_0 .net *"_ivl_13", 0 0, L_0x60000056e800;  1 drivers
v0x600000302130_0 .net *"_ivl_15", 0 0, L_0x60000056e8a0;  1 drivers
v0x6000003021c0_0 .net *"_ivl_19", 0 0, L_0x60000056e940;  1 drivers
v0x600000302250_0 .net *"_ivl_21", 0 0, L_0x60000056e9e0;  1 drivers
v0x6000003022e0_0 .net *"_ivl_25", 0 0, L_0x60000056ea80;  1 drivers
v0x600000302370_0 .net *"_ivl_27", 0 0, L_0x60000056eb20;  1 drivers
v0x600000302400_0 .net *"_ivl_3", 0 0, L_0x60000056e620;  1 drivers
v0x600000302490_0 .net *"_ivl_31", 0 0, L_0x60000056ebc0;  1 drivers
v0x600000309e60_0 .net *"_ivl_33", 0 0, L_0x60000056ec60;  1 drivers
v0x600000309ef0_0 .net *"_ivl_37", 0 0, L_0x60000056ed00;  1 drivers
v0x600000309f80_0 .net *"_ivl_39", 0 0, L_0x60000056eda0;  1 drivers
v0x60000030a010_0 .net *"_ivl_43", 0 0, L_0x60000056ee40;  1 drivers
v0x60000030a0a0_0 .net *"_ivl_45", 0 0, L_0x60000056eee0;  1 drivers
v0x60000030a130_0 .net *"_ivl_48", 0 0, L_0x600001811ab0;  1 drivers
v0x60000030a1c0_0 .net *"_ivl_52", 0 0, L_0x600001811b90;  1 drivers
v0x60000030a250_0 .net *"_ivl_54", 0 0, L_0x600001811c00;  1 drivers
v0x60000030a2e0_0 .net *"_ivl_56", 0 0, L_0x600001811c70;  1 drivers
v0x60000030a370_0 .net *"_ivl_58", 0 0, L_0x600001811d50;  1 drivers
v0x60000030a400_0 .net *"_ivl_62", 0 0, L_0x600001811ce0;  1 drivers
v0x60000030a490_0 .net *"_ivl_64", 0 0, L_0x600001811e30;  1 drivers
v0x60000030a520_0 .net *"_ivl_66", 0 0, L_0x600001811ea0;  1 drivers
v0x60000030a5b0_0 .net *"_ivl_68", 0 0, L_0x600001811f10;  1 drivers
v0x60000030a640_0 .net *"_ivl_7", 0 0, L_0x60000056e6c0;  1 drivers
v0x60000030a6d0_0 .net *"_ivl_70", 0 0, L_0x600001811f80;  1 drivers
v0x60000030a760_0 .net *"_ivl_72", 0 0, L_0x600001811ff0;  1 drivers
v0x60000030a7f0_0 .net *"_ivl_74", 0 0, L_0x600001812060;  1 drivers
v0x60000030a880_0 .net *"_ivl_76", 0 0, L_0x6000018120d0;  1 drivers
v0x60000030a910_0 .net *"_ivl_80", 0 0, L_0x6000018121b0;  1 drivers
v0x60000030a9a0_0 .net *"_ivl_82", 0 0, L_0x600001812220;  1 drivers
v0x60000030aa30_0 .net *"_ivl_84", 0 0, L_0x600001812290;  1 drivers
v0x60000030aac0_0 .net *"_ivl_86", 0 0, L_0x600001812300;  1 drivers
v0x60000030ab50_0 .net *"_ivl_88", 0 0, L_0x600001812370;  1 drivers
v0x60000030abe0_0 .net *"_ivl_9", 0 0, L_0x60000056e760;  1 drivers
v0x60000030ac70_0 .net *"_ivl_90", 0 0, L_0x6000018123e0;  1 drivers
v0x60000030ad00_0 .net *"_ivl_92", 0 0, L_0x600001812450;  1 drivers
v0x60000030ad90_0 .net *"_ivl_94", 0 0, L_0x6000018124c0;  1 drivers
v0x60000030ae20_0 .net *"_ivl_96", 0 0, L_0x600001812530;  1 drivers
v0x60000030aeb0_0 .net *"_ivl_98", 0 0, L_0x6000018125a0;  1 drivers
L_0x60000056e580 .part L_0x60000056f020, 0, 1;
L_0x60000056e620 .part L_0x60000056f0c0, 0, 1;
L_0x60000056e6c0 .part L_0x60000056f020, 1, 1;
L_0x60000056e760 .part L_0x60000056f0c0, 1, 1;
L_0x60000056e800 .part L_0x60000056f020, 2, 1;
L_0x60000056e8a0 .part L_0x60000056f0c0, 2, 1;
L_0x60000056e940 .part L_0x60000056f020, 3, 1;
L_0x60000056e9e0 .part L_0x60000056f0c0, 3, 1;
L_0x60000056ea80 .part L_0x60000056f020, 0, 1;
L_0x60000056eb20 .part L_0x60000056f0c0, 0, 1;
L_0x60000056ebc0 .part L_0x60000056f020, 1, 1;
L_0x60000056ec60 .part L_0x60000056f0c0, 1, 1;
L_0x60000056ed00 .part L_0x60000056f020, 2, 1;
L_0x60000056eda0 .part L_0x60000056f0c0, 2, 1;
L_0x60000056ee40 .part L_0x60000056f020, 3, 1;
L_0x60000056eee0 .part L_0x60000056f0c0, 3, 1;
L_0x60000056ef80 .concat8 [ 1 1 1 1], L_0x600001812840, L_0x6000018128b0, L_0x600001812920, L_0x600001812990;
S_0x7fcf32b20520 .scope module, "iROR_0" "ROR" 8 43, 13 6 0, S_0x7fcf31d19850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Shift_In";
    .port_info 1 /INPUT 4 "Shift_Val";
    .port_info 2 /OUTPUT 16 "Shift_Out";
L_0x600001812ca0 .functor BUFZ 16, L_0x600000561cc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60000034dd40_0 .net "Shift_In", 15 0, L_0x600000290aa0;  alias, 1 drivers
v0x60000034ddd0_0 .net "Shift_Out", 15 0, L_0x600001812ca0;  alias, 1 drivers
v0x60000034de60_0 .net "Shift_Val", 3 0, L_0x600000561d60;  1 drivers
v0x60000034def0_0 .net *"_ivl_1", 0 0, L_0x600000561040;  1 drivers
v0x60000034df80_0 .net *"_ivl_11", 0 0, L_0x600000561360;  1 drivers
v0x60000034e010_0 .net *"_ivl_13", 1 0, L_0x600000561400;  1 drivers
v0x600000336520_0 .net *"_ivl_15", 13 0, L_0x6000005614a0;  1 drivers
v0x6000003365b0_0 .net *"_ivl_16", 15 0, L_0x600000561540;  1 drivers
v0x600000336640_0 .net *"_ivl_21", 0 0, L_0x600000561680;  1 drivers
v0x6000003366d0_0 .net *"_ivl_23", 3 0, L_0x600000561720;  1 drivers
v0x600000336760_0 .net *"_ivl_25", 11 0, L_0x6000005617c0;  1 drivers
v0x6000003367f0_0 .net *"_ivl_26", 15 0, L_0x600000561860;  1 drivers
v0x600000336880_0 .net *"_ivl_3", 0 0, L_0x6000005610e0;  1 drivers
v0x600000336910_0 .net *"_ivl_31", 0 0, L_0x6000005619a0;  1 drivers
v0x6000003369a0_0 .net *"_ivl_33", 7 0, L_0x600000561a40;  1 drivers
v0x600000336a30_0 .net *"_ivl_35", 7 0, L_0x600000561ae0;  1 drivers
v0x600000336ac0_0 .net *"_ivl_36", 15 0, L_0x600000561b80;  1 drivers
v0x600000336b50_0 .net *"_ivl_5", 14 0, L_0x600000561180;  1 drivers
v0x600000336be0_0 .net *"_ivl_6", 15 0, L_0x600000561220;  1 drivers
v0x600000336c70_0 .net "rorbit0", 15 0, L_0x6000005612c0;  1 drivers
v0x600000336d00_0 .net "rorbit1", 15 0, L_0x6000005615e0;  1 drivers
v0x600000336d90_0 .net "rorbit2", 15 0, L_0x600000561900;  1 drivers
v0x600000336e20_0 .net "rorbit3", 15 0, L_0x600000561cc0;  1 drivers
L_0x600000561040 .part L_0x600000561d60, 0, 1;
L_0x6000005610e0 .part L_0x600000290aa0, 0, 1;
L_0x600000561180 .part L_0x600000290aa0, 1, 15;
L_0x600000561220 .concat [ 15 1 0 0], L_0x600000561180, L_0x6000005610e0;
L_0x6000005612c0 .functor MUXZ 16, L_0x600000290aa0, L_0x600000561220, L_0x600000561040, C4<>;
L_0x600000561360 .part L_0x600000561d60, 1, 1;
L_0x600000561400 .part L_0x6000005612c0, 0, 2;
L_0x6000005614a0 .part L_0x6000005612c0, 2, 14;
L_0x600000561540 .concat [ 14 2 0 0], L_0x6000005614a0, L_0x600000561400;
L_0x6000005615e0 .functor MUXZ 16, L_0x6000005612c0, L_0x600000561540, L_0x600000561360, C4<>;
L_0x600000561680 .part L_0x600000561d60, 2, 1;
L_0x600000561720 .part L_0x6000005615e0, 0, 4;
L_0x6000005617c0 .part L_0x6000005615e0, 4, 12;
L_0x600000561860 .concat [ 12 4 0 0], L_0x6000005617c0, L_0x600000561720;
L_0x600000561900 .functor MUXZ 16, L_0x6000005615e0, L_0x600000561860, L_0x600000561680, C4<>;
L_0x6000005619a0 .part L_0x600000561d60, 3, 1;
L_0x600000561a40 .part L_0x600000561900, 0, 8;
L_0x600000561ae0 .part L_0x600000561900, 8, 8;
L_0x600000561b80 .concat [ 8 8 0 0], L_0x600000561ae0, L_0x600000561a40;
L_0x600000561cc0 .functor MUXZ 16, L_0x600000561900, L_0x600000561b80, L_0x6000005619a0, C4<>;
S_0x7fcf31d1add0 .scope module, "iSAS16_0" "SATADDSUB_16bit" 8 24, 14 7 0, S_0x7fcf31d19850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "posOvfl";
    .port_info 5 /OUTPUT 1 "negOvfl";
    .port_info 6 /OUTPUT 1 "ifZero";
L_0x60000180e7d0 .functor NOT 16, L_0x600000290b40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x6000018033a0 .functor NOT 1, L_0x600000293ca0, C4<0>, C4<0>, C4<0>;
L_0x600001803410 .functor NOT 1, L_0x600000293d40, C4<0>, C4<0>, C4<0>;
L_0x600001803480 .functor AND 1, L_0x6000018033a0, L_0x600001803410, C4<1>, C4<1>;
L_0x600001803560 .functor AND 1, L_0x600001803480, L_0x600000293de0, C4<1>, C4<1>;
L_0x6000018034f0 .functor AND 1, L_0x600000293e80, L_0x600000293f20, C4<1>, C4<1>;
L_0x6000018035d0 .functor NOT 1, L_0x600000294000, C4<0>, C4<0>, C4<0>;
L_0x600001803640 .functor AND 1, L_0x6000018034f0, L_0x6000018035d0, C4<1>, C4<1>;
v0x60000031bd50_0 .net "A", 15 0, L_0x600000290aa0;  alias, 1 drivers
v0x60000031bde0_0 .net "B", 15 0, L_0x600000290b40;  alias, 1 drivers
v0x60000031be70_0 .net "Cout0", 0 0, L_0x60000180f8e0;  1 drivers
v0x60000031bf00_0 .net "Cout1", 0 0, L_0x600001800bd0;  1 drivers
v0x60000031c000_0 .net "Cout2", 0 0, L_0x600001801ea0;  1 drivers
v0x60000031c090_0 .net "Cout3", 0 0, L_0x600001803170;  1 drivers
v0x60000031c120_0 .net "Sum", 15 0, L_0x600000294140;  alias, 1 drivers
v0x60000031c1b0_0 .net *"_ivl_30", 0 0, L_0x600000293ca0;  1 drivers
v0x60000031c240_0 .net *"_ivl_31", 0 0, L_0x6000018033a0;  1 drivers
v0x60000031c2d0_0 .net *"_ivl_34", 0 0, L_0x600000293d40;  1 drivers
v0x60000031c360_0 .net *"_ivl_35", 0 0, L_0x600001803410;  1 drivers
v0x60000031c3f0_0 .net *"_ivl_37", 0 0, L_0x600001803480;  1 drivers
v0x60000031c480_0 .net *"_ivl_40", 0 0, L_0x600000293de0;  1 drivers
v0x60000031c510_0 .net *"_ivl_44", 0 0, L_0x600000293e80;  1 drivers
v0x60000031c5a0_0 .net *"_ivl_46", 0 0, L_0x600000293f20;  1 drivers
v0x60000031c630_0 .net *"_ivl_47", 0 0, L_0x6000018034f0;  1 drivers
v0x60000031c6c0_0 .net *"_ivl_50", 0 0, L_0x600000294000;  1 drivers
v0x60000034e0a0_0 .net *"_ivl_51", 0 0, L_0x6000018035d0;  1 drivers
L_0x7fcf32d94d00 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x60000034e130_0 .net/2u *"_ivl_55", 15 0, L_0x7fcf32d94d00;  1 drivers
L_0x7fcf32d94d48 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000034e1c0_0 .net/2u *"_ivl_57", 15 0, L_0x7fcf32d94d48;  1 drivers
v0x60000034e250_0 .net *"_ivl_59", 15 0, L_0x6000002940a0;  1 drivers
L_0x7fcf32d94d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000034e2e0_0 .net/2u *"_ivl_63", 15 0, L_0x7fcf32d94d90;  1 drivers
v0x60000034e370_0 .net "ifZero", 0 0, L_0x6000002941e0;  alias, 1 drivers
v0x60000034e400_0 .net "inputB", 15 0, L_0x600000290be0;  1 drivers
v0x60000034e490_0 .net "negOvfl", 0 0, L_0x600001803640;  alias, 1 drivers
v0x60000034e520_0 .net "notB", 15 0, L_0x60000180e7d0;  1 drivers
v0x60000034e5b0_0 .net "posOvfl", 0 0, L_0x600001803560;  alias, 1 drivers
v0x60000034e640_0 .net "sub", 0 0, L_0x600000294320;  1 drivers
v0x60000034e6d0_0 .net "tempSum", 15 0, L_0x600000293c00;  1 drivers
L_0x600000290be0 .functor MUXZ 16, L_0x600000290b40, L_0x60000180e7d0, L_0x600000294320, C4<>;
L_0x600000291720 .part L_0x600000290aa0, 0, 4;
L_0x6000002917c0 .part L_0x600000290be0, 0, 4;
L_0x600000292300 .part L_0x600000290aa0, 4, 4;
L_0x6000002923a0 .part L_0x600000290be0, 4, 4;
L_0x600000292ee0 .part L_0x600000290aa0, 8, 4;
L_0x600000292f80 .part L_0x600000290be0, 8, 4;
L_0x600000293ac0 .part L_0x600000290aa0, 12, 4;
L_0x600000293b60 .part L_0x600000290be0, 12, 4;
L_0x600000293c00 .concat8 [ 4 4 4 4], L_0x600000291680, L_0x600000292260, L_0x600000292e40, L_0x600000293a20;
L_0x600000293ca0 .part L_0x600000290aa0, 15, 1;
L_0x600000293d40 .part L_0x600000290b40, 15, 1;
L_0x600000293de0 .part L_0x600000293c00, 15, 1;
L_0x600000293e80 .part L_0x600000290aa0, 15, 1;
L_0x600000293f20 .part L_0x600000290b40, 15, 1;
L_0x600000294000 .part L_0x600000293c00, 15, 1;
L_0x6000002940a0 .functor MUXZ 16, L_0x600000293c00, L_0x7fcf32d94d48, L_0x600001803640, C4<>;
L_0x600000294140 .functor MUXZ 16, L_0x6000002940a0, L_0x7fcf32d94d00, L_0x600001803560, C4<>;
L_0x6000002941e0 .cmp/eq 16, L_0x600000294140, L_0x7fcf32d94d90;
S_0x7fcf31d1af40 .scope module, "CLA4_0" "CLA_4bit" 14 23, 10 1 0, S_0x7fcf31d1add0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000180e840 .functor XOR 1, L_0x600000290c80, L_0x600000290d20, C4<0>, C4<0>;
L_0x60000180e8b0 .functor XOR 1, L_0x600000290dc0, L_0x600000290e60, C4<0>, C4<0>;
L_0x60000180e920 .functor XOR 1, L_0x600000290f00, L_0x600000290fa0, C4<0>, C4<0>;
L_0x60000180e990 .functor XOR 1, L_0x600000291040, L_0x6000002910e0, C4<0>, C4<0>;
L_0x60000180ea00 .functor AND 1, L_0x600000291180, L_0x600000291220, C4<1>, C4<1>;
L_0x60000180ea70 .functor AND 1, L_0x6000002912c0, L_0x600000291360, C4<1>, C4<1>;
L_0x60000180eb50 .functor AND 1, L_0x600000291400, L_0x6000002914a0, C4<1>, C4<1>;
L_0x60000180eae0 .functor AND 1, L_0x600000291540, L_0x6000002915e0, C4<1>, C4<1>;
L_0x60000180ebc0 .functor AND 1, L_0x600000294320, L_0x60000180e840, C4<1>, C4<1>;
L_0x60000180ec30 .functor OR 1, L_0x60000180ea00, L_0x60000180ebc0, C4<0>, C4<0>;
L_0x60000180eca0 .functor AND 1, L_0x60000180ea00, L_0x60000180e8b0, C4<1>, C4<1>;
L_0x60000180ed10 .functor OR 1, L_0x60000180ea70, L_0x60000180eca0, C4<0>, C4<0>;
L_0x60000180ed80 .functor AND 1, L_0x600000294320, L_0x60000180e840, C4<1>, C4<1>;
L_0x60000180ee60 .functor AND 1, L_0x60000180ed80, L_0x60000180e8b0, C4<1>, C4<1>;
L_0x60000180eed0 .functor OR 1, L_0x60000180ed10, L_0x60000180ee60, C4<0>, C4<0>;
L_0x60000180edf0 .functor AND 1, L_0x60000180ea70, L_0x60000180e920, C4<1>, C4<1>;
L_0x60000180ef40 .functor OR 1, L_0x60000180eb50, L_0x60000180edf0, C4<0>, C4<0>;
L_0x60000180efb0 .functor AND 1, L_0x60000180ea00, L_0x60000180e8b0, C4<1>, C4<1>;
L_0x60000180f020 .functor AND 1, L_0x60000180efb0, L_0x60000180e920, C4<1>, C4<1>;
L_0x60000180f090 .functor OR 1, L_0x60000180ef40, L_0x60000180f020, C4<0>, C4<0>;
L_0x60000180f100 .functor AND 1, L_0x600000294320, L_0x60000180e840, C4<1>, C4<1>;
L_0x60000180f170 .functor AND 1, L_0x60000180f100, L_0x60000180e8b0, C4<1>, C4<1>;
L_0x60000180f1e0 .functor AND 1, L_0x60000180f170, L_0x60000180e920, C4<1>, C4<1>;
L_0x60000180f250 .functor OR 1, L_0x60000180f090, L_0x60000180f1e0, C4<0>, C4<0>;
L_0x60000180f2c0 .functor AND 1, L_0x60000180eb50, L_0x60000180e990, C4<1>, C4<1>;
L_0x60000180f330 .functor OR 1, L_0x60000180eae0, L_0x60000180f2c0, C4<0>, C4<0>;
L_0x60000180f3a0 .functor AND 1, L_0x60000180ea70, L_0x60000180e920, C4<1>, C4<1>;
L_0x60000180f410 .functor AND 1, L_0x60000180f3a0, L_0x60000180e990, C4<1>, C4<1>;
L_0x60000180f480 .functor OR 1, L_0x60000180f330, L_0x60000180f410, C4<0>, C4<0>;
L_0x60000180f4f0 .functor AND 1, L_0x60000180ea00, L_0x60000180e8b0, C4<1>, C4<1>;
L_0x60000180f560 .functor AND 1, L_0x60000180f4f0, L_0x60000180e920, C4<1>, C4<1>;
L_0x60000180f5d0 .functor AND 1, L_0x60000180f560, L_0x60000180e990, C4<1>, C4<1>;
L_0x60000180f640 .functor OR 1, L_0x60000180f480, L_0x60000180f5d0, C4<0>, C4<0>;
L_0x60000180f6b0 .functor AND 1, L_0x600000294320, L_0x60000180e840, C4<1>, C4<1>;
L_0x60000180f720 .functor AND 1, L_0x60000180f6b0, L_0x60000180e8b0, C4<1>, C4<1>;
L_0x60000180f790 .functor AND 1, L_0x60000180f720, L_0x60000180e920, C4<1>, C4<1>;
L_0x60000180f800 .functor AND 1, L_0x60000180f790, L_0x60000180e990, C4<1>, C4<1>;
L_0x60000180f870 .functor OR 1, L_0x60000180f640, L_0x60000180f800, C4<0>, C4<0>;
L_0x60000180f8e0 .functor BUFZ 1, L_0x60000180f870, C4<0>, C4<0>, C4<0>;
L_0x60000180f950 .functor XOR 1, L_0x60000180e840, L_0x600000294320, C4<0>, C4<0>;
L_0x60000180f9c0 .functor XOR 1, L_0x60000180e8b0, L_0x60000180ec30, C4<0>, C4<0>;
L_0x60000180fa30 .functor XOR 1, L_0x60000180e920, L_0x60000180eed0, C4<0>, C4<0>;
L_0x60000180faa0 .functor XOR 1, L_0x60000180e990, L_0x60000180f250, C4<0>, C4<0>;
v0x600000336eb0_0 .net "A", 3 0, L_0x600000291720;  1 drivers
v0x600000336f40_0 .net "B", 3 0, L_0x6000002917c0;  1 drivers
v0x600000336fd0_0 .net "C0", 0 0, L_0x60000180ec30;  1 drivers
v0x600000337060_0 .net "C1", 0 0, L_0x60000180eed0;  1 drivers
v0x6000003370f0_0 .net "C2", 0 0, L_0x60000180f250;  1 drivers
v0x600000337180_0 .net "C3", 0 0, L_0x60000180f870;  1 drivers
v0x600000337210_0 .net "Cin", 0 0, L_0x600000294320;  alias, 1 drivers
v0x6000003372a0_0 .net "Cout", 0 0, L_0x60000180f8e0;  alias, 1 drivers
v0x600000337330_0 .net "G0", 0 0, L_0x60000180ea00;  1 drivers
v0x6000003373c0_0 .net "G1", 0 0, L_0x60000180ea70;  1 drivers
v0x600000337450_0 .net "G2", 0 0, L_0x60000180eb50;  1 drivers
v0x6000003374e0_0 .net "G3", 0 0, L_0x60000180eae0;  1 drivers
v0x600000337570_0 .net "P0", 0 0, L_0x60000180e840;  1 drivers
v0x600000337600_0 .net "P1", 0 0, L_0x60000180e8b0;  1 drivers
v0x600000337690_0 .net "P2", 0 0, L_0x60000180e920;  1 drivers
v0x600000337720_0 .net "P3", 0 0, L_0x60000180e990;  1 drivers
v0x6000003377b0_0 .net "Sum", 3 0, L_0x600000291680;  1 drivers
v0x600000337840_0 .net *"_ivl_1", 0 0, L_0x600000290c80;  1 drivers
v0x6000003378d0_0 .net *"_ivl_100", 0 0, L_0x60000180f720;  1 drivers
v0x600000337960_0 .net *"_ivl_102", 0 0, L_0x60000180f790;  1 drivers
v0x6000003379f0_0 .net *"_ivl_104", 0 0, L_0x60000180f800;  1 drivers
v0x600000337a80_0 .net *"_ivl_112", 0 0, L_0x60000180f950;  1 drivers
v0x600000337b10_0 .net *"_ivl_116", 0 0, L_0x60000180f9c0;  1 drivers
v0x600000337ba0_0 .net *"_ivl_120", 0 0, L_0x60000180fa30;  1 drivers
v0x600000337c30_0 .net *"_ivl_125", 0 0, L_0x60000180faa0;  1 drivers
v0x600000337cc0_0 .net *"_ivl_13", 0 0, L_0x600000290f00;  1 drivers
v0x600000337d50_0 .net *"_ivl_15", 0 0, L_0x600000290fa0;  1 drivers
v0x600000337de0_0 .net *"_ivl_19", 0 0, L_0x600000291040;  1 drivers
v0x600000337e70_0 .net *"_ivl_21", 0 0, L_0x6000002910e0;  1 drivers
v0x600000337f00_0 .net *"_ivl_25", 0 0, L_0x600000291180;  1 drivers
v0x600000304000_0 .net *"_ivl_27", 0 0, L_0x600000291220;  1 drivers
v0x600000304090_0 .net *"_ivl_3", 0 0, L_0x600000290d20;  1 drivers
v0x600000304120_0 .net *"_ivl_31", 0 0, L_0x6000002912c0;  1 drivers
v0x6000003041b0_0 .net *"_ivl_33", 0 0, L_0x600000291360;  1 drivers
v0x600000304240_0 .net *"_ivl_37", 0 0, L_0x600000291400;  1 drivers
v0x6000003042d0_0 .net *"_ivl_39", 0 0, L_0x6000002914a0;  1 drivers
v0x600000304360_0 .net *"_ivl_43", 0 0, L_0x600000291540;  1 drivers
v0x6000003043f0_0 .net *"_ivl_45", 0 0, L_0x6000002915e0;  1 drivers
v0x600000304480_0 .net *"_ivl_48", 0 0, L_0x60000180ebc0;  1 drivers
v0x600000304510_0 .net *"_ivl_52", 0 0, L_0x60000180eca0;  1 drivers
v0x6000003045a0_0 .net *"_ivl_54", 0 0, L_0x60000180ed10;  1 drivers
v0x600000304630_0 .net *"_ivl_56", 0 0, L_0x60000180ed80;  1 drivers
v0x6000003046c0_0 .net *"_ivl_58", 0 0, L_0x60000180ee60;  1 drivers
v0x600000304750_0 .net *"_ivl_62", 0 0, L_0x60000180edf0;  1 drivers
v0x6000003047e0_0 .net *"_ivl_64", 0 0, L_0x60000180ef40;  1 drivers
v0x600000304870_0 .net *"_ivl_66", 0 0, L_0x60000180efb0;  1 drivers
v0x600000304900_0 .net *"_ivl_68", 0 0, L_0x60000180f020;  1 drivers
v0x600000304990_0 .net *"_ivl_7", 0 0, L_0x600000290dc0;  1 drivers
v0x600000304a20_0 .net *"_ivl_70", 0 0, L_0x60000180f090;  1 drivers
v0x600000304ab0_0 .net *"_ivl_72", 0 0, L_0x60000180f100;  1 drivers
v0x600000304b40_0 .net *"_ivl_74", 0 0, L_0x60000180f170;  1 drivers
v0x600000304bd0_0 .net *"_ivl_76", 0 0, L_0x60000180f1e0;  1 drivers
v0x600000304c60_0 .net *"_ivl_80", 0 0, L_0x60000180f2c0;  1 drivers
v0x600000304cf0_0 .net *"_ivl_82", 0 0, L_0x60000180f330;  1 drivers
v0x600000304d80_0 .net *"_ivl_84", 0 0, L_0x60000180f3a0;  1 drivers
v0x600000304e10_0 .net *"_ivl_86", 0 0, L_0x60000180f410;  1 drivers
v0x600000304ea0_0 .net *"_ivl_88", 0 0, L_0x60000180f480;  1 drivers
v0x600000304f30_0 .net *"_ivl_9", 0 0, L_0x600000290e60;  1 drivers
v0x600000304fc0_0 .net *"_ivl_90", 0 0, L_0x60000180f4f0;  1 drivers
v0x600000305050_0 .net *"_ivl_92", 0 0, L_0x60000180f560;  1 drivers
v0x6000003050e0_0 .net *"_ivl_94", 0 0, L_0x60000180f5d0;  1 drivers
v0x600000305170_0 .net *"_ivl_96", 0 0, L_0x60000180f640;  1 drivers
v0x600000305200_0 .net *"_ivl_98", 0 0, L_0x60000180f6b0;  1 drivers
L_0x600000290c80 .part L_0x600000291720, 0, 1;
L_0x600000290d20 .part L_0x6000002917c0, 0, 1;
L_0x600000290dc0 .part L_0x600000291720, 1, 1;
L_0x600000290e60 .part L_0x6000002917c0, 1, 1;
L_0x600000290f00 .part L_0x600000291720, 2, 1;
L_0x600000290fa0 .part L_0x6000002917c0, 2, 1;
L_0x600000291040 .part L_0x600000291720, 3, 1;
L_0x6000002910e0 .part L_0x6000002917c0, 3, 1;
L_0x600000291180 .part L_0x600000291720, 0, 1;
L_0x600000291220 .part L_0x6000002917c0, 0, 1;
L_0x6000002912c0 .part L_0x600000291720, 1, 1;
L_0x600000291360 .part L_0x6000002917c0, 1, 1;
L_0x600000291400 .part L_0x600000291720, 2, 1;
L_0x6000002914a0 .part L_0x6000002917c0, 2, 1;
L_0x600000291540 .part L_0x600000291720, 3, 1;
L_0x6000002915e0 .part L_0x6000002917c0, 3, 1;
L_0x600000291680 .concat8 [ 1 1 1 1], L_0x60000180f950, L_0x60000180f9c0, L_0x60000180fa30, L_0x60000180faa0;
S_0x7fcf31d1b2b0 .scope module, "CLA4_1" "CLA_4bit" 14 24, 10 1 0, S_0x7fcf31d1add0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000180fb10 .functor XOR 1, L_0x600000291860, L_0x600000291900, C4<0>, C4<0>;
L_0x60000180fb80 .functor XOR 1, L_0x6000002919a0, L_0x600000291a40, C4<0>, C4<0>;
L_0x60000180fbf0 .functor XOR 1, L_0x600000291ae0, L_0x600000291b80, C4<0>, C4<0>;
L_0x60000180fc60 .functor XOR 1, L_0x600000291c20, L_0x600000291cc0, C4<0>, C4<0>;
L_0x60000180fcd0 .functor AND 1, L_0x600000291d60, L_0x600000291e00, C4<1>, C4<1>;
L_0x60000180fd40 .functor AND 1, L_0x600000291ea0, L_0x600000291f40, C4<1>, C4<1>;
L_0x60000180fe20 .functor AND 1, L_0x600000291fe0, L_0x600000292080, C4<1>, C4<1>;
L_0x60000180fdb0 .functor AND 1, L_0x600000292120, L_0x6000002921c0, C4<1>, C4<1>;
L_0x60000180fe90 .functor AND 1, L_0x60000180f8e0, L_0x60000180fb10, C4<1>, C4<1>;
L_0x60000180ff00 .functor OR 1, L_0x60000180fcd0, L_0x60000180fe90, C4<0>, C4<0>;
L_0x60000180ff70 .functor AND 1, L_0x60000180fcd0, L_0x60000180fb80, C4<1>, C4<1>;
L_0x600001800000 .functor OR 1, L_0x60000180fd40, L_0x60000180ff70, C4<0>, C4<0>;
L_0x600001800070 .functor AND 1, L_0x60000180f8e0, L_0x60000180fb10, C4<1>, C4<1>;
L_0x600001800150 .functor AND 1, L_0x600001800070, L_0x60000180fb80, C4<1>, C4<1>;
L_0x6000018001c0 .functor OR 1, L_0x600001800000, L_0x600001800150, C4<0>, C4<0>;
L_0x6000018000e0 .functor AND 1, L_0x60000180fd40, L_0x60000180fbf0, C4<1>, C4<1>;
L_0x600001800230 .functor OR 1, L_0x60000180fe20, L_0x6000018000e0, C4<0>, C4<0>;
L_0x6000018002a0 .functor AND 1, L_0x60000180fcd0, L_0x60000180fb80, C4<1>, C4<1>;
L_0x600001800310 .functor AND 1, L_0x6000018002a0, L_0x60000180fbf0, C4<1>, C4<1>;
L_0x600001800380 .functor OR 1, L_0x600001800230, L_0x600001800310, C4<0>, C4<0>;
L_0x6000018003f0 .functor AND 1, L_0x60000180f8e0, L_0x60000180fb10, C4<1>, C4<1>;
L_0x600001800460 .functor AND 1, L_0x6000018003f0, L_0x60000180fb80, C4<1>, C4<1>;
L_0x6000018004d0 .functor AND 1, L_0x600001800460, L_0x60000180fbf0, C4<1>, C4<1>;
L_0x600001800540 .functor OR 1, L_0x600001800380, L_0x6000018004d0, C4<0>, C4<0>;
L_0x6000018005b0 .functor AND 1, L_0x60000180fe20, L_0x60000180fc60, C4<1>, C4<1>;
L_0x600001800620 .functor OR 1, L_0x60000180fdb0, L_0x6000018005b0, C4<0>, C4<0>;
L_0x600001800690 .functor AND 1, L_0x60000180fd40, L_0x60000180fbf0, C4<1>, C4<1>;
L_0x600001800700 .functor AND 1, L_0x600001800690, L_0x60000180fc60, C4<1>, C4<1>;
L_0x600001800770 .functor OR 1, L_0x600001800620, L_0x600001800700, C4<0>, C4<0>;
L_0x6000018007e0 .functor AND 1, L_0x60000180fcd0, L_0x60000180fb80, C4<1>, C4<1>;
L_0x600001800850 .functor AND 1, L_0x6000018007e0, L_0x60000180fbf0, C4<1>, C4<1>;
L_0x6000018008c0 .functor AND 1, L_0x600001800850, L_0x60000180fc60, C4<1>, C4<1>;
L_0x600001800930 .functor OR 1, L_0x600001800770, L_0x6000018008c0, C4<0>, C4<0>;
L_0x6000018009a0 .functor AND 1, L_0x60000180f8e0, L_0x60000180fb10, C4<1>, C4<1>;
L_0x600001800a10 .functor AND 1, L_0x6000018009a0, L_0x60000180fb80, C4<1>, C4<1>;
L_0x600001800a80 .functor AND 1, L_0x600001800a10, L_0x60000180fbf0, C4<1>, C4<1>;
L_0x600001800af0 .functor AND 1, L_0x600001800a80, L_0x60000180fc60, C4<1>, C4<1>;
L_0x600001800b60 .functor OR 1, L_0x600001800930, L_0x600001800af0, C4<0>, C4<0>;
L_0x600001800bd0 .functor BUFZ 1, L_0x600001800b60, C4<0>, C4<0>, C4<0>;
L_0x600001800c40 .functor XOR 1, L_0x60000180fb10, L_0x60000180f8e0, C4<0>, C4<0>;
L_0x600001800cb0 .functor XOR 1, L_0x60000180fb80, L_0x60000180ff00, C4<0>, C4<0>;
L_0x600001800d20 .functor XOR 1, L_0x60000180fbf0, L_0x6000018001c0, C4<0>, C4<0>;
L_0x600001800d90 .functor XOR 1, L_0x60000180fc60, L_0x600001800540, C4<0>, C4<0>;
v0x600000305290_0 .net "A", 3 0, L_0x600000292300;  1 drivers
v0x600000305320_0 .net "B", 3 0, L_0x6000002923a0;  1 drivers
v0x6000003053b0_0 .net "C0", 0 0, L_0x60000180ff00;  1 drivers
v0x600000305440_0 .net "C1", 0 0, L_0x6000018001c0;  1 drivers
v0x6000003054d0_0 .net "C2", 0 0, L_0x600001800540;  1 drivers
v0x600000305560_0 .net "C3", 0 0, L_0x600001800b60;  1 drivers
v0x6000003055f0_0 .net "Cin", 0 0, L_0x60000180f8e0;  alias, 1 drivers
v0x600000305680_0 .net "Cout", 0 0, L_0x600001800bd0;  alias, 1 drivers
v0x600000305710_0 .net "G0", 0 0, L_0x60000180fcd0;  1 drivers
v0x6000003057a0_0 .net "G1", 0 0, L_0x60000180fd40;  1 drivers
v0x600000305830_0 .net "G2", 0 0, L_0x60000180fe20;  1 drivers
v0x6000003058c0_0 .net "G3", 0 0, L_0x60000180fdb0;  1 drivers
v0x600000305950_0 .net "P0", 0 0, L_0x60000180fb10;  1 drivers
v0x6000003059e0_0 .net "P1", 0 0, L_0x60000180fb80;  1 drivers
v0x600000305a70_0 .net "P2", 0 0, L_0x60000180fbf0;  1 drivers
v0x600000305b00_0 .net "P3", 0 0, L_0x60000180fc60;  1 drivers
v0x600000305b90_0 .net "Sum", 3 0, L_0x600000292260;  1 drivers
v0x600000305c20_0 .net *"_ivl_1", 0 0, L_0x600000291860;  1 drivers
v0x600000305cb0_0 .net *"_ivl_100", 0 0, L_0x600001800a10;  1 drivers
v0x600000305d40_0 .net *"_ivl_102", 0 0, L_0x600001800a80;  1 drivers
v0x600000305dd0_0 .net *"_ivl_104", 0 0, L_0x600001800af0;  1 drivers
v0x600000305e60_0 .net *"_ivl_112", 0 0, L_0x600001800c40;  1 drivers
v0x600000305ef0_0 .net *"_ivl_116", 0 0, L_0x600001800cb0;  1 drivers
v0x600000305f80_0 .net *"_ivl_120", 0 0, L_0x600001800d20;  1 drivers
v0x600000306010_0 .net *"_ivl_125", 0 0, L_0x600001800d90;  1 drivers
v0x6000003060a0_0 .net *"_ivl_13", 0 0, L_0x600000291ae0;  1 drivers
v0x600000306130_0 .net *"_ivl_15", 0 0, L_0x600000291b80;  1 drivers
v0x6000003061c0_0 .net *"_ivl_19", 0 0, L_0x600000291c20;  1 drivers
v0x600000306250_0 .net *"_ivl_21", 0 0, L_0x600000291cc0;  1 drivers
v0x6000003062e0_0 .net *"_ivl_25", 0 0, L_0x600000291d60;  1 drivers
v0x600000306370_0 .net *"_ivl_27", 0 0, L_0x600000291e00;  1 drivers
v0x600000306400_0 .net *"_ivl_3", 0 0, L_0x600000291900;  1 drivers
v0x600000306490_0 .net *"_ivl_31", 0 0, L_0x600000291ea0;  1 drivers
v0x600000306520_0 .net *"_ivl_33", 0 0, L_0x600000291f40;  1 drivers
v0x6000003065b0_0 .net *"_ivl_37", 0 0, L_0x600000291fe0;  1 drivers
v0x600000306640_0 .net *"_ivl_39", 0 0, L_0x600000292080;  1 drivers
v0x6000003066d0_0 .net *"_ivl_43", 0 0, L_0x600000292120;  1 drivers
v0x600000306760_0 .net *"_ivl_45", 0 0, L_0x6000002921c0;  1 drivers
v0x6000003067f0_0 .net *"_ivl_48", 0 0, L_0x60000180fe90;  1 drivers
v0x600000306880_0 .net *"_ivl_52", 0 0, L_0x60000180ff70;  1 drivers
v0x600000306910_0 .net *"_ivl_54", 0 0, L_0x600001800000;  1 drivers
v0x6000003069a0_0 .net *"_ivl_56", 0 0, L_0x600001800070;  1 drivers
v0x600000306a30_0 .net *"_ivl_58", 0 0, L_0x600001800150;  1 drivers
v0x600000306ac0_0 .net *"_ivl_62", 0 0, L_0x6000018000e0;  1 drivers
v0x600000306b50_0 .net *"_ivl_64", 0 0, L_0x600001800230;  1 drivers
v0x600000306be0_0 .net *"_ivl_66", 0 0, L_0x6000018002a0;  1 drivers
v0x600000306c70_0 .net *"_ivl_68", 0 0, L_0x600001800310;  1 drivers
v0x600000306d00_0 .net *"_ivl_7", 0 0, L_0x6000002919a0;  1 drivers
v0x600000306d90_0 .net *"_ivl_70", 0 0, L_0x600001800380;  1 drivers
v0x600000306e20_0 .net *"_ivl_72", 0 0, L_0x6000018003f0;  1 drivers
v0x600000306eb0_0 .net *"_ivl_74", 0 0, L_0x600001800460;  1 drivers
v0x600000306f40_0 .net *"_ivl_76", 0 0, L_0x6000018004d0;  1 drivers
v0x600000306fd0_0 .net *"_ivl_80", 0 0, L_0x6000018005b0;  1 drivers
v0x600000307060_0 .net *"_ivl_82", 0 0, L_0x600001800620;  1 drivers
v0x6000003070f0_0 .net *"_ivl_84", 0 0, L_0x600001800690;  1 drivers
v0x600000307180_0 .net *"_ivl_86", 0 0, L_0x600001800700;  1 drivers
v0x600000307210_0 .net *"_ivl_88", 0 0, L_0x600001800770;  1 drivers
v0x6000003072a0_0 .net *"_ivl_9", 0 0, L_0x600000291a40;  1 drivers
v0x600000307330_0 .net *"_ivl_90", 0 0, L_0x6000018007e0;  1 drivers
v0x6000003073c0_0 .net *"_ivl_92", 0 0, L_0x600001800850;  1 drivers
v0x600000307450_0 .net *"_ivl_94", 0 0, L_0x6000018008c0;  1 drivers
v0x6000003074e0_0 .net *"_ivl_96", 0 0, L_0x600001800930;  1 drivers
v0x600000307570_0 .net *"_ivl_98", 0 0, L_0x6000018009a0;  1 drivers
L_0x600000291860 .part L_0x600000292300, 0, 1;
L_0x600000291900 .part L_0x6000002923a0, 0, 1;
L_0x6000002919a0 .part L_0x600000292300, 1, 1;
L_0x600000291a40 .part L_0x6000002923a0, 1, 1;
L_0x600000291ae0 .part L_0x600000292300, 2, 1;
L_0x600000291b80 .part L_0x6000002923a0, 2, 1;
L_0x600000291c20 .part L_0x600000292300, 3, 1;
L_0x600000291cc0 .part L_0x6000002923a0, 3, 1;
L_0x600000291d60 .part L_0x600000292300, 0, 1;
L_0x600000291e00 .part L_0x6000002923a0, 0, 1;
L_0x600000291ea0 .part L_0x600000292300, 1, 1;
L_0x600000291f40 .part L_0x6000002923a0, 1, 1;
L_0x600000291fe0 .part L_0x600000292300, 2, 1;
L_0x600000292080 .part L_0x6000002923a0, 2, 1;
L_0x600000292120 .part L_0x600000292300, 3, 1;
L_0x6000002921c0 .part L_0x6000002923a0, 3, 1;
L_0x600000292260 .concat8 [ 1 1 1 1], L_0x600001800c40, L_0x600001800cb0, L_0x600001800d20, L_0x600001800d90;
S_0x7fcf31d1b620 .scope module, "CLA4_2" "CLA_4bit" 14 25, 10 1 0, S_0x7fcf31d1add0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001800e00 .functor XOR 1, L_0x600000292440, L_0x6000002924e0, C4<0>, C4<0>;
L_0x600001800e70 .functor XOR 1, L_0x600000292580, L_0x600000292620, C4<0>, C4<0>;
L_0x600001800ee0 .functor XOR 1, L_0x6000002926c0, L_0x600000292760, C4<0>, C4<0>;
L_0x600001800f50 .functor XOR 1, L_0x600000292800, L_0x6000002928a0, C4<0>, C4<0>;
L_0x600001800fc0 .functor AND 1, L_0x600000292940, L_0x6000002929e0, C4<1>, C4<1>;
L_0x600001801030 .functor AND 1, L_0x600000292a80, L_0x600000292b20, C4<1>, C4<1>;
L_0x600001801110 .functor AND 1, L_0x600000292bc0, L_0x600000292c60, C4<1>, C4<1>;
L_0x6000018010a0 .functor AND 1, L_0x600000292d00, L_0x600000292da0, C4<1>, C4<1>;
L_0x600001801180 .functor AND 1, L_0x600001800bd0, L_0x600001800e00, C4<1>, C4<1>;
L_0x6000018011f0 .functor OR 1, L_0x600001800fc0, L_0x600001801180, C4<0>, C4<0>;
L_0x600001801260 .functor AND 1, L_0x600001800fc0, L_0x600001800e70, C4<1>, C4<1>;
L_0x6000018012d0 .functor OR 1, L_0x600001801030, L_0x600001801260, C4<0>, C4<0>;
L_0x600001801340 .functor AND 1, L_0x600001800bd0, L_0x600001800e00, C4<1>, C4<1>;
L_0x600001801420 .functor AND 1, L_0x600001801340, L_0x600001800e70, C4<1>, C4<1>;
L_0x600001801490 .functor OR 1, L_0x6000018012d0, L_0x600001801420, C4<0>, C4<0>;
L_0x6000018013b0 .functor AND 1, L_0x600001801030, L_0x600001800ee0, C4<1>, C4<1>;
L_0x600001801500 .functor OR 1, L_0x600001801110, L_0x6000018013b0, C4<0>, C4<0>;
L_0x600001801570 .functor AND 1, L_0x600001800fc0, L_0x600001800e70, C4<1>, C4<1>;
L_0x6000018015e0 .functor AND 1, L_0x600001801570, L_0x600001800ee0, C4<1>, C4<1>;
L_0x600001801650 .functor OR 1, L_0x600001801500, L_0x6000018015e0, C4<0>, C4<0>;
L_0x6000018016c0 .functor AND 1, L_0x600001800bd0, L_0x600001800e00, C4<1>, C4<1>;
L_0x600001801730 .functor AND 1, L_0x6000018016c0, L_0x600001800e70, C4<1>, C4<1>;
L_0x6000018017a0 .functor AND 1, L_0x600001801730, L_0x600001800ee0, C4<1>, C4<1>;
L_0x600001801810 .functor OR 1, L_0x600001801650, L_0x6000018017a0, C4<0>, C4<0>;
L_0x600001801880 .functor AND 1, L_0x600001801110, L_0x600001800f50, C4<1>, C4<1>;
L_0x6000018018f0 .functor OR 1, L_0x6000018010a0, L_0x600001801880, C4<0>, C4<0>;
L_0x600001801960 .functor AND 1, L_0x600001801030, L_0x600001800ee0, C4<1>, C4<1>;
L_0x6000018019d0 .functor AND 1, L_0x600001801960, L_0x600001800f50, C4<1>, C4<1>;
L_0x600001801a40 .functor OR 1, L_0x6000018018f0, L_0x6000018019d0, C4<0>, C4<0>;
L_0x600001801ab0 .functor AND 1, L_0x600001800fc0, L_0x600001800e70, C4<1>, C4<1>;
L_0x600001801b20 .functor AND 1, L_0x600001801ab0, L_0x600001800ee0, C4<1>, C4<1>;
L_0x600001801b90 .functor AND 1, L_0x600001801b20, L_0x600001800f50, C4<1>, C4<1>;
L_0x600001801c00 .functor OR 1, L_0x600001801a40, L_0x600001801b90, C4<0>, C4<0>;
L_0x600001801c70 .functor AND 1, L_0x600001800bd0, L_0x600001800e00, C4<1>, C4<1>;
L_0x600001801ce0 .functor AND 1, L_0x600001801c70, L_0x600001800e70, C4<1>, C4<1>;
L_0x600001801d50 .functor AND 1, L_0x600001801ce0, L_0x600001800ee0, C4<1>, C4<1>;
L_0x600001801dc0 .functor AND 1, L_0x600001801d50, L_0x600001800f50, C4<1>, C4<1>;
L_0x600001801e30 .functor OR 1, L_0x600001801c00, L_0x600001801dc0, C4<0>, C4<0>;
L_0x600001801ea0 .functor BUFZ 1, L_0x600001801e30, C4<0>, C4<0>, C4<0>;
L_0x600001801f10 .functor XOR 1, L_0x600001800e00, L_0x600001800bd0, C4<0>, C4<0>;
L_0x600001801f80 .functor XOR 1, L_0x600001800e70, L_0x6000018011f0, C4<0>, C4<0>;
L_0x600001801ff0 .functor XOR 1, L_0x600001800ee0, L_0x600001801490, C4<0>, C4<0>;
L_0x600001802060 .functor XOR 1, L_0x600001800f50, L_0x600001801810, C4<0>, C4<0>;
v0x600000307600_0 .net "A", 3 0, L_0x600000292ee0;  1 drivers
v0x600000307690_0 .net "B", 3 0, L_0x600000292f80;  1 drivers
v0x600000307720_0 .net "C0", 0 0, L_0x6000018011f0;  1 drivers
v0x6000003077b0_0 .net "C1", 0 0, L_0x600001801490;  1 drivers
v0x600000307840_0 .net "C2", 0 0, L_0x600001801810;  1 drivers
v0x6000003078d0_0 .net "C3", 0 0, L_0x600001801e30;  1 drivers
v0x600000307960_0 .net "Cin", 0 0, L_0x600001800bd0;  alias, 1 drivers
v0x6000003079f0_0 .net "Cout", 0 0, L_0x600001801ea0;  alias, 1 drivers
v0x600000307a80_0 .net "G0", 0 0, L_0x600001800fc0;  1 drivers
v0x600000307b10_0 .net "G1", 0 0, L_0x600001801030;  1 drivers
v0x600000307ba0_0 .net "G2", 0 0, L_0x600001801110;  1 drivers
v0x600000307c30_0 .net "G3", 0 0, L_0x6000018010a0;  1 drivers
v0x600000307cc0_0 .net "P0", 0 0, L_0x600001800e00;  1 drivers
v0x600000307d50_0 .net "P1", 0 0, L_0x600001800e70;  1 drivers
v0x600000307de0_0 .net "P2", 0 0, L_0x600001800ee0;  1 drivers
v0x600000307e70_0 .net "P3", 0 0, L_0x600001800f50;  1 drivers
v0x600000307f00_0 .net "Sum", 3 0, L_0x600000292e40;  1 drivers
v0x600000318000_0 .net *"_ivl_1", 0 0, L_0x600000292440;  1 drivers
v0x600000318090_0 .net *"_ivl_100", 0 0, L_0x600001801ce0;  1 drivers
v0x600000318120_0 .net *"_ivl_102", 0 0, L_0x600001801d50;  1 drivers
v0x6000003181b0_0 .net *"_ivl_104", 0 0, L_0x600001801dc0;  1 drivers
v0x600000318240_0 .net *"_ivl_112", 0 0, L_0x600001801f10;  1 drivers
v0x6000003182d0_0 .net *"_ivl_116", 0 0, L_0x600001801f80;  1 drivers
v0x600000318360_0 .net *"_ivl_120", 0 0, L_0x600001801ff0;  1 drivers
v0x6000003183f0_0 .net *"_ivl_125", 0 0, L_0x600001802060;  1 drivers
v0x600000318480_0 .net *"_ivl_13", 0 0, L_0x6000002926c0;  1 drivers
v0x600000318510_0 .net *"_ivl_15", 0 0, L_0x600000292760;  1 drivers
v0x6000003185a0_0 .net *"_ivl_19", 0 0, L_0x600000292800;  1 drivers
v0x600000318630_0 .net *"_ivl_21", 0 0, L_0x6000002928a0;  1 drivers
v0x6000003186c0_0 .net *"_ivl_25", 0 0, L_0x600000292940;  1 drivers
v0x600000318750_0 .net *"_ivl_27", 0 0, L_0x6000002929e0;  1 drivers
v0x6000003187e0_0 .net *"_ivl_3", 0 0, L_0x6000002924e0;  1 drivers
v0x600000318870_0 .net *"_ivl_31", 0 0, L_0x600000292a80;  1 drivers
v0x600000318900_0 .net *"_ivl_33", 0 0, L_0x600000292b20;  1 drivers
v0x600000318990_0 .net *"_ivl_37", 0 0, L_0x600000292bc0;  1 drivers
v0x600000318a20_0 .net *"_ivl_39", 0 0, L_0x600000292c60;  1 drivers
v0x600000318ab0_0 .net *"_ivl_43", 0 0, L_0x600000292d00;  1 drivers
v0x600000318b40_0 .net *"_ivl_45", 0 0, L_0x600000292da0;  1 drivers
v0x600000318bd0_0 .net *"_ivl_48", 0 0, L_0x600001801180;  1 drivers
v0x600000318c60_0 .net *"_ivl_52", 0 0, L_0x600001801260;  1 drivers
v0x600000318cf0_0 .net *"_ivl_54", 0 0, L_0x6000018012d0;  1 drivers
v0x600000318d80_0 .net *"_ivl_56", 0 0, L_0x600001801340;  1 drivers
v0x600000318e10_0 .net *"_ivl_58", 0 0, L_0x600001801420;  1 drivers
v0x600000318ea0_0 .net *"_ivl_62", 0 0, L_0x6000018013b0;  1 drivers
v0x600000318f30_0 .net *"_ivl_64", 0 0, L_0x600001801500;  1 drivers
v0x600000318fc0_0 .net *"_ivl_66", 0 0, L_0x600001801570;  1 drivers
v0x600000319050_0 .net *"_ivl_68", 0 0, L_0x6000018015e0;  1 drivers
v0x6000003190e0_0 .net *"_ivl_7", 0 0, L_0x600000292580;  1 drivers
v0x600000319170_0 .net *"_ivl_70", 0 0, L_0x600001801650;  1 drivers
v0x600000319200_0 .net *"_ivl_72", 0 0, L_0x6000018016c0;  1 drivers
v0x600000319290_0 .net *"_ivl_74", 0 0, L_0x600001801730;  1 drivers
v0x600000319320_0 .net *"_ivl_76", 0 0, L_0x6000018017a0;  1 drivers
v0x6000003193b0_0 .net *"_ivl_80", 0 0, L_0x600001801880;  1 drivers
v0x600000319440_0 .net *"_ivl_82", 0 0, L_0x6000018018f0;  1 drivers
v0x6000003194d0_0 .net *"_ivl_84", 0 0, L_0x600001801960;  1 drivers
v0x600000319560_0 .net *"_ivl_86", 0 0, L_0x6000018019d0;  1 drivers
v0x6000003195f0_0 .net *"_ivl_88", 0 0, L_0x600001801a40;  1 drivers
v0x600000319680_0 .net *"_ivl_9", 0 0, L_0x600000292620;  1 drivers
v0x600000319710_0 .net *"_ivl_90", 0 0, L_0x600001801ab0;  1 drivers
v0x6000003197a0_0 .net *"_ivl_92", 0 0, L_0x600001801b20;  1 drivers
v0x600000319830_0 .net *"_ivl_94", 0 0, L_0x600001801b90;  1 drivers
v0x6000003198c0_0 .net *"_ivl_96", 0 0, L_0x600001801c00;  1 drivers
v0x600000319950_0 .net *"_ivl_98", 0 0, L_0x600001801c70;  1 drivers
L_0x600000292440 .part L_0x600000292ee0, 0, 1;
L_0x6000002924e0 .part L_0x600000292f80, 0, 1;
L_0x600000292580 .part L_0x600000292ee0, 1, 1;
L_0x600000292620 .part L_0x600000292f80, 1, 1;
L_0x6000002926c0 .part L_0x600000292ee0, 2, 1;
L_0x600000292760 .part L_0x600000292f80, 2, 1;
L_0x600000292800 .part L_0x600000292ee0, 3, 1;
L_0x6000002928a0 .part L_0x600000292f80, 3, 1;
L_0x600000292940 .part L_0x600000292ee0, 0, 1;
L_0x6000002929e0 .part L_0x600000292f80, 0, 1;
L_0x600000292a80 .part L_0x600000292ee0, 1, 1;
L_0x600000292b20 .part L_0x600000292f80, 1, 1;
L_0x600000292bc0 .part L_0x600000292ee0, 2, 1;
L_0x600000292c60 .part L_0x600000292f80, 2, 1;
L_0x600000292d00 .part L_0x600000292ee0, 3, 1;
L_0x600000292da0 .part L_0x600000292f80, 3, 1;
L_0x600000292e40 .concat8 [ 1 1 1 1], L_0x600001801f10, L_0x600001801f80, L_0x600001801ff0, L_0x600001802060;
S_0x7fcf31d1b990 .scope module, "CLA4_3" "CLA_4bit" 14 26, 10 1 0, S_0x7fcf31d1add0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018020d0 .functor XOR 1, L_0x600000293020, L_0x6000002930c0, C4<0>, C4<0>;
L_0x600001802140 .functor XOR 1, L_0x600000293160, L_0x600000293200, C4<0>, C4<0>;
L_0x6000018021b0 .functor XOR 1, L_0x6000002932a0, L_0x600000293340, C4<0>, C4<0>;
L_0x600001802220 .functor XOR 1, L_0x6000002933e0, L_0x600000293480, C4<0>, C4<0>;
L_0x600001802290 .functor AND 1, L_0x600000293520, L_0x6000002935c0, C4<1>, C4<1>;
L_0x600001802300 .functor AND 1, L_0x600000293660, L_0x600000293700, C4<1>, C4<1>;
L_0x6000018023e0 .functor AND 1, L_0x6000002937a0, L_0x600000293840, C4<1>, C4<1>;
L_0x600001802370 .functor AND 1, L_0x6000002938e0, L_0x600000293980, C4<1>, C4<1>;
L_0x600001802450 .functor AND 1, L_0x600001801ea0, L_0x6000018020d0, C4<1>, C4<1>;
L_0x6000018024c0 .functor OR 1, L_0x600001802290, L_0x600001802450, C4<0>, C4<0>;
L_0x600001802530 .functor AND 1, L_0x600001802290, L_0x600001802140, C4<1>, C4<1>;
L_0x6000018025a0 .functor OR 1, L_0x600001802300, L_0x600001802530, C4<0>, C4<0>;
L_0x600001802610 .functor AND 1, L_0x600001801ea0, L_0x6000018020d0, C4<1>, C4<1>;
L_0x6000018026f0 .functor AND 1, L_0x600001802610, L_0x600001802140, C4<1>, C4<1>;
L_0x600001802760 .functor OR 1, L_0x6000018025a0, L_0x6000018026f0, C4<0>, C4<0>;
L_0x600001802680 .functor AND 1, L_0x600001802300, L_0x6000018021b0, C4<1>, C4<1>;
L_0x6000018027d0 .functor OR 1, L_0x6000018023e0, L_0x600001802680, C4<0>, C4<0>;
L_0x600001802840 .functor AND 1, L_0x600001802290, L_0x600001802140, C4<1>, C4<1>;
L_0x6000018028b0 .functor AND 1, L_0x600001802840, L_0x6000018021b0, C4<1>, C4<1>;
L_0x600001802920 .functor OR 1, L_0x6000018027d0, L_0x6000018028b0, C4<0>, C4<0>;
L_0x600001802990 .functor AND 1, L_0x600001801ea0, L_0x6000018020d0, C4<1>, C4<1>;
L_0x600001802a00 .functor AND 1, L_0x600001802990, L_0x600001802140, C4<1>, C4<1>;
L_0x600001802a70 .functor AND 1, L_0x600001802a00, L_0x6000018021b0, C4<1>, C4<1>;
L_0x600001802ae0 .functor OR 1, L_0x600001802920, L_0x600001802a70, C4<0>, C4<0>;
L_0x600001802b50 .functor AND 1, L_0x6000018023e0, L_0x600001802220, C4<1>, C4<1>;
L_0x600001802bc0 .functor OR 1, L_0x600001802370, L_0x600001802b50, C4<0>, C4<0>;
L_0x600001802c30 .functor AND 1, L_0x600001802300, L_0x6000018021b0, C4<1>, C4<1>;
L_0x600001802ca0 .functor AND 1, L_0x600001802c30, L_0x600001802220, C4<1>, C4<1>;
L_0x600001802d10 .functor OR 1, L_0x600001802bc0, L_0x600001802ca0, C4<0>, C4<0>;
L_0x600001802d80 .functor AND 1, L_0x600001802290, L_0x600001802140, C4<1>, C4<1>;
L_0x600001802df0 .functor AND 1, L_0x600001802d80, L_0x6000018021b0, C4<1>, C4<1>;
L_0x600001802e60 .functor AND 1, L_0x600001802df0, L_0x600001802220, C4<1>, C4<1>;
L_0x600001802ed0 .functor OR 1, L_0x600001802d10, L_0x600001802e60, C4<0>, C4<0>;
L_0x600001802f40 .functor AND 1, L_0x600001801ea0, L_0x6000018020d0, C4<1>, C4<1>;
L_0x600001802fb0 .functor AND 1, L_0x600001802f40, L_0x600001802140, C4<1>, C4<1>;
L_0x600001803020 .functor AND 1, L_0x600001802fb0, L_0x6000018021b0, C4<1>, C4<1>;
L_0x600001803090 .functor AND 1, L_0x600001803020, L_0x600001802220, C4<1>, C4<1>;
L_0x600001803100 .functor OR 1, L_0x600001802ed0, L_0x600001803090, C4<0>, C4<0>;
L_0x600001803170 .functor BUFZ 1, L_0x600001803100, C4<0>, C4<0>, C4<0>;
L_0x6000018031e0 .functor XOR 1, L_0x6000018020d0, L_0x600001801ea0, C4<0>, C4<0>;
L_0x600001803250 .functor XOR 1, L_0x600001802140, L_0x6000018024c0, C4<0>, C4<0>;
L_0x6000018032c0 .functor XOR 1, L_0x6000018021b0, L_0x600001802760, C4<0>, C4<0>;
L_0x600001803330 .functor XOR 1, L_0x600001802220, L_0x600001802ae0, C4<0>, C4<0>;
v0x6000003199e0_0 .net "A", 3 0, L_0x600000293ac0;  1 drivers
v0x600000319a70_0 .net "B", 3 0, L_0x600000293b60;  1 drivers
v0x600000319b00_0 .net "C0", 0 0, L_0x6000018024c0;  1 drivers
v0x600000319b90_0 .net "C1", 0 0, L_0x600001802760;  1 drivers
v0x600000319c20_0 .net "C2", 0 0, L_0x600001802ae0;  1 drivers
v0x600000319cb0_0 .net "C3", 0 0, L_0x600001803100;  1 drivers
v0x600000319d40_0 .net "Cin", 0 0, L_0x600001801ea0;  alias, 1 drivers
v0x600000319dd0_0 .net "Cout", 0 0, L_0x600001803170;  alias, 1 drivers
v0x600000319e60_0 .net "G0", 0 0, L_0x600001802290;  1 drivers
v0x600000319ef0_0 .net "G1", 0 0, L_0x600001802300;  1 drivers
v0x600000319f80_0 .net "G2", 0 0, L_0x6000018023e0;  1 drivers
v0x60000031a010_0 .net "G3", 0 0, L_0x600001802370;  1 drivers
v0x60000031a0a0_0 .net "P0", 0 0, L_0x6000018020d0;  1 drivers
v0x60000031a130_0 .net "P1", 0 0, L_0x600001802140;  1 drivers
v0x60000031a1c0_0 .net "P2", 0 0, L_0x6000018021b0;  1 drivers
v0x60000031a250_0 .net "P3", 0 0, L_0x600001802220;  1 drivers
v0x60000031a2e0_0 .net "Sum", 3 0, L_0x600000293a20;  1 drivers
v0x60000031a370_0 .net *"_ivl_1", 0 0, L_0x600000293020;  1 drivers
v0x60000031a400_0 .net *"_ivl_100", 0 0, L_0x600001802fb0;  1 drivers
v0x60000031a490_0 .net *"_ivl_102", 0 0, L_0x600001803020;  1 drivers
v0x60000031a520_0 .net *"_ivl_104", 0 0, L_0x600001803090;  1 drivers
v0x60000031a5b0_0 .net *"_ivl_112", 0 0, L_0x6000018031e0;  1 drivers
v0x60000031a640_0 .net *"_ivl_116", 0 0, L_0x600001803250;  1 drivers
v0x60000031a6d0_0 .net *"_ivl_120", 0 0, L_0x6000018032c0;  1 drivers
v0x60000031a760_0 .net *"_ivl_125", 0 0, L_0x600001803330;  1 drivers
v0x60000031a7f0_0 .net *"_ivl_13", 0 0, L_0x6000002932a0;  1 drivers
v0x60000031a880_0 .net *"_ivl_15", 0 0, L_0x600000293340;  1 drivers
v0x60000031a910_0 .net *"_ivl_19", 0 0, L_0x6000002933e0;  1 drivers
v0x60000031a9a0_0 .net *"_ivl_21", 0 0, L_0x600000293480;  1 drivers
v0x60000031aa30_0 .net *"_ivl_25", 0 0, L_0x600000293520;  1 drivers
v0x60000031aac0_0 .net *"_ivl_27", 0 0, L_0x6000002935c0;  1 drivers
v0x60000031ab50_0 .net *"_ivl_3", 0 0, L_0x6000002930c0;  1 drivers
v0x60000031abe0_0 .net *"_ivl_31", 0 0, L_0x600000293660;  1 drivers
v0x60000031ac70_0 .net *"_ivl_33", 0 0, L_0x600000293700;  1 drivers
v0x60000031ad00_0 .net *"_ivl_37", 0 0, L_0x6000002937a0;  1 drivers
v0x60000031ad90_0 .net *"_ivl_39", 0 0, L_0x600000293840;  1 drivers
v0x60000031ae20_0 .net *"_ivl_43", 0 0, L_0x6000002938e0;  1 drivers
v0x60000031aeb0_0 .net *"_ivl_45", 0 0, L_0x600000293980;  1 drivers
v0x60000031af40_0 .net *"_ivl_48", 0 0, L_0x600001802450;  1 drivers
v0x60000031afd0_0 .net *"_ivl_52", 0 0, L_0x600001802530;  1 drivers
v0x60000031b060_0 .net *"_ivl_54", 0 0, L_0x6000018025a0;  1 drivers
v0x60000031b0f0_0 .net *"_ivl_56", 0 0, L_0x600001802610;  1 drivers
v0x60000031b180_0 .net *"_ivl_58", 0 0, L_0x6000018026f0;  1 drivers
v0x60000031b210_0 .net *"_ivl_62", 0 0, L_0x600001802680;  1 drivers
v0x60000031b2a0_0 .net *"_ivl_64", 0 0, L_0x6000018027d0;  1 drivers
v0x60000031b330_0 .net *"_ivl_66", 0 0, L_0x600001802840;  1 drivers
v0x60000031b3c0_0 .net *"_ivl_68", 0 0, L_0x6000018028b0;  1 drivers
v0x60000031b450_0 .net *"_ivl_7", 0 0, L_0x600000293160;  1 drivers
v0x60000031b4e0_0 .net *"_ivl_70", 0 0, L_0x600001802920;  1 drivers
v0x60000031b570_0 .net *"_ivl_72", 0 0, L_0x600001802990;  1 drivers
v0x60000031b600_0 .net *"_ivl_74", 0 0, L_0x600001802a00;  1 drivers
v0x60000031b690_0 .net *"_ivl_76", 0 0, L_0x600001802a70;  1 drivers
v0x60000031b720_0 .net *"_ivl_80", 0 0, L_0x600001802b50;  1 drivers
v0x60000031b7b0_0 .net *"_ivl_82", 0 0, L_0x600001802bc0;  1 drivers
v0x60000031b840_0 .net *"_ivl_84", 0 0, L_0x600001802c30;  1 drivers
v0x60000031b8d0_0 .net *"_ivl_86", 0 0, L_0x600001802ca0;  1 drivers
v0x60000031b960_0 .net *"_ivl_88", 0 0, L_0x600001802d10;  1 drivers
v0x60000031b9f0_0 .net *"_ivl_9", 0 0, L_0x600000293200;  1 drivers
v0x60000031ba80_0 .net *"_ivl_90", 0 0, L_0x600001802d80;  1 drivers
v0x60000031bb10_0 .net *"_ivl_92", 0 0, L_0x600001802df0;  1 drivers
v0x60000031bba0_0 .net *"_ivl_94", 0 0, L_0x600001802e60;  1 drivers
v0x60000031bc30_0 .net *"_ivl_96", 0 0, L_0x600001802ed0;  1 drivers
v0x60000031bcc0_0 .net *"_ivl_98", 0 0, L_0x600001802f40;  1 drivers
L_0x600000293020 .part L_0x600000293ac0, 0, 1;
L_0x6000002930c0 .part L_0x600000293b60, 0, 1;
L_0x600000293160 .part L_0x600000293ac0, 1, 1;
L_0x600000293200 .part L_0x600000293b60, 1, 1;
L_0x6000002932a0 .part L_0x600000293ac0, 2, 1;
L_0x600000293340 .part L_0x600000293b60, 2, 1;
L_0x6000002933e0 .part L_0x600000293ac0, 3, 1;
L_0x600000293480 .part L_0x600000293b60, 3, 1;
L_0x600000293520 .part L_0x600000293ac0, 0, 1;
L_0x6000002935c0 .part L_0x600000293b60, 0, 1;
L_0x600000293660 .part L_0x600000293ac0, 1, 1;
L_0x600000293700 .part L_0x600000293b60, 1, 1;
L_0x6000002937a0 .part L_0x600000293ac0, 2, 1;
L_0x600000293840 .part L_0x600000293b60, 2, 1;
L_0x6000002938e0 .part L_0x600000293ac0, 3, 1;
L_0x600000293980 .part L_0x600000293b60, 3, 1;
L_0x600000293a20 .concat8 [ 1 1 1 1], L_0x6000018031e0, L_0x600001803250, L_0x6000018032c0, L_0x600001803330;
S_0x7fcf31d1bd00 .scope module, "ishift_0" "Shifter" 8 39, 15 1 0, S_0x7fcf31d19850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Shift_Out";
    .port_info 1 /INPUT 16 "Shift_In";
    .port_info 2 /INPUT 4 "Shift_Val";
    .port_info 3 /INPUT 1 "Mode";
v0x60000031c750_0 .net "Mode", 0 0, L_0x600000560fa0;  1 drivers
v0x60000031c7e0_0 .net "Shift_In", 15 0, L_0x600000290aa0;  alias, 1 drivers
v0x60000031c870_0 .net "Shift_Out", 15 0, L_0x600000560e60;  alias, 1 drivers
v0x60000031c900_0 .net "Shift_Val", 3 0, L_0x600000560f00;  1 drivers
v0x60000031c990_0 .net *"_ivl_1", 0 0, L_0x60000056f5c0;  1 drivers
v0x60000031ca20_0 .net *"_ivl_11", 0 0, L_0x60000056f840;  1 drivers
v0x60000031cab0_0 .net *"_ivl_12", 15 0, L_0x60000056f980;  1 drivers
v0x60000031cb40_0 .net *"_ivl_14", 13 0, L_0x60000056f8e0;  1 drivers
L_0x7fcf32d95378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000031cbd0_0 .net *"_ivl_16", 1 0, L_0x7fcf32d95378;  1 drivers
v0x60000031cc60_0 .net *"_ivl_2", 15 0, L_0x60000056f700;  1 drivers
v0x60000031ccf0_0 .net *"_ivl_21", 0 0, L_0x60000056fac0;  1 drivers
v0x60000031cd80_0 .net *"_ivl_22", 15 0, L_0x60000056fc00;  1 drivers
v0x60000031ce10_0 .net *"_ivl_24", 11 0, L_0x60000056fb60;  1 drivers
L_0x7fcf32d953c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000031cea0_0 .net *"_ivl_26", 3 0, L_0x7fcf32d953c0;  1 drivers
v0x60000031cf30_0 .net *"_ivl_31", 0 0, L_0x60000056fd40;  1 drivers
v0x60000031cfc0_0 .net *"_ivl_32", 15 0, L_0x60000056fe80;  1 drivers
v0x60000031d050_0 .net *"_ivl_34", 7 0, L_0x60000056fde0;  1 drivers
L_0x7fcf32d95408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60000031d0e0_0 .net *"_ivl_36", 7 0, L_0x7fcf32d95408;  1 drivers
v0x60000031d170_0 .net *"_ivl_4", 14 0, L_0x60000056f660;  1 drivers
v0x60000031d200_0 .net *"_ivl_41", 0 0, L_0x600000560000;  1 drivers
v0x60000031d290_0 .net *"_ivl_43", 0 0, L_0x6000005600a0;  1 drivers
v0x60000031d320_0 .net *"_ivl_45", 14 0, L_0x600000560140;  1 drivers
v0x60000031d3b0_0 .net *"_ivl_46", 15 0, L_0x600000560280;  1 drivers
v0x60000031d440_0 .net *"_ivl_51", 0 0, L_0x6000005601e0;  1 drivers
v0x60000031d4d0_0 .net *"_ivl_53", 0 0, L_0x6000005603c0;  1 drivers
v0x60000031d560_0 .net *"_ivl_54", 1 0, L_0x600000560460;  1 drivers
v0x60000031d5f0_0 .net *"_ivl_57", 13 0, L_0x600000560500;  1 drivers
v0x60000031d680_0 .net *"_ivl_58", 15 0, L_0x6000005605a0;  1 drivers
L_0x7fcf32d95330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000031d710_0 .net *"_ivl_6", 0 0, L_0x7fcf32d95330;  1 drivers
v0x60000031d7a0_0 .net *"_ivl_63", 0 0, L_0x6000005606e0;  1 drivers
v0x60000031d830_0 .net *"_ivl_65", 0 0, L_0x600000560780;  1 drivers
v0x60000031d8c0_0 .net *"_ivl_66", 3 0, L_0x600000560820;  1 drivers
v0x60000031d950_0 .net *"_ivl_69", 11 0, L_0x6000005608c0;  1 drivers
v0x60000031d9e0_0 .net *"_ivl_70", 15 0, L_0x600000560960;  1 drivers
v0x60000031da70_0 .net *"_ivl_75", 0 0, L_0x600000560aa0;  1 drivers
v0x60000031db00_0 .net *"_ivl_77", 0 0, L_0x600000560b40;  1 drivers
v0x60000031db90_0 .net *"_ivl_78", 7 0, L_0x600000560be0;  1 drivers
v0x60000031dc20_0 .net *"_ivl_81", 7 0, L_0x600000560c80;  1 drivers
v0x60000031dcb0_0 .net *"_ivl_82", 15 0, L_0x600000560d20;  1 drivers
v0x60000031dd40_0 .net "lbit0", 15 0, L_0x60000056f7a0;  1 drivers
v0x60000031ddd0_0 .net "lbit1", 15 0, L_0x60000056fa20;  1 drivers
v0x60000031de60_0 .net "lbit2", 15 0, L_0x60000056fca0;  1 drivers
v0x60000031def0_0 .net "lbit3", 15 0, L_0x60000056ff20;  1 drivers
v0x60000031df80_0 .net "rbit0", 15 0, L_0x600000560320;  1 drivers
v0x60000031e010_0 .net "rbit1", 15 0, L_0x600000560640;  1 drivers
v0x60000031e0a0_0 .net "rbit2", 15 0, L_0x600000560a00;  1 drivers
v0x60000031e130_0 .net "rbit3", 15 0, L_0x600000560dc0;  1 drivers
L_0x60000056f5c0 .part L_0x600000560f00, 0, 1;
L_0x60000056f660 .part L_0x600000290aa0, 0, 15;
L_0x60000056f700 .concat [ 1 15 0 0], L_0x7fcf32d95330, L_0x60000056f660;
L_0x60000056f7a0 .functor MUXZ 16, L_0x600000290aa0, L_0x60000056f700, L_0x60000056f5c0, C4<>;
L_0x60000056f840 .part L_0x600000560f00, 1, 1;
L_0x60000056f8e0 .part L_0x60000056f7a0, 0, 14;
L_0x60000056f980 .concat [ 2 14 0 0], L_0x7fcf32d95378, L_0x60000056f8e0;
L_0x60000056fa20 .functor MUXZ 16, L_0x60000056f7a0, L_0x60000056f980, L_0x60000056f840, C4<>;
L_0x60000056fac0 .part L_0x600000560f00, 2, 1;
L_0x60000056fb60 .part L_0x60000056fa20, 0, 12;
L_0x60000056fc00 .concat [ 4 12 0 0], L_0x7fcf32d953c0, L_0x60000056fb60;
L_0x60000056fca0 .functor MUXZ 16, L_0x60000056fa20, L_0x60000056fc00, L_0x60000056fac0, C4<>;
L_0x60000056fd40 .part L_0x600000560f00, 3, 1;
L_0x60000056fde0 .part L_0x60000056fa20, 0, 8;
L_0x60000056fe80 .concat [ 8 8 0 0], L_0x7fcf32d95408, L_0x60000056fde0;
L_0x60000056ff20 .functor MUXZ 16, L_0x60000056fca0, L_0x60000056fe80, L_0x60000056fd40, C4<>;
L_0x600000560000 .part L_0x600000560f00, 0, 1;
L_0x6000005600a0 .part L_0x600000290aa0, 15, 1;
L_0x600000560140 .part L_0x600000290aa0, 1, 15;
L_0x600000560280 .concat [ 15 1 0 0], L_0x600000560140, L_0x6000005600a0;
L_0x600000560320 .functor MUXZ 16, L_0x600000290aa0, L_0x600000560280, L_0x600000560000, C4<>;
L_0x6000005601e0 .part L_0x600000560f00, 1, 1;
L_0x6000005603c0 .part L_0x600000560320, 15, 1;
L_0x600000560460 .concat [ 1 1 0 0], L_0x6000005603c0, L_0x6000005603c0;
L_0x600000560500 .part L_0x600000560320, 2, 14;
L_0x6000005605a0 .concat [ 14 2 0 0], L_0x600000560500, L_0x600000560460;
L_0x600000560640 .functor MUXZ 16, L_0x600000560320, L_0x6000005605a0, L_0x6000005601e0, C4<>;
L_0x6000005606e0 .part L_0x600000560f00, 2, 1;
L_0x600000560780 .part L_0x600000560640, 15, 1;
L_0x600000560820 .concat [ 1 1 1 1], L_0x600000560780, L_0x600000560780, L_0x600000560780, L_0x600000560780;
L_0x6000005608c0 .part L_0x600000560640, 4, 12;
L_0x600000560960 .concat [ 12 4 0 0], L_0x6000005608c0, L_0x600000560820;
L_0x600000560a00 .functor MUXZ 16, L_0x600000560640, L_0x600000560960, L_0x6000005606e0, C4<>;
L_0x600000560aa0 .part L_0x600000560f00, 3, 1;
L_0x600000560b40 .part L_0x600000560a00, 15, 1;
LS_0x600000560be0_0_0 .concat [ 1 1 1 1], L_0x600000560b40, L_0x600000560b40, L_0x600000560b40, L_0x600000560b40;
LS_0x600000560be0_0_4 .concat [ 1 1 1 1], L_0x600000560b40, L_0x600000560b40, L_0x600000560b40, L_0x600000560b40;
L_0x600000560be0 .concat [ 4 4 0 0], LS_0x600000560be0_0_0, LS_0x600000560be0_0_4;
L_0x600000560c80 .part L_0x600000560a00, 8, 8;
L_0x600000560d20 .concat [ 8 8 0 0], L_0x600000560c80, L_0x600000560be0;
L_0x600000560dc0 .functor MUXZ 16, L_0x600000560a00, L_0x600000560d20, L_0x600000560aa0, C4<>;
L_0x600000560e60 .functor MUXZ 16, L_0x60000056ff20, L_0x600000560dc0, L_0x600000560fa0, C4<>;
S_0x7fcf32a51e30 .scope module, "D_X_flops0" "D_X_Flops" 7 141, 16 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "ALUsrc_in";
    .port_info 4 /OUTPUT 1 "ALUsrc_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /OUTPUT 1 "MemRead_out";
    .port_info 11 /INPUT 1 "MemWrite_in";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /INPUT 1 "branch_inst_in";
    .port_info 14 /OUTPUT 1 "branch_inst_out";
    .port_info 15 /INPUT 1 "branch_src_in";
    .port_info 16 /OUTPUT 1 "branch_src_out";
    .port_info 17 /INPUT 1 "RegDst_in";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /INPUT 1 "SavePC_in";
    .port_info 20 /OUTPUT 1 "SavePC_out";
    .port_info 21 /INPUT 1 "halt_in";
    .port_info 22 /OUTPUT 1 "halt_out";
    .port_info 23 /INPUT 1 "LoadPartial_in";
    .port_info 24 /OUTPUT 1 "LoadPartial_out";
    .port_info 25 /INPUT 16 "instruction_in";
    .port_info 26 /OUTPUT 16 "instruction_out";
    .port_info 27 /INPUT 16 "a_in";
    .port_info 28 /OUTPUT 16 "a_out";
    .port_info 29 /INPUT 16 "b_in";
    .port_info 30 /OUTPUT 16 "b_out";
    .port_info 31 /INPUT 16 "imm_in";
    .port_info 32 /OUTPUT 16 "imm_out";
    .port_info 33 /INPUT 16 "oldPC_in";
    .port_info 34 /OUTPUT 16 "oldPC_out";
    .port_info 35 /INPUT 16 "newPC_in";
    .port_info 36 /OUTPUT 16 "newPC_out";
    .port_info 37 /INPUT 4 "reg_dest_in";
    .port_info 38 /OUTPUT 4 "reg_dest_out";
    .port_info 39 /INPUT 4 "Source1_in";
    .port_info 40 /OUTPUT 4 "Source1_out";
    .port_info 41 /INPUT 4 "Source2_in";
    .port_info 42 /OUTPUT 4 "Source2_out";
v0x6000003a9050_0 .net "ALUsrc_in", 0 0, L_0x60000029cf00;  alias, 1 drivers
v0x6000003a90e0_0 .net "ALUsrc_out", 0 0, v0x6000003026d0_0;  alias, 1 drivers
v0x6000003a9170_0 .net "LoadPartial_in", 0 0, L_0x60000029c820;  alias, 1 drivers
v0x6000003a9200_0 .net "LoadPartial_out", 0 0, v0x60000032fba0_0;  alias, 1 drivers
v0x6000003a9290_0 .net "MemRead_in", 0 0, L_0x60000029c460;  alias, 1 drivers
v0x6000003a9320_0 .net "MemRead_out", 0 0, L_0x60000183d8f0;  alias, 1 drivers
v0x6000003a93b0_0 .net "MemWrite_in", 0 0, L_0x60000029c640;  alias, 1 drivers
v0x6000003a9440_0 .net "MemWrite_out", 0 0, L_0x60000183d960;  alias, 1 drivers
v0x6000003a94d0_0 .net "MemtoReg_in", 0 0, L_0x60000029c500;  alias, 1 drivers
v0x6000003a9560_0 .net "MemtoReg_out", 0 0, L_0x60000183d810;  alias, 1 drivers
v0x6000003a95f0_0 .net "RegDst_in", 0 0, L_0x60000029c280;  alias, 1 drivers
v0x6000003a9680_0 .net "RegDst_out", 0 0, L_0x60000183dab0;  alias, 1 drivers
v0x6000003a9710_0 .net "RegWrite_in", 0 0, L_0x6000018278e0;  alias, 1 drivers
v0x6000003a97a0_0 .net "RegWrite_out", 0 0, L_0x60000183d880;  alias, 1 drivers
v0x6000003a9830_0 .net "SavePC_in", 0 0, L_0x60000029c960;  alias, 1 drivers
v0x6000003a98c0_0 .net "SavePC_out", 0 0, L_0x60000183db20;  alias, 1 drivers
v0x6000003a9950_0 .net "Source1_in", 3 0, L_0x6000002dc640;  alias, 1 drivers
v0x6000003a99e0_0 .net "Source1_out", 3 0, L_0x6000002c0a00;  alias, 1 drivers
v0x6000003a9a70_0 .net "Source2_in", 3 0, L_0x6000002dc820;  alias, 1 drivers
v0x6000003a9b00_0 .net "Source2_out", 3 0, L_0x6000002c0d20;  alias, 1 drivers
v0x6000003a9b90_0 .net "a_in", 15 0, L_0x60000029a800;  alias, 1 drivers
v0x6000003a9c20_0 .net8 "a_out", 15 0, p0x7fcf318a13e8;  alias, 0 drivers, strength-aware
v0x6000003a9cb0_0 .net "b_in", 15 0, L_0x60000029a940;  alias, 1 drivers
v0x6000003a9d40_0 .net8 "b_out", 15 0, p0x7fcf318a6558;  alias, 0 drivers, strength-aware
v0x6000003a9dd0_0 .net "branch_inst_in", 0 0, L_0x60000029ba20;  alias, 1 drivers
v0x6000003a9e60_0 .net "branch_inst_out", 0 0, L_0x60000183d9d0;  alias, 1 drivers
v0x6000003a9ef0_0 .net "branch_src_in", 0 0, L_0x60000029bac0;  alias, 1 drivers
v0x6000003a9f80_0 .net "branch_src_out", 0 0, L_0x60000183da40;  alias, 1 drivers
v0x6000003aa010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003aa0a0_0 .net "halt_in", 0 0, o0x7fcf318a6a68;  alias, 0 drivers
v0x6000003aa130_0 .net "halt_out", 0 0, L_0x60000183db90;  alias, 1 drivers
v0x6000003aa1c0_0 .net "imm_in", 15 0, L_0x6000002dd400;  alias, 1 drivers
v0x6000003aa250_0 .net8 "imm_out", 15 0, p0x7fcf318aab48;  alias, 0 drivers, strength-aware
v0x6000003aa2e0_0 .net8 "instruction_in", 15 0, p0x7fcf318aed18;  alias, 0 drivers, strength-aware
v0x6000003aa370_0 .net8 "instruction_out", 15 0, p0x7fcf318aecb8;  alias, 0 drivers, strength-aware
v0x6000003aa400_0 .net8 "newPC_in", 15 0, p0x7fcf318b2e88;  alias, 0 drivers, strength-aware
v0x6000003aa490_0 .net8 "newPC_out", 15 0, p0x7fcf318b2e28;  alias, 0 drivers, strength-aware
v0x6000003aa520_0 .net8 "oldPC_in", 15 0, p0x7fcf318b6ff8;  alias, 0 drivers, strength-aware
v0x6000003aa5b0_0 .net8 "oldPC_out", 15 0, p0x7fcf318b6f98;  alias, 0 drivers, strength-aware
v0x6000003aa640_0 .net "reg_dest_in", 3 0, L_0x6000002dd540;  alias, 1 drivers
v0x6000003aa6d0_0 .net "reg_dest_out", 3 0, L_0x6000002c06e0;  alias, 1 drivers
v0x6000003aa760_0 .net "rst", 0 0, L_0x600001830b60;  1 drivers
v0x6000003aa7f0_0 .net "wen", 0 0, L_0x600001830bd0;  1 drivers
L_0x6000002c06e0 .concat [ 1 1 1 1], v0x6000003a8510_0, v0x6000003a8870_0, v0x6000003a8bd0_0, v0x6000003a8f30_0;
L_0x6000002c0780 .part L_0x6000002dd540, 0, 1;
L_0x6000002c0820 .part L_0x6000002dd540, 1, 1;
L_0x6000002c08c0 .part L_0x6000002dd540, 2, 1;
L_0x6000002c0960 .part L_0x6000002dd540, 3, 1;
L_0x6000002c0a00 .concat [ 1 1 1 1], v0x6000003153b0_0, v0x600000315710_0, v0x600000315a70_0, v0x600000315dd0_0;
L_0x6000002c0aa0 .part L_0x6000002dc640, 0, 1;
L_0x6000002c0b40 .part L_0x6000002dc640, 1, 1;
L_0x6000002c0be0 .part L_0x6000002dc640, 2, 1;
L_0x6000002c0c80 .part L_0x6000002dc640, 3, 1;
L_0x6000002c0d20 .concat [ 1 1 1 1], v0x600000316130_0, v0x600000316490_0, v0x6000003167f0_0, v0x600000316b50_0;
L_0x6000002c0dc0 .part L_0x6000002dc820, 0, 1;
L_0x6000002c0e60 .part L_0x6000002dc820, 1, 1;
L_0x6000002c0f00 .part L_0x6000002dc820, 2, 1;
L_0x6000002c0fa0 .part L_0x6000002dc820, 3, 1;
S_0x7fcf32a516c0 .scope module, "ALUsrc_dff" "dff" 16 62, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000310630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000302520_0 .net "d", 0 0, L_0x60000029cf00;  alias, 1 drivers
v0x6000003025b0_0 .net "q", 0 0, v0x6000003026d0_0;  alias, 1 drivers
v0x600000302640_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003026d0_0 .var "state", 0 0;
v0x60000034e760_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
E_0x600002981680 .event posedge, v0x600000310630_0;
S_0x7fcf32922d90 .scope module, "LoadPartial_dff" "dff" 16 72, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032f960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000032f9f0_0 .net "d", 0 0, L_0x60000029c820;  alias, 1 drivers
v0x60000032fa80_0 .net "q", 0 0, v0x60000032fba0_0;  alias, 1 drivers
v0x60000032fb10_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x60000032fba0_0 .var "state", 0 0;
v0x60000032fc30_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bcbfd0 .scope module, "MemRead_dff" "dff" 16 65, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183d8f0 .functor BUFZ 1, v0x60000032ff00_0, C4<0>, C4<0>, C4<0>;
v0x60000032fcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000032fd50_0 .net "d", 0 0, L_0x60000029c460;  alias, 1 drivers
v0x60000032fde0_0 .net "q", 0 0, L_0x60000183d8f0;  alias, 1 drivers
v0x60000032fe70_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x60000032ff00_0 .var "state", 0 0;
v0x600000314000_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bcb530 .scope module, "MemWrite_dff" "dff" 16 66, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183d960 .functor BUFZ 1, v0x6000003142d0_0, C4<0>, C4<0>, C4<0>;
v0x600000314090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000314120_0 .net "d", 0 0, L_0x60000029c640;  alias, 1 drivers
v0x6000003141b0_0 .net "q", 0 0, L_0x60000183d960;  alias, 1 drivers
v0x600000314240_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003142d0_0 .var "state", 0 0;
v0x600000314360_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bcb0f0 .scope module, "MemtoReg_dff" "dff" 16 63, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183d810 .functor BUFZ 1, v0x600000314630_0, C4<0>, C4<0>, C4<0>;
v0x6000003143f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000314480_0 .net "d", 0 0, L_0x60000029c500;  alias, 1 drivers
v0x600000314510_0 .net "q", 0 0, L_0x60000183d810;  alias, 1 drivers
v0x6000003145a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000314630_0 .var "state", 0 0;
v0x6000003146c0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bcadc0 .scope module, "RegDst_dff" "dff" 16 69, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183dab0 .functor BUFZ 1, v0x600000314990_0, C4<0>, C4<0>, C4<0>;
v0x600000314750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003147e0_0 .net "d", 0 0, L_0x60000029c280;  alias, 1 drivers
v0x600000314870_0 .net "q", 0 0, L_0x60000183dab0;  alias, 1 drivers
v0x600000314900_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000314990_0 .var "state", 0 0;
v0x600000314a20_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bca980 .scope module, "RegWrite_dff" "dff" 16 64, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183d880 .functor BUFZ 1, v0x600000314cf0_0, C4<0>, C4<0>, C4<0>;
v0x600000314ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000314b40_0 .net "d", 0 0, L_0x6000018278e0;  alias, 1 drivers
v0x600000314bd0_0 .net "q", 0 0, L_0x60000183d880;  alias, 1 drivers
v0x600000314c60_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000314cf0_0 .var "state", 0 0;
v0x600000314d80_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bca650 .scope module, "SavePC_dff" "dff" 16 70, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183db20 .functor BUFZ 1, v0x600000315050_0, C4<0>, C4<0>, C4<0>;
v0x600000314e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000314ea0_0 .net "d", 0 0, L_0x60000029c960;  alias, 1 drivers
v0x600000314f30_0 .net "q", 0 0, L_0x60000183db20;  alias, 1 drivers
v0x600000314fc0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000315050_0 .var "state", 0 0;
v0x6000003150e0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bca210 .scope module, "Source1_dff[0]" "dff" 16 76, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000315170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000315200_0 .net "d", 0 0, L_0x6000002c0aa0;  1 drivers
v0x600000315290_0 .net "q", 0 0, v0x6000003153b0_0;  1 drivers
v0x600000315320_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003153b0_0 .var "state", 0 0;
v0x600000315440_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc9ee0 .scope module, "Source1_dff[1]" "dff" 16 76, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003154d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000315560_0 .net "d", 0 0, L_0x6000002c0b40;  1 drivers
v0x6000003155f0_0 .net "q", 0 0, v0x600000315710_0;  1 drivers
v0x600000315680_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000315710_0 .var "state", 0 0;
v0x6000003157a0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc9aa0 .scope module, "Source1_dff[2]" "dff" 16 76, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000315830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003158c0_0 .net "d", 0 0, L_0x6000002c0be0;  1 drivers
v0x600000315950_0 .net "q", 0 0, v0x600000315a70_0;  1 drivers
v0x6000003159e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000315a70_0 .var "state", 0 0;
v0x600000315b00_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bf8e40 .scope module, "Source1_dff[3]" "dff" 16 76, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000315b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000315c20_0 .net "d", 0 0, L_0x6000002c0c80;  1 drivers
v0x600000315cb0_0 .net "q", 0 0, v0x600000315dd0_0;  1 drivers
v0x600000315d40_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000315dd0_0 .var "state", 0 0;
v0x600000315e60_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bf1fa0 .scope module, "Source2_dff[0]" "dff" 16 77, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000315ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000315f80_0 .net "d", 0 0, L_0x6000002c0dc0;  1 drivers
v0x600000316010_0 .net "q", 0 0, v0x600000316130_0;  1 drivers
v0x6000003160a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000316130_0 .var "state", 0 0;
v0x6000003161c0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc7ce0 .scope module, "Source2_dff[1]" "dff" 16 77, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000316250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003162e0_0 .net "d", 0 0, L_0x6000002c0e60;  1 drivers
v0x600000316370_0 .net "q", 0 0, v0x600000316490_0;  1 drivers
v0x600000316400_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000316490_0 .var "state", 0 0;
v0x600000316520_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc7570 .scope module, "Source2_dff[2]" "dff" 16 77, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003165b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000316640_0 .net "d", 0 0, L_0x6000002c0f00;  1 drivers
v0x6000003166d0_0 .net "q", 0 0, v0x6000003167f0_0;  1 drivers
v0x600000316760_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003167f0_0 .var "state", 0 0;
v0x600000316880_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc6e00 .scope module, "Source2_dff[3]" "dff" 16 77, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000316910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003169a0_0 .net "d", 0 0, L_0x6000002c0fa0;  1 drivers
v0x600000316a30_0 .net "q", 0 0, v0x600000316b50_0;  1 drivers
v0x600000316ac0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000316b50_0 .var "state", 0 0;
v0x600000316be0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc6690 .scope module, "a_reg" "Register" 16 83, 5 98 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003e2be0_0 .net8 "Bitline1", 15 0, p0x7fcf318a13e8;  alias, 0 drivers, strength-aware
o0x7fcf318a1418 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204a80 .island tran;
p0x7fcf318a1418 .port I0x600003204a80, o0x7fcf318a1418;
v0x6000003e2c70_0 .net8 "Bitline2", 15 0, p0x7fcf318a1418;  0 drivers, strength-aware
v0x6000003e2d00_0 .net "D", 15 0, L_0x60000029a800;  alias, 1 drivers
L_0x7fcf32d93998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003e2d90_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  1 drivers
L_0x7fcf32d939e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003e2e20_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  1 drivers
v0x6000003e2eb0_0 .net "WriteReg", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e2f40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e2fd0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c4280 .part L_0x60000029a800, 0, 1;
L_0x6000002c4320 .part L_0x60000029a800, 1, 1;
L_0x6000002c43c0 .part L_0x60000029a800, 2, 1;
L_0x6000002c4460 .part L_0x60000029a800, 3, 1;
L_0x6000002c4500 .part L_0x60000029a800, 4, 1;
L_0x6000002c45a0 .part L_0x60000029a800, 5, 1;
L_0x6000002c4640 .part L_0x60000029a800, 6, 1;
L_0x6000002c46e0 .part L_0x60000029a800, 7, 1;
L_0x6000002c4780 .part L_0x60000029a800, 8, 1;
L_0x6000002c4820 .part L_0x60000029a800, 9, 1;
L_0x6000002c48c0 .part L_0x60000029a800, 10, 1;
L_0x6000002c4960 .part L_0x60000029a800, 11, 1;
L_0x6000002c4a00 .part L_0x60000029a800, 12, 1;
L_0x6000002c4aa0 .part L_0x60000029a800, 13, 1;
L_0x6000002c4b40 .part L_0x60000029a800, 14, 1;
L_0x6000002c4be0 .part L_0x60000029a800, 15, 1;
p0x7fcf3189d608 .port I0x600003204960, L_0x6000018ec4d0;
 .tranvp 16 1 0, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189d608;
p0x7fcf3189da58 .port I0x600003204960, L_0x6000018ec5b0;
 .tranvp 16 1 1, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189da58;
p0x7fcf3189de48 .port I0x600003204960, L_0x6000018ec690;
 .tranvp 16 1 2, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189de48;
p0x7fcf3189e238 .port I0x600003204960, L_0x6000018ec770;
 .tranvp 16 1 3, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189e238;
p0x7fcf3189e628 .port I0x600003204960, L_0x6000018ec850;
 .tranvp 16 1 4, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189e628;
p0x7fcf3189ea18 .port I0x600003204960, L_0x6000018ec930;
 .tranvp 16 1 5, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189ea18;
p0x7fcf3189ee08 .port I0x600003204960, L_0x6000018eca10;
 .tranvp 16 1 6, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189ee08;
p0x7fcf3189f1f8 .port I0x600003204960, L_0x6000018ecaf0;
 .tranvp 16 1 7, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189f1f8;
p0x7fcf3189f5e8 .port I0x600003204960, L_0x6000018ecbd0;
 .tranvp 16 1 8, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189f5e8;
p0x7fcf3189f9d8 .port I0x600003204960, L_0x6000018eccb0;
 .tranvp 16 1 9, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189f9d8;
p0x7fcf3189fdc8 .port I0x600003204960, L_0x6000018ecd90;
 .tranvp 16 1 10, I0x600003204960, p0x7fcf318a13e8 p0x7fcf3189fdc8;
p0x7fcf318a01b8 .port I0x600003204960, L_0x6000018ece70;
 .tranvp 16 1 11, I0x600003204960, p0x7fcf318a13e8 p0x7fcf318a01b8;
p0x7fcf318a05a8 .port I0x600003204960, L_0x6000018ecf50;
 .tranvp 16 1 12, I0x600003204960, p0x7fcf318a13e8 p0x7fcf318a05a8;
p0x7fcf318a0998 .port I0x600003204960, L_0x6000018ed030;
 .tranvp 16 1 13, I0x600003204960, p0x7fcf318a13e8 p0x7fcf318a0998;
p0x7fcf318a0d88 .port I0x600003204960, L_0x6000018ed110;
 .tranvp 16 1 14, I0x600003204960, p0x7fcf318a13e8 p0x7fcf318a0d88;
p0x7fcf318a1178 .port I0x600003204960, L_0x6000018ed1f0;
 .tranvp 16 1 15, I0x600003204960, p0x7fcf318a13e8 p0x7fcf318a1178;
p0x7fcf3189d638 .port I0x600003204a80, L_0x6000018ec540;
 .tranvp 16 1 0, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189d638;
p0x7fcf3189da88 .port I0x600003204a80, L_0x6000018ec620;
 .tranvp 16 1 1, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189da88;
p0x7fcf3189de78 .port I0x600003204a80, L_0x6000018ec700;
 .tranvp 16 1 2, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189de78;
p0x7fcf3189e268 .port I0x600003204a80, L_0x6000018ec7e0;
 .tranvp 16 1 3, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189e268;
p0x7fcf3189e658 .port I0x600003204a80, L_0x6000018ec8c0;
 .tranvp 16 1 4, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189e658;
p0x7fcf3189ea48 .port I0x600003204a80, L_0x6000018ec9a0;
 .tranvp 16 1 5, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189ea48;
p0x7fcf3189ee38 .port I0x600003204a80, L_0x6000018eca80;
 .tranvp 16 1 6, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189ee38;
p0x7fcf3189f228 .port I0x600003204a80, L_0x6000018ecb60;
 .tranvp 16 1 7, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189f228;
p0x7fcf3189f618 .port I0x600003204a80, L_0x6000018ecc40;
 .tranvp 16 1 8, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189f618;
p0x7fcf3189fa08 .port I0x600003204a80, L_0x6000018ecd20;
 .tranvp 16 1 9, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189fa08;
p0x7fcf3189fdf8 .port I0x600003204a80, L_0x6000018ece00;
 .tranvp 16 1 10, I0x600003204a80, p0x7fcf318a1418 p0x7fcf3189fdf8;
p0x7fcf318a01e8 .port I0x600003204a80, L_0x6000018ecee0;
 .tranvp 16 1 11, I0x600003204a80, p0x7fcf318a1418 p0x7fcf318a01e8;
p0x7fcf318a05d8 .port I0x600003204a80, L_0x6000018ecfc0;
 .tranvp 16 1 12, I0x600003204a80, p0x7fcf318a1418 p0x7fcf318a05d8;
p0x7fcf318a09c8 .port I0x600003204a80, L_0x6000018ed0a0;
 .tranvp 16 1 13, I0x600003204a80, p0x7fcf318a1418 p0x7fcf318a09c8;
p0x7fcf318a0db8 .port I0x600003204a80, L_0x6000018ed180;
 .tranvp 16 1 14, I0x600003204a80, p0x7fcf318a1418 p0x7fcf318a0db8;
p0x7fcf318a11a8 .port I0x600003204a80, L_0x6000018ed260;
 .tranvp 16 1 15, I0x600003204a80, p0x7fcf318a1418 p0x7fcf318a11a8;
S_0x7fcf31bc5f20 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec4d0 .functor BUFT 1, L_0x6000002c2e40, C4<0>, C4<0>, C4<0>;
o0x7fcf3189d728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec540 .functor BUFT 1, o0x7fcf3189d728, C4<0>, C4<0>, C4<0>;
v0x600000316fd0_0 .net8 "Bitline1", 0 0, p0x7fcf3189d608;  1 drivers, strength-aware
v0x600000317060_0 .net8 "Bitline2", 0 0, p0x7fcf3189d638;  1 drivers, strength-aware
v0x6000003170f0_0 .net "D", 0 0, L_0x6000002c4280;  1 drivers
v0x600000317180_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x600000317210_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003172a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000317330_0 .net *"_ivl_0", 0 0, L_0x6000002c2e40;  1 drivers
v0x6000003173c0_0 .net *"_ivl_6", 0 0, L_0x6000002c2ee0;  1 drivers
; Elide local net with no drivers, v0x600000317450_0 name=_ivl_8
v0x6000003174e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000317570_0 .net "dffOut", 0 0, v0x600000316eb0_0;  1 drivers
v0x600000317600_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c2e40 .functor MUXZ 1, v0x600000316eb0_0, L_0x6000002c4280, L_0x600001830bd0, C4<>;
L_0x6000002c2ee0 .functor MUXZ 1, v0x600000316eb0_0, L_0x6000002c4280, L_0x600001830bd0, C4<>;
S_0x7fcf31bc57b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc5f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000316c70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000316d00_0 .net "d", 0 0, L_0x6000002c4280;  alias, 1 drivers
v0x600000316d90_0 .net "q", 0 0, v0x600000316eb0_0;  alias, 1 drivers
v0x600000316e20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000316eb0_0 .var "state", 0 0;
v0x600000316f40_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc39f0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec5b0 .functor BUFT 1, L_0x6000002c2f80, C4<0>, C4<0>, C4<0>;
o0x7fcf3189db18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec620 .functor BUFT 1, o0x7fcf3189db18, C4<0>, C4<0>, C4<0>;
v0x6000003179f0_0 .net8 "Bitline1", 0 0, p0x7fcf3189da58;  1 drivers, strength-aware
v0x600000317a80_0 .net8 "Bitline2", 0 0, p0x7fcf3189da88;  1 drivers, strength-aware
v0x600000317b10_0 .net "D", 0 0, L_0x6000002c4320;  1 drivers
v0x600000317ba0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x600000317c30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x600000317cc0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000317d50_0 .net *"_ivl_0", 0 0, L_0x6000002c2f80;  1 drivers
v0x600000317de0_0 .net *"_ivl_6", 0 0, L_0x6000002c3020;  1 drivers
; Elide local net with no drivers, v0x600000317e70_0 name=_ivl_8
v0x600000317f00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e8000_0 .net "dffOut", 0 0, v0x6000003178d0_0;  1 drivers
v0x6000003e8090_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c2f80 .functor MUXZ 1, v0x6000003178d0_0, L_0x6000002c4320, L_0x600001830bd0, C4<>;
L_0x6000002c3020 .functor MUXZ 1, v0x6000003178d0_0, L_0x6000002c4320, L_0x600001830bd0, C4<>;
S_0x7fcf31bc3280 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc39f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000317690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000317720_0 .net "d", 0 0, L_0x6000002c4320;  alias, 1 drivers
v0x6000003177b0_0 .net "q", 0 0, v0x6000003178d0_0;  alias, 1 drivers
v0x600000317840_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003178d0_0 .var "state", 0 0;
v0x600000317960_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31bc2b10 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec690 .functor BUFT 1, L_0x6000002c30c0, C4<0>, C4<0>, C4<0>;
o0x7fcf3189df08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec700 .functor BUFT 1, o0x7fcf3189df08, C4<0>, C4<0>, C4<0>;
v0x6000003e8480_0 .net8 "Bitline1", 0 0, p0x7fcf3189de48;  1 drivers, strength-aware
v0x6000003e8510_0 .net8 "Bitline2", 0 0, p0x7fcf3189de78;  1 drivers, strength-aware
v0x6000003e85a0_0 .net "D", 0 0, L_0x6000002c43c0;  1 drivers
v0x6000003e8630_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003e86c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003e8750_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e87e0_0 .net *"_ivl_0", 0 0, L_0x6000002c30c0;  1 drivers
v0x6000003e8870_0 .net *"_ivl_6", 0 0, L_0x6000002c3160;  1 drivers
; Elide local net with no drivers, v0x6000003e8900_0 name=_ivl_8
v0x6000003e8990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e8a20_0 .net "dffOut", 0 0, v0x6000003e8360_0;  1 drivers
v0x6000003e8ab0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c30c0 .functor MUXZ 1, v0x6000003e8360_0, L_0x6000002c43c0, L_0x600001830bd0, C4<>;
L_0x6000002c3160 .functor MUXZ 1, v0x6000003e8360_0, L_0x6000002c43c0, L_0x600001830bd0, C4<>;
S_0x7fcf31bc23a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc2b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e8120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e81b0_0 .net "d", 0 0, L_0x6000002c43c0;  alias, 1 drivers
v0x6000003e8240_0 .net "q", 0 0, v0x6000003e8360_0;  alias, 1 drivers
v0x6000003e82d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e8360_0 .var "state", 0 0;
v0x6000003e83f0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32922620 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec770 .functor BUFT 1, L_0x6000002c3200, C4<0>, C4<0>, C4<0>;
o0x7fcf3189e2f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec7e0 .functor BUFT 1, o0x7fcf3189e2f8, C4<0>, C4<0>, C4<0>;
v0x600000302ac0_0 .net8 "Bitline1", 0 0, p0x7fcf3189e238;  1 drivers, strength-aware
v0x600000302b50_0 .net8 "Bitline2", 0 0, p0x7fcf3189e268;  1 drivers, strength-aware
v0x600000302be0_0 .net "D", 0 0, L_0x6000002c4460;  1 drivers
v0x600000302c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x600000302d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x600000302d90_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000302e20_0 .net *"_ivl_0", 0 0, L_0x6000002c3200;  1 drivers
v0x600000302eb0_0 .net *"_ivl_6", 0 0, L_0x6000002c32a0;  1 drivers
; Elide local net with no drivers, v0x600000302f40_0 name=_ivl_8
v0x600000302fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000303060_0 .net "dffOut", 0 0, v0x6000003029a0_0;  1 drivers
v0x6000003030f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3200 .functor MUXZ 1, v0x6000003029a0_0, L_0x6000002c4460, L_0x600001830bd0, C4<>;
L_0x6000002c32a0 .functor MUXZ 1, v0x6000003029a0_0, L_0x6000002c4460, L_0x600001830bd0, C4<>;
S_0x7fcf32921eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32922620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000302760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003027f0_0 .net "d", 0 0, L_0x6000002c4460;  alias, 1 drivers
v0x600000302880_0 .net "q", 0 0, v0x6000003029a0_0;  alias, 1 drivers
v0x600000302910_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003029a0_0 .var "state", 0 0;
v0x600000302a30_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32921740 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec850 .functor BUFT 1, L_0x6000002c3340, C4<0>, C4<0>, C4<0>;
o0x7fcf3189e6e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec8c0 .functor BUFT 1, o0x7fcf3189e6e8, C4<0>, C4<0>, C4<0>;
v0x6000003034e0_0 .net8 "Bitline1", 0 0, p0x7fcf3189e628;  1 drivers, strength-aware
v0x600000303570_0 .net8 "Bitline2", 0 0, p0x7fcf3189e658;  1 drivers, strength-aware
v0x600000303600_0 .net "D", 0 0, L_0x6000002c4500;  1 drivers
v0x600000303690_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x600000303720_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003037b0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000303840_0 .net *"_ivl_0", 0 0, L_0x6000002c3340;  1 drivers
v0x6000003038d0_0 .net *"_ivl_6", 0 0, L_0x6000002c33e0;  1 drivers
; Elide local net with no drivers, v0x600000303960_0 name=_ivl_8
v0x6000003039f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000303a80_0 .net "dffOut", 0 0, v0x6000003033c0_0;  1 drivers
v0x600000303b10_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3340 .functor MUXZ 1, v0x6000003033c0_0, L_0x6000002c4500, L_0x600001830bd0, C4<>;
L_0x6000002c33e0 .functor MUXZ 1, v0x6000003033c0_0, L_0x6000002c4500, L_0x600001830bd0, C4<>;
S_0x7fcf32920fd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32921740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000303180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000303210_0 .net "d", 0 0, L_0x6000002c4500;  alias, 1 drivers
v0x6000003032a0_0 .net "q", 0 0, v0x6000003033c0_0;  alias, 1 drivers
v0x600000303330_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003033c0_0 .var "state", 0 0;
v0x600000303450_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32920860 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec930 .functor BUFT 1, L_0x6000002c3480, C4<0>, C4<0>, C4<0>;
o0x7fcf3189ead8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec9a0 .functor BUFT 1, o0x7fcf3189ead8, C4<0>, C4<0>, C4<0>;
v0x600000303f00_0 .net8 "Bitline1", 0 0, p0x7fcf3189ea18;  1 drivers, strength-aware
v0x6000003ec000_0 .net8 "Bitline2", 0 0, p0x7fcf3189ea48;  1 drivers, strength-aware
v0x6000003ec090_0 .net "D", 0 0, L_0x6000002c45a0;  1 drivers
v0x6000003ec120_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003ec1b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003ec240_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003ec2d0_0 .net *"_ivl_0", 0 0, L_0x6000002c3480;  1 drivers
v0x6000003ec360_0 .net *"_ivl_6", 0 0, L_0x6000002c3520;  1 drivers
; Elide local net with no drivers, v0x6000003ec3f0_0 name=_ivl_8
v0x6000003ec480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ec510_0 .net "dffOut", 0 0, v0x600000303de0_0;  1 drivers
v0x6000003ec5a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3480 .functor MUXZ 1, v0x600000303de0_0, L_0x6000002c45a0, L_0x600001830bd0, C4<>;
L_0x6000002c3520 .functor MUXZ 1, v0x600000303de0_0, L_0x6000002c45a0, L_0x600001830bd0, C4<>;
S_0x7fcf329200f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32920860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000303ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000303c30_0 .net "d", 0 0, L_0x6000002c45a0;  alias, 1 drivers
v0x600000303cc0_0 .net "q", 0 0, v0x600000303de0_0;  alias, 1 drivers
v0x600000303d50_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000303de0_0 .var "state", 0 0;
v0x600000303e70_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3291f980 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eca10 .functor BUFT 1, L_0x6000002c35c0, C4<0>, C4<0>, C4<0>;
o0x7fcf3189eec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eca80 .functor BUFT 1, o0x7fcf3189eec8, C4<0>, C4<0>, C4<0>;
v0x6000003ec990_0 .net8 "Bitline1", 0 0, p0x7fcf3189ee08;  1 drivers, strength-aware
v0x6000003eca20_0 .net8 "Bitline2", 0 0, p0x7fcf3189ee38;  1 drivers, strength-aware
v0x6000003ecab0_0 .net "D", 0 0, L_0x6000002c4640;  1 drivers
v0x6000003ecb40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003ecbd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003ecc60_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003eccf0_0 .net *"_ivl_0", 0 0, L_0x6000002c35c0;  1 drivers
v0x6000003ecd80_0 .net *"_ivl_6", 0 0, L_0x6000002c3660;  1 drivers
; Elide local net with no drivers, v0x6000003ece10_0 name=_ivl_8
v0x6000003ecea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ecf30_0 .net "dffOut", 0 0, v0x6000003ec870_0;  1 drivers
v0x6000003ecfc0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c35c0 .functor MUXZ 1, v0x6000003ec870_0, L_0x6000002c4640, L_0x600001830bd0, C4<>;
L_0x6000002c3660 .functor MUXZ 1, v0x6000003ec870_0, L_0x6000002c4640, L_0x600001830bd0, C4<>;
S_0x7fcf3291f210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3291f980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ec630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ec6c0_0 .net "d", 0 0, L_0x6000002c4640;  alias, 1 drivers
v0x6000003ec750_0 .net "q", 0 0, v0x6000003ec870_0;  alias, 1 drivers
v0x6000003ec7e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ec870_0 .var "state", 0 0;
v0x6000003ec900_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3291eaa0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ecaf0 .functor BUFT 1, L_0x6000002c3700, C4<0>, C4<0>, C4<0>;
o0x7fcf3189f2b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ecb60 .functor BUFT 1, o0x7fcf3189f2b8, C4<0>, C4<0>, C4<0>;
v0x6000003ed3b0_0 .net8 "Bitline1", 0 0, p0x7fcf3189f1f8;  1 drivers, strength-aware
v0x6000003ed440_0 .net8 "Bitline2", 0 0, p0x7fcf3189f228;  1 drivers, strength-aware
v0x6000003ed4d0_0 .net "D", 0 0, L_0x6000002c46e0;  1 drivers
v0x6000003ed560_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003ed5f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003ed680_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003ed710_0 .net *"_ivl_0", 0 0, L_0x6000002c3700;  1 drivers
v0x6000003ed7a0_0 .net *"_ivl_6", 0 0, L_0x6000002c37a0;  1 drivers
; Elide local net with no drivers, v0x6000003ed830_0 name=_ivl_8
v0x6000003ed8c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ed950_0 .net "dffOut", 0 0, v0x6000003ed290_0;  1 drivers
v0x6000003ed9e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3700 .functor MUXZ 1, v0x6000003ed290_0, L_0x6000002c46e0, L_0x600001830bd0, C4<>;
L_0x6000002c37a0 .functor MUXZ 1, v0x6000003ed290_0, L_0x6000002c46e0, L_0x600001830bd0, C4<>;
S_0x7fcf3291e330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3291eaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ed050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ed0e0_0 .net "d", 0 0, L_0x6000002c46e0;  alias, 1 drivers
v0x6000003ed170_0 .net "q", 0 0, v0x6000003ed290_0;  alias, 1 drivers
v0x6000003ed200_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ed290_0 .var "state", 0 0;
v0x6000003ed320_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3291dbc0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ecbd0 .functor BUFT 1, L_0x6000002c3840, C4<0>, C4<0>, C4<0>;
o0x7fcf3189f6a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ecc40 .functor BUFT 1, o0x7fcf3189f6a8, C4<0>, C4<0>, C4<0>;
v0x6000003eddd0_0 .net8 "Bitline1", 0 0, p0x7fcf3189f5e8;  1 drivers, strength-aware
v0x6000003ede60_0 .net8 "Bitline2", 0 0, p0x7fcf3189f618;  1 drivers, strength-aware
v0x6000003edef0_0 .net "D", 0 0, L_0x6000002c4780;  1 drivers
v0x6000003edf80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003ee010_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003ee0a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003ee130_0 .net *"_ivl_0", 0 0, L_0x6000002c3840;  1 drivers
v0x6000003ee1c0_0 .net *"_ivl_6", 0 0, L_0x6000002c38e0;  1 drivers
; Elide local net with no drivers, v0x6000003ee250_0 name=_ivl_8
v0x6000003ee2e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ee370_0 .net "dffOut", 0 0, v0x6000003edcb0_0;  1 drivers
v0x6000003ee400_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3840 .functor MUXZ 1, v0x6000003edcb0_0, L_0x6000002c4780, L_0x600001830bd0, C4<>;
L_0x6000002c38e0 .functor MUXZ 1, v0x6000003edcb0_0, L_0x6000002c4780, L_0x600001830bd0, C4<>;
S_0x7fcf3291d450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3291dbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003eda70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003edb00_0 .net "d", 0 0, L_0x6000002c4780;  alias, 1 drivers
v0x6000003edb90_0 .net "q", 0 0, v0x6000003edcb0_0;  alias, 1 drivers
v0x6000003edc20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003edcb0_0 .var "state", 0 0;
v0x6000003edd40_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3290cbb0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eccb0 .functor BUFT 1, L_0x6000002c3980, C4<0>, C4<0>, C4<0>;
o0x7fcf3189fa98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ecd20 .functor BUFT 1, o0x7fcf3189fa98, C4<0>, C4<0>, C4<0>;
v0x6000003ee7f0_0 .net8 "Bitline1", 0 0, p0x7fcf3189f9d8;  1 drivers, strength-aware
v0x6000003ee880_0 .net8 "Bitline2", 0 0, p0x7fcf3189fa08;  1 drivers, strength-aware
v0x6000003ee910_0 .net "D", 0 0, L_0x6000002c4820;  1 drivers
v0x6000003ee9a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003eea30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003eeac0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003eeb50_0 .net *"_ivl_0", 0 0, L_0x6000002c3980;  1 drivers
v0x6000003eebe0_0 .net *"_ivl_6", 0 0, L_0x6000002c3a20;  1 drivers
; Elide local net with no drivers, v0x6000003eec70_0 name=_ivl_8
v0x6000003eed00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003eed90_0 .net "dffOut", 0 0, v0x6000003ee6d0_0;  1 drivers
v0x6000003eee20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3980 .functor MUXZ 1, v0x6000003ee6d0_0, L_0x6000002c4820, L_0x600001830bd0, C4<>;
L_0x6000002c3a20 .functor MUXZ 1, v0x6000003ee6d0_0, L_0x6000002c4820, L_0x600001830bd0, C4<>;
S_0x7fcf3290c880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290cbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ee490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ee520_0 .net "d", 0 0, L_0x6000002c4820;  alias, 1 drivers
v0x6000003ee5b0_0 .net "q", 0 0, v0x6000003ee6d0_0;  alias, 1 drivers
v0x6000003ee640_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ee6d0_0 .var "state", 0 0;
v0x6000003ee760_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3290c440 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ecd90 .functor BUFT 1, L_0x6000002c3ac0, C4<0>, C4<0>, C4<0>;
o0x7fcf3189fe88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ece00 .functor BUFT 1, o0x7fcf3189fe88, C4<0>, C4<0>, C4<0>;
v0x6000003ef210_0 .net8 "Bitline1", 0 0, p0x7fcf3189fdc8;  1 drivers, strength-aware
v0x6000003ef2a0_0 .net8 "Bitline2", 0 0, p0x7fcf3189fdf8;  1 drivers, strength-aware
v0x6000003ef330_0 .net "D", 0 0, L_0x6000002c48c0;  1 drivers
v0x6000003ef3c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003ef450_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003ef4e0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003ef570_0 .net *"_ivl_0", 0 0, L_0x6000002c3ac0;  1 drivers
v0x6000003ef600_0 .net *"_ivl_6", 0 0, L_0x6000002c3b60;  1 drivers
; Elide local net with no drivers, v0x6000003ef690_0 name=_ivl_8
v0x6000003ef720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ef7b0_0 .net "dffOut", 0 0, v0x6000003ef0f0_0;  1 drivers
v0x6000003ef840_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3ac0 .functor MUXZ 1, v0x6000003ef0f0_0, L_0x6000002c48c0, L_0x600001830bd0, C4<>;
L_0x6000002c3b60 .functor MUXZ 1, v0x6000003ef0f0_0, L_0x6000002c48c0, L_0x600001830bd0, C4<>;
S_0x7fcf3290c110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003eeeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003eef40_0 .net "d", 0 0, L_0x6000002c48c0;  alias, 1 drivers
v0x6000003eefd0_0 .net "q", 0 0, v0x6000003ef0f0_0;  alias, 1 drivers
v0x6000003ef060_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ef0f0_0 .var "state", 0 0;
v0x6000003ef180_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3290bcd0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ece70 .functor BUFT 1, L_0x6000002c3c00, C4<0>, C4<0>, C4<0>;
o0x7fcf318a0278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ecee0 .functor BUFT 1, o0x7fcf318a0278, C4<0>, C4<0>, C4<0>;
v0x6000003efc30_0 .net8 "Bitline1", 0 0, p0x7fcf318a01b8;  1 drivers, strength-aware
v0x6000003efcc0_0 .net8 "Bitline2", 0 0, p0x7fcf318a01e8;  1 drivers, strength-aware
v0x6000003efd50_0 .net "D", 0 0, L_0x6000002c4960;  1 drivers
v0x6000003efde0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003efe70_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003eff00_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e0000_0 .net *"_ivl_0", 0 0, L_0x6000002c3c00;  1 drivers
v0x6000003e0090_0 .net *"_ivl_6", 0 0, L_0x6000002c3ca0;  1 drivers
; Elide local net with no drivers, v0x6000003e0120_0 name=_ivl_8
v0x6000003e01b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e0240_0 .net "dffOut", 0 0, v0x6000003efb10_0;  1 drivers
v0x6000003e02d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3c00 .functor MUXZ 1, v0x6000003efb10_0, L_0x6000002c4960, L_0x600001830bd0, C4<>;
L_0x6000002c3ca0 .functor MUXZ 1, v0x6000003efb10_0, L_0x6000002c4960, L_0x600001830bd0, C4<>;
S_0x7fcf3290b9a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290bcd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ef8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ef960_0 .net "d", 0 0, L_0x6000002c4960;  alias, 1 drivers
v0x6000003ef9f0_0 .net "q", 0 0, v0x6000003efb10_0;  alias, 1 drivers
v0x6000003efa80_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003efb10_0 .var "state", 0 0;
v0x6000003efba0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3290b560 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ecf50 .functor BUFT 1, L_0x6000002c3d40, C4<0>, C4<0>, C4<0>;
o0x7fcf318a0668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ecfc0 .functor BUFT 1, o0x7fcf318a0668, C4<0>, C4<0>, C4<0>;
v0x6000003e06c0_0 .net8 "Bitline1", 0 0, p0x7fcf318a05a8;  1 drivers, strength-aware
v0x6000003e0750_0 .net8 "Bitline2", 0 0, p0x7fcf318a05d8;  1 drivers, strength-aware
v0x6000003e07e0_0 .net "D", 0 0, L_0x6000002c4a00;  1 drivers
v0x6000003e0870_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003e0900_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003e0990_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e0a20_0 .net *"_ivl_0", 0 0, L_0x6000002c3d40;  1 drivers
v0x6000003e0ab0_0 .net *"_ivl_6", 0 0, L_0x6000002c3de0;  1 drivers
; Elide local net with no drivers, v0x6000003e0b40_0 name=_ivl_8
v0x6000003e0bd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e0c60_0 .net "dffOut", 0 0, v0x6000003e05a0_0;  1 drivers
v0x6000003e0cf0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3d40 .functor MUXZ 1, v0x6000003e05a0_0, L_0x6000002c4a00, L_0x600001830bd0, C4<>;
L_0x6000002c3de0 .functor MUXZ 1, v0x6000003e05a0_0, L_0x6000002c4a00, L_0x600001830bd0, C4<>;
S_0x7fcf3290b230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290b560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e0360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e03f0_0 .net "d", 0 0, L_0x6000002c4a00;  alias, 1 drivers
v0x6000003e0480_0 .net "q", 0 0, v0x6000003e05a0_0;  alias, 1 drivers
v0x6000003e0510_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e05a0_0 .var "state", 0 0;
v0x6000003e0630_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3290adf0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed030 .functor BUFT 1, L_0x6000002c3e80, C4<0>, C4<0>, C4<0>;
o0x7fcf318a0a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed0a0 .functor BUFT 1, o0x7fcf318a0a58, C4<0>, C4<0>, C4<0>;
v0x6000003e10e0_0 .net8 "Bitline1", 0 0, p0x7fcf318a0998;  1 drivers, strength-aware
v0x6000003e1170_0 .net8 "Bitline2", 0 0, p0x7fcf318a09c8;  1 drivers, strength-aware
v0x6000003e1200_0 .net "D", 0 0, L_0x6000002c4aa0;  1 drivers
v0x6000003e1290_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003e1320_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003e13b0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e1440_0 .net *"_ivl_0", 0 0, L_0x6000002c3e80;  1 drivers
v0x6000003e14d0_0 .net *"_ivl_6", 0 0, L_0x6000002c3f20;  1 drivers
; Elide local net with no drivers, v0x6000003e1560_0 name=_ivl_8
v0x6000003e15f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e1680_0 .net "dffOut", 0 0, v0x6000003e0fc0_0;  1 drivers
v0x6000003e1710_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c3e80 .functor MUXZ 1, v0x6000003e0fc0_0, L_0x6000002c4aa0, L_0x600001830bd0, C4<>;
L_0x6000002c3f20 .functor MUXZ 1, v0x6000003e0fc0_0, L_0x6000002c4aa0, L_0x600001830bd0, C4<>;
S_0x7fcf3290aac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290adf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e0d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e0e10_0 .net "d", 0 0, L_0x6000002c4aa0;  alias, 1 drivers
v0x6000003e0ea0_0 .net "q", 0 0, v0x6000003e0fc0_0;  alias, 1 drivers
v0x6000003e0f30_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e0fc0_0 .var "state", 0 0;
v0x6000003e1050_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3290a680 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed110 .functor BUFT 1, L_0x6000002c4000, C4<0>, C4<0>, C4<0>;
o0x7fcf318a0e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed180 .functor BUFT 1, o0x7fcf318a0e48, C4<0>, C4<0>, C4<0>;
v0x6000003e1b00_0 .net8 "Bitline1", 0 0, p0x7fcf318a0d88;  1 drivers, strength-aware
v0x6000003e1b90_0 .net8 "Bitline2", 0 0, p0x7fcf318a0db8;  1 drivers, strength-aware
v0x6000003e1c20_0 .net "D", 0 0, L_0x6000002c4b40;  1 drivers
v0x6000003e1cb0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003e1d40_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003e1dd0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e1e60_0 .net *"_ivl_0", 0 0, L_0x6000002c4000;  1 drivers
v0x6000003e1ef0_0 .net *"_ivl_6", 0 0, L_0x6000002c40a0;  1 drivers
; Elide local net with no drivers, v0x6000003e1f80_0 name=_ivl_8
v0x6000003e2010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e20a0_0 .net "dffOut", 0 0, v0x6000003e19e0_0;  1 drivers
v0x6000003e2130_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c4000 .functor MUXZ 1, v0x6000003e19e0_0, L_0x6000002c4b40, L_0x600001830bd0, C4<>;
L_0x6000002c40a0 .functor MUXZ 1, v0x6000003e19e0_0, L_0x6000002c4b40, L_0x600001830bd0, C4<>;
S_0x7fcf3290a350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e17a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e1830_0 .net "d", 0 0, L_0x6000002c4b40;  alias, 1 drivers
v0x6000003e18c0_0 .net "q", 0 0, v0x6000003e19e0_0;  alias, 1 drivers
v0x6000003e1950_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e19e0_0 .var "state", 0 0;
v0x6000003e1a70_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32909f10 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31bc6690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed1f0 .functor BUFT 1, L_0x6000002c4140, C4<0>, C4<0>, C4<0>;
o0x7fcf318a1238 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed260 .functor BUFT 1, o0x7fcf318a1238, C4<0>, C4<0>, C4<0>;
v0x6000003e2520_0 .net8 "Bitline1", 0 0, p0x7fcf318a1178;  1 drivers, strength-aware
v0x6000003e25b0_0 .net8 "Bitline2", 0 0, p0x7fcf318a11a8;  1 drivers, strength-aware
v0x6000003e2640_0 .net "D", 0 0, L_0x6000002c4be0;  1 drivers
v0x6000003e26d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93998;  alias, 1 drivers
v0x6000003e2760_0 .net "ReadEnable2", 0 0, L_0x7fcf32d939e0;  alias, 1 drivers
v0x6000003e27f0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e2880_0 .net *"_ivl_0", 0 0, L_0x6000002c4140;  1 drivers
v0x6000003e2910_0 .net *"_ivl_6", 0 0, L_0x6000002c41e0;  1 drivers
; Elide local net with no drivers, v0x6000003e29a0_0 name=_ivl_8
v0x6000003e2a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e2ac0_0 .net "dffOut", 0 0, v0x6000003e2400_0;  1 drivers
v0x6000003e2b50_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c4140 .functor MUXZ 1, v0x6000003e2400_0, L_0x6000002c4be0, L_0x600001830bd0, C4<>;
L_0x6000002c41e0 .functor MUXZ 1, v0x6000003e2400_0, L_0x6000002c4be0, L_0x600001830bd0, C4<>;
S_0x7fcf32909be0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32909f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e21c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e2250_0 .net "d", 0 0, L_0x6000002c4be0;  alias, 1 drivers
v0x6000003e22e0_0 .net "q", 0 0, v0x6000003e2400_0;  alias, 1 drivers
v0x6000003e2370_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e2400_0 .var "state", 0 0;
v0x6000003e2490_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32909030 .scope module, "b_reg" "Register" 16 86, 5 98 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003fa490_0 .net8 "Bitline1", 15 0, p0x7fcf318a6558;  alias, 0 drivers, strength-aware
o0x7fcf318a6588 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204c60 .island tran;
p0x7fcf318a6588 .port I0x600003204c60, o0x7fcf318a6588;
v0x6000003fa520_0 .net8 "Bitline2", 15 0, p0x7fcf318a6588;  0 drivers, strength-aware
v0x6000003fa5b0_0 .net "D", 15 0, L_0x60000029a940;  alias, 1 drivers
L_0x7fcf32d93a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003fa640_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  1 drivers
L_0x7fcf32d93a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003fa6d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  1 drivers
v0x6000003fa760_0 .net "WriteReg", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fa7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fa880_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c6080 .part L_0x60000029a940, 0, 1;
L_0x6000002c6120 .part L_0x60000029a940, 1, 1;
L_0x6000002c61c0 .part L_0x60000029a940, 2, 1;
L_0x6000002c6260 .part L_0x60000029a940, 3, 1;
L_0x6000002c6300 .part L_0x60000029a940, 4, 1;
L_0x6000002c63a0 .part L_0x60000029a940, 5, 1;
L_0x6000002c6440 .part L_0x60000029a940, 6, 1;
L_0x6000002c64e0 .part L_0x60000029a940, 7, 1;
L_0x6000002c6580 .part L_0x60000029a940, 8, 1;
L_0x6000002c6620 .part L_0x60000029a940, 9, 1;
L_0x6000002c66c0 .part L_0x60000029a940, 10, 1;
L_0x6000002c6760 .part L_0x60000029a940, 11, 1;
L_0x6000002c6800 .part L_0x60000029a940, 12, 1;
L_0x6000002c68a0 .part L_0x60000029a940, 13, 1;
L_0x6000002c6940 .part L_0x60000029a940, 14, 1;
L_0x6000002c69e0 .part L_0x60000029a940, 15, 1;
p0x7fcf318a1778 .port I0x600003204b80, L_0x6000018ed2d0;
 .tranvp 16 1 0, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a1778;
p0x7fcf318a1bc8 .port I0x600003204b80, L_0x6000018ed3b0;
 .tranvp 16 1 1, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a1bc8;
p0x7fcf318a1fb8 .port I0x600003204b80, L_0x6000018ed490;
 .tranvp 16 1 2, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a1fb8;
p0x7fcf318a23a8 .port I0x600003204b80, L_0x6000018ed570;
 .tranvp 16 1 3, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a23a8;
p0x7fcf318a2798 .port I0x600003204b80, L_0x6000018ed650;
 .tranvp 16 1 4, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a2798;
p0x7fcf318a2b88 .port I0x600003204b80, L_0x6000018ed730;
 .tranvp 16 1 5, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a2b88;
p0x7fcf318a2f78 .port I0x600003204b80, L_0x6000018ed810;
 .tranvp 16 1 6, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a2f78;
p0x7fcf318a4368 .port I0x600003204b80, L_0x6000018ed8f0;
 .tranvp 16 1 7, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a4368;
p0x7fcf318a4758 .port I0x600003204b80, L_0x6000018ed9d0;
 .tranvp 16 1 8, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a4758;
p0x7fcf318a4b48 .port I0x600003204b80, L_0x6000018edab0;
 .tranvp 16 1 9, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a4b48;
p0x7fcf318a4f38 .port I0x600003204b80, L_0x6000018edb90;
 .tranvp 16 1 10, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a4f38;
p0x7fcf318a5328 .port I0x600003204b80, L_0x6000018edc70;
 .tranvp 16 1 11, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a5328;
p0x7fcf318a5718 .port I0x600003204b80, L_0x6000018edd50;
 .tranvp 16 1 12, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a5718;
p0x7fcf318a5b08 .port I0x600003204b80, L_0x6000018ede30;
 .tranvp 16 1 13, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a5b08;
p0x7fcf318a5ef8 .port I0x600003204b80, L_0x6000018edf10;
 .tranvp 16 1 14, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a5ef8;
p0x7fcf318a62e8 .port I0x600003204b80, L_0x6000018edff0;
 .tranvp 16 1 15, I0x600003204b80, p0x7fcf318a6558 p0x7fcf318a62e8;
p0x7fcf318a17a8 .port I0x600003204c60, L_0x6000018ed340;
 .tranvp 16 1 0, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a17a8;
p0x7fcf318a1bf8 .port I0x600003204c60, L_0x6000018ed420;
 .tranvp 16 1 1, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a1bf8;
p0x7fcf318a1fe8 .port I0x600003204c60, L_0x6000018ed500;
 .tranvp 16 1 2, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a1fe8;
p0x7fcf318a23d8 .port I0x600003204c60, L_0x6000018ed5e0;
 .tranvp 16 1 3, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a23d8;
p0x7fcf318a27c8 .port I0x600003204c60, L_0x6000018ed6c0;
 .tranvp 16 1 4, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a27c8;
p0x7fcf318a2bb8 .port I0x600003204c60, L_0x6000018ed7a0;
 .tranvp 16 1 5, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a2bb8;
p0x7fcf318a2fa8 .port I0x600003204c60, L_0x6000018ed880;
 .tranvp 16 1 6, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a2fa8;
p0x7fcf318a4398 .port I0x600003204c60, L_0x6000018ed960;
 .tranvp 16 1 7, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a4398;
p0x7fcf318a4788 .port I0x600003204c60, L_0x6000018eda40;
 .tranvp 16 1 8, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a4788;
p0x7fcf318a4b78 .port I0x600003204c60, L_0x6000018edb20;
 .tranvp 16 1 9, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a4b78;
p0x7fcf318a4f68 .port I0x600003204c60, L_0x6000018edc00;
 .tranvp 16 1 10, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a4f68;
p0x7fcf318a5358 .port I0x600003204c60, L_0x6000018edce0;
 .tranvp 16 1 11, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a5358;
p0x7fcf318a5748 .port I0x600003204c60, L_0x6000018eddc0;
 .tranvp 16 1 12, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a5748;
p0x7fcf318a5b38 .port I0x600003204c60, L_0x6000018edea0;
 .tranvp 16 1 13, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a5b38;
p0x7fcf318a5f28 .port I0x600003204c60, L_0x6000018edf80;
 .tranvp 16 1 14, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a5f28;
p0x7fcf318a6318 .port I0x600003204c60, L_0x6000018ee060;
 .tranvp 16 1 15, I0x600003204c60, p0x7fcf318a6588 p0x7fcf318a6318;
S_0x7fcf32908d00 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed2d0 .functor BUFT 1, L_0x6000002c4c80, C4<0>, C4<0>, C4<0>;
o0x7fcf318a1898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed340 .functor BUFT 1, o0x7fcf318a1898, C4<0>, C4<0>, C4<0>;
v0x6000003e33c0_0 .net8 "Bitline1", 0 0, p0x7fcf318a1778;  1 drivers, strength-aware
v0x6000003e3450_0 .net8 "Bitline2", 0 0, p0x7fcf318a17a8;  1 drivers, strength-aware
v0x6000003e34e0_0 .net "D", 0 0, L_0x6000002c6080;  1 drivers
v0x6000003e3570_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e3600_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e3690_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e3720_0 .net *"_ivl_0", 0 0, L_0x6000002c4c80;  1 drivers
v0x6000003e37b0_0 .net *"_ivl_6", 0 0, L_0x6000002c4d20;  1 drivers
; Elide local net with no drivers, v0x6000003e3840_0 name=_ivl_8
v0x6000003e38d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e3960_0 .net "dffOut", 0 0, v0x6000003e32a0_0;  1 drivers
v0x6000003e39f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c4c80 .functor MUXZ 1, v0x6000003e32a0_0, L_0x6000002c6080, L_0x600001830bd0, C4<>;
L_0x6000002c4d20 .functor MUXZ 1, v0x6000003e32a0_0, L_0x6000002c6080, L_0x600001830bd0, C4<>;
S_0x7fcf3292a380 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32908d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e3060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e30f0_0 .net "d", 0 0, L_0x6000002c6080;  alias, 1 drivers
v0x6000003e3180_0 .net "q", 0 0, v0x6000003e32a0_0;  alias, 1 drivers
v0x6000003e3210_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e32a0_0 .var "state", 0 0;
v0x6000003e3330_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf3292a050 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed3b0 .functor BUFT 1, L_0x6000002c4dc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a1c88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed420 .functor BUFT 1, o0x7fcf318a1c88, C4<0>, C4<0>, C4<0>;
v0x6000003e3de0_0 .net8 "Bitline1", 0 0, p0x7fcf318a1bc8;  1 drivers, strength-aware
v0x6000003e3e70_0 .net8 "Bitline2", 0 0, p0x7fcf318a1bf8;  1 drivers, strength-aware
v0x6000003e3f00_0 .net "D", 0 0, L_0x6000002c6120;  1 drivers
v0x6000003e4000_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e4090_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e4120_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e41b0_0 .net *"_ivl_0", 0 0, L_0x6000002c4dc0;  1 drivers
v0x6000003e4240_0 .net *"_ivl_6", 0 0, L_0x6000002c4e60;  1 drivers
; Elide local net with no drivers, v0x6000003e42d0_0 name=_ivl_8
v0x6000003e4360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e43f0_0 .net "dffOut", 0 0, v0x6000003e3cc0_0;  1 drivers
v0x6000003e4480_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c4dc0 .functor MUXZ 1, v0x6000003e3cc0_0, L_0x6000002c6120, L_0x600001830bd0, C4<>;
L_0x6000002c4e60 .functor MUXZ 1, v0x6000003e3cc0_0, L_0x6000002c6120, L_0x600001830bd0, C4<>;
S_0x7fcf32929c10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3292a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e3a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e3b10_0 .net "d", 0 0, L_0x6000002c6120;  alias, 1 drivers
v0x6000003e3ba0_0 .net "q", 0 0, v0x6000003e3cc0_0;  alias, 1 drivers
v0x6000003e3c30_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e3cc0_0 .var "state", 0 0;
v0x6000003e3d50_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf329298e0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed490 .functor BUFT 1, L_0x6000002c4f00, C4<0>, C4<0>, C4<0>;
o0x7fcf318a2078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed500 .functor BUFT 1, o0x7fcf318a2078, C4<0>, C4<0>, C4<0>;
v0x6000003e4870_0 .net8 "Bitline1", 0 0, p0x7fcf318a1fb8;  1 drivers, strength-aware
v0x6000003e4900_0 .net8 "Bitline2", 0 0, p0x7fcf318a1fe8;  1 drivers, strength-aware
v0x6000003e4990_0 .net "D", 0 0, L_0x6000002c61c0;  1 drivers
v0x6000003e4a20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e4ab0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e4b40_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e4bd0_0 .net *"_ivl_0", 0 0, L_0x6000002c4f00;  1 drivers
v0x6000003e4c60_0 .net *"_ivl_6", 0 0, L_0x6000002c4fa0;  1 drivers
; Elide local net with no drivers, v0x6000003e4cf0_0 name=_ivl_8
v0x6000003e4d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e4e10_0 .net "dffOut", 0 0, v0x6000003e4750_0;  1 drivers
v0x6000003e4ea0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c4f00 .functor MUXZ 1, v0x6000003e4750_0, L_0x6000002c61c0, L_0x600001830bd0, C4<>;
L_0x6000002c4fa0 .functor MUXZ 1, v0x6000003e4750_0, L_0x6000002c61c0, L_0x600001830bd0, C4<>;
S_0x7fcf329294a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf329298e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e4510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e45a0_0 .net "d", 0 0, L_0x6000002c61c0;  alias, 1 drivers
v0x6000003e4630_0 .net "q", 0 0, v0x6000003e4750_0;  alias, 1 drivers
v0x6000003e46c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e4750_0 .var "state", 0 0;
v0x6000003e47e0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32929170 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed570 .functor BUFT 1, L_0x6000002c5040, C4<0>, C4<0>, C4<0>;
o0x7fcf318a2468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed5e0 .functor BUFT 1, o0x7fcf318a2468, C4<0>, C4<0>, C4<0>;
v0x6000003e5290_0 .net8 "Bitline1", 0 0, p0x7fcf318a23a8;  1 drivers, strength-aware
v0x6000003e5320_0 .net8 "Bitline2", 0 0, p0x7fcf318a23d8;  1 drivers, strength-aware
v0x6000003e53b0_0 .net "D", 0 0, L_0x6000002c6260;  1 drivers
v0x6000003e5440_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e54d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e5560_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e55f0_0 .net *"_ivl_0", 0 0, L_0x6000002c5040;  1 drivers
v0x6000003e5680_0 .net *"_ivl_6", 0 0, L_0x6000002c50e0;  1 drivers
; Elide local net with no drivers, v0x6000003e5710_0 name=_ivl_8
v0x6000003e57a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e5830_0 .net "dffOut", 0 0, v0x6000003e5170_0;  1 drivers
v0x6000003e58c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5040 .functor MUXZ 1, v0x6000003e5170_0, L_0x6000002c6260, L_0x600001830bd0, C4<>;
L_0x6000002c50e0 .functor MUXZ 1, v0x6000003e5170_0, L_0x6000002c6260, L_0x600001830bd0, C4<>;
S_0x7fcf32928d30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32929170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e4f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e4fc0_0 .net "d", 0 0, L_0x6000002c6260;  alias, 1 drivers
v0x6000003e5050_0 .net "q", 0 0, v0x6000003e5170_0;  alias, 1 drivers
v0x6000003e50e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e5170_0 .var "state", 0 0;
v0x6000003e5200_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32928a00 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed650 .functor BUFT 1, L_0x6000002c5180, C4<0>, C4<0>, C4<0>;
o0x7fcf318a2858 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed6c0 .functor BUFT 1, o0x7fcf318a2858, C4<0>, C4<0>, C4<0>;
v0x6000003e5cb0_0 .net8 "Bitline1", 0 0, p0x7fcf318a2798;  1 drivers, strength-aware
v0x6000003e5d40_0 .net8 "Bitline2", 0 0, p0x7fcf318a27c8;  1 drivers, strength-aware
v0x6000003e5dd0_0 .net "D", 0 0, L_0x6000002c6300;  1 drivers
v0x6000003e5e60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e5ef0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e5f80_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e6010_0 .net *"_ivl_0", 0 0, L_0x6000002c5180;  1 drivers
v0x6000003e60a0_0 .net *"_ivl_6", 0 0, L_0x6000002c5220;  1 drivers
; Elide local net with no drivers, v0x6000003e6130_0 name=_ivl_8
v0x6000003e61c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e6250_0 .net "dffOut", 0 0, v0x6000003e5b90_0;  1 drivers
v0x6000003e62e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5180 .functor MUXZ 1, v0x6000003e5b90_0, L_0x6000002c6300, L_0x600001830bd0, C4<>;
L_0x6000002c5220 .functor MUXZ 1, v0x6000003e5b90_0, L_0x6000002c6300, L_0x600001830bd0, C4<>;
S_0x7fcf329285c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32928a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e5950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e59e0_0 .net "d", 0 0, L_0x6000002c6300;  alias, 1 drivers
v0x6000003e5a70_0 .net "q", 0 0, v0x6000003e5b90_0;  alias, 1 drivers
v0x6000003e5b00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e5b90_0 .var "state", 0 0;
v0x6000003e5c20_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32928290 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed730 .functor BUFT 1, L_0x6000002c52c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a2c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed7a0 .functor BUFT 1, o0x7fcf318a2c48, C4<0>, C4<0>, C4<0>;
v0x6000003e66d0_0 .net8 "Bitline1", 0 0, p0x7fcf318a2b88;  1 drivers, strength-aware
v0x6000003e6760_0 .net8 "Bitline2", 0 0, p0x7fcf318a2bb8;  1 drivers, strength-aware
v0x6000003e67f0_0 .net "D", 0 0, L_0x6000002c63a0;  1 drivers
v0x6000003e6880_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e6910_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e69a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e6a30_0 .net *"_ivl_0", 0 0, L_0x6000002c52c0;  1 drivers
v0x6000003e6ac0_0 .net *"_ivl_6", 0 0, L_0x6000002c5360;  1 drivers
; Elide local net with no drivers, v0x6000003e6b50_0 name=_ivl_8
v0x6000003e6be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e6c70_0 .net "dffOut", 0 0, v0x6000003e65b0_0;  1 drivers
v0x6000003e6d00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c52c0 .functor MUXZ 1, v0x6000003e65b0_0, L_0x6000002c63a0, L_0x600001830bd0, C4<>;
L_0x6000002c5360 .functor MUXZ 1, v0x6000003e65b0_0, L_0x6000002c63a0, L_0x600001830bd0, C4<>;
S_0x7fcf32927e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32928290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e6370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e6400_0 .net "d", 0 0, L_0x6000002c63a0;  alias, 1 drivers
v0x6000003e6490_0 .net "q", 0 0, v0x6000003e65b0_0;  alias, 1 drivers
v0x6000003e6520_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e65b0_0 .var "state", 0 0;
v0x6000003e6640_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32927b20 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed810 .functor BUFT 1, L_0x6000002c5400, C4<0>, C4<0>, C4<0>;
o0x7fcf318a4038 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed880 .functor BUFT 1, o0x7fcf318a4038, C4<0>, C4<0>, C4<0>;
v0x6000003e70f0_0 .net8 "Bitline1", 0 0, p0x7fcf318a2f78;  1 drivers, strength-aware
v0x6000003e7180_0 .net8 "Bitline2", 0 0, p0x7fcf318a2fa8;  1 drivers, strength-aware
v0x6000003e7210_0 .net "D", 0 0, L_0x6000002c6440;  1 drivers
v0x6000003e72a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003e7330_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003e73c0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003e7450_0 .net *"_ivl_0", 0 0, L_0x6000002c5400;  1 drivers
v0x6000003e74e0_0 .net *"_ivl_6", 0 0, L_0x6000002c54a0;  1 drivers
; Elide local net with no drivers, v0x6000003106c0_0 name=_ivl_8
v0x600000310750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003107e0_0 .net "dffOut", 0 0, v0x6000003e6fd0_0;  1 drivers
v0x600000310870_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5400 .functor MUXZ 1, v0x6000003e6fd0_0, L_0x6000002c6440, L_0x600001830bd0, C4<>;
L_0x6000002c54a0 .functor MUXZ 1, v0x6000003e6fd0_0, L_0x6000002c6440, L_0x600001830bd0, C4<>;
S_0x7fcf329276e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32927b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003e6d90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e6e20_0 .net "d", 0 0, L_0x6000002c6440;  alias, 1 drivers
v0x6000003e6eb0_0 .net "q", 0 0, v0x6000003e6fd0_0;  alias, 1 drivers
v0x6000003e6f40_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003e6fd0_0 .var "state", 0 0;
v0x6000003e7060_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a51390 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed8f0 .functor BUFT 1, L_0x6000002c5540, C4<0>, C4<0>, C4<0>;
o0x7fcf318a4428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ed960 .functor BUFT 1, o0x7fcf318a4428, C4<0>, C4<0>, C4<0>;
v0x600000310c60_0 .net8 "Bitline1", 0 0, p0x7fcf318a4368;  1 drivers, strength-aware
v0x600000310cf0_0 .net8 "Bitline2", 0 0, p0x7fcf318a4398;  1 drivers, strength-aware
v0x600000310d80_0 .net "D", 0 0, L_0x6000002c64e0;  1 drivers
v0x600000310e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x600000310ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x600000310f30_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000310fc0_0 .net *"_ivl_0", 0 0, L_0x6000002c5540;  1 drivers
v0x600000311050_0 .net *"_ivl_6", 0 0, L_0x6000002c55e0;  1 drivers
; Elide local net with no drivers, v0x6000003110e0_0 name=_ivl_8
v0x600000311170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000311200_0 .net "dffOut", 0 0, v0x600000310b40_0;  1 drivers
v0x600000311290_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5540 .functor MUXZ 1, v0x600000310b40_0, L_0x6000002c64e0, L_0x600001830bd0, C4<>;
L_0x6000002c55e0 .functor MUXZ 1, v0x600000310b40_0, L_0x6000002c64e0, L_0x600001830bd0, C4<>;
S_0x7fcf32a50f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a51390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000310900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000310990_0 .net "d", 0 0, L_0x6000002c64e0;  alias, 1 drivers
v0x600000310a20_0 .net "q", 0 0, v0x600000310b40_0;  alias, 1 drivers
v0x600000310ab0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000310b40_0 .var "state", 0 0;
v0x600000310bd0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a50c20 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ed9d0 .functor BUFT 1, L_0x6000002c5680, C4<0>, C4<0>, C4<0>;
o0x7fcf318a4818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eda40 .functor BUFT 1, o0x7fcf318a4818, C4<0>, C4<0>, C4<0>;
v0x600000311680_0 .net8 "Bitline1", 0 0, p0x7fcf318a4758;  1 drivers, strength-aware
v0x600000311710_0 .net8 "Bitline2", 0 0, p0x7fcf318a4788;  1 drivers, strength-aware
v0x6000003117a0_0 .net "D", 0 0, L_0x6000002c6580;  1 drivers
v0x600000311830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003118c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x600000311950_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003119e0_0 .net *"_ivl_0", 0 0, L_0x6000002c5680;  1 drivers
v0x600000311a70_0 .net *"_ivl_6", 0 0, L_0x6000002c5720;  1 drivers
; Elide local net with no drivers, v0x600000311b00_0 name=_ivl_8
v0x600000311b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000311c20_0 .net "dffOut", 0 0, v0x600000311560_0;  1 drivers
v0x600000311cb0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5680 .functor MUXZ 1, v0x600000311560_0, L_0x6000002c6580, L_0x600001830bd0, C4<>;
L_0x6000002c5720 .functor MUXZ 1, v0x600000311560_0, L_0x6000002c6580, L_0x600001830bd0, C4<>;
S_0x7fcf32a507e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a50c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000311320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003113b0_0 .net "d", 0 0, L_0x6000002c6580;  alias, 1 drivers
v0x600000311440_0 .net "q", 0 0, v0x600000311560_0;  alias, 1 drivers
v0x6000003114d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000311560_0 .var "state", 0 0;
v0x6000003115f0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a504b0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018edab0 .functor BUFT 1, L_0x6000002c57c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a4c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018edb20 .functor BUFT 1, o0x7fcf318a4c08, C4<0>, C4<0>, C4<0>;
v0x6000003120a0_0 .net8 "Bitline1", 0 0, p0x7fcf318a4b48;  1 drivers, strength-aware
v0x600000312130_0 .net8 "Bitline2", 0 0, p0x7fcf318a4b78;  1 drivers, strength-aware
v0x6000003121c0_0 .net "D", 0 0, L_0x6000002c6620;  1 drivers
v0x600000312250_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003122e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x600000312370_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000312400_0 .net *"_ivl_0", 0 0, L_0x6000002c57c0;  1 drivers
v0x600000312490_0 .net *"_ivl_6", 0 0, L_0x6000002c5860;  1 drivers
; Elide local net with no drivers, v0x600000312520_0 name=_ivl_8
v0x6000003125b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000312640_0 .net "dffOut", 0 0, v0x600000311f80_0;  1 drivers
v0x6000003126d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c57c0 .functor MUXZ 1, v0x600000311f80_0, L_0x6000002c6620, L_0x600001830bd0, C4<>;
L_0x6000002c5860 .functor MUXZ 1, v0x600000311f80_0, L_0x6000002c6620, L_0x600001830bd0, C4<>;
S_0x7fcf32a50070 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a504b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000311d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000311dd0_0 .net "d", 0 0, L_0x6000002c6620;  alias, 1 drivers
v0x600000311e60_0 .net "q", 0 0, v0x600000311f80_0;  alias, 1 drivers
v0x600000311ef0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000311f80_0 .var "state", 0 0;
v0x600000312010_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a4fd40 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018edb90 .functor BUFT 1, L_0x6000002c5900, C4<0>, C4<0>, C4<0>;
o0x7fcf318a4ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018edc00 .functor BUFT 1, o0x7fcf318a4ff8, C4<0>, C4<0>, C4<0>;
v0x600000312ac0_0 .net8 "Bitline1", 0 0, p0x7fcf318a4f38;  1 drivers, strength-aware
v0x600000312b50_0 .net8 "Bitline2", 0 0, p0x7fcf318a4f68;  1 drivers, strength-aware
v0x600000312be0_0 .net "D", 0 0, L_0x6000002c66c0;  1 drivers
v0x600000312c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x600000312d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x600000312d90_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000312e20_0 .net *"_ivl_0", 0 0, L_0x6000002c5900;  1 drivers
v0x600000312eb0_0 .net *"_ivl_6", 0 0, L_0x6000002c59a0;  1 drivers
; Elide local net with no drivers, v0x600000312f40_0 name=_ivl_8
v0x600000312fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000313060_0 .net "dffOut", 0 0, v0x6000003129a0_0;  1 drivers
v0x6000003130f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5900 .functor MUXZ 1, v0x6000003129a0_0, L_0x6000002c66c0, L_0x600001830bd0, C4<>;
L_0x6000002c59a0 .functor MUXZ 1, v0x6000003129a0_0, L_0x6000002c66c0, L_0x600001830bd0, C4<>;
S_0x7fcf32a4f2a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4fd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000312760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003127f0_0 .net "d", 0 0, L_0x6000002c66c0;  alias, 1 drivers
v0x600000312880_0 .net "q", 0 0, v0x6000003129a0_0;  alias, 1 drivers
v0x600000312910_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003129a0_0 .var "state", 0 0;
v0x600000312a30_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a4ef70 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018edc70 .functor BUFT 1, L_0x6000002c5a40, C4<0>, C4<0>, C4<0>;
o0x7fcf318a53e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018edce0 .functor BUFT 1, o0x7fcf318a53e8, C4<0>, C4<0>, C4<0>;
v0x6000003134e0_0 .net8 "Bitline1", 0 0, p0x7fcf318a5328;  1 drivers, strength-aware
v0x600000313570_0 .net8 "Bitline2", 0 0, p0x7fcf318a5358;  1 drivers, strength-aware
v0x600000313600_0 .net "D", 0 0, L_0x6000002c6760;  1 drivers
v0x600000313690_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x600000313720_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003137b0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x600000313840_0 .net *"_ivl_0", 0 0, L_0x6000002c5a40;  1 drivers
v0x6000003138d0_0 .net *"_ivl_6", 0 0, L_0x6000002c5ae0;  1 drivers
; Elide local net with no drivers, v0x600000313960_0 name=_ivl_8
v0x6000003139f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000313a80_0 .net "dffOut", 0 0, v0x6000003133c0_0;  1 drivers
v0x600000313b10_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5a40 .functor MUXZ 1, v0x6000003133c0_0, L_0x6000002c6760, L_0x600001830bd0, C4<>;
L_0x6000002c5ae0 .functor MUXZ 1, v0x6000003133c0_0, L_0x6000002c6760, L_0x600001830bd0, C4<>;
S_0x7fcf32a4eb30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4ef70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000313180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000313210_0 .net "d", 0 0, L_0x6000002c6760;  alias, 1 drivers
v0x6000003132a0_0 .net "q", 0 0, v0x6000003133c0_0;  alias, 1 drivers
v0x600000313330_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003133c0_0 .var "state", 0 0;
v0x600000313450_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a4e800 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018edd50 .functor BUFT 1, L_0x6000002c5b80, C4<0>, C4<0>, C4<0>;
o0x7fcf318a57d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eddc0 .functor BUFT 1, o0x7fcf318a57d8, C4<0>, C4<0>, C4<0>;
v0x600000313f00_0 .net8 "Bitline1", 0 0, p0x7fcf318a5718;  1 drivers, strength-aware
v0x6000003f8000_0 .net8 "Bitline2", 0 0, p0x7fcf318a5748;  1 drivers, strength-aware
v0x6000003f8090_0 .net "D", 0 0, L_0x6000002c6800;  1 drivers
v0x6000003f8120_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003f81b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003f8240_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f82d0_0 .net *"_ivl_0", 0 0, L_0x6000002c5b80;  1 drivers
v0x6000003f8360_0 .net *"_ivl_6", 0 0, L_0x6000002c5c20;  1 drivers
; Elide local net with no drivers, v0x6000003f83f0_0 name=_ivl_8
v0x6000003f8480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f8510_0 .net "dffOut", 0 0, v0x600000313de0_0;  1 drivers
v0x6000003f85a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5b80 .functor MUXZ 1, v0x600000313de0_0, L_0x6000002c6800, L_0x600001830bd0, C4<>;
L_0x6000002c5c20 .functor MUXZ 1, v0x600000313de0_0, L_0x6000002c6800, L_0x600001830bd0, C4<>;
S_0x7fcf32a4e3c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4e800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000313ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000313c30_0 .net "d", 0 0, L_0x6000002c6800;  alias, 1 drivers
v0x600000313cc0_0 .net "q", 0 0, v0x600000313de0_0;  alias, 1 drivers
v0x600000313d50_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x600000313de0_0 .var "state", 0 0;
v0x600000313e70_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a4e090 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ede30 .functor BUFT 1, L_0x6000002c5cc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a5bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018edea0 .functor BUFT 1, o0x7fcf318a5bc8, C4<0>, C4<0>, C4<0>;
v0x6000003f8990_0 .net8 "Bitline1", 0 0, p0x7fcf318a5b08;  1 drivers, strength-aware
v0x6000003f8a20_0 .net8 "Bitline2", 0 0, p0x7fcf318a5b38;  1 drivers, strength-aware
v0x6000003f8ab0_0 .net "D", 0 0, L_0x6000002c68a0;  1 drivers
v0x6000003f8b40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003f8bd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003f8c60_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f8cf0_0 .net *"_ivl_0", 0 0, L_0x6000002c5cc0;  1 drivers
v0x6000003f8d80_0 .net *"_ivl_6", 0 0, L_0x6000002c5d60;  1 drivers
; Elide local net with no drivers, v0x6000003f8e10_0 name=_ivl_8
v0x6000003f8ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f8f30_0 .net "dffOut", 0 0, v0x6000003f8870_0;  1 drivers
v0x6000003f8fc0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5cc0 .functor MUXZ 1, v0x6000003f8870_0, L_0x6000002c68a0, L_0x600001830bd0, C4<>;
L_0x6000002c5d60 .functor MUXZ 1, v0x6000003f8870_0, L_0x6000002c68a0, L_0x600001830bd0, C4<>;
S_0x7fcf32a4dc50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4e090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f8630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f86c0_0 .net "d", 0 0, L_0x6000002c68a0;  alias, 1 drivers
v0x6000003f8750_0 .net "q", 0 0, v0x6000003f8870_0;  alias, 1 drivers
v0x6000003f87e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f8870_0 .var "state", 0 0;
v0x6000003f8900_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a4d920 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018edf10 .functor BUFT 1, L_0x6000002c5e00, C4<0>, C4<0>, C4<0>;
o0x7fcf318a5fb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018edf80 .functor BUFT 1, o0x7fcf318a5fb8, C4<0>, C4<0>, C4<0>;
v0x6000003f93b0_0 .net8 "Bitline1", 0 0, p0x7fcf318a5ef8;  1 drivers, strength-aware
v0x6000003f9440_0 .net8 "Bitline2", 0 0, p0x7fcf318a5f28;  1 drivers, strength-aware
v0x6000003f94d0_0 .net "D", 0 0, L_0x6000002c6940;  1 drivers
v0x6000003f9560_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003f95f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003f9680_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f9710_0 .net *"_ivl_0", 0 0, L_0x6000002c5e00;  1 drivers
v0x6000003f97a0_0 .net *"_ivl_6", 0 0, L_0x6000002c5ea0;  1 drivers
; Elide local net with no drivers, v0x6000003f9830_0 name=_ivl_8
v0x6000003f98c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f9950_0 .net "dffOut", 0 0, v0x6000003f9290_0;  1 drivers
v0x6000003f99e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5e00 .functor MUXZ 1, v0x6000003f9290_0, L_0x6000002c6940, L_0x600001830bd0, C4<>;
L_0x6000002c5ea0 .functor MUXZ 1, v0x6000003f9290_0, L_0x6000002c6940, L_0x600001830bd0, C4<>;
S_0x7fcf32a4d4e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4d920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f9050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f90e0_0 .net "d", 0 0, L_0x6000002c6940;  alias, 1 drivers
v0x6000003f9170_0 .net "q", 0 0, v0x6000003f9290_0;  alias, 1 drivers
v0x6000003f9200_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f9290_0 .var "state", 0 0;
v0x6000003f9320_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a60e50 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32909030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018edff0 .functor BUFT 1, L_0x6000002c5f40, C4<0>, C4<0>, C4<0>;
o0x7fcf318a63a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee060 .functor BUFT 1, o0x7fcf318a63a8, C4<0>, C4<0>, C4<0>;
v0x6000003f9dd0_0 .net8 "Bitline1", 0 0, p0x7fcf318a62e8;  1 drivers, strength-aware
v0x6000003f9e60_0 .net8 "Bitline2", 0 0, p0x7fcf318a6318;  1 drivers, strength-aware
v0x6000003f9ef0_0 .net "D", 0 0, L_0x6000002c69e0;  1 drivers
v0x6000003f9f80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93a28;  alias, 1 drivers
v0x6000003fa010_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93a70;  alias, 1 drivers
v0x6000003fa0a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fa130_0 .net *"_ivl_0", 0 0, L_0x6000002c5f40;  1 drivers
v0x6000003fa1c0_0 .net *"_ivl_6", 0 0, L_0x6000002c5fe0;  1 drivers
; Elide local net with no drivers, v0x6000003fa250_0 name=_ivl_8
v0x6000003fa2e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fa370_0 .net "dffOut", 0 0, v0x6000003f9cb0_0;  1 drivers
v0x6000003fa400_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c5f40 .functor MUXZ 1, v0x6000003f9cb0_0, L_0x6000002c69e0, L_0x600001830bd0, C4<>;
L_0x6000002c5fe0 .functor MUXZ 1, v0x6000003f9cb0_0, L_0x6000002c69e0, L_0x600001830bd0, C4<>;
S_0x7fcf32a60b20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a60e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f9a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f9b00_0 .net "d", 0 0, L_0x6000002c69e0;  alias, 1 drivers
v0x6000003f9b90_0 .net "q", 0 0, v0x6000003f9cb0_0;  alias, 1 drivers
v0x6000003f9c20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f9cb0_0 .var "state", 0 0;
v0x6000003f9d40_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5ff70 .scope module, "branch_inst_dff" "dff" 16 67, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183d9d0 .functor BUFZ 1, v0x6000003fab50_0, C4<0>, C4<0>, C4<0>;
v0x6000003fa910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fa9a0_0 .net "d", 0 0, L_0x60000029ba20;  alias, 1 drivers
v0x6000003faa30_0 .net "q", 0 0, L_0x60000183d9d0;  alias, 1 drivers
v0x6000003faac0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fab50_0 .var "state", 0 0;
v0x6000003fabe0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5fc40 .scope module, "branch_src_dff" "dff" 16 68, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183da40 .functor BUFZ 1, v0x6000003faeb0_0, C4<0>, C4<0>, C4<0>;
v0x6000003fac70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fad00_0 .net "d", 0 0, L_0x60000029bac0;  alias, 1 drivers
v0x6000003fad90_0 .net "q", 0 0, L_0x60000183da40;  alias, 1 drivers
v0x6000003fae20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003faeb0_0 .var "state", 0 0;
v0x6000003faf40_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5f800 .scope module, "halt_dff" "dff" 16 71, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183db90 .functor BUFZ 1, v0x6000003fb210_0, C4<0>, C4<0>, C4<0>;
v0x6000003fafd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fb060_0 .net "d", 0 0, o0x7fcf318a6a68;  alias, 0 drivers
v0x6000003fb0f0_0 .net "q", 0 0, L_0x60000183db90;  alias, 1 drivers
v0x6000003fb180_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fb210_0 .var "state", 0 0;
v0x6000003fb2a0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5f4d0 .scope module, "imm_reg" "Register" 16 89, 5 98 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003f5320_0 .net8 "Bitline1", 15 0, p0x7fcf318aab48;  alias, 0 drivers, strength-aware
o0x7fcf318aab78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204dc0 .island tran;
p0x7fcf318aab78 .port I0x600003204dc0, o0x7fcf318aab78;
v0x6000003f53b0_0 .net8 "Bitline2", 15 0, p0x7fcf318aab78;  0 drivers, strength-aware
v0x6000003f5440_0 .net "D", 15 0, L_0x6000002dd400;  alias, 1 drivers
L_0x7fcf32d93ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003f54d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  1 drivers
L_0x7fcf32d93b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f5560_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  1 drivers
v0x6000003f55f0_0 .net "WriteReg", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f5680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f5710_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7e80 .part L_0x6000002dd400, 0, 1;
L_0x6000002c7f20 .part L_0x6000002dd400, 1, 1;
L_0x6000002d8000 .part L_0x6000002dd400, 2, 1;
L_0x6000002d80a0 .part L_0x6000002dd400, 3, 1;
L_0x6000002d8140 .part L_0x6000002dd400, 4, 1;
L_0x6000002d81e0 .part L_0x6000002dd400, 5, 1;
L_0x6000002d8280 .part L_0x6000002dd400, 6, 1;
L_0x6000002d8320 .part L_0x6000002dd400, 7, 1;
L_0x6000002d83c0 .part L_0x6000002dd400, 8, 1;
L_0x6000002d8460 .part L_0x6000002dd400, 9, 1;
L_0x6000002d8500 .part L_0x6000002dd400, 10, 1;
L_0x6000002d85a0 .part L_0x6000002dd400, 11, 1;
L_0x6000002d8640 .part L_0x6000002dd400, 12, 1;
L_0x6000002d86e0 .part L_0x6000002dd400, 13, 1;
L_0x6000002d8780 .part L_0x6000002dd400, 14, 1;
L_0x6000002d8820 .part L_0x6000002dd400, 15, 1;
p0x7fcf318a6d68 .port I0x600003204d20, L_0x6000018ee0d0;
 .tranvp 16 1 0, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a6d68;
p0x7fcf318a71b8 .port I0x600003204d20, L_0x6000018ee1b0;
 .tranvp 16 1 1, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a71b8;
p0x7fcf318a75a8 .port I0x600003204d20, L_0x6000018ee290;
 .tranvp 16 1 2, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a75a8;
p0x7fcf318a7998 .port I0x600003204d20, L_0x6000018ee370;
 .tranvp 16 1 3, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a7998;
p0x7fcf318a7d88 .port I0x600003204d20, L_0x6000018ee450;
 .tranvp 16 1 4, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a7d88;
p0x7fcf318a8178 .port I0x600003204d20, L_0x6000018ee530;
 .tranvp 16 1 5, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a8178;
p0x7fcf318a8568 .port I0x600003204d20, L_0x6000018ee610;
 .tranvp 16 1 6, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a8568;
p0x7fcf318a8958 .port I0x600003204d20, L_0x6000018ee6f0;
 .tranvp 16 1 7, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a8958;
p0x7fcf318a8d48 .port I0x600003204d20, L_0x6000018ee7d0;
 .tranvp 16 1 8, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a8d48;
p0x7fcf318a9138 .port I0x600003204d20, L_0x6000018ee8b0;
 .tranvp 16 1 9, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a9138;
p0x7fcf318a9528 .port I0x600003204d20, L_0x6000018ee990;
 .tranvp 16 1 10, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a9528;
p0x7fcf318a9918 .port I0x600003204d20, L_0x6000018eea70;
 .tranvp 16 1 11, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a9918;
p0x7fcf318a9d08 .port I0x600003204d20, L_0x6000018eeb50;
 .tranvp 16 1 12, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318a9d08;
p0x7fcf318aa0f8 .port I0x600003204d20, L_0x6000018eec30;
 .tranvp 16 1 13, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318aa0f8;
p0x7fcf318aa4e8 .port I0x600003204d20, L_0x6000018eed10;
 .tranvp 16 1 14, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318aa4e8;
p0x7fcf318aa8d8 .port I0x600003204d20, L_0x6000018eedf0;
 .tranvp 16 1 15, I0x600003204d20, p0x7fcf318aab48 p0x7fcf318aa8d8;
p0x7fcf318a6d98 .port I0x600003204dc0, L_0x6000018ee140;
 .tranvp 16 1 0, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a6d98;
p0x7fcf318a71e8 .port I0x600003204dc0, L_0x6000018ee220;
 .tranvp 16 1 1, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a71e8;
p0x7fcf318a75d8 .port I0x600003204dc0, L_0x6000018ee300;
 .tranvp 16 1 2, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a75d8;
p0x7fcf318a79c8 .port I0x600003204dc0, L_0x6000018ee3e0;
 .tranvp 16 1 3, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a79c8;
p0x7fcf318a7db8 .port I0x600003204dc0, L_0x6000018ee4c0;
 .tranvp 16 1 4, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a7db8;
p0x7fcf318a81a8 .port I0x600003204dc0, L_0x6000018ee5a0;
 .tranvp 16 1 5, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a81a8;
p0x7fcf318a8598 .port I0x600003204dc0, L_0x6000018ee680;
 .tranvp 16 1 6, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a8598;
p0x7fcf318a8988 .port I0x600003204dc0, L_0x6000018ee760;
 .tranvp 16 1 7, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a8988;
p0x7fcf318a8d78 .port I0x600003204dc0, L_0x6000018ee840;
 .tranvp 16 1 8, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a8d78;
p0x7fcf318a9168 .port I0x600003204dc0, L_0x6000018ee920;
 .tranvp 16 1 9, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a9168;
p0x7fcf318a9558 .port I0x600003204dc0, L_0x6000018eea00;
 .tranvp 16 1 10, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a9558;
p0x7fcf318a9948 .port I0x600003204dc0, L_0x6000018eeae0;
 .tranvp 16 1 11, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a9948;
p0x7fcf318a9d38 .port I0x600003204dc0, L_0x6000018eebc0;
 .tranvp 16 1 12, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318a9d38;
p0x7fcf318aa128 .port I0x600003204dc0, L_0x6000018eeca0;
 .tranvp 16 1 13, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318aa128;
p0x7fcf318aa518 .port I0x600003204dc0, L_0x6000018eed80;
 .tranvp 16 1 14, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318aa518;
p0x7fcf318aa908 .port I0x600003204dc0, L_0x6000018eee60;
 .tranvp 16 1 15, I0x600003204dc0, p0x7fcf318aab78 p0x7fcf318aa908;
S_0x7fcf32a5f090 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee0d0 .functor BUFT 1, L_0x6000002c6a80, C4<0>, C4<0>, C4<0>;
o0x7fcf318a6e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee140 .functor BUFT 1, o0x7fcf318a6e88, C4<0>, C4<0>, C4<0>;
v0x6000003fb690_0 .net8 "Bitline1", 0 0, p0x7fcf318a6d68;  1 drivers, strength-aware
v0x6000003fb720_0 .net8 "Bitline2", 0 0, p0x7fcf318a6d98;  1 drivers, strength-aware
v0x6000003fb7b0_0 .net "D", 0 0, L_0x6000002c7e80;  1 drivers
v0x6000003fb840_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003fb8d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003fb960_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fb9f0_0 .net *"_ivl_0", 0 0, L_0x6000002c6a80;  1 drivers
v0x6000003fba80_0 .net *"_ivl_6", 0 0, L_0x6000002c6b20;  1 drivers
; Elide local net with no drivers, v0x6000003fbb10_0 name=_ivl_8
v0x6000003fbba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fbc30_0 .net "dffOut", 0 0, v0x6000003fb570_0;  1 drivers
v0x6000003fbcc0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c6a80 .functor MUXZ 1, v0x6000003fb570_0, L_0x6000002c7e80, L_0x600001830bd0, C4<>;
L_0x6000002c6b20 .functor MUXZ 1, v0x6000003fb570_0, L_0x6000002c7e80, L_0x600001830bd0, C4<>;
S_0x7fcf32a5ed60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5f090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fb330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fb3c0_0 .net "d", 0 0, L_0x6000002c7e80;  alias, 1 drivers
v0x6000003fb450_0 .net "q", 0 0, v0x6000003fb570_0;  alias, 1 drivers
v0x6000003fb4e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fb570_0 .var "state", 0 0;
v0x6000003fb600_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5e920 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee1b0 .functor BUFT 1, L_0x6000002c6bc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a7278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee220 .functor BUFT 1, o0x7fcf318a7278, C4<0>, C4<0>, C4<0>;
v0x6000003fc120_0 .net8 "Bitline1", 0 0, p0x7fcf318a71b8;  1 drivers, strength-aware
v0x6000003fc1b0_0 .net8 "Bitline2", 0 0, p0x7fcf318a71e8;  1 drivers, strength-aware
v0x6000003fc240_0 .net "D", 0 0, L_0x6000002c7f20;  1 drivers
v0x6000003fc2d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003fc360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003fc3f0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fc480_0 .net *"_ivl_0", 0 0, L_0x6000002c6bc0;  1 drivers
v0x6000003fc510_0 .net *"_ivl_6", 0 0, L_0x6000002c6c60;  1 drivers
; Elide local net with no drivers, v0x6000003fc5a0_0 name=_ivl_8
v0x6000003fc630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fc6c0_0 .net "dffOut", 0 0, v0x6000003fc000_0;  1 drivers
v0x6000003fc750_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c6bc0 .functor MUXZ 1, v0x6000003fc000_0, L_0x6000002c7f20, L_0x600001830bd0, C4<>;
L_0x6000002c6c60 .functor MUXZ 1, v0x6000003fc000_0, L_0x6000002c7f20, L_0x600001830bd0, C4<>;
S_0x7fcf32a5e0a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5e920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fbd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fbde0_0 .net "d", 0 0, L_0x6000002c7f20;  alias, 1 drivers
v0x6000003fbe70_0 .net "q", 0 0, v0x6000003fc000_0;  alias, 1 drivers
v0x6000003fbf00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fc000_0 .var "state", 0 0;
v0x6000003fc090_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5dd70 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee290 .functor BUFT 1, L_0x6000002c6d00, C4<0>, C4<0>, C4<0>;
o0x7fcf318a7668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee300 .functor BUFT 1, o0x7fcf318a7668, C4<0>, C4<0>, C4<0>;
v0x6000003fcb40_0 .net8 "Bitline1", 0 0, p0x7fcf318a75a8;  1 drivers, strength-aware
v0x6000003fcbd0_0 .net8 "Bitline2", 0 0, p0x7fcf318a75d8;  1 drivers, strength-aware
v0x6000003fcc60_0 .net "D", 0 0, L_0x6000002d8000;  1 drivers
v0x6000003fccf0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003fcd80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003fce10_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fcea0_0 .net *"_ivl_0", 0 0, L_0x6000002c6d00;  1 drivers
v0x6000003fcf30_0 .net *"_ivl_6", 0 0, L_0x6000002c6da0;  1 drivers
; Elide local net with no drivers, v0x6000003fcfc0_0 name=_ivl_8
v0x6000003fd050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fd0e0_0 .net "dffOut", 0 0, v0x6000003fca20_0;  1 drivers
v0x6000003fd170_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c6d00 .functor MUXZ 1, v0x6000003fca20_0, L_0x6000002d8000, L_0x600001830bd0, C4<>;
L_0x6000002c6da0 .functor MUXZ 1, v0x6000003fca20_0, L_0x6000002d8000, L_0x600001830bd0, C4<>;
S_0x7fcf32a5d930 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5dd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fc7e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fc870_0 .net "d", 0 0, L_0x6000002d8000;  alias, 1 drivers
v0x6000003fc900_0 .net "q", 0 0, v0x6000003fca20_0;  alias, 1 drivers
v0x6000003fc990_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fca20_0 .var "state", 0 0;
v0x6000003fcab0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5d600 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee370 .functor BUFT 1, L_0x6000002c6e40, C4<0>, C4<0>, C4<0>;
o0x7fcf318a7a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee3e0 .functor BUFT 1, o0x7fcf318a7a58, C4<0>, C4<0>, C4<0>;
v0x6000003fd560_0 .net8 "Bitline1", 0 0, p0x7fcf318a7998;  1 drivers, strength-aware
v0x6000003fd5f0_0 .net8 "Bitline2", 0 0, p0x7fcf318a79c8;  1 drivers, strength-aware
v0x6000003fd680_0 .net "D", 0 0, L_0x6000002d80a0;  1 drivers
v0x6000003fd710_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003fd7a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003fd830_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fd8c0_0 .net *"_ivl_0", 0 0, L_0x6000002c6e40;  1 drivers
v0x6000003fd950_0 .net *"_ivl_6", 0 0, L_0x6000002c6ee0;  1 drivers
; Elide local net with no drivers, v0x6000003fd9e0_0 name=_ivl_8
v0x6000003fda70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fdb00_0 .net "dffOut", 0 0, v0x6000003fd440_0;  1 drivers
v0x6000003fdb90_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c6e40 .functor MUXZ 1, v0x6000003fd440_0, L_0x6000002d80a0, L_0x600001830bd0, C4<>;
L_0x6000002c6ee0 .functor MUXZ 1, v0x6000003fd440_0, L_0x6000002d80a0, L_0x600001830bd0, C4<>;
S_0x7fcf32a5d1c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5d600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fd200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fd290_0 .net "d", 0 0, L_0x6000002d80a0;  alias, 1 drivers
v0x6000003fd320_0 .net "q", 0 0, v0x6000003fd440_0;  alias, 1 drivers
v0x6000003fd3b0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fd440_0 .var "state", 0 0;
v0x6000003fd4d0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5ce90 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee450 .functor BUFT 1, L_0x6000002c6f80, C4<0>, C4<0>, C4<0>;
o0x7fcf318a7e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee4c0 .functor BUFT 1, o0x7fcf318a7e48, C4<0>, C4<0>, C4<0>;
v0x6000003fdf80_0 .net8 "Bitline1", 0 0, p0x7fcf318a7d88;  1 drivers, strength-aware
v0x6000003fe010_0 .net8 "Bitline2", 0 0, p0x7fcf318a7db8;  1 drivers, strength-aware
v0x6000003fe0a0_0 .net "D", 0 0, L_0x6000002d8140;  1 drivers
v0x6000003fe130_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003fe1c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003fe250_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fe2e0_0 .net *"_ivl_0", 0 0, L_0x6000002c6f80;  1 drivers
v0x6000003fe370_0 .net *"_ivl_6", 0 0, L_0x6000002c7020;  1 drivers
; Elide local net with no drivers, v0x6000003fe400_0 name=_ivl_8
v0x6000003fe490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fe520_0 .net "dffOut", 0 0, v0x6000003fde60_0;  1 drivers
v0x6000003fe5b0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c6f80 .functor MUXZ 1, v0x6000003fde60_0, L_0x6000002d8140, L_0x600001830bd0, C4<>;
L_0x6000002c7020 .functor MUXZ 1, v0x6000003fde60_0, L_0x6000002d8140, L_0x600001830bd0, C4<>;
S_0x7fcf32a5ca50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5ce90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fdc20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fdcb0_0 .net "d", 0 0, L_0x6000002d8140;  alias, 1 drivers
v0x6000003fdd40_0 .net "q", 0 0, v0x6000003fde60_0;  alias, 1 drivers
v0x6000003fddd0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fde60_0 .var "state", 0 0;
v0x6000003fdef0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5c720 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee530 .functor BUFT 1, L_0x6000002c70c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a8238 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee5a0 .functor BUFT 1, o0x7fcf318a8238, C4<0>, C4<0>, C4<0>;
v0x6000003fe9a0_0 .net8 "Bitline1", 0 0, p0x7fcf318a8178;  1 drivers, strength-aware
v0x6000003fea30_0 .net8 "Bitline2", 0 0, p0x7fcf318a81a8;  1 drivers, strength-aware
v0x6000003feac0_0 .net "D", 0 0, L_0x6000002d81e0;  1 drivers
v0x6000003feb50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003febe0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003fec70_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003fed00_0 .net *"_ivl_0", 0 0, L_0x6000002c70c0;  1 drivers
v0x6000003fed90_0 .net *"_ivl_6", 0 0, L_0x6000002c7160;  1 drivers
; Elide local net with no drivers, v0x6000003fee20_0 name=_ivl_8
v0x6000003feeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fef40_0 .net "dffOut", 0 0, v0x6000003fe880_0;  1 drivers
v0x6000003fefd0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c70c0 .functor MUXZ 1, v0x6000003fe880_0, L_0x6000002d81e0, L_0x600001830bd0, C4<>;
L_0x6000002c7160 .functor MUXZ 1, v0x6000003fe880_0, L_0x6000002d81e0, L_0x600001830bd0, C4<>;
S_0x7fcf32a5c2e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fe640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003fe6d0_0 .net "d", 0 0, L_0x6000002d81e0;  alias, 1 drivers
v0x6000003fe760_0 .net "q", 0 0, v0x6000003fe880_0;  alias, 1 drivers
v0x6000003fe7f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003fe880_0 .var "state", 0 0;
v0x6000003fe910_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5bfb0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee610 .functor BUFT 1, L_0x6000002c7200, C4<0>, C4<0>, C4<0>;
o0x7fcf318a8628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee680 .functor BUFT 1, o0x7fcf318a8628, C4<0>, C4<0>, C4<0>;
v0x6000003ff3c0_0 .net8 "Bitline1", 0 0, p0x7fcf318a8568;  1 drivers, strength-aware
v0x6000003ff450_0 .net8 "Bitline2", 0 0, p0x7fcf318a8598;  1 drivers, strength-aware
v0x6000003ff4e0_0 .net "D", 0 0, L_0x6000002d8280;  1 drivers
v0x6000003ff570_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003ff600_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003ff690_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003ff720_0 .net *"_ivl_0", 0 0, L_0x6000002c7200;  1 drivers
v0x6000003ff7b0_0 .net *"_ivl_6", 0 0, L_0x6000002c72a0;  1 drivers
; Elide local net with no drivers, v0x6000003ff840_0 name=_ivl_8
v0x6000003ff8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ff960_0 .net "dffOut", 0 0, v0x6000003ff2a0_0;  1 drivers
v0x6000003ff9f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7200 .functor MUXZ 1, v0x6000003ff2a0_0, L_0x6000002d8280, L_0x600001830bd0, C4<>;
L_0x6000002c72a0 .functor MUXZ 1, v0x6000003ff2a0_0, L_0x6000002d8280, L_0x600001830bd0, C4<>;
S_0x7fcf32a5bb70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5bfb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ff060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ff0f0_0 .net "d", 0 0, L_0x6000002d8280;  alias, 1 drivers
v0x6000003ff180_0 .net "q", 0 0, v0x6000003ff2a0_0;  alias, 1 drivers
v0x6000003ff210_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ff2a0_0 .var "state", 0 0;
v0x6000003ff330_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5b840 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee6f0 .functor BUFT 1, L_0x6000002c7340, C4<0>, C4<0>, C4<0>;
o0x7fcf318a8a18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee760 .functor BUFT 1, o0x7fcf318a8a18, C4<0>, C4<0>, C4<0>;
v0x6000003ffde0_0 .net8 "Bitline1", 0 0, p0x7fcf318a8958;  1 drivers, strength-aware
v0x6000003ffe70_0 .net8 "Bitline2", 0 0, p0x7fcf318a8988;  1 drivers, strength-aware
v0x6000003fff00_0 .net "D", 0 0, L_0x6000002d8320;  1 drivers
v0x6000003f0000_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f0090_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f0120_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f01b0_0 .net *"_ivl_0", 0 0, L_0x6000002c7340;  1 drivers
v0x6000003f0240_0 .net *"_ivl_6", 0 0, L_0x6000002c73e0;  1 drivers
; Elide local net with no drivers, v0x6000003f02d0_0 name=_ivl_8
v0x6000003f0360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f03f0_0 .net "dffOut", 0 0, v0x6000003ffcc0_0;  1 drivers
v0x6000003f0480_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7340 .functor MUXZ 1, v0x6000003ffcc0_0, L_0x6000002d8320, L_0x600001830bd0, C4<>;
L_0x6000002c73e0 .functor MUXZ 1, v0x6000003ffcc0_0, L_0x6000002d8320, L_0x600001830bd0, C4<>;
S_0x7fcf32a5b400 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5b840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ffa80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ffb10_0 .net "d", 0 0, L_0x6000002d8320;  alias, 1 drivers
v0x6000003ffba0_0 .net "q", 0 0, v0x6000003ffcc0_0;  alias, 1 drivers
v0x6000003ffc30_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ffcc0_0 .var "state", 0 0;
v0x6000003ffd50_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5b0d0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee7d0 .functor BUFT 1, L_0x6000002c7480, C4<0>, C4<0>, C4<0>;
o0x7fcf318a8e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee840 .functor BUFT 1, o0x7fcf318a8e08, C4<0>, C4<0>, C4<0>;
v0x6000003f0870_0 .net8 "Bitline1", 0 0, p0x7fcf318a8d48;  1 drivers, strength-aware
v0x6000003f0900_0 .net8 "Bitline2", 0 0, p0x7fcf318a8d78;  1 drivers, strength-aware
v0x6000003f0990_0 .net "D", 0 0, L_0x6000002d83c0;  1 drivers
v0x6000003f0a20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f0ab0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f0b40_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f0bd0_0 .net *"_ivl_0", 0 0, L_0x6000002c7480;  1 drivers
v0x6000003f0c60_0 .net *"_ivl_6", 0 0, L_0x6000002c7520;  1 drivers
; Elide local net with no drivers, v0x6000003f0cf0_0 name=_ivl_8
v0x6000003f0d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f0e10_0 .net "dffOut", 0 0, v0x6000003f0750_0;  1 drivers
v0x6000003f0ea0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7480 .functor MUXZ 1, v0x6000003f0750_0, L_0x6000002d83c0, L_0x600001830bd0, C4<>;
L_0x6000002c7520 .functor MUXZ 1, v0x6000003f0750_0, L_0x6000002d83c0, L_0x600001830bd0, C4<>;
S_0x7fcf32a5ac90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5b0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f0510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f05a0_0 .net "d", 0 0, L_0x6000002d83c0;  alias, 1 drivers
v0x6000003f0630_0 .net "q", 0 0, v0x6000003f0750_0;  alias, 1 drivers
v0x6000003f06c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f0750_0 .var "state", 0 0;
v0x6000003f07e0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a5a960 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee8b0 .functor BUFT 1, L_0x6000002c75c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318a91f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ee920 .functor BUFT 1, o0x7fcf318a91f8, C4<0>, C4<0>, C4<0>;
v0x6000003f1290_0 .net8 "Bitline1", 0 0, p0x7fcf318a9138;  1 drivers, strength-aware
v0x6000003f1320_0 .net8 "Bitline2", 0 0, p0x7fcf318a9168;  1 drivers, strength-aware
v0x6000003f13b0_0 .net "D", 0 0, L_0x6000002d8460;  1 drivers
v0x6000003f1440_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f14d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f1560_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f15f0_0 .net *"_ivl_0", 0 0, L_0x6000002c75c0;  1 drivers
v0x6000003f1680_0 .net *"_ivl_6", 0 0, L_0x6000002c7660;  1 drivers
; Elide local net with no drivers, v0x6000003f1710_0 name=_ivl_8
v0x6000003f17a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f1830_0 .net "dffOut", 0 0, v0x6000003f1170_0;  1 drivers
v0x6000003f18c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c75c0 .functor MUXZ 1, v0x6000003f1170_0, L_0x6000002d8460, L_0x600001830bd0, C4<>;
L_0x6000002c7660 .functor MUXZ 1, v0x6000003f1170_0, L_0x6000002d8460, L_0x600001830bd0, C4<>;
S_0x7fcf32a5a520 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5a960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f0f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f0fc0_0 .net "d", 0 0, L_0x6000002d8460;  alias, 1 drivers
v0x6000003f1050_0 .net "q", 0 0, v0x6000003f1170_0;  alias, 1 drivers
v0x6000003f10e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f1170_0 .var "state", 0 0;
v0x6000003f1200_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a59b90 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ee990 .functor BUFT 1, L_0x6000002c7700, C4<0>, C4<0>, C4<0>;
o0x7fcf318a95e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eea00 .functor BUFT 1, o0x7fcf318a95e8, C4<0>, C4<0>, C4<0>;
v0x6000003f1cb0_0 .net8 "Bitline1", 0 0, p0x7fcf318a9528;  1 drivers, strength-aware
v0x6000003f1d40_0 .net8 "Bitline2", 0 0, p0x7fcf318a9558;  1 drivers, strength-aware
v0x6000003f1dd0_0 .net "D", 0 0, L_0x6000002d8500;  1 drivers
v0x6000003f1e60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f1ef0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f1f80_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f2010_0 .net *"_ivl_0", 0 0, L_0x6000002c7700;  1 drivers
v0x6000003f20a0_0 .net *"_ivl_6", 0 0, L_0x6000002c77a0;  1 drivers
; Elide local net with no drivers, v0x6000003f2130_0 name=_ivl_8
v0x6000003f21c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f2250_0 .net "dffOut", 0 0, v0x6000003f1b90_0;  1 drivers
v0x6000003f22e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7700 .functor MUXZ 1, v0x6000003f1b90_0, L_0x6000002d8500, L_0x600001830bd0, C4<>;
L_0x6000002c77a0 .functor MUXZ 1, v0x6000003f1b90_0, L_0x6000002d8500, L_0x600001830bd0, C4<>;
S_0x7fcf32a59860 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a59b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f1950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f19e0_0 .net "d", 0 0, L_0x6000002d8500;  alias, 1 drivers
v0x6000003f1a70_0 .net "q", 0 0, v0x6000003f1b90_0;  alias, 1 drivers
v0x6000003f1b00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f1b90_0 .var "state", 0 0;
v0x6000003f1c20_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a59420 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eea70 .functor BUFT 1, L_0x6000002c7840, C4<0>, C4<0>, C4<0>;
o0x7fcf318a99d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eeae0 .functor BUFT 1, o0x7fcf318a99d8, C4<0>, C4<0>, C4<0>;
v0x6000003f26d0_0 .net8 "Bitline1", 0 0, p0x7fcf318a9918;  1 drivers, strength-aware
v0x6000003f2760_0 .net8 "Bitline2", 0 0, p0x7fcf318a9948;  1 drivers, strength-aware
v0x6000003f27f0_0 .net "D", 0 0, L_0x6000002d85a0;  1 drivers
v0x6000003f2880_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f2910_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f29a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f2a30_0 .net *"_ivl_0", 0 0, L_0x6000002c7840;  1 drivers
v0x6000003f2ac0_0 .net *"_ivl_6", 0 0, L_0x6000002c78e0;  1 drivers
; Elide local net with no drivers, v0x6000003f2b50_0 name=_ivl_8
v0x6000003f2be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f2c70_0 .net "dffOut", 0 0, v0x6000003f25b0_0;  1 drivers
v0x6000003f2d00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7840 .functor MUXZ 1, v0x6000003f25b0_0, L_0x6000002d85a0, L_0x600001830bd0, C4<>;
L_0x6000002c78e0 .functor MUXZ 1, v0x6000003f25b0_0, L_0x6000002d85a0, L_0x600001830bd0, C4<>;
S_0x7fcf32a590f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a59420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f2370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f2400_0 .net "d", 0 0, L_0x6000002d85a0;  alias, 1 drivers
v0x6000003f2490_0 .net "q", 0 0, v0x6000003f25b0_0;  alias, 1 drivers
v0x6000003f2520_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f25b0_0 .var "state", 0 0;
v0x6000003f2640_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf32a58cb0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eeb50 .functor BUFT 1, L_0x6000002c7980, C4<0>, C4<0>, C4<0>;
o0x7fcf318a9dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eebc0 .functor BUFT 1, o0x7fcf318a9dc8, C4<0>, C4<0>, C4<0>;
v0x60000031ed90_0 .net8 "Bitline1", 0 0, p0x7fcf318a9d08;  1 drivers, strength-aware
v0x60000031ee20_0 .net8 "Bitline2", 0 0, p0x7fcf318a9d38;  1 drivers, strength-aware
v0x60000031eeb0_0 .net "D", 0 0, L_0x6000002d8640;  1 drivers
v0x60000031ef40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x60000031efd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x60000031f060_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x60000031f0f0_0 .net *"_ivl_0", 0 0, L_0x6000002c7980;  1 drivers
v0x60000031f180_0 .net *"_ivl_6", 0 0, L_0x6000002c7a20;  1 drivers
; Elide local net with no drivers, v0x60000031f210_0 name=_ivl_8
v0x60000031f2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000031f330_0 .net "dffOut", 0 0, v0x60000031ec70_0;  1 drivers
v0x60000031f3c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7980 .functor MUXZ 1, v0x60000031ec70_0, L_0x6000002d8640, L_0x600001830bd0, C4<>;
L_0x6000002c7a20 .functor MUXZ 1, v0x60000031ec70_0, L_0x6000002d8640, L_0x600001830bd0, C4<>;
S_0x7fcf32a58980 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a58cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031ea30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000031eac0_0 .net "d", 0 0, L_0x6000002d8640;  alias, 1 drivers
v0x60000031eb50_0 .net "q", 0 0, v0x60000031ec70_0;  alias, 1 drivers
v0x60000031ebe0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x60000031ec70_0 .var "state", 0 0;
v0x60000031ed00_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1c070 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eec30 .functor BUFT 1, L_0x6000002c7ac0, C4<0>, C4<0>, C4<0>;
o0x7fcf318aa1b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eeca0 .functor BUFT 1, o0x7fcf318aa1b8, C4<0>, C4<0>, C4<0>;
v0x60000031f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf318aa0f8;  1 drivers, strength-aware
v0x60000031f840_0 .net8 "Bitline2", 0 0, p0x7fcf318aa128;  1 drivers, strength-aware
v0x60000031f8d0_0 .net "D", 0 0, L_0x6000002d86e0;  1 drivers
v0x60000031f960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x60000031f9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x60000031fa80_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x60000031fb10_0 .net *"_ivl_0", 0 0, L_0x6000002c7ac0;  1 drivers
v0x60000031fba0_0 .net *"_ivl_6", 0 0, L_0x6000002c7b60;  1 drivers
; Elide local net with no drivers, v0x60000031fc30_0 name=_ivl_8
v0x60000031fcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000031fd50_0 .net "dffOut", 0 0, v0x60000031f690_0;  1 drivers
v0x60000031fde0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7ac0 .functor MUXZ 1, v0x60000031f690_0, L_0x6000002d86e0, L_0x600001830bd0, C4<>;
L_0x6000002c7b60 .functor MUXZ 1, v0x60000031f690_0, L_0x6000002d86e0, L_0x600001830bd0, C4<>;
S_0x7fcf31d1c1e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1c070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031f450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000031f4e0_0 .net "d", 0 0, L_0x6000002d86e0;  alias, 1 drivers
v0x60000031f570_0 .net "q", 0 0, v0x60000031f690_0;  alias, 1 drivers
v0x60000031f600_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x60000031f690_0 .var "state", 0 0;
v0x60000031f720_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1c350 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eed10 .functor BUFT 1, L_0x6000002c7c00, C4<0>, C4<0>, C4<0>;
o0x7fcf318aa5a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eed80 .functor BUFT 1, o0x7fcf318aa5a8, C4<0>, C4<0>, C4<0>;
v0x6000003f4240_0 .net8 "Bitline1", 0 0, p0x7fcf318aa4e8;  1 drivers, strength-aware
v0x6000003f42d0_0 .net8 "Bitline2", 0 0, p0x7fcf318aa518;  1 drivers, strength-aware
v0x6000003f4360_0 .net "D", 0 0, L_0x6000002d8780;  1 drivers
v0x6000003f43f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f4480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f4510_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f45a0_0 .net *"_ivl_0", 0 0, L_0x6000002c7c00;  1 drivers
v0x6000003f4630_0 .net *"_ivl_6", 0 0, L_0x6000002c7ca0;  1 drivers
; Elide local net with no drivers, v0x6000003f46c0_0 name=_ivl_8
v0x6000003f4750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f47e0_0 .net "dffOut", 0 0, v0x6000003f4120_0;  1 drivers
v0x6000003f4870_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7c00 .functor MUXZ 1, v0x6000003f4120_0, L_0x6000002d8780, L_0x600001830bd0, C4<>;
L_0x6000002c7ca0 .functor MUXZ 1, v0x6000003f4120_0, L_0x6000002d8780, L_0x600001830bd0, C4<>;
S_0x7fcf31d1c4c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1c350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031fe70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000031ff00_0 .net "d", 0 0, L_0x6000002d8780;  alias, 1 drivers
v0x6000003f4000_0 .net "q", 0 0, v0x6000003f4120_0;  alias, 1 drivers
v0x6000003f4090_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f4120_0 .var "state", 0 0;
v0x6000003f41b0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1c630 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a5f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eedf0 .functor BUFT 1, L_0x6000002c7d40, C4<0>, C4<0>, C4<0>;
o0x7fcf318aa998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eee60 .functor BUFT 1, o0x7fcf318aa998, C4<0>, C4<0>, C4<0>;
v0x6000003f4c60_0 .net8 "Bitline1", 0 0, p0x7fcf318aa8d8;  1 drivers, strength-aware
v0x6000003f4cf0_0 .net8 "Bitline2", 0 0, p0x7fcf318aa908;  1 drivers, strength-aware
v0x6000003f4d80_0 .net "D", 0 0, L_0x6000002d8820;  1 drivers
v0x6000003f4e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93ab8;  alias, 1 drivers
v0x6000003f4ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b00;  alias, 1 drivers
v0x6000003f4f30_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f4fc0_0 .net *"_ivl_0", 0 0, L_0x6000002c7d40;  1 drivers
v0x6000003f5050_0 .net *"_ivl_6", 0 0, L_0x6000002c7de0;  1 drivers
; Elide local net with no drivers, v0x6000003f50e0_0 name=_ivl_8
v0x6000003f5170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f5200_0 .net "dffOut", 0 0, v0x6000003f4b40_0;  1 drivers
v0x6000003f5290_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c7d40 .functor MUXZ 1, v0x6000003f4b40_0, L_0x6000002d8820, L_0x600001830bd0, C4<>;
L_0x6000002c7de0 .functor MUXZ 1, v0x6000003f4b40_0, L_0x6000002d8820, L_0x600001830bd0, C4<>;
S_0x7fcf31d1c7a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1c630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f4900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f4990_0 .net "d", 0 0, L_0x6000002d8820;  alias, 1 drivers
v0x6000003f4a20_0 .net "q", 0 0, v0x6000003f4b40_0;  alias, 1 drivers
v0x6000003f4ab0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f4b40_0 .var "state", 0 0;
v0x6000003f4bd0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1cd10 .scope module, "instruction_reg" "Register" 16 80, 5 98 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003c3180_0 .net8 "Bitline1", 15 0, p0x7fcf318aecb8;  alias, 0 drivers, strength-aware
o0x7fcf318aece8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204820 .island tran;
p0x7fcf318aece8 .port I0x600003204820, o0x7fcf318aece8;
v0x6000003c3210_0 .net8 "Bitline2", 15 0, p0x7fcf318aece8;  0 drivers, strength-aware
v0x6000003c32a0_0 .net8 "D", 15 0, p0x7fcf318aed18;  alias, 0 drivers, strength-aware
L_0x7fcf32d93908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003c3330_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  1 drivers
L_0x7fcf32d93950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003c33c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  1 drivers
v0x6000003c3450_0 .net "WriteReg", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c34e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c3570_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c2440 .part p0x7fcf318aed18, 0, 1;
L_0x6000002c24e0 .part p0x7fcf318aed18, 1, 1;
L_0x6000002c2580 .part p0x7fcf318aed18, 2, 1;
L_0x6000002c2620 .part p0x7fcf318aed18, 3, 1;
L_0x6000002c26c0 .part p0x7fcf318aed18, 4, 1;
L_0x6000002c2760 .part p0x7fcf318aed18, 5, 1;
L_0x6000002c2800 .part p0x7fcf318aed18, 6, 1;
L_0x6000002c28a0 .part p0x7fcf318aed18, 7, 1;
L_0x6000002c2940 .part p0x7fcf318aed18, 8, 1;
L_0x6000002c29e0 .part p0x7fcf318aed18, 9, 1;
L_0x6000002c2a80 .part p0x7fcf318aed18, 10, 1;
L_0x6000002c2b20 .part p0x7fcf318aed18, 11, 1;
L_0x6000002c2bc0 .part p0x7fcf318aed18, 12, 1;
L_0x6000002c2c60 .part p0x7fcf318aed18, 13, 1;
L_0x6000002c2d00 .part p0x7fcf318aed18, 14, 1;
L_0x6000002c2da0 .part p0x7fcf318aed18, 15, 1;
p0x7fcf318aaed8 .port I0x6000032046c0, L_0x6000018eb6b0;
 .tranvp 16 1 0, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318aaed8;
p0x7fcf318ab328 .port I0x6000032046c0, L_0x6000018eb790;
 .tranvp 16 1 1, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ab328;
p0x7fcf318ab718 .port I0x6000032046c0, L_0x6000018eb870;
 .tranvp 16 1 2, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ab718;
p0x7fcf318abb08 .port I0x6000032046c0, L_0x6000018eb950;
 .tranvp 16 1 3, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318abb08;
p0x7fcf318abef8 .port I0x6000032046c0, L_0x6000018eba30;
 .tranvp 16 1 4, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318abef8;
p0x7fcf318ac2e8 .port I0x6000032046c0, L_0x6000018ebb10;
 .tranvp 16 1 5, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ac2e8;
p0x7fcf318ac6d8 .port I0x6000032046c0, L_0x6000018ebbf0;
 .tranvp 16 1 6, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ac6d8;
p0x7fcf318acac8 .port I0x6000032046c0, L_0x6000018ebcd0;
 .tranvp 16 1 7, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318acac8;
p0x7fcf318aceb8 .port I0x6000032046c0, L_0x6000018ebdb0;
 .tranvp 16 1 8, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318aceb8;
p0x7fcf318ad2a8 .port I0x6000032046c0, L_0x6000018ebe90;
 .tranvp 16 1 9, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ad2a8;
p0x7fcf318ad698 .port I0x6000032046c0, L_0x6000018ebf70;
 .tranvp 16 1 10, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ad698;
p0x7fcf318ada88 .port I0x6000032046c0, L_0x6000018ec070;
 .tranvp 16 1 11, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ada88;
p0x7fcf318ade78 .port I0x6000032046c0, L_0x6000018ec150;
 .tranvp 16 1 12, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ade78;
p0x7fcf318ae268 .port I0x6000032046c0, L_0x6000018ec230;
 .tranvp 16 1 13, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ae268;
p0x7fcf318ae658 .port I0x6000032046c0, L_0x6000018ec310;
 .tranvp 16 1 14, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318ae658;
p0x7fcf318aea48 .port I0x6000032046c0, L_0x6000018ec3f0;
 .tranvp 16 1 15, I0x6000032046c0, p0x7fcf318aecb8 p0x7fcf318aea48;
p0x7fcf318aaf08 .port I0x600003204820, L_0x6000018eb720;
 .tranvp 16 1 0, I0x600003204820, p0x7fcf318aece8 p0x7fcf318aaf08;
p0x7fcf318ab358 .port I0x600003204820, L_0x6000018eb800;
 .tranvp 16 1 1, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ab358;
p0x7fcf318ab748 .port I0x600003204820, L_0x6000018eb8e0;
 .tranvp 16 1 2, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ab748;
p0x7fcf318abb38 .port I0x600003204820, L_0x6000018eb9c0;
 .tranvp 16 1 3, I0x600003204820, p0x7fcf318aece8 p0x7fcf318abb38;
p0x7fcf318abf28 .port I0x600003204820, L_0x6000018ebaa0;
 .tranvp 16 1 4, I0x600003204820, p0x7fcf318aece8 p0x7fcf318abf28;
p0x7fcf318ac318 .port I0x600003204820, L_0x6000018ebb80;
 .tranvp 16 1 5, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ac318;
p0x7fcf318ac708 .port I0x600003204820, L_0x6000018ebc60;
 .tranvp 16 1 6, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ac708;
p0x7fcf318acaf8 .port I0x600003204820, L_0x6000018ebd40;
 .tranvp 16 1 7, I0x600003204820, p0x7fcf318aece8 p0x7fcf318acaf8;
p0x7fcf318acee8 .port I0x600003204820, L_0x6000018ebe20;
 .tranvp 16 1 8, I0x600003204820, p0x7fcf318aece8 p0x7fcf318acee8;
p0x7fcf318ad2d8 .port I0x600003204820, L_0x6000018ebf00;
 .tranvp 16 1 9, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ad2d8;
p0x7fcf318ad6c8 .port I0x600003204820, L_0x6000018ec000;
 .tranvp 16 1 10, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ad6c8;
p0x7fcf318adab8 .port I0x600003204820, L_0x6000018ec0e0;
 .tranvp 16 1 11, I0x600003204820, p0x7fcf318aece8 p0x7fcf318adab8;
p0x7fcf318adea8 .port I0x600003204820, L_0x6000018ec1c0;
 .tranvp 16 1 12, I0x600003204820, p0x7fcf318aece8 p0x7fcf318adea8;
p0x7fcf318ae298 .port I0x600003204820, L_0x6000018ec2a0;
 .tranvp 16 1 13, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ae298;
p0x7fcf318ae688 .port I0x600003204820, L_0x6000018ec380;
 .tranvp 16 1 14, I0x600003204820, p0x7fcf318aece8 p0x7fcf318ae688;
p0x7fcf318aea78 .port I0x600003204820, L_0x6000018ec460;
 .tranvp 16 1 15, I0x600003204820, p0x7fcf318aece8 p0x7fcf318aea78;
S_0x7fcf31d1ce80 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb6b0 .functor BUFT 1, L_0x6000002c1040, C4<0>, C4<0>, C4<0>;
o0x7fcf318aaff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb720 .functor BUFT 1, o0x7fcf318aaff8, C4<0>, C4<0>, C4<0>;
v0x6000003f5b00_0 .net8 "Bitline1", 0 0, p0x7fcf318aaed8;  1 drivers, strength-aware
v0x6000003f5b90_0 .net8 "Bitline2", 0 0, p0x7fcf318aaf08;  1 drivers, strength-aware
v0x6000003f5c20_0 .net "D", 0 0, L_0x6000002c2440;  1 drivers
v0x6000003f5cb0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003f5d40_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003f5dd0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f5e60_0 .net *"_ivl_0", 0 0, L_0x6000002c1040;  1 drivers
v0x6000003f5ef0_0 .net *"_ivl_6", 0 0, L_0x6000002c10e0;  1 drivers
; Elide local net with no drivers, v0x6000003f5f80_0 name=_ivl_8
v0x6000003f6010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f60a0_0 .net "dffOut", 0 0, v0x6000003f59e0_0;  1 drivers
v0x6000003f6130_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1040 .functor MUXZ 1, v0x6000003f59e0_0, L_0x6000002c2440, L_0x600001830bd0, C4<>;
L_0x6000002c10e0 .functor MUXZ 1, v0x6000003f59e0_0, L_0x6000002c2440, L_0x600001830bd0, C4<>;
S_0x7fcf31d1cff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1ce80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f57a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f5830_0 .net "d", 0 0, L_0x6000002c2440;  alias, 1 drivers
v0x6000003f58c0_0 .net "q", 0 0, v0x6000003f59e0_0;  alias, 1 drivers
v0x6000003f5950_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f59e0_0 .var "state", 0 0;
v0x6000003f5a70_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1d160 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb790 .functor BUFT 1, L_0x6000002c1180, C4<0>, C4<0>, C4<0>;
o0x7fcf318ab3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb800 .functor BUFT 1, o0x7fcf318ab3e8, C4<0>, C4<0>, C4<0>;
v0x6000003f6520_0 .net8 "Bitline1", 0 0, p0x7fcf318ab328;  1 drivers, strength-aware
v0x6000003f65b0_0 .net8 "Bitline2", 0 0, p0x7fcf318ab358;  1 drivers, strength-aware
v0x6000003f6640_0 .net "D", 0 0, L_0x6000002c24e0;  1 drivers
v0x6000003f66d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003f6760_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003f67f0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f6880_0 .net *"_ivl_0", 0 0, L_0x6000002c1180;  1 drivers
v0x6000003f6910_0 .net *"_ivl_6", 0 0, L_0x6000002c1220;  1 drivers
; Elide local net with no drivers, v0x6000003f69a0_0 name=_ivl_8
v0x6000003f6a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f6ac0_0 .net "dffOut", 0 0, v0x6000003f6400_0;  1 drivers
v0x6000003f6b50_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1180 .functor MUXZ 1, v0x6000003f6400_0, L_0x6000002c24e0, L_0x600001830bd0, C4<>;
L_0x6000002c1220 .functor MUXZ 1, v0x6000003f6400_0, L_0x6000002c24e0, L_0x600001830bd0, C4<>;
S_0x7fcf31d1d2d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1d160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f61c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f6250_0 .net "d", 0 0, L_0x6000002c24e0;  alias, 1 drivers
v0x6000003f62e0_0 .net "q", 0 0, v0x6000003f6400_0;  alias, 1 drivers
v0x6000003f6370_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f6400_0 .var "state", 0 0;
v0x6000003f6490_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1d440 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb870 .functor BUFT 1, L_0x6000002c12c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ab7d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb8e0 .functor BUFT 1, o0x7fcf318ab7d8, C4<0>, C4<0>, C4<0>;
v0x6000003f6f40_0 .net8 "Bitline1", 0 0, p0x7fcf318ab718;  1 drivers, strength-aware
v0x6000003f6fd0_0 .net8 "Bitline2", 0 0, p0x7fcf318ab748;  1 drivers, strength-aware
v0x6000003f7060_0 .net "D", 0 0, L_0x6000002c2580;  1 drivers
v0x6000003f70f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003f7180_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003f7210_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f72a0_0 .net *"_ivl_0", 0 0, L_0x6000002c12c0;  1 drivers
v0x6000003f7330_0 .net *"_ivl_6", 0 0, L_0x6000002c1360;  1 drivers
; Elide local net with no drivers, v0x6000003f73c0_0 name=_ivl_8
v0x6000003f7450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f74e0_0 .net "dffOut", 0 0, v0x6000003f6e20_0;  1 drivers
v0x6000003f7570_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c12c0 .functor MUXZ 1, v0x6000003f6e20_0, L_0x6000002c2580, L_0x600001830bd0, C4<>;
L_0x6000002c1360 .functor MUXZ 1, v0x6000003f6e20_0, L_0x6000002c2580, L_0x600001830bd0, C4<>;
S_0x7fcf31d1d5b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f6be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f6c70_0 .net "d", 0 0, L_0x6000002c2580;  alias, 1 drivers
v0x6000003f6d00_0 .net "q", 0 0, v0x6000003f6e20_0;  alias, 1 drivers
v0x6000003f6d90_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f6e20_0 .var "state", 0 0;
v0x6000003f6eb0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31d1d720 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb950 .functor BUFT 1, L_0x6000002c1400, C4<0>, C4<0>, C4<0>;
o0x7fcf318abbc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb9c0 .functor BUFT 1, o0x7fcf318abbc8, C4<0>, C4<0>, C4<0>;
v0x6000003f7960_0 .net8 "Bitline1", 0 0, p0x7fcf318abb08;  1 drivers, strength-aware
v0x6000003f79f0_0 .net8 "Bitline2", 0 0, p0x7fcf318abb38;  1 drivers, strength-aware
v0x6000003f7a80_0 .net "D", 0 0, L_0x6000002c2620;  1 drivers
v0x6000003f7b10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003f7ba0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003f7c30_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003f7cc0_0 .net *"_ivl_0", 0 0, L_0x6000002c1400;  1 drivers
v0x6000003f7d50_0 .net *"_ivl_6", 0 0, L_0x6000002c14a0;  1 drivers
; Elide local net with no drivers, v0x6000003f7de0_0 name=_ivl_8
v0x6000003f7e70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f7f00_0 .net "dffOut", 0 0, v0x6000003f7840_0;  1 drivers
v0x6000003c8000_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1400 .functor MUXZ 1, v0x6000003f7840_0, L_0x6000002c2620, L_0x600001830bd0, C4<>;
L_0x6000002c14a0 .functor MUXZ 1, v0x6000003f7840_0, L_0x6000002c2620, L_0x600001830bd0, C4<>;
S_0x7fcf31d1d890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1d720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f7600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f7690_0 .net "d", 0 0, L_0x6000002c2620;  alias, 1 drivers
v0x6000003f7720_0 .net "q", 0 0, v0x6000003f7840_0;  alias, 1 drivers
v0x6000003f77b0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f7840_0 .var "state", 0 0;
v0x6000003f78d0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c9c630 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eba30 .functor BUFT 1, L_0x6000002c1540, C4<0>, C4<0>, C4<0>;
o0x7fcf318abfb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ebaa0 .functor BUFT 1, o0x7fcf318abfb8, C4<0>, C4<0>, C4<0>;
v0x60000035ba80_0 .net8 "Bitline1", 0 0, p0x7fcf318abef8;  1 drivers, strength-aware
v0x60000035bb10_0 .net8 "Bitline2", 0 0, p0x7fcf318abf28;  1 drivers, strength-aware
v0x60000035bba0_0 .net "D", 0 0, L_0x6000002c26c0;  1 drivers
v0x60000035bc30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x60000035bcc0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x60000035bd50_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x60000035bde0_0 .net *"_ivl_0", 0 0, L_0x6000002c1540;  1 drivers
v0x60000035be70_0 .net *"_ivl_6", 0 0, L_0x6000002c15e0;  1 drivers
; Elide local net with no drivers, v0x60000035bf00_0 name=_ivl_8
v0x6000003cc000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cc090_0 .net "dffOut", 0 0, v0x60000035b960_0;  1 drivers
v0x6000003cc120_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1540 .functor MUXZ 1, v0x60000035b960_0, L_0x6000002c26c0, L_0x600001830bd0, C4<>;
L_0x6000002c15e0 .functor MUXZ 1, v0x60000035b960_0, L_0x6000002c26c0, L_0x600001830bd0, C4<>;
S_0x7fcf31c9afe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c9c630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000035b720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000035b7b0_0 .net "d", 0 0, L_0x6000002c26c0;  alias, 1 drivers
v0x60000035b840_0 .net "q", 0 0, v0x60000035b960_0;  alias, 1 drivers
v0x60000035b8d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x60000035b960_0 .var "state", 0 0;
v0x60000035b9f0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c9a870 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ebb10 .functor BUFT 1, L_0x6000002c1680, C4<0>, C4<0>, C4<0>;
o0x7fcf318ac3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ebb80 .functor BUFT 1, o0x7fcf318ac3a8, C4<0>, C4<0>, C4<0>;
v0x6000003cc510_0 .net8 "Bitline1", 0 0, p0x7fcf318ac2e8;  1 drivers, strength-aware
v0x6000003cc5a0_0 .net8 "Bitline2", 0 0, p0x7fcf318ac318;  1 drivers, strength-aware
v0x6000003cc630_0 .net "D", 0 0, L_0x6000002c2760;  1 drivers
v0x6000003cc6c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003cc750_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003cc7e0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003cc870_0 .net *"_ivl_0", 0 0, L_0x6000002c1680;  1 drivers
v0x6000003cc900_0 .net *"_ivl_6", 0 0, L_0x6000002c1720;  1 drivers
; Elide local net with no drivers, v0x6000003cc990_0 name=_ivl_8
v0x6000003cca20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ccab0_0 .net "dffOut", 0 0, v0x6000003cc3f0_0;  1 drivers
v0x6000003ccb40_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1680 .functor MUXZ 1, v0x6000003cc3f0_0, L_0x6000002c2760, L_0x600001830bd0, C4<>;
L_0x6000002c1720 .functor MUXZ 1, v0x6000003cc3f0_0, L_0x6000002c2760, L_0x600001830bd0, C4<>;
S_0x7fcf31c9a100 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c9a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cc1b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cc240_0 .net "d", 0 0, L_0x6000002c2760;  alias, 1 drivers
v0x6000003cc2d0_0 .net "q", 0 0, v0x6000003cc3f0_0;  alias, 1 drivers
v0x6000003cc360_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003cc3f0_0 .var "state", 0 0;
v0x6000003cc480_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c99990 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ebbf0 .functor BUFT 1, L_0x6000002c17c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ac798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ebc60 .functor BUFT 1, o0x7fcf318ac798, C4<0>, C4<0>, C4<0>;
v0x6000003ccf30_0 .net8 "Bitline1", 0 0, p0x7fcf318ac6d8;  1 drivers, strength-aware
v0x6000003ccfc0_0 .net8 "Bitline2", 0 0, p0x7fcf318ac708;  1 drivers, strength-aware
v0x6000003cd050_0 .net "D", 0 0, L_0x6000002c2800;  1 drivers
v0x6000003cd0e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003cd170_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003cd200_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003cd290_0 .net *"_ivl_0", 0 0, L_0x6000002c17c0;  1 drivers
v0x6000003cd320_0 .net *"_ivl_6", 0 0, L_0x6000002c1860;  1 drivers
; Elide local net with no drivers, v0x6000003cd3b0_0 name=_ivl_8
v0x6000003cd440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cd4d0_0 .net "dffOut", 0 0, v0x6000003cce10_0;  1 drivers
v0x6000003cd560_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c17c0 .functor MUXZ 1, v0x6000003cce10_0, L_0x6000002c2800, L_0x600001830bd0, C4<>;
L_0x6000002c1860 .functor MUXZ 1, v0x6000003cce10_0, L_0x6000002c2800, L_0x600001830bd0, C4<>;
S_0x7fcf31c99220 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c99990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ccbd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ccc60_0 .net "d", 0 0, L_0x6000002c2800;  alias, 1 drivers
v0x6000003cccf0_0 .net "q", 0 0, v0x6000003cce10_0;  alias, 1 drivers
v0x6000003ccd80_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003cce10_0 .var "state", 0 0;
v0x6000003ccea0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c98ab0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ebcd0 .functor BUFT 1, L_0x6000002c1900, C4<0>, C4<0>, C4<0>;
o0x7fcf318acb88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ebd40 .functor BUFT 1, o0x7fcf318acb88, C4<0>, C4<0>, C4<0>;
v0x6000003cd950_0 .net8 "Bitline1", 0 0, p0x7fcf318acac8;  1 drivers, strength-aware
v0x6000003cd9e0_0 .net8 "Bitline2", 0 0, p0x7fcf318acaf8;  1 drivers, strength-aware
v0x6000003cda70_0 .net "D", 0 0, L_0x6000002c28a0;  1 drivers
v0x6000003cdb00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003cdb90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003cdc20_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003cdcb0_0 .net *"_ivl_0", 0 0, L_0x6000002c1900;  1 drivers
v0x6000003cdd40_0 .net *"_ivl_6", 0 0, L_0x6000002c19a0;  1 drivers
; Elide local net with no drivers, v0x6000003cddd0_0 name=_ivl_8
v0x6000003cde60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cdef0_0 .net "dffOut", 0 0, v0x6000003cd830_0;  1 drivers
v0x6000003cdf80_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1900 .functor MUXZ 1, v0x6000003cd830_0, L_0x6000002c28a0, L_0x600001830bd0, C4<>;
L_0x6000002c19a0 .functor MUXZ 1, v0x6000003cd830_0, L_0x6000002c28a0, L_0x600001830bd0, C4<>;
S_0x7fcf31c98340 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c98ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cd5f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cd680_0 .net "d", 0 0, L_0x6000002c28a0;  alias, 1 drivers
v0x6000003cd710_0 .net "q", 0 0, v0x6000003cd830_0;  alias, 1 drivers
v0x6000003cd7a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003cd830_0 .var "state", 0 0;
v0x6000003cd8c0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c97130 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ebdb0 .functor BUFT 1, L_0x6000002c1a40, C4<0>, C4<0>, C4<0>;
o0x7fcf318acf78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ebe20 .functor BUFT 1, o0x7fcf318acf78, C4<0>, C4<0>, C4<0>;
v0x6000003ce370_0 .net8 "Bitline1", 0 0, p0x7fcf318aceb8;  1 drivers, strength-aware
v0x6000003ce400_0 .net8 "Bitline2", 0 0, p0x7fcf318acee8;  1 drivers, strength-aware
v0x6000003ce490_0 .net "D", 0 0, L_0x6000002c2940;  1 drivers
v0x6000003ce520_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003ce5b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003ce640_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003ce6d0_0 .net *"_ivl_0", 0 0, L_0x6000002c1a40;  1 drivers
v0x6000003ce760_0 .net *"_ivl_6", 0 0, L_0x6000002c1ae0;  1 drivers
; Elide local net with no drivers, v0x6000003ce7f0_0 name=_ivl_8
v0x6000003ce880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ce910_0 .net "dffOut", 0 0, v0x6000003ce250_0;  1 drivers
v0x6000003ce9a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1a40 .functor MUXZ 1, v0x6000003ce250_0, L_0x6000002c2940, L_0x600001830bd0, C4<>;
L_0x6000002c1ae0 .functor MUXZ 1, v0x6000003ce250_0, L_0x6000002c2940, L_0x600001830bd0, C4<>;
S_0x7fcf31c969c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c97130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ce010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ce0a0_0 .net "d", 0 0, L_0x6000002c2940;  alias, 1 drivers
v0x6000003ce130_0 .net "q", 0 0, v0x6000003ce250_0;  alias, 1 drivers
v0x6000003ce1c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ce250_0 .var "state", 0 0;
v0x6000003ce2e0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c96250 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ebe90 .functor BUFT 1, L_0x6000002c1b80, C4<0>, C4<0>, C4<0>;
o0x7fcf318ad368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ebf00 .functor BUFT 1, o0x7fcf318ad368, C4<0>, C4<0>, C4<0>;
v0x6000003ced90_0 .net8 "Bitline1", 0 0, p0x7fcf318ad2a8;  1 drivers, strength-aware
v0x6000003cee20_0 .net8 "Bitline2", 0 0, p0x7fcf318ad2d8;  1 drivers, strength-aware
v0x6000003ceeb0_0 .net "D", 0 0, L_0x6000002c29e0;  1 drivers
v0x6000003cef40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003cefd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003cf060_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003cf0f0_0 .net *"_ivl_0", 0 0, L_0x6000002c1b80;  1 drivers
v0x6000003cf180_0 .net *"_ivl_6", 0 0, L_0x6000002c1c20;  1 drivers
; Elide local net with no drivers, v0x6000003cf210_0 name=_ivl_8
v0x6000003cf2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cf330_0 .net "dffOut", 0 0, v0x6000003cec70_0;  1 drivers
v0x6000003cf3c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1b80 .functor MUXZ 1, v0x6000003cec70_0, L_0x6000002c29e0, L_0x600001830bd0, C4<>;
L_0x6000002c1c20 .functor MUXZ 1, v0x6000003cec70_0, L_0x6000002c29e0, L_0x600001830bd0, C4<>;
S_0x7fcf31c95ae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c96250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cea30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ceac0_0 .net "d", 0 0, L_0x6000002c29e0;  alias, 1 drivers
v0x6000003ceb50_0 .net "q", 0 0, v0x6000003cec70_0;  alias, 1 drivers
v0x6000003cebe0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003cec70_0 .var "state", 0 0;
v0x6000003ced00_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c95370 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ebf70 .functor BUFT 1, L_0x6000002c1cc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ad758 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec000 .functor BUFT 1, o0x7fcf318ad758, C4<0>, C4<0>, C4<0>;
v0x6000003cf7b0_0 .net8 "Bitline1", 0 0, p0x7fcf318ad698;  1 drivers, strength-aware
v0x6000003cf840_0 .net8 "Bitline2", 0 0, p0x7fcf318ad6c8;  1 drivers, strength-aware
v0x6000003cf8d0_0 .net "D", 0 0, L_0x6000002c2a80;  1 drivers
v0x6000003cf960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003cf9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003cfa80_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003cfb10_0 .net *"_ivl_0", 0 0, L_0x6000002c1cc0;  1 drivers
v0x6000003cfba0_0 .net *"_ivl_6", 0 0, L_0x6000002c1d60;  1 drivers
; Elide local net with no drivers, v0x6000003cfc30_0 name=_ivl_8
v0x6000003cfcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cfd50_0 .net "dffOut", 0 0, v0x6000003cf690_0;  1 drivers
v0x6000003cfde0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1cc0 .functor MUXZ 1, v0x6000003cf690_0, L_0x6000002c2a80, L_0x600001830bd0, C4<>;
L_0x6000002c1d60 .functor MUXZ 1, v0x6000003cf690_0, L_0x6000002c2a80, L_0x600001830bd0, C4<>;
S_0x7fcf31c94c00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c95370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cf450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cf4e0_0 .net "d", 0 0, L_0x6000002c2a80;  alias, 1 drivers
v0x6000003cf570_0 .net "q", 0 0, v0x6000003cf690_0;  alias, 1 drivers
v0x6000003cf600_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003cf690_0 .var "state", 0 0;
v0x6000003cf720_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c94490 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec070 .functor BUFT 1, L_0x6000002c1e00, C4<0>, C4<0>, C4<0>;
o0x7fcf318adb48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec0e0 .functor BUFT 1, o0x7fcf318adb48, C4<0>, C4<0>, C4<0>;
v0x6000003c0240_0 .net8 "Bitline1", 0 0, p0x7fcf318ada88;  1 drivers, strength-aware
v0x6000003c02d0_0 .net8 "Bitline2", 0 0, p0x7fcf318adab8;  1 drivers, strength-aware
v0x6000003c0360_0 .net "D", 0 0, L_0x6000002c2b20;  1 drivers
v0x6000003c03f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003c0480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003c0510_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c05a0_0 .net *"_ivl_0", 0 0, L_0x6000002c1e00;  1 drivers
v0x6000003c0630_0 .net *"_ivl_6", 0 0, L_0x6000002c1ea0;  1 drivers
; Elide local net with no drivers, v0x6000003c06c0_0 name=_ivl_8
v0x6000003c0750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c07e0_0 .net "dffOut", 0 0, v0x6000003c0120_0;  1 drivers
v0x6000003c0870_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1e00 .functor MUXZ 1, v0x6000003c0120_0, L_0x6000002c2b20, L_0x600001830bd0, C4<>;
L_0x6000002c1ea0 .functor MUXZ 1, v0x6000003c0120_0, L_0x6000002c2b20, L_0x600001830bd0, C4<>;
S_0x7fcf31c93d20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c94490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cfe70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cff00_0 .net "d", 0 0, L_0x6000002c2b20;  alias, 1 drivers
v0x6000003c0000_0 .net "q", 0 0, v0x6000003c0120_0;  alias, 1 drivers
v0x6000003c0090_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c0120_0 .var "state", 0 0;
v0x6000003c01b0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c935b0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec150 .functor BUFT 1, L_0x6000002c1f40, C4<0>, C4<0>, C4<0>;
o0x7fcf318adf38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec1c0 .functor BUFT 1, o0x7fcf318adf38, C4<0>, C4<0>, C4<0>;
v0x6000003c0c60_0 .net8 "Bitline1", 0 0, p0x7fcf318ade78;  1 drivers, strength-aware
v0x6000003c0cf0_0 .net8 "Bitline2", 0 0, p0x7fcf318adea8;  1 drivers, strength-aware
v0x6000003c0d80_0 .net "D", 0 0, L_0x6000002c2bc0;  1 drivers
v0x6000003c0e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003c0ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003c0f30_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c0fc0_0 .net *"_ivl_0", 0 0, L_0x6000002c1f40;  1 drivers
v0x6000003c1050_0 .net *"_ivl_6", 0 0, L_0x6000002c1fe0;  1 drivers
; Elide local net with no drivers, v0x6000003c10e0_0 name=_ivl_8
v0x6000003c1170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c1200_0 .net "dffOut", 0 0, v0x6000003c0b40_0;  1 drivers
v0x6000003c1290_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c1f40 .functor MUXZ 1, v0x6000003c0b40_0, L_0x6000002c2bc0, L_0x600001830bd0, C4<>;
L_0x6000002c1fe0 .functor MUXZ 1, v0x6000003c0b40_0, L_0x6000002c2bc0, L_0x600001830bd0, C4<>;
S_0x7fcf31c92e40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c935b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c0900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c0990_0 .net "d", 0 0, L_0x6000002c2bc0;  alias, 1 drivers
v0x6000003c0a20_0 .net "q", 0 0, v0x6000003c0b40_0;  alias, 1 drivers
v0x6000003c0ab0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c0b40_0 .var "state", 0 0;
v0x6000003c0bd0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c926d0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec230 .functor BUFT 1, L_0x6000002c2080, C4<0>, C4<0>, C4<0>;
o0x7fcf318ae328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec2a0 .functor BUFT 1, o0x7fcf318ae328, C4<0>, C4<0>, C4<0>;
v0x6000003c1680_0 .net8 "Bitline1", 0 0, p0x7fcf318ae268;  1 drivers, strength-aware
v0x6000003c1710_0 .net8 "Bitline2", 0 0, p0x7fcf318ae298;  1 drivers, strength-aware
v0x6000003c17a0_0 .net "D", 0 0, L_0x6000002c2c60;  1 drivers
v0x6000003c1830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003c18c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003c1950_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c19e0_0 .net *"_ivl_0", 0 0, L_0x6000002c2080;  1 drivers
v0x6000003c1a70_0 .net *"_ivl_6", 0 0, L_0x6000002c2120;  1 drivers
; Elide local net with no drivers, v0x6000003c1b00_0 name=_ivl_8
v0x6000003c1b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c1c20_0 .net "dffOut", 0 0, v0x6000003c1560_0;  1 drivers
v0x6000003c1cb0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c2080 .functor MUXZ 1, v0x6000003c1560_0, L_0x6000002c2c60, L_0x600001830bd0, C4<>;
L_0x6000002c2120 .functor MUXZ 1, v0x6000003c1560_0, L_0x6000002c2c60, L_0x600001830bd0, C4<>;
S_0x7fcf31c91f60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c926d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c1320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c13b0_0 .net "d", 0 0, L_0x6000002c2c60;  alias, 1 drivers
v0x6000003c1440_0 .net "q", 0 0, v0x6000003c1560_0;  alias, 1 drivers
v0x6000003c14d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c1560_0 .var "state", 0 0;
v0x6000003c15f0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c917f0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec310 .functor BUFT 1, L_0x6000002c21c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ae718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec380 .functor BUFT 1, o0x7fcf318ae718, C4<0>, C4<0>, C4<0>;
v0x6000003c20a0_0 .net8 "Bitline1", 0 0, p0x7fcf318ae658;  1 drivers, strength-aware
v0x6000003c2130_0 .net8 "Bitline2", 0 0, p0x7fcf318ae688;  1 drivers, strength-aware
v0x6000003c21c0_0 .net "D", 0 0, L_0x6000002c2d00;  1 drivers
v0x6000003c2250_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003c22e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003c2370_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c2400_0 .net *"_ivl_0", 0 0, L_0x6000002c21c0;  1 drivers
v0x6000003c2490_0 .net *"_ivl_6", 0 0, L_0x6000002c2260;  1 drivers
; Elide local net with no drivers, v0x6000003c2520_0 name=_ivl_8
v0x6000003c25b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c2640_0 .net "dffOut", 0 0, v0x6000003c1f80_0;  1 drivers
v0x6000003c26d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c21c0 .functor MUXZ 1, v0x6000003c1f80_0, L_0x6000002c2d00, L_0x600001830bd0, C4<>;
L_0x6000002c2260 .functor MUXZ 1, v0x6000003c1f80_0, L_0x6000002c2d00, L_0x600001830bd0, C4<>;
S_0x7fcf31c91080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c917f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c1d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c1dd0_0 .net "d", 0 0, L_0x6000002c2d00;  alias, 1 drivers
v0x6000003c1e60_0 .net "q", 0 0, v0x6000003c1f80_0;  alias, 1 drivers
v0x6000003c1ef0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c1f80_0 .var "state", 0 0;
v0x6000003c2010_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c90910 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ec3f0 .functor BUFT 1, L_0x6000002c2300, C4<0>, C4<0>, C4<0>;
o0x7fcf318aeb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ec460 .functor BUFT 1, o0x7fcf318aeb08, C4<0>, C4<0>, C4<0>;
v0x6000003c2ac0_0 .net8 "Bitline1", 0 0, p0x7fcf318aea48;  1 drivers, strength-aware
v0x6000003c2b50_0 .net8 "Bitline2", 0 0, p0x7fcf318aea78;  1 drivers, strength-aware
v0x6000003c2be0_0 .net "D", 0 0, L_0x6000002c2da0;  1 drivers
v0x6000003c2c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93908;  alias, 1 drivers
v0x6000003c2d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93950;  alias, 1 drivers
v0x6000003c2d90_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c2e20_0 .net *"_ivl_0", 0 0, L_0x6000002c2300;  1 drivers
v0x6000003c2eb0_0 .net *"_ivl_6", 0 0, L_0x6000002c23a0;  1 drivers
; Elide local net with no drivers, v0x6000003c2f40_0 name=_ivl_8
v0x6000003c2fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c3060_0 .net "dffOut", 0 0, v0x6000003c29a0_0;  1 drivers
v0x6000003c30f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002c2300 .functor MUXZ 1, v0x6000003c29a0_0, L_0x6000002c2da0, L_0x600001830bd0, C4<>;
L_0x6000002c23a0 .functor MUXZ 1, v0x6000003c29a0_0, L_0x6000002c2da0, L_0x600001830bd0, C4<>;
S_0x7fcf31c901a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c90910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c2760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c27f0_0 .net "d", 0 0, L_0x6000002c2da0;  alias, 1 drivers
v0x6000003c2880_0 .net "q", 0 0, v0x6000003c29a0_0;  alias, 1 drivers
v0x6000003c2910_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c29a0_0 .var "state", 0 0;
v0x6000003c2a30_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31c8eb50 .scope module, "newPC_reg" "Register" 16 95, 5 98 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003dd680_0 .net8 "Bitline1", 15 0, p0x7fcf318b2e28;  alias, 0 drivers, strength-aware
o0x7fcf318b2e58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204ee0 .island tran;
p0x7fcf318b2e58 .port I0x600003204ee0, o0x7fcf318b2e58;
v0x6000003dd710_0 .net8 "Bitline2", 15 0, p0x7fcf318b2e58;  0 drivers, strength-aware
v0x6000003dd7a0_0 .net8 "D", 15 0, p0x7fcf318b2e88;  alias, 0 drivers, strength-aware
L_0x7fcf32d93bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003dd830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  1 drivers
L_0x7fcf32d93c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003dd8c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  1 drivers
v0x6000003dd950_0 .net "WriteReg", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003dd9e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dda70_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002dbac0 .part p0x7fcf318b2e88, 0, 1;
L_0x6000002dbb60 .part p0x7fcf318b2e88, 1, 1;
L_0x6000002dbc00 .part p0x7fcf318b2e88, 2, 1;
L_0x6000002dbca0 .part p0x7fcf318b2e88, 3, 1;
L_0x6000002dbd40 .part p0x7fcf318b2e88, 4, 1;
L_0x6000002dbde0 .part p0x7fcf318b2e88, 5, 1;
L_0x6000002dbe80 .part p0x7fcf318b2e88, 6, 1;
L_0x6000002dbf20 .part p0x7fcf318b2e88, 7, 1;
L_0x6000002dc000 .part p0x7fcf318b2e88, 8, 1;
L_0x6000002dc0a0 .part p0x7fcf318b2e88, 9, 1;
L_0x6000002dc140 .part p0x7fcf318b2e88, 10, 1;
L_0x6000002dc1e0 .part p0x7fcf318b2e88, 11, 1;
L_0x6000002dc280 .part p0x7fcf318b2e88, 12, 1;
L_0x6000002dc320 .part p0x7fcf318b2e88, 13, 1;
L_0x6000002dc3c0 .part p0x7fcf318b2e88, 14, 1;
L_0x6000002dc460 .part p0x7fcf318b2e88, 15, 1;
p0x7fcf318af048 .port I0x600003204500, L_0x6000018efcd0;
 .tranvp 16 1 0, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318af048;
p0x7fcf318af498 .port I0x600003204500, L_0x6000018efdb0;
 .tranvp 16 1 1, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318af498;
p0x7fcf318af888 .port I0x600003204500, L_0x6000018efe90;
 .tranvp 16 1 2, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318af888;
p0x7fcf318afc78 .port I0x600003204500, L_0x6000018eff70;
 .tranvp 16 1 3, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318afc78;
p0x7fcf318b0068 .port I0x600003204500, L_0x6000018e0070;
 .tranvp 16 1 4, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b0068;
p0x7fcf318b0458 .port I0x600003204500, L_0x6000018e0150;
 .tranvp 16 1 5, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b0458;
p0x7fcf318b0848 .port I0x600003204500, L_0x6000018e0230;
 .tranvp 16 1 6, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b0848;
p0x7fcf318b0c38 .port I0x600003204500, L_0x6000018e0310;
 .tranvp 16 1 7, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b0c38;
p0x7fcf318b1028 .port I0x600003204500, L_0x6000018e03f0;
 .tranvp 16 1 8, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b1028;
p0x7fcf318b1418 .port I0x600003204500, L_0x6000018e04d0;
 .tranvp 16 1 9, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b1418;
p0x7fcf318b1808 .port I0x600003204500, L_0x6000018e05b0;
 .tranvp 16 1 10, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b1808;
p0x7fcf318b1bf8 .port I0x600003204500, L_0x6000018e0690;
 .tranvp 16 1 11, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b1bf8;
p0x7fcf318b1fe8 .port I0x600003204500, L_0x6000018e0770;
 .tranvp 16 1 12, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b1fe8;
p0x7fcf318b23d8 .port I0x600003204500, L_0x6000018e0850;
 .tranvp 16 1 13, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b23d8;
p0x7fcf318b27c8 .port I0x600003204500, L_0x6000018e0930;
 .tranvp 16 1 14, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b27c8;
p0x7fcf318b2bb8 .port I0x600003204500, L_0x6000018e0a10;
 .tranvp 16 1 15, I0x600003204500, p0x7fcf318b2e28 p0x7fcf318b2bb8;
p0x7fcf318af078 .port I0x600003204ee0, L_0x6000018efd40;
 .tranvp 16 1 0, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318af078;
p0x7fcf318af4c8 .port I0x600003204ee0, L_0x6000018efe20;
 .tranvp 16 1 1, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318af4c8;
p0x7fcf318af8b8 .port I0x600003204ee0, L_0x6000018eff00;
 .tranvp 16 1 2, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318af8b8;
p0x7fcf318afca8 .port I0x600003204ee0, L_0x6000018e0000;
 .tranvp 16 1 3, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318afca8;
p0x7fcf318b0098 .port I0x600003204ee0, L_0x6000018e00e0;
 .tranvp 16 1 4, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b0098;
p0x7fcf318b0488 .port I0x600003204ee0, L_0x6000018e01c0;
 .tranvp 16 1 5, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b0488;
p0x7fcf318b0878 .port I0x600003204ee0, L_0x6000018e02a0;
 .tranvp 16 1 6, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b0878;
p0x7fcf318b0c68 .port I0x600003204ee0, L_0x6000018e0380;
 .tranvp 16 1 7, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b0c68;
p0x7fcf318b1058 .port I0x600003204ee0, L_0x6000018e0460;
 .tranvp 16 1 8, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b1058;
p0x7fcf318b1448 .port I0x600003204ee0, L_0x6000018e0540;
 .tranvp 16 1 9, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b1448;
p0x7fcf318b1838 .port I0x600003204ee0, L_0x6000018e0620;
 .tranvp 16 1 10, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b1838;
p0x7fcf318b1c28 .port I0x600003204ee0, L_0x6000018e0700;
 .tranvp 16 1 11, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b1c28;
p0x7fcf318b2018 .port I0x600003204ee0, L_0x6000018e07e0;
 .tranvp 16 1 12, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b2018;
p0x7fcf318b2408 .port I0x600003204ee0, L_0x6000018e08c0;
 .tranvp 16 1 13, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b2408;
p0x7fcf318b27f8 .port I0x600003204ee0, L_0x6000018e09a0;
 .tranvp 16 1 14, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b27f8;
p0x7fcf318b2be8 .port I0x600003204ee0, L_0x6000018e0a80;
 .tranvp 16 1 15, I0x600003204ee0, p0x7fcf318b2e58 p0x7fcf318b2be8;
S_0x7fcf31c8e3e0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018efcd0 .functor BUFT 1, L_0x6000002da6c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318af168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018efd40 .functor BUFT 1, o0x7fcf318af168, C4<0>, C4<0>, C4<0>;
v0x6000003c3960_0 .net8 "Bitline1", 0 0, p0x7fcf318af048;  1 drivers, strength-aware
v0x6000003c39f0_0 .net8 "Bitline2", 0 0, p0x7fcf318af078;  1 drivers, strength-aware
v0x6000003c3a80_0 .net "D", 0 0, L_0x6000002dbac0;  1 drivers
v0x6000003c3b10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c3ba0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c3c30_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c3cc0_0 .net *"_ivl_0", 0 0, L_0x6000002da6c0;  1 drivers
v0x6000003c3d50_0 .net *"_ivl_6", 0 0, L_0x6000002da760;  1 drivers
; Elide local net with no drivers, v0x6000003c3de0_0 name=_ivl_8
v0x6000003c3e70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c3f00_0 .net "dffOut", 0 0, v0x6000003c3840_0;  1 drivers
v0x6000003c4000_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002da6c0 .functor MUXZ 1, v0x6000003c3840_0, L_0x6000002dbac0, L_0x600001830bd0, C4<>;
L_0x6000002da760 .functor MUXZ 1, v0x6000003c3840_0, L_0x6000002dbac0, L_0x600001830bd0, C4<>;
S_0x7fcf31c8d720 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c8e3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c3600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c3690_0 .net "d", 0 0, L_0x6000002dbac0;  alias, 1 drivers
v0x6000003c3720_0 .net "q", 0 0, v0x6000003c3840_0;  alias, 1 drivers
v0x6000003c37b0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c3840_0 .var "state", 0 0;
v0x6000003c38d0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb77b0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018efdb0 .functor BUFT 1, L_0x6000002da800, C4<0>, C4<0>, C4<0>;
o0x7fcf318af558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018efe20 .functor BUFT 1, o0x7fcf318af558, C4<0>, C4<0>, C4<0>;
v0x6000003c43f0_0 .net8 "Bitline1", 0 0, p0x7fcf318af498;  1 drivers, strength-aware
v0x6000003c4480_0 .net8 "Bitline2", 0 0, p0x7fcf318af4c8;  1 drivers, strength-aware
v0x6000003c4510_0 .net "D", 0 0, L_0x6000002dbb60;  1 drivers
v0x6000003c45a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c4630_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c46c0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c4750_0 .net *"_ivl_0", 0 0, L_0x6000002da800;  1 drivers
v0x6000003c47e0_0 .net *"_ivl_6", 0 0, L_0x6000002da8a0;  1 drivers
; Elide local net with no drivers, v0x6000003c4870_0 name=_ivl_8
v0x6000003c4900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c4990_0 .net "dffOut", 0 0, v0x6000003c42d0_0;  1 drivers
v0x6000003c4a20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002da800 .functor MUXZ 1, v0x6000003c42d0_0, L_0x6000002dbb60, L_0x600001830bd0, C4<>;
L_0x6000002da8a0 .functor MUXZ 1, v0x6000003c42d0_0, L_0x6000002dbb60, L_0x600001830bd0, C4<>;
S_0x7fcf31cb7480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb77b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c4090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c4120_0 .net "d", 0 0, L_0x6000002dbb60;  alias, 1 drivers
v0x6000003c41b0_0 .net "q", 0 0, v0x6000003c42d0_0;  alias, 1 drivers
v0x6000003c4240_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c42d0_0 .var "state", 0 0;
v0x6000003c4360_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb7040 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018efe90 .functor BUFT 1, L_0x6000002da940, C4<0>, C4<0>, C4<0>;
o0x7fcf318af948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eff00 .functor BUFT 1, o0x7fcf318af948, C4<0>, C4<0>, C4<0>;
v0x6000003c4e10_0 .net8 "Bitline1", 0 0, p0x7fcf318af888;  1 drivers, strength-aware
v0x6000003c4ea0_0 .net8 "Bitline2", 0 0, p0x7fcf318af8b8;  1 drivers, strength-aware
v0x6000003c4f30_0 .net "D", 0 0, L_0x6000002dbc00;  1 drivers
v0x6000003c4fc0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c5050_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c50e0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c5170_0 .net *"_ivl_0", 0 0, L_0x6000002da940;  1 drivers
v0x6000003c5200_0 .net *"_ivl_6", 0 0, L_0x6000002da9e0;  1 drivers
; Elide local net with no drivers, v0x6000003c5290_0 name=_ivl_8
v0x6000003c5320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c53b0_0 .net "dffOut", 0 0, v0x6000003c4cf0_0;  1 drivers
v0x6000003c5440_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002da940 .functor MUXZ 1, v0x6000003c4cf0_0, L_0x6000002dbc00, L_0x600001830bd0, C4<>;
L_0x6000002da9e0 .functor MUXZ 1, v0x6000003c4cf0_0, L_0x6000002dbc00, L_0x600001830bd0, C4<>;
S_0x7fcf31cb6d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb7040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c4ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c4b40_0 .net "d", 0 0, L_0x6000002dbc00;  alias, 1 drivers
v0x6000003c4bd0_0 .net "q", 0 0, v0x6000003c4cf0_0;  alias, 1 drivers
v0x6000003c4c60_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c4cf0_0 .var "state", 0 0;
v0x6000003c4d80_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb68d0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eff70 .functor BUFT 1, L_0x6000002daa80, C4<0>, C4<0>, C4<0>;
o0x7fcf318afd38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0000 .functor BUFT 1, o0x7fcf318afd38, C4<0>, C4<0>, C4<0>;
v0x6000003c5830_0 .net8 "Bitline1", 0 0, p0x7fcf318afc78;  1 drivers, strength-aware
v0x6000003c58c0_0 .net8 "Bitline2", 0 0, p0x7fcf318afca8;  1 drivers, strength-aware
v0x6000003c5950_0 .net "D", 0 0, L_0x6000002dbca0;  1 drivers
v0x6000003c59e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c5a70_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c5b00_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c5b90_0 .net *"_ivl_0", 0 0, L_0x6000002daa80;  1 drivers
v0x6000003c5c20_0 .net *"_ivl_6", 0 0, L_0x6000002dab20;  1 drivers
; Elide local net with no drivers, v0x6000003c5cb0_0 name=_ivl_8
v0x6000003c5d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c5dd0_0 .net "dffOut", 0 0, v0x6000003c5710_0;  1 drivers
v0x6000003c5e60_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002daa80 .functor MUXZ 1, v0x6000003c5710_0, L_0x6000002dbca0, L_0x600001830bd0, C4<>;
L_0x6000002dab20 .functor MUXZ 1, v0x6000003c5710_0, L_0x6000002dbca0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb65a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb68d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c54d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c5560_0 .net "d", 0 0, L_0x6000002dbca0;  alias, 1 drivers
v0x6000003c55f0_0 .net "q", 0 0, v0x6000003c5710_0;  alias, 1 drivers
v0x6000003c5680_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c5710_0 .var "state", 0 0;
v0x6000003c57a0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb6160 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0070 .functor BUFT 1, L_0x6000002dabc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b0128 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e00e0 .functor BUFT 1, o0x7fcf318b0128, C4<0>, C4<0>, C4<0>;
v0x6000003c6250_0 .net8 "Bitline1", 0 0, p0x7fcf318b0068;  1 drivers, strength-aware
v0x6000003c62e0_0 .net8 "Bitline2", 0 0, p0x7fcf318b0098;  1 drivers, strength-aware
v0x6000003c6370_0 .net "D", 0 0, L_0x6000002dbd40;  1 drivers
v0x6000003c6400_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c6490_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c6520_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c65b0_0 .net *"_ivl_0", 0 0, L_0x6000002dabc0;  1 drivers
v0x6000003c6640_0 .net *"_ivl_6", 0 0, L_0x6000002dac60;  1 drivers
; Elide local net with no drivers, v0x6000003c66d0_0 name=_ivl_8
v0x6000003c6760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c67f0_0 .net "dffOut", 0 0, v0x6000003c6130_0;  1 drivers
v0x6000003c6880_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002dabc0 .functor MUXZ 1, v0x6000003c6130_0, L_0x6000002dbd40, L_0x600001830bd0, C4<>;
L_0x6000002dac60 .functor MUXZ 1, v0x6000003c6130_0, L_0x6000002dbd40, L_0x600001830bd0, C4<>;
S_0x7fcf31cb5e30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb6160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c5ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c5f80_0 .net "d", 0 0, L_0x6000002dbd40;  alias, 1 drivers
v0x6000003c6010_0 .net "q", 0 0, v0x6000003c6130_0;  alias, 1 drivers
v0x6000003c60a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c6130_0 .var "state", 0 0;
v0x6000003c61c0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb59f0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0150 .functor BUFT 1, L_0x6000002dad00, C4<0>, C4<0>, C4<0>;
o0x7fcf318b0518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e01c0 .functor BUFT 1, o0x7fcf318b0518, C4<0>, C4<0>, C4<0>;
v0x6000003c6c70_0 .net8 "Bitline1", 0 0, p0x7fcf318b0458;  1 drivers, strength-aware
v0x6000003c6d00_0 .net8 "Bitline2", 0 0, p0x7fcf318b0488;  1 drivers, strength-aware
v0x6000003c6d90_0 .net "D", 0 0, L_0x6000002dbde0;  1 drivers
v0x6000003c6e20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c6eb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c6f40_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c6fd0_0 .net *"_ivl_0", 0 0, L_0x6000002dad00;  1 drivers
v0x6000003c7060_0 .net *"_ivl_6", 0 0, L_0x6000002dada0;  1 drivers
; Elide local net with no drivers, v0x6000003c70f0_0 name=_ivl_8
v0x6000003c7180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c7210_0 .net "dffOut", 0 0, v0x6000003c6b50_0;  1 drivers
v0x6000003c72a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002dad00 .functor MUXZ 1, v0x6000003c6b50_0, L_0x6000002dbde0, L_0x600001830bd0, C4<>;
L_0x6000002dada0 .functor MUXZ 1, v0x6000003c6b50_0, L_0x6000002dbde0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb56c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb59f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c6910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c69a0_0 .net "d", 0 0, L_0x6000002dbde0;  alias, 1 drivers
v0x6000003c6a30_0 .net "q", 0 0, v0x6000003c6b50_0;  alias, 1 drivers
v0x6000003c6ac0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c6b50_0 .var "state", 0 0;
v0x6000003c6be0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb5280 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0230 .functor BUFT 1, L_0x6000002dae40, C4<0>, C4<0>, C4<0>;
o0x7fcf318b0908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e02a0 .functor BUFT 1, o0x7fcf318b0908, C4<0>, C4<0>, C4<0>;
v0x6000003c7690_0 .net8 "Bitline1", 0 0, p0x7fcf318b0848;  1 drivers, strength-aware
v0x6000003c7720_0 .net8 "Bitline2", 0 0, p0x7fcf318b0878;  1 drivers, strength-aware
v0x6000003c77b0_0 .net "D", 0 0, L_0x6000002dbe80;  1 drivers
v0x6000003c7840_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003c78d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003c7960_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003c79f0_0 .net *"_ivl_0", 0 0, L_0x6000002dae40;  1 drivers
v0x6000003c7a80_0 .net *"_ivl_6", 0 0, L_0x6000002daee0;  1 drivers
; Elide local net with no drivers, v0x6000003c7b10_0 name=_ivl_8
v0x6000003c7ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c7c30_0 .net "dffOut", 0 0, v0x6000003c7570_0;  1 drivers
v0x6000003c7cc0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002dae40 .functor MUXZ 1, v0x6000003c7570_0, L_0x6000002dbe80, L_0x600001830bd0, C4<>;
L_0x6000002daee0 .functor MUXZ 1, v0x6000003c7570_0, L_0x6000002dbe80, L_0x600001830bd0, C4<>;
S_0x7fcf31cb4f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb5280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c7330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c73c0_0 .net "d", 0 0, L_0x6000002dbe80;  alias, 1 drivers
v0x6000003c7450_0 .net "q", 0 0, v0x6000003c7570_0;  alias, 1 drivers
v0x6000003c74e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003c7570_0 .var "state", 0 0;
v0x6000003c7600_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb4b10 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0310 .functor BUFT 1, L_0x6000002daf80, C4<0>, C4<0>, C4<0>;
o0x7fcf318b0cf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0380 .functor BUFT 1, o0x7fcf318b0cf8, C4<0>, C4<0>, C4<0>;
v0x6000003d8120_0 .net8 "Bitline1", 0 0, p0x7fcf318b0c38;  1 drivers, strength-aware
v0x6000003d81b0_0 .net8 "Bitline2", 0 0, p0x7fcf318b0c68;  1 drivers, strength-aware
v0x6000003d8240_0 .net "D", 0 0, L_0x6000002dbf20;  1 drivers
v0x6000003d82d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003d8360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003d83f0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d8480_0 .net *"_ivl_0", 0 0, L_0x6000002daf80;  1 drivers
v0x6000003d8510_0 .net *"_ivl_6", 0 0, L_0x6000002db020;  1 drivers
; Elide local net with no drivers, v0x6000003d85a0_0 name=_ivl_8
v0x6000003d8630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d86c0_0 .net "dffOut", 0 0, v0x6000003d8000_0;  1 drivers
v0x6000003d8750_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002daf80 .functor MUXZ 1, v0x6000003d8000_0, L_0x6000002dbf20, L_0x600001830bd0, C4<>;
L_0x6000002db020 .functor MUXZ 1, v0x6000003d8000_0, L_0x6000002dbf20, L_0x600001830bd0, C4<>;
S_0x7fcf31cb47e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb4b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c7d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c7de0_0 .net "d", 0 0, L_0x6000002dbf20;  alias, 1 drivers
v0x6000003c7e70_0 .net "q", 0 0, v0x6000003d8000_0;  alias, 1 drivers
v0x6000003c7f00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d8000_0 .var "state", 0 0;
v0x6000003d8090_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb43a0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e03f0 .functor BUFT 1, L_0x6000002db0c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b10e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0460 .functor BUFT 1, o0x7fcf318b10e8, C4<0>, C4<0>, C4<0>;
v0x6000003d8870_0 .net8 "Bitline1", 0 0, p0x7fcf318b1028;  1 drivers, strength-aware
v0x6000003d8900_0 .net8 "Bitline2", 0 0, p0x7fcf318b1058;  1 drivers, strength-aware
v0x6000003d8990_0 .net "D", 0 0, L_0x6000002dc000;  1 drivers
v0x6000003d8a20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003d8ab0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003d8b40_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d8bd0_0 .net *"_ivl_0", 0 0, L_0x6000002db0c0;  1 drivers
v0x6000003d8c60_0 .net *"_ivl_6", 0 0, L_0x6000002db160;  1 drivers
; Elide local net with no drivers, v0x6000003d8cf0_0 name=_ivl_8
v0x6000003d8d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d8e10_0 .net "dffOut", 0 0, v0x6000003f2fd0_0;  1 drivers
v0x6000003d8ea0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db0c0 .functor MUXZ 1, v0x6000003f2fd0_0, L_0x6000002dc000, L_0x600001830bd0, C4<>;
L_0x6000002db160 .functor MUXZ 1, v0x6000003f2fd0_0, L_0x6000002dc000, L_0x600001830bd0, C4<>;
S_0x7fcf32a58540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb43a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f2d90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f2e20_0 .net "d", 0 0, L_0x6000002dc000;  alias, 1 drivers
v0x6000003f2eb0_0 .net "q", 0 0, v0x6000003f2fd0_0;  alias, 1 drivers
v0x6000003f2f40_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003f2fd0_0 .var "state", 0 0;
v0x6000003d87e0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb4070 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e04d0 .functor BUFT 1, L_0x6000002db200, C4<0>, C4<0>, C4<0>;
o0x7fcf318b14d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0540 .functor BUFT 1, o0x7fcf318b14d8, C4<0>, C4<0>, C4<0>;
v0x6000003d9290_0 .net8 "Bitline1", 0 0, p0x7fcf318b1418;  1 drivers, strength-aware
v0x6000003d9320_0 .net8 "Bitline2", 0 0, p0x7fcf318b1448;  1 drivers, strength-aware
v0x6000003d93b0_0 .net "D", 0 0, L_0x6000002dc0a0;  1 drivers
v0x6000003d9440_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003d94d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003d9560_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d95f0_0 .net *"_ivl_0", 0 0, L_0x6000002db200;  1 drivers
v0x6000003d9680_0 .net *"_ivl_6", 0 0, L_0x6000002db2a0;  1 drivers
; Elide local net with no drivers, v0x6000003d9710_0 name=_ivl_8
v0x6000003d97a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d9830_0 .net "dffOut", 0 0, v0x6000003d9170_0;  1 drivers
v0x6000003d98c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db200 .functor MUXZ 1, v0x6000003d9170_0, L_0x6000002dc0a0, L_0x600001830bd0, C4<>;
L_0x6000002db2a0 .functor MUXZ 1, v0x6000003d9170_0, L_0x6000002dc0a0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb3c30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb4070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d8f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d8fc0_0 .net "d", 0 0, L_0x6000002dc0a0;  alias, 1 drivers
v0x6000003d9050_0 .net "q", 0 0, v0x6000003d9170_0;  alias, 1 drivers
v0x6000003d90e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d9170_0 .var "state", 0 0;
v0x6000003d9200_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb3900 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e05b0 .functor BUFT 1, L_0x6000002db340, C4<0>, C4<0>, C4<0>;
o0x7fcf318b18c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0620 .functor BUFT 1, o0x7fcf318b18c8, C4<0>, C4<0>, C4<0>;
v0x6000003d9cb0_0 .net8 "Bitline1", 0 0, p0x7fcf318b1808;  1 drivers, strength-aware
v0x6000003d9d40_0 .net8 "Bitline2", 0 0, p0x7fcf318b1838;  1 drivers, strength-aware
v0x6000003d9dd0_0 .net "D", 0 0, L_0x6000002dc140;  1 drivers
v0x6000003d9e60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003d9ef0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003d9f80_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003da010_0 .net *"_ivl_0", 0 0, L_0x6000002db340;  1 drivers
v0x6000003da0a0_0 .net *"_ivl_6", 0 0, L_0x6000002db3e0;  1 drivers
; Elide local net with no drivers, v0x6000003da130_0 name=_ivl_8
v0x6000003da1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003da250_0 .net "dffOut", 0 0, v0x6000003d9b90_0;  1 drivers
v0x6000003da2e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db340 .functor MUXZ 1, v0x6000003d9b90_0, L_0x6000002dc140, L_0x600001830bd0, C4<>;
L_0x6000002db3e0 .functor MUXZ 1, v0x6000003d9b90_0, L_0x6000002dc140, L_0x600001830bd0, C4<>;
S_0x7fcf31cb34c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb3900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d9950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d99e0_0 .net "d", 0 0, L_0x6000002dc140;  alias, 1 drivers
v0x6000003d9a70_0 .net "q", 0 0, v0x6000003d9b90_0;  alias, 1 drivers
v0x6000003d9b00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d9b90_0 .var "state", 0 0;
v0x6000003d9c20_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb3190 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0690 .functor BUFT 1, L_0x6000002db480, C4<0>, C4<0>, C4<0>;
o0x7fcf318b1cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0700 .functor BUFT 1, o0x7fcf318b1cb8, C4<0>, C4<0>, C4<0>;
v0x6000003da6d0_0 .net8 "Bitline1", 0 0, p0x7fcf318b1bf8;  1 drivers, strength-aware
v0x6000003da760_0 .net8 "Bitline2", 0 0, p0x7fcf318b1c28;  1 drivers, strength-aware
v0x6000003da7f0_0 .net "D", 0 0, L_0x6000002dc1e0;  1 drivers
v0x6000003da880_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003da910_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003da9a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003daa30_0 .net *"_ivl_0", 0 0, L_0x6000002db480;  1 drivers
v0x6000003daac0_0 .net *"_ivl_6", 0 0, L_0x6000002db520;  1 drivers
; Elide local net with no drivers, v0x6000003dab50_0 name=_ivl_8
v0x6000003dabe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dac70_0 .net "dffOut", 0 0, v0x6000003da5b0_0;  1 drivers
v0x6000003dad00_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db480 .functor MUXZ 1, v0x6000003da5b0_0, L_0x6000002dc1e0, L_0x600001830bd0, C4<>;
L_0x6000002db520 .functor MUXZ 1, v0x6000003da5b0_0, L_0x6000002dc1e0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb2d50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb3190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003da370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003da400_0 .net "d", 0 0, L_0x6000002dc1e0;  alias, 1 drivers
v0x6000003da490_0 .net "q", 0 0, v0x6000003da5b0_0;  alias, 1 drivers
v0x6000003da520_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003da5b0_0 .var "state", 0 0;
v0x6000003da640_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb2a20 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0770 .functor BUFT 1, L_0x6000002db5c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b20a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e07e0 .functor BUFT 1, o0x7fcf318b20a8, C4<0>, C4<0>, C4<0>;
v0x6000003db0f0_0 .net8 "Bitline1", 0 0, p0x7fcf318b1fe8;  1 drivers, strength-aware
v0x6000003db180_0 .net8 "Bitline2", 0 0, p0x7fcf318b2018;  1 drivers, strength-aware
v0x6000003db210_0 .net "D", 0 0, L_0x6000002dc280;  1 drivers
v0x6000003db2a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003db330_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003db3c0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003db450_0 .net *"_ivl_0", 0 0, L_0x6000002db5c0;  1 drivers
v0x6000003db4e0_0 .net *"_ivl_6", 0 0, L_0x6000002db660;  1 drivers
; Elide local net with no drivers, v0x6000003db570_0 name=_ivl_8
v0x6000003db600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003db690_0 .net "dffOut", 0 0, v0x6000003dafd0_0;  1 drivers
v0x6000003db720_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db5c0 .functor MUXZ 1, v0x6000003dafd0_0, L_0x6000002dc280, L_0x600001830bd0, C4<>;
L_0x6000002db660 .functor MUXZ 1, v0x6000003dafd0_0, L_0x6000002dc280, L_0x600001830bd0, C4<>;
S_0x7fcf31cb25e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb2a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dad90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dae20_0 .net "d", 0 0, L_0x6000002dc280;  alias, 1 drivers
v0x6000003daeb0_0 .net "q", 0 0, v0x6000003dafd0_0;  alias, 1 drivers
v0x6000003daf40_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003dafd0_0 .var "state", 0 0;
v0x6000003db060_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb22b0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0850 .functor BUFT 1, L_0x6000002db700, C4<0>, C4<0>, C4<0>;
o0x7fcf318b2498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e08c0 .functor BUFT 1, o0x7fcf318b2498, C4<0>, C4<0>, C4<0>;
v0x6000003dbb10_0 .net8 "Bitline1", 0 0, p0x7fcf318b23d8;  1 drivers, strength-aware
v0x6000003dbba0_0 .net8 "Bitline2", 0 0, p0x7fcf318b2408;  1 drivers, strength-aware
v0x6000003dbc30_0 .net "D", 0 0, L_0x6000002dc320;  1 drivers
v0x6000003dbcc0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003dbd50_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003dbde0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003dbe70_0 .net *"_ivl_0", 0 0, L_0x6000002db700;  1 drivers
v0x6000003dbf00_0 .net *"_ivl_6", 0 0, L_0x6000002db7a0;  1 drivers
; Elide local net with no drivers, v0x6000003dc000_0 name=_ivl_8
v0x6000003dc090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dc120_0 .net "dffOut", 0 0, v0x6000003db9f0_0;  1 drivers
v0x6000003dc1b0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db700 .functor MUXZ 1, v0x6000003db9f0_0, L_0x6000002dc320, L_0x600001830bd0, C4<>;
L_0x6000002db7a0 .functor MUXZ 1, v0x6000003db9f0_0, L_0x6000002dc320, L_0x600001830bd0, C4<>;
S_0x7fcf31cb1e70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb22b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003db7b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003db840_0 .net "d", 0 0, L_0x6000002dc320;  alias, 1 drivers
v0x6000003db8d0_0 .net "q", 0 0, v0x6000003db9f0_0;  alias, 1 drivers
v0x6000003db960_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003db9f0_0 .var "state", 0 0;
v0x6000003dba80_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb1b40 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0930 .functor BUFT 1, L_0x6000002db840, C4<0>, C4<0>, C4<0>;
o0x7fcf318b2888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e09a0 .functor BUFT 1, o0x7fcf318b2888, C4<0>, C4<0>, C4<0>;
v0x6000003dc5a0_0 .net8 "Bitline1", 0 0, p0x7fcf318b27c8;  1 drivers, strength-aware
v0x6000003dc630_0 .net8 "Bitline2", 0 0, p0x7fcf318b27f8;  1 drivers, strength-aware
v0x6000003dc6c0_0 .net "D", 0 0, L_0x6000002dc3c0;  1 drivers
v0x6000003dc750_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003dc7e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003dc870_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003dc900_0 .net *"_ivl_0", 0 0, L_0x6000002db840;  1 drivers
v0x6000003dc990_0 .net *"_ivl_6", 0 0, L_0x6000002db8e0;  1 drivers
; Elide local net with no drivers, v0x6000003dca20_0 name=_ivl_8
v0x6000003dcab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dcb40_0 .net "dffOut", 0 0, v0x6000003dc480_0;  1 drivers
v0x6000003dcbd0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db840 .functor MUXZ 1, v0x6000003dc480_0, L_0x6000002dc3c0, L_0x600001830bd0, C4<>;
L_0x6000002db8e0 .functor MUXZ 1, v0x6000003dc480_0, L_0x6000002dc3c0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb1700 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb1b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dc240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dc2d0_0 .net "d", 0 0, L_0x6000002dc3c0;  alias, 1 drivers
v0x6000003dc360_0 .net "q", 0 0, v0x6000003dc480_0;  alias, 1 drivers
v0x6000003dc3f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003dc480_0 .var "state", 0 0;
v0x6000003dc510_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb13d0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c8eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0a10 .functor BUFT 1, L_0x6000002db980, C4<0>, C4<0>, C4<0>;
o0x7fcf318b2c78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0a80 .functor BUFT 1, o0x7fcf318b2c78, C4<0>, C4<0>, C4<0>;
v0x6000003dcfc0_0 .net8 "Bitline1", 0 0, p0x7fcf318b2bb8;  1 drivers, strength-aware
v0x6000003dd050_0 .net8 "Bitline2", 0 0, p0x7fcf318b2be8;  1 drivers, strength-aware
v0x6000003dd0e0_0 .net "D", 0 0, L_0x6000002dc460;  1 drivers
v0x6000003dd170_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93bd8;  alias, 1 drivers
v0x6000003dd200_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93c20;  alias, 1 drivers
v0x6000003dd290_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003dd320_0 .net *"_ivl_0", 0 0, L_0x6000002db980;  1 drivers
v0x6000003dd3b0_0 .net *"_ivl_6", 0 0, L_0x6000002dba20;  1 drivers
; Elide local net with no drivers, v0x6000003dd440_0 name=_ivl_8
v0x6000003dd4d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dd560_0 .net "dffOut", 0 0, v0x6000003dcea0_0;  1 drivers
v0x6000003dd5f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002db980 .functor MUXZ 1, v0x6000003dcea0_0, L_0x6000002dc460, L_0x600001830bd0, C4<>;
L_0x6000002dba20 .functor MUXZ 1, v0x6000003dcea0_0, L_0x6000002dc460, L_0x600001830bd0, C4<>;
S_0x7fcf31cb0f90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dcc60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dccf0_0 .net "d", 0 0, L_0x6000002dc460;  alias, 1 drivers
v0x6000003dcd80_0 .net "q", 0 0, v0x6000003dcea0_0;  alias, 1 drivers
v0x6000003dce10_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003dcea0_0 .var "state", 0 0;
v0x6000003dcf30_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbf0d0 .scope module, "oldPC_reg" "Register" 16 92, 5 98 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003d7de0_0 .net8 "Bitline1", 15 0, p0x7fcf318b6f98;  alias, 0 drivers, strength-aware
o0x7fcf318b6fc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204ea0 .island tran;
p0x7fcf318b6fc8 .port I0x600003204ea0, o0x7fcf318b6fc8;
v0x6000003d7e70_0 .net8 "Bitline2", 15 0, p0x7fcf318b6fc8;  0 drivers, strength-aware
v0x6000003d7f00_0 .net8 "D", 15 0, p0x7fcf318b6ff8;  alias, 0 drivers, strength-aware
L_0x7fcf32d93b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003a8000_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  1 drivers
L_0x7fcf32d93b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003a8090_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  1 drivers
v0x6000003a8120_0 .net "WriteReg", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003a81b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a8240_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9cc0 .part p0x7fcf318b6ff8, 0, 1;
L_0x6000002d9d60 .part p0x7fcf318b6ff8, 1, 1;
L_0x6000002d9e00 .part p0x7fcf318b6ff8, 2, 1;
L_0x6000002d9ea0 .part p0x7fcf318b6ff8, 3, 1;
L_0x6000002d9f40 .part p0x7fcf318b6ff8, 4, 1;
L_0x6000002d9fe0 .part p0x7fcf318b6ff8, 5, 1;
L_0x6000002da080 .part p0x7fcf318b6ff8, 6, 1;
L_0x6000002da120 .part p0x7fcf318b6ff8, 7, 1;
L_0x6000002da1c0 .part p0x7fcf318b6ff8, 8, 1;
L_0x6000002da260 .part p0x7fcf318b6ff8, 9, 1;
L_0x6000002da300 .part p0x7fcf318b6ff8, 10, 1;
L_0x6000002da3a0 .part p0x7fcf318b6ff8, 11, 1;
L_0x6000002da440 .part p0x7fcf318b6ff8, 12, 1;
L_0x6000002da4e0 .part p0x7fcf318b6ff8, 13, 1;
L_0x6000002da580 .part p0x7fcf318b6ff8, 14, 1;
L_0x6000002da620 .part p0x7fcf318b6ff8, 15, 1;
p0x7fcf318b31b8 .port I0x600003204e40, L_0x6000018eeed0;
 .tranvp 16 1 0, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b31b8;
p0x7fcf318b3608 .port I0x600003204e40, L_0x6000018eefb0;
 .tranvp 16 1 1, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b3608;
p0x7fcf318b39f8 .port I0x600003204e40, L_0x6000018ef090;
 .tranvp 16 1 2, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b39f8;
p0x7fcf318b3de8 .port I0x600003204e40, L_0x6000018ef170;
 .tranvp 16 1 3, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b3de8;
p0x7fcf318b41d8 .port I0x600003204e40, L_0x6000018ef250;
 .tranvp 16 1 4, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b41d8;
p0x7fcf318b45c8 .port I0x600003204e40, L_0x6000018ef330;
 .tranvp 16 1 5, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b45c8;
p0x7fcf318b49b8 .port I0x600003204e40, L_0x6000018ef410;
 .tranvp 16 1 6, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b49b8;
p0x7fcf318b4da8 .port I0x600003204e40, L_0x6000018ef4f0;
 .tranvp 16 1 7, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b4da8;
p0x7fcf318b5198 .port I0x600003204e40, L_0x6000018ef5d0;
 .tranvp 16 1 8, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b5198;
p0x7fcf318b5588 .port I0x600003204e40, L_0x6000018ef6b0;
 .tranvp 16 1 9, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b5588;
p0x7fcf318b5978 .port I0x600003204e40, L_0x6000018ef790;
 .tranvp 16 1 10, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b5978;
p0x7fcf318b5d68 .port I0x600003204e40, L_0x6000018ef870;
 .tranvp 16 1 11, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b5d68;
p0x7fcf318b6158 .port I0x600003204e40, L_0x6000018ef950;
 .tranvp 16 1 12, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b6158;
p0x7fcf318b6548 .port I0x600003204e40, L_0x6000018efa30;
 .tranvp 16 1 13, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b6548;
p0x7fcf318b6938 .port I0x600003204e40, L_0x6000018efb10;
 .tranvp 16 1 14, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b6938;
p0x7fcf318b6d28 .port I0x600003204e40, L_0x6000018efbf0;
 .tranvp 16 1 15, I0x600003204e40, p0x7fcf318b6f98 p0x7fcf318b6d28;
p0x7fcf318b31e8 .port I0x600003204ea0, L_0x6000018eef40;
 .tranvp 16 1 0, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b31e8;
p0x7fcf318b3638 .port I0x600003204ea0, L_0x6000018ef020;
 .tranvp 16 1 1, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b3638;
p0x7fcf318b3a28 .port I0x600003204ea0, L_0x6000018ef100;
 .tranvp 16 1 2, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b3a28;
p0x7fcf318b3e18 .port I0x600003204ea0, L_0x6000018ef1e0;
 .tranvp 16 1 3, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b3e18;
p0x7fcf318b4208 .port I0x600003204ea0, L_0x6000018ef2c0;
 .tranvp 16 1 4, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b4208;
p0x7fcf318b45f8 .port I0x600003204ea0, L_0x6000018ef3a0;
 .tranvp 16 1 5, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b45f8;
p0x7fcf318b49e8 .port I0x600003204ea0, L_0x6000018ef480;
 .tranvp 16 1 6, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b49e8;
p0x7fcf318b4dd8 .port I0x600003204ea0, L_0x6000018ef560;
 .tranvp 16 1 7, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b4dd8;
p0x7fcf318b51c8 .port I0x600003204ea0, L_0x6000018ef640;
 .tranvp 16 1 8, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b51c8;
p0x7fcf318b55b8 .port I0x600003204ea0, L_0x6000018ef720;
 .tranvp 16 1 9, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b55b8;
p0x7fcf318b59a8 .port I0x600003204ea0, L_0x6000018ef800;
 .tranvp 16 1 10, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b59a8;
p0x7fcf318b5d98 .port I0x600003204ea0, L_0x6000018ef8e0;
 .tranvp 16 1 11, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b5d98;
p0x7fcf318b6188 .port I0x600003204ea0, L_0x6000018ef9c0;
 .tranvp 16 1 12, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b6188;
p0x7fcf318b6578 .port I0x600003204ea0, L_0x6000018efaa0;
 .tranvp 16 1 13, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b6578;
p0x7fcf318b6968 .port I0x600003204ea0, L_0x6000018efb80;
 .tranvp 16 1 14, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b6968;
p0x7fcf318b6d58 .port I0x600003204ea0, L_0x6000018efc60;
 .tranvp 16 1 15, I0x600003204ea0, p0x7fcf318b6fc8 p0x7fcf318b6d58;
S_0x7fcf31cbeda0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eeed0 .functor BUFT 1, L_0x6000002d88c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b32d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eef40 .functor BUFT 1, o0x7fcf318b32d8, C4<0>, C4<0>, C4<0>;
v0x6000003dde60_0 .net8 "Bitline1", 0 0, p0x7fcf318b31b8;  1 drivers, strength-aware
v0x6000003ddef0_0 .net8 "Bitline2", 0 0, p0x7fcf318b31e8;  1 drivers, strength-aware
v0x6000003ddf80_0 .net "D", 0 0, L_0x6000002d9cc0;  1 drivers
v0x6000003de010_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003de0a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003de130_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003de1c0_0 .net *"_ivl_0", 0 0, L_0x6000002d88c0;  1 drivers
v0x6000003de250_0 .net *"_ivl_6", 0 0, L_0x6000002d8960;  1 drivers
; Elide local net with no drivers, v0x6000003de2e0_0 name=_ivl_8
v0x6000003de370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003de400_0 .net "dffOut", 0 0, v0x6000003ddd40_0;  1 drivers
v0x6000003de490_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d88c0 .functor MUXZ 1, v0x6000003ddd40_0, L_0x6000002d9cc0, L_0x600001830bd0, C4<>;
L_0x6000002d8960 .functor MUXZ 1, v0x6000003ddd40_0, L_0x6000002d9cc0, L_0x600001830bd0, C4<>;
S_0x7fcf31cbe960 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ddb00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ddb90_0 .net "d", 0 0, L_0x6000002d9cc0;  alias, 1 drivers
v0x6000003ddc20_0 .net "q", 0 0, v0x6000003ddd40_0;  alias, 1 drivers
v0x6000003ddcb0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003ddd40_0 .var "state", 0 0;
v0x6000003dddd0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbe630 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eefb0 .functor BUFT 1, L_0x6000002d8a00, C4<0>, C4<0>, C4<0>;
o0x7fcf318b36c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef020 .functor BUFT 1, o0x7fcf318b36c8, C4<0>, C4<0>, C4<0>;
v0x6000003de880_0 .net8 "Bitline1", 0 0, p0x7fcf318b3608;  1 drivers, strength-aware
v0x6000003de910_0 .net8 "Bitline2", 0 0, p0x7fcf318b3638;  1 drivers, strength-aware
v0x6000003de9a0_0 .net "D", 0 0, L_0x6000002d9d60;  1 drivers
v0x6000003dea30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003deac0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003deb50_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003debe0_0 .net *"_ivl_0", 0 0, L_0x6000002d8a00;  1 drivers
v0x6000003dec70_0 .net *"_ivl_6", 0 0, L_0x6000002d8aa0;  1 drivers
; Elide local net with no drivers, v0x6000003ded00_0 name=_ivl_8
v0x6000003ded90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003dee20_0 .net "dffOut", 0 0, v0x6000003de760_0;  1 drivers
v0x6000003deeb0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d8a00 .functor MUXZ 1, v0x6000003de760_0, L_0x6000002d9d60, L_0x600001830bd0, C4<>;
L_0x6000002d8aa0 .functor MUXZ 1, v0x6000003de760_0, L_0x6000002d9d60, L_0x600001830bd0, C4<>;
S_0x7fcf31cbe1f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbe630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003de520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003de5b0_0 .net "d", 0 0, L_0x6000002d9d60;  alias, 1 drivers
v0x6000003de640_0 .net "q", 0 0, v0x6000003de760_0;  alias, 1 drivers
v0x6000003de6d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003de760_0 .var "state", 0 0;
v0x6000003de7f0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbdec0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef090 .functor BUFT 1, L_0x6000002d8b40, C4<0>, C4<0>, C4<0>;
o0x7fcf318b3ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef100 .functor BUFT 1, o0x7fcf318b3ab8, C4<0>, C4<0>, C4<0>;
v0x6000003df2a0_0 .net8 "Bitline1", 0 0, p0x7fcf318b39f8;  1 drivers, strength-aware
v0x6000003df330_0 .net8 "Bitline2", 0 0, p0x7fcf318b3a28;  1 drivers, strength-aware
v0x6000003df3c0_0 .net "D", 0 0, L_0x6000002d9e00;  1 drivers
v0x6000003df450_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003df4e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003df570_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003df600_0 .net *"_ivl_0", 0 0, L_0x6000002d8b40;  1 drivers
v0x6000003df690_0 .net *"_ivl_6", 0 0, L_0x6000002d8be0;  1 drivers
; Elide local net with no drivers, v0x6000003df720_0 name=_ivl_8
v0x6000003df7b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003df840_0 .net "dffOut", 0 0, v0x6000003df180_0;  1 drivers
v0x6000003df8d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d8b40 .functor MUXZ 1, v0x6000003df180_0, L_0x6000002d9e00, L_0x600001830bd0, C4<>;
L_0x6000002d8be0 .functor MUXZ 1, v0x6000003df180_0, L_0x6000002d9e00, L_0x600001830bd0, C4<>;
S_0x7fcf31cbda80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbdec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003def40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003defd0_0 .net "d", 0 0, L_0x6000002d9e00;  alias, 1 drivers
v0x6000003df060_0 .net "q", 0 0, v0x6000003df180_0;  alias, 1 drivers
v0x6000003df0f0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003df180_0 .var "state", 0 0;
v0x6000003df210_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbd750 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef170 .functor BUFT 1, L_0x6000002d8c80, C4<0>, C4<0>, C4<0>;
o0x7fcf318b3ea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef1e0 .functor BUFT 1, o0x7fcf318b3ea8, C4<0>, C4<0>, C4<0>;
v0x6000003dfcc0_0 .net8 "Bitline1", 0 0, p0x7fcf318b3de8;  1 drivers, strength-aware
v0x6000003dfd50_0 .net8 "Bitline2", 0 0, p0x7fcf318b3e18;  1 drivers, strength-aware
v0x6000003dfde0_0 .net "D", 0 0, L_0x6000002d9ea0;  1 drivers
v0x6000003dfe70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003dff00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d0000_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d0090_0 .net *"_ivl_0", 0 0, L_0x6000002d8c80;  1 drivers
v0x6000003d0120_0 .net *"_ivl_6", 0 0, L_0x6000002d8d20;  1 drivers
; Elide local net with no drivers, v0x6000003d01b0_0 name=_ivl_8
v0x6000003d0240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d02d0_0 .net "dffOut", 0 0, v0x6000003dfba0_0;  1 drivers
v0x6000003d0360_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d8c80 .functor MUXZ 1, v0x6000003dfba0_0, L_0x6000002d9ea0, L_0x600001830bd0, C4<>;
L_0x6000002d8d20 .functor MUXZ 1, v0x6000003dfba0_0, L_0x6000002d9ea0, L_0x600001830bd0, C4<>;
S_0x7fcf31cbd310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbd750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003df960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003df9f0_0 .net "d", 0 0, L_0x6000002d9ea0;  alias, 1 drivers
v0x6000003dfa80_0 .net "q", 0 0, v0x6000003dfba0_0;  alias, 1 drivers
v0x6000003dfb10_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003dfba0_0 .var "state", 0 0;
v0x6000003dfc30_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbcfe0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef250 .functor BUFT 1, L_0x6000002d8dc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b4298 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef2c0 .functor BUFT 1, o0x7fcf318b4298, C4<0>, C4<0>, C4<0>;
v0x6000003d0750_0 .net8 "Bitline1", 0 0, p0x7fcf318b41d8;  1 drivers, strength-aware
v0x6000003d07e0_0 .net8 "Bitline2", 0 0, p0x7fcf318b4208;  1 drivers, strength-aware
v0x6000003d0870_0 .net "D", 0 0, L_0x6000002d9f40;  1 drivers
v0x6000003d0900_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d0990_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d0a20_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d0ab0_0 .net *"_ivl_0", 0 0, L_0x6000002d8dc0;  1 drivers
v0x6000003d0b40_0 .net *"_ivl_6", 0 0, L_0x6000002d8e60;  1 drivers
; Elide local net with no drivers, v0x6000003d0bd0_0 name=_ivl_8
v0x6000003d0c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d0cf0_0 .net "dffOut", 0 0, v0x6000003d0630_0;  1 drivers
v0x6000003d0d80_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d8dc0 .functor MUXZ 1, v0x6000003d0630_0, L_0x6000002d9f40, L_0x600001830bd0, C4<>;
L_0x6000002d8e60 .functor MUXZ 1, v0x6000003d0630_0, L_0x6000002d9f40, L_0x600001830bd0, C4<>;
S_0x7fcf31cbcba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbcfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d03f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d0480_0 .net "d", 0 0, L_0x6000002d9f40;  alias, 1 drivers
v0x6000003d0510_0 .net "q", 0 0, v0x6000003d0630_0;  alias, 1 drivers
v0x6000003d05a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d0630_0 .var "state", 0 0;
v0x6000003d06c0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbc870 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef330 .functor BUFT 1, L_0x6000002d8f00, C4<0>, C4<0>, C4<0>;
o0x7fcf318b4688 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef3a0 .functor BUFT 1, o0x7fcf318b4688, C4<0>, C4<0>, C4<0>;
v0x6000003d1170_0 .net8 "Bitline1", 0 0, p0x7fcf318b45c8;  1 drivers, strength-aware
v0x6000003d1200_0 .net8 "Bitline2", 0 0, p0x7fcf318b45f8;  1 drivers, strength-aware
v0x6000003d1290_0 .net "D", 0 0, L_0x6000002d9fe0;  1 drivers
v0x6000003d1320_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d13b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d1440_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d14d0_0 .net *"_ivl_0", 0 0, L_0x6000002d8f00;  1 drivers
v0x6000003d1560_0 .net *"_ivl_6", 0 0, L_0x6000002d8fa0;  1 drivers
; Elide local net with no drivers, v0x6000003d15f0_0 name=_ivl_8
v0x6000003d1680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d1710_0 .net "dffOut", 0 0, v0x6000003d1050_0;  1 drivers
v0x6000003d17a0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d8f00 .functor MUXZ 1, v0x6000003d1050_0, L_0x6000002d9fe0, L_0x600001830bd0, C4<>;
L_0x6000002d8fa0 .functor MUXZ 1, v0x6000003d1050_0, L_0x6000002d9fe0, L_0x600001830bd0, C4<>;
S_0x7fcf31cbc430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbc870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d0e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d0ea0_0 .net "d", 0 0, L_0x6000002d9fe0;  alias, 1 drivers
v0x6000003d0f30_0 .net "q", 0 0, v0x6000003d1050_0;  alias, 1 drivers
v0x6000003d0fc0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d1050_0 .var "state", 0 0;
v0x6000003d10e0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbc100 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef410 .functor BUFT 1, L_0x6000002d9040, C4<0>, C4<0>, C4<0>;
o0x7fcf318b4a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef480 .functor BUFT 1, o0x7fcf318b4a78, C4<0>, C4<0>, C4<0>;
v0x6000003d1b90_0 .net8 "Bitline1", 0 0, p0x7fcf318b49b8;  1 drivers, strength-aware
v0x6000003d1c20_0 .net8 "Bitline2", 0 0, p0x7fcf318b49e8;  1 drivers, strength-aware
v0x6000003d1cb0_0 .net "D", 0 0, L_0x6000002da080;  1 drivers
v0x6000003d1d40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d1dd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d1e60_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d1ef0_0 .net *"_ivl_0", 0 0, L_0x6000002d9040;  1 drivers
v0x6000003d1f80_0 .net *"_ivl_6", 0 0, L_0x6000002d90e0;  1 drivers
; Elide local net with no drivers, v0x6000003d2010_0 name=_ivl_8
v0x6000003d20a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d2130_0 .net "dffOut", 0 0, v0x6000003d1a70_0;  1 drivers
v0x6000003d21c0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9040 .functor MUXZ 1, v0x6000003d1a70_0, L_0x6000002da080, L_0x600001830bd0, C4<>;
L_0x6000002d90e0 .functor MUXZ 1, v0x6000003d1a70_0, L_0x6000002da080, L_0x600001830bd0, C4<>;
S_0x7fcf31cbbcc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbc100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d1830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d18c0_0 .net "d", 0 0, L_0x6000002da080;  alias, 1 drivers
v0x6000003d1950_0 .net "q", 0 0, v0x6000003d1a70_0;  alias, 1 drivers
v0x6000003d19e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d1a70_0 .var "state", 0 0;
v0x6000003d1b00_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbb990 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef4f0 .functor BUFT 1, L_0x6000002d9180, C4<0>, C4<0>, C4<0>;
o0x7fcf318b4e68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef560 .functor BUFT 1, o0x7fcf318b4e68, C4<0>, C4<0>, C4<0>;
v0x6000003d25b0_0 .net8 "Bitline1", 0 0, p0x7fcf318b4da8;  1 drivers, strength-aware
v0x6000003d2640_0 .net8 "Bitline2", 0 0, p0x7fcf318b4dd8;  1 drivers, strength-aware
v0x6000003d26d0_0 .net "D", 0 0, L_0x6000002da120;  1 drivers
v0x6000003d2760_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d27f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d2880_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d2910_0 .net *"_ivl_0", 0 0, L_0x6000002d9180;  1 drivers
v0x6000003d29a0_0 .net *"_ivl_6", 0 0, L_0x6000002d9220;  1 drivers
; Elide local net with no drivers, v0x6000003d2a30_0 name=_ivl_8
v0x6000003d2ac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d2b50_0 .net "dffOut", 0 0, v0x6000003d2490_0;  1 drivers
v0x6000003d2be0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9180 .functor MUXZ 1, v0x6000003d2490_0, L_0x6000002da120, L_0x600001830bd0, C4<>;
L_0x6000002d9220 .functor MUXZ 1, v0x6000003d2490_0, L_0x6000002da120, L_0x600001830bd0, C4<>;
S_0x7fcf31cbb550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbb990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d2250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d22e0_0 .net "d", 0 0, L_0x6000002da120;  alias, 1 drivers
v0x6000003d2370_0 .net "q", 0 0, v0x6000003d2490_0;  alias, 1 drivers
v0x6000003d2400_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d2490_0 .var "state", 0 0;
v0x6000003d2520_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbb220 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef5d0 .functor BUFT 1, L_0x6000002d92c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b5258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef640 .functor BUFT 1, o0x7fcf318b5258, C4<0>, C4<0>, C4<0>;
v0x6000003d2fd0_0 .net8 "Bitline1", 0 0, p0x7fcf318b5198;  1 drivers, strength-aware
v0x6000003d3060_0 .net8 "Bitline2", 0 0, p0x7fcf318b51c8;  1 drivers, strength-aware
v0x6000003d30f0_0 .net "D", 0 0, L_0x6000002da1c0;  1 drivers
v0x6000003d3180_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d3210_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d32a0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d3330_0 .net *"_ivl_0", 0 0, L_0x6000002d92c0;  1 drivers
v0x6000003d33c0_0 .net *"_ivl_6", 0 0, L_0x6000002d9360;  1 drivers
; Elide local net with no drivers, v0x6000003d3450_0 name=_ivl_8
v0x6000003d34e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d3570_0 .net "dffOut", 0 0, v0x6000003d2eb0_0;  1 drivers
v0x6000003d3600_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d92c0 .functor MUXZ 1, v0x6000003d2eb0_0, L_0x6000002da1c0, L_0x600001830bd0, C4<>;
L_0x6000002d9360 .functor MUXZ 1, v0x6000003d2eb0_0, L_0x6000002da1c0, L_0x600001830bd0, C4<>;
S_0x7fcf31cbade0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d2c70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d2d00_0 .net "d", 0 0, L_0x6000002da1c0;  alias, 1 drivers
v0x6000003d2d90_0 .net "q", 0 0, v0x6000003d2eb0_0;  alias, 1 drivers
v0x6000003d2e20_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d2eb0_0 .var "state", 0 0;
v0x6000003d2f40_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cbaab0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef6b0 .functor BUFT 1, L_0x6000002d9400, C4<0>, C4<0>, C4<0>;
o0x7fcf318b5648 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef720 .functor BUFT 1, o0x7fcf318b5648, C4<0>, C4<0>, C4<0>;
v0x6000003d39f0_0 .net8 "Bitline1", 0 0, p0x7fcf318b5588;  1 drivers, strength-aware
v0x6000003d3a80_0 .net8 "Bitline2", 0 0, p0x7fcf318b55b8;  1 drivers, strength-aware
v0x6000003d3b10_0 .net "D", 0 0, L_0x6000002da260;  1 drivers
v0x6000003d3ba0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d3c30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d3cc0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d3d50_0 .net *"_ivl_0", 0 0, L_0x6000002d9400;  1 drivers
v0x6000003d3de0_0 .net *"_ivl_6", 0 0, L_0x6000002d94a0;  1 drivers
; Elide local net with no drivers, v0x6000003d3e70_0 name=_ivl_8
v0x6000003d3f00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d4000_0 .net "dffOut", 0 0, v0x6000003d38d0_0;  1 drivers
v0x6000003d4090_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9400 .functor MUXZ 1, v0x6000003d38d0_0, L_0x6000002da260, L_0x600001830bd0, C4<>;
L_0x6000002d94a0 .functor MUXZ 1, v0x6000003d38d0_0, L_0x6000002da260, L_0x600001830bd0, C4<>;
S_0x7fcf31cba670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbaab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d3690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d3720_0 .net "d", 0 0, L_0x6000002da260;  alias, 1 drivers
v0x6000003d37b0_0 .net "q", 0 0, v0x6000003d38d0_0;  alias, 1 drivers
v0x6000003d3840_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d38d0_0 .var "state", 0 0;
v0x6000003d3960_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cba340 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef790 .functor BUFT 1, L_0x6000002d9540, C4<0>, C4<0>, C4<0>;
o0x7fcf318b5a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef800 .functor BUFT 1, o0x7fcf318b5a38, C4<0>, C4<0>, C4<0>;
v0x6000003d4480_0 .net8 "Bitline1", 0 0, p0x7fcf318b5978;  1 drivers, strength-aware
v0x6000003d4510_0 .net8 "Bitline2", 0 0, p0x7fcf318b59a8;  1 drivers, strength-aware
v0x6000003d45a0_0 .net "D", 0 0, L_0x6000002da300;  1 drivers
v0x6000003d4630_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d46c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d4750_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d47e0_0 .net *"_ivl_0", 0 0, L_0x6000002d9540;  1 drivers
v0x6000003d4870_0 .net *"_ivl_6", 0 0, L_0x6000002d95e0;  1 drivers
; Elide local net with no drivers, v0x6000003d4900_0 name=_ivl_8
v0x6000003d4990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d4a20_0 .net "dffOut", 0 0, v0x6000003d4360_0;  1 drivers
v0x6000003d4ab0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9540 .functor MUXZ 1, v0x6000003d4360_0, L_0x6000002da300, L_0x600001830bd0, C4<>;
L_0x6000002d95e0 .functor MUXZ 1, v0x6000003d4360_0, L_0x6000002da300, L_0x600001830bd0, C4<>;
S_0x7fcf31cb9f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cba340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d4120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d41b0_0 .net "d", 0 0, L_0x6000002da300;  alias, 1 drivers
v0x6000003d4240_0 .net "q", 0 0, v0x6000003d4360_0;  alias, 1 drivers
v0x6000003d42d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d4360_0 .var "state", 0 0;
v0x6000003d43f0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb9bd0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef870 .functor BUFT 1, L_0x6000002d9680, C4<0>, C4<0>, C4<0>;
o0x7fcf318b5e28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef8e0 .functor BUFT 1, o0x7fcf318b5e28, C4<0>, C4<0>, C4<0>;
v0x6000003d4ea0_0 .net8 "Bitline1", 0 0, p0x7fcf318b5d68;  1 drivers, strength-aware
v0x6000003d4f30_0 .net8 "Bitline2", 0 0, p0x7fcf318b5d98;  1 drivers, strength-aware
v0x6000003d4fc0_0 .net "D", 0 0, L_0x6000002da3a0;  1 drivers
v0x6000003d5050_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d50e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d5170_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d5200_0 .net *"_ivl_0", 0 0, L_0x6000002d9680;  1 drivers
v0x6000003d5290_0 .net *"_ivl_6", 0 0, L_0x6000002d9720;  1 drivers
; Elide local net with no drivers, v0x6000003d5320_0 name=_ivl_8
v0x6000003d53b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d5440_0 .net "dffOut", 0 0, v0x6000003d4d80_0;  1 drivers
v0x6000003d54d0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9680 .functor MUXZ 1, v0x6000003d4d80_0, L_0x6000002da3a0, L_0x600001830bd0, C4<>;
L_0x6000002d9720 .functor MUXZ 1, v0x6000003d4d80_0, L_0x6000002da3a0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb9790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb9bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d4b40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d4bd0_0 .net "d", 0 0, L_0x6000002da3a0;  alias, 1 drivers
v0x6000003d4c60_0 .net "q", 0 0, v0x6000003d4d80_0;  alias, 1 drivers
v0x6000003d4cf0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d4d80_0 .var "state", 0 0;
v0x6000003d4e10_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb9460 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ef950 .functor BUFT 1, L_0x6000002d97c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b6218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ef9c0 .functor BUFT 1, o0x7fcf318b6218, C4<0>, C4<0>, C4<0>;
v0x6000003d58c0_0 .net8 "Bitline1", 0 0, p0x7fcf318b6158;  1 drivers, strength-aware
v0x6000003d5950_0 .net8 "Bitline2", 0 0, p0x7fcf318b6188;  1 drivers, strength-aware
v0x6000003d59e0_0 .net "D", 0 0, L_0x6000002da440;  1 drivers
v0x6000003d5a70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d5b00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d5b90_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d5c20_0 .net *"_ivl_0", 0 0, L_0x6000002d97c0;  1 drivers
v0x6000003d5cb0_0 .net *"_ivl_6", 0 0, L_0x6000002d9860;  1 drivers
; Elide local net with no drivers, v0x6000003d5d40_0 name=_ivl_8
v0x6000003d5dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d5e60_0 .net "dffOut", 0 0, v0x6000003d57a0_0;  1 drivers
v0x6000003d5ef0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d97c0 .functor MUXZ 1, v0x6000003d57a0_0, L_0x6000002da440, L_0x600001830bd0, C4<>;
L_0x6000002d9860 .functor MUXZ 1, v0x6000003d57a0_0, L_0x6000002da440, L_0x600001830bd0, C4<>;
S_0x7fcf31cb9020 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb9460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d5560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d55f0_0 .net "d", 0 0, L_0x6000002da440;  alias, 1 drivers
v0x6000003d5680_0 .net "q", 0 0, v0x6000003d57a0_0;  alias, 1 drivers
v0x6000003d5710_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d57a0_0 .var "state", 0 0;
v0x6000003d5830_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb8cf0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018efa30 .functor BUFT 1, L_0x6000002d9900, C4<0>, C4<0>, C4<0>;
o0x7fcf318b6608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018efaa0 .functor BUFT 1, o0x7fcf318b6608, C4<0>, C4<0>, C4<0>;
v0x6000003d62e0_0 .net8 "Bitline1", 0 0, p0x7fcf318b6548;  1 drivers, strength-aware
v0x6000003d6370_0 .net8 "Bitline2", 0 0, p0x7fcf318b6578;  1 drivers, strength-aware
v0x6000003d6400_0 .net "D", 0 0, L_0x6000002da4e0;  1 drivers
v0x6000003d6490_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d6520_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d65b0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d6640_0 .net *"_ivl_0", 0 0, L_0x6000002d9900;  1 drivers
v0x6000003d66d0_0 .net *"_ivl_6", 0 0, L_0x6000002d99a0;  1 drivers
; Elide local net with no drivers, v0x6000003d6760_0 name=_ivl_8
v0x6000003d67f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d6880_0 .net "dffOut", 0 0, v0x6000003d61c0_0;  1 drivers
v0x6000003d6910_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9900 .functor MUXZ 1, v0x6000003d61c0_0, L_0x6000002da4e0, L_0x600001830bd0, C4<>;
L_0x6000002d99a0 .functor MUXZ 1, v0x6000003d61c0_0, L_0x6000002da4e0, L_0x600001830bd0, C4<>;
S_0x7fcf31cb88b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb8cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d5f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d6010_0 .net "d", 0 0, L_0x6000002da4e0;  alias, 1 drivers
v0x6000003d60a0_0 .net "q", 0 0, v0x6000003d61c0_0;  alias, 1 drivers
v0x6000003d6130_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d61c0_0 .var "state", 0 0;
v0x6000003d6250_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cb8580 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018efb10 .functor BUFT 1, L_0x6000002d9a40, C4<0>, C4<0>, C4<0>;
o0x7fcf318b69f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018efb80 .functor BUFT 1, o0x7fcf318b69f8, C4<0>, C4<0>, C4<0>;
v0x6000003d6d00_0 .net8 "Bitline1", 0 0, p0x7fcf318b6938;  1 drivers, strength-aware
v0x6000003d6d90_0 .net8 "Bitline2", 0 0, p0x7fcf318b6968;  1 drivers, strength-aware
v0x6000003d6e20_0 .net "D", 0 0, L_0x6000002da580;  1 drivers
v0x6000003d6eb0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d6f40_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d6fd0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d7060_0 .net *"_ivl_0", 0 0, L_0x6000002d9a40;  1 drivers
v0x6000003d70f0_0 .net *"_ivl_6", 0 0, L_0x6000002d9ae0;  1 drivers
; Elide local net with no drivers, v0x6000003d7180_0 name=_ivl_8
v0x6000003d7210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d72a0_0 .net "dffOut", 0 0, v0x6000003d6be0_0;  1 drivers
v0x6000003d7330_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9a40 .functor MUXZ 1, v0x6000003d6be0_0, L_0x6000002da580, L_0x600001830bd0, C4<>;
L_0x6000002d9ae0 .functor MUXZ 1, v0x6000003d6be0_0, L_0x6000002da580, L_0x600001830bd0, C4<>;
S_0x7fcf31cb8140 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb8580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d69a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d6a30_0 .net "d", 0 0, L_0x6000002da580;  alias, 1 drivers
v0x6000003d6ac0_0 .net "q", 0 0, v0x6000003d6be0_0;  alias, 1 drivers
v0x6000003d6b50_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d6be0_0 .var "state", 0 0;
v0x6000003d6c70_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cae950 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cbf0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018efbf0 .functor BUFT 1, L_0x6000002d9b80, C4<0>, C4<0>, C4<0>;
o0x7fcf318b6de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018efc60 .functor BUFT 1, o0x7fcf318b6de8, C4<0>, C4<0>, C4<0>;
v0x6000003d7720_0 .net8 "Bitline1", 0 0, p0x7fcf318b6d28;  1 drivers, strength-aware
v0x6000003d77b0_0 .net8 "Bitline2", 0 0, p0x7fcf318b6d58;  1 drivers, strength-aware
v0x6000003d7840_0 .net "D", 0 0, L_0x6000002da620;  1 drivers
v0x6000003d78d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93b48;  alias, 1 drivers
v0x6000003d7960_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93b90;  alias, 1 drivers
v0x6000003d79f0_0 .net "WriteEnable", 0 0, L_0x600001830bd0;  alias, 1 drivers
v0x6000003d7a80_0 .net *"_ivl_0", 0 0, L_0x6000002d9b80;  1 drivers
v0x6000003d7b10_0 .net *"_ivl_6", 0 0, L_0x6000002d9c20;  1 drivers
; Elide local net with no drivers, v0x6000003d7ba0_0 name=_ivl_8
v0x6000003d7c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d7cc0_0 .net "dffOut", 0 0, v0x6000003d7600_0;  1 drivers
v0x6000003d7d50_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
L_0x6000002d9b80 .functor MUXZ 1, v0x6000003d7600_0, L_0x6000002da620, L_0x600001830bd0, C4<>;
L_0x6000002d9c20 .functor MUXZ 1, v0x6000003d7600_0, L_0x6000002da620, L_0x600001830bd0, C4<>;
S_0x7fcf31cae510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cae950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d73c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003d7450_0 .net "d", 0 0, L_0x6000002da620;  alias, 1 drivers
v0x6000003d74e0_0 .net "q", 0 0, v0x6000003d7600_0;  alias, 1 drivers
v0x6000003d7570_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003d7600_0 .var "state", 0 0;
v0x6000003d7690_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31caf720 .scope module, "reg_dest_dff[0]" "dff" 16 75, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a82d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a8360_0 .net "d", 0 0, L_0x6000002c0780;  1 drivers
v0x6000003a83f0_0 .net "q", 0 0, v0x6000003a8510_0;  1 drivers
v0x6000003a8480_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003a8510_0 .var "state", 0 0;
v0x6000003a85a0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31caf3f0 .scope module, "reg_dest_dff[1]" "dff" 16 75, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a8630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a86c0_0 .net "d", 0 0, L_0x6000002c0820;  1 drivers
v0x6000003a8750_0 .net "q", 0 0, v0x6000003a8870_0;  1 drivers
v0x6000003a87e0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003a8870_0 .var "state", 0 0;
v0x6000003a8900_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31caefb0 .scope module, "reg_dest_dff[2]" "dff" 16 75, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a8990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a8a20_0 .net "d", 0 0, L_0x6000002c08c0;  1 drivers
v0x6000003a8ab0_0 .net "q", 0 0, v0x6000003a8bd0_0;  1 drivers
v0x6000003a8b40_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003a8bd0_0 .var "state", 0 0;
v0x6000003a8c60_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31caec80 .scope module, "reg_dest_dff[3]" "dff" 16 75, 5 2 0, S_0x7fcf32a51e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a8cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a8d80_0 .net "d", 0 0, L_0x6000002c0960;  1 drivers
v0x6000003a8e10_0 .net "q", 0 0, v0x6000003a8f30_0;  1 drivers
v0x6000003a8ea0_0 .net "rst", 0 0, L_0x600001830b60;  alias, 1 drivers
v0x6000003a8f30_0 .var "state", 0 0;
v0x6000003a8fc0_0 .net "wen", 0 0, L_0x600001830bd0;  alias, 1 drivers
S_0x7fcf31cd5ef0 .scope module, "M_W_flops0" "M_W_Flops" 7 315, 17 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "halt_in";
    .port_info 4 /OUTPUT 1 "halt_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "SavePC_in";
    .port_info 10 /OUTPUT 1 "SavePC_out";
    .port_info 11 /INPUT 16 "instruction_in";
    .port_info 12 /OUTPUT 16 "instruction_out";
    .port_info 13 /INPUT 16 "ALUresult_in";
    .port_info 14 /OUTPUT 16 "ALUresult_out";
    .port_info 15 /INPUT 16 "mem_in";
    .port_info 16 /OUTPUT 16 "mem_out";
    .port_info 17 /INPUT 16 "oldPC_in";
    .port_info 18 /OUTPUT 16 "oldPC_out";
    .port_info 19 /INPUT 16 "newPC_in";
    .port_info 20 /OUTPUT 16 "newPC_out";
    .port_info 21 /INPUT 4 "reg_dest_in";
    .port_info 22 /OUTPUT 4 "reg_dest_out";
    .port_info 23 /NODIR 0 "";
v0x600000390a20_0 .net8 "ALUresult_in", 15 0, p0x7fcf318bc0f8;  alias, 0 drivers, strength-aware
v0x600000390ab0_0 .net8 "ALUresult_out", 15 0, p0x7fcf318bc098;  alias, 0 drivers, strength-aware
v0x600000390b40_0 .net "MemtoReg_in", 0 0, L_0x600001827d40;  alias, 1 drivers
v0x600000390bd0_0 .net "MemtoReg_out", 0 0, v0x6000003a5290_0;  alias, 1 drivers
v0x600000390c60_0 .net "RegWrite_in", 0 0, v0x60000030bc30_0;  alias, 1 drivers
v0x600000390cf0_0 .net "RegWrite_out", 0 0, v0x6000003a55f0_0;  alias, 1 drivers
v0x600000390d80_0 .net "SavePC_in", 0 0, L_0x600001827db0;  alias, 1 drivers
v0x600000390e10_0 .net "SavePC_out", 0 0, v0x6000003a5950_0;  alias, 1 drivers
v0x600000390ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000390f30_0 .net "halt_in", 0 0, L_0x600001827e20;  alias, 1 drivers
v0x600000390fc0_0 .net "halt_out", 0 0, v0x6000003a5cb0_0;  alias, 1 drivers
v0x600000391050_0 .net8 "instruction_in", 15 0, p0x7fcf318c0868;  alias, 0 drivers, strength-aware
v0x6000003910e0_0 .net8 "instruction_out", 15 0, p0x7fcf318c0808;  alias, 0 drivers, strength-aware
v0x600000391170_0 .net "mem_in", 15 0, L_0x600000578000;  alias, 1 drivers
v0x600000391200_0 .net8 "mem_out", 15 0, p0x7fcf318c4978;  alias, 0 drivers, strength-aware
v0x600000391290_0 .net "newPC_in", 15 0, o0x7fcf318c8b48;  alias, 0 drivers
v0x600000391320_0 .net8 "newPC_out", 15 0, p0x7fcf318c8ae8;  alias, 0 drivers, strength-aware
v0x6000003913b0_0 .net8 "oldPC_in", 15 0, p0x7fcf318cccb8;  alias, 0 drivers, strength-aware
v0x600000391440_0 .net8 "oldPC_out", 15 0, p0x7fcf318ccc58;  alias, 0 drivers, strength-aware
v0x6000003914d0_0 .net "reg_dest_in", 3 0, L_0x60000029d040;  alias, 1 drivers
v0x600000391560_0 .net "reg_dest_out", 3 0, L_0x600000564780;  alias, 1 drivers
v0x6000003915f0_0 .net "rst", 0 0, L_0x600001816a00;  1 drivers
L_0x7fcf32d95eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000391680_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  1 drivers
L_0x600000564780 .concat [ 1 1 1 1], v0x60000039fe70_0, v0x600000390240_0, v0x6000003905a0_0, v0x600000390900_0;
L_0x600000564820 .part L_0x60000029d040, 0, 1;
L_0x6000005648c0 .part L_0x60000029d040, 1, 1;
L_0x600000564960 .part L_0x60000029d040, 2, 1;
L_0x600000564a00 .part L_0x60000029d040, 3, 1;
S_0x7fcf31cd5bc0 .scope module, "ALUresult_reg" "Register" 17 47, 5 98 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003a4bd0_0 .net8 "Bitline1", 15 0, p0x7fcf318bc098;  alias, 0 drivers, strength-aware
o0x7fcf318bc0c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0f00 .island tran;
p0x7fcf318bc0c8 .port I0x6000033f0f00, o0x7fcf318bc0c8;
v0x6000003a4c60_0 .net8 "Bitline2", 15 0, p0x7fcf318bc0c8;  0 drivers, strength-aware
v0x6000003a4cf0_0 .net8 "D", 15 0, p0x7fcf318bc0f8;  alias, 0 drivers, strength-aware
L_0x7fcf32d95d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003a4d80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  1 drivers
L_0x7fcf32d95d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003a4e10_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  1 drivers
v0x6000003a4ea0_0 .net "WriteReg", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a4f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a4fc0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
L_0x600000565ea0 .part p0x7fcf318bc0f8, 0, 1;
L_0x600000565f40 .part p0x7fcf318bc0f8, 1, 1;
L_0x600000565fe0 .part p0x7fcf318bc0f8, 2, 1;
L_0x600000566080 .part p0x7fcf318bc0f8, 3, 1;
L_0x600000566120 .part p0x7fcf318bc0f8, 4, 1;
L_0x6000005661c0 .part p0x7fcf318bc0f8, 5, 1;
L_0x600000566260 .part p0x7fcf318bc0f8, 6, 1;
L_0x600000566300 .part p0x7fcf318bc0f8, 7, 1;
L_0x6000005663a0 .part p0x7fcf318bc0f8, 8, 1;
L_0x600000566440 .part p0x7fcf318bc0f8, 9, 1;
L_0x6000005664e0 .part p0x7fcf318bc0f8, 10, 1;
L_0x600000566580 .part p0x7fcf318bc0f8, 11, 1;
L_0x600000566620 .part p0x7fcf318bc0f8, 12, 1;
L_0x6000005666c0 .part p0x7fcf318bc0f8, 13, 1;
L_0x600000566760 .part p0x7fcf318bc0f8, 14, 1;
L_0x600000566800 .part p0x7fcf318bc0f8, 15, 1;
p0x7fcf318b82b8 .port I0x6000033f0ee0, L_0x6000018fcfc0;
 .tranvp 16 1 0, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b82b8;
p0x7fcf318b8708 .port I0x6000033f0ee0, L_0x6000018fd180;
 .tranvp 16 1 1, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b8708;
p0x7fcf318b8af8 .port I0x6000033f0ee0, L_0x6000018fd340;
 .tranvp 16 1 2, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b8af8;
p0x7fcf318b8ee8 .port I0x6000033f0ee0, L_0x6000018fd500;
 .tranvp 16 1 3, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b8ee8;
p0x7fcf318b92d8 .port I0x6000033f0ee0, L_0x6000018fd6c0;
 .tranvp 16 1 4, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b92d8;
p0x7fcf318b96c8 .port I0x6000033f0ee0, L_0x6000018fd880;
 .tranvp 16 1 5, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b96c8;
p0x7fcf318b9ab8 .port I0x6000033f0ee0, L_0x6000018fda40;
 .tranvp 16 1 6, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b9ab8;
p0x7fcf318b9ea8 .port I0x6000033f0ee0, L_0x6000018fdc00;
 .tranvp 16 1 7, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318b9ea8;
p0x7fcf318ba298 .port I0x6000033f0ee0, L_0x6000018fddc0;
 .tranvp 16 1 8, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318ba298;
p0x7fcf318ba688 .port I0x6000033f0ee0, L_0x6000018fdf80;
 .tranvp 16 1 9, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318ba688;
p0x7fcf318baa78 .port I0x6000033f0ee0, L_0x6000018fe140;
 .tranvp 16 1 10, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318baa78;
p0x7fcf318bae68 .port I0x6000033f0ee0, L_0x6000018fe300;
 .tranvp 16 1 11, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318bae68;
p0x7fcf318bb258 .port I0x6000033f0ee0, L_0x6000018fe4c0;
 .tranvp 16 1 12, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318bb258;
p0x7fcf318bb648 .port I0x6000033f0ee0, L_0x6000018fe680;
 .tranvp 16 1 13, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318bb648;
p0x7fcf318bba38 .port I0x6000033f0ee0, L_0x6000018fe840;
 .tranvp 16 1 14, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318bba38;
p0x7fcf318bbe28 .port I0x6000033f0ee0, L_0x6000018fea00;
 .tranvp 16 1 15, I0x6000033f0ee0, p0x7fcf318bc098 p0x7fcf318bbe28;
p0x7fcf318b82e8 .port I0x6000033f0f00, L_0x6000018fd0a0;
 .tranvp 16 1 0, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b82e8;
p0x7fcf318b8738 .port I0x6000033f0f00, L_0x6000018fd260;
 .tranvp 16 1 1, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b8738;
p0x7fcf318b8b28 .port I0x6000033f0f00, L_0x6000018fd420;
 .tranvp 16 1 2, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b8b28;
p0x7fcf318b8f18 .port I0x6000033f0f00, L_0x6000018fd5e0;
 .tranvp 16 1 3, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b8f18;
p0x7fcf318b9308 .port I0x6000033f0f00, L_0x6000018fd7a0;
 .tranvp 16 1 4, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b9308;
p0x7fcf318b96f8 .port I0x6000033f0f00, L_0x6000018fd960;
 .tranvp 16 1 5, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b96f8;
p0x7fcf318b9ae8 .port I0x6000033f0f00, L_0x6000018fdb20;
 .tranvp 16 1 6, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b9ae8;
p0x7fcf318b9ed8 .port I0x6000033f0f00, L_0x6000018fdce0;
 .tranvp 16 1 7, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318b9ed8;
p0x7fcf318ba2c8 .port I0x6000033f0f00, L_0x6000018fdea0;
 .tranvp 16 1 8, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318ba2c8;
p0x7fcf318ba6b8 .port I0x6000033f0f00, L_0x6000018fe060;
 .tranvp 16 1 9, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318ba6b8;
p0x7fcf318baaa8 .port I0x6000033f0f00, L_0x6000018fe220;
 .tranvp 16 1 10, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318baaa8;
p0x7fcf318bae98 .port I0x6000033f0f00, L_0x6000018fe3e0;
 .tranvp 16 1 11, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318bae98;
p0x7fcf318bb288 .port I0x6000033f0f00, L_0x6000018fe5a0;
 .tranvp 16 1 12, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318bb288;
p0x7fcf318bb678 .port I0x6000033f0f00, L_0x6000018fe760;
 .tranvp 16 1 13, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318bb678;
p0x7fcf318bba68 .port I0x6000033f0f00, L_0x6000018fe920;
 .tranvp 16 1 14, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318bba68;
p0x7fcf318bbe58 .port I0x6000033f0f00, L_0x6000018feae0;
 .tranvp 16 1 15, I0x6000033f0f00, p0x7fcf318bc0c8 p0x7fcf318bbe58;
S_0x7fcf31cd5780 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fcf50 .functor BUFT 1, L_0x600000565ea0, C4<0>, C4<0>, C4<0>;
L_0x6000018fcfc0 .functor BUFT 1, L_0x6000018fcf50, C4<0>, C4<0>, C4<0>;
L_0x6000018fd030 .functor BUFT 1, L_0x600000565ea0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b83d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fd0a0 .functor BUFT 1, o0x7fcf318b83d8, C4<0>, C4<0>, C4<0>;
v0x6000003aabe0_0 .net8 "Bitline1", 0 0, p0x7fcf318b82b8;  1 drivers, strength-aware
v0x6000003aac70_0 .net8 "Bitline2", 0 0, p0x7fcf318b82e8;  1 drivers, strength-aware
v0x6000003aad00_0 .net "D", 0 0, L_0x600000565ea0;  1 drivers
v0x6000003aad90_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003aae20_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003aaeb0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003aaf40_0 .net *"_ivl_0", 0 0, L_0x6000018fcf50;  1 drivers
v0x6000003aafd0_0 .net *"_ivl_6", 0 0, L_0x6000018fd030;  1 drivers
; Elide local net with no drivers, v0x6000003ab060_0 name=_ivl_8
v0x6000003ab0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ab180_0 .net "dffOut", 0 0, L_0x600001815500;  1 drivers
v0x6000003ab210_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd5450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd5780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815500 .functor BUFZ 1, v0x6000003aaac0_0, C4<0>, C4<0>, C4<0>;
v0x6000003aa880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003aa910_0 .net "d", 0 0, L_0x600000565ea0;  alias, 1 drivers
v0x6000003aa9a0_0 .net "q", 0 0, L_0x600001815500;  alias, 1 drivers
v0x6000003aaa30_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003aaac0_0 .var "state", 0 0;
v0x6000003aab50_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd5010 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fd110 .functor BUFT 1, L_0x600000565f40, C4<0>, C4<0>, C4<0>;
L_0x6000018fd180 .functor BUFT 1, L_0x6000018fd110, C4<0>, C4<0>, C4<0>;
L_0x6000018fd1f0 .functor BUFT 1, L_0x600000565f40, C4<0>, C4<0>, C4<0>;
o0x7fcf318b87c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fd260 .functor BUFT 1, o0x7fcf318b87c8, C4<0>, C4<0>, C4<0>;
v0x6000003ab600_0 .net8 "Bitline1", 0 0, p0x7fcf318b8708;  1 drivers, strength-aware
v0x6000003ab690_0 .net8 "Bitline2", 0 0, p0x7fcf318b8738;  1 drivers, strength-aware
v0x6000003ab720_0 .net "D", 0 0, L_0x600000565f40;  1 drivers
v0x6000003ab7b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003ab840_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003ab8d0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003ab960_0 .net *"_ivl_0", 0 0, L_0x6000018fd110;  1 drivers
v0x6000003ab9f0_0 .net *"_ivl_6", 0 0, L_0x6000018fd1f0;  1 drivers
; Elide local net with no drivers, v0x6000003aba80_0 name=_ivl_8
v0x6000003abb10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003abba0_0 .net "dffOut", 0 0, L_0x600001815570;  1 drivers
v0x6000003abc30_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd4ce0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd5010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815570 .functor BUFZ 1, v0x6000003ab4e0_0, C4<0>, C4<0>, C4<0>;
v0x6000003ab2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ab330_0 .net "d", 0 0, L_0x600000565f40;  alias, 1 drivers
v0x6000003ab3c0_0 .net "q", 0 0, L_0x600001815570;  alias, 1 drivers
v0x6000003ab450_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003ab4e0_0 .var "state", 0 0;
v0x6000003ab570_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd48a0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fd2d0 .functor BUFT 1, L_0x600000565fe0, C4<0>, C4<0>, C4<0>;
L_0x6000018fd340 .functor BUFT 1, L_0x6000018fd2d0, C4<0>, C4<0>, C4<0>;
L_0x6000018fd3b0 .functor BUFT 1, L_0x600000565fe0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b8bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fd420 .functor BUFT 1, o0x7fcf318b8bb8, C4<0>, C4<0>, C4<0>;
v0x6000003ac090_0 .net8 "Bitline1", 0 0, p0x7fcf318b8af8;  1 drivers, strength-aware
v0x6000003ac120_0 .net8 "Bitline2", 0 0, p0x7fcf318b8b28;  1 drivers, strength-aware
v0x6000003ac1b0_0 .net "D", 0 0, L_0x600000565fe0;  1 drivers
v0x6000003ac240_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003ac2d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003ac360_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003ac3f0_0 .net *"_ivl_0", 0 0, L_0x6000018fd2d0;  1 drivers
v0x6000003ac480_0 .net *"_ivl_6", 0 0, L_0x6000018fd3b0;  1 drivers
; Elide local net with no drivers, v0x6000003ac510_0 name=_ivl_8
v0x6000003ac5a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ac630_0 .net "dffOut", 0 0, L_0x6000018155e0;  1 drivers
v0x6000003ac6c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd4570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018155e0 .functor BUFZ 1, v0x6000003abf00_0, C4<0>, C4<0>, C4<0>;
v0x6000003abcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003abd50_0 .net "d", 0 0, L_0x600000565fe0;  alias, 1 drivers
v0x6000003abde0_0 .net "q", 0 0, L_0x6000018155e0;  alias, 1 drivers
v0x6000003abe70_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003abf00_0 .var "state", 0 0;
v0x6000003ac000_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cddf80 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fd490 .functor BUFT 1, L_0x600000566080, C4<0>, C4<0>, C4<0>;
L_0x6000018fd500 .functor BUFT 1, L_0x6000018fd490, C4<0>, C4<0>, C4<0>;
L_0x6000018fd570 .functor BUFT 1, L_0x600000566080, C4<0>, C4<0>, C4<0>;
o0x7fcf318b8fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fd5e0 .functor BUFT 1, o0x7fcf318b8fa8, C4<0>, C4<0>, C4<0>;
v0x6000003acab0_0 .net8 "Bitline1", 0 0, p0x7fcf318b8ee8;  1 drivers, strength-aware
v0x6000003acb40_0 .net8 "Bitline2", 0 0, p0x7fcf318b8f18;  1 drivers, strength-aware
v0x6000003acbd0_0 .net "D", 0 0, L_0x600000566080;  1 drivers
v0x6000003acc60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003accf0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003acd80_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003ace10_0 .net *"_ivl_0", 0 0, L_0x6000018fd490;  1 drivers
v0x6000003acea0_0 .net *"_ivl_6", 0 0, L_0x6000018fd570;  1 drivers
; Elide local net with no drivers, v0x6000003acf30_0 name=_ivl_8
v0x6000003acfc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ad050_0 .net "dffOut", 0 0, L_0x600001815650;  1 drivers
v0x6000003ad0e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cddc50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cddf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815650 .functor BUFZ 1, v0x6000003ac990_0, C4<0>, C4<0>, C4<0>;
v0x6000003ac750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ac7e0_0 .net "d", 0 0, L_0x600000566080;  alias, 1 drivers
v0x6000003ac870_0 .net "q", 0 0, L_0x600001815650;  alias, 1 drivers
v0x6000003ac900_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003ac990_0 .var "state", 0 0;
v0x6000003aca20_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdd810 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fd650 .functor BUFT 1, L_0x600000566120, C4<0>, C4<0>, C4<0>;
L_0x6000018fd6c0 .functor BUFT 1, L_0x6000018fd650, C4<0>, C4<0>, C4<0>;
L_0x6000018fd730 .functor BUFT 1, L_0x600000566120, C4<0>, C4<0>, C4<0>;
o0x7fcf318b9398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fd7a0 .functor BUFT 1, o0x7fcf318b9398, C4<0>, C4<0>, C4<0>;
v0x6000003ad4d0_0 .net8 "Bitline1", 0 0, p0x7fcf318b92d8;  1 drivers, strength-aware
v0x6000003ad560_0 .net8 "Bitline2", 0 0, p0x7fcf318b9308;  1 drivers, strength-aware
v0x6000003ad5f0_0 .net "D", 0 0, L_0x600000566120;  1 drivers
v0x6000003ad680_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003ad710_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003ad7a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003ad830_0 .net *"_ivl_0", 0 0, L_0x6000018fd650;  1 drivers
v0x6000003ad8c0_0 .net *"_ivl_6", 0 0, L_0x6000018fd730;  1 drivers
; Elide local net with no drivers, v0x6000003ad950_0 name=_ivl_8
v0x6000003ad9e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ada70_0 .net "dffOut", 0 0, L_0x6000018156c0;  1 drivers
v0x6000003adb00_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdd4e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdd810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018156c0 .functor BUFZ 1, v0x6000003ad3b0_0, C4<0>, C4<0>, C4<0>;
v0x6000003ad170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ad200_0 .net "d", 0 0, L_0x600000566120;  alias, 1 drivers
v0x6000003ad290_0 .net "q", 0 0, L_0x6000018156c0;  alias, 1 drivers
v0x6000003ad320_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003ad3b0_0 .var "state", 0 0;
v0x6000003ad440_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdd0a0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fd810 .functor BUFT 1, L_0x6000005661c0, C4<0>, C4<0>, C4<0>;
L_0x6000018fd880 .functor BUFT 1, L_0x6000018fd810, C4<0>, C4<0>, C4<0>;
L_0x6000018fd8f0 .functor BUFT 1, L_0x6000005661c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318b9788 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fd960 .functor BUFT 1, o0x7fcf318b9788, C4<0>, C4<0>, C4<0>;
v0x6000003adef0_0 .net8 "Bitline1", 0 0, p0x7fcf318b96c8;  1 drivers, strength-aware
v0x6000003adf80_0 .net8 "Bitline2", 0 0, p0x7fcf318b96f8;  1 drivers, strength-aware
v0x6000003ae010_0 .net "D", 0 0, L_0x6000005661c0;  1 drivers
v0x6000003ae0a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003ae130_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003ae1c0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003ae250_0 .net *"_ivl_0", 0 0, L_0x6000018fd810;  1 drivers
v0x6000003ae2e0_0 .net *"_ivl_6", 0 0, L_0x6000018fd8f0;  1 drivers
; Elide local net with no drivers, v0x6000003ae370_0 name=_ivl_8
v0x6000003ae400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ae490_0 .net "dffOut", 0 0, L_0x600001815730;  1 drivers
v0x6000003ae520_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdcd70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdd0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815730 .functor BUFZ 1, v0x6000003addd0_0, C4<0>, C4<0>, C4<0>;
v0x6000003adb90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003adc20_0 .net "d", 0 0, L_0x6000005661c0;  alias, 1 drivers
v0x6000003adcb0_0 .net "q", 0 0, L_0x600001815730;  alias, 1 drivers
v0x6000003add40_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003addd0_0 .var "state", 0 0;
v0x6000003ade60_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdc930 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fd9d0 .functor BUFT 1, L_0x600000566260, C4<0>, C4<0>, C4<0>;
L_0x6000018fda40 .functor BUFT 1, L_0x6000018fd9d0, C4<0>, C4<0>, C4<0>;
L_0x6000018fdab0 .functor BUFT 1, L_0x600000566260, C4<0>, C4<0>, C4<0>;
o0x7fcf318b9b78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fdb20 .functor BUFT 1, o0x7fcf318b9b78, C4<0>, C4<0>, C4<0>;
v0x6000003ae910_0 .net8 "Bitline1", 0 0, p0x7fcf318b9ab8;  1 drivers, strength-aware
v0x6000003ae9a0_0 .net8 "Bitline2", 0 0, p0x7fcf318b9ae8;  1 drivers, strength-aware
v0x6000003aea30_0 .net "D", 0 0, L_0x600000566260;  1 drivers
v0x6000003aeac0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003aeb50_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003aebe0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003aec70_0 .net *"_ivl_0", 0 0, L_0x6000018fd9d0;  1 drivers
v0x6000003aed00_0 .net *"_ivl_6", 0 0, L_0x6000018fdab0;  1 drivers
; Elide local net with no drivers, v0x6000003aed90_0 name=_ivl_8
v0x6000003aee20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003aeeb0_0 .net "dffOut", 0 0, L_0x6000018157a0;  1 drivers
v0x6000003aef40_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdc600 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdc930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018157a0 .functor BUFZ 1, v0x6000003ae7f0_0, C4<0>, C4<0>, C4<0>;
v0x6000003ae5b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ae640_0 .net "d", 0 0, L_0x600000566260;  alias, 1 drivers
v0x6000003ae6d0_0 .net "q", 0 0, L_0x6000018157a0;  alias, 1 drivers
v0x6000003ae760_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003ae7f0_0 .var "state", 0 0;
v0x6000003ae880_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdc1c0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fdb90 .functor BUFT 1, L_0x600000566300, C4<0>, C4<0>, C4<0>;
L_0x6000018fdc00 .functor BUFT 1, L_0x6000018fdb90, C4<0>, C4<0>, C4<0>;
L_0x6000018fdc70 .functor BUFT 1, L_0x600000566300, C4<0>, C4<0>, C4<0>;
o0x7fcf318b9f68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fdce0 .functor BUFT 1, o0x7fcf318b9f68, C4<0>, C4<0>, C4<0>;
v0x6000003af330_0 .net8 "Bitline1", 0 0, p0x7fcf318b9ea8;  1 drivers, strength-aware
v0x6000003af3c0_0 .net8 "Bitline2", 0 0, p0x7fcf318b9ed8;  1 drivers, strength-aware
v0x6000003af450_0 .net "D", 0 0, L_0x600000566300;  1 drivers
v0x6000003af4e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003af570_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003af600_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003af690_0 .net *"_ivl_0", 0 0, L_0x6000018fdb90;  1 drivers
v0x6000003af720_0 .net *"_ivl_6", 0 0, L_0x6000018fdc70;  1 drivers
; Elide local net with no drivers, v0x6000003af7b0_0 name=_ivl_8
v0x6000003af840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003af8d0_0 .net "dffOut", 0 0, L_0x600001815810;  1 drivers
v0x6000003af960_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdbe90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdc1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815810 .functor BUFZ 1, v0x6000003af210_0, C4<0>, C4<0>, C4<0>;
v0x6000003aefd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003af060_0 .net "d", 0 0, L_0x600000566300;  alias, 1 drivers
v0x6000003af0f0_0 .net "q", 0 0, L_0x600001815810;  alias, 1 drivers
v0x6000003af180_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003af210_0 .var "state", 0 0;
v0x6000003af2a0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdba50 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fdd50 .functor BUFT 1, L_0x6000005663a0, C4<0>, C4<0>, C4<0>;
L_0x6000018fddc0 .functor BUFT 1, L_0x6000018fdd50, C4<0>, C4<0>, C4<0>;
L_0x6000018fde30 .functor BUFT 1, L_0x6000005663a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ba358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fdea0 .functor BUFT 1, o0x7fcf318ba358, C4<0>, C4<0>, C4<0>;
v0x6000003afd50_0 .net8 "Bitline1", 0 0, p0x7fcf318ba298;  1 drivers, strength-aware
v0x6000003afde0_0 .net8 "Bitline2", 0 0, p0x7fcf318ba2c8;  1 drivers, strength-aware
v0x6000003afe70_0 .net "D", 0 0, L_0x6000005663a0;  1 drivers
v0x6000003aff00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a0000_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a0090_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a0120_0 .net *"_ivl_0", 0 0, L_0x6000018fdd50;  1 drivers
v0x6000003a01b0_0 .net *"_ivl_6", 0 0, L_0x6000018fde30;  1 drivers
; Elide local net with no drivers, v0x6000003a0240_0 name=_ivl_8
v0x6000003a02d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a0360_0 .net "dffOut", 0 0, L_0x600001815880;  1 drivers
v0x6000003a03f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdb720 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815880 .functor BUFZ 1, v0x6000003afc30_0, C4<0>, C4<0>, C4<0>;
v0x6000003af9f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003afa80_0 .net "d", 0 0, L_0x6000005663a0;  alias, 1 drivers
v0x6000003afb10_0 .net "q", 0 0, L_0x600001815880;  alias, 1 drivers
v0x6000003afba0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003afc30_0 .var "state", 0 0;
v0x6000003afcc0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdab70 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fdf10 .functor BUFT 1, L_0x600000566440, C4<0>, C4<0>, C4<0>;
L_0x6000018fdf80 .functor BUFT 1, L_0x6000018fdf10, C4<0>, C4<0>, C4<0>;
L_0x6000018fdff0 .functor BUFT 1, L_0x600000566440, C4<0>, C4<0>, C4<0>;
o0x7fcf318ba748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fe060 .functor BUFT 1, o0x7fcf318ba748, C4<0>, C4<0>, C4<0>;
v0x6000003a07e0_0 .net8 "Bitline1", 0 0, p0x7fcf318ba688;  1 drivers, strength-aware
v0x6000003a0870_0 .net8 "Bitline2", 0 0, p0x7fcf318ba6b8;  1 drivers, strength-aware
v0x6000003a0900_0 .net "D", 0 0, L_0x600000566440;  1 drivers
v0x6000003a0990_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a0a20_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a0ab0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a0b40_0 .net *"_ivl_0", 0 0, L_0x6000018fdf10;  1 drivers
v0x6000003a0bd0_0 .net *"_ivl_6", 0 0, L_0x6000018fdff0;  1 drivers
; Elide local net with no drivers, v0x6000003a0c60_0 name=_ivl_8
v0x6000003a0cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a0d80_0 .net "dffOut", 0 0, L_0x6000018158f0;  1 drivers
v0x6000003a0e10_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cda840 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdab70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018158f0 .functor BUFZ 1, v0x6000003a06c0_0, C4<0>, C4<0>, C4<0>;
v0x6000003a0480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a0510_0 .net "d", 0 0, L_0x600000566440;  alias, 1 drivers
v0x6000003a05a0_0 .net "q", 0 0, L_0x6000018158f0;  alias, 1 drivers
v0x6000003a0630_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a06c0_0 .var "state", 0 0;
v0x6000003a0750_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cda400 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fe0d0 .functor BUFT 1, L_0x6000005664e0, C4<0>, C4<0>, C4<0>;
L_0x6000018fe140 .functor BUFT 1, L_0x6000018fe0d0, C4<0>, C4<0>, C4<0>;
L_0x6000018fe1b0 .functor BUFT 1, L_0x6000005664e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bab38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fe220 .functor BUFT 1, o0x7fcf318bab38, C4<0>, C4<0>, C4<0>;
v0x6000003a1200_0 .net8 "Bitline1", 0 0, p0x7fcf318baa78;  1 drivers, strength-aware
v0x6000003a1290_0 .net8 "Bitline2", 0 0, p0x7fcf318baaa8;  1 drivers, strength-aware
v0x6000003a1320_0 .net "D", 0 0, L_0x6000005664e0;  1 drivers
v0x6000003a13b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a1440_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a14d0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a1560_0 .net *"_ivl_0", 0 0, L_0x6000018fe0d0;  1 drivers
v0x6000003a15f0_0 .net *"_ivl_6", 0 0, L_0x6000018fe1b0;  1 drivers
; Elide local net with no drivers, v0x6000003a1680_0 name=_ivl_8
v0x6000003a1710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a17a0_0 .net "dffOut", 0 0, L_0x600001815960;  1 drivers
v0x6000003a1830_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cda0d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cda400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815960 .functor BUFZ 1, v0x6000003a10e0_0, C4<0>, C4<0>, C4<0>;
v0x6000003a0ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a0f30_0 .net "d", 0 0, L_0x6000005664e0;  alias, 1 drivers
v0x6000003a0fc0_0 .net "q", 0 0, L_0x600001815960;  alias, 1 drivers
v0x6000003a1050_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a10e0_0 .var "state", 0 0;
v0x6000003a1170_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd9c90 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fe290 .functor BUFT 1, L_0x600000566580, C4<0>, C4<0>, C4<0>;
L_0x6000018fe300 .functor BUFT 1, L_0x6000018fe290, C4<0>, C4<0>, C4<0>;
L_0x6000018fe370 .functor BUFT 1, L_0x600000566580, C4<0>, C4<0>, C4<0>;
o0x7fcf318baf28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fe3e0 .functor BUFT 1, o0x7fcf318baf28, C4<0>, C4<0>, C4<0>;
v0x6000003a1c20_0 .net8 "Bitline1", 0 0, p0x7fcf318bae68;  1 drivers, strength-aware
v0x6000003a1cb0_0 .net8 "Bitline2", 0 0, p0x7fcf318bae98;  1 drivers, strength-aware
v0x6000003a1d40_0 .net "D", 0 0, L_0x600000566580;  1 drivers
v0x6000003a1dd0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a1e60_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a1ef0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a1f80_0 .net *"_ivl_0", 0 0, L_0x6000018fe290;  1 drivers
v0x6000003a2010_0 .net *"_ivl_6", 0 0, L_0x6000018fe370;  1 drivers
; Elide local net with no drivers, v0x6000003a20a0_0 name=_ivl_8
v0x6000003a2130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a21c0_0 .net "dffOut", 0 0, L_0x6000018159d0;  1 drivers
v0x6000003a2250_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd9960 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd9c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018159d0 .functor BUFZ 1, v0x6000003a1b00_0, C4<0>, C4<0>, C4<0>;
v0x6000003a18c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a1950_0 .net "d", 0 0, L_0x600000566580;  alias, 1 drivers
v0x6000003a19e0_0 .net "q", 0 0, L_0x6000018159d0;  alias, 1 drivers
v0x6000003a1a70_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a1b00_0 .var "state", 0 0;
v0x6000003a1b90_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd9520 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fe450 .functor BUFT 1, L_0x600000566620, C4<0>, C4<0>, C4<0>;
L_0x6000018fe4c0 .functor BUFT 1, L_0x6000018fe450, C4<0>, C4<0>, C4<0>;
L_0x6000018fe530 .functor BUFT 1, L_0x600000566620, C4<0>, C4<0>, C4<0>;
o0x7fcf318bb318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fe5a0 .functor BUFT 1, o0x7fcf318bb318, C4<0>, C4<0>, C4<0>;
v0x6000003a2640_0 .net8 "Bitline1", 0 0, p0x7fcf318bb258;  1 drivers, strength-aware
v0x6000003a26d0_0 .net8 "Bitline2", 0 0, p0x7fcf318bb288;  1 drivers, strength-aware
v0x6000003a2760_0 .net "D", 0 0, L_0x600000566620;  1 drivers
v0x6000003a27f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a2880_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a2910_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a29a0_0 .net *"_ivl_0", 0 0, L_0x6000018fe450;  1 drivers
v0x6000003a2a30_0 .net *"_ivl_6", 0 0, L_0x6000018fe530;  1 drivers
; Elide local net with no drivers, v0x6000003a2ac0_0 name=_ivl_8
v0x6000003a2b50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a2be0_0 .net "dffOut", 0 0, L_0x600001815a40;  1 drivers
v0x6000003a2c70_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd91f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd9520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815a40 .functor BUFZ 1, v0x6000003a2520_0, C4<0>, C4<0>, C4<0>;
v0x6000003a22e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a2370_0 .net "d", 0 0, L_0x600000566620;  alias, 1 drivers
v0x6000003a2400_0 .net "q", 0 0, L_0x600001815a40;  alias, 1 drivers
v0x6000003a2490_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a2520_0 .var "state", 0 0;
v0x6000003a25b0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd8db0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fe610 .functor BUFT 1, L_0x6000005666c0, C4<0>, C4<0>, C4<0>;
L_0x6000018fe680 .functor BUFT 1, L_0x6000018fe610, C4<0>, C4<0>, C4<0>;
L_0x6000018fe6f0 .functor BUFT 1, L_0x6000005666c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bb708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fe760 .functor BUFT 1, o0x7fcf318bb708, C4<0>, C4<0>, C4<0>;
v0x6000003a3060_0 .net8 "Bitline1", 0 0, p0x7fcf318bb648;  1 drivers, strength-aware
v0x6000003a30f0_0 .net8 "Bitline2", 0 0, p0x7fcf318bb678;  1 drivers, strength-aware
v0x6000003a3180_0 .net "D", 0 0, L_0x6000005666c0;  1 drivers
v0x6000003a3210_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a32a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a3330_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a33c0_0 .net *"_ivl_0", 0 0, L_0x6000018fe610;  1 drivers
v0x6000003a3450_0 .net *"_ivl_6", 0 0, L_0x6000018fe6f0;  1 drivers
; Elide local net with no drivers, v0x6000003a34e0_0 name=_ivl_8
v0x6000003a3570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a3600_0 .net "dffOut", 0 0, L_0x600001815ab0;  1 drivers
v0x6000003a3690_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd8a80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd8db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815ab0 .functor BUFZ 1, v0x6000003a2f40_0, C4<0>, C4<0>, C4<0>;
v0x6000003a2d00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a2d90_0 .net "d", 0 0, L_0x6000005666c0;  alias, 1 drivers
v0x6000003a2e20_0 .net "q", 0 0, L_0x600001815ab0;  alias, 1 drivers
v0x6000003a2eb0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a2f40_0 .var "state", 0 0;
v0x6000003a2fd0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd8640 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fe7d0 .functor BUFT 1, L_0x600000566760, C4<0>, C4<0>, C4<0>;
L_0x6000018fe840 .functor BUFT 1, L_0x6000018fe7d0, C4<0>, C4<0>, C4<0>;
L_0x6000018fe8b0 .functor BUFT 1, L_0x600000566760, C4<0>, C4<0>, C4<0>;
o0x7fcf318bbaf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fe920 .functor BUFT 1, o0x7fcf318bbaf8, C4<0>, C4<0>, C4<0>;
v0x6000003a3a80_0 .net8 "Bitline1", 0 0, p0x7fcf318bba38;  1 drivers, strength-aware
v0x6000003a3b10_0 .net8 "Bitline2", 0 0, p0x7fcf318bba68;  1 drivers, strength-aware
v0x6000003a3ba0_0 .net "D", 0 0, L_0x600000566760;  1 drivers
v0x6000003a3c30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a3cc0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a3d50_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a3de0_0 .net *"_ivl_0", 0 0, L_0x6000018fe7d0;  1 drivers
v0x6000003a3e70_0 .net *"_ivl_6", 0 0, L_0x6000018fe8b0;  1 drivers
; Elide local net with no drivers, v0x6000003a3f00_0 name=_ivl_8
v0x6000003a4000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a4090_0 .net "dffOut", 0 0, L_0x600001815b20;  1 drivers
v0x6000003a4120_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd8310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815b20 .functor BUFZ 1, v0x6000003a3960_0, C4<0>, C4<0>, C4<0>;
v0x6000003a3720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a37b0_0 .net "d", 0 0, L_0x600000566760;  alias, 1 drivers
v0x6000003a3840_0 .net "q", 0 0, L_0x600001815b20;  alias, 1 drivers
v0x6000003a38d0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a3960_0 .var "state", 0 0;
v0x6000003a39f0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd7ed0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fe990 .functor BUFT 1, L_0x600000566800, C4<0>, C4<0>, C4<0>;
L_0x6000018fea00 .functor BUFT 1, L_0x6000018fe990, C4<0>, C4<0>, C4<0>;
L_0x6000018fea70 .functor BUFT 1, L_0x600000566800, C4<0>, C4<0>, C4<0>;
o0x7fcf318bbee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018feae0 .functor BUFT 1, o0x7fcf318bbee8, C4<0>, C4<0>, C4<0>;
v0x6000003a4510_0 .net8 "Bitline1", 0 0, p0x7fcf318bbe28;  1 drivers, strength-aware
v0x6000003a45a0_0 .net8 "Bitline2", 0 0, p0x7fcf318bbe58;  1 drivers, strength-aware
v0x6000003a4630_0 .net "D", 0 0, L_0x600000566800;  1 drivers
v0x6000003a46c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d08;  alias, 1 drivers
v0x6000003a4750_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95d50;  alias, 1 drivers
v0x6000003a47e0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a4870_0 .net *"_ivl_0", 0 0, L_0x6000018fe990;  1 drivers
v0x6000003a4900_0 .net *"_ivl_6", 0 0, L_0x6000018fea70;  1 drivers
; Elide local net with no drivers, v0x6000003a4990_0 name=_ivl_8
v0x6000003a4a20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a4ab0_0 .net "dffOut", 0 0, L_0x600001815b90;  1 drivers
v0x6000003a4b40_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd7ba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd7ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815b90 .functor BUFZ 1, v0x6000003a43f0_0, C4<0>, C4<0>, C4<0>;
v0x6000003a41b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a4240_0 .net "d", 0 0, L_0x600000566800;  alias, 1 drivers
v0x6000003a42d0_0 .net "q", 0 0, L_0x600001815b90;  alias, 1 drivers
v0x6000003a4360_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a43f0_0 .var "state", 0 0;
v0x6000003a4480_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdb2e0 .scope module, "MemtoReg_dff" "dff" 17 33, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a5050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a50e0_0 .net "d", 0 0, L_0x600001827d40;  alias, 1 drivers
v0x6000003a5170_0 .net "q", 0 0, v0x6000003a5290_0;  alias, 1 drivers
v0x6000003a5200_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a5290_0 .var "state", 0 0;
v0x6000003a5320_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdafb0 .scope module, "RegWrite_dff" "dff" 17 34, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a53b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a5440_0 .net "d", 0 0, v0x60000030bc30_0;  alias, 1 drivers
v0x6000003a54d0_0 .net "q", 0 0, v0x6000003a55f0_0;  alias, 1 drivers
v0x6000003a5560_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a55f0_0 .var "state", 0 0;
v0x6000003a5680_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd6ff0 .scope module, "SavePC_dff" "dff" 17 35, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a5710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a57a0_0 .net "d", 0 0, L_0x600001827db0;  alias, 1 drivers
v0x6000003a5830_0 .net "q", 0 0, v0x6000003a5950_0;  alias, 1 drivers
v0x6000003a58c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a5950_0 .var "state", 0 0;
v0x6000003a59e0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7ee80 .scope module, "halt_dff" "dff" 17 32, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a5a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a5b00_0 .net "d", 0 0, L_0x600001827e20;  alias, 1 drivers
v0x6000003a5b90_0 .net "q", 0 0, v0x6000003a5cb0_0;  alias, 1 drivers
v0x6000003a5c20_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a5cb0_0 .var "state", 0 0;
v0x6000003a5d40_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7eb50 .scope module, "instruction_reg" "Register" 17 41, 5 98 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003b0120_0 .net8 "Bitline1", 15 0, p0x7fcf318c0808;  alias, 0 drivers, strength-aware
o0x7fcf318c0838 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0dc0 .island tran;
p0x7fcf318c0838 .port I0x6000033f0dc0, o0x7fcf318c0838;
v0x6000003b01b0_0 .net8 "Bitline2", 15 0, p0x7fcf318c0838;  0 drivers, strength-aware
v0x6000003b0240_0 .net8 "D", 15 0, p0x7fcf318c0868;  alias, 0 drivers, strength-aware
L_0x7fcf32d95be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003b02d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  1 drivers
L_0x7fcf32d95c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003b0360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  1 drivers
v0x6000003b03f0_0 .net "WriteReg", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b0480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b0510_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
L_0x600000564aa0 .part p0x7fcf318c0868, 0, 1;
L_0x600000564b40 .part p0x7fcf318c0868, 1, 1;
L_0x600000564be0 .part p0x7fcf318c0868, 2, 1;
L_0x600000564c80 .part p0x7fcf318c0868, 3, 1;
L_0x600000564d20 .part p0x7fcf318c0868, 4, 1;
L_0x600000564dc0 .part p0x7fcf318c0868, 5, 1;
L_0x600000564e60 .part p0x7fcf318c0868, 6, 1;
L_0x600000564f00 .part p0x7fcf318c0868, 7, 1;
L_0x600000564fa0 .part p0x7fcf318c0868, 8, 1;
L_0x600000565040 .part p0x7fcf318c0868, 9, 1;
L_0x6000005650e0 .part p0x7fcf318c0868, 10, 1;
L_0x600000565180 .part p0x7fcf318c0868, 11, 1;
L_0x600000565220 .part p0x7fcf318c0868, 12, 1;
L_0x6000005652c0 .part p0x7fcf318c0868, 13, 1;
L_0x600000565360 .part p0x7fcf318c0868, 14, 1;
L_0x600000565400 .part p0x7fcf318c0868, 15, 1;
p0x7fcf318bca28 .port I0x6000033f0d20, L_0x6000018f97a0;
 .tranvp 16 1 0, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bca28;
p0x7fcf318bce78 .port I0x6000033f0d20, L_0x6000018f9960;
 .tranvp 16 1 1, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bce78;
p0x7fcf318bd268 .port I0x6000033f0d20, L_0x6000018f9b20;
 .tranvp 16 1 2, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bd268;
p0x7fcf318bd658 .port I0x6000033f0d20, L_0x6000018f9ce0;
 .tranvp 16 1 3, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bd658;
p0x7fcf318bda48 .port I0x6000033f0d20, L_0x6000018f9ea0;
 .tranvp 16 1 4, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bda48;
p0x7fcf318bde38 .port I0x6000033f0d20, L_0x6000018fa060;
 .tranvp 16 1 5, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bde38;
p0x7fcf318be228 .port I0x6000033f0d20, L_0x6000018fa220;
 .tranvp 16 1 6, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318be228;
p0x7fcf318be618 .port I0x6000033f0d20, L_0x6000018fa3e0;
 .tranvp 16 1 7, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318be618;
p0x7fcf318bea08 .port I0x6000033f0d20, L_0x6000018fa5a0;
 .tranvp 16 1 8, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bea08;
p0x7fcf318bedf8 .port I0x6000033f0d20, L_0x6000018fa760;
 .tranvp 16 1 9, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bedf8;
p0x7fcf318bf1e8 .port I0x6000033f0d20, L_0x6000018fa920;
 .tranvp 16 1 10, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bf1e8;
p0x7fcf318bf5d8 .port I0x6000033f0d20, L_0x6000018faae0;
 .tranvp 16 1 11, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bf5d8;
p0x7fcf318bf9c8 .port I0x6000033f0d20, L_0x6000018faca0;
 .tranvp 16 1 12, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bf9c8;
p0x7fcf318bfdb8 .port I0x6000033f0d20, L_0x6000018fae60;
 .tranvp 16 1 13, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318bfdb8;
p0x7fcf318c01a8 .port I0x6000033f0d20, L_0x6000018fb020;
 .tranvp 16 1 14, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318c01a8;
p0x7fcf318c0598 .port I0x6000033f0d20, L_0x6000018fb1e0;
 .tranvp 16 1 15, I0x6000033f0d20, p0x7fcf318c0808 p0x7fcf318c0598;
p0x7fcf318bca58 .port I0x6000033f0dc0, L_0x6000018f9880;
 .tranvp 16 1 0, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bca58;
p0x7fcf318bcea8 .port I0x6000033f0dc0, L_0x6000018f9a40;
 .tranvp 16 1 1, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bcea8;
p0x7fcf318bd298 .port I0x6000033f0dc0, L_0x6000018f9c00;
 .tranvp 16 1 2, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bd298;
p0x7fcf318bd688 .port I0x6000033f0dc0, L_0x6000018f9dc0;
 .tranvp 16 1 3, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bd688;
p0x7fcf318bda78 .port I0x6000033f0dc0, L_0x6000018f9f80;
 .tranvp 16 1 4, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bda78;
p0x7fcf318bde68 .port I0x6000033f0dc0, L_0x6000018fa140;
 .tranvp 16 1 5, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bde68;
p0x7fcf318be258 .port I0x6000033f0dc0, L_0x6000018fa300;
 .tranvp 16 1 6, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318be258;
p0x7fcf318be648 .port I0x6000033f0dc0, L_0x6000018fa4c0;
 .tranvp 16 1 7, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318be648;
p0x7fcf318bea38 .port I0x6000033f0dc0, L_0x6000018fa680;
 .tranvp 16 1 8, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bea38;
p0x7fcf318bee28 .port I0x6000033f0dc0, L_0x6000018fa840;
 .tranvp 16 1 9, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bee28;
p0x7fcf318bf218 .port I0x6000033f0dc0, L_0x6000018faa00;
 .tranvp 16 1 10, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bf218;
p0x7fcf318bf608 .port I0x6000033f0dc0, L_0x6000018fabc0;
 .tranvp 16 1 11, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bf608;
p0x7fcf318bf9f8 .port I0x6000033f0dc0, L_0x6000018fad80;
 .tranvp 16 1 12, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bf9f8;
p0x7fcf318bfde8 .port I0x6000033f0dc0, L_0x6000018faf40;
 .tranvp 16 1 13, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318bfde8;
p0x7fcf318c01d8 .port I0x6000033f0dc0, L_0x6000018fb100;
 .tranvp 16 1 14, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318c01d8;
p0x7fcf318c05c8 .port I0x6000033f0dc0, L_0x6000018fb2c0;
 .tranvp 16 1 15, I0x6000033f0dc0, p0x7fcf318c0838 p0x7fcf318c05c8;
S_0x7fcf31c7e710 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9730 .functor BUFT 1, L_0x600000564aa0, C4<0>, C4<0>, C4<0>;
L_0x6000018f97a0 .functor BUFT 1, L_0x6000018f9730, C4<0>, C4<0>, C4<0>;
L_0x6000018f9810 .functor BUFT 1, L_0x600000564aa0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bcb48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9880 .functor BUFT 1, o0x7fcf318bcb48, C4<0>, C4<0>, C4<0>;
v0x6000003a6130_0 .net8 "Bitline1", 0 0, p0x7fcf318bca28;  1 drivers, strength-aware
v0x6000003a61c0_0 .net8 "Bitline2", 0 0, p0x7fcf318bca58;  1 drivers, strength-aware
v0x6000003a6250_0 .net "D", 0 0, L_0x600000564aa0;  1 drivers
v0x6000003a62e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003a6370_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003a6400_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a6490_0 .net *"_ivl_0", 0 0, L_0x6000018f9730;  1 drivers
v0x6000003a6520_0 .net *"_ivl_6", 0 0, L_0x6000018f9810;  1 drivers
; Elide local net with no drivers, v0x6000003a65b0_0 name=_ivl_8
v0x6000003a6640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a66d0_0 .net "dffOut", 0 0, L_0x600001814700;  1 drivers
v0x6000003a6760_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c7e3e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7e710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814700 .functor BUFZ 1, v0x6000003a6010_0, C4<0>, C4<0>, C4<0>;
v0x6000003a5dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a5e60_0 .net "d", 0 0, L_0x600000564aa0;  alias, 1 drivers
v0x6000003a5ef0_0 .net "q", 0 0, L_0x600001814700;  alias, 1 drivers
v0x6000003a5f80_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a6010_0 .var "state", 0 0;
v0x6000003a60a0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7dfa0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f98f0 .functor BUFT 1, L_0x600000564b40, C4<0>, C4<0>, C4<0>;
L_0x6000018f9960 .functor BUFT 1, L_0x6000018f98f0, C4<0>, C4<0>, C4<0>;
L_0x6000018f99d0 .functor BUFT 1, L_0x600000564b40, C4<0>, C4<0>, C4<0>;
o0x7fcf318bcf38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9a40 .functor BUFT 1, o0x7fcf318bcf38, C4<0>, C4<0>, C4<0>;
v0x6000003a6b50_0 .net8 "Bitline1", 0 0, p0x7fcf318bce78;  1 drivers, strength-aware
v0x6000003a6be0_0 .net8 "Bitline2", 0 0, p0x7fcf318bcea8;  1 drivers, strength-aware
v0x6000003a6c70_0 .net "D", 0 0, L_0x600000564b40;  1 drivers
v0x6000003a6d00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003a6d90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003a6e20_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a6eb0_0 .net *"_ivl_0", 0 0, L_0x6000018f98f0;  1 drivers
v0x6000003a6f40_0 .net *"_ivl_6", 0 0, L_0x6000018f99d0;  1 drivers
; Elide local net with no drivers, v0x6000003a6fd0_0 name=_ivl_8
v0x6000003a7060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a70f0_0 .net "dffOut", 0 0, L_0x600001814770;  1 drivers
v0x6000003a7180_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c7dc70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7dfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814770 .functor BUFZ 1, v0x6000003a6a30_0, C4<0>, C4<0>, C4<0>;
v0x6000003a67f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a6880_0 .net "d", 0 0, L_0x600000564b40;  alias, 1 drivers
v0x6000003a6910_0 .net "q", 0 0, L_0x600001814770;  alias, 1 drivers
v0x6000003a69a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a6a30_0 .var "state", 0 0;
v0x6000003a6ac0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7d830 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9ab0 .functor BUFT 1, L_0x600000564be0, C4<0>, C4<0>, C4<0>;
L_0x6000018f9b20 .functor BUFT 1, L_0x6000018f9ab0, C4<0>, C4<0>, C4<0>;
L_0x6000018f9b90 .functor BUFT 1, L_0x600000564be0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bd328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9c00 .functor BUFT 1, o0x7fcf318bd328, C4<0>, C4<0>, C4<0>;
v0x6000003a7570_0 .net8 "Bitline1", 0 0, p0x7fcf318bd268;  1 drivers, strength-aware
v0x6000003a7600_0 .net8 "Bitline2", 0 0, p0x7fcf318bd298;  1 drivers, strength-aware
v0x6000003a7690_0 .net "D", 0 0, L_0x600000564be0;  1 drivers
v0x6000003a7720_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003a77b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003a7840_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003a78d0_0 .net *"_ivl_0", 0 0, L_0x6000018f9ab0;  1 drivers
v0x6000003a7960_0 .net *"_ivl_6", 0 0, L_0x6000018f9b90;  1 drivers
; Elide local net with no drivers, v0x6000003a79f0_0 name=_ivl_8
v0x6000003a7a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a7b10_0 .net "dffOut", 0 0, L_0x6000018147e0;  1 drivers
v0x6000003a7ba0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c7d500 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018147e0 .functor BUFZ 1, v0x6000003a7450_0, C4<0>, C4<0>, C4<0>;
v0x6000003a7210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a72a0_0 .net "d", 0 0, L_0x600000564be0;  alias, 1 drivers
v0x6000003a7330_0 .net "q", 0 0, L_0x6000018147e0;  alias, 1 drivers
v0x6000003a73c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a7450_0 .var "state", 0 0;
v0x6000003a74e0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7d0c0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9c70 .functor BUFT 1, L_0x600000564c80, C4<0>, C4<0>, C4<0>;
L_0x6000018f9ce0 .functor BUFT 1, L_0x6000018f9c70, C4<0>, C4<0>, C4<0>;
L_0x6000018f9d50 .functor BUFT 1, L_0x600000564c80, C4<0>, C4<0>, C4<0>;
o0x7fcf318bd718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9dc0 .functor BUFT 1, o0x7fcf318bd718, C4<0>, C4<0>, C4<0>;
v0x6000003b8000_0 .net8 "Bitline1", 0 0, p0x7fcf318bd658;  1 drivers, strength-aware
v0x6000003b8090_0 .net8 "Bitline2", 0 0, p0x7fcf318bd688;  1 drivers, strength-aware
v0x6000003b8120_0 .net "D", 0 0, L_0x600000564c80;  1 drivers
v0x6000003b81b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003b8240_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003b82d0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b8360_0 .net *"_ivl_0", 0 0, L_0x6000018f9c70;  1 drivers
v0x6000003b83f0_0 .net *"_ivl_6", 0 0, L_0x6000018f9d50;  1 drivers
; Elide local net with no drivers, v0x6000003b8480_0 name=_ivl_8
v0x6000003b8510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b85a0_0 .net "dffOut", 0 0, L_0x600001814850;  1 drivers
v0x6000003b8630_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c7cd90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7d0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814850 .functor BUFZ 1, v0x6000003a7e70_0, C4<0>, C4<0>, C4<0>;
v0x6000003a7c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003a7cc0_0 .net "d", 0 0, L_0x600000564c80;  alias, 1 drivers
v0x6000003a7d50_0 .net "q", 0 0, L_0x600001814850;  alias, 1 drivers
v0x6000003a7de0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003a7e70_0 .var "state", 0 0;
v0x6000003a7f00_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7c950 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9e30 .functor BUFT 1, L_0x600000564d20, C4<0>, C4<0>, C4<0>;
L_0x6000018f9ea0 .functor BUFT 1, L_0x6000018f9e30, C4<0>, C4<0>, C4<0>;
L_0x6000018f9f10 .functor BUFT 1, L_0x600000564d20, C4<0>, C4<0>, C4<0>;
o0x7fcf318bdb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9f80 .functor BUFT 1, o0x7fcf318bdb08, C4<0>, C4<0>, C4<0>;
v0x6000003b8a20_0 .net8 "Bitline1", 0 0, p0x7fcf318bda48;  1 drivers, strength-aware
v0x6000003b8ab0_0 .net8 "Bitline2", 0 0, p0x7fcf318bda78;  1 drivers, strength-aware
v0x6000003b8b40_0 .net "D", 0 0, L_0x600000564d20;  1 drivers
v0x6000003b8bd0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003b8c60_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003b8cf0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b8d80_0 .net *"_ivl_0", 0 0, L_0x6000018f9e30;  1 drivers
v0x6000003b8e10_0 .net *"_ivl_6", 0 0, L_0x6000018f9f10;  1 drivers
; Elide local net with no drivers, v0x6000003b8ea0_0 name=_ivl_8
v0x6000003b8f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b8fc0_0 .net "dffOut", 0 0, L_0x6000018148c0;  1 drivers
v0x6000003b9050_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c7c620 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018148c0 .functor BUFZ 1, v0x6000003b8900_0, C4<0>, C4<0>, C4<0>;
v0x6000003b86c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b8750_0 .net "d", 0 0, L_0x600000564d20;  alias, 1 drivers
v0x6000003b87e0_0 .net "q", 0 0, L_0x6000018148c0;  alias, 1 drivers
v0x6000003b8870_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b8900_0 .var "state", 0 0;
v0x6000003b8990_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd26a0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9ff0 .functor BUFT 1, L_0x600000564dc0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa060 .functor BUFT 1, L_0x6000018f9ff0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa0d0 .functor BUFT 1, L_0x600000564dc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bdef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fa140 .functor BUFT 1, o0x7fcf318bdef8, C4<0>, C4<0>, C4<0>;
v0x6000003b9440_0 .net8 "Bitline1", 0 0, p0x7fcf318bde38;  1 drivers, strength-aware
v0x6000003b94d0_0 .net8 "Bitline2", 0 0, p0x7fcf318bde68;  1 drivers, strength-aware
v0x6000003b9560_0 .net "D", 0 0, L_0x600000564dc0;  1 drivers
v0x6000003b95f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003b9680_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003b9710_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b97a0_0 .net *"_ivl_0", 0 0, L_0x6000018f9ff0;  1 drivers
v0x6000003b9830_0 .net *"_ivl_6", 0 0, L_0x6000018fa0d0;  1 drivers
; Elide local net with no drivers, v0x6000003b98c0_0 name=_ivl_8
v0x6000003b9950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b99e0_0 .net "dffOut", 0 0, L_0x600001814930;  1 drivers
v0x6000003b9a70_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cc4bc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd26a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814930 .functor BUFZ 1, v0x6000003b9320_0, C4<0>, C4<0>, C4<0>;
v0x6000003b90e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b9170_0 .net "d", 0 0, L_0x600000564dc0;  alias, 1 drivers
v0x6000003b9200_0 .net "q", 0 0, L_0x600001814930;  alias, 1 drivers
v0x6000003b9290_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b9320_0 .var "state", 0 0;
v0x6000003b93b0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd0f40 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fa1b0 .functor BUFT 1, L_0x600000564e60, C4<0>, C4<0>, C4<0>;
L_0x6000018fa220 .functor BUFT 1, L_0x6000018fa1b0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa290 .functor BUFT 1, L_0x600000564e60, C4<0>, C4<0>, C4<0>;
o0x7fcf318be2e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fa300 .functor BUFT 1, o0x7fcf318be2e8, C4<0>, C4<0>, C4<0>;
v0x6000003b9e60_0 .net8 "Bitline1", 0 0, p0x7fcf318be228;  1 drivers, strength-aware
v0x6000003b9ef0_0 .net8 "Bitline2", 0 0, p0x7fcf318be258;  1 drivers, strength-aware
v0x6000003b9f80_0 .net "D", 0 0, L_0x600000564e60;  1 drivers
v0x6000003ba010_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003ba0a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003ba130_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003ba1c0_0 .net *"_ivl_0", 0 0, L_0x6000018fa1b0;  1 drivers
v0x6000003ba250_0 .net *"_ivl_6", 0 0, L_0x6000018fa290;  1 drivers
; Elide local net with no drivers, v0x6000003ba2e0_0 name=_ivl_8
v0x6000003ba370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ba400_0 .net "dffOut", 0 0, L_0x6000018149a0;  1 drivers
v0x6000003ba490_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cccd60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd0f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018149a0 .functor BUFZ 1, v0x6000003b9d40_0, C4<0>, C4<0>, C4<0>;
v0x6000003b9b00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b9b90_0 .net "d", 0 0, L_0x600000564e60;  alias, 1 drivers
v0x6000003b9c20_0 .net "q", 0 0, L_0x6000018149a0;  alias, 1 drivers
v0x6000003b9cb0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b9d40_0 .var "state", 0 0;
v0x6000003b9dd0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cc8da0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fa370 .functor BUFT 1, L_0x600000564f00, C4<0>, C4<0>, C4<0>;
L_0x6000018fa3e0 .functor BUFT 1, L_0x6000018fa370, C4<0>, C4<0>, C4<0>;
L_0x6000018fa450 .functor BUFT 1, L_0x600000564f00, C4<0>, C4<0>, C4<0>;
o0x7fcf318be6d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fa4c0 .functor BUFT 1, o0x7fcf318be6d8, C4<0>, C4<0>, C4<0>;
v0x6000003ba880_0 .net8 "Bitline1", 0 0, p0x7fcf318be618;  1 drivers, strength-aware
v0x6000003ba910_0 .net8 "Bitline2", 0 0, p0x7fcf318be648;  1 drivers, strength-aware
v0x6000003ba9a0_0 .net "D", 0 0, L_0x600000564f00;  1 drivers
v0x6000003baa30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003baac0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bab50_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003babe0_0 .net *"_ivl_0", 0 0, L_0x6000018fa370;  1 drivers
v0x6000003bac70_0 .net *"_ivl_6", 0 0, L_0x6000018fa450;  1 drivers
; Elide local net with no drivers, v0x6000003bad00_0 name=_ivl_8
v0x6000003bad90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bae20_0 .net "dffOut", 0 0, L_0x600001814a10;  1 drivers
v0x6000003baeb0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdf5f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cc8da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814a10 .functor BUFZ 1, v0x6000003ba760_0, C4<0>, C4<0>, C4<0>;
v0x6000003ba520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ba5b0_0 .net "d", 0 0, L_0x600000564f00;  alias, 1 drivers
v0x6000003ba640_0 .net "q", 0 0, L_0x600001814a10;  alias, 1 drivers
v0x6000003ba6d0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003ba760_0 .var "state", 0 0;
v0x6000003ba7f0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdf760 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fa530 .functor BUFT 1, L_0x600000564fa0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa5a0 .functor BUFT 1, L_0x6000018fa530, C4<0>, C4<0>, C4<0>;
L_0x6000018fa610 .functor BUFT 1, L_0x600000564fa0, C4<0>, C4<0>, C4<0>;
o0x7fcf318beac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fa680 .functor BUFT 1, o0x7fcf318beac8, C4<0>, C4<0>, C4<0>;
v0x6000003bb2a0_0 .net8 "Bitline1", 0 0, p0x7fcf318bea08;  1 drivers, strength-aware
v0x6000003bb330_0 .net8 "Bitline2", 0 0, p0x7fcf318bea38;  1 drivers, strength-aware
v0x6000003bb3c0_0 .net "D", 0 0, L_0x600000564fa0;  1 drivers
v0x6000003bb450_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bb4e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bb570_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bb600_0 .net *"_ivl_0", 0 0, L_0x6000018fa530;  1 drivers
v0x6000003bb690_0 .net *"_ivl_6", 0 0, L_0x6000018fa610;  1 drivers
; Elide local net with no drivers, v0x6000003bb720_0 name=_ivl_8
v0x6000003bb7b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bb840_0 .net "dffOut", 0 0, L_0x600001814a80;  1 drivers
v0x6000003bb8d0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a05b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdf760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814a80 .functor BUFZ 1, v0x6000003bb180_0, C4<0>, C4<0>, C4<0>;
v0x6000003baf40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bafd0_0 .net "d", 0 0, L_0x600000564fa0;  alias, 1 drivers
v0x6000003bb060_0 .net "q", 0 0, L_0x600001814a80;  alias, 1 drivers
v0x6000003bb0f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003bb180_0 .var "state", 0 0;
v0x6000003bb210_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a05ce0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fa6f0 .functor BUFT 1, L_0x600000565040, C4<0>, C4<0>, C4<0>;
L_0x6000018fa760 .functor BUFT 1, L_0x6000018fa6f0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa7d0 .functor BUFT 1, L_0x600000565040, C4<0>, C4<0>, C4<0>;
o0x7fcf318beeb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fa840 .functor BUFT 1, o0x7fcf318beeb8, C4<0>, C4<0>, C4<0>;
v0x6000003bbcc0_0 .net8 "Bitline1", 0 0, p0x7fcf318bedf8;  1 drivers, strength-aware
v0x6000003bbd50_0 .net8 "Bitline2", 0 0, p0x7fcf318bee28;  1 drivers, strength-aware
v0x6000003bbde0_0 .net "D", 0 0, L_0x600000565040;  1 drivers
v0x6000003bbe70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bbf00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bc000_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bc090_0 .net *"_ivl_0", 0 0, L_0x6000018fa6f0;  1 drivers
v0x6000003bc120_0 .net *"_ivl_6", 0 0, L_0x6000018fa7d0;  1 drivers
; Elide local net with no drivers, v0x6000003bc1b0_0 name=_ivl_8
v0x6000003bc240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bc2d0_0 .net "dffOut", 0 0, L_0x600001814af0;  1 drivers
v0x6000003bc360_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a06a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a05ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814af0 .functor BUFZ 1, v0x6000003bbba0_0, C4<0>, C4<0>, C4<0>;
v0x6000003bb960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bb9f0_0 .net "d", 0 0, L_0x600000565040;  alias, 1 drivers
v0x6000003bba80_0 .net "q", 0 0, L_0x600001814af0;  alias, 1 drivers
v0x6000003bbb10_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003bbba0_0 .var "state", 0 0;
v0x6000003bbc30_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a06b90 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fa8b0 .functor BUFT 1, L_0x6000005650e0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa920 .functor BUFT 1, L_0x6000018fa8b0, C4<0>, C4<0>, C4<0>;
L_0x6000018fa990 .functor BUFT 1, L_0x6000005650e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bf2a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018faa00 .functor BUFT 1, o0x7fcf318bf2a8, C4<0>, C4<0>, C4<0>;
v0x6000003bc750_0 .net8 "Bitline1", 0 0, p0x7fcf318bf1e8;  1 drivers, strength-aware
v0x6000003bc7e0_0 .net8 "Bitline2", 0 0, p0x7fcf318bf218;  1 drivers, strength-aware
v0x6000003bc870_0 .net "D", 0 0, L_0x6000005650e0;  1 drivers
v0x6000003bc900_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bc990_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bca20_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bcab0_0 .net *"_ivl_0", 0 0, L_0x6000018fa8b0;  1 drivers
v0x6000003bcb40_0 .net *"_ivl_6", 0 0, L_0x6000018fa990;  1 drivers
; Elide local net with no drivers, v0x6000003bcbd0_0 name=_ivl_8
v0x6000003bcc60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bccf0_0 .net "dffOut", 0 0, L_0x600001814b60;  1 drivers
v0x6000003bcd80_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c8de90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a06b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814b60 .functor BUFZ 1, v0x6000003bc630_0, C4<0>, C4<0>, C4<0>;
v0x6000003bc3f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bc480_0 .net "d", 0 0, L_0x6000005650e0;  alias, 1 drivers
v0x6000003bc510_0 .net "q", 0 0, L_0x600001814b60;  alias, 1 drivers
v0x6000003bc5a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003bc630_0 .var "state", 0 0;
v0x6000003bc6c0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c8e000 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018faa70 .functor BUFT 1, L_0x600000565180, C4<0>, C4<0>, C4<0>;
L_0x6000018faae0 .functor BUFT 1, L_0x6000018faa70, C4<0>, C4<0>, C4<0>;
L_0x6000018fab50 .functor BUFT 1, L_0x600000565180, C4<0>, C4<0>, C4<0>;
o0x7fcf318bf698 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fabc0 .functor BUFT 1, o0x7fcf318bf698, C4<0>, C4<0>, C4<0>;
v0x6000003bd170_0 .net8 "Bitline1", 0 0, p0x7fcf318bf5d8;  1 drivers, strength-aware
v0x6000003bd200_0 .net8 "Bitline2", 0 0, p0x7fcf318bf608;  1 drivers, strength-aware
v0x6000003bd290_0 .net "D", 0 0, L_0x600000565180;  1 drivers
v0x6000003bd320_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bd3b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bd440_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bd4d0_0 .net *"_ivl_0", 0 0, L_0x6000018faa70;  1 drivers
v0x6000003bd560_0 .net *"_ivl_6", 0 0, L_0x6000018fab50;  1 drivers
; Elide local net with no drivers, v0x6000003bd5f0_0 name=_ivl_8
v0x6000003bd680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bd710_0 .net "dffOut", 0 0, L_0x600001814bd0;  1 drivers
v0x6000003bd7a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cbf510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c8e000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814bd0 .functor BUFZ 1, v0x6000003bd050_0, C4<0>, C4<0>, C4<0>;
v0x6000003bce10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bcea0_0 .net "d", 0 0, L_0x600000565180;  alias, 1 drivers
v0x6000003bcf30_0 .net "q", 0 0, L_0x600001814bd0;  alias, 1 drivers
v0x6000003bcfc0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003bd050_0 .var "state", 0 0;
v0x6000003bd0e0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cbf680 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fac30 .functor BUFT 1, L_0x600000565220, C4<0>, C4<0>, C4<0>;
L_0x6000018faca0 .functor BUFT 1, L_0x6000018fac30, C4<0>, C4<0>, C4<0>;
L_0x6000018fad10 .functor BUFT 1, L_0x600000565220, C4<0>, C4<0>, C4<0>;
o0x7fcf318bfa88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fad80 .functor BUFT 1, o0x7fcf318bfa88, C4<0>, C4<0>, C4<0>;
v0x6000003bdb90_0 .net8 "Bitline1", 0 0, p0x7fcf318bf9c8;  1 drivers, strength-aware
v0x6000003bdc20_0 .net8 "Bitline2", 0 0, p0x7fcf318bf9f8;  1 drivers, strength-aware
v0x6000003bdcb0_0 .net "D", 0 0, L_0x600000565220;  1 drivers
v0x6000003bdd40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bddd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bde60_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bdef0_0 .net *"_ivl_0", 0 0, L_0x6000018fac30;  1 drivers
v0x6000003bdf80_0 .net *"_ivl_6", 0 0, L_0x6000018fad10;  1 drivers
; Elide local net with no drivers, v0x6000003be010_0 name=_ivl_8
v0x6000003be0a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003be130_0 .net "dffOut", 0 0, L_0x600001814c40;  1 drivers
v0x6000003be1c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cde3c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cbf680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814c40 .functor BUFZ 1, v0x6000003bda70_0, C4<0>, C4<0>, C4<0>;
v0x6000003bd830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bd8c0_0 .net "d", 0 0, L_0x600000565220;  alias, 1 drivers
v0x6000003bd950_0 .net "q", 0 0, L_0x600001814c40;  alias, 1 drivers
v0x6000003bd9e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003bda70_0 .var "state", 0 0;
v0x6000003bdb00_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cde530 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fadf0 .functor BUFT 1, L_0x6000005652c0, C4<0>, C4<0>, C4<0>;
L_0x6000018fae60 .functor BUFT 1, L_0x6000018fadf0, C4<0>, C4<0>, C4<0>;
L_0x6000018faed0 .functor BUFT 1, L_0x6000005652c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318bfe78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018faf40 .functor BUFT 1, o0x7fcf318bfe78, C4<0>, C4<0>, C4<0>;
v0x6000003be5b0_0 .net8 "Bitline1", 0 0, p0x7fcf318bfdb8;  1 drivers, strength-aware
v0x6000003be640_0 .net8 "Bitline2", 0 0, p0x7fcf318bfde8;  1 drivers, strength-aware
v0x6000003be6d0_0 .net "D", 0 0, L_0x6000005652c0;  1 drivers
v0x6000003be760_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003be7f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003be880_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003be910_0 .net *"_ivl_0", 0 0, L_0x6000018fadf0;  1 drivers
v0x6000003be9a0_0 .net *"_ivl_6", 0 0, L_0x6000018faed0;  1 drivers
; Elide local net with no drivers, v0x6000003bea30_0 name=_ivl_8
v0x6000003beac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003beb50_0 .net "dffOut", 0 0, L_0x600001814cb0;  1 drivers
v0x6000003bebe0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd4020 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cde530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814cb0 .functor BUFZ 1, v0x6000003be490_0, C4<0>, C4<0>, C4<0>;
v0x6000003be250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003be2e0_0 .net "d", 0 0, L_0x6000005652c0;  alias, 1 drivers
v0x6000003be370_0 .net "q", 0 0, L_0x600001814cb0;  alias, 1 drivers
v0x6000003be400_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003be490_0 .var "state", 0 0;
v0x6000003be520_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd4190 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fafb0 .functor BUFT 1, L_0x600000565360, C4<0>, C4<0>, C4<0>;
L_0x6000018fb020 .functor BUFT 1, L_0x6000018fafb0, C4<0>, C4<0>, C4<0>;
L_0x6000018fb090 .functor BUFT 1, L_0x600000565360, C4<0>, C4<0>, C4<0>;
o0x7fcf318c0268 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fb100 .functor BUFT 1, o0x7fcf318c0268, C4<0>, C4<0>, C4<0>;
v0x6000003befd0_0 .net8 "Bitline1", 0 0, p0x7fcf318c01a8;  1 drivers, strength-aware
v0x6000003bf060_0 .net8 "Bitline2", 0 0, p0x7fcf318c01d8;  1 drivers, strength-aware
v0x6000003bf0f0_0 .net "D", 0 0, L_0x600000565360;  1 drivers
v0x6000003bf180_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bf210_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bf2a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bf330_0 .net *"_ivl_0", 0 0, L_0x6000018fafb0;  1 drivers
v0x6000003bf3c0_0 .net *"_ivl_6", 0 0, L_0x6000018fb090;  1 drivers
; Elide local net with no drivers, v0x6000003bf450_0 name=_ivl_8
v0x6000003bf4e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bf570_0 .net "dffOut", 0 0, L_0x600001814d20;  1 drivers
v0x6000003bf600_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cc4450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd4190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814d20 .functor BUFZ 1, v0x6000003beeb0_0, C4<0>, C4<0>, C4<0>;
v0x6000003bec70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bed00_0 .net "d", 0 0, L_0x600000565360;  alias, 1 drivers
v0x6000003bed90_0 .net "q", 0 0, L_0x600001814d20;  alias, 1 drivers
v0x6000003bee20_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003beeb0_0 .var "state", 0 0;
v0x6000003bef40_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cc45c0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31c7eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fb170 .functor BUFT 1, L_0x600000565400, C4<0>, C4<0>, C4<0>;
L_0x6000018fb1e0 .functor BUFT 1, L_0x6000018fb170, C4<0>, C4<0>, C4<0>;
L_0x6000018fb250 .functor BUFT 1, L_0x600000565400, C4<0>, C4<0>, C4<0>;
o0x7fcf318c0658 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fb2c0 .functor BUFT 1, o0x7fcf318c0658, C4<0>, C4<0>, C4<0>;
v0x6000003bf9f0_0 .net8 "Bitline1", 0 0, p0x7fcf318c0598;  1 drivers, strength-aware
v0x6000003bfa80_0 .net8 "Bitline2", 0 0, p0x7fcf318c05c8;  1 drivers, strength-aware
v0x6000003bfb10_0 .net "D", 0 0, L_0x600000565400;  1 drivers
v0x6000003bfba0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95be8;  alias, 1 drivers
v0x6000003bfc30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95c30;  alias, 1 drivers
v0x6000003bfcc0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003bfd50_0 .net *"_ivl_0", 0 0, L_0x6000018fb170;  1 drivers
v0x6000003bfde0_0 .net *"_ivl_6", 0 0, L_0x6000018fb250;  1 drivers
; Elide local net with no drivers, v0x6000003bfe70_0 name=_ivl_8
v0x6000003bff00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b0000_0 .net "dffOut", 0 0, L_0x600001814d90;  1 drivers
v0x6000003b0090_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd07d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cc45c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814d90 .functor BUFZ 1, v0x6000003bf8d0_0, C4<0>, C4<0>, C4<0>;
v0x6000003bf690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003bf720_0 .net "d", 0 0, L_0x600000565400;  alias, 1 drivers
v0x6000003bf7b0_0 .net "q", 0 0, L_0x600001814d90;  alias, 1 drivers
v0x6000003bf840_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003bf8d0_0 .var "state", 0 0;
v0x6000003bf960_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd0940 .scope module, "mem_reg" "Register" 17 44, 5 98 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000038a880_0 .net8 "Bitline1", 15 0, p0x7fcf318c4978;  alias, 0 drivers, strength-aware
o0x7fcf318c49a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0ea0 .island tran;
p0x7fcf318c49a8 .port I0x6000033f0ea0, o0x7fcf318c49a8;
v0x60000038a910_0 .net8 "Bitline2", 15 0, p0x7fcf318c49a8;  0 drivers, strength-aware
v0x60000038a9a0_0 .net "D", 15 0, L_0x600000578000;  alias, 1 drivers
L_0x7fcf32d95c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000038aa30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  1 drivers
L_0x7fcf32d95cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000038aac0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  1 drivers
v0x60000038ab50_0 .net "WriteReg", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038abe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038ac70_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
L_0x6000005654a0 .part L_0x600000578000, 0, 1;
L_0x600000565540 .part L_0x600000578000, 1, 1;
L_0x6000005655e0 .part L_0x600000578000, 2, 1;
L_0x600000565680 .part L_0x600000578000, 3, 1;
L_0x600000565720 .part L_0x600000578000, 4, 1;
L_0x6000005657c0 .part L_0x600000578000, 5, 1;
L_0x600000565860 .part L_0x600000578000, 6, 1;
L_0x600000565900 .part L_0x600000578000, 7, 1;
L_0x6000005659a0 .part L_0x600000578000, 8, 1;
L_0x600000565a40 .part L_0x600000578000, 9, 1;
L_0x600000565ae0 .part L_0x600000578000, 10, 1;
L_0x600000565b80 .part L_0x600000578000, 11, 1;
L_0x600000565c20 .part L_0x600000578000, 12, 1;
L_0x600000565cc0 .part L_0x600000578000, 13, 1;
L_0x600000565d60 .part L_0x600000578000, 14, 1;
L_0x600000565e00 .part L_0x600000578000, 15, 1;
p0x7fcf318c0b98 .port I0x6000033f0e40, L_0x6000018fb3a0;
 .tranvp 16 1 0, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c0b98;
p0x7fcf318c0fe8 .port I0x6000033f0e40, L_0x6000018fb560;
 .tranvp 16 1 1, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c0fe8;
p0x7fcf318c13d8 .port I0x6000033f0e40, L_0x6000018fb720;
 .tranvp 16 1 2, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c13d8;
p0x7fcf318c17c8 .port I0x6000033f0e40, L_0x6000018fb8e0;
 .tranvp 16 1 3, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c17c8;
p0x7fcf318c1bb8 .port I0x6000033f0e40, L_0x6000018fbaa0;
 .tranvp 16 1 4, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c1bb8;
p0x7fcf318c1fa8 .port I0x6000033f0e40, L_0x6000018fbc60;
 .tranvp 16 1 5, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c1fa8;
p0x7fcf318c2398 .port I0x6000033f0e40, L_0x6000018fbe20;
 .tranvp 16 1 6, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c2398;
p0x7fcf318c2788 .port I0x6000033f0e40, L_0x6000018fc000;
 .tranvp 16 1 7, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c2788;
p0x7fcf318c2b78 .port I0x6000033f0e40, L_0x6000018fc1c0;
 .tranvp 16 1 8, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c2b78;
p0x7fcf318c2f68 .port I0x6000033f0e40, L_0x6000018fc380;
 .tranvp 16 1 9, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c2f68;
p0x7fcf318c3358 .port I0x6000033f0e40, L_0x6000018fc540;
 .tranvp 16 1 10, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c3358;
p0x7fcf318c3748 .port I0x6000033f0e40, L_0x6000018fc700;
 .tranvp 16 1 11, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c3748;
p0x7fcf318c3b38 .port I0x6000033f0e40, L_0x6000018fc8c0;
 .tranvp 16 1 12, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c3b38;
p0x7fcf318c3f28 .port I0x6000033f0e40, L_0x6000018fca80;
 .tranvp 16 1 13, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c3f28;
p0x7fcf318c4318 .port I0x6000033f0e40, L_0x6000018fcc40;
 .tranvp 16 1 14, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c4318;
p0x7fcf318c4708 .port I0x6000033f0e40, L_0x6000018fce00;
 .tranvp 16 1 15, I0x6000033f0e40, p0x7fcf318c4978 p0x7fcf318c4708;
p0x7fcf318c0bc8 .port I0x6000033f0ea0, L_0x6000018fb480;
 .tranvp 16 1 0, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c0bc8;
p0x7fcf318c1018 .port I0x6000033f0ea0, L_0x6000018fb640;
 .tranvp 16 1 1, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c1018;
p0x7fcf318c1408 .port I0x6000033f0ea0, L_0x6000018fb800;
 .tranvp 16 1 2, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c1408;
p0x7fcf318c17f8 .port I0x6000033f0ea0, L_0x6000018fb9c0;
 .tranvp 16 1 3, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c17f8;
p0x7fcf318c1be8 .port I0x6000033f0ea0, L_0x6000018fbb80;
 .tranvp 16 1 4, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c1be8;
p0x7fcf318c1fd8 .port I0x6000033f0ea0, L_0x6000018fbd40;
 .tranvp 16 1 5, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c1fd8;
p0x7fcf318c23c8 .port I0x6000033f0ea0, L_0x6000018fbf00;
 .tranvp 16 1 6, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c23c8;
p0x7fcf318c27b8 .port I0x6000033f0ea0, L_0x6000018fc0e0;
 .tranvp 16 1 7, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c27b8;
p0x7fcf318c2ba8 .port I0x6000033f0ea0, L_0x6000018fc2a0;
 .tranvp 16 1 8, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c2ba8;
p0x7fcf318c2f98 .port I0x6000033f0ea0, L_0x6000018fc460;
 .tranvp 16 1 9, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c2f98;
p0x7fcf318c3388 .port I0x6000033f0ea0, L_0x6000018fc620;
 .tranvp 16 1 10, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c3388;
p0x7fcf318c3778 .port I0x6000033f0ea0, L_0x6000018fc7e0;
 .tranvp 16 1 11, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c3778;
p0x7fcf318c3b68 .port I0x6000033f0ea0, L_0x6000018fc9a0;
 .tranvp 16 1 12, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c3b68;
p0x7fcf318c3f58 .port I0x6000033f0ea0, L_0x6000018fcb60;
 .tranvp 16 1 13, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c3f58;
p0x7fcf318c4348 .port I0x6000033f0ea0, L_0x6000018fcd20;
 .tranvp 16 1 14, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c4348;
p0x7fcf318c4738 .port I0x6000033f0ea0, L_0x6000018fcee0;
 .tranvp 16 1 15, I0x6000033f0ea0, p0x7fcf318c49a8 p0x7fcf318c4738;
S_0x7fcf31ce12e0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fb330 .functor BUFT 1, L_0x6000005654a0, C4<0>, C4<0>, C4<0>;
L_0x6000018fb3a0 .functor BUFT 1, L_0x6000018fb330, C4<0>, C4<0>, C4<0>;
L_0x6000018fb410 .functor BUFT 1, L_0x6000005654a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c0cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fb480 .functor BUFT 1, o0x7fcf318c0cb8, C4<0>, C4<0>, C4<0>;
v0x6000003b0900_0 .net8 "Bitline1", 0 0, p0x7fcf318c0b98;  1 drivers, strength-aware
v0x6000003b0990_0 .net8 "Bitline2", 0 0, p0x7fcf318c0bc8;  1 drivers, strength-aware
v0x6000003b0a20_0 .net "D", 0 0, L_0x6000005654a0;  1 drivers
v0x6000003b0ab0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b0b40_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b0bd0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b0c60_0 .net *"_ivl_0", 0 0, L_0x6000018fb330;  1 drivers
v0x6000003b0cf0_0 .net *"_ivl_6", 0 0, L_0x6000018fb410;  1 drivers
; Elide local net with no drivers, v0x6000003b0d80_0 name=_ivl_8
v0x6000003b0e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b0ea0_0 .net "dffOut", 0 0, L_0x600001814e00;  1 drivers
v0x6000003b0f30_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce1450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce12e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814e00 .functor BUFZ 1, v0x6000003b07e0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b05a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b0630_0 .net "d", 0 0, L_0x6000005654a0;  alias, 1 drivers
v0x6000003b06c0_0 .net "q", 0 0, L_0x600001814e00;  alias, 1 drivers
v0x6000003b0750_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b07e0_0 .var "state", 0 0;
v0x6000003b0870_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a04080 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fb4f0 .functor BUFT 1, L_0x600000565540, C4<0>, C4<0>, C4<0>;
L_0x6000018fb560 .functor BUFT 1, L_0x6000018fb4f0, C4<0>, C4<0>, C4<0>;
L_0x6000018fb5d0 .functor BUFT 1, L_0x600000565540, C4<0>, C4<0>, C4<0>;
o0x7fcf318c10a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fb640 .functor BUFT 1, o0x7fcf318c10a8, C4<0>, C4<0>, C4<0>;
v0x6000003b1320_0 .net8 "Bitline1", 0 0, p0x7fcf318c0fe8;  1 drivers, strength-aware
v0x6000003b13b0_0 .net8 "Bitline2", 0 0, p0x7fcf318c1018;  1 drivers, strength-aware
v0x6000003b1440_0 .net "D", 0 0, L_0x600000565540;  1 drivers
v0x6000003b14d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b1560_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b15f0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b1680_0 .net *"_ivl_0", 0 0, L_0x6000018fb4f0;  1 drivers
v0x6000003b1710_0 .net *"_ivl_6", 0 0, L_0x6000018fb5d0;  1 drivers
; Elide local net with no drivers, v0x6000003b17a0_0 name=_ivl_8
v0x6000003b1830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b18c0_0 .net "dffOut", 0 0, L_0x600001814e70;  1 drivers
v0x6000003b1950_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a041f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a04080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814e70 .functor BUFZ 1, v0x6000003b1200_0, C4<0>, C4<0>, C4<0>;
v0x6000003b0fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b1050_0 .net "d", 0 0, L_0x600000565540;  alias, 1 drivers
v0x6000003b10e0_0 .net "q", 0 0, L_0x600001814e70;  alias, 1 drivers
v0x6000003b1170_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b1200_0 .var "state", 0 0;
v0x6000003b1290_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a04360 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fb6b0 .functor BUFT 1, L_0x6000005655e0, C4<0>, C4<0>, C4<0>;
L_0x6000018fb720 .functor BUFT 1, L_0x6000018fb6b0, C4<0>, C4<0>, C4<0>;
L_0x6000018fb790 .functor BUFT 1, L_0x6000005655e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c1498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fb800 .functor BUFT 1, o0x7fcf318c1498, C4<0>, C4<0>, C4<0>;
v0x6000003b1d40_0 .net8 "Bitline1", 0 0, p0x7fcf318c13d8;  1 drivers, strength-aware
v0x6000003b1dd0_0 .net8 "Bitline2", 0 0, p0x7fcf318c1408;  1 drivers, strength-aware
v0x6000003b1e60_0 .net "D", 0 0, L_0x6000005655e0;  1 drivers
v0x6000003b1ef0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b1f80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b2010_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b20a0_0 .net *"_ivl_0", 0 0, L_0x6000018fb6b0;  1 drivers
v0x6000003b2130_0 .net *"_ivl_6", 0 0, L_0x6000018fb790;  1 drivers
; Elide local net with no drivers, v0x6000003b21c0_0 name=_ivl_8
v0x6000003b2250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b22e0_0 .net "dffOut", 0 0, L_0x600001814ee0;  1 drivers
v0x6000003b2370_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a044d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a04360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814ee0 .functor BUFZ 1, v0x6000003b1c20_0, C4<0>, C4<0>, C4<0>;
v0x6000003b19e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b1a70_0 .net "d", 0 0, L_0x6000005655e0;  alias, 1 drivers
v0x6000003b1b00_0 .net "q", 0 0, L_0x600001814ee0;  alias, 1 drivers
v0x6000003b1b90_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b1c20_0 .var "state", 0 0;
v0x6000003b1cb0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a04640 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fb870 .functor BUFT 1, L_0x600000565680, C4<0>, C4<0>, C4<0>;
L_0x6000018fb8e0 .functor BUFT 1, L_0x6000018fb870, C4<0>, C4<0>, C4<0>;
L_0x6000018fb950 .functor BUFT 1, L_0x600000565680, C4<0>, C4<0>, C4<0>;
o0x7fcf318c1888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fb9c0 .functor BUFT 1, o0x7fcf318c1888, C4<0>, C4<0>, C4<0>;
v0x6000003b2760_0 .net8 "Bitline1", 0 0, p0x7fcf318c17c8;  1 drivers, strength-aware
v0x6000003b27f0_0 .net8 "Bitline2", 0 0, p0x7fcf318c17f8;  1 drivers, strength-aware
v0x6000003b2880_0 .net "D", 0 0, L_0x600000565680;  1 drivers
v0x6000003b2910_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b29a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b2a30_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b2ac0_0 .net *"_ivl_0", 0 0, L_0x6000018fb870;  1 drivers
v0x6000003b2b50_0 .net *"_ivl_6", 0 0, L_0x6000018fb950;  1 drivers
; Elide local net with no drivers, v0x6000003b2be0_0 name=_ivl_8
v0x6000003b2c70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b2d00_0 .net "dffOut", 0 0, L_0x600001814f50;  1 drivers
v0x6000003b2d90_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a047b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a04640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814f50 .functor BUFZ 1, v0x6000003b2640_0, C4<0>, C4<0>, C4<0>;
v0x6000003b2400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b2490_0 .net "d", 0 0, L_0x600000565680;  alias, 1 drivers
v0x6000003b2520_0 .net "q", 0 0, L_0x600001814f50;  alias, 1 drivers
v0x6000003b25b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b2640_0 .var "state", 0 0;
v0x6000003b26d0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a04920 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fba30 .functor BUFT 1, L_0x600000565720, C4<0>, C4<0>, C4<0>;
L_0x6000018fbaa0 .functor BUFT 1, L_0x6000018fba30, C4<0>, C4<0>, C4<0>;
L_0x6000018fbb10 .functor BUFT 1, L_0x600000565720, C4<0>, C4<0>, C4<0>;
o0x7fcf318c1c78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fbb80 .functor BUFT 1, o0x7fcf318c1c78, C4<0>, C4<0>, C4<0>;
v0x6000003b3180_0 .net8 "Bitline1", 0 0, p0x7fcf318c1bb8;  1 drivers, strength-aware
v0x6000003b3210_0 .net8 "Bitline2", 0 0, p0x7fcf318c1be8;  1 drivers, strength-aware
v0x6000003b32a0_0 .net "D", 0 0, L_0x600000565720;  1 drivers
v0x6000003b3330_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b33c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b3450_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b34e0_0 .net *"_ivl_0", 0 0, L_0x6000018fba30;  1 drivers
v0x6000003b3570_0 .net *"_ivl_6", 0 0, L_0x6000018fbb10;  1 drivers
; Elide local net with no drivers, v0x6000003b3600_0 name=_ivl_8
v0x6000003b3690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b3720_0 .net "dffOut", 0 0, L_0x600001814fc0;  1 drivers
v0x6000003b37b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a04a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a04920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001814fc0 .functor BUFZ 1, v0x6000003b3060_0, C4<0>, C4<0>, C4<0>;
v0x6000003b2e20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b2eb0_0 .net "d", 0 0, L_0x600000565720;  alias, 1 drivers
v0x6000003b2f40_0 .net "q", 0 0, L_0x600001814fc0;  alias, 1 drivers
v0x6000003b2fd0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b3060_0 .var "state", 0 0;
v0x6000003b30f0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31a04c00 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fbbf0 .functor BUFT 1, L_0x6000005657c0, C4<0>, C4<0>, C4<0>;
L_0x6000018fbc60 .functor BUFT 1, L_0x6000018fbbf0, C4<0>, C4<0>, C4<0>;
L_0x6000018fbcd0 .functor BUFT 1, L_0x6000005657c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c2068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fbd40 .functor BUFT 1, o0x7fcf318c2068, C4<0>, C4<0>, C4<0>;
v0x6000003b3ba0_0 .net8 "Bitline1", 0 0, p0x7fcf318c1fa8;  1 drivers, strength-aware
v0x6000003b3c30_0 .net8 "Bitline2", 0 0, p0x7fcf318c1fd8;  1 drivers, strength-aware
v0x6000003b3cc0_0 .net "D", 0 0, L_0x6000005657c0;  1 drivers
v0x6000003b3d50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b3de0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b3e70_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b3f00_0 .net *"_ivl_0", 0 0, L_0x6000018fbbf0;  1 drivers
v0x6000003b4000_0 .net *"_ivl_6", 0 0, L_0x6000018fbcd0;  1 drivers
; Elide local net with no drivers, v0x6000003b4090_0 name=_ivl_8
v0x6000003b4120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b41b0_0 .net "dffOut", 0 0, L_0x600001815030;  1 drivers
v0x6000003b4240_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31a04d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31a04c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815030 .functor BUFZ 1, v0x6000003b3a80_0, C4<0>, C4<0>, C4<0>;
v0x6000003b3840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b38d0_0 .net "d", 0 0, L_0x6000005657c0;  alias, 1 drivers
v0x6000003b3960_0 .net "q", 0 0, L_0x600001815030;  alias, 1 drivers
v0x6000003b39f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b3a80_0 .var "state", 0 0;
v0x6000003b3b10_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdfce0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fbdb0 .functor BUFT 1, L_0x600000565860, C4<0>, C4<0>, C4<0>;
L_0x6000018fbe20 .functor BUFT 1, L_0x6000018fbdb0, C4<0>, C4<0>, C4<0>;
L_0x6000018fbe90 .functor BUFT 1, L_0x600000565860, C4<0>, C4<0>, C4<0>;
o0x7fcf318c2458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fbf00 .functor BUFT 1, o0x7fcf318c2458, C4<0>, C4<0>, C4<0>;
v0x6000003b4630_0 .net8 "Bitline1", 0 0, p0x7fcf318c2398;  1 drivers, strength-aware
v0x6000003b46c0_0 .net8 "Bitline2", 0 0, p0x7fcf318c23c8;  1 drivers, strength-aware
v0x6000003b4750_0 .net "D", 0 0, L_0x600000565860;  1 drivers
v0x6000003b47e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b4870_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b4900_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b4990_0 .net *"_ivl_0", 0 0, L_0x6000018fbdb0;  1 drivers
v0x6000003b4a20_0 .net *"_ivl_6", 0 0, L_0x6000018fbe90;  1 drivers
; Elide local net with no drivers, v0x6000003b4ab0_0 name=_ivl_8
v0x6000003b4b40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b4bd0_0 .net "dffOut", 0 0, L_0x6000018150a0;  1 drivers
v0x6000003b4c60_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cdfe50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdfce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018150a0 .functor BUFZ 1, v0x6000003b4510_0, C4<0>, C4<0>, C4<0>;
v0x6000003b42d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b4360_0 .net "d", 0 0, L_0x600000565860;  alias, 1 drivers
v0x6000003b43f0_0 .net "q", 0 0, L_0x6000018150a0;  alias, 1 drivers
v0x6000003b4480_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b4510_0 .var "state", 0 0;
v0x6000003b45a0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdffc0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fbf70 .functor BUFT 1, L_0x600000565900, C4<0>, C4<0>, C4<0>;
L_0x6000018fc000 .functor BUFT 1, L_0x6000018fbf70, C4<0>, C4<0>, C4<0>;
L_0x6000018fc070 .functor BUFT 1, L_0x600000565900, C4<0>, C4<0>, C4<0>;
o0x7fcf318c2848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fc0e0 .functor BUFT 1, o0x7fcf318c2848, C4<0>, C4<0>, C4<0>;
v0x6000003b5050_0 .net8 "Bitline1", 0 0, p0x7fcf318c2788;  1 drivers, strength-aware
v0x6000003b50e0_0 .net8 "Bitline2", 0 0, p0x7fcf318c27b8;  1 drivers, strength-aware
v0x6000003b5170_0 .net "D", 0 0, L_0x600000565900;  1 drivers
v0x6000003b5200_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b5290_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b5320_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b53b0_0 .net *"_ivl_0", 0 0, L_0x6000018fbf70;  1 drivers
v0x6000003b5440_0 .net *"_ivl_6", 0 0, L_0x6000018fc070;  1 drivers
; Elide local net with no drivers, v0x6000003b54d0_0 name=_ivl_8
v0x6000003b5560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b55f0_0 .net "dffOut", 0 0, L_0x600001815110;  1 drivers
v0x6000003b5680_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce0130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdffc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815110 .functor BUFZ 1, v0x6000003b4f30_0, C4<0>, C4<0>, C4<0>;
v0x6000003b4cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b4d80_0 .net "d", 0 0, L_0x600000565900;  alias, 1 drivers
v0x6000003b4e10_0 .net "q", 0 0, L_0x600001815110;  alias, 1 drivers
v0x6000003b4ea0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b4f30_0 .var "state", 0 0;
v0x6000003b4fc0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce02a0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fc150 .functor BUFT 1, L_0x6000005659a0, C4<0>, C4<0>, C4<0>;
L_0x6000018fc1c0 .functor BUFT 1, L_0x6000018fc150, C4<0>, C4<0>, C4<0>;
L_0x6000018fc230 .functor BUFT 1, L_0x6000005659a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c2c38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fc2a0 .functor BUFT 1, o0x7fcf318c2c38, C4<0>, C4<0>, C4<0>;
v0x6000003b5a70_0 .net8 "Bitline1", 0 0, p0x7fcf318c2b78;  1 drivers, strength-aware
v0x6000003b5b00_0 .net8 "Bitline2", 0 0, p0x7fcf318c2ba8;  1 drivers, strength-aware
v0x6000003b5b90_0 .net "D", 0 0, L_0x6000005659a0;  1 drivers
v0x6000003b5c20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b5cb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b5d40_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b5dd0_0 .net *"_ivl_0", 0 0, L_0x6000018fc150;  1 drivers
v0x6000003b5e60_0 .net *"_ivl_6", 0 0, L_0x6000018fc230;  1 drivers
; Elide local net with no drivers, v0x6000003b5ef0_0 name=_ivl_8
v0x6000003b5f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b6010_0 .net "dffOut", 0 0, L_0x600001815180;  1 drivers
v0x6000003b60a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce0410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce02a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815180 .functor BUFZ 1, v0x6000003b5950_0, C4<0>, C4<0>, C4<0>;
v0x6000003b5710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b57a0_0 .net "d", 0 0, L_0x6000005659a0;  alias, 1 drivers
v0x6000003b5830_0 .net "q", 0 0, L_0x600001815180;  alias, 1 drivers
v0x6000003b58c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b5950_0 .var "state", 0 0;
v0x6000003b59e0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce0580 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fc310 .functor BUFT 1, L_0x600000565a40, C4<0>, C4<0>, C4<0>;
L_0x6000018fc380 .functor BUFT 1, L_0x6000018fc310, C4<0>, C4<0>, C4<0>;
L_0x6000018fc3f0 .functor BUFT 1, L_0x600000565a40, C4<0>, C4<0>, C4<0>;
o0x7fcf318c3028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fc460 .functor BUFT 1, o0x7fcf318c3028, C4<0>, C4<0>, C4<0>;
v0x6000003b6490_0 .net8 "Bitline1", 0 0, p0x7fcf318c2f68;  1 drivers, strength-aware
v0x6000003b6520_0 .net8 "Bitline2", 0 0, p0x7fcf318c2f98;  1 drivers, strength-aware
v0x6000003b65b0_0 .net "D", 0 0, L_0x600000565a40;  1 drivers
v0x6000003b6640_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b66d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b6760_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b67f0_0 .net *"_ivl_0", 0 0, L_0x6000018fc310;  1 drivers
v0x6000003b6880_0 .net *"_ivl_6", 0 0, L_0x6000018fc3f0;  1 drivers
; Elide local net with no drivers, v0x6000003b6910_0 name=_ivl_8
v0x6000003b69a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b6a30_0 .net "dffOut", 0 0, L_0x6000018151f0;  1 drivers
v0x6000003b6ac0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce06f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce0580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018151f0 .functor BUFZ 1, v0x6000003b6370_0, C4<0>, C4<0>, C4<0>;
v0x6000003b6130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b61c0_0 .net "d", 0 0, L_0x600000565a40;  alias, 1 drivers
v0x6000003b6250_0 .net "q", 0 0, L_0x6000018151f0;  alias, 1 drivers
v0x6000003b62e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b6370_0 .var "state", 0 0;
v0x6000003b6400_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7f2c0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fc4d0 .functor BUFT 1, L_0x600000565ae0, C4<0>, C4<0>, C4<0>;
L_0x6000018fc540 .functor BUFT 1, L_0x6000018fc4d0, C4<0>, C4<0>, C4<0>;
L_0x6000018fc5b0 .functor BUFT 1, L_0x600000565ae0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c3418 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fc620 .functor BUFT 1, o0x7fcf318c3418, C4<0>, C4<0>, C4<0>;
v0x6000003b6eb0_0 .net8 "Bitline1", 0 0, p0x7fcf318c3358;  1 drivers, strength-aware
v0x6000003b6f40_0 .net8 "Bitline2", 0 0, p0x7fcf318c3388;  1 drivers, strength-aware
v0x6000003b6fd0_0 .net "D", 0 0, L_0x600000565ae0;  1 drivers
v0x6000003b7060_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b70f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b7180_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b7210_0 .net *"_ivl_0", 0 0, L_0x6000018fc4d0;  1 drivers
v0x6000003b72a0_0 .net *"_ivl_6", 0 0, L_0x6000018fc5b0;  1 drivers
; Elide local net with no drivers, v0x6000003b7330_0 name=_ivl_8
v0x6000003b73c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b7450_0 .net "dffOut", 0 0, L_0x600001815260;  1 drivers
v0x6000003b74e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c7f430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7f2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815260 .functor BUFZ 1, v0x6000003b6d90_0, C4<0>, C4<0>, C4<0>;
v0x6000003b6b50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b6be0_0 .net "d", 0 0, L_0x600000565ae0;  alias, 1 drivers
v0x6000003b6c70_0 .net "q", 0 0, L_0x600001815260;  alias, 1 drivers
v0x6000003b6d00_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b6d90_0 .var "state", 0 0;
v0x6000003b6e20_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c7f5a0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fc690 .functor BUFT 1, L_0x600000565b80, C4<0>, C4<0>, C4<0>;
L_0x6000018fc700 .functor BUFT 1, L_0x6000018fc690, C4<0>, C4<0>, C4<0>;
L_0x6000018fc770 .functor BUFT 1, L_0x600000565b80, C4<0>, C4<0>, C4<0>;
o0x7fcf318c3808 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fc7e0 .functor BUFT 1, o0x7fcf318c3808, C4<0>, C4<0>, C4<0>;
v0x6000003b78d0_0 .net8 "Bitline1", 0 0, p0x7fcf318c3748;  1 drivers, strength-aware
v0x6000003b7960_0 .net8 "Bitline2", 0 0, p0x7fcf318c3778;  1 drivers, strength-aware
v0x6000003b79f0_0 .net "D", 0 0, L_0x600000565b80;  1 drivers
v0x6000003b7a80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003b7b10_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x6000003b7ba0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003b7c30_0 .net *"_ivl_0", 0 0, L_0x6000018fc690;  1 drivers
v0x6000003b7cc0_0 .net *"_ivl_6", 0 0, L_0x6000018fc770;  1 drivers
; Elide local net with no drivers, v0x6000003b7d50_0 name=_ivl_8
v0x6000003b7de0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b7e70_0 .net "dffOut", 0 0, L_0x6000018152d0;  1 drivers
v0x6000003b7f00_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cde930 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c7f5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018152d0 .functor BUFZ 1, v0x6000003b77b0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b7570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003b7600_0 .net "d", 0 0, L_0x600000565b80;  alias, 1 drivers
v0x6000003b7690_0 .net "q", 0 0, L_0x6000018152d0;  alias, 1 drivers
v0x6000003b7720_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003b77b0_0 .var "state", 0 0;
v0x6000003b7840_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cdeaa0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fc850 .functor BUFT 1, L_0x600000565c20, C4<0>, C4<0>, C4<0>;
L_0x6000018fc8c0 .functor BUFT 1, L_0x6000018fc850, C4<0>, C4<0>, C4<0>;
L_0x6000018fc930 .functor BUFT 1, L_0x600000565c20, C4<0>, C4<0>, C4<0>;
o0x7fcf318c3bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fc9a0 .functor BUFT 1, o0x7fcf318c3bf8, C4<0>, C4<0>, C4<0>;
v0x600000388360_0 .net8 "Bitline1", 0 0, p0x7fcf318c3b38;  1 drivers, strength-aware
v0x6000003883f0_0 .net8 "Bitline2", 0 0, p0x7fcf318c3b68;  1 drivers, strength-aware
v0x600000388480_0 .net "D", 0 0, L_0x600000565c20;  1 drivers
v0x600000388510_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003885a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x600000388630_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003886c0_0 .net *"_ivl_0", 0 0, L_0x6000018fc850;  1 drivers
v0x600000388750_0 .net *"_ivl_6", 0 0, L_0x6000018fc930;  1 drivers
; Elide local net with no drivers, v0x6000003887e0_0 name=_ivl_8
v0x600000388870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000388900_0 .net "dffOut", 0 0, L_0x600001815340;  1 drivers
v0x600000388990_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cc07c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cdeaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815340 .functor BUFZ 1, v0x600000388240_0, C4<0>, C4<0>, C4<0>;
v0x600000388000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000388090_0 .net "d", 0 0, L_0x600000565c20;  alias, 1 drivers
v0x600000388120_0 .net "q", 0 0, L_0x600001815340;  alias, 1 drivers
v0x6000003881b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000388240_0 .var "state", 0 0;
v0x6000003882d0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cc0930 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fca10 .functor BUFT 1, L_0x600000565cc0, C4<0>, C4<0>, C4<0>;
L_0x6000018fca80 .functor BUFT 1, L_0x6000018fca10, C4<0>, C4<0>, C4<0>;
L_0x6000018fcaf0 .functor BUFT 1, L_0x600000565cc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c3fe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fcb60 .functor BUFT 1, o0x7fcf318c3fe8, C4<0>, C4<0>, C4<0>;
v0x600000388d80_0 .net8 "Bitline1", 0 0, p0x7fcf318c3f28;  1 drivers, strength-aware
v0x600000388e10_0 .net8 "Bitline2", 0 0, p0x7fcf318c3f58;  1 drivers, strength-aware
v0x600000388ea0_0 .net "D", 0 0, L_0x600000565cc0;  1 drivers
v0x600000388f30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x600000388fc0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x600000389050_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003890e0_0 .net *"_ivl_0", 0 0, L_0x6000018fca10;  1 drivers
v0x600000389170_0 .net *"_ivl_6", 0 0, L_0x6000018fcaf0;  1 drivers
; Elide local net with no drivers, v0x600000389200_0 name=_ivl_8
v0x600000389290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000389320_0 .net "dffOut", 0 0, L_0x6000018153b0;  1 drivers
v0x6000003893b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c978a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cc0930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018153b0 .functor BUFZ 1, v0x600000388c60_0, C4<0>, C4<0>, C4<0>;
v0x600000388a20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000388ab0_0 .net "d", 0 0, L_0x600000565cc0;  alias, 1 drivers
v0x600000388b40_0 .net "q", 0 0, L_0x6000018153b0;  alias, 1 drivers
v0x600000388bd0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000388c60_0 .var "state", 0 0;
v0x600000388cf0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c97a10 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fcbd0 .functor BUFT 1, L_0x600000565d60, C4<0>, C4<0>, C4<0>;
L_0x6000018fcc40 .functor BUFT 1, L_0x6000018fcbd0, C4<0>, C4<0>, C4<0>;
L_0x6000018fccb0 .functor BUFT 1, L_0x600000565d60, C4<0>, C4<0>, C4<0>;
o0x7fcf318c43d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fcd20 .functor BUFT 1, o0x7fcf318c43d8, C4<0>, C4<0>, C4<0>;
v0x6000003897a0_0 .net8 "Bitline1", 0 0, p0x7fcf318c4318;  1 drivers, strength-aware
v0x600000389830_0 .net8 "Bitline2", 0 0, p0x7fcf318c4348;  1 drivers, strength-aware
v0x6000003898c0_0 .net "D", 0 0, L_0x600000565d60;  1 drivers
v0x600000389950_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x6000003899e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x600000389a70_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000389b00_0 .net *"_ivl_0", 0 0, L_0x6000018fcbd0;  1 drivers
v0x600000389b90_0 .net *"_ivl_6", 0 0, L_0x6000018fccb0;  1 drivers
; Elide local net with no drivers, v0x600000389c20_0 name=_ivl_8
v0x600000389cb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000389d40_0 .net "dffOut", 0 0, L_0x600001815420;  1 drivers
v0x600000389dd0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c97b80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c97a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815420 .functor BUFZ 1, v0x600000389680_0, C4<0>, C4<0>, C4<0>;
v0x600000389440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003894d0_0 .net "d", 0 0, L_0x600000565d60;  alias, 1 drivers
v0x600000389560_0 .net "q", 0 0, L_0x600001815420;  alias, 1 drivers
v0x6000003895f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000389680_0 .var "state", 0 0;
v0x600000389710_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31c8cd90 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cd0940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fcd90 .functor BUFT 1, L_0x600000565e00, C4<0>, C4<0>, C4<0>;
L_0x6000018fce00 .functor BUFT 1, L_0x6000018fcd90, C4<0>, C4<0>, C4<0>;
L_0x6000018fce70 .functor BUFT 1, L_0x600000565e00, C4<0>, C4<0>, C4<0>;
o0x7fcf318c47c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fcee0 .functor BUFT 1, o0x7fcf318c47c8, C4<0>, C4<0>, C4<0>;
v0x60000038a1c0_0 .net8 "Bitline1", 0 0, p0x7fcf318c4708;  1 drivers, strength-aware
v0x60000038a250_0 .net8 "Bitline2", 0 0, p0x7fcf318c4738;  1 drivers, strength-aware
v0x60000038a2e0_0 .net "D", 0 0, L_0x600000565e00;  1 drivers
v0x60000038a370_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95c78;  alias, 1 drivers
v0x60000038a400_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95cc0;  alias, 1 drivers
v0x60000038a490_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038a520_0 .net *"_ivl_0", 0 0, L_0x6000018fcd90;  1 drivers
v0x60000038a5b0_0 .net *"_ivl_6", 0 0, L_0x6000018fce70;  1 drivers
; Elide local net with no drivers, v0x60000038a640_0 name=_ivl_8
v0x60000038a6d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038a760_0 .net "dffOut", 0 0, L_0x600001815490;  1 drivers
v0x60000038a7f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31c8cf00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31c8cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815490 .functor BUFZ 1, v0x60000038a0a0_0, C4<0>, C4<0>, C4<0>;
v0x600000389e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000389ef0_0 .net "d", 0 0, L_0x600000565e00;  alias, 1 drivers
v0x600000389f80_0 .net "q", 0 0, L_0x600001815490;  alias, 1 drivers
v0x60000038a010_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038a0a0_0 .var "state", 0 0;
v0x60000038a130_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cb02d0 .scope module, "newPC_reg" "Register" 17 53, 5 98 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000385050_0 .net8 "Bitline1", 15 0, p0x7fcf318c8ae8;  alias, 0 drivers, strength-aware
o0x7fcf318c8b18 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0f80 .island tran;
p0x7fcf318c8b18 .port I0x6000033f0f80, o0x7fcf318c8b18;
v0x6000003850e0_0 .net8 "Bitline2", 15 0, p0x7fcf318c8b18;  0 drivers, strength-aware
v0x600000385170_0 .net "D", 15 0, o0x7fcf318c8b48;  alias, 0 drivers
L_0x7fcf32d95e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000385200_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  1 drivers
L_0x7fcf32d95e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000385290_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  1 drivers
v0x600000385320_0 .net "WriteReg", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003853b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000385440_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
L_0x6000005672a0 .part o0x7fcf318c8b48, 0, 1;
L_0x600000567340 .part o0x7fcf318c8b48, 1, 1;
L_0x6000005673e0 .part o0x7fcf318c8b48, 2, 1;
L_0x600000567480 .part o0x7fcf318c8b48, 3, 1;
L_0x600000567520 .part o0x7fcf318c8b48, 4, 1;
L_0x6000005675c0 .part o0x7fcf318c8b48, 5, 1;
L_0x600000567660 .part o0x7fcf318c8b48, 6, 1;
L_0x600000567700 .part o0x7fcf318c8b48, 7, 1;
L_0x6000005677a0 .part o0x7fcf318c8b48, 8, 1;
L_0x600000567840 .part o0x7fcf318c8b48, 9, 1;
L_0x6000005678e0 .part o0x7fcf318c8b48, 10, 1;
L_0x600000567980 .part o0x7fcf318c8b48, 11, 1;
L_0x600000567a20 .part o0x7fcf318c8b48, 12, 1;
L_0x600000567ac0 .part o0x7fcf318c8b48, 13, 1;
L_0x600000567b60 .part o0x7fcf318c8b48, 14, 1;
L_0x600000567c00 .part o0x7fcf318c8b48, 15, 1;
p0x7fcf318c4d08 .port I0x6000033f0f60, L_0x6000018f07e0;
 .tranvp 16 1 0, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c4d08;
p0x7fcf318c5158 .port I0x6000033f0f60, L_0x6000018f09a0;
 .tranvp 16 1 1, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c5158;
p0x7fcf318c5548 .port I0x6000033f0f60, L_0x6000018f0b60;
 .tranvp 16 1 2, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c5548;
p0x7fcf318c5938 .port I0x6000033f0f60, L_0x6000018f0d20;
 .tranvp 16 1 3, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c5938;
p0x7fcf318c5d28 .port I0x6000033f0f60, L_0x6000018f0ee0;
 .tranvp 16 1 4, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c5d28;
p0x7fcf318c6118 .port I0x6000033f0f60, L_0x6000018f10a0;
 .tranvp 16 1 5, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c6118;
p0x7fcf318c6508 .port I0x6000033f0f60, L_0x6000018f1260;
 .tranvp 16 1 6, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c6508;
p0x7fcf318c68f8 .port I0x6000033f0f60, L_0x6000018f1420;
 .tranvp 16 1 7, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c68f8;
p0x7fcf318c6ce8 .port I0x6000033f0f60, L_0x6000018f15e0;
 .tranvp 16 1 8, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c6ce8;
p0x7fcf318c70d8 .port I0x6000033f0f60, L_0x6000018f17a0;
 .tranvp 16 1 9, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c70d8;
p0x7fcf318c74c8 .port I0x6000033f0f60, L_0x6000018f1960;
 .tranvp 16 1 10, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c74c8;
p0x7fcf318c78b8 .port I0x6000033f0f60, L_0x6000018f1b20;
 .tranvp 16 1 11, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c78b8;
p0x7fcf318c7ca8 .port I0x6000033f0f60, L_0x6000018f1ce0;
 .tranvp 16 1 12, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c7ca8;
p0x7fcf318c8098 .port I0x6000033f0f60, L_0x6000018f1ea0;
 .tranvp 16 1 13, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c8098;
p0x7fcf318c8488 .port I0x6000033f0f60, L_0x6000018f2060;
 .tranvp 16 1 14, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c8488;
p0x7fcf318c8878 .port I0x6000033f0f60, L_0x6000018f2220;
 .tranvp 16 1 15, I0x6000033f0f60, p0x7fcf318c8ae8 p0x7fcf318c8878;
p0x7fcf318c4d38 .port I0x6000033f0f80, L_0x6000018f08c0;
 .tranvp 16 1 0, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c4d38;
p0x7fcf318c5188 .port I0x6000033f0f80, L_0x6000018f0a80;
 .tranvp 16 1 1, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c5188;
p0x7fcf318c5578 .port I0x6000033f0f80, L_0x6000018f0c40;
 .tranvp 16 1 2, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c5578;
p0x7fcf318c5968 .port I0x6000033f0f80, L_0x6000018f0e00;
 .tranvp 16 1 3, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c5968;
p0x7fcf318c5d58 .port I0x6000033f0f80, L_0x6000018f0fc0;
 .tranvp 16 1 4, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c5d58;
p0x7fcf318c6148 .port I0x6000033f0f80, L_0x6000018f1180;
 .tranvp 16 1 5, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c6148;
p0x7fcf318c6538 .port I0x6000033f0f80, L_0x6000018f1340;
 .tranvp 16 1 6, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c6538;
p0x7fcf318c6928 .port I0x6000033f0f80, L_0x6000018f1500;
 .tranvp 16 1 7, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c6928;
p0x7fcf318c6d18 .port I0x6000033f0f80, L_0x6000018f16c0;
 .tranvp 16 1 8, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c6d18;
p0x7fcf318c7108 .port I0x6000033f0f80, L_0x6000018f1880;
 .tranvp 16 1 9, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c7108;
p0x7fcf318c74f8 .port I0x6000033f0f80, L_0x6000018f1a40;
 .tranvp 16 1 10, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c74f8;
p0x7fcf318c78e8 .port I0x6000033f0f80, L_0x6000018f1c00;
 .tranvp 16 1 11, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c78e8;
p0x7fcf318c7cd8 .port I0x6000033f0f80, L_0x6000018f1dc0;
 .tranvp 16 1 12, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c7cd8;
p0x7fcf318c80c8 .port I0x6000033f0f80, L_0x6000018f1f80;
 .tranvp 16 1 13, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c80c8;
p0x7fcf318c84b8 .port I0x6000033f0f80, L_0x6000018f2140;
 .tranvp 16 1 14, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c84b8;
p0x7fcf318c88a8 .port I0x6000033f0f80, L_0x6000018f2300;
 .tranvp 16 1 15, I0x6000033f0f80, p0x7fcf318c8b18 p0x7fcf318c88a8;
S_0x7fcf31cb0440 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0770 .functor BUFT 1, L_0x6000005672a0, C4<0>, C4<0>, C4<0>;
L_0x6000018f07e0 .functor BUFT 1, L_0x6000018f0770, C4<0>, C4<0>, C4<0>;
L_0x6000018f0850 .functor BUFT 1, L_0x6000005672a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c4e28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f08c0 .functor BUFT 1, o0x7fcf318c4e28, C4<0>, C4<0>, C4<0>;
v0x60000038b060_0 .net8 "Bitline1", 0 0, p0x7fcf318c4d08;  1 drivers, strength-aware
v0x60000038b0f0_0 .net8 "Bitline2", 0 0, p0x7fcf318c4d38;  1 drivers, strength-aware
v0x60000038b180_0 .net "D", 0 0, L_0x6000005672a0;  1 drivers
v0x60000038b210_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038b2a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038b330_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038b3c0_0 .net *"_ivl_0", 0 0, L_0x6000018f0770;  1 drivers
v0x60000038b450_0 .net *"_ivl_6", 0 0, L_0x6000018f0850;  1 drivers
; Elide local net with no drivers, v0x60000038b4e0_0 name=_ivl_8
v0x60000038b570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038b600_0 .net "dffOut", 0 0, L_0x600001816300;  1 drivers
v0x60000038b690_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31cd6aa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cb0440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816300 .functor BUFZ 1, v0x60000038af40_0, C4<0>, C4<0>, C4<0>;
v0x60000038ad00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038ad90_0 .net "d", 0 0, L_0x6000005672a0;  alias, 1 drivers
v0x60000038ae20_0 .net "q", 0 0, L_0x600001816300;  alias, 1 drivers
v0x60000038aeb0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038af40_0 .var "state", 0 0;
v0x60000038afd0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31cd6c10 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0930 .functor BUFT 1, L_0x600000567340, C4<0>, C4<0>, C4<0>;
L_0x6000018f09a0 .functor BUFT 1, L_0x6000018f0930, C4<0>, C4<0>, C4<0>;
L_0x6000018f0a10 .functor BUFT 1, L_0x600000567340, C4<0>, C4<0>, C4<0>;
o0x7fcf318c5218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0a80 .functor BUFT 1, o0x7fcf318c5218, C4<0>, C4<0>, C4<0>;
v0x60000038ba80_0 .net8 "Bitline1", 0 0, p0x7fcf318c5158;  1 drivers, strength-aware
v0x60000038bb10_0 .net8 "Bitline2", 0 0, p0x7fcf318c5188;  1 drivers, strength-aware
v0x60000038bba0_0 .net "D", 0 0, L_0x600000567340;  1 drivers
v0x60000038bc30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038bcc0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038bd50_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038bde0_0 .net *"_ivl_0", 0 0, L_0x6000018f0930;  1 drivers
v0x60000038be70_0 .net *"_ivl_6", 0 0, L_0x6000018f0a10;  1 drivers
; Elide local net with no drivers, v0x60000038bf00_0 name=_ivl_8
v0x60000038c000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038c090_0 .net "dffOut", 0 0, L_0x600001816370;  1 drivers
v0x60000038c120_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce1f20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cd6c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816370 .functor BUFZ 1, v0x60000038b960_0, C4<0>, C4<0>, C4<0>;
v0x60000038b720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038b7b0_0 .net "d", 0 0, L_0x600000567340;  alias, 1 drivers
v0x60000038b840_0 .net "q", 0 0, L_0x600001816370;  alias, 1 drivers
v0x60000038b8d0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038b960_0 .var "state", 0 0;
v0x60000038b9f0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce2090 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0af0 .functor BUFT 1, L_0x6000005673e0, C4<0>, C4<0>, C4<0>;
L_0x6000018f0b60 .functor BUFT 1, L_0x6000018f0af0, C4<0>, C4<0>, C4<0>;
L_0x6000018f0bd0 .functor BUFT 1, L_0x6000005673e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c5608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0c40 .functor BUFT 1, o0x7fcf318c5608, C4<0>, C4<0>, C4<0>;
v0x60000038c510_0 .net8 "Bitline1", 0 0, p0x7fcf318c5548;  1 drivers, strength-aware
v0x60000038c5a0_0 .net8 "Bitline2", 0 0, p0x7fcf318c5578;  1 drivers, strength-aware
v0x60000038c630_0 .net "D", 0 0, L_0x6000005673e0;  1 drivers
v0x60000038c6c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038c750_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038c7e0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038c870_0 .net *"_ivl_0", 0 0, L_0x6000018f0af0;  1 drivers
v0x60000038c900_0 .net *"_ivl_6", 0 0, L_0x6000018f0bd0;  1 drivers
; Elide local net with no drivers, v0x60000038c990_0 name=_ivl_8
v0x60000038ca20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038cab0_0 .net "dffOut", 0 0, L_0x6000018163e0;  1 drivers
v0x60000038cb40_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce2200 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce2090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018163e0 .functor BUFZ 1, v0x60000038c3f0_0, C4<0>, C4<0>, C4<0>;
v0x60000038c1b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038c240_0 .net "d", 0 0, L_0x6000005673e0;  alias, 1 drivers
v0x60000038c2d0_0 .net "q", 0 0, L_0x6000018163e0;  alias, 1 drivers
v0x60000038c360_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038c3f0_0 .var "state", 0 0;
v0x60000038c480_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce2370 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0cb0 .functor BUFT 1, L_0x600000567480, C4<0>, C4<0>, C4<0>;
L_0x6000018f0d20 .functor BUFT 1, L_0x6000018f0cb0, C4<0>, C4<0>, C4<0>;
L_0x6000018f0d90 .functor BUFT 1, L_0x600000567480, C4<0>, C4<0>, C4<0>;
o0x7fcf318c59f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0e00 .functor BUFT 1, o0x7fcf318c59f8, C4<0>, C4<0>, C4<0>;
v0x60000038cf30_0 .net8 "Bitline1", 0 0, p0x7fcf318c5938;  1 drivers, strength-aware
v0x60000038cfc0_0 .net8 "Bitline2", 0 0, p0x7fcf318c5968;  1 drivers, strength-aware
v0x60000038d050_0 .net "D", 0 0, L_0x600000567480;  1 drivers
v0x60000038d0e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038d170_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038d200_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038d290_0 .net *"_ivl_0", 0 0, L_0x6000018f0cb0;  1 drivers
v0x60000038d320_0 .net *"_ivl_6", 0 0, L_0x6000018f0d90;  1 drivers
; Elide local net with no drivers, v0x60000038d3b0_0 name=_ivl_8
v0x60000038d440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038d4d0_0 .net "dffOut", 0 0, L_0x600001816450;  1 drivers
v0x60000038d560_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce24e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816450 .functor BUFZ 1, v0x60000038ce10_0, C4<0>, C4<0>, C4<0>;
v0x60000038cbd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038cc60_0 .net "d", 0 0, L_0x600000567480;  alias, 1 drivers
v0x60000038ccf0_0 .net "q", 0 0, L_0x600001816450;  alias, 1 drivers
v0x60000038cd80_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038ce10_0 .var "state", 0 0;
v0x60000038cea0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce2650 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0e70 .functor BUFT 1, L_0x600000567520, C4<0>, C4<0>, C4<0>;
L_0x6000018f0ee0 .functor BUFT 1, L_0x6000018f0e70, C4<0>, C4<0>, C4<0>;
L_0x6000018f0f50 .functor BUFT 1, L_0x600000567520, C4<0>, C4<0>, C4<0>;
o0x7fcf318c5de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0fc0 .functor BUFT 1, o0x7fcf318c5de8, C4<0>, C4<0>, C4<0>;
v0x60000038d950_0 .net8 "Bitline1", 0 0, p0x7fcf318c5d28;  1 drivers, strength-aware
v0x60000038d9e0_0 .net8 "Bitline2", 0 0, p0x7fcf318c5d58;  1 drivers, strength-aware
v0x60000038da70_0 .net "D", 0 0, L_0x600000567520;  1 drivers
v0x60000038db00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038db90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038dc20_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038dcb0_0 .net *"_ivl_0", 0 0, L_0x6000018f0e70;  1 drivers
v0x60000038dd40_0 .net *"_ivl_6", 0 0, L_0x6000018f0f50;  1 drivers
; Elide local net with no drivers, v0x60000038ddd0_0 name=_ivl_8
v0x60000038de60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038def0_0 .net "dffOut", 0 0, L_0x6000018164c0;  1 drivers
v0x60000038df80_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce27c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce2650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018164c0 .functor BUFZ 1, v0x60000038d830_0, C4<0>, C4<0>, C4<0>;
v0x60000038d5f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038d680_0 .net "d", 0 0, L_0x600000567520;  alias, 1 drivers
v0x60000038d710_0 .net "q", 0 0, L_0x6000018164c0;  alias, 1 drivers
v0x60000038d7a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038d830_0 .var "state", 0 0;
v0x60000038d8c0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce2930 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1030 .functor BUFT 1, L_0x6000005675c0, C4<0>, C4<0>, C4<0>;
L_0x6000018f10a0 .functor BUFT 1, L_0x6000018f1030, C4<0>, C4<0>, C4<0>;
L_0x6000018f1110 .functor BUFT 1, L_0x6000005675c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c61d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1180 .functor BUFT 1, o0x7fcf318c61d8, C4<0>, C4<0>, C4<0>;
v0x60000038e370_0 .net8 "Bitline1", 0 0, p0x7fcf318c6118;  1 drivers, strength-aware
v0x60000038e400_0 .net8 "Bitline2", 0 0, p0x7fcf318c6148;  1 drivers, strength-aware
v0x60000038e490_0 .net "D", 0 0, L_0x6000005675c0;  1 drivers
v0x60000038e520_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038e5b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038e640_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038e6d0_0 .net *"_ivl_0", 0 0, L_0x6000018f1030;  1 drivers
v0x60000038e760_0 .net *"_ivl_6", 0 0, L_0x6000018f1110;  1 drivers
; Elide local net with no drivers, v0x60000038e7f0_0 name=_ivl_8
v0x60000038e880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038e910_0 .net "dffOut", 0 0, L_0x600001816530;  1 drivers
v0x60000038e9a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce2aa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce2930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816530 .functor BUFZ 1, v0x60000038e250_0, C4<0>, C4<0>, C4<0>;
v0x60000038e010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038e0a0_0 .net "d", 0 0, L_0x6000005675c0;  alias, 1 drivers
v0x60000038e130_0 .net "q", 0 0, L_0x600001816530;  alias, 1 drivers
v0x60000038e1c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038e250_0 .var "state", 0 0;
v0x60000038e2e0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce2c10 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f11f0 .functor BUFT 1, L_0x600000567660, C4<0>, C4<0>, C4<0>;
L_0x6000018f1260 .functor BUFT 1, L_0x6000018f11f0, C4<0>, C4<0>, C4<0>;
L_0x6000018f12d0 .functor BUFT 1, L_0x600000567660, C4<0>, C4<0>, C4<0>;
o0x7fcf318c65c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1340 .functor BUFT 1, o0x7fcf318c65c8, C4<0>, C4<0>, C4<0>;
v0x60000038ed90_0 .net8 "Bitline1", 0 0, p0x7fcf318c6508;  1 drivers, strength-aware
v0x60000038ee20_0 .net8 "Bitline2", 0 0, p0x7fcf318c6538;  1 drivers, strength-aware
v0x60000038eeb0_0 .net "D", 0 0, L_0x600000567660;  1 drivers
v0x60000038ef40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038efd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038f060_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038f0f0_0 .net *"_ivl_0", 0 0, L_0x6000018f11f0;  1 drivers
v0x60000038f180_0 .net *"_ivl_6", 0 0, L_0x6000018f12d0;  1 drivers
; Elide local net with no drivers, v0x60000038f210_0 name=_ivl_8
v0x60000038f2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038f330_0 .net "dffOut", 0 0, L_0x6000018165a0;  1 drivers
v0x60000038f3c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce2d80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce2c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018165a0 .functor BUFZ 1, v0x60000038ec70_0, C4<0>, C4<0>, C4<0>;
v0x60000038ea30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038eac0_0 .net "d", 0 0, L_0x600000567660;  alias, 1 drivers
v0x60000038eb50_0 .net "q", 0 0, L_0x6000018165a0;  alias, 1 drivers
v0x60000038ebe0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038ec70_0 .var "state", 0 0;
v0x60000038ed00_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce2ef0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f13b0 .functor BUFT 1, L_0x600000567700, C4<0>, C4<0>, C4<0>;
L_0x6000018f1420 .functor BUFT 1, L_0x6000018f13b0, C4<0>, C4<0>, C4<0>;
L_0x6000018f1490 .functor BUFT 1, L_0x600000567700, C4<0>, C4<0>, C4<0>;
o0x7fcf318c69b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1500 .functor BUFT 1, o0x7fcf318c69b8, C4<0>, C4<0>, C4<0>;
v0x60000038f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf318c68f8;  1 drivers, strength-aware
v0x60000038f840_0 .net8 "Bitline2", 0 0, p0x7fcf318c6928;  1 drivers, strength-aware
v0x60000038f8d0_0 .net "D", 0 0, L_0x600000567700;  1 drivers
v0x60000038f960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x60000038f9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x60000038fa80_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000038fb10_0 .net *"_ivl_0", 0 0, L_0x6000018f13b0;  1 drivers
v0x60000038fba0_0 .net *"_ivl_6", 0 0, L_0x6000018f1490;  1 drivers
; Elide local net with no drivers, v0x60000038fc30_0 name=_ivl_8
v0x60000038fcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038fd50_0 .net "dffOut", 0 0, L_0x600001816610;  1 drivers
v0x60000038fde0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce3060 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce2ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816610 .functor BUFZ 1, v0x60000038f690_0, C4<0>, C4<0>, C4<0>;
v0x60000038f450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038f4e0_0 .net "d", 0 0, L_0x600000567700;  alias, 1 drivers
v0x60000038f570_0 .net "q", 0 0, L_0x600001816610;  alias, 1 drivers
v0x60000038f600_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000038f690_0 .var "state", 0 0;
v0x60000038f720_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce31d0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1570 .functor BUFT 1, L_0x6000005677a0, C4<0>, C4<0>, C4<0>;
L_0x6000018f15e0 .functor BUFT 1, L_0x6000018f1570, C4<0>, C4<0>, C4<0>;
L_0x6000018f1650 .functor BUFT 1, L_0x6000005677a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c6da8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f16c0 .functor BUFT 1, o0x7fcf318c6da8, C4<0>, C4<0>, C4<0>;
v0x600000380240_0 .net8 "Bitline1", 0 0, p0x7fcf318c6ce8;  1 drivers, strength-aware
v0x6000003802d0_0 .net8 "Bitline2", 0 0, p0x7fcf318c6d18;  1 drivers, strength-aware
v0x600000380360_0 .net "D", 0 0, L_0x6000005677a0;  1 drivers
v0x6000003803f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x600000380480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000380510_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003805a0_0 .net *"_ivl_0", 0 0, L_0x6000018f1570;  1 drivers
v0x600000380630_0 .net *"_ivl_6", 0 0, L_0x6000018f1650;  1 drivers
; Elide local net with no drivers, v0x6000003806c0_0 name=_ivl_8
v0x600000380750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003807e0_0 .net "dffOut", 0 0, L_0x600001816680;  1 drivers
v0x600000380870_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce3340 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce31d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816680 .functor BUFZ 1, v0x600000380120_0, C4<0>, C4<0>, C4<0>;
v0x60000038fe70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000038ff00_0 .net "d", 0 0, L_0x6000005677a0;  alias, 1 drivers
v0x600000380000_0 .net "q", 0 0, L_0x600001816680;  alias, 1 drivers
v0x600000380090_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000380120_0 .var "state", 0 0;
v0x6000003801b0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce34b0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1730 .functor BUFT 1, L_0x600000567840, C4<0>, C4<0>, C4<0>;
L_0x6000018f17a0 .functor BUFT 1, L_0x6000018f1730, C4<0>, C4<0>, C4<0>;
L_0x6000018f1810 .functor BUFT 1, L_0x600000567840, C4<0>, C4<0>, C4<0>;
o0x7fcf318c7198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1880 .functor BUFT 1, o0x7fcf318c7198, C4<0>, C4<0>, C4<0>;
v0x600000380c60_0 .net8 "Bitline1", 0 0, p0x7fcf318c70d8;  1 drivers, strength-aware
v0x600000380cf0_0 .net8 "Bitline2", 0 0, p0x7fcf318c7108;  1 drivers, strength-aware
v0x600000380d80_0 .net "D", 0 0, L_0x600000567840;  1 drivers
v0x600000380e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x600000380ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000380f30_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000380fc0_0 .net *"_ivl_0", 0 0, L_0x6000018f1730;  1 drivers
v0x600000381050_0 .net *"_ivl_6", 0 0, L_0x6000018f1810;  1 drivers
; Elide local net with no drivers, v0x6000003810e0_0 name=_ivl_8
v0x600000381170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000381200_0 .net "dffOut", 0 0, L_0x6000018166f0;  1 drivers
v0x600000381290_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce3620 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce34b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018166f0 .functor BUFZ 1, v0x600000380b40_0, C4<0>, C4<0>, C4<0>;
v0x600000380900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000380990_0 .net "d", 0 0, L_0x600000567840;  alias, 1 drivers
v0x600000380a20_0 .net "q", 0 0, L_0x6000018166f0;  alias, 1 drivers
v0x600000380ab0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000380b40_0 .var "state", 0 0;
v0x600000380bd0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce3790 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f18f0 .functor BUFT 1, L_0x6000005678e0, C4<0>, C4<0>, C4<0>;
L_0x6000018f1960 .functor BUFT 1, L_0x6000018f18f0, C4<0>, C4<0>, C4<0>;
L_0x6000018f19d0 .functor BUFT 1, L_0x6000005678e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c7588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1a40 .functor BUFT 1, o0x7fcf318c7588, C4<0>, C4<0>, C4<0>;
v0x600000381680_0 .net8 "Bitline1", 0 0, p0x7fcf318c74c8;  1 drivers, strength-aware
v0x600000381710_0 .net8 "Bitline2", 0 0, p0x7fcf318c74f8;  1 drivers, strength-aware
v0x6000003817a0_0 .net "D", 0 0, L_0x6000005678e0;  1 drivers
v0x600000381830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x6000003818c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000381950_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003819e0_0 .net *"_ivl_0", 0 0, L_0x6000018f18f0;  1 drivers
v0x600000381a70_0 .net *"_ivl_6", 0 0, L_0x6000018f19d0;  1 drivers
; Elide local net with no drivers, v0x600000381b00_0 name=_ivl_8
v0x600000381b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000381c20_0 .net "dffOut", 0 0, L_0x600001816760;  1 drivers
v0x600000381cb0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce3900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce3790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816760 .functor BUFZ 1, v0x600000381560_0, C4<0>, C4<0>, C4<0>;
v0x600000381320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003813b0_0 .net "d", 0 0, L_0x6000005678e0;  alias, 1 drivers
v0x600000381440_0 .net "q", 0 0, L_0x600001816760;  alias, 1 drivers
v0x6000003814d0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000381560_0 .var "state", 0 0;
v0x6000003815f0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce3a70 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1ab0 .functor BUFT 1, L_0x600000567980, C4<0>, C4<0>, C4<0>;
L_0x6000018f1b20 .functor BUFT 1, L_0x6000018f1ab0, C4<0>, C4<0>, C4<0>;
L_0x6000018f1b90 .functor BUFT 1, L_0x600000567980, C4<0>, C4<0>, C4<0>;
o0x7fcf318c7978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1c00 .functor BUFT 1, o0x7fcf318c7978, C4<0>, C4<0>, C4<0>;
v0x6000003820a0_0 .net8 "Bitline1", 0 0, p0x7fcf318c78b8;  1 drivers, strength-aware
v0x600000382130_0 .net8 "Bitline2", 0 0, p0x7fcf318c78e8;  1 drivers, strength-aware
v0x6000003821c0_0 .net "D", 0 0, L_0x600000567980;  1 drivers
v0x600000382250_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x6000003822e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000382370_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000382400_0 .net *"_ivl_0", 0 0, L_0x6000018f1ab0;  1 drivers
v0x600000382490_0 .net *"_ivl_6", 0 0, L_0x6000018f1b90;  1 drivers
; Elide local net with no drivers, v0x600000382520_0 name=_ivl_8
v0x6000003825b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000382640_0 .net "dffOut", 0 0, L_0x6000018167d0;  1 drivers
v0x6000003826d0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce3be0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce3a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018167d0 .functor BUFZ 1, v0x600000381f80_0, C4<0>, C4<0>, C4<0>;
v0x600000381d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000381dd0_0 .net "d", 0 0, L_0x600000567980;  alias, 1 drivers
v0x600000381e60_0 .net "q", 0 0, L_0x6000018167d0;  alias, 1 drivers
v0x600000381ef0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000381f80_0 .var "state", 0 0;
v0x600000382010_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce3d50 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1c70 .functor BUFT 1, L_0x600000567a20, C4<0>, C4<0>, C4<0>;
L_0x6000018f1ce0 .functor BUFT 1, L_0x6000018f1c70, C4<0>, C4<0>, C4<0>;
L_0x6000018f1d50 .functor BUFT 1, L_0x600000567a20, C4<0>, C4<0>, C4<0>;
o0x7fcf318c7d68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1dc0 .functor BUFT 1, o0x7fcf318c7d68, C4<0>, C4<0>, C4<0>;
v0x600000382ac0_0 .net8 "Bitline1", 0 0, p0x7fcf318c7ca8;  1 drivers, strength-aware
v0x600000382b50_0 .net8 "Bitline2", 0 0, p0x7fcf318c7cd8;  1 drivers, strength-aware
v0x600000382be0_0 .net "D", 0 0, L_0x600000567a20;  1 drivers
v0x600000382c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x600000382d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000382d90_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000382e20_0 .net *"_ivl_0", 0 0, L_0x6000018f1c70;  1 drivers
v0x600000382eb0_0 .net *"_ivl_6", 0 0, L_0x6000018f1d50;  1 drivers
; Elide local net with no drivers, v0x600000382f40_0 name=_ivl_8
v0x600000382fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000383060_0 .net "dffOut", 0 0, L_0x600001816840;  1 drivers
v0x6000003830f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce3ec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce3d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816840 .functor BUFZ 1, v0x6000003829a0_0, C4<0>, C4<0>, C4<0>;
v0x600000382760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003827f0_0 .net "d", 0 0, L_0x600000567a20;  alias, 1 drivers
v0x600000382880_0 .net "q", 0 0, L_0x600001816840;  alias, 1 drivers
v0x600000382910_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003829a0_0 .var "state", 0 0;
v0x600000382a30_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce4030 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1e30 .functor BUFT 1, L_0x600000567ac0, C4<0>, C4<0>, C4<0>;
L_0x6000018f1ea0 .functor BUFT 1, L_0x6000018f1e30, C4<0>, C4<0>, C4<0>;
L_0x6000018f1f10 .functor BUFT 1, L_0x600000567ac0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c8158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f1f80 .functor BUFT 1, o0x7fcf318c8158, C4<0>, C4<0>, C4<0>;
v0x6000003834e0_0 .net8 "Bitline1", 0 0, p0x7fcf318c8098;  1 drivers, strength-aware
v0x600000383570_0 .net8 "Bitline2", 0 0, p0x7fcf318c80c8;  1 drivers, strength-aware
v0x600000383600_0 .net "D", 0 0, L_0x600000567ac0;  1 drivers
v0x600000383690_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x600000383720_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x6000003837b0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000383840_0 .net *"_ivl_0", 0 0, L_0x6000018f1e30;  1 drivers
v0x6000003838d0_0 .net *"_ivl_6", 0 0, L_0x6000018f1f10;  1 drivers
; Elide local net with no drivers, v0x600000383960_0 name=_ivl_8
v0x6000003839f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000383a80_0 .net "dffOut", 0 0, L_0x6000018168b0;  1 drivers
v0x600000383b10_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce41a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce4030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018168b0 .functor BUFZ 1, v0x6000003833c0_0, C4<0>, C4<0>, C4<0>;
v0x600000383180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000383210_0 .net "d", 0 0, L_0x600000567ac0;  alias, 1 drivers
v0x6000003832a0_0 .net "q", 0 0, L_0x6000018168b0;  alias, 1 drivers
v0x600000383330_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003833c0_0 .var "state", 0 0;
v0x600000383450_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce4310 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f1ff0 .functor BUFT 1, L_0x600000567b60, C4<0>, C4<0>, C4<0>;
L_0x6000018f2060 .functor BUFT 1, L_0x6000018f1ff0, C4<0>, C4<0>, C4<0>;
L_0x6000018f20d0 .functor BUFT 1, L_0x600000567b60, C4<0>, C4<0>, C4<0>;
o0x7fcf318c8548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f2140 .functor BUFT 1, o0x7fcf318c8548, C4<0>, C4<0>, C4<0>;
v0x600000383f00_0 .net8 "Bitline1", 0 0, p0x7fcf318c8488;  1 drivers, strength-aware
v0x600000384000_0 .net8 "Bitline2", 0 0, p0x7fcf318c84b8;  1 drivers, strength-aware
v0x600000384090_0 .net "D", 0 0, L_0x600000567b60;  1 drivers
v0x600000384120_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x6000003841b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000384240_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003842d0_0 .net *"_ivl_0", 0 0, L_0x6000018f1ff0;  1 drivers
v0x600000384360_0 .net *"_ivl_6", 0 0, L_0x6000018f20d0;  1 drivers
; Elide local net with no drivers, v0x6000003843f0_0 name=_ivl_8
v0x600000384480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000384510_0 .net "dffOut", 0 0, L_0x600001816920;  1 drivers
v0x6000003845a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce4480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce4310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816920 .functor BUFZ 1, v0x600000383de0_0, C4<0>, C4<0>, C4<0>;
v0x600000383ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000383c30_0 .net "d", 0 0, L_0x600000567b60;  alias, 1 drivers
v0x600000383cc0_0 .net "q", 0 0, L_0x600001816920;  alias, 1 drivers
v0x600000383d50_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000383de0_0 .var "state", 0 0;
v0x600000383e70_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce45f0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cb02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f21b0 .functor BUFT 1, L_0x600000567c00, C4<0>, C4<0>, C4<0>;
L_0x6000018f2220 .functor BUFT 1, L_0x6000018f21b0, C4<0>, C4<0>, C4<0>;
L_0x6000018f2290 .functor BUFT 1, L_0x600000567c00, C4<0>, C4<0>, C4<0>;
o0x7fcf318c8938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f2300 .functor BUFT 1, o0x7fcf318c8938, C4<0>, C4<0>, C4<0>;
v0x600000384990_0 .net8 "Bitline1", 0 0, p0x7fcf318c8878;  1 drivers, strength-aware
v0x600000384a20_0 .net8 "Bitline2", 0 0, p0x7fcf318c88a8;  1 drivers, strength-aware
v0x600000384ab0_0 .net "D", 0 0, L_0x600000567c00;  1 drivers
v0x600000384b40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95e28;  alias, 1 drivers
v0x600000384bd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95e70;  alias, 1 drivers
v0x600000384c60_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000384cf0_0 .net *"_ivl_0", 0 0, L_0x6000018f21b0;  1 drivers
v0x600000384d80_0 .net *"_ivl_6", 0 0, L_0x6000018f2290;  1 drivers
; Elide local net with no drivers, v0x600000384e10_0 name=_ivl_8
v0x600000384ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000384f30_0 .net "dffOut", 0 0, L_0x600001816990;  1 drivers
v0x600000384fc0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce4760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce45f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816990 .functor BUFZ 1, v0x600000384870_0, C4<0>, C4<0>, C4<0>;
v0x600000384630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003846c0_0 .net "d", 0 0, L_0x600000567c00;  alias, 1 drivers
v0x600000384750_0 .net "q", 0 0, L_0x600001816990;  alias, 1 drivers
v0x6000003847e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000384870_0 .var "state", 0 0;
v0x600000384900_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce4cd0 .scope module, "oldPC_reg" "Register" 17 50, 5 98 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000039f7b0_0 .net8 "Bitline1", 15 0, p0x7fcf318ccc58;  alias, 0 drivers, strength-aware
o0x7fcf318ccc88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0f40 .island tran;
p0x7fcf318ccc88 .port I0x6000033f0f40, o0x7fcf318ccc88;
v0x60000039f840_0 .net8 "Bitline2", 15 0, p0x7fcf318ccc88;  0 drivers, strength-aware
v0x60000039f8d0_0 .net8 "D", 15 0, p0x7fcf318cccb8;  alias, 0 drivers, strength-aware
L_0x7fcf32d95d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000039f960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  1 drivers
L_0x7fcf32d95de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000039f9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  1 drivers
v0x60000039fa80_0 .net "WriteReg", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039fb10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039fba0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
L_0x6000005668a0 .part p0x7fcf318cccb8, 0, 1;
L_0x600000566940 .part p0x7fcf318cccb8, 1, 1;
L_0x6000005669e0 .part p0x7fcf318cccb8, 2, 1;
L_0x600000566a80 .part p0x7fcf318cccb8, 3, 1;
L_0x600000566b20 .part p0x7fcf318cccb8, 4, 1;
L_0x600000566bc0 .part p0x7fcf318cccb8, 5, 1;
L_0x600000566c60 .part p0x7fcf318cccb8, 6, 1;
L_0x600000566d00 .part p0x7fcf318cccb8, 7, 1;
L_0x600000566da0 .part p0x7fcf318cccb8, 8, 1;
L_0x600000566e40 .part p0x7fcf318cccb8, 9, 1;
L_0x600000566ee0 .part p0x7fcf318cccb8, 10, 1;
L_0x600000566f80 .part p0x7fcf318cccb8, 11, 1;
L_0x600000567020 .part p0x7fcf318cccb8, 12, 1;
L_0x6000005670c0 .part p0x7fcf318cccb8, 13, 1;
L_0x600000567160 .part p0x7fcf318cccb8, 14, 1;
L_0x600000567200 .part p0x7fcf318cccb8, 15, 1;
p0x7fcf318c8e78 .port I0x6000033f0f20, L_0x6000018febc0;
 .tranvp 16 1 0, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318c8e78;
p0x7fcf318c92c8 .port I0x6000033f0f20, L_0x6000018fed80;
 .tranvp 16 1 1, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318c92c8;
p0x7fcf318c96b8 .port I0x6000033f0f20, L_0x6000018fef40;
 .tranvp 16 1 2, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318c96b8;
p0x7fcf318c9aa8 .port I0x6000033f0f20, L_0x6000018ff100;
 .tranvp 16 1 3, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318c9aa8;
p0x7fcf318c9e98 .port I0x6000033f0f20, L_0x6000018ff2c0;
 .tranvp 16 1 4, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318c9e98;
p0x7fcf318ca288 .port I0x6000033f0f20, L_0x6000018ff480;
 .tranvp 16 1 5, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318ca288;
p0x7fcf318ca678 .port I0x6000033f0f20, L_0x6000018ff640;
 .tranvp 16 1 6, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318ca678;
p0x7fcf318caa68 .port I0x6000033f0f20, L_0x6000018ff800;
 .tranvp 16 1 7, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318caa68;
p0x7fcf318cae58 .port I0x6000033f0f20, L_0x6000018ff9c0;
 .tranvp 16 1 8, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cae58;
p0x7fcf318cb248 .port I0x6000033f0f20, L_0x6000018ffb80;
 .tranvp 16 1 9, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cb248;
p0x7fcf318cb638 .port I0x6000033f0f20, L_0x6000018ffd40;
 .tranvp 16 1 10, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cb638;
p0x7fcf318cba28 .port I0x6000033f0f20, L_0x6000018fff00;
 .tranvp 16 1 11, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cba28;
p0x7fcf318cbe18 .port I0x6000033f0f20, L_0x6000018f00e0;
 .tranvp 16 1 12, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cbe18;
p0x7fcf318cc208 .port I0x6000033f0f20, L_0x6000018f02a0;
 .tranvp 16 1 13, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cc208;
p0x7fcf318cc5f8 .port I0x6000033f0f20, L_0x6000018f0460;
 .tranvp 16 1 14, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cc5f8;
p0x7fcf318cc9e8 .port I0x6000033f0f20, L_0x6000018f0620;
 .tranvp 16 1 15, I0x6000033f0f20, p0x7fcf318ccc58 p0x7fcf318cc9e8;
p0x7fcf318c8ea8 .port I0x6000033f0f40, L_0x6000018feca0;
 .tranvp 16 1 0, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318c8ea8;
p0x7fcf318c92f8 .port I0x6000033f0f40, L_0x6000018fee60;
 .tranvp 16 1 1, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318c92f8;
p0x7fcf318c96e8 .port I0x6000033f0f40, L_0x6000018ff020;
 .tranvp 16 1 2, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318c96e8;
p0x7fcf318c9ad8 .port I0x6000033f0f40, L_0x6000018ff1e0;
 .tranvp 16 1 3, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318c9ad8;
p0x7fcf318c9ec8 .port I0x6000033f0f40, L_0x6000018ff3a0;
 .tranvp 16 1 4, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318c9ec8;
p0x7fcf318ca2b8 .port I0x6000033f0f40, L_0x6000018ff560;
 .tranvp 16 1 5, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318ca2b8;
p0x7fcf318ca6a8 .port I0x6000033f0f40, L_0x6000018ff720;
 .tranvp 16 1 6, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318ca6a8;
p0x7fcf318caa98 .port I0x6000033f0f40, L_0x6000018ff8e0;
 .tranvp 16 1 7, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318caa98;
p0x7fcf318cae88 .port I0x6000033f0f40, L_0x6000018ffaa0;
 .tranvp 16 1 8, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cae88;
p0x7fcf318cb278 .port I0x6000033f0f40, L_0x6000018ffc60;
 .tranvp 16 1 9, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cb278;
p0x7fcf318cb668 .port I0x6000033f0f40, L_0x6000018ffe20;
 .tranvp 16 1 10, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cb668;
p0x7fcf318cba58 .port I0x6000033f0f40, L_0x6000018f0000;
 .tranvp 16 1 11, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cba58;
p0x7fcf318cbe48 .port I0x6000033f0f40, L_0x6000018f01c0;
 .tranvp 16 1 12, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cbe48;
p0x7fcf318cc238 .port I0x6000033f0f40, L_0x6000018f0380;
 .tranvp 16 1 13, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cc238;
p0x7fcf318cc628 .port I0x6000033f0f40, L_0x6000018f0540;
 .tranvp 16 1 14, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cc628;
p0x7fcf318cca18 .port I0x6000033f0f40, L_0x6000018f0700;
 .tranvp 16 1 15, I0x6000033f0f40, p0x7fcf318ccc88 p0x7fcf318cca18;
S_0x7fcf31ce4e40 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018feb50 .functor BUFT 1, L_0x6000005668a0, C4<0>, C4<0>, C4<0>;
L_0x6000018febc0 .functor BUFT 1, L_0x6000018feb50, C4<0>, C4<0>, C4<0>;
L_0x6000018fec30 .functor BUFT 1, L_0x6000005668a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c8f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018feca0 .functor BUFT 1, o0x7fcf318c8f98, C4<0>, C4<0>, C4<0>;
v0x600000385830_0 .net8 "Bitline1", 0 0, p0x7fcf318c8e78;  1 drivers, strength-aware
v0x6000003858c0_0 .net8 "Bitline2", 0 0, p0x7fcf318c8ea8;  1 drivers, strength-aware
v0x600000385950_0 .net "D", 0 0, L_0x6000005668a0;  1 drivers
v0x6000003859e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x600000385a70_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x600000385b00_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000385b90_0 .net *"_ivl_0", 0 0, L_0x6000018feb50;  1 drivers
v0x600000385c20_0 .net *"_ivl_6", 0 0, L_0x6000018fec30;  1 drivers
; Elide local net with no drivers, v0x600000385cb0_0 name=_ivl_8
v0x600000385d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000385dd0_0 .net "dffOut", 0 0, L_0x600001815c00;  1 drivers
v0x600000385e60_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce4fb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce4e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815c00 .functor BUFZ 1, v0x600000385710_0, C4<0>, C4<0>, C4<0>;
v0x6000003854d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000385560_0 .net "d", 0 0, L_0x6000005668a0;  alias, 1 drivers
v0x6000003855f0_0 .net "q", 0 0, L_0x600001815c00;  alias, 1 drivers
v0x600000385680_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000385710_0 .var "state", 0 0;
v0x6000003857a0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce5120 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018fed10 .functor BUFT 1, L_0x600000566940, C4<0>, C4<0>, C4<0>;
L_0x6000018fed80 .functor BUFT 1, L_0x6000018fed10, C4<0>, C4<0>, C4<0>;
L_0x6000018fedf0 .functor BUFT 1, L_0x600000566940, C4<0>, C4<0>, C4<0>;
o0x7fcf318c9388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018fee60 .functor BUFT 1, o0x7fcf318c9388, C4<0>, C4<0>, C4<0>;
v0x600000386250_0 .net8 "Bitline1", 0 0, p0x7fcf318c92c8;  1 drivers, strength-aware
v0x6000003862e0_0 .net8 "Bitline2", 0 0, p0x7fcf318c92f8;  1 drivers, strength-aware
v0x600000386370_0 .net "D", 0 0, L_0x600000566940;  1 drivers
v0x600000386400_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x600000386490_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x600000386520_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003865b0_0 .net *"_ivl_0", 0 0, L_0x6000018fed10;  1 drivers
v0x600000386640_0 .net *"_ivl_6", 0 0, L_0x6000018fedf0;  1 drivers
; Elide local net with no drivers, v0x6000003866d0_0 name=_ivl_8
v0x600000386760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003867f0_0 .net "dffOut", 0 0, L_0x600001815c70;  1 drivers
v0x600000386880_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce5290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce5120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815c70 .functor BUFZ 1, v0x600000386130_0, C4<0>, C4<0>, C4<0>;
v0x600000385ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000385f80_0 .net "d", 0 0, L_0x600000566940;  alias, 1 drivers
v0x600000386010_0 .net "q", 0 0, L_0x600001815c70;  alias, 1 drivers
v0x6000003860a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000386130_0 .var "state", 0 0;
v0x6000003861c0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce5400 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018feed0 .functor BUFT 1, L_0x6000005669e0, C4<0>, C4<0>, C4<0>;
L_0x6000018fef40 .functor BUFT 1, L_0x6000018feed0, C4<0>, C4<0>, C4<0>;
L_0x6000018fefb0 .functor BUFT 1, L_0x6000005669e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318c9778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ff020 .functor BUFT 1, o0x7fcf318c9778, C4<0>, C4<0>, C4<0>;
v0x600000386c70_0 .net8 "Bitline1", 0 0, p0x7fcf318c96b8;  1 drivers, strength-aware
v0x600000386d00_0 .net8 "Bitline2", 0 0, p0x7fcf318c96e8;  1 drivers, strength-aware
v0x600000386d90_0 .net "D", 0 0, L_0x6000005669e0;  1 drivers
v0x600000386e20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x600000386eb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x600000386f40_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000386fd0_0 .net *"_ivl_0", 0 0, L_0x6000018feed0;  1 drivers
v0x600000387060_0 .net *"_ivl_6", 0 0, L_0x6000018fefb0;  1 drivers
; Elide local net with no drivers, v0x6000003870f0_0 name=_ivl_8
v0x600000387180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000387210_0 .net "dffOut", 0 0, L_0x600001815ce0;  1 drivers
v0x6000003872a0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce5570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce5400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815ce0 .functor BUFZ 1, v0x600000386b50_0, C4<0>, C4<0>, C4<0>;
v0x600000386910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003869a0_0 .net "d", 0 0, L_0x6000005669e0;  alias, 1 drivers
v0x600000386a30_0 .net "q", 0 0, L_0x600001815ce0;  alias, 1 drivers
v0x600000386ac0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000386b50_0 .var "state", 0 0;
v0x600000386be0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce56e0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ff090 .functor BUFT 1, L_0x600000566a80, C4<0>, C4<0>, C4<0>;
L_0x6000018ff100 .functor BUFT 1, L_0x6000018ff090, C4<0>, C4<0>, C4<0>;
L_0x6000018ff170 .functor BUFT 1, L_0x600000566a80, C4<0>, C4<0>, C4<0>;
o0x7fcf318c9b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ff1e0 .functor BUFT 1, o0x7fcf318c9b68, C4<0>, C4<0>, C4<0>;
v0x600000387690_0 .net8 "Bitline1", 0 0, p0x7fcf318c9aa8;  1 drivers, strength-aware
v0x600000387720_0 .net8 "Bitline2", 0 0, p0x7fcf318c9ad8;  1 drivers, strength-aware
v0x6000003877b0_0 .net "D", 0 0, L_0x600000566a80;  1 drivers
v0x600000387840_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x6000003878d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x600000387960_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003879f0_0 .net *"_ivl_0", 0 0, L_0x6000018ff090;  1 drivers
v0x600000387a80_0 .net *"_ivl_6", 0 0, L_0x6000018ff170;  1 drivers
; Elide local net with no drivers, v0x600000387b10_0 name=_ivl_8
v0x600000387ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000387c30_0 .net "dffOut", 0 0, L_0x600001815d50;  1 drivers
v0x600000387cc0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce5850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815d50 .functor BUFZ 1, v0x600000387570_0, C4<0>, C4<0>, C4<0>;
v0x600000387330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003873c0_0 .net "d", 0 0, L_0x600000566a80;  alias, 1 drivers
v0x600000387450_0 .net "q", 0 0, L_0x600001815d50;  alias, 1 drivers
v0x6000003874e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000387570_0 .var "state", 0 0;
v0x600000387600_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce59c0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ff250 .functor BUFT 1, L_0x600000566b20, C4<0>, C4<0>, C4<0>;
L_0x6000018ff2c0 .functor BUFT 1, L_0x6000018ff250, C4<0>, C4<0>, C4<0>;
L_0x6000018ff330 .functor BUFT 1, L_0x600000566b20, C4<0>, C4<0>, C4<0>;
o0x7fcf318c9f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ff3a0 .functor BUFT 1, o0x7fcf318c9f58, C4<0>, C4<0>, C4<0>;
v0x600000398120_0 .net8 "Bitline1", 0 0, p0x7fcf318c9e98;  1 drivers, strength-aware
v0x6000003981b0_0 .net8 "Bitline2", 0 0, p0x7fcf318c9ec8;  1 drivers, strength-aware
v0x600000398240_0 .net "D", 0 0, L_0x600000566b20;  1 drivers
v0x6000003982d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x600000398360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x6000003983f0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000398480_0 .net *"_ivl_0", 0 0, L_0x6000018ff250;  1 drivers
v0x600000398510_0 .net *"_ivl_6", 0 0, L_0x6000018ff330;  1 drivers
; Elide local net with no drivers, v0x6000003985a0_0 name=_ivl_8
v0x600000398630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003986c0_0 .net "dffOut", 0 0, L_0x600001815dc0;  1 drivers
v0x600000398750_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce5b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce59c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815dc0 .functor BUFZ 1, v0x600000398000_0, C4<0>, C4<0>, C4<0>;
v0x600000387d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000387de0_0 .net "d", 0 0, L_0x600000566b20;  alias, 1 drivers
v0x600000387e70_0 .net "q", 0 0, L_0x600001815dc0;  alias, 1 drivers
v0x600000387f00_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000398000_0 .var "state", 0 0;
v0x600000398090_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce5ca0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ff410 .functor BUFT 1, L_0x600000566bc0, C4<0>, C4<0>, C4<0>;
L_0x6000018ff480 .functor BUFT 1, L_0x6000018ff410, C4<0>, C4<0>, C4<0>;
L_0x6000018ff4f0 .functor BUFT 1, L_0x600000566bc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ca348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ff560 .functor BUFT 1, o0x7fcf318ca348, C4<0>, C4<0>, C4<0>;
v0x600000398b40_0 .net8 "Bitline1", 0 0, p0x7fcf318ca288;  1 drivers, strength-aware
v0x600000398bd0_0 .net8 "Bitline2", 0 0, p0x7fcf318ca2b8;  1 drivers, strength-aware
v0x600000398c60_0 .net "D", 0 0, L_0x600000566bc0;  1 drivers
v0x600000398cf0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x600000398d80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x600000398e10_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x600000398ea0_0 .net *"_ivl_0", 0 0, L_0x6000018ff410;  1 drivers
v0x600000398f30_0 .net *"_ivl_6", 0 0, L_0x6000018ff4f0;  1 drivers
; Elide local net with no drivers, v0x600000398fc0_0 name=_ivl_8
v0x600000399050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003990e0_0 .net "dffOut", 0 0, L_0x600001815e30;  1 drivers
v0x600000399170_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce5e10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce5ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815e30 .functor BUFZ 1, v0x600000398a20_0, C4<0>, C4<0>, C4<0>;
v0x6000003987e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000398870_0 .net "d", 0 0, L_0x600000566bc0;  alias, 1 drivers
v0x600000398900_0 .net "q", 0 0, L_0x600001815e30;  alias, 1 drivers
v0x600000398990_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000398a20_0 .var "state", 0 0;
v0x600000398ab0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce5f80 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ff5d0 .functor BUFT 1, L_0x600000566c60, C4<0>, C4<0>, C4<0>;
L_0x6000018ff640 .functor BUFT 1, L_0x6000018ff5d0, C4<0>, C4<0>, C4<0>;
L_0x6000018ff6b0 .functor BUFT 1, L_0x600000566c60, C4<0>, C4<0>, C4<0>;
o0x7fcf318ca738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ff720 .functor BUFT 1, o0x7fcf318ca738, C4<0>, C4<0>, C4<0>;
v0x600000399560_0 .net8 "Bitline1", 0 0, p0x7fcf318ca678;  1 drivers, strength-aware
v0x6000003995f0_0 .net8 "Bitline2", 0 0, p0x7fcf318ca6a8;  1 drivers, strength-aware
v0x600000399680_0 .net "D", 0 0, L_0x600000566c60;  1 drivers
v0x600000399710_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x6000003997a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x600000399830_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x6000003998c0_0 .net *"_ivl_0", 0 0, L_0x6000018ff5d0;  1 drivers
v0x600000399950_0 .net *"_ivl_6", 0 0, L_0x6000018ff6b0;  1 drivers
; Elide local net with no drivers, v0x6000003999e0_0 name=_ivl_8
v0x600000399a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000399b00_0 .net "dffOut", 0 0, L_0x600001815ea0;  1 drivers
v0x600000399b90_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce60f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce5f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815ea0 .functor BUFZ 1, v0x600000399440_0, C4<0>, C4<0>, C4<0>;
v0x600000399200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000399290_0 .net "d", 0 0, L_0x600000566c60;  alias, 1 drivers
v0x600000399320_0 .net "q", 0 0, L_0x600001815ea0;  alias, 1 drivers
v0x6000003993b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000399440_0 .var "state", 0 0;
v0x6000003994d0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce6260 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ff790 .functor BUFT 1, L_0x600000566d00, C4<0>, C4<0>, C4<0>;
L_0x6000018ff800 .functor BUFT 1, L_0x6000018ff790, C4<0>, C4<0>, C4<0>;
L_0x6000018ff870 .functor BUFT 1, L_0x600000566d00, C4<0>, C4<0>, C4<0>;
o0x7fcf318cab28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ff8e0 .functor BUFT 1, o0x7fcf318cab28, C4<0>, C4<0>, C4<0>;
v0x600000399f80_0 .net8 "Bitline1", 0 0, p0x7fcf318caa68;  1 drivers, strength-aware
v0x60000039a010_0 .net8 "Bitline2", 0 0, p0x7fcf318caa98;  1 drivers, strength-aware
v0x60000039a0a0_0 .net "D", 0 0, L_0x600000566d00;  1 drivers
v0x60000039a130_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039a1c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039a250_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039a2e0_0 .net *"_ivl_0", 0 0, L_0x6000018ff790;  1 drivers
v0x60000039a370_0 .net *"_ivl_6", 0 0, L_0x6000018ff870;  1 drivers
; Elide local net with no drivers, v0x60000039a400_0 name=_ivl_8
v0x60000039a490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039a520_0 .net "dffOut", 0 0, L_0x600001815f10;  1 drivers
v0x60000039a5b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce63d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce6260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815f10 .functor BUFZ 1, v0x600000399e60_0, C4<0>, C4<0>, C4<0>;
v0x600000399c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000399cb0_0 .net "d", 0 0, L_0x600000566d00;  alias, 1 drivers
v0x600000399d40_0 .net "q", 0 0, L_0x600001815f10;  alias, 1 drivers
v0x600000399dd0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000399e60_0 .var "state", 0 0;
v0x600000399ef0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce6540 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ff950 .functor BUFT 1, L_0x600000566da0, C4<0>, C4<0>, C4<0>;
L_0x6000018ff9c0 .functor BUFT 1, L_0x6000018ff950, C4<0>, C4<0>, C4<0>;
L_0x6000018ffa30 .functor BUFT 1, L_0x600000566da0, C4<0>, C4<0>, C4<0>;
o0x7fcf318caf18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ffaa0 .functor BUFT 1, o0x7fcf318caf18, C4<0>, C4<0>, C4<0>;
v0x60000039a9a0_0 .net8 "Bitline1", 0 0, p0x7fcf318cae58;  1 drivers, strength-aware
v0x60000039aa30_0 .net8 "Bitline2", 0 0, p0x7fcf318cae88;  1 drivers, strength-aware
v0x60000039aac0_0 .net "D", 0 0, L_0x600000566da0;  1 drivers
v0x60000039ab50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039abe0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039ac70_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039ad00_0 .net *"_ivl_0", 0 0, L_0x6000018ff950;  1 drivers
v0x60000039ad90_0 .net *"_ivl_6", 0 0, L_0x6000018ffa30;  1 drivers
; Elide local net with no drivers, v0x60000039ae20_0 name=_ivl_8
v0x60000039aeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039af40_0 .net "dffOut", 0 0, L_0x600001815f80;  1 drivers
v0x60000039afd0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce66b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce6540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815f80 .functor BUFZ 1, v0x60000039a880_0, C4<0>, C4<0>, C4<0>;
v0x60000039a640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039a6d0_0 .net "d", 0 0, L_0x600000566da0;  alias, 1 drivers
v0x60000039a760_0 .net "q", 0 0, L_0x600001815f80;  alias, 1 drivers
v0x60000039a7f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039a880_0 .var "state", 0 0;
v0x60000039a910_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce6820 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ffb10 .functor BUFT 1, L_0x600000566e40, C4<0>, C4<0>, C4<0>;
L_0x6000018ffb80 .functor BUFT 1, L_0x6000018ffb10, C4<0>, C4<0>, C4<0>;
L_0x6000018ffbf0 .functor BUFT 1, L_0x600000566e40, C4<0>, C4<0>, C4<0>;
o0x7fcf318cb308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ffc60 .functor BUFT 1, o0x7fcf318cb308, C4<0>, C4<0>, C4<0>;
v0x60000039b3c0_0 .net8 "Bitline1", 0 0, p0x7fcf318cb248;  1 drivers, strength-aware
v0x60000039b450_0 .net8 "Bitline2", 0 0, p0x7fcf318cb278;  1 drivers, strength-aware
v0x60000039b4e0_0 .net "D", 0 0, L_0x600000566e40;  1 drivers
v0x60000039b570_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039b600_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039b690_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039b720_0 .net *"_ivl_0", 0 0, L_0x6000018ffb10;  1 drivers
v0x60000039b7b0_0 .net *"_ivl_6", 0 0, L_0x6000018ffbf0;  1 drivers
; Elide local net with no drivers, v0x60000039b840_0 name=_ivl_8
v0x60000039b8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039b960_0 .net "dffOut", 0 0, L_0x600001815ff0;  1 drivers
v0x60000039b9f0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce6990 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce6820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001815ff0 .functor BUFZ 1, v0x60000039b2a0_0, C4<0>, C4<0>, C4<0>;
v0x60000039b060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039b0f0_0 .net "d", 0 0, L_0x600000566e40;  alias, 1 drivers
v0x60000039b180_0 .net "q", 0 0, L_0x600001815ff0;  alias, 1 drivers
v0x60000039b210_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039b2a0_0 .var "state", 0 0;
v0x60000039b330_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce6b00 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ffcd0 .functor BUFT 1, L_0x600000566ee0, C4<0>, C4<0>, C4<0>;
L_0x6000018ffd40 .functor BUFT 1, L_0x6000018ffcd0, C4<0>, C4<0>, C4<0>;
L_0x6000018ffdb0 .functor BUFT 1, L_0x600000566ee0, C4<0>, C4<0>, C4<0>;
o0x7fcf318cb6f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ffe20 .functor BUFT 1, o0x7fcf318cb6f8, C4<0>, C4<0>, C4<0>;
v0x60000039bde0_0 .net8 "Bitline1", 0 0, p0x7fcf318cb638;  1 drivers, strength-aware
v0x60000039be70_0 .net8 "Bitline2", 0 0, p0x7fcf318cb668;  1 drivers, strength-aware
v0x60000039bf00_0 .net "D", 0 0, L_0x600000566ee0;  1 drivers
v0x60000039c000_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039c090_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039c120_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039c1b0_0 .net *"_ivl_0", 0 0, L_0x6000018ffcd0;  1 drivers
v0x60000039c240_0 .net *"_ivl_6", 0 0, L_0x6000018ffdb0;  1 drivers
; Elide local net with no drivers, v0x60000039c2d0_0 name=_ivl_8
v0x60000039c360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039c3f0_0 .net "dffOut", 0 0, L_0x600001816060;  1 drivers
v0x60000039c480_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce6c70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce6b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816060 .functor BUFZ 1, v0x60000039bcc0_0, C4<0>, C4<0>, C4<0>;
v0x60000039ba80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039bb10_0 .net "d", 0 0, L_0x600000566ee0;  alias, 1 drivers
v0x60000039bba0_0 .net "q", 0 0, L_0x600001816060;  alias, 1 drivers
v0x60000039bc30_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039bcc0_0 .var "state", 0 0;
v0x60000039bd50_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce6de0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ffe90 .functor BUFT 1, L_0x600000566f80, C4<0>, C4<0>, C4<0>;
L_0x6000018fff00 .functor BUFT 1, L_0x6000018ffe90, C4<0>, C4<0>, C4<0>;
L_0x6000018fff70 .functor BUFT 1, L_0x600000566f80, C4<0>, C4<0>, C4<0>;
o0x7fcf318cbae8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0000 .functor BUFT 1, o0x7fcf318cbae8, C4<0>, C4<0>, C4<0>;
v0x60000039c870_0 .net8 "Bitline1", 0 0, p0x7fcf318cba28;  1 drivers, strength-aware
v0x60000039c900_0 .net8 "Bitline2", 0 0, p0x7fcf318cba58;  1 drivers, strength-aware
v0x60000039c990_0 .net "D", 0 0, L_0x600000566f80;  1 drivers
v0x60000039ca20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039cab0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039cb40_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039cbd0_0 .net *"_ivl_0", 0 0, L_0x6000018ffe90;  1 drivers
v0x60000039cc60_0 .net *"_ivl_6", 0 0, L_0x6000018fff70;  1 drivers
; Elide local net with no drivers, v0x60000039ccf0_0 name=_ivl_8
v0x60000039cd80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039ce10_0 .net "dffOut", 0 0, L_0x6000018160d0;  1 drivers
v0x60000039cea0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce6f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce6de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018160d0 .functor BUFZ 1, v0x60000039c750_0, C4<0>, C4<0>, C4<0>;
v0x60000039c510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039c5a0_0 .net "d", 0 0, L_0x600000566f80;  alias, 1 drivers
v0x60000039c630_0 .net "q", 0 0, L_0x6000018160d0;  alias, 1 drivers
v0x60000039c6c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039c750_0 .var "state", 0 0;
v0x60000039c7e0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce70c0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0070 .functor BUFT 1, L_0x600000567020, C4<0>, C4<0>, C4<0>;
L_0x6000018f00e0 .functor BUFT 1, L_0x6000018f0070, C4<0>, C4<0>, C4<0>;
L_0x6000018f0150 .functor BUFT 1, L_0x600000567020, C4<0>, C4<0>, C4<0>;
o0x7fcf318cbed8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f01c0 .functor BUFT 1, o0x7fcf318cbed8, C4<0>, C4<0>, C4<0>;
v0x60000039d290_0 .net8 "Bitline1", 0 0, p0x7fcf318cbe18;  1 drivers, strength-aware
v0x60000039d320_0 .net8 "Bitline2", 0 0, p0x7fcf318cbe48;  1 drivers, strength-aware
v0x60000039d3b0_0 .net "D", 0 0, L_0x600000567020;  1 drivers
v0x60000039d440_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039d4d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039d560_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039d5f0_0 .net *"_ivl_0", 0 0, L_0x6000018f0070;  1 drivers
v0x60000039d680_0 .net *"_ivl_6", 0 0, L_0x6000018f0150;  1 drivers
; Elide local net with no drivers, v0x60000039d710_0 name=_ivl_8
v0x60000039d7a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039d830_0 .net "dffOut", 0 0, L_0x600001816140;  1 drivers
v0x60000039d8c0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce7230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce70c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816140 .functor BUFZ 1, v0x60000039d170_0, C4<0>, C4<0>, C4<0>;
v0x60000039cf30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039cfc0_0 .net "d", 0 0, L_0x600000567020;  alias, 1 drivers
v0x60000039d050_0 .net "q", 0 0, L_0x600001816140;  alias, 1 drivers
v0x60000039d0e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039d170_0 .var "state", 0 0;
v0x60000039d200_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce73a0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f0230 .functor BUFT 1, L_0x6000005670c0, C4<0>, C4<0>, C4<0>;
L_0x6000018f02a0 .functor BUFT 1, L_0x6000018f0230, C4<0>, C4<0>, C4<0>;
L_0x6000018f0310 .functor BUFT 1, L_0x6000005670c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318cc2c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0380 .functor BUFT 1, o0x7fcf318cc2c8, C4<0>, C4<0>, C4<0>;
v0x60000039dcb0_0 .net8 "Bitline1", 0 0, p0x7fcf318cc208;  1 drivers, strength-aware
v0x60000039dd40_0 .net8 "Bitline2", 0 0, p0x7fcf318cc238;  1 drivers, strength-aware
v0x60000039ddd0_0 .net "D", 0 0, L_0x6000005670c0;  1 drivers
v0x60000039de60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039def0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039df80_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039e010_0 .net *"_ivl_0", 0 0, L_0x6000018f0230;  1 drivers
v0x60000039e0a0_0 .net *"_ivl_6", 0 0, L_0x6000018f0310;  1 drivers
; Elide local net with no drivers, v0x60000039e130_0 name=_ivl_8
v0x60000039e1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039e250_0 .net "dffOut", 0 0, L_0x6000018161b0;  1 drivers
v0x60000039e2e0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce7510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce73a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x6000018161b0 .functor BUFZ 1, v0x60000039db90_0, C4<0>, C4<0>, C4<0>;
v0x60000039d950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039d9e0_0 .net "d", 0 0, L_0x6000005670c0;  alias, 1 drivers
v0x60000039da70_0 .net "q", 0 0, L_0x6000018161b0;  alias, 1 drivers
v0x60000039db00_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039db90_0 .var "state", 0 0;
v0x60000039dc20_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce7680 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f03f0 .functor BUFT 1, L_0x600000567160, C4<0>, C4<0>, C4<0>;
L_0x6000018f0460 .functor BUFT 1, L_0x6000018f03f0, C4<0>, C4<0>, C4<0>;
L_0x6000018f04d0 .functor BUFT 1, L_0x600000567160, C4<0>, C4<0>, C4<0>;
o0x7fcf318cc6b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0540 .functor BUFT 1, o0x7fcf318cc6b8, C4<0>, C4<0>, C4<0>;
v0x60000039e6d0_0 .net8 "Bitline1", 0 0, p0x7fcf318cc5f8;  1 drivers, strength-aware
v0x60000039e760_0 .net8 "Bitline2", 0 0, p0x7fcf318cc628;  1 drivers, strength-aware
v0x60000039e7f0_0 .net "D", 0 0, L_0x600000567160;  1 drivers
v0x60000039e880_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039e910_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039e9a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039ea30_0 .net *"_ivl_0", 0 0, L_0x6000018f03f0;  1 drivers
v0x60000039eac0_0 .net *"_ivl_6", 0 0, L_0x6000018f04d0;  1 drivers
; Elide local net with no drivers, v0x60000039eb50_0 name=_ivl_8
v0x60000039ebe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039ec70_0 .net "dffOut", 0 0, L_0x600001816220;  1 drivers
v0x60000039ed00_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce77f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce7680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816220 .functor BUFZ 1, v0x60000039e5b0_0, C4<0>, C4<0>, C4<0>;
v0x60000039e370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039e400_0 .net "d", 0 0, L_0x600000567160;  alias, 1 drivers
v0x60000039e490_0 .net "q", 0 0, L_0x600001816220;  alias, 1 drivers
v0x60000039e520_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039e5b0_0 .var "state", 0 0;
v0x60000039e640_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce7960 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce4cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f05b0 .functor BUFT 1, L_0x600000567200, C4<0>, C4<0>, C4<0>;
L_0x6000018f0620 .functor BUFT 1, L_0x6000018f05b0, C4<0>, C4<0>, C4<0>;
L_0x6000018f0690 .functor BUFT 1, L_0x600000567200, C4<0>, C4<0>, C4<0>;
o0x7fcf318ccaa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f0700 .functor BUFT 1, o0x7fcf318ccaa8, C4<0>, C4<0>, C4<0>;
v0x60000039f0f0_0 .net8 "Bitline1", 0 0, p0x7fcf318cc9e8;  1 drivers, strength-aware
v0x60000039f180_0 .net8 "Bitline2", 0 0, p0x7fcf318cca18;  1 drivers, strength-aware
v0x60000039f210_0 .net "D", 0 0, L_0x600000567200;  1 drivers
v0x60000039f2a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d95d98;  alias, 1 drivers
v0x60000039f330_0 .net "ReadEnable2", 0 0, L_0x7fcf32d95de0;  alias, 1 drivers
v0x60000039f3c0_0 .net "WriteEnable", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
v0x60000039f450_0 .net *"_ivl_0", 0 0, L_0x6000018f05b0;  1 drivers
v0x60000039f4e0_0 .net *"_ivl_6", 0 0, L_0x6000018f0690;  1 drivers
; Elide local net with no drivers, v0x60000039f570_0 name=_ivl_8
v0x60000039f600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039f690_0 .net "dffOut", 0 0, L_0x600001816290;  1 drivers
v0x60000039f720_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
S_0x7fcf31ce7ad0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce7960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001816290 .functor BUFZ 1, v0x60000039efd0_0, C4<0>, C4<0>, C4<0>;
v0x60000039ed90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039ee20_0 .net "d", 0 0, L_0x600000567200;  alias, 1 drivers
v0x60000039eeb0_0 .net "q", 0 0, L_0x600001816290;  alias, 1 drivers
v0x60000039ef40_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039efd0_0 .var "state", 0 0;
v0x60000039f060_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce8040 .scope module, "reg_dest_dff[0]" "dff" 17 38, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039fc30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000039fcc0_0 .net "d", 0 0, L_0x600000564820;  1 drivers
v0x60000039fd50_0 .net "q", 0 0, v0x60000039fe70_0;  1 drivers
v0x60000039fde0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x60000039fe70_0 .var "state", 0 0;
v0x60000039ff00_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce81b0 .scope module, "reg_dest_dff[1]" "dff" 17 38, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000390000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000390090_0 .net "d", 0 0, L_0x6000005648c0;  1 drivers
v0x600000390120_0 .net "q", 0 0, v0x600000390240_0;  1 drivers
v0x6000003901b0_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000390240_0 .var "state", 0 0;
v0x6000003902d0_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce8320 .scope module, "reg_dest_dff[2]" "dff" 17 38, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000390360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003903f0_0 .net "d", 0 0, L_0x600000564960;  1 drivers
v0x600000390480_0 .net "q", 0 0, v0x6000003905a0_0;  1 drivers
v0x600000390510_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x6000003905a0_0 .var "state", 0 0;
v0x600000390630_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce8490 .scope module, "reg_dest_dff[3]" "dff" 17 38, 5 2 0, S_0x7fcf31cd5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003906c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000390750_0 .net "d", 0 0, L_0x600000564a00;  1 drivers
v0x6000003907e0_0 .net "q", 0 0, v0x600000390900_0;  1 drivers
v0x600000390870_0 .net "rst", 0 0, L_0x600001816a00;  alias, 1 drivers
v0x600000390900_0 .var "state", 0 0;
v0x600000390990_0 .net "wen", 0 0, L_0x7fcf32d95eb8;  alias, 1 drivers
S_0x7fcf31ce8600 .scope module, "X_M_flops0" "X_M_Flops" 7 254, 18 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /OUTPUT 1 "RegWrite_out";
    .port_info 5 /INPUT 1 "MemRead_in";
    .port_info 6 /OUTPUT 1 "MemRead_out";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /OUTPUT 1 "MemWrite_out";
    .port_info 9 /INPUT 1 "MemtoReg_in";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /INPUT 1 "SavePC_in";
    .port_info 12 /OUTPUT 1 "SavePC_out";
    .port_info 13 /INPUT 1 "halt_in";
    .port_info 14 /OUTPUT 1 "halt_out";
    .port_info 15 /INPUT 16 "instruction_in";
    .port_info 16 /OUTPUT 16 "instruction_out";
    .port_info 17 /INPUT 16 "b_in";
    .port_info 18 /OUTPUT 16 "b_out";
    .port_info 19 /INPUT 16 "ALUresult_in";
    .port_info 20 /OUTPUT 16 "ALUresult_out";
    .port_info 21 /INPUT 16 "oldPC_in";
    .port_info 22 /OUTPUT 16 "oldPC_out";
    .port_info 23 /INPUT 16 "newPC_in";
    .port_info 24 /OUTPUT 16 "newPC_out";
    .port_info 25 /INPUT 4 "reg_dest_in";
    .port_info 26 /OUTPUT 4 "reg_dest_out";
    .port_info 27 /INPUT 4 "Source2_in";
    .port_info 28 /OUTPUT 4 "Source2_out";
v0x6000003eb180_0 .net "ALUresult_in", 15 0, L_0x6000005626c0;  alias, 1 drivers
v0x6000003eb210_0 .net8 "ALUresult_out", 15 0, p0x7fcf318bc0f8;  alias, 0 drivers, strength-aware
v0x6000003eb2a0_0 .net "MemRead_in", 0 0, L_0x60000183d8f0;  alias, 1 drivers
v0x6000003eb330_0 .net "MemRead_out", 0 0, v0x60000416c120_0;  alias, 1 drivers
v0x6000003eb3c0_0 .net "MemWrite_in", 0 0, L_0x60000183d960;  alias, 1 drivers
v0x6000003eb450_0 .net "MemWrite_out", 0 0, v0x60000030b570_0;  alias, 1 drivers
v0x6000003eb4e0_0 .net "MemtoReg_in", 0 0, L_0x60000183d810;  alias, 1 drivers
v0x6000003eb570_0 .net "MemtoReg_out", 0 0, L_0x600001827d40;  alias, 1 drivers
v0x6000003eb600_0 .net "RegWrite_in", 0 0, L_0x60000183d880;  alias, 1 drivers
v0x6000003eb690_0 .net "RegWrite_out", 0 0, v0x60000030bc30_0;  alias, 1 drivers
v0x6000003eb720_0 .net "SavePC_in", 0 0, L_0x60000183db20;  alias, 1 drivers
v0x6000003eb7b0_0 .net "SavePC_out", 0 0, L_0x600001827db0;  alias, 1 drivers
v0x6000003eb840_0 .net "Source2_in", 3 0, L_0x6000002c0d20;  alias, 1 drivers
v0x6000003eb8d0_0 .net "Source2_out", 3 0, L_0x60000029d360;  alias, 1 drivers
v0x6000003eb960_0 .net "b_in", 15 0, L_0x600000290b40;  alias, 1 drivers
v0x6000003eb9f0_0 .net8 "b_out", 15 0, p0x7fcf32d025e8;  alias, 0 drivers, strength-aware
v0x6000003eba80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ebb10_0 .net "halt_in", 0 0, L_0x60000183db90;  alias, 1 drivers
v0x6000003ebba0_0 .net "halt_out", 0 0, L_0x600001827e20;  alias, 1 drivers
v0x6000003ebc30_0 .net8 "instruction_in", 15 0, p0x7fcf318aecb8;  alias, 0 drivers, strength-aware
v0x6000003ebcc0_0 .net8 "instruction_out", 15 0, p0x7fcf318c0868;  alias, 0 drivers, strength-aware
v0x6000003ebd50_0 .net8 "newPC_in", 15 0, p0x7fcf318b2e28;  alias, 0 drivers, strength-aware
v0x6000003ebde0_0 .net8 "newPC_out", 15 0, p0x7fcf318b2e28;  alias, 0 drivers, strength-aware
v0x6000003ebe70_0 .net8 "oldPC_in", 15 0, p0x7fcf318b6f98;  alias, 0 drivers, strength-aware
v0x6000003ebf00_0 .net8 "oldPC_out", 15 0, p0x7fcf318cccb8;  alias, 0 drivers, strength-aware
v0x60000415c000_0 .net "reg_dest_in", 3 0, L_0x6000002c06e0;  alias, 1 drivers
v0x60000415c090_0 .net "reg_dest_out", 3 0, L_0x60000029d040;  alias, 1 drivers
v0x60000415c120_0 .net "rst", 0 0, L_0x60000180e530;  1 drivers
L_0x7fcf32d94c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000415c1b0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  1 drivers
L_0x60000029d040 .concat [ 1 1 1 1], v0x6000003ea640_0, v0x6000003ea9a0_0, v0x6000003ead00_0, v0x6000003eb060_0;
L_0x60000029d0e0 .part L_0x6000002c06e0, 0, 1;
L_0x60000029d180 .part L_0x6000002c06e0, 1, 1;
L_0x60000029d220 .part L_0x6000002c06e0, 2, 1;
L_0x60000029d2c0 .part L_0x6000002c06e0, 3, 1;
L_0x60000029d360 .concat [ 1 1 1 1], v0x600004160360_0, v0x6000041606c0_0, v0x600004160a20_0, v0x600004160d80_0;
L_0x60000029d400 .part L_0x6000002c0d20, 0, 1;
L_0x60000029d4a0 .part L_0x6000002c0d20, 1, 1;
L_0x60000029d540 .part L_0x6000002c0d20, 2, 1;
L_0x60000029d5e0 .part L_0x6000002c0d20, 3, 1;
S_0x7fcf31ce8a30 .scope module, "ALUresult_reg" "Register" 18 54, 5 98 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000416b9f0_0 .net8 "Bitline1", 15 0, p0x7fcf318bc0f8;  alias, 0 drivers, strength-aware
o0x7fcf318d18d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0960 .island tran;
p0x7fcf318d18d8 .port I0x6000033f0960, o0x7fcf318d18d8;
v0x60000416ba80_0 .net8 "Bitline2", 15 0, p0x7fcf318d18d8;  0 drivers, strength-aware
v0x60000416bb10_0 .net "D", 15 0, L_0x6000005626c0;  alias, 1 drivers
L_0x7fcf32d94a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000416bba0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  1 drivers
L_0x7fcf32d94ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000416bc30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  1 drivers
v0x60000416bcc0_0 .net "WriteReg", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000416bd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416bde0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
L_0x60000029ea80 .part L_0x6000005626c0, 0, 1;
L_0x60000029eb20 .part L_0x6000005626c0, 1, 1;
L_0x60000029ebc0 .part L_0x6000005626c0, 2, 1;
L_0x60000029ec60 .part L_0x6000005626c0, 3, 1;
L_0x60000029ed00 .part L_0x6000005626c0, 4, 1;
L_0x60000029eda0 .part L_0x6000005626c0, 5, 1;
L_0x60000029ee40 .part L_0x6000005626c0, 6, 1;
L_0x60000029eee0 .part L_0x6000005626c0, 7, 1;
L_0x60000029ef80 .part L_0x6000005626c0, 8, 1;
L_0x60000029f020 .part L_0x6000005626c0, 9, 1;
L_0x60000029f0c0 .part L_0x6000005626c0, 10, 1;
L_0x60000029f160 .part L_0x6000005626c0, 11, 1;
L_0x60000029f200 .part L_0x6000005626c0, 12, 1;
L_0x60000029f2a0 .part L_0x6000005626c0, 13, 1;
L_0x60000029f340 .part L_0x6000005626c0, 14, 1;
L_0x60000029f3e0 .part L_0x6000005626c0, 15, 1;
p0x7fcf318cdaf8 .port I0x6000033f0820, L_0x6000018e4380;
 .tranvp 16 1 0, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cdaf8;
p0x7fcf318cdf48 .port I0x6000033f0820, L_0x6000018e4540;
 .tranvp 16 1 1, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cdf48;
p0x7fcf318ce338 .port I0x6000033f0820, L_0x6000018e4700;
 .tranvp 16 1 2, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318ce338;
p0x7fcf318ce728 .port I0x6000033f0820, L_0x6000018e48c0;
 .tranvp 16 1 3, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318ce728;
p0x7fcf318ceb18 .port I0x6000033f0820, L_0x6000018e4a80;
 .tranvp 16 1 4, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318ceb18;
p0x7fcf318cef08 .port I0x6000033f0820, L_0x6000018e4c40;
 .tranvp 16 1 5, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cef08;
p0x7fcf318cf2f8 .port I0x6000033f0820, L_0x6000018e4e00;
 .tranvp 16 1 6, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cf2f8;
p0x7fcf318cf6e8 .port I0x6000033f0820, L_0x6000018e4fc0;
 .tranvp 16 1 7, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cf6e8;
p0x7fcf318cfad8 .port I0x6000033f0820, L_0x6000018e5180;
 .tranvp 16 1 8, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cfad8;
p0x7fcf318cfec8 .port I0x6000033f0820, L_0x6000018e5340;
 .tranvp 16 1 9, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318cfec8;
p0x7fcf318d02b8 .port I0x6000033f0820, L_0x6000018e5500;
 .tranvp 16 1 10, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318d02b8;
p0x7fcf318d06a8 .port I0x6000033f0820, L_0x6000018e56c0;
 .tranvp 16 1 11, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318d06a8;
p0x7fcf318d0a98 .port I0x6000033f0820, L_0x6000018e5880;
 .tranvp 16 1 12, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318d0a98;
p0x7fcf318d0e88 .port I0x6000033f0820, L_0x6000018e5a40;
 .tranvp 16 1 13, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318d0e88;
p0x7fcf318d1278 .port I0x6000033f0820, L_0x6000018e5c00;
 .tranvp 16 1 14, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318d1278;
p0x7fcf318d1668 .port I0x6000033f0820, L_0x6000018e5dc0;
 .tranvp 16 1 15, I0x6000033f0820, p0x7fcf318bc0f8 p0x7fcf318d1668;
p0x7fcf318cdb28 .port I0x6000033f0960, L_0x6000018e4460;
 .tranvp 16 1 0, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cdb28;
p0x7fcf318cdf78 .port I0x6000033f0960, L_0x6000018e4620;
 .tranvp 16 1 1, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cdf78;
p0x7fcf318ce368 .port I0x6000033f0960, L_0x6000018e47e0;
 .tranvp 16 1 2, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318ce368;
p0x7fcf318ce758 .port I0x6000033f0960, L_0x6000018e49a0;
 .tranvp 16 1 3, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318ce758;
p0x7fcf318ceb48 .port I0x6000033f0960, L_0x6000018e4b60;
 .tranvp 16 1 4, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318ceb48;
p0x7fcf318cef38 .port I0x6000033f0960, L_0x6000018e4d20;
 .tranvp 16 1 5, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cef38;
p0x7fcf318cf328 .port I0x6000033f0960, L_0x6000018e4ee0;
 .tranvp 16 1 6, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cf328;
p0x7fcf318cf718 .port I0x6000033f0960, L_0x6000018e50a0;
 .tranvp 16 1 7, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cf718;
p0x7fcf318cfb08 .port I0x6000033f0960, L_0x6000018e5260;
 .tranvp 16 1 8, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cfb08;
p0x7fcf318cfef8 .port I0x6000033f0960, L_0x6000018e5420;
 .tranvp 16 1 9, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318cfef8;
p0x7fcf318d02e8 .port I0x6000033f0960, L_0x6000018e55e0;
 .tranvp 16 1 10, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318d02e8;
p0x7fcf318d06d8 .port I0x6000033f0960, L_0x6000018e57a0;
 .tranvp 16 1 11, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318d06d8;
p0x7fcf318d0ac8 .port I0x6000033f0960, L_0x6000018e5960;
 .tranvp 16 1 12, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318d0ac8;
p0x7fcf318d0eb8 .port I0x6000033f0960, L_0x6000018e5b20;
 .tranvp 16 1 13, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318d0eb8;
p0x7fcf318d12a8 .port I0x6000033f0960, L_0x6000018e5ce0;
 .tranvp 16 1 14, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318d12a8;
p0x7fcf318d1698 .port I0x6000033f0960, L_0x6000018e5ea0;
 .tranvp 16 1 15, I0x6000033f0960, p0x7fcf318d18d8 p0x7fcf318d1698;
S_0x7fcf31ce8ba0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4310 .functor BUFT 1, L_0x60000029ea80, C4<0>, C4<0>, C4<0>;
L_0x6000018e4380 .functor BUFT 1, L_0x6000018e4310, C4<0>, C4<0>, C4<0>;
L_0x6000018e43f0 .functor BUFT 1, L_0x60000029ea80, C4<0>, C4<0>, C4<0>;
o0x7fcf318cdc18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e4460 .functor BUFT 1, o0x7fcf318cdc18, C4<0>, C4<0>, C4<0>;
v0x600000391a70_0 .net8 "Bitline1", 0 0, p0x7fcf318cdaf8;  1 drivers, strength-aware
v0x600000391b00_0 .net8 "Bitline2", 0 0, p0x7fcf318cdb28;  1 drivers, strength-aware
v0x600000391b90_0 .net "D", 0 0, L_0x60000029ea80;  1 drivers
v0x600000391c20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600000391cb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000391d40_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000391dd0_0 .net *"_ivl_0", 0 0, L_0x6000018e4310;  1 drivers
v0x600000391e60_0 .net *"_ivl_6", 0 0, L_0x6000018e43f0;  1 drivers
; Elide local net with no drivers, v0x600000391ef0_0 name=_ivl_8
v0x600000391f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000392010_0 .net "dffOut", 0 0, L_0x60000180d030;  1 drivers
v0x6000003920a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce8d10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce8ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d030 .functor BUFZ 1, v0x600000391950_0, C4<0>, C4<0>, C4<0>;
v0x600000391710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003917a0_0 .net "d", 0 0, L_0x60000029ea80;  alias, 1 drivers
v0x600000391830_0 .net "q", 0 0, L_0x60000180d030;  alias, 1 drivers
v0x6000003918c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000391950_0 .var "state", 0 0;
v0x6000003919e0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce8e80 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e44d0 .functor BUFT 1, L_0x60000029eb20, C4<0>, C4<0>, C4<0>;
L_0x6000018e4540 .functor BUFT 1, L_0x6000018e44d0, C4<0>, C4<0>, C4<0>;
L_0x6000018e45b0 .functor BUFT 1, L_0x60000029eb20, C4<0>, C4<0>, C4<0>;
o0x7fcf318ce008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e4620 .functor BUFT 1, o0x7fcf318ce008, C4<0>, C4<0>, C4<0>;
v0x600000392490_0 .net8 "Bitline1", 0 0, p0x7fcf318cdf48;  1 drivers, strength-aware
v0x600000392520_0 .net8 "Bitline2", 0 0, p0x7fcf318cdf78;  1 drivers, strength-aware
v0x6000003925b0_0 .net "D", 0 0, L_0x60000029eb20;  1 drivers
v0x600000392640_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x6000003926d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000392760_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003927f0_0 .net *"_ivl_0", 0 0, L_0x6000018e44d0;  1 drivers
v0x600000392880_0 .net *"_ivl_6", 0 0, L_0x6000018e45b0;  1 drivers
; Elide local net with no drivers, v0x600000392910_0 name=_ivl_8
v0x6000003929a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000392a30_0 .net "dffOut", 0 0, L_0x60000180d0a0;  1 drivers
v0x600000392ac0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce8ff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce8e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d0a0 .functor BUFZ 1, v0x600000392370_0, C4<0>, C4<0>, C4<0>;
v0x600000392130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003921c0_0 .net "d", 0 0, L_0x60000029eb20;  alias, 1 drivers
v0x600000392250_0 .net "q", 0 0, L_0x60000180d0a0;  alias, 1 drivers
v0x6000003922e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000392370_0 .var "state", 0 0;
v0x600000392400_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce9160 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4690 .functor BUFT 1, L_0x60000029ebc0, C4<0>, C4<0>, C4<0>;
L_0x6000018e4700 .functor BUFT 1, L_0x6000018e4690, C4<0>, C4<0>, C4<0>;
L_0x6000018e4770 .functor BUFT 1, L_0x60000029ebc0, C4<0>, C4<0>, C4<0>;
o0x7fcf318ce3f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e47e0 .functor BUFT 1, o0x7fcf318ce3f8, C4<0>, C4<0>, C4<0>;
v0x600000392eb0_0 .net8 "Bitline1", 0 0, p0x7fcf318ce338;  1 drivers, strength-aware
v0x600000392f40_0 .net8 "Bitline2", 0 0, p0x7fcf318ce368;  1 drivers, strength-aware
v0x600000392fd0_0 .net "D", 0 0, L_0x60000029ebc0;  1 drivers
v0x600000393060_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x6000003930f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000393180_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000393210_0 .net *"_ivl_0", 0 0, L_0x6000018e4690;  1 drivers
v0x6000003932a0_0 .net *"_ivl_6", 0 0, L_0x6000018e4770;  1 drivers
; Elide local net with no drivers, v0x600000393330_0 name=_ivl_8
v0x6000003933c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000393450_0 .net "dffOut", 0 0, L_0x60000180d110;  1 drivers
v0x6000003934e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce92d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce9160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d110 .functor BUFZ 1, v0x600000392d90_0, C4<0>, C4<0>, C4<0>;
v0x600000392b50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000392be0_0 .net "d", 0 0, L_0x60000029ebc0;  alias, 1 drivers
v0x600000392c70_0 .net "q", 0 0, L_0x60000180d110;  alias, 1 drivers
v0x600000392d00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000392d90_0 .var "state", 0 0;
v0x600000392e20_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce9440 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4850 .functor BUFT 1, L_0x60000029ec60, C4<0>, C4<0>, C4<0>;
L_0x6000018e48c0 .functor BUFT 1, L_0x6000018e4850, C4<0>, C4<0>, C4<0>;
L_0x6000018e4930 .functor BUFT 1, L_0x60000029ec60, C4<0>, C4<0>, C4<0>;
o0x7fcf318ce7e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e49a0 .functor BUFT 1, o0x7fcf318ce7e8, C4<0>, C4<0>, C4<0>;
v0x6000003938d0_0 .net8 "Bitline1", 0 0, p0x7fcf318ce728;  1 drivers, strength-aware
v0x600000393960_0 .net8 "Bitline2", 0 0, p0x7fcf318ce758;  1 drivers, strength-aware
v0x6000003939f0_0 .net "D", 0 0, L_0x60000029ec60;  1 drivers
v0x600000393a80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600000393b10_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000393ba0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000393c30_0 .net *"_ivl_0", 0 0, L_0x6000018e4850;  1 drivers
v0x600000393cc0_0 .net *"_ivl_6", 0 0, L_0x6000018e4930;  1 drivers
; Elide local net with no drivers, v0x600000393d50_0 name=_ivl_8
v0x600000393de0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000393e70_0 .net "dffOut", 0 0, L_0x60000180d180;  1 drivers
v0x600000393f00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce95b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce9440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d180 .functor BUFZ 1, v0x6000003937b0_0, C4<0>, C4<0>, C4<0>;
v0x600000393570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000393600_0 .net "d", 0 0, L_0x60000029ec60;  alias, 1 drivers
v0x600000393690_0 .net "q", 0 0, L_0x60000180d180;  alias, 1 drivers
v0x600000393720_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003937b0_0 .var "state", 0 0;
v0x600000393840_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce9720 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4a10 .functor BUFT 1, L_0x60000029ed00, C4<0>, C4<0>, C4<0>;
L_0x6000018e4a80 .functor BUFT 1, L_0x6000018e4a10, C4<0>, C4<0>, C4<0>;
L_0x6000018e4af0 .functor BUFT 1, L_0x60000029ed00, C4<0>, C4<0>, C4<0>;
o0x7fcf318cebd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e4b60 .functor BUFT 1, o0x7fcf318cebd8, C4<0>, C4<0>, C4<0>;
v0x600000394360_0 .net8 "Bitline1", 0 0, p0x7fcf318ceb18;  1 drivers, strength-aware
v0x6000003943f0_0 .net8 "Bitline2", 0 0, p0x7fcf318ceb48;  1 drivers, strength-aware
v0x600000394480_0 .net "D", 0 0, L_0x60000029ed00;  1 drivers
v0x600000394510_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x6000003945a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000394630_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003946c0_0 .net *"_ivl_0", 0 0, L_0x6000018e4a10;  1 drivers
v0x600000394750_0 .net *"_ivl_6", 0 0, L_0x6000018e4af0;  1 drivers
; Elide local net with no drivers, v0x6000003947e0_0 name=_ivl_8
v0x600000394870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000394900_0 .net "dffOut", 0 0, L_0x60000180d1f0;  1 drivers
v0x600000394990_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce9890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce9720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d1f0 .functor BUFZ 1, v0x600000394240_0, C4<0>, C4<0>, C4<0>;
v0x600000394000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000394090_0 .net "d", 0 0, L_0x60000029ed00;  alias, 1 drivers
v0x600000394120_0 .net "q", 0 0, L_0x60000180d1f0;  alias, 1 drivers
v0x6000003941b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000394240_0 .var "state", 0 0;
v0x6000003942d0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce9a00 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4bd0 .functor BUFT 1, L_0x60000029eda0, C4<0>, C4<0>, C4<0>;
L_0x6000018e4c40 .functor BUFT 1, L_0x6000018e4bd0, C4<0>, C4<0>, C4<0>;
L_0x6000018e4cb0 .functor BUFT 1, L_0x60000029eda0, C4<0>, C4<0>, C4<0>;
o0x7fcf318cefc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e4d20 .functor BUFT 1, o0x7fcf318cefc8, C4<0>, C4<0>, C4<0>;
v0x600000394d80_0 .net8 "Bitline1", 0 0, p0x7fcf318cef08;  1 drivers, strength-aware
v0x600000394e10_0 .net8 "Bitline2", 0 0, p0x7fcf318cef38;  1 drivers, strength-aware
v0x600000394ea0_0 .net "D", 0 0, L_0x60000029eda0;  1 drivers
v0x600000394f30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600000394fc0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000395050_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003950e0_0 .net *"_ivl_0", 0 0, L_0x6000018e4bd0;  1 drivers
v0x600000395170_0 .net *"_ivl_6", 0 0, L_0x6000018e4cb0;  1 drivers
; Elide local net with no drivers, v0x600000395200_0 name=_ivl_8
v0x600000395290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000395320_0 .net "dffOut", 0 0, L_0x60000180d260;  1 drivers
v0x6000003953b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce9b70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce9a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d260 .functor BUFZ 1, v0x600000394c60_0, C4<0>, C4<0>, C4<0>;
v0x600000394a20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000394ab0_0 .net "d", 0 0, L_0x60000029eda0;  alias, 1 drivers
v0x600000394b40_0 .net "q", 0 0, L_0x60000180d260;  alias, 1 drivers
v0x600000394bd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000394c60_0 .var "state", 0 0;
v0x600000394cf0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce9ce0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4d90 .functor BUFT 1, L_0x60000029ee40, C4<0>, C4<0>, C4<0>;
L_0x6000018e4e00 .functor BUFT 1, L_0x6000018e4d90, C4<0>, C4<0>, C4<0>;
L_0x6000018e4e70 .functor BUFT 1, L_0x60000029ee40, C4<0>, C4<0>, C4<0>;
o0x7fcf318cf3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e4ee0 .functor BUFT 1, o0x7fcf318cf3b8, C4<0>, C4<0>, C4<0>;
v0x6000003957a0_0 .net8 "Bitline1", 0 0, p0x7fcf318cf2f8;  1 drivers, strength-aware
v0x600000395830_0 .net8 "Bitline2", 0 0, p0x7fcf318cf328;  1 drivers, strength-aware
v0x6000003958c0_0 .net "D", 0 0, L_0x60000029ee40;  1 drivers
v0x600000395950_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x6000003959e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000395a70_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000395b00_0 .net *"_ivl_0", 0 0, L_0x6000018e4d90;  1 drivers
v0x600000395b90_0 .net *"_ivl_6", 0 0, L_0x6000018e4e70;  1 drivers
; Elide local net with no drivers, v0x600000395c20_0 name=_ivl_8
v0x600000395cb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000395d40_0 .net "dffOut", 0 0, L_0x60000180d2d0;  1 drivers
v0x600000395dd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ce9e50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce9ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d2d0 .functor BUFZ 1, v0x600000395680_0, C4<0>, C4<0>, C4<0>;
v0x600000395440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003954d0_0 .net "d", 0 0, L_0x60000029ee40;  alias, 1 drivers
v0x600000395560_0 .net "q", 0 0, L_0x60000180d2d0;  alias, 1 drivers
v0x6000003955f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000395680_0 .var "state", 0 0;
v0x600000395710_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ce9fc0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4f50 .functor BUFT 1, L_0x60000029eee0, C4<0>, C4<0>, C4<0>;
L_0x6000018e4fc0 .functor BUFT 1, L_0x6000018e4f50, C4<0>, C4<0>, C4<0>;
L_0x6000018e5030 .functor BUFT 1, L_0x60000029eee0, C4<0>, C4<0>, C4<0>;
o0x7fcf318cf7a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e50a0 .functor BUFT 1, o0x7fcf318cf7a8, C4<0>, C4<0>, C4<0>;
v0x6000003961c0_0 .net8 "Bitline1", 0 0, p0x7fcf318cf6e8;  1 drivers, strength-aware
v0x600000396250_0 .net8 "Bitline2", 0 0, p0x7fcf318cf718;  1 drivers, strength-aware
v0x6000003962e0_0 .net "D", 0 0, L_0x60000029eee0;  1 drivers
v0x600000396370_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600000396400_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000396490_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000396520_0 .net *"_ivl_0", 0 0, L_0x6000018e4f50;  1 drivers
v0x6000003965b0_0 .net *"_ivl_6", 0 0, L_0x6000018e5030;  1 drivers
; Elide local net with no drivers, v0x600000396640_0 name=_ivl_8
v0x6000003966d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000396760_0 .net "dffOut", 0 0, L_0x60000180d340;  1 drivers
v0x6000003967f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31cea130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ce9fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d340 .functor BUFZ 1, v0x6000003960a0_0, C4<0>, C4<0>, C4<0>;
v0x600000395e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000395ef0_0 .net "d", 0 0, L_0x60000029eee0;  alias, 1 drivers
v0x600000395f80_0 .net "q", 0 0, L_0x60000180d340;  alias, 1 drivers
v0x600000396010_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003960a0_0 .var "state", 0 0;
v0x600000396130_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31cea2a0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5110 .functor BUFT 1, L_0x60000029ef80, C4<0>, C4<0>, C4<0>;
L_0x6000018e5180 .functor BUFT 1, L_0x6000018e5110, C4<0>, C4<0>, C4<0>;
L_0x6000018e51f0 .functor BUFT 1, L_0x60000029ef80, C4<0>, C4<0>, C4<0>;
o0x7fcf318cfb98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e5260 .functor BUFT 1, o0x7fcf318cfb98, C4<0>, C4<0>, C4<0>;
v0x600000396be0_0 .net8 "Bitline1", 0 0, p0x7fcf318cfad8;  1 drivers, strength-aware
v0x600000396c70_0 .net8 "Bitline2", 0 0, p0x7fcf318cfb08;  1 drivers, strength-aware
v0x600000396d00_0 .net "D", 0 0, L_0x60000029ef80;  1 drivers
v0x600000396d90_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600000396e20_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600000396eb0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000396f40_0 .net *"_ivl_0", 0 0, L_0x6000018e5110;  1 drivers
v0x600000396fd0_0 .net *"_ivl_6", 0 0, L_0x6000018e51f0;  1 drivers
; Elide local net with no drivers, v0x600000397060_0 name=_ivl_8
v0x6000003970f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000397180_0 .net "dffOut", 0 0, L_0x60000180d3b0;  1 drivers
v0x600000397210_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31cea410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cea2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d3b0 .functor BUFZ 1, v0x600000396ac0_0, C4<0>, C4<0>, C4<0>;
v0x600000396880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000396910_0 .net "d", 0 0, L_0x60000029ef80;  alias, 1 drivers
v0x6000003969a0_0 .net "q", 0 0, L_0x60000180d3b0;  alias, 1 drivers
v0x600000396a30_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000396ac0_0 .var "state", 0 0;
v0x600000396b50_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31cea980 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e52d0 .functor BUFT 1, L_0x60000029f020, C4<0>, C4<0>, C4<0>;
L_0x6000018e5340 .functor BUFT 1, L_0x6000018e52d0, C4<0>, C4<0>, C4<0>;
L_0x6000018e53b0 .functor BUFT 1, L_0x60000029f020, C4<0>, C4<0>, C4<0>;
o0x7fcf318cff88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e5420 .functor BUFT 1, o0x7fcf318cff88, C4<0>, C4<0>, C4<0>;
v0x600000397600_0 .net8 "Bitline1", 0 0, p0x7fcf318cfec8;  1 drivers, strength-aware
v0x600000397690_0 .net8 "Bitline2", 0 0, p0x7fcf318cfef8;  1 drivers, strength-aware
v0x600000397720_0 .net "D", 0 0, L_0x60000029f020;  1 drivers
v0x6000003977b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600000397840_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x6000003978d0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600000397960_0 .net *"_ivl_0", 0 0, L_0x6000018e52d0;  1 drivers
v0x6000003979f0_0 .net *"_ivl_6", 0 0, L_0x6000018e53b0;  1 drivers
; Elide local net with no drivers, v0x600000397a80_0 name=_ivl_8
v0x600000397b10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000397ba0_0 .net "dffOut", 0 0, L_0x60000180d420;  1 drivers
v0x600000397c30_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ceaaf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cea980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d420 .functor BUFZ 1, v0x6000003974e0_0, C4<0>, C4<0>, C4<0>;
v0x6000003972a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000397330_0 .net "d", 0 0, L_0x60000029f020;  alias, 1 drivers
v0x6000003973c0_0 .net "q", 0 0, L_0x60000180d420;  alias, 1 drivers
v0x600000397450_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003974e0_0 .var "state", 0 0;
v0x600000397570_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ceac60 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5490 .functor BUFT 1, L_0x60000029f0c0, C4<0>, C4<0>, C4<0>;
L_0x6000018e5500 .functor BUFT 1, L_0x6000018e5490, C4<0>, C4<0>, C4<0>;
L_0x6000018e5570 .functor BUFT 1, L_0x60000029f0c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318d0378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e55e0 .functor BUFT 1, o0x7fcf318d0378, C4<0>, C4<0>, C4<0>;
v0x600004168090_0 .net8 "Bitline1", 0 0, p0x7fcf318d02b8;  1 drivers, strength-aware
v0x600004168120_0 .net8 "Bitline2", 0 0, p0x7fcf318d02e8;  1 drivers, strength-aware
v0x6000041681b0_0 .net "D", 0 0, L_0x60000029f0c0;  1 drivers
v0x600004168240_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x6000041682d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600004168360_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041683f0_0 .net *"_ivl_0", 0 0, L_0x6000018e5490;  1 drivers
v0x600004168480_0 .net *"_ivl_6", 0 0, L_0x6000018e5570;  1 drivers
; Elide local net with no drivers, v0x600004168510_0 name=_ivl_8
v0x6000041685a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004168630_0 .net "dffOut", 0 0, L_0x60000180d490;  1 drivers
v0x6000041686c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ceadd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceac60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d490 .functor BUFZ 1, v0x600000397f00_0, C4<0>, C4<0>, C4<0>;
v0x600000397cc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600000397d50_0 .net "d", 0 0, L_0x60000029f0c0;  alias, 1 drivers
v0x600000397de0_0 .net "q", 0 0, L_0x60000180d490;  alias, 1 drivers
v0x600000397e70_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600000397f00_0 .var "state", 0 0;
v0x600004168000_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ceaf40 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5650 .functor BUFT 1, L_0x60000029f160, C4<0>, C4<0>, C4<0>;
L_0x6000018e56c0 .functor BUFT 1, L_0x6000018e5650, C4<0>, C4<0>, C4<0>;
L_0x6000018e5730 .functor BUFT 1, L_0x60000029f160, C4<0>, C4<0>, C4<0>;
o0x7fcf318d0768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e57a0 .functor BUFT 1, o0x7fcf318d0768, C4<0>, C4<0>, C4<0>;
v0x600004168ab0_0 .net8 "Bitline1", 0 0, p0x7fcf318d06a8;  1 drivers, strength-aware
v0x600004168b40_0 .net8 "Bitline2", 0 0, p0x7fcf318d06d8;  1 drivers, strength-aware
v0x600004168bd0_0 .net "D", 0 0, L_0x60000029f160;  1 drivers
v0x600004168c60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600004168cf0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x600004168d80_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004168e10_0 .net *"_ivl_0", 0 0, L_0x6000018e5650;  1 drivers
v0x600004168ea0_0 .net *"_ivl_6", 0 0, L_0x6000018e5730;  1 drivers
; Elide local net with no drivers, v0x600004168f30_0 name=_ivl_8
v0x600004168fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004169050_0 .net "dffOut", 0 0, L_0x60000180d500;  1 drivers
v0x6000041690e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ceb0b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceaf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d500 .functor BUFZ 1, v0x600004168990_0, C4<0>, C4<0>, C4<0>;
v0x600004168750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041687e0_0 .net "d", 0 0, L_0x60000029f160;  alias, 1 drivers
v0x600004168870_0 .net "q", 0 0, L_0x60000180d500;  alias, 1 drivers
v0x600004168900_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004168990_0 .var "state", 0 0;
v0x600004168a20_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ceb220 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5810 .functor BUFT 1, L_0x60000029f200, C4<0>, C4<0>, C4<0>;
L_0x6000018e5880 .functor BUFT 1, L_0x6000018e5810, C4<0>, C4<0>, C4<0>;
L_0x6000018e58f0 .functor BUFT 1, L_0x60000029f200, C4<0>, C4<0>, C4<0>;
o0x7fcf318d0b58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e5960 .functor BUFT 1, o0x7fcf318d0b58, C4<0>, C4<0>, C4<0>;
v0x6000041694d0_0 .net8 "Bitline1", 0 0, p0x7fcf318d0a98;  1 drivers, strength-aware
v0x600004169560_0 .net8 "Bitline2", 0 0, p0x7fcf318d0ac8;  1 drivers, strength-aware
v0x6000041695f0_0 .net "D", 0 0, L_0x60000029f200;  1 drivers
v0x600004169680_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x600004169710_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x6000041697a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004169830_0 .net *"_ivl_0", 0 0, L_0x6000018e5810;  1 drivers
v0x6000041698c0_0 .net *"_ivl_6", 0 0, L_0x6000018e58f0;  1 drivers
; Elide local net with no drivers, v0x600004169950_0 name=_ivl_8
v0x6000041699e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004169a70_0 .net "dffOut", 0 0, L_0x60000180d570;  1 drivers
v0x600004169b00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ceb390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d570 .functor BUFZ 1, v0x6000041693b0_0, C4<0>, C4<0>, C4<0>;
v0x600004169170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004169200_0 .net "d", 0 0, L_0x60000029f200;  alias, 1 drivers
v0x600004169290_0 .net "q", 0 0, L_0x60000180d570;  alias, 1 drivers
v0x600004169320_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041693b0_0 .var "state", 0 0;
v0x600004169440_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ceb500 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e59d0 .functor BUFT 1, L_0x60000029f2a0, C4<0>, C4<0>, C4<0>;
L_0x6000018e5a40 .functor BUFT 1, L_0x6000018e59d0, C4<0>, C4<0>, C4<0>;
L_0x6000018e5ab0 .functor BUFT 1, L_0x60000029f2a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318d0f48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e5b20 .functor BUFT 1, o0x7fcf318d0f48, C4<0>, C4<0>, C4<0>;
v0x600004169ef0_0 .net8 "Bitline1", 0 0, p0x7fcf318d0e88;  1 drivers, strength-aware
v0x600004169f80_0 .net8 "Bitline2", 0 0, p0x7fcf318d0eb8;  1 drivers, strength-aware
v0x60000416a010_0 .net "D", 0 0, L_0x60000029f2a0;  1 drivers
v0x60000416a0a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x60000416a130_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x60000416a1c0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000416a250_0 .net *"_ivl_0", 0 0, L_0x6000018e59d0;  1 drivers
v0x60000416a2e0_0 .net *"_ivl_6", 0 0, L_0x6000018e5ab0;  1 drivers
; Elide local net with no drivers, v0x60000416a370_0 name=_ivl_8
v0x60000416a400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416a490_0 .net "dffOut", 0 0, L_0x60000180d5e0;  1 drivers
v0x60000416a520_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ceb670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceb500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d5e0 .functor BUFZ 1, v0x600004169dd0_0, C4<0>, C4<0>, C4<0>;
v0x600004169b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004169c20_0 .net "d", 0 0, L_0x60000029f2a0;  alias, 1 drivers
v0x600004169cb0_0 .net "q", 0 0, L_0x60000180d5e0;  alias, 1 drivers
v0x600004169d40_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004169dd0_0 .var "state", 0 0;
v0x600004169e60_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31ceb7e0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5b90 .functor BUFT 1, L_0x60000029f340, C4<0>, C4<0>, C4<0>;
L_0x6000018e5c00 .functor BUFT 1, L_0x6000018e5b90, C4<0>, C4<0>, C4<0>;
L_0x6000018e5c70 .functor BUFT 1, L_0x60000029f340, C4<0>, C4<0>, C4<0>;
o0x7fcf318d1338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e5ce0 .functor BUFT 1, o0x7fcf318d1338, C4<0>, C4<0>, C4<0>;
v0x60000416a910_0 .net8 "Bitline1", 0 0, p0x7fcf318d1278;  1 drivers, strength-aware
v0x60000416a9a0_0 .net8 "Bitline2", 0 0, p0x7fcf318d12a8;  1 drivers, strength-aware
v0x60000416aa30_0 .net "D", 0 0, L_0x60000029f340;  1 drivers
v0x60000416aac0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x60000416ab50_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x60000416abe0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000416ac70_0 .net *"_ivl_0", 0 0, L_0x6000018e5b90;  1 drivers
v0x60000416ad00_0 .net *"_ivl_6", 0 0, L_0x6000018e5c70;  1 drivers
; Elide local net with no drivers, v0x60000416ad90_0 name=_ivl_8
v0x60000416ae20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416aeb0_0 .net "dffOut", 0 0, L_0x60000180d650;  1 drivers
v0x60000416af40_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31ceb950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceb7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d650 .functor BUFZ 1, v0x60000416a7f0_0, C4<0>, C4<0>, C4<0>;
v0x60000416a5b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416a640_0 .net "d", 0 0, L_0x60000029f340;  alias, 1 drivers
v0x60000416a6d0_0 .net "q", 0 0, L_0x60000180d650;  alias, 1 drivers
v0x60000416a760_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000416a7f0_0 .var "state", 0 0;
v0x60000416a880_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31cebac0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31ce8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5d50 .functor BUFT 1, L_0x60000029f3e0, C4<0>, C4<0>, C4<0>;
L_0x6000018e5dc0 .functor BUFT 1, L_0x6000018e5d50, C4<0>, C4<0>, C4<0>;
L_0x6000018e5e30 .functor BUFT 1, L_0x60000029f3e0, C4<0>, C4<0>, C4<0>;
o0x7fcf318d1728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e5ea0 .functor BUFT 1, o0x7fcf318d1728, C4<0>, C4<0>, C4<0>;
v0x60000416b330_0 .net8 "Bitline1", 0 0, p0x7fcf318d1668;  1 drivers, strength-aware
v0x60000416b3c0_0 .net8 "Bitline2", 0 0, p0x7fcf318d1698;  1 drivers, strength-aware
v0x60000416b450_0 .net "D", 0 0, L_0x60000029f3e0;  1 drivers
v0x60000416b4e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94a78;  alias, 1 drivers
v0x60000416b570_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94ac0;  alias, 1 drivers
v0x60000416b600_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000416b690_0 .net *"_ivl_0", 0 0, L_0x6000018e5d50;  1 drivers
v0x60000416b720_0 .net *"_ivl_6", 0 0, L_0x6000018e5e30;  1 drivers
; Elide local net with no drivers, v0x60000416b7b0_0 name=_ivl_8
v0x60000416b840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416b8d0_0 .net "dffOut", 0 0, L_0x60000180d6c0;  1 drivers
v0x60000416b960_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31cebc30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cebac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d6c0 .functor BUFZ 1, v0x60000416b210_0, C4<0>, C4<0>, C4<0>;
v0x60000416afd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416b060_0 .net "d", 0 0, L_0x60000029f3e0;  alias, 1 drivers
v0x60000416b0f0_0 .net "q", 0 0, L_0x60000180d6c0;  alias, 1 drivers
v0x60000416b180_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000416b210_0 .var "state", 0 0;
v0x60000416b2a0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31cea580 .scope module, "MemRead_dff" "dff" 18 37, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000416be70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416bf00_0 .net "d", 0 0, L_0x60000183d8f0;  alias, 1 drivers
v0x60000416c000_0 .net "q", 0 0, v0x60000416c120_0;  alias, 1 drivers
v0x60000416c090_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000416c120_0 .var "state", 0 0;
v0x60000416c1b0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32805bf0 .scope module, "MemWrite_dff" "dff" 18 38, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030b330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000030b3c0_0 .net "d", 0 0, L_0x60000183d960;  alias, 1 drivers
v0x60000030b450_0 .net "q", 0 0, v0x60000030b570_0;  alias, 1 drivers
v0x60000030b4e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000030b570_0 .var "state", 0 0;
v0x60000030b600_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32805d60 .scope module, "MemtoReg_dff" "dff" 18 39, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001827d40 .functor BUFZ 1, v0x60000030b8d0_0, C4<0>, C4<0>, C4<0>;
v0x60000030b690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000030b720_0 .net "d", 0 0, L_0x60000183d810;  alias, 1 drivers
v0x60000030b7b0_0 .net "q", 0 0, L_0x600001827d40;  alias, 1 drivers
v0x60000030b840_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000030b8d0_0 .var "state", 0 0;
v0x60000030b960_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32805ed0 .scope module, "RegWrite_dff" "dff" 18 36, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030b9f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000030ba80_0 .net "d", 0 0, L_0x60000183d880;  alias, 1 drivers
v0x60000030bb10_0 .net "q", 0 0, v0x60000030bc30_0;  alias, 1 drivers
v0x60000030bba0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000030bc30_0 .var "state", 0 0;
v0x60000030bcc0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32806040 .scope module, "SavePC_dff" "dff" 18 40, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001827db0 .functor BUFZ 1, v0x600004160000_0, C4<0>, C4<0>, C4<0>;
v0x60000030bd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000030bde0_0 .net "d", 0 0, L_0x60000183db20;  alias, 1 drivers
v0x60000030be70_0 .net "q", 0 0, L_0x600001827db0;  alias, 1 drivers
v0x60000030bf00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004160000_0 .var "state", 0 0;
v0x600004160090_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf328061b0 .scope module, "Source2_dff[0]" "dff" 18 45, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004160120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041601b0_0 .net "d", 0 0, L_0x60000029d400;  1 drivers
v0x600004160240_0 .net "q", 0 0, v0x600004160360_0;  1 drivers
v0x6000041602d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004160360_0 .var "state", 0 0;
v0x6000041603f0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32806320 .scope module, "Source2_dff[1]" "dff" 18 45, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004160480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004160510_0 .net "d", 0 0, L_0x60000029d4a0;  1 drivers
v0x6000041605a0_0 .net "q", 0 0, v0x6000041606c0_0;  1 drivers
v0x600004160630_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041606c0_0 .var "state", 0 0;
v0x600004160750_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32806490 .scope module, "Source2_dff[2]" "dff" 18 45, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041607e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004160870_0 .net "d", 0 0, L_0x60000029d540;  1 drivers
v0x600004160900_0 .net "q", 0 0, v0x600004160a20_0;  1 drivers
v0x600004160990_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004160a20_0 .var "state", 0 0;
v0x600004160ab0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32806600 .scope module, "Source2_dff[3]" "dff" 18 45, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004160b40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004160bd0_0 .net "d", 0 0, L_0x60000029d5e0;  1 drivers
v0x600004160c60_0 .net "q", 0 0, v0x600004160d80_0;  1 drivers
v0x600004160cf0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004160d80_0 .var "state", 0 0;
v0x600004160e10_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32806770 .scope module, "b_reg" "Register" 18 51, 5 98 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000417ce10_0 .net8 "Bitline1", 15 0, p0x7fcf32d025e8;  alias, 0 drivers, strength-aware
o0x7fcf32d02618 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f06c0 .island tran;
p0x7fcf32d02618 .port I0x6000033f06c0, o0x7fcf32d02618;
v0x60000417cea0_0 .net8 "Bitline2", 15 0, p0x7fcf32d02618;  0 drivers, strength-aware
v0x60000417cf30_0 .net "D", 15 0, L_0x600000290b40;  alias, 1 drivers
L_0x7fcf32d949e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000417cfc0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  1 drivers
L_0x7fcf32d94a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000417d050_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  1 drivers
v0x60000417d0e0_0 .net "WriteReg", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417d170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417d200_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
L_0x60000029e080 .part L_0x600000290b40, 0, 1;
L_0x60000029e120 .part L_0x600000290b40, 1, 1;
L_0x60000029e1c0 .part L_0x600000290b40, 2, 1;
L_0x60000029e260 .part L_0x600000290b40, 3, 1;
L_0x60000029e300 .part L_0x600000290b40, 4, 1;
L_0x60000029e3a0 .part L_0x600000290b40, 5, 1;
L_0x60000029e440 .part L_0x600000290b40, 6, 1;
L_0x60000029e4e0 .part L_0x600000290b40, 7, 1;
L_0x60000029e580 .part L_0x600000290b40, 8, 1;
L_0x60000029e620 .part L_0x600000290b40, 9, 1;
L_0x60000029e6c0 .part L_0x600000290b40, 10, 1;
L_0x60000029e760 .part L_0x600000290b40, 11, 1;
L_0x60000029e800 .part L_0x600000290b40, 12, 1;
L_0x60000029e8a0 .part L_0x600000290b40, 13, 1;
L_0x60000029e940 .part L_0x600000290b40, 14, 1;
L_0x60000029e9e0 .part L_0x600000290b40, 15, 1;
p0x7fcf318d2808 .port I0x6000033f0540, L_0x6000018e2760;
 .tranvp 16 1 0, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf318d2808;
p0x7fcf318d2c58 .port I0x6000033f0540, L_0x6000018e2920;
 .tranvp 16 1 1, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf318d2c58;
p0x7fcf318d3048 .port I0x6000033f0540, L_0x6000018e2ae0;
 .tranvp 16 1 2, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf318d3048;
p0x7fcf318d3438 .port I0x6000033f0540, L_0x6000018e2ca0;
 .tranvp 16 1 3, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf318d3438;
p0x7fcf318d3828 .port I0x6000033f0540, L_0x6000018e2e60;
 .tranvp 16 1 4, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf318d3828;
p0x7fcf318d3c18 .port I0x6000033f0540, L_0x6000018e3020;
 .tranvp 16 1 5, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf318d3c18;
p0x7fcf32d00008 .port I0x6000033f0540, L_0x6000018e31e0;
 .tranvp 16 1 6, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d00008;
p0x7fcf32d003f8 .port I0x6000033f0540, L_0x6000018e33a0;
 .tranvp 16 1 7, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d003f8;
p0x7fcf32d007e8 .port I0x6000033f0540, L_0x6000018e3560;
 .tranvp 16 1 8, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d007e8;
p0x7fcf32d00bd8 .port I0x6000033f0540, L_0x6000018e3720;
 .tranvp 16 1 9, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d00bd8;
p0x7fcf32d00fc8 .port I0x6000033f0540, L_0x6000018e38e0;
 .tranvp 16 1 10, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d00fc8;
p0x7fcf32d013b8 .port I0x6000033f0540, L_0x6000018e3aa0;
 .tranvp 16 1 11, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d013b8;
p0x7fcf32d017a8 .port I0x6000033f0540, L_0x6000018e3c60;
 .tranvp 16 1 12, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d017a8;
p0x7fcf32d01b98 .port I0x6000033f0540, L_0x6000018e3e20;
 .tranvp 16 1 13, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d01b98;
p0x7fcf32d01f88 .port I0x6000033f0540, L_0x6000018e4000;
 .tranvp 16 1 14, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d01f88;
p0x7fcf32d02378 .port I0x6000033f0540, L_0x6000018e41c0;
 .tranvp 16 1 15, I0x6000033f0540, p0x7fcf32d025e8 p0x7fcf32d02378;
p0x7fcf318d2838 .port I0x6000033f06c0, L_0x6000018e2840;
 .tranvp 16 1 0, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf318d2838;
p0x7fcf318d2c88 .port I0x6000033f06c0, L_0x6000018e2a00;
 .tranvp 16 1 1, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf318d2c88;
p0x7fcf318d3078 .port I0x6000033f06c0, L_0x6000018e2bc0;
 .tranvp 16 1 2, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf318d3078;
p0x7fcf318d3468 .port I0x6000033f06c0, L_0x6000018e2d80;
 .tranvp 16 1 3, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf318d3468;
p0x7fcf318d3858 .port I0x6000033f06c0, L_0x6000018e2f40;
 .tranvp 16 1 4, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf318d3858;
p0x7fcf318d3c48 .port I0x6000033f06c0, L_0x6000018e3100;
 .tranvp 16 1 5, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf318d3c48;
p0x7fcf32d00038 .port I0x6000033f06c0, L_0x6000018e32c0;
 .tranvp 16 1 6, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d00038;
p0x7fcf32d00428 .port I0x6000033f06c0, L_0x6000018e3480;
 .tranvp 16 1 7, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d00428;
p0x7fcf32d00818 .port I0x6000033f06c0, L_0x6000018e3640;
 .tranvp 16 1 8, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d00818;
p0x7fcf32d00c08 .port I0x6000033f06c0, L_0x6000018e3800;
 .tranvp 16 1 9, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d00c08;
p0x7fcf32d00ff8 .port I0x6000033f06c0, L_0x6000018e39c0;
 .tranvp 16 1 10, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d00ff8;
p0x7fcf32d013e8 .port I0x6000033f06c0, L_0x6000018e3b80;
 .tranvp 16 1 11, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d013e8;
p0x7fcf32d017d8 .port I0x6000033f06c0, L_0x6000018e3d40;
 .tranvp 16 1 12, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d017d8;
p0x7fcf32d01bc8 .port I0x6000033f06c0, L_0x6000018e3f00;
 .tranvp 16 1 13, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d01bc8;
p0x7fcf32d01fb8 .port I0x6000033f06c0, L_0x6000018e40e0;
 .tranvp 16 1 14, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d01fb8;
p0x7fcf32d023a8 .port I0x6000033f06c0, L_0x6000018e42a0;
 .tranvp 16 1 15, I0x6000033f06c0, p0x7fcf32d02618 p0x7fcf32d023a8;
S_0x7fcf328068e0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e26f0 .functor BUFT 1, L_0x60000029e080, C4<0>, C4<0>, C4<0>;
L_0x6000018e2760 .functor BUFT 1, L_0x6000018e26f0, C4<0>, C4<0>, C4<0>;
L_0x6000018e27d0 .functor BUFT 1, L_0x60000029e080, C4<0>, C4<0>, C4<0>;
o0x7fcf318d2928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2840 .functor BUFT 1, o0x7fcf318d2928, C4<0>, C4<0>, C4<0>;
v0x600004161200_0 .net8 "Bitline1", 0 0, p0x7fcf318d2808;  1 drivers, strength-aware
v0x600004161290_0 .net8 "Bitline2", 0 0, p0x7fcf318d2838;  1 drivers, strength-aware
v0x600004161320_0 .net "D", 0 0, L_0x60000029e080;  1 drivers
v0x6000041613b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x6000003f3060_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x6000003f30f0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003f3180_0 .net *"_ivl_0", 0 0, L_0x6000018e26f0;  1 drivers
v0x6000003f3210_0 .net *"_ivl_6", 0 0, L_0x6000018e27d0;  1 drivers
; Elide local net with no drivers, v0x6000003f32a0_0 name=_ivl_8
v0x6000003f3330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f33c0_0 .net "dffOut", 0 0, L_0x60000180c930;  1 drivers
v0x6000003f3450_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32806a50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf328068e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c930 .functor BUFZ 1, v0x6000041610e0_0, C4<0>, C4<0>, C4<0>;
v0x600004160ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004160f30_0 .net "d", 0 0, L_0x60000029e080;  alias, 1 drivers
v0x600004160fc0_0 .net "q", 0 0, L_0x60000180c930;  alias, 1 drivers
v0x600004161050_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041610e0_0 .var "state", 0 0;
v0x600004161170_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a51b00 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e28b0 .functor BUFT 1, L_0x60000029e120, C4<0>, C4<0>, C4<0>;
L_0x6000018e2920 .functor BUFT 1, L_0x6000018e28b0, C4<0>, C4<0>, C4<0>;
L_0x6000018e2990 .functor BUFT 1, L_0x60000029e120, C4<0>, C4<0>, C4<0>;
o0x7fcf318d2d18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2a00 .functor BUFT 1, o0x7fcf318d2d18, C4<0>, C4<0>, C4<0>;
v0x6000003f3840_0 .net8 "Bitline1", 0 0, p0x7fcf318d2c58;  1 drivers, strength-aware
v0x6000003f38d0_0 .net8 "Bitline2", 0 0, p0x7fcf318d2c88;  1 drivers, strength-aware
v0x6000003f3960_0 .net "D", 0 0, L_0x60000029e120;  1 drivers
v0x6000003f39f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x6000003f3a80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x6000003f3b10_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003f3ba0_0 .net *"_ivl_0", 0 0, L_0x6000018e28b0;  1 drivers
v0x6000003f3c30_0 .net *"_ivl_6", 0 0, L_0x6000018e2990;  1 drivers
; Elide local net with no drivers, v0x6000003f3cc0_0 name=_ivl_8
v0x6000003f3d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f3de0_0 .net "dffOut", 0 0, L_0x60000180c9a0;  1 drivers
v0x6000003f3e70_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a58210 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a51b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c9a0 .functor BUFZ 1, v0x6000003f3720_0, C4<0>, C4<0>, C4<0>;
v0x6000003f34e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003f3570_0 .net "d", 0 0, L_0x60000029e120;  alias, 1 drivers
v0x6000003f3600_0 .net "q", 0 0, L_0x60000180c9a0;  alias, 1 drivers
v0x6000003f3690_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003f3720_0 .var "state", 0 0;
v0x6000003f37b0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a57dd0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e2a70 .functor BUFT 1, L_0x60000029e1c0, C4<0>, C4<0>, C4<0>;
L_0x6000018e2ae0 .functor BUFT 1, L_0x6000018e2a70, C4<0>, C4<0>, C4<0>;
L_0x6000018e2b50 .functor BUFT 1, L_0x60000029e1c0, C4<0>, C4<0>, C4<0>;
o0x7fcf318d3108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2bc0 .functor BUFT 1, o0x7fcf318d3108, C4<0>, C4<0>, C4<0>;
v0x6000041642d0_0 .net8 "Bitline1", 0 0, p0x7fcf318d3048;  1 drivers, strength-aware
v0x600004164360_0 .net8 "Bitline2", 0 0, p0x7fcf318d3078;  1 drivers, strength-aware
v0x6000041643f0_0 .net "D", 0 0, L_0x60000029e1c0;  1 drivers
v0x600004164480_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004164510_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x6000041645a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004164630_0 .net *"_ivl_0", 0 0, L_0x6000018e2a70;  1 drivers
v0x6000041646c0_0 .net *"_ivl_6", 0 0, L_0x6000018e2b50;  1 drivers
; Elide local net with no drivers, v0x600004164750_0 name=_ivl_8
v0x6000041647e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004164870_0 .net "dffOut", 0 0, L_0x60000180ca10;  1 drivers
v0x600004164900_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a57aa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a57dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180ca10 .functor BUFZ 1, v0x6000041641b0_0, C4<0>, C4<0>, C4<0>;
v0x6000003f3f00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004164000_0 .net "d", 0 0, L_0x60000029e1c0;  alias, 1 drivers
v0x600004164090_0 .net "q", 0 0, L_0x60000180ca10;  alias, 1 drivers
v0x600004164120_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041641b0_0 .var "state", 0 0;
v0x600004164240_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a57660 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e2c30 .functor BUFT 1, L_0x60000029e260, C4<0>, C4<0>, C4<0>;
L_0x6000018e2ca0 .functor BUFT 1, L_0x6000018e2c30, C4<0>, C4<0>, C4<0>;
L_0x6000018e2d10 .functor BUFT 1, L_0x60000029e260, C4<0>, C4<0>, C4<0>;
o0x7fcf318d34f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2d80 .functor BUFT 1, o0x7fcf318d34f8, C4<0>, C4<0>, C4<0>;
v0x600004164cf0_0 .net8 "Bitline1", 0 0, p0x7fcf318d3438;  1 drivers, strength-aware
v0x600004164d80_0 .net8 "Bitline2", 0 0, p0x7fcf318d3468;  1 drivers, strength-aware
v0x600004164e10_0 .net "D", 0 0, L_0x60000029e260;  1 drivers
v0x600004164ea0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004164f30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x600004164fc0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004165050_0 .net *"_ivl_0", 0 0, L_0x6000018e2c30;  1 drivers
v0x6000041650e0_0 .net *"_ivl_6", 0 0, L_0x6000018e2d10;  1 drivers
; Elide local net with no drivers, v0x600004165170_0 name=_ivl_8
v0x600004165200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004165290_0 .net "dffOut", 0 0, L_0x60000180ca80;  1 drivers
v0x600004165320_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a57330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a57660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180ca80 .functor BUFZ 1, v0x600004164bd0_0, C4<0>, C4<0>, C4<0>;
v0x600004164990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004164a20_0 .net "d", 0 0, L_0x60000029e260;  alias, 1 drivers
v0x600004164ab0_0 .net "q", 0 0, L_0x60000180ca80;  alias, 1 drivers
v0x600004164b40_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004164bd0_0 .var "state", 0 0;
v0x600004164c60_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a56ef0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e2df0 .functor BUFT 1, L_0x60000029e300, C4<0>, C4<0>, C4<0>;
L_0x6000018e2e60 .functor BUFT 1, L_0x6000018e2df0, C4<0>, C4<0>, C4<0>;
L_0x6000018e2ed0 .functor BUFT 1, L_0x60000029e300, C4<0>, C4<0>, C4<0>;
o0x7fcf318d38e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2f40 .functor BUFT 1, o0x7fcf318d38e8, C4<0>, C4<0>, C4<0>;
v0x600004165710_0 .net8 "Bitline1", 0 0, p0x7fcf318d3828;  1 drivers, strength-aware
v0x6000041657a0_0 .net8 "Bitline2", 0 0, p0x7fcf318d3858;  1 drivers, strength-aware
v0x600004165830_0 .net "D", 0 0, L_0x60000029e300;  1 drivers
v0x6000041658c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004165950_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x6000041659e0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004165a70_0 .net *"_ivl_0", 0 0, L_0x6000018e2df0;  1 drivers
v0x600004165b00_0 .net *"_ivl_6", 0 0, L_0x6000018e2ed0;  1 drivers
; Elide local net with no drivers, v0x600004165b90_0 name=_ivl_8
v0x600004165c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004165cb0_0 .net "dffOut", 0 0, L_0x60000180caf0;  1 drivers
v0x600004165d40_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a56bc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a56ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180caf0 .functor BUFZ 1, v0x6000041655f0_0, C4<0>, C4<0>, C4<0>;
v0x6000041653b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004165440_0 .net "d", 0 0, L_0x60000029e300;  alias, 1 drivers
v0x6000041654d0_0 .net "q", 0 0, L_0x60000180caf0;  alias, 1 drivers
v0x600004165560_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041655f0_0 .var "state", 0 0;
v0x600004165680_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a56780 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e2fb0 .functor BUFT 1, L_0x60000029e3a0, C4<0>, C4<0>, C4<0>;
L_0x6000018e3020 .functor BUFT 1, L_0x6000018e2fb0, C4<0>, C4<0>, C4<0>;
L_0x6000018e3090 .functor BUFT 1, L_0x60000029e3a0, C4<0>, C4<0>, C4<0>;
o0x7fcf318d3cd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3100 .functor BUFT 1, o0x7fcf318d3cd8, C4<0>, C4<0>, C4<0>;
v0x600004166130_0 .net8 "Bitline1", 0 0, p0x7fcf318d3c18;  1 drivers, strength-aware
v0x6000041661c0_0 .net8 "Bitline2", 0 0, p0x7fcf318d3c48;  1 drivers, strength-aware
v0x600004166250_0 .net "D", 0 0, L_0x60000029e3a0;  1 drivers
v0x6000041662e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004166370_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x600004166400_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004166490_0 .net *"_ivl_0", 0 0, L_0x6000018e2fb0;  1 drivers
v0x600004166520_0 .net *"_ivl_6", 0 0, L_0x6000018e3090;  1 drivers
; Elide local net with no drivers, v0x6000041665b0_0 name=_ivl_8
v0x600004166640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041666d0_0 .net "dffOut", 0 0, L_0x60000180cb60;  1 drivers
v0x600004166760_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a56340 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a56780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cb60 .functor BUFZ 1, v0x600004166010_0, C4<0>, C4<0>, C4<0>;
v0x600004165dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004165e60_0 .net "d", 0 0, L_0x60000029e3a0;  alias, 1 drivers
v0x600004165ef0_0 .net "q", 0 0, L_0x60000180cb60;  alias, 1 drivers
v0x600004165f80_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004166010_0 .var "state", 0 0;
v0x6000041660a0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a56010 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3170 .functor BUFT 1, L_0x60000029e440, C4<0>, C4<0>, C4<0>;
L_0x6000018e31e0 .functor BUFT 1, L_0x6000018e3170, C4<0>, C4<0>, C4<0>;
L_0x6000018e3250 .functor BUFT 1, L_0x60000029e440, C4<0>, C4<0>, C4<0>;
o0x7fcf32d000c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e32c0 .functor BUFT 1, o0x7fcf32d000c8, C4<0>, C4<0>, C4<0>;
v0x600004166b50_0 .net8 "Bitline1", 0 0, p0x7fcf32d00008;  1 drivers, strength-aware
v0x600004166be0_0 .net8 "Bitline2", 0 0, p0x7fcf32d00038;  1 drivers, strength-aware
v0x600004166c70_0 .net "D", 0 0, L_0x60000029e440;  1 drivers
v0x600004166d00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004166d90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x600004166e20_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004166eb0_0 .net *"_ivl_0", 0 0, L_0x6000018e3170;  1 drivers
v0x600004166f40_0 .net *"_ivl_6", 0 0, L_0x6000018e3250;  1 drivers
; Elide local net with no drivers, v0x600004166fd0_0 name=_ivl_8
v0x600004167060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041670f0_0 .net "dffOut", 0 0, L_0x60000180cbd0;  1 drivers
v0x600004167180_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a55bd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a56010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cbd0 .functor BUFZ 1, v0x600004166a30_0, C4<0>, C4<0>, C4<0>;
v0x6000041667f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004166880_0 .net "d", 0 0, L_0x60000029e440;  alias, 1 drivers
v0x600004166910_0 .net "q", 0 0, L_0x60000180cbd0;  alias, 1 drivers
v0x6000041669a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004166a30_0 .var "state", 0 0;
v0x600004166ac0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a558a0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3330 .functor BUFT 1, L_0x60000029e4e0, C4<0>, C4<0>, C4<0>;
L_0x6000018e33a0 .functor BUFT 1, L_0x6000018e3330, C4<0>, C4<0>, C4<0>;
L_0x6000018e3410 .functor BUFT 1, L_0x60000029e4e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d004b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3480 .functor BUFT 1, o0x7fcf32d004b8, C4<0>, C4<0>, C4<0>;
v0x600004167570_0 .net8 "Bitline1", 0 0, p0x7fcf32d003f8;  1 drivers, strength-aware
v0x600004167600_0 .net8 "Bitline2", 0 0, p0x7fcf32d00428;  1 drivers, strength-aware
v0x600004167690_0 .net "D", 0 0, L_0x60000029e4e0;  1 drivers
v0x600004167720_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x6000041677b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x600004167840_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041678d0_0 .net *"_ivl_0", 0 0, L_0x6000018e3330;  1 drivers
v0x600004167960_0 .net *"_ivl_6", 0 0, L_0x6000018e3410;  1 drivers
; Elide local net with no drivers, v0x6000041679f0_0 name=_ivl_8
v0x600004167a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004167b10_0 .net "dffOut", 0 0, L_0x60000180cc40;  1 drivers
v0x600004167ba0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a55460 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a558a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cc40 .functor BUFZ 1, v0x600004167450_0, C4<0>, C4<0>, C4<0>;
v0x600004167210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041672a0_0 .net "d", 0 0, L_0x60000029e4e0;  alias, 1 drivers
v0x600004167330_0 .net "q", 0 0, L_0x60000180cc40;  alias, 1 drivers
v0x6000041673c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004167450_0 .var "state", 0 0;
v0x6000041674e0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a55130 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e34f0 .functor BUFT 1, L_0x60000029e580, C4<0>, C4<0>, C4<0>;
L_0x6000018e3560 .functor BUFT 1, L_0x6000018e34f0, C4<0>, C4<0>, C4<0>;
L_0x6000018e35d0 .functor BUFT 1, L_0x60000029e580, C4<0>, C4<0>, C4<0>;
o0x7fcf32d008a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3640 .functor BUFT 1, o0x7fcf32d008a8, C4<0>, C4<0>, C4<0>;
v0x600004178000_0 .net8 "Bitline1", 0 0, p0x7fcf32d007e8;  1 drivers, strength-aware
v0x600004178090_0 .net8 "Bitline2", 0 0, p0x7fcf32d00818;  1 drivers, strength-aware
v0x600004178120_0 .net "D", 0 0, L_0x60000029e580;  1 drivers
v0x6000041781b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004178240_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x6000041782d0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004178360_0 .net *"_ivl_0", 0 0, L_0x6000018e34f0;  1 drivers
v0x6000041783f0_0 .net *"_ivl_6", 0 0, L_0x6000018e35d0;  1 drivers
; Elide local net with no drivers, v0x600004178480_0 name=_ivl_8
v0x600004178510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041785a0_0 .net "dffOut", 0 0, L_0x60000180ccb0;  1 drivers
v0x600004178630_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a54cf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a55130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180ccb0 .functor BUFZ 1, v0x600004167e70_0, C4<0>, C4<0>, C4<0>;
v0x600004167c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004167cc0_0 .net "d", 0 0, L_0x60000029e580;  alias, 1 drivers
v0x600004167d50_0 .net "q", 0 0, L_0x60000180ccb0;  alias, 1 drivers
v0x600004167de0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004167e70_0 .var "state", 0 0;
v0x600004167f00_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a1bac0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e36b0 .functor BUFT 1, L_0x60000029e620, C4<0>, C4<0>, C4<0>;
L_0x6000018e3720 .functor BUFT 1, L_0x6000018e36b0, C4<0>, C4<0>, C4<0>;
L_0x6000018e3790 .functor BUFT 1, L_0x60000029e620, C4<0>, C4<0>, C4<0>;
o0x7fcf32d00c98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3800 .functor BUFT 1, o0x7fcf32d00c98, C4<0>, C4<0>, C4<0>;
v0x600004178a20_0 .net8 "Bitline1", 0 0, p0x7fcf32d00bd8;  1 drivers, strength-aware
v0x600004178ab0_0 .net8 "Bitline2", 0 0, p0x7fcf32d00c08;  1 drivers, strength-aware
v0x600004178b40_0 .net "D", 0 0, L_0x60000029e620;  1 drivers
v0x600004178bd0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004178c60_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x600004178cf0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004178d80_0 .net *"_ivl_0", 0 0, L_0x6000018e36b0;  1 drivers
v0x600004178e10_0 .net *"_ivl_6", 0 0, L_0x6000018e3790;  1 drivers
; Elide local net with no drivers, v0x600004178ea0_0 name=_ivl_8
v0x600004178f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004178fc0_0 .net "dffOut", 0 0, L_0x60000180cd20;  1 drivers
v0x600004179050_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a1b350 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1bac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cd20 .functor BUFZ 1, v0x600004178900_0, C4<0>, C4<0>, C4<0>;
v0x6000041786c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004178750_0 .net "d", 0 0, L_0x60000029e620;  alias, 1 drivers
v0x6000041787e0_0 .net "q", 0 0, L_0x60000180cd20;  alias, 1 drivers
v0x600004178870_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004178900_0 .var "state", 0 0;
v0x600004178990_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a1abe0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3870 .functor BUFT 1, L_0x60000029e6c0, C4<0>, C4<0>, C4<0>;
L_0x6000018e38e0 .functor BUFT 1, L_0x6000018e3870, C4<0>, C4<0>, C4<0>;
L_0x6000018e3950 .functor BUFT 1, L_0x60000029e6c0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d01088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e39c0 .functor BUFT 1, o0x7fcf32d01088, C4<0>, C4<0>, C4<0>;
v0x600004179440_0 .net8 "Bitline1", 0 0, p0x7fcf32d00fc8;  1 drivers, strength-aware
v0x6000041794d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d00ff8;  1 drivers, strength-aware
v0x600004179560_0 .net "D", 0 0, L_0x60000029e6c0;  1 drivers
v0x6000041795f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x600004179680_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x600004179710_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041797a0_0 .net *"_ivl_0", 0 0, L_0x6000018e3870;  1 drivers
v0x600004179830_0 .net *"_ivl_6", 0 0, L_0x6000018e3950;  1 drivers
; Elide local net with no drivers, v0x6000041798c0_0 name=_ivl_8
v0x600004179950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041799e0_0 .net "dffOut", 0 0, L_0x60000180cd90;  1 drivers
v0x600004179a70_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a1a470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a1abe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cd90 .functor BUFZ 1, v0x600004179320_0, C4<0>, C4<0>, C4<0>;
v0x6000041790e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004179170_0 .net "d", 0 0, L_0x60000029e6c0;  alias, 1 drivers
v0x600004179200_0 .net "q", 0 0, L_0x60000180cd90;  alias, 1 drivers
v0x600004179290_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004179320_0 .var "state", 0 0;
v0x6000041793b0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a19d00 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3a30 .functor BUFT 1, L_0x60000029e760, C4<0>, C4<0>, C4<0>;
L_0x6000018e3aa0 .functor BUFT 1, L_0x6000018e3a30, C4<0>, C4<0>, C4<0>;
L_0x6000018e3b10 .functor BUFT 1, L_0x60000029e760, C4<0>, C4<0>, C4<0>;
o0x7fcf32d01478 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3b80 .functor BUFT 1, o0x7fcf32d01478, C4<0>, C4<0>, C4<0>;
v0x600004179e60_0 .net8 "Bitline1", 0 0, p0x7fcf32d013b8;  1 drivers, strength-aware
v0x600004179ef0_0 .net8 "Bitline2", 0 0, p0x7fcf32d013e8;  1 drivers, strength-aware
v0x600004179f80_0 .net "D", 0 0, L_0x60000029e760;  1 drivers
v0x60000417a010_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x60000417a0a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x60000417a130_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417a1c0_0 .net *"_ivl_0", 0 0, L_0x6000018e3a30;  1 drivers
v0x60000417a250_0 .net *"_ivl_6", 0 0, L_0x6000018e3b10;  1 drivers
; Elide local net with no drivers, v0x60000417a2e0_0 name=_ivl_8
v0x60000417a370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417a400_0 .net "dffOut", 0 0, L_0x60000180ce00;  1 drivers
v0x60000417a490_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a19590 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a19d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180ce00 .functor BUFZ 1, v0x600004179d40_0, C4<0>, C4<0>, C4<0>;
v0x600004179b00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004179b90_0 .net "d", 0 0, L_0x60000029e760;  alias, 1 drivers
v0x600004179c20_0 .net "q", 0 0, L_0x60000180ce00;  alias, 1 drivers
v0x600004179cb0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004179d40_0 .var "state", 0 0;
v0x600004179dd0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a18e20 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3bf0 .functor BUFT 1, L_0x60000029e800, C4<0>, C4<0>, C4<0>;
L_0x6000018e3c60 .functor BUFT 1, L_0x6000018e3bf0, C4<0>, C4<0>, C4<0>;
L_0x6000018e3cd0 .functor BUFT 1, L_0x60000029e800, C4<0>, C4<0>, C4<0>;
o0x7fcf32d01868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3d40 .functor BUFT 1, o0x7fcf32d01868, C4<0>, C4<0>, C4<0>;
v0x60000417a880_0 .net8 "Bitline1", 0 0, p0x7fcf32d017a8;  1 drivers, strength-aware
v0x60000417a910_0 .net8 "Bitline2", 0 0, p0x7fcf32d017d8;  1 drivers, strength-aware
v0x60000417a9a0_0 .net "D", 0 0, L_0x60000029e800;  1 drivers
v0x60000417aa30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x60000417aac0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x60000417ab50_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417abe0_0 .net *"_ivl_0", 0 0, L_0x6000018e3bf0;  1 drivers
v0x60000417ac70_0 .net *"_ivl_6", 0 0, L_0x6000018e3cd0;  1 drivers
; Elide local net with no drivers, v0x60000417ad00_0 name=_ivl_8
v0x60000417ad90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417ae20_0 .net "dffOut", 0 0, L_0x60000180ce70;  1 drivers
v0x60000417aeb0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a186b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a18e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180ce70 .functor BUFZ 1, v0x60000417a760_0, C4<0>, C4<0>, C4<0>;
v0x60000417a520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417a5b0_0 .net "d", 0 0, L_0x60000029e800;  alias, 1 drivers
v0x60000417a640_0 .net "q", 0 0, L_0x60000180ce70;  alias, 1 drivers
v0x60000417a6d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417a760_0 .var "state", 0 0;
v0x60000417a7f0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a17f40 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3db0 .functor BUFT 1, L_0x60000029e8a0, C4<0>, C4<0>, C4<0>;
L_0x6000018e3e20 .functor BUFT 1, L_0x6000018e3db0, C4<0>, C4<0>, C4<0>;
L_0x6000018e3e90 .functor BUFT 1, L_0x60000029e8a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d01c58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e3f00 .functor BUFT 1, o0x7fcf32d01c58, C4<0>, C4<0>, C4<0>;
v0x60000417b2a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d01b98;  1 drivers, strength-aware
v0x60000417b330_0 .net8 "Bitline2", 0 0, p0x7fcf32d01bc8;  1 drivers, strength-aware
v0x60000417b3c0_0 .net "D", 0 0, L_0x60000029e8a0;  1 drivers
v0x60000417b450_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x60000417b4e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x60000417b570_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417b600_0 .net *"_ivl_0", 0 0, L_0x6000018e3db0;  1 drivers
v0x60000417b690_0 .net *"_ivl_6", 0 0, L_0x6000018e3e90;  1 drivers
; Elide local net with no drivers, v0x60000417b720_0 name=_ivl_8
v0x60000417b7b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417b840_0 .net "dffOut", 0 0, L_0x60000180cee0;  1 drivers
v0x60000417b8d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a177d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a17f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cee0 .functor BUFZ 1, v0x60000417b180_0, C4<0>, C4<0>, C4<0>;
v0x60000417af40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417afd0_0 .net "d", 0 0, L_0x60000029e8a0;  alias, 1 drivers
v0x60000417b060_0 .net "q", 0 0, L_0x60000180cee0;  alias, 1 drivers
v0x60000417b0f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417b180_0 .var "state", 0 0;
v0x60000417b210_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a17060 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e3f70 .functor BUFT 1, L_0x60000029e940, C4<0>, C4<0>, C4<0>;
L_0x6000018e4000 .functor BUFT 1, L_0x6000018e3f70, C4<0>, C4<0>, C4<0>;
L_0x6000018e4070 .functor BUFT 1, L_0x60000029e940, C4<0>, C4<0>, C4<0>;
o0x7fcf32d02048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e40e0 .functor BUFT 1, o0x7fcf32d02048, C4<0>, C4<0>, C4<0>;
v0x60000417bcc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d01f88;  1 drivers, strength-aware
v0x60000417bd50_0 .net8 "Bitline2", 0 0, p0x7fcf32d01fb8;  1 drivers, strength-aware
v0x60000417bde0_0 .net "D", 0 0, L_0x60000029e940;  1 drivers
v0x60000417be70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x60000417bf00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x60000417c000_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417c090_0 .net *"_ivl_0", 0 0, L_0x6000018e3f70;  1 drivers
v0x60000417c120_0 .net *"_ivl_6", 0 0, L_0x6000018e4070;  1 drivers
; Elide local net with no drivers, v0x60000417c1b0_0 name=_ivl_8
v0x60000417c240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417c2d0_0 .net "dffOut", 0 0, L_0x60000180cf50;  1 drivers
v0x60000417c360_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a168f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a17060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cf50 .functor BUFZ 1, v0x60000417bba0_0, C4<0>, C4<0>, C4<0>;
v0x60000417b960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417b9f0_0 .net "d", 0 0, L_0x60000029e940;  alias, 1 drivers
v0x60000417ba80_0 .net "q", 0 0, L_0x60000180cf50;  alias, 1 drivers
v0x60000417bb10_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417bba0_0 .var "state", 0 0;
v0x60000417bc30_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a16180 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32806770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e4150 .functor BUFT 1, L_0x60000029e9e0, C4<0>, C4<0>, C4<0>;
L_0x6000018e41c0 .functor BUFT 1, L_0x6000018e4150, C4<0>, C4<0>, C4<0>;
L_0x6000018e4230 .functor BUFT 1, L_0x60000029e9e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d02438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e42a0 .functor BUFT 1, o0x7fcf32d02438, C4<0>, C4<0>, C4<0>;
v0x60000417c750_0 .net8 "Bitline1", 0 0, p0x7fcf32d02378;  1 drivers, strength-aware
v0x60000417c7e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d023a8;  1 drivers, strength-aware
v0x60000417c870_0 .net "D", 0 0, L_0x60000029e9e0;  1 drivers
v0x60000417c900_0 .net "ReadEnable1", 0 0, L_0x7fcf32d949e8;  alias, 1 drivers
v0x60000417c990_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94a30;  alias, 1 drivers
v0x60000417ca20_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417cab0_0 .net *"_ivl_0", 0 0, L_0x6000018e4150;  1 drivers
v0x60000417cb40_0 .net *"_ivl_6", 0 0, L_0x6000018e4230;  1 drivers
; Elide local net with no drivers, v0x60000417cbd0_0 name=_ivl_8
v0x60000417cc60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417ccf0_0 .net "dffOut", 0 0, L_0x60000180cfc0;  1 drivers
v0x60000417cd80_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a15a10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a16180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180cfc0 .functor BUFZ 1, v0x60000417c630_0, C4<0>, C4<0>, C4<0>;
v0x60000417c3f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417c480_0 .net "d", 0 0, L_0x60000029e9e0;  alias, 1 drivers
v0x60000417c510_0 .net "q", 0 0, L_0x60000180cfc0;  alias, 1 drivers
v0x60000417c5a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417c630_0 .var "state", 0 0;
v0x60000417c6c0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a14800 .scope module, "halt_dff" "dff" 18 41, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001827e20 .functor BUFZ 1, v0x60000417d4d0_0, C4<0>, C4<0>, C4<0>;
v0x60000417d290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417d320_0 .net "d", 0 0, L_0x60000183db90;  alias, 1 drivers
v0x60000417d3b0_0 .net "q", 0 0, L_0x600001827e20;  alias, 1 drivers
v0x60000417d440_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417d4d0_0 .var "state", 0 0;
v0x60000417d560_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a14090 .scope module, "instruction_reg" "Register" 18 48, 5 98 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041778d0_0 .net8 "Bitline1", 15 0, p0x7fcf318c0868;  alias, 0 drivers, strength-aware
o0x7fcf32d06848 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f03a0 .island tran;
p0x7fcf32d06848 .port I0x6000033f03a0, o0x7fcf32d06848;
v0x600004177960_0 .net8 "Bitline2", 15 0, p0x7fcf32d06848;  0 drivers, strength-aware
v0x6000041779f0_0 .net8 "D", 15 0, p0x7fcf318aecb8;  alias, 0 drivers, strength-aware
L_0x7fcf32d94958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004177a80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  1 drivers
L_0x7fcf32d949a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004177b10_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  1 drivers
v0x600004177ba0_0 .net "WriteReg", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004177c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004177cc0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
L_0x60000029d680 .part p0x7fcf318aecb8, 0, 1;
L_0x60000029d720 .part p0x7fcf318aecb8, 1, 1;
L_0x60000029d7c0 .part p0x7fcf318aecb8, 2, 1;
L_0x60000029d860 .part p0x7fcf318aecb8, 3, 1;
L_0x60000029d900 .part p0x7fcf318aecb8, 4, 1;
L_0x60000029d9a0 .part p0x7fcf318aecb8, 5, 1;
L_0x60000029da40 .part p0x7fcf318aecb8, 6, 1;
L_0x60000029dae0 .part p0x7fcf318aecb8, 7, 1;
L_0x60000029db80 .part p0x7fcf318aecb8, 8, 1;
L_0x60000029dc20 .part p0x7fcf318aecb8, 9, 1;
L_0x60000029dcc0 .part p0x7fcf318aecb8, 10, 1;
L_0x60000029dd60 .part p0x7fcf318aecb8, 11, 1;
L_0x60000029de00 .part p0x7fcf318aecb8, 12, 1;
L_0x60000029dea0 .part p0x7fcf318aecb8, 13, 1;
L_0x60000029df40 .part p0x7fcf318aecb8, 14, 1;
L_0x60000029dfe0 .part p0x7fcf318aecb8, 15, 1;
p0x7fcf32d02a68 .port I0x6000033f01e0, L_0x6000018e0b60;
 .tranvp 16 1 0, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d02a68;
p0x7fcf32d02eb8 .port I0x6000033f01e0, L_0x6000018e0d20;
 .tranvp 16 1 1, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d02eb8;
p0x7fcf32d032a8 .port I0x6000033f01e0, L_0x6000018e0ee0;
 .tranvp 16 1 2, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d032a8;
p0x7fcf32d03698 .port I0x6000033f01e0, L_0x6000018e10a0;
 .tranvp 16 1 3, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d03698;
p0x7fcf32d03a88 .port I0x6000033f01e0, L_0x6000018e1260;
 .tranvp 16 1 4, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d03a88;
p0x7fcf32d03e78 .port I0x6000033f01e0, L_0x6000018e1420;
 .tranvp 16 1 5, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d03e78;
p0x7fcf32d04268 .port I0x6000033f01e0, L_0x6000018e15e0;
 .tranvp 16 1 6, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d04268;
p0x7fcf32d04658 .port I0x6000033f01e0, L_0x6000018e17a0;
 .tranvp 16 1 7, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d04658;
p0x7fcf32d04a48 .port I0x6000033f01e0, L_0x6000018e1960;
 .tranvp 16 1 8, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d04a48;
p0x7fcf32d04e38 .port I0x6000033f01e0, L_0x6000018e1b20;
 .tranvp 16 1 9, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d04e38;
p0x7fcf32d05228 .port I0x6000033f01e0, L_0x6000018e1ce0;
 .tranvp 16 1 10, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d05228;
p0x7fcf32d05618 .port I0x6000033f01e0, L_0x6000018e1ea0;
 .tranvp 16 1 11, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d05618;
p0x7fcf32d05a08 .port I0x6000033f01e0, L_0x6000018e2060;
 .tranvp 16 1 12, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d05a08;
p0x7fcf32d05df8 .port I0x6000033f01e0, L_0x6000018e2220;
 .tranvp 16 1 13, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d05df8;
p0x7fcf32d061e8 .port I0x6000033f01e0, L_0x6000018e23e0;
 .tranvp 16 1 14, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d061e8;
p0x7fcf32d065d8 .port I0x6000033f01e0, L_0x6000018e25a0;
 .tranvp 16 1 15, I0x6000033f01e0, p0x7fcf318c0868 p0x7fcf32d065d8;
p0x7fcf32d02a98 .port I0x6000033f03a0, L_0x6000018e0c40;
 .tranvp 16 1 0, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d02a98;
p0x7fcf32d02ee8 .port I0x6000033f03a0, L_0x6000018e0e00;
 .tranvp 16 1 1, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d02ee8;
p0x7fcf32d032d8 .port I0x6000033f03a0, L_0x6000018e0fc0;
 .tranvp 16 1 2, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d032d8;
p0x7fcf32d036c8 .port I0x6000033f03a0, L_0x6000018e1180;
 .tranvp 16 1 3, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d036c8;
p0x7fcf32d03ab8 .port I0x6000033f03a0, L_0x6000018e1340;
 .tranvp 16 1 4, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d03ab8;
p0x7fcf32d03ea8 .port I0x6000033f03a0, L_0x6000018e1500;
 .tranvp 16 1 5, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d03ea8;
p0x7fcf32d04298 .port I0x6000033f03a0, L_0x6000018e16c0;
 .tranvp 16 1 6, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d04298;
p0x7fcf32d04688 .port I0x6000033f03a0, L_0x6000018e1880;
 .tranvp 16 1 7, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d04688;
p0x7fcf32d04a78 .port I0x6000033f03a0, L_0x6000018e1a40;
 .tranvp 16 1 8, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d04a78;
p0x7fcf32d04e68 .port I0x6000033f03a0, L_0x6000018e1c00;
 .tranvp 16 1 9, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d04e68;
p0x7fcf32d05258 .port I0x6000033f03a0, L_0x6000018e1dc0;
 .tranvp 16 1 10, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d05258;
p0x7fcf32d05648 .port I0x6000033f03a0, L_0x6000018e1f80;
 .tranvp 16 1 11, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d05648;
p0x7fcf32d05a38 .port I0x6000033f03a0, L_0x6000018e2140;
 .tranvp 16 1 12, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d05a38;
p0x7fcf32d05e28 .port I0x6000033f03a0, L_0x6000018e2300;
 .tranvp 16 1 13, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d05e28;
p0x7fcf32d06218 .port I0x6000033f03a0, L_0x6000018e24c0;
 .tranvp 16 1 14, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d06218;
p0x7fcf32d06608 .port I0x6000033f03a0, L_0x6000018e2680;
 .tranvp 16 1 15, I0x6000033f03a0, p0x7fcf32d06848 p0x7fcf32d06608;
S_0x7fcf32a13920 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0af0 .functor BUFT 1, L_0x60000029d680, C4<0>, C4<0>, C4<0>;
L_0x6000018e0b60 .functor BUFT 1, L_0x6000018e0af0, C4<0>, C4<0>, C4<0>;
L_0x6000018e0bd0 .functor BUFT 1, L_0x60000029d680, C4<0>, C4<0>, C4<0>;
o0x7fcf32d02b88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0c40 .functor BUFT 1, o0x7fcf32d02b88, C4<0>, C4<0>, C4<0>;
v0x60000417d950_0 .net8 "Bitline1", 0 0, p0x7fcf32d02a68;  1 drivers, strength-aware
v0x60000417d9e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d02a98;  1 drivers, strength-aware
v0x60000417da70_0 .net "D", 0 0, L_0x60000029d680;  1 drivers
v0x60000417db00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x60000417db90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x60000417dc20_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417dcb0_0 .net *"_ivl_0", 0 0, L_0x6000018e0af0;  1 drivers
v0x60000417dd40_0 .net *"_ivl_6", 0 0, L_0x6000018e0bd0;  1 drivers
; Elide local net with no drivers, v0x60000417ddd0_0 name=_ivl_8
v0x60000417de60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417def0_0 .net "dffOut", 0 0, L_0x60000180c230;  1 drivers
v0x60000417df80_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a131b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a13920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c230 .functor BUFZ 1, v0x60000417d830_0, C4<0>, C4<0>, C4<0>;
v0x60000417d5f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417d680_0 .net "d", 0 0, L_0x60000029d680;  alias, 1 drivers
v0x60000417d710_0 .net "q", 0 0, L_0x60000180c230;  alias, 1 drivers
v0x60000417d7a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417d830_0 .var "state", 0 0;
v0x60000417d8c0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a12a40 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0cb0 .functor BUFT 1, L_0x60000029d720, C4<0>, C4<0>, C4<0>;
L_0x6000018e0d20 .functor BUFT 1, L_0x6000018e0cb0, C4<0>, C4<0>, C4<0>;
L_0x6000018e0d90 .functor BUFT 1, L_0x60000029d720, C4<0>, C4<0>, C4<0>;
o0x7fcf32d02f78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0e00 .functor BUFT 1, o0x7fcf32d02f78, C4<0>, C4<0>, C4<0>;
v0x60000417e370_0 .net8 "Bitline1", 0 0, p0x7fcf32d02eb8;  1 drivers, strength-aware
v0x60000417e400_0 .net8 "Bitline2", 0 0, p0x7fcf32d02ee8;  1 drivers, strength-aware
v0x60000417e490_0 .net "D", 0 0, L_0x60000029d720;  1 drivers
v0x60000417e520_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x60000417e5b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x60000417e640_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417e6d0_0 .net *"_ivl_0", 0 0, L_0x6000018e0cb0;  1 drivers
v0x60000417e760_0 .net *"_ivl_6", 0 0, L_0x6000018e0d90;  1 drivers
; Elide local net with no drivers, v0x60000417e7f0_0 name=_ivl_8
v0x60000417e880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417e910_0 .net "dffOut", 0 0, L_0x60000180c2a0;  1 drivers
v0x60000417e9a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a122d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a12a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c2a0 .functor BUFZ 1, v0x60000417e250_0, C4<0>, C4<0>, C4<0>;
v0x60000417e010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417e0a0_0 .net "d", 0 0, L_0x60000029d720;  alias, 1 drivers
v0x60000417e130_0 .net "q", 0 0, L_0x60000180c2a0;  alias, 1 drivers
v0x60000417e1c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417e250_0 .var "state", 0 0;
v0x60000417e2e0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a11b60 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e0e70 .functor BUFT 1, L_0x60000029d7c0, C4<0>, C4<0>, C4<0>;
L_0x6000018e0ee0 .functor BUFT 1, L_0x6000018e0e70, C4<0>, C4<0>, C4<0>;
L_0x6000018e0f50 .functor BUFT 1, L_0x60000029d7c0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d03368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e0fc0 .functor BUFT 1, o0x7fcf32d03368, C4<0>, C4<0>, C4<0>;
v0x60000417ed90_0 .net8 "Bitline1", 0 0, p0x7fcf32d032a8;  1 drivers, strength-aware
v0x60000417ee20_0 .net8 "Bitline2", 0 0, p0x7fcf32d032d8;  1 drivers, strength-aware
v0x60000417eeb0_0 .net "D", 0 0, L_0x60000029d7c0;  1 drivers
v0x60000417ef40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x60000417efd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x60000417f060_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417f0f0_0 .net *"_ivl_0", 0 0, L_0x6000018e0e70;  1 drivers
v0x60000417f180_0 .net *"_ivl_6", 0 0, L_0x6000018e0f50;  1 drivers
; Elide local net with no drivers, v0x60000417f210_0 name=_ivl_8
v0x60000417f2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417f330_0 .net "dffOut", 0 0, L_0x60000180c310;  1 drivers
v0x60000417f3c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a113f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a11b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c310 .functor BUFZ 1, v0x60000417ec70_0, C4<0>, C4<0>, C4<0>;
v0x60000417ea30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417eac0_0 .net "d", 0 0, L_0x60000029d7c0;  alias, 1 drivers
v0x60000417eb50_0 .net "q", 0 0, L_0x60000180c310;  alias, 1 drivers
v0x60000417ebe0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417ec70_0 .var "state", 0 0;
v0x60000417ed00_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a10c80 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1030 .functor BUFT 1, L_0x60000029d860, C4<0>, C4<0>, C4<0>;
L_0x6000018e10a0 .functor BUFT 1, L_0x6000018e1030, C4<0>, C4<0>, C4<0>;
L_0x6000018e1110 .functor BUFT 1, L_0x60000029d860, C4<0>, C4<0>, C4<0>;
o0x7fcf32d03758 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1180 .functor BUFT 1, o0x7fcf32d03758, C4<0>, C4<0>, C4<0>;
v0x60000417f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d03698;  1 drivers, strength-aware
v0x60000417f840_0 .net8 "Bitline2", 0 0, p0x7fcf32d036c8;  1 drivers, strength-aware
v0x60000417f8d0_0 .net "D", 0 0, L_0x60000029d860;  1 drivers
v0x60000417f960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x60000417f9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x60000417fa80_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000417fb10_0 .net *"_ivl_0", 0 0, L_0x6000018e1030;  1 drivers
v0x60000417fba0_0 .net *"_ivl_6", 0 0, L_0x6000018e1110;  1 drivers
; Elide local net with no drivers, v0x60000417fc30_0 name=_ivl_8
v0x60000417fcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417fd50_0 .net "dffOut", 0 0, L_0x60000180c380;  1 drivers
v0x60000417fde0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a10510 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a10c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c380 .functor BUFZ 1, v0x60000417f690_0, C4<0>, C4<0>, C4<0>;
v0x60000417f450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417f4e0_0 .net "d", 0 0, L_0x60000029d860;  alias, 1 drivers
v0x60000417f570_0 .net "q", 0 0, L_0x60000180c380;  alias, 1 drivers
v0x60000417f600_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000417f690_0 .var "state", 0 0;
v0x60000417f720_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a0fda0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e11f0 .functor BUFT 1, L_0x60000029d900, C4<0>, C4<0>, C4<0>;
L_0x6000018e1260 .functor BUFT 1, L_0x6000018e11f0, C4<0>, C4<0>, C4<0>;
L_0x6000018e12d0 .functor BUFT 1, L_0x60000029d900, C4<0>, C4<0>, C4<0>;
o0x7fcf32d03b48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1340 .functor BUFT 1, o0x7fcf32d03b48, C4<0>, C4<0>, C4<0>;
v0x600004170240_0 .net8 "Bitline1", 0 0, p0x7fcf32d03a88;  1 drivers, strength-aware
v0x6000041702d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d03ab8;  1 drivers, strength-aware
v0x600004170360_0 .net "D", 0 0, L_0x60000029d900;  1 drivers
v0x6000041703f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004170480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004170510_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041705a0_0 .net *"_ivl_0", 0 0, L_0x6000018e11f0;  1 drivers
v0x600004170630_0 .net *"_ivl_6", 0 0, L_0x6000018e12d0;  1 drivers
; Elide local net with no drivers, v0x6000041706c0_0 name=_ivl_8
v0x600004170750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041707e0_0 .net "dffOut", 0 0, L_0x60000180c3f0;  1 drivers
v0x600004170870_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a0f630 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0fda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c3f0 .functor BUFZ 1, v0x600004170120_0, C4<0>, C4<0>, C4<0>;
v0x60000417fe70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000417ff00_0 .net "d", 0 0, L_0x60000029d900;  alias, 1 drivers
v0x600004170000_0 .net "q", 0 0, L_0x60000180c3f0;  alias, 1 drivers
v0x600004170090_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004170120_0 .var "state", 0 0;
v0x6000041701b0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a0eec0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e13b0 .functor BUFT 1, L_0x60000029d9a0, C4<0>, C4<0>, C4<0>;
L_0x6000018e1420 .functor BUFT 1, L_0x6000018e13b0, C4<0>, C4<0>, C4<0>;
L_0x6000018e1490 .functor BUFT 1, L_0x60000029d9a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d03f38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1500 .functor BUFT 1, o0x7fcf32d03f38, C4<0>, C4<0>, C4<0>;
v0x600004170c60_0 .net8 "Bitline1", 0 0, p0x7fcf32d03e78;  1 drivers, strength-aware
v0x600004170cf0_0 .net8 "Bitline2", 0 0, p0x7fcf32d03ea8;  1 drivers, strength-aware
v0x600004170d80_0 .net "D", 0 0, L_0x60000029d9a0;  1 drivers
v0x600004170e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004170ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004170f30_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004170fc0_0 .net *"_ivl_0", 0 0, L_0x6000018e13b0;  1 drivers
v0x600004171050_0 .net *"_ivl_6", 0 0, L_0x6000018e1490;  1 drivers
; Elide local net with no drivers, v0x6000041710e0_0 name=_ivl_8
v0x600004171170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004171200_0 .net "dffOut", 0 0, L_0x60000180c460;  1 drivers
v0x600004171290_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a0e750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c460 .functor BUFZ 1, v0x600004170b40_0, C4<0>, C4<0>, C4<0>;
v0x600004170900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004170990_0 .net "d", 0 0, L_0x60000029d9a0;  alias, 1 drivers
v0x600004170a20_0 .net "q", 0 0, L_0x60000180c460;  alias, 1 drivers
v0x600004170ab0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004170b40_0 .var "state", 0 0;
v0x600004170bd0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a0dfe0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1570 .functor BUFT 1, L_0x60000029da40, C4<0>, C4<0>, C4<0>;
L_0x6000018e15e0 .functor BUFT 1, L_0x6000018e1570, C4<0>, C4<0>, C4<0>;
L_0x6000018e1650 .functor BUFT 1, L_0x60000029da40, C4<0>, C4<0>, C4<0>;
o0x7fcf32d04328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e16c0 .functor BUFT 1, o0x7fcf32d04328, C4<0>, C4<0>, C4<0>;
v0x600004171680_0 .net8 "Bitline1", 0 0, p0x7fcf32d04268;  1 drivers, strength-aware
v0x600004171710_0 .net8 "Bitline2", 0 0, p0x7fcf32d04298;  1 drivers, strength-aware
v0x6000041717a0_0 .net "D", 0 0, L_0x60000029da40;  1 drivers
v0x600004171830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x6000041718c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004171950_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041719e0_0 .net *"_ivl_0", 0 0, L_0x6000018e1570;  1 drivers
v0x600004171a70_0 .net *"_ivl_6", 0 0, L_0x6000018e1650;  1 drivers
; Elide local net with no drivers, v0x600004171b00_0 name=_ivl_8
v0x600004171b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004171c20_0 .net "dffOut", 0 0, L_0x60000180c4d0;  1 drivers
v0x600004171cb0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a0d870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0dfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c4d0 .functor BUFZ 1, v0x600004171560_0, C4<0>, C4<0>, C4<0>;
v0x600004171320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041713b0_0 .net "d", 0 0, L_0x60000029da40;  alias, 1 drivers
v0x600004171440_0 .net "q", 0 0, L_0x60000180c4d0;  alias, 1 drivers
v0x6000041714d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004171560_0 .var "state", 0 0;
v0x6000041715f0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a0d100 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1730 .functor BUFT 1, L_0x60000029dae0, C4<0>, C4<0>, C4<0>;
L_0x6000018e17a0 .functor BUFT 1, L_0x6000018e1730, C4<0>, C4<0>, C4<0>;
L_0x6000018e1810 .functor BUFT 1, L_0x60000029dae0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d04718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1880 .functor BUFT 1, o0x7fcf32d04718, C4<0>, C4<0>, C4<0>;
v0x6000041720a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d04658;  1 drivers, strength-aware
v0x600004172130_0 .net8 "Bitline2", 0 0, p0x7fcf32d04688;  1 drivers, strength-aware
v0x6000041721c0_0 .net "D", 0 0, L_0x60000029dae0;  1 drivers
v0x600004172250_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x6000041722e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004172370_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004172400_0 .net *"_ivl_0", 0 0, L_0x6000018e1730;  1 drivers
v0x600004172490_0 .net *"_ivl_6", 0 0, L_0x6000018e1810;  1 drivers
; Elide local net with no drivers, v0x600004172520_0 name=_ivl_8
v0x6000041725b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004172640_0 .net "dffOut", 0 0, L_0x60000180c540;  1 drivers
v0x6000041726d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a0c000 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0d100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c540 .functor BUFZ 1, v0x600004171f80_0, C4<0>, C4<0>, C4<0>;
v0x600004171d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004171dd0_0 .net "d", 0 0, L_0x60000029dae0;  alias, 1 drivers
v0x600004171e60_0 .net "q", 0 0, L_0x60000180c540;  alias, 1 drivers
v0x600004171ef0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004171f80_0 .var "state", 0 0;
v0x600004172010_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a0b890 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e18f0 .functor BUFT 1, L_0x60000029db80, C4<0>, C4<0>, C4<0>;
L_0x6000018e1960 .functor BUFT 1, L_0x6000018e18f0, C4<0>, C4<0>, C4<0>;
L_0x6000018e19d0 .functor BUFT 1, L_0x60000029db80, C4<0>, C4<0>, C4<0>;
o0x7fcf32d04b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1a40 .functor BUFT 1, o0x7fcf32d04b08, C4<0>, C4<0>, C4<0>;
v0x600004172ac0_0 .net8 "Bitline1", 0 0, p0x7fcf32d04a48;  1 drivers, strength-aware
v0x600004172b50_0 .net8 "Bitline2", 0 0, p0x7fcf32d04a78;  1 drivers, strength-aware
v0x600004172be0_0 .net "D", 0 0, L_0x60000029db80;  1 drivers
v0x600004172c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004172d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004172d90_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004172e20_0 .net *"_ivl_0", 0 0, L_0x6000018e18f0;  1 drivers
v0x600004172eb0_0 .net *"_ivl_6", 0 0, L_0x6000018e19d0;  1 drivers
; Elide local net with no drivers, v0x600004172f40_0 name=_ivl_8
v0x600004172fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004173060_0 .net "dffOut", 0 0, L_0x60000180c5b0;  1 drivers
v0x6000041730f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a0b120 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0b890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c5b0 .functor BUFZ 1, v0x6000041729a0_0, C4<0>, C4<0>, C4<0>;
v0x600004172760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041727f0_0 .net "d", 0 0, L_0x60000029db80;  alias, 1 drivers
v0x600004172880_0 .net "q", 0 0, L_0x60000180c5b0;  alias, 1 drivers
v0x600004172910_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041729a0_0 .var "state", 0 0;
v0x600004172a30_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a0a9b0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1ab0 .functor BUFT 1, L_0x60000029dc20, C4<0>, C4<0>, C4<0>;
L_0x6000018e1b20 .functor BUFT 1, L_0x6000018e1ab0, C4<0>, C4<0>, C4<0>;
L_0x6000018e1b90 .functor BUFT 1, L_0x60000029dc20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d04ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1c00 .functor BUFT 1, o0x7fcf32d04ef8, C4<0>, C4<0>, C4<0>;
v0x6000041734e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d04e38;  1 drivers, strength-aware
v0x600004173570_0 .net8 "Bitline2", 0 0, p0x7fcf32d04e68;  1 drivers, strength-aware
v0x600004173600_0 .net "D", 0 0, L_0x60000029dc20;  1 drivers
v0x600004173690_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004173720_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x6000041737b0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004173840_0 .net *"_ivl_0", 0 0, L_0x6000018e1ab0;  1 drivers
v0x6000041738d0_0 .net *"_ivl_6", 0 0, L_0x6000018e1b90;  1 drivers
; Elide local net with no drivers, v0x600004173960_0 name=_ivl_8
v0x6000041739f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004173a80_0 .net "dffOut", 0 0, L_0x60000180c620;  1 drivers
v0x600004173b10_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a0a240 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0a9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c620 .functor BUFZ 1, v0x6000041733c0_0, C4<0>, C4<0>, C4<0>;
v0x600004173180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004173210_0 .net "d", 0 0, L_0x60000029dc20;  alias, 1 drivers
v0x6000041732a0_0 .net "q", 0 0, L_0x60000180c620;  alias, 1 drivers
v0x600004173330_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041733c0_0 .var "state", 0 0;
v0x600004173450_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a09ad0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1c70 .functor BUFT 1, L_0x60000029dcc0, C4<0>, C4<0>, C4<0>;
L_0x6000018e1ce0 .functor BUFT 1, L_0x6000018e1c70, C4<0>, C4<0>, C4<0>;
L_0x6000018e1d50 .functor BUFT 1, L_0x60000029dcc0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d052e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1dc0 .functor BUFT 1, o0x7fcf32d052e8, C4<0>, C4<0>, C4<0>;
v0x600004173f00_0 .net8 "Bitline1", 0 0, p0x7fcf32d05228;  1 drivers, strength-aware
v0x600004174000_0 .net8 "Bitline2", 0 0, p0x7fcf32d05258;  1 drivers, strength-aware
v0x600004174090_0 .net "D", 0 0, L_0x60000029dcc0;  1 drivers
v0x600004174120_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x6000041741b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004174240_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041742d0_0 .net *"_ivl_0", 0 0, L_0x6000018e1c70;  1 drivers
v0x600004174360_0 .net *"_ivl_6", 0 0, L_0x6000018e1d50;  1 drivers
; Elide local net with no drivers, v0x6000041743f0_0 name=_ivl_8
v0x600004174480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004174510_0 .net "dffOut", 0 0, L_0x60000180c690;  1 drivers
v0x6000041745a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a09360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a09ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c690 .functor BUFZ 1, v0x600004173de0_0, C4<0>, C4<0>, C4<0>;
v0x600004173ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004173c30_0 .net "d", 0 0, L_0x60000029dcc0;  alias, 1 drivers
v0x600004173cc0_0 .net "q", 0 0, L_0x60000180c690;  alias, 1 drivers
v0x600004173d50_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004173de0_0 .var "state", 0 0;
v0x600004173e70_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a08bf0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1e30 .functor BUFT 1, L_0x60000029dd60, C4<0>, C4<0>, C4<0>;
L_0x6000018e1ea0 .functor BUFT 1, L_0x6000018e1e30, C4<0>, C4<0>, C4<0>;
L_0x6000018e1f10 .functor BUFT 1, L_0x60000029dd60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d056d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e1f80 .functor BUFT 1, o0x7fcf32d056d8, C4<0>, C4<0>, C4<0>;
v0x600004174990_0 .net8 "Bitline1", 0 0, p0x7fcf32d05618;  1 drivers, strength-aware
v0x600004174a20_0 .net8 "Bitline2", 0 0, p0x7fcf32d05648;  1 drivers, strength-aware
v0x600004174ab0_0 .net "D", 0 0, L_0x60000029dd60;  1 drivers
v0x600004174b40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004174bd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004174c60_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004174cf0_0 .net *"_ivl_0", 0 0, L_0x6000018e1e30;  1 drivers
v0x600004174d80_0 .net *"_ivl_6", 0 0, L_0x6000018e1f10;  1 drivers
; Elide local net with no drivers, v0x600004174e10_0 name=_ivl_8
v0x600004174ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004174f30_0 .net "dffOut", 0 0, L_0x60000180c700;  1 drivers
v0x600004174fc0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a08480 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a08bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c700 .functor BUFZ 1, v0x600004174870_0, C4<0>, C4<0>, C4<0>;
v0x600004174630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041746c0_0 .net "d", 0 0, L_0x60000029dd60;  alias, 1 drivers
v0x600004174750_0 .net "q", 0 0, L_0x60000180c700;  alias, 1 drivers
v0x6000041747e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004174870_0 .var "state", 0 0;
v0x600004174900_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a07d10 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e1ff0 .functor BUFT 1, L_0x60000029de00, C4<0>, C4<0>, C4<0>;
L_0x6000018e2060 .functor BUFT 1, L_0x6000018e1ff0, C4<0>, C4<0>, C4<0>;
L_0x6000018e20d0 .functor BUFT 1, L_0x60000029de00, C4<0>, C4<0>, C4<0>;
o0x7fcf32d05ac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2140 .functor BUFT 1, o0x7fcf32d05ac8, C4<0>, C4<0>, C4<0>;
v0x6000041753b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d05a08;  1 drivers, strength-aware
v0x600004175440_0 .net8 "Bitline2", 0 0, p0x7fcf32d05a38;  1 drivers, strength-aware
v0x6000041754d0_0 .net "D", 0 0, L_0x60000029de00;  1 drivers
v0x600004175560_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x6000041755f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004175680_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004175710_0 .net *"_ivl_0", 0 0, L_0x6000018e1ff0;  1 drivers
v0x6000041757a0_0 .net *"_ivl_6", 0 0, L_0x6000018e20d0;  1 drivers
; Elide local net with no drivers, v0x600004175830_0 name=_ivl_8
v0x6000041758c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004175950_0 .net "dffOut", 0 0, L_0x60000180c770;  1 drivers
v0x6000041759e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a075a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a07d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c770 .functor BUFZ 1, v0x600004175290_0, C4<0>, C4<0>, C4<0>;
v0x600004175050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041750e0_0 .net "d", 0 0, L_0x60000029de00;  alias, 1 drivers
v0x600004175170_0 .net "q", 0 0, L_0x60000180c770;  alias, 1 drivers
v0x600004175200_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004175290_0 .var "state", 0 0;
v0x600004175320_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a06e30 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e21b0 .functor BUFT 1, L_0x60000029dea0, C4<0>, C4<0>, C4<0>;
L_0x6000018e2220 .functor BUFT 1, L_0x6000018e21b0, C4<0>, C4<0>, C4<0>;
L_0x6000018e2290 .functor BUFT 1, L_0x60000029dea0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d05eb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2300 .functor BUFT 1, o0x7fcf32d05eb8, C4<0>, C4<0>, C4<0>;
v0x600004175dd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d05df8;  1 drivers, strength-aware
v0x600004175e60_0 .net8 "Bitline2", 0 0, p0x7fcf32d05e28;  1 drivers, strength-aware
v0x600004175ef0_0 .net "D", 0 0, L_0x60000029dea0;  1 drivers
v0x600004175f80_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004176010_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x6000041760a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004176130_0 .net *"_ivl_0", 0 0, L_0x6000018e21b0;  1 drivers
v0x6000041761c0_0 .net *"_ivl_6", 0 0, L_0x6000018e2290;  1 drivers
; Elide local net with no drivers, v0x600004176250_0 name=_ivl_8
v0x6000041762e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004176370_0 .net "dffOut", 0 0, L_0x60000180c7e0;  1 drivers
v0x600004176400_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a066c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a06e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c7e0 .functor BUFZ 1, v0x600004175cb0_0, C4<0>, C4<0>, C4<0>;
v0x600004175a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004175b00_0 .net "d", 0 0, L_0x60000029dea0;  alias, 1 drivers
v0x600004175b90_0 .net "q", 0 0, L_0x60000180c7e0;  alias, 1 drivers
v0x600004175c20_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004175cb0_0 .var "state", 0 0;
v0x600004175d40_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a05f50 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e2370 .functor BUFT 1, L_0x60000029df40, C4<0>, C4<0>, C4<0>;
L_0x6000018e23e0 .functor BUFT 1, L_0x6000018e2370, C4<0>, C4<0>, C4<0>;
L_0x6000018e2450 .functor BUFT 1, L_0x60000029df40, C4<0>, C4<0>, C4<0>;
o0x7fcf32d062a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e24c0 .functor BUFT 1, o0x7fcf32d062a8, C4<0>, C4<0>, C4<0>;
v0x6000041767f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d061e8;  1 drivers, strength-aware
v0x600004176880_0 .net8 "Bitline2", 0 0, p0x7fcf32d06218;  1 drivers, strength-aware
v0x600004176910_0 .net "D", 0 0, L_0x60000029df40;  1 drivers
v0x6000041769a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004176a30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x600004176ac0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004176b50_0 .net *"_ivl_0", 0 0, L_0x6000018e2370;  1 drivers
v0x600004176be0_0 .net *"_ivl_6", 0 0, L_0x6000018e2450;  1 drivers
; Elide local net with no drivers, v0x600004176c70_0 name=_ivl_8
v0x600004176d00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004176d90_0 .net "dffOut", 0 0, L_0x60000180c850;  1 drivers
v0x600004176e20_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a057e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a05f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c850 .functor BUFZ 1, v0x6000041766d0_0, C4<0>, C4<0>, C4<0>;
v0x600004176490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004176520_0 .net "d", 0 0, L_0x60000029df40;  alias, 1 drivers
v0x6000041765b0_0 .net "q", 0 0, L_0x60000180c850;  alias, 1 drivers
v0x600004176640_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041766d0_0 .var "state", 0 0;
v0x600004176760_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a05070 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a14090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e2530 .functor BUFT 1, L_0x60000029dfe0, C4<0>, C4<0>, C4<0>;
L_0x6000018e25a0 .functor BUFT 1, L_0x6000018e2530, C4<0>, C4<0>, C4<0>;
L_0x6000018e2610 .functor BUFT 1, L_0x60000029dfe0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d06698 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e2680 .functor BUFT 1, o0x7fcf32d06698, C4<0>, C4<0>, C4<0>;
v0x600004177210_0 .net8 "Bitline1", 0 0, p0x7fcf32d065d8;  1 drivers, strength-aware
v0x6000041772a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d06608;  1 drivers, strength-aware
v0x600004177330_0 .net "D", 0 0, L_0x60000029dfe0;  1 drivers
v0x6000041773c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94958;  alias, 1 drivers
v0x600004177450_0 .net "ReadEnable2", 0 0, L_0x7fcf32d949a0;  alias, 1 drivers
v0x6000041774e0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004177570_0 .net *"_ivl_0", 0 0, L_0x6000018e2530;  1 drivers
v0x600004177600_0 .net *"_ivl_6", 0 0, L_0x6000018e2610;  1 drivers
; Elide local net with no drivers, v0x600004177690_0 name=_ivl_8
v0x600004177720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041777b0_0 .net "dffOut", 0 0, L_0x60000180c8c0;  1 drivers
v0x600004177840_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a04900 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a05070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180c8c0 .functor BUFZ 1, v0x6000041770f0_0, C4<0>, C4<0>, C4<0>;
v0x600004176eb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004176f40_0 .net "d", 0 0, L_0x60000029dfe0;  alias, 1 drivers
v0x600004176fd0_0 .net "q", 0 0, L_0x60000180c8c0;  alias, 1 drivers
v0x600004177060_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041770f0_0 .var "state", 0 0;
v0x600004177180_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31904a70 .scope module, "newPC_reg" "Register" 18 60, 5 98 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004141d40_0 .net8 "Bitline1", 15 0, p0x7fcf318b2e28;  alias, 0 drivers, strength-aware
o0x7fcf32d0a958 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0c60 .island tran;
p0x7fcf32d0a958 .port I0x6000033f0c60, o0x7fcf32d0a958;
v0x600004141dd0_0 .net8 "Bitline2", 15 0, p0x7fcf32d0a958;  0 drivers, strength-aware
v0x600004141e60_0 .net8 "D", 15 0, p0x7fcf318b2e28;  alias, 0 drivers, strength-aware
L_0x7fcf32d94b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004141ef0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  1 drivers
L_0x7fcf32d94be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004141f80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  1 drivers
v0x600004142010_0 .net "WriteReg", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041420a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004142130_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
L_0x60000029fe80 .part p0x7fcf318b2e28, 0, 1;
L_0x60000029ff20 .part p0x7fcf318b2e28, 1, 1;
L_0x600000290000 .part p0x7fcf318b2e28, 2, 1;
L_0x6000002900a0 .part p0x7fcf318b2e28, 3, 1;
L_0x600000290140 .part p0x7fcf318b2e28, 4, 1;
L_0x6000002901e0 .part p0x7fcf318b2e28, 5, 1;
L_0x600000290280 .part p0x7fcf318b2e28, 6, 1;
L_0x600000290320 .part p0x7fcf318b2e28, 7, 1;
L_0x6000002903c0 .part p0x7fcf318b2e28, 8, 1;
L_0x600000290460 .part p0x7fcf318b2e28, 9, 1;
L_0x600000290500 .part p0x7fcf318b2e28, 10, 1;
L_0x6000002905a0 .part p0x7fcf318b2e28, 11, 1;
L_0x600000290640 .part p0x7fcf318b2e28, 12, 1;
L_0x6000002906e0 .part p0x7fcf318b2e28, 13, 1;
L_0x600000290780 .part p0x7fcf318b2e28, 14, 1;
L_0x600000290820 .part p0x7fcf318b2e28, 15, 1;
p0x7fcf32d06b78 .port I0x600003204500, L_0x6000018e7b80;
 .tranvp 16 1 0, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d06b78;
p0x7fcf32d06fc8 .port I0x600003204500, L_0x6000018e7d40;
 .tranvp 16 1 1, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d06fc8;
p0x7fcf32d073b8 .port I0x600003204500, L_0x6000018e7f00;
 .tranvp 16 1 2, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d073b8;
p0x7fcf32d077a8 .port I0x600003204500, L_0x6000018f80e0;
 .tranvp 16 1 3, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d077a8;
p0x7fcf32d07b98 .port I0x600003204500, L_0x6000018f82a0;
 .tranvp 16 1 4, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d07b98;
p0x7fcf32d07f88 .port I0x600003204500, L_0x6000018f8460;
 .tranvp 16 1 5, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d07f88;
p0x7fcf32d08378 .port I0x600003204500, L_0x6000018f8620;
 .tranvp 16 1 6, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d08378;
p0x7fcf32d08768 .port I0x600003204500, L_0x6000018f87e0;
 .tranvp 16 1 7, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d08768;
p0x7fcf32d08b58 .port I0x600003204500, L_0x6000018f89a0;
 .tranvp 16 1 8, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d08b58;
p0x7fcf32d08f48 .port I0x600003204500, L_0x6000018f8b60;
 .tranvp 16 1 9, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d08f48;
p0x7fcf32d09338 .port I0x600003204500, L_0x6000018f8d20;
 .tranvp 16 1 10, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d09338;
p0x7fcf32d09728 .port I0x600003204500, L_0x6000018f8ee0;
 .tranvp 16 1 11, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d09728;
p0x7fcf32d09b18 .port I0x600003204500, L_0x6000018f90a0;
 .tranvp 16 1 12, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d09b18;
p0x7fcf32d09f08 .port I0x600003204500, L_0x6000018f9260;
 .tranvp 16 1 13, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d09f08;
p0x7fcf32d0a2f8 .port I0x600003204500, L_0x6000018f9420;
 .tranvp 16 1 14, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d0a2f8;
p0x7fcf32d0a6e8 .port I0x600003204500, L_0x6000018f95e0;
 .tranvp 16 1 15, I0x600003204500, p0x7fcf318b2e28 p0x7fcf32d0a6e8;
p0x7fcf32d06ba8 .port I0x6000033f0c60, L_0x6000018e7c60;
 .tranvp 16 1 0, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d06ba8;
p0x7fcf32d06ff8 .port I0x6000033f0c60, L_0x6000018e7e20;
 .tranvp 16 1 1, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d06ff8;
p0x7fcf32d073e8 .port I0x6000033f0c60, L_0x6000018f8000;
 .tranvp 16 1 2, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d073e8;
p0x7fcf32d077d8 .port I0x6000033f0c60, L_0x6000018f81c0;
 .tranvp 16 1 3, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d077d8;
p0x7fcf32d07bc8 .port I0x6000033f0c60, L_0x6000018f8380;
 .tranvp 16 1 4, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d07bc8;
p0x7fcf32d07fb8 .port I0x6000033f0c60, L_0x6000018f8540;
 .tranvp 16 1 5, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d07fb8;
p0x7fcf32d083a8 .port I0x6000033f0c60, L_0x6000018f8700;
 .tranvp 16 1 6, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d083a8;
p0x7fcf32d08798 .port I0x6000033f0c60, L_0x6000018f88c0;
 .tranvp 16 1 7, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d08798;
p0x7fcf32d08b88 .port I0x6000033f0c60, L_0x6000018f8a80;
 .tranvp 16 1 8, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d08b88;
p0x7fcf32d08f78 .port I0x6000033f0c60, L_0x6000018f8c40;
 .tranvp 16 1 9, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d08f78;
p0x7fcf32d09368 .port I0x6000033f0c60, L_0x6000018f8e00;
 .tranvp 16 1 10, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d09368;
p0x7fcf32d09758 .port I0x6000033f0c60, L_0x6000018f8fc0;
 .tranvp 16 1 11, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d09758;
p0x7fcf32d09b48 .port I0x6000033f0c60, L_0x6000018f9180;
 .tranvp 16 1 12, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d09b48;
p0x7fcf32d09f38 .port I0x6000033f0c60, L_0x6000018f9340;
 .tranvp 16 1 13, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d09f38;
p0x7fcf32d0a328 .port I0x6000033f0c60, L_0x6000018f9500;
 .tranvp 16 1 14, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d0a328;
p0x7fcf32d0a718 .port I0x6000033f0c60, L_0x6000018f96c0;
 .tranvp 16 1 15, I0x6000033f0c60, p0x7fcf32d0a958 p0x7fcf32d0a718;
S_0x7fcf31904be0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7b10 .functor BUFT 1, L_0x60000029fe80, C4<0>, C4<0>, C4<0>;
L_0x6000018e7b80 .functor BUFT 1, L_0x6000018e7b10, C4<0>, C4<0>, C4<0>;
L_0x6000018e7bf0 .functor BUFT 1, L_0x60000029fe80, C4<0>, C4<0>, C4<0>;
o0x7fcf32d06c98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e7c60 .functor BUFT 1, o0x7fcf32d06c98, C4<0>, C4<0>, C4<0>;
v0x600004148120_0 .net8 "Bitline1", 0 0, p0x7fcf32d06b78;  1 drivers, strength-aware
v0x6000041481b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d06ba8;  1 drivers, strength-aware
v0x600004148240_0 .net "D", 0 0, L_0x60000029fe80;  1 drivers
v0x6000041482d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x600004148360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x6000041483f0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004148480_0 .net *"_ivl_0", 0 0, L_0x6000018e7b10;  1 drivers
v0x600004148510_0 .net *"_ivl_6", 0 0, L_0x6000018e7bf0;  1 drivers
; Elide local net with no drivers, v0x6000041485a0_0 name=_ivl_8
v0x600004148630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041486c0_0 .net "dffOut", 0 0, L_0x60000180de30;  1 drivers
v0x600004148750_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31904400 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31904be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180de30 .functor BUFZ 1, v0x600004148000_0, C4<0>, C4<0>, C4<0>;
v0x600004177d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004177de0_0 .net "d", 0 0, L_0x60000029fe80;  alias, 1 drivers
v0x600004177e70_0 .net "q", 0 0, L_0x60000180de30;  alias, 1 drivers
v0x600004177f00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004148000_0 .var "state", 0 0;
v0x600004148090_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31904570 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7cd0 .functor BUFT 1, L_0x60000029ff20, C4<0>, C4<0>, C4<0>;
L_0x6000018e7d40 .functor BUFT 1, L_0x6000018e7cd0, C4<0>, C4<0>, C4<0>;
L_0x6000018e7db0 .functor BUFT 1, L_0x60000029ff20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d07088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e7e20 .functor BUFT 1, o0x7fcf32d07088, C4<0>, C4<0>, C4<0>;
v0x600004148b40_0 .net8 "Bitline1", 0 0, p0x7fcf32d06fc8;  1 drivers, strength-aware
v0x600004148bd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d06ff8;  1 drivers, strength-aware
v0x600004148c60_0 .net "D", 0 0, L_0x60000029ff20;  1 drivers
v0x600004148cf0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x600004148d80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x600004148e10_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004148ea0_0 .net *"_ivl_0", 0 0, L_0x6000018e7cd0;  1 drivers
v0x600004148f30_0 .net *"_ivl_6", 0 0, L_0x6000018e7db0;  1 drivers
; Elide local net with no drivers, v0x600004148fc0_0 name=_ivl_8
v0x600004149050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041490e0_0 .net "dffOut", 0 0, L_0x60000180dea0;  1 drivers
v0x600004149170_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a252d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31904570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dea0 .functor BUFZ 1, v0x600004148a20_0, C4<0>, C4<0>, C4<0>;
v0x6000041487e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004148870_0 .net "d", 0 0, L_0x60000029ff20;  alias, 1 drivers
v0x600004148900_0 .net "q", 0 0, L_0x60000180dea0;  alias, 1 drivers
v0x600004148990_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004148a20_0 .var "state", 0 0;
v0x600004148ab0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a25440 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7e90 .functor BUFT 1, L_0x600000290000, C4<0>, C4<0>, C4<0>;
L_0x6000018e7f00 .functor BUFT 1, L_0x6000018e7e90, C4<0>, C4<0>, C4<0>;
L_0x6000018e7f70 .functor BUFT 1, L_0x600000290000, C4<0>, C4<0>, C4<0>;
o0x7fcf32d07478 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8000 .functor BUFT 1, o0x7fcf32d07478, C4<0>, C4<0>, C4<0>;
v0x600004149560_0 .net8 "Bitline1", 0 0, p0x7fcf32d073b8;  1 drivers, strength-aware
v0x6000041495f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d073e8;  1 drivers, strength-aware
v0x600004149680_0 .net "D", 0 0, L_0x600000290000;  1 drivers
v0x600004149710_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x6000041497a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x600004149830_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041498c0_0 .net *"_ivl_0", 0 0, L_0x6000018e7e90;  1 drivers
v0x600004149950_0 .net *"_ivl_6", 0 0, L_0x6000018e7f70;  1 drivers
; Elide local net with no drivers, v0x6000041499e0_0 name=_ivl_8
v0x600004149a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004149b00_0 .net "dffOut", 0 0, L_0x60000180df10;  1 drivers
v0x600004149b90_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a35b60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a25440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180df10 .functor BUFZ 1, v0x600004149440_0, C4<0>, C4<0>, C4<0>;
v0x600004149200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004149290_0 .net "d", 0 0, L_0x600000290000;  alias, 1 drivers
v0x600004149320_0 .net "q", 0 0, L_0x60000180df10;  alias, 1 drivers
v0x6000041493b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004149440_0 .var "state", 0 0;
v0x6000041494d0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a35cd0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8070 .functor BUFT 1, L_0x6000002900a0, C4<0>, C4<0>, C4<0>;
L_0x6000018f80e0 .functor BUFT 1, L_0x6000018f8070, C4<0>, C4<0>, C4<0>;
L_0x6000018f8150 .functor BUFT 1, L_0x6000002900a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d07868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f81c0 .functor BUFT 1, o0x7fcf32d07868, C4<0>, C4<0>, C4<0>;
v0x600004149f80_0 .net8 "Bitline1", 0 0, p0x7fcf32d077a8;  1 drivers, strength-aware
v0x60000414a010_0 .net8 "Bitline2", 0 0, p0x7fcf32d077d8;  1 drivers, strength-aware
v0x60000414a0a0_0 .net "D", 0 0, L_0x6000002900a0;  1 drivers
v0x60000414a130_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414a1c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414a250_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414a2e0_0 .net *"_ivl_0", 0 0, L_0x6000018f8070;  1 drivers
v0x60000414a370_0 .net *"_ivl_6", 0 0, L_0x6000018f8150;  1 drivers
; Elide local net with no drivers, v0x60000414a400_0 name=_ivl_8
v0x60000414a490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414a520_0 .net "dffOut", 0 0, L_0x60000180df80;  1 drivers
v0x60000414a5b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a31980 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a35cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180df80 .functor BUFZ 1, v0x600004149e60_0, C4<0>, C4<0>, C4<0>;
v0x600004149c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004149cb0_0 .net "d", 0 0, L_0x6000002900a0;  alias, 1 drivers
v0x600004149d40_0 .net "q", 0 0, L_0x60000180df80;  alias, 1 drivers
v0x600004149dd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004149e60_0 .var "state", 0 0;
v0x600004149ef0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a31af0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8230 .functor BUFT 1, L_0x600000290140, C4<0>, C4<0>, C4<0>;
L_0x6000018f82a0 .functor BUFT 1, L_0x6000018f8230, C4<0>, C4<0>, C4<0>;
L_0x6000018f8310 .functor BUFT 1, L_0x600000290140, C4<0>, C4<0>, C4<0>;
o0x7fcf32d07c58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8380 .functor BUFT 1, o0x7fcf32d07c58, C4<0>, C4<0>, C4<0>;
v0x60000414a9a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d07b98;  1 drivers, strength-aware
v0x60000414aa30_0 .net8 "Bitline2", 0 0, p0x7fcf32d07bc8;  1 drivers, strength-aware
v0x60000414aac0_0 .net "D", 0 0, L_0x600000290140;  1 drivers
v0x60000414ab50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414abe0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414ac70_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414ad00_0 .net *"_ivl_0", 0 0, L_0x6000018f8230;  1 drivers
v0x60000414ad90_0 .net *"_ivl_6", 0 0, L_0x6000018f8310;  1 drivers
; Elide local net with no drivers, v0x60000414ae20_0 name=_ivl_8
v0x60000414aeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414af40_0 .net "dffOut", 0 0, L_0x60000180dff0;  1 drivers
v0x60000414afd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a2d470 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a31af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dff0 .functor BUFZ 1, v0x60000414a880_0, C4<0>, C4<0>, C4<0>;
v0x60000414a640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414a6d0_0 .net "d", 0 0, L_0x600000290140;  alias, 1 drivers
v0x60000414a760_0 .net "q", 0 0, L_0x60000180dff0;  alias, 1 drivers
v0x60000414a7f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414a880_0 .var "state", 0 0;
v0x60000414a910_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a2d5e0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f83f0 .functor BUFT 1, L_0x6000002901e0, C4<0>, C4<0>, C4<0>;
L_0x6000018f8460 .functor BUFT 1, L_0x6000018f83f0, C4<0>, C4<0>, C4<0>;
L_0x6000018f84d0 .functor BUFT 1, L_0x6000002901e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d08048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8540 .functor BUFT 1, o0x7fcf32d08048, C4<0>, C4<0>, C4<0>;
v0x60000414b3c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d07f88;  1 drivers, strength-aware
v0x60000414b450_0 .net8 "Bitline2", 0 0, p0x7fcf32d07fb8;  1 drivers, strength-aware
v0x60000414b4e0_0 .net "D", 0 0, L_0x6000002901e0;  1 drivers
v0x60000414b570_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414b600_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414b690_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414b720_0 .net *"_ivl_0", 0 0, L_0x6000018f83f0;  1 drivers
v0x60000414b7b0_0 .net *"_ivl_6", 0 0, L_0x6000018f84d0;  1 drivers
; Elide local net with no drivers, v0x60000414b840_0 name=_ivl_8
v0x60000414b8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414b960_0 .net "dffOut", 0 0, L_0x60000180e060;  1 drivers
v0x60000414b9f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a29290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a2d5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e060 .functor BUFZ 1, v0x60000414b2a0_0, C4<0>, C4<0>, C4<0>;
v0x60000414b060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414b0f0_0 .net "d", 0 0, L_0x6000002901e0;  alias, 1 drivers
v0x60000414b180_0 .net "q", 0 0, L_0x60000180e060;  alias, 1 drivers
v0x60000414b210_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414b2a0_0 .var "state", 0 0;
v0x60000414b330_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a29400 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f85b0 .functor BUFT 1, L_0x600000290280, C4<0>, C4<0>, C4<0>;
L_0x6000018f8620 .functor BUFT 1, L_0x6000018f85b0, C4<0>, C4<0>, C4<0>;
L_0x6000018f8690 .functor BUFT 1, L_0x600000290280, C4<0>, C4<0>, C4<0>;
o0x7fcf32d08438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8700 .functor BUFT 1, o0x7fcf32d08438, C4<0>, C4<0>, C4<0>;
v0x60000414bde0_0 .net8 "Bitline1", 0 0, p0x7fcf32d08378;  1 drivers, strength-aware
v0x60000414be70_0 .net8 "Bitline2", 0 0, p0x7fcf32d083a8;  1 drivers, strength-aware
v0x60000414bf00_0 .net "D", 0 0, L_0x600000290280;  1 drivers
v0x60000414c000_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414c090_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414c120_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414c1b0_0 .net *"_ivl_0", 0 0, L_0x6000018f85b0;  1 drivers
v0x60000414c240_0 .net *"_ivl_6", 0 0, L_0x6000018f8690;  1 drivers
; Elide local net with no drivers, v0x60000414c2d0_0 name=_ivl_8
v0x60000414c360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414c3f0_0 .net "dffOut", 0 0, L_0x60000180e0d0;  1 drivers
v0x60000414c480_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a470b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a29400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e0d0 .functor BUFZ 1, v0x60000414bcc0_0, C4<0>, C4<0>, C4<0>;
v0x60000414ba80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414bb10_0 .net "d", 0 0, L_0x600000290280;  alias, 1 drivers
v0x60000414bba0_0 .net "q", 0 0, L_0x60000180e0d0;  alias, 1 drivers
v0x60000414bc30_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414bcc0_0 .var "state", 0 0;
v0x60000414bd50_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a47220 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8770 .functor BUFT 1, L_0x600000290320, C4<0>, C4<0>, C4<0>;
L_0x6000018f87e0 .functor BUFT 1, L_0x6000018f8770, C4<0>, C4<0>, C4<0>;
L_0x6000018f8850 .functor BUFT 1, L_0x600000290320, C4<0>, C4<0>, C4<0>;
o0x7fcf32d08828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f88c0 .functor BUFT 1, o0x7fcf32d08828, C4<0>, C4<0>, C4<0>;
v0x60000414c870_0 .net8 "Bitline1", 0 0, p0x7fcf32d08768;  1 drivers, strength-aware
v0x60000414c900_0 .net8 "Bitline2", 0 0, p0x7fcf32d08798;  1 drivers, strength-aware
v0x60000414c990_0 .net "D", 0 0, L_0x600000290320;  1 drivers
v0x60000414ca20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414cab0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414cb40_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414cbd0_0 .net *"_ivl_0", 0 0, L_0x6000018f8770;  1 drivers
v0x60000414cc60_0 .net *"_ivl_6", 0 0, L_0x6000018f8850;  1 drivers
; Elide local net with no drivers, v0x60000414ccf0_0 name=_ivl_8
v0x60000414cd80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414ce10_0 .net "dffOut", 0 0, L_0x60000180e140;  1 drivers
v0x60000414cea0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a42ed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a47220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e140 .functor BUFZ 1, v0x60000414c750_0, C4<0>, C4<0>, C4<0>;
v0x60000414c510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414c5a0_0 .net "d", 0 0, L_0x600000290320;  alias, 1 drivers
v0x60000414c630_0 .net "q", 0 0, L_0x60000180e140;  alias, 1 drivers
v0x60000414c6c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414c750_0 .var "state", 0 0;
v0x60000414c7e0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a43040 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8930 .functor BUFT 1, L_0x6000002903c0, C4<0>, C4<0>, C4<0>;
L_0x6000018f89a0 .functor BUFT 1, L_0x6000018f8930, C4<0>, C4<0>, C4<0>;
L_0x6000018f8a10 .functor BUFT 1, L_0x6000002903c0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d08c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8a80 .functor BUFT 1, o0x7fcf32d08c18, C4<0>, C4<0>, C4<0>;
v0x60000414d290_0 .net8 "Bitline1", 0 0, p0x7fcf32d08b58;  1 drivers, strength-aware
v0x60000414d320_0 .net8 "Bitline2", 0 0, p0x7fcf32d08b88;  1 drivers, strength-aware
v0x60000414d3b0_0 .net "D", 0 0, L_0x6000002903c0;  1 drivers
v0x60000414d440_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414d4d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414d560_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414d5f0_0 .net *"_ivl_0", 0 0, L_0x6000018f8930;  1 drivers
v0x60000414d680_0 .net *"_ivl_6", 0 0, L_0x6000018f8a10;  1 drivers
; Elide local net with no drivers, v0x60000414d710_0 name=_ivl_8
v0x60000414d7a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414d830_0 .net "dffOut", 0 0, L_0x60000180e1b0;  1 drivers
v0x60000414d8c0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a3e9c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a43040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e1b0 .functor BUFZ 1, v0x60000414d170_0, C4<0>, C4<0>, C4<0>;
v0x60000414cf30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414cfc0_0 .net "d", 0 0, L_0x6000002903c0;  alias, 1 drivers
v0x60000414d050_0 .net "q", 0 0, L_0x60000180e1b0;  alias, 1 drivers
v0x60000414d0e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414d170_0 .var "state", 0 0;
v0x60000414d200_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a3eb30 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8af0 .functor BUFT 1, L_0x600000290460, C4<0>, C4<0>, C4<0>;
L_0x6000018f8b60 .functor BUFT 1, L_0x6000018f8af0, C4<0>, C4<0>, C4<0>;
L_0x6000018f8bd0 .functor BUFT 1, L_0x600000290460, C4<0>, C4<0>, C4<0>;
o0x7fcf32d09008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8c40 .functor BUFT 1, o0x7fcf32d09008, C4<0>, C4<0>, C4<0>;
v0x60000414dcb0_0 .net8 "Bitline1", 0 0, p0x7fcf32d08f48;  1 drivers, strength-aware
v0x60000414dd40_0 .net8 "Bitline2", 0 0, p0x7fcf32d08f78;  1 drivers, strength-aware
v0x60000414ddd0_0 .net "D", 0 0, L_0x600000290460;  1 drivers
v0x60000414de60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414def0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414df80_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414e010_0 .net *"_ivl_0", 0 0, L_0x6000018f8af0;  1 drivers
v0x60000414e0a0_0 .net *"_ivl_6", 0 0, L_0x6000018f8bd0;  1 drivers
; Elide local net with no drivers, v0x60000414e130_0 name=_ivl_8
v0x60000414e1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414e250_0 .net "dffOut", 0 0, L_0x60000180e220;  1 drivers
v0x60000414e2e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a3a7e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a3eb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e220 .functor BUFZ 1, v0x60000414db90_0, C4<0>, C4<0>, C4<0>;
v0x60000414d950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414d9e0_0 .net "d", 0 0, L_0x600000290460;  alias, 1 drivers
v0x60000414da70_0 .net "q", 0 0, L_0x60000180e220;  alias, 1 drivers
v0x60000414db00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414db90_0 .var "state", 0 0;
v0x60000414dc20_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a3a950 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8cb0 .functor BUFT 1, L_0x600000290500, C4<0>, C4<0>, C4<0>;
L_0x6000018f8d20 .functor BUFT 1, L_0x6000018f8cb0, C4<0>, C4<0>, C4<0>;
L_0x6000018f8d90 .functor BUFT 1, L_0x600000290500, C4<0>, C4<0>, C4<0>;
o0x7fcf32d093f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8e00 .functor BUFT 1, o0x7fcf32d093f8, C4<0>, C4<0>, C4<0>;
v0x60000414e6d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d09338;  1 drivers, strength-aware
v0x60000414e760_0 .net8 "Bitline2", 0 0, p0x7fcf32d09368;  1 drivers, strength-aware
v0x60000414e7f0_0 .net "D", 0 0, L_0x600000290500;  1 drivers
v0x60000414e880_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414e910_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414e9a0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414ea30_0 .net *"_ivl_0", 0 0, L_0x6000018f8cb0;  1 drivers
v0x60000414eac0_0 .net *"_ivl_6", 0 0, L_0x6000018f8d90;  1 drivers
; Elide local net with no drivers, v0x60000414eb50_0 name=_ivl_8
v0x60000414ebe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414ec70_0 .net "dffOut", 0 0, L_0x60000180e290;  1 drivers
v0x60000414ed00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a5e4e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a3a950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e290 .functor BUFZ 1, v0x60000414e5b0_0, C4<0>, C4<0>, C4<0>;
v0x60000414e370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414e400_0 .net "d", 0 0, L_0x600000290500;  alias, 1 drivers
v0x60000414e490_0 .net "q", 0 0, L_0x60000180e290;  alias, 1 drivers
v0x60000414e520_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414e5b0_0 .var "state", 0 0;
v0x60000414e640_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a5e650 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f8e70 .functor BUFT 1, L_0x6000002905a0, C4<0>, C4<0>, C4<0>;
L_0x6000018f8ee0 .functor BUFT 1, L_0x6000018f8e70, C4<0>, C4<0>, C4<0>;
L_0x6000018f8f50 .functor BUFT 1, L_0x6000002905a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d097e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f8fc0 .functor BUFT 1, o0x7fcf32d097e8, C4<0>, C4<0>, C4<0>;
v0x60000414f0f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d09728;  1 drivers, strength-aware
v0x60000414f180_0 .net8 "Bitline2", 0 0, p0x7fcf32d09758;  1 drivers, strength-aware
v0x60000414f210_0 .net "D", 0 0, L_0x6000002905a0;  1 drivers
v0x60000414f2a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414f330_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414f3c0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414f450_0 .net *"_ivl_0", 0 0, L_0x6000018f8e70;  1 drivers
v0x60000414f4e0_0 .net *"_ivl_6", 0 0, L_0x6000018f8f50;  1 drivers
; Elide local net with no drivers, v0x60000414f570_0 name=_ivl_8
v0x60000414f600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414f690_0 .net "dffOut", 0 0, L_0x60000180e300;  1 drivers
v0x60000414f720_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31906ce0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a5e650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e300 .functor BUFZ 1, v0x60000414efd0_0, C4<0>, C4<0>, C4<0>;
v0x60000414ed90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414ee20_0 .net "d", 0 0, L_0x6000002905a0;  alias, 1 drivers
v0x60000414eeb0_0 .net "q", 0 0, L_0x60000180e300;  alias, 1 drivers
v0x60000414ef40_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000414efd0_0 .var "state", 0 0;
v0x60000414f060_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32806bc0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9030 .functor BUFT 1, L_0x600000290640, C4<0>, C4<0>, C4<0>;
L_0x6000018f90a0 .functor BUFT 1, L_0x6000018f9030, C4<0>, C4<0>, C4<0>;
L_0x6000018f9110 .functor BUFT 1, L_0x600000290640, C4<0>, C4<0>, C4<0>;
o0x7fcf32d09bd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9180 .functor BUFT 1, o0x7fcf32d09bd8, C4<0>, C4<0>, C4<0>;
v0x60000414f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d09b18;  1 drivers, strength-aware
v0x60000414f840_0 .net8 "Bitline2", 0 0, p0x7fcf32d09b48;  1 drivers, strength-aware
v0x60000414f8d0_0 .net "D", 0 0, L_0x600000290640;  1 drivers
v0x60000414f960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x60000414f9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x60000414fa80_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000414fb10_0 .net *"_ivl_0", 0 0, L_0x6000018f9030;  1 drivers
v0x60000414fba0_0 .net *"_ivl_6", 0 0, L_0x6000018f9110;  1 drivers
; Elide local net with no drivers, v0x60000414fc30_0 name=_ivl_8
v0x60000414fcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414fd50_0 .net "dffOut", 0 0, L_0x60000180e370;  1 drivers
v0x60000414fde0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32806d30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32806bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e370 .functor BUFZ 1, v0x600004161680_0, C4<0>, C4<0>, C4<0>;
v0x600004161440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041614d0_0 .net "d", 0 0, L_0x600000290640;  alias, 1 drivers
v0x600004161560_0 .net "q", 0 0, L_0x60000180e370;  alias, 1 drivers
v0x6000041615f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004161680_0 .var "state", 0 0;
v0x6000003c8090_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31906e50 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f91f0 .functor BUFT 1, L_0x6000002906e0, C4<0>, C4<0>, C4<0>;
L_0x6000018f9260 .functor BUFT 1, L_0x6000018f91f0, C4<0>, C4<0>, C4<0>;
L_0x6000018f92d0 .functor BUFT 1, L_0x6000002906e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d09fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9340 .functor BUFT 1, o0x7fcf32d09fc8, C4<0>, C4<0>, C4<0>;
v0x600004140240_0 .net8 "Bitline1", 0 0, p0x7fcf32d09f08;  1 drivers, strength-aware
v0x6000041402d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d09f38;  1 drivers, strength-aware
v0x600004140360_0 .net "D", 0 0, L_0x6000002906e0;  1 drivers
v0x6000041403f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x600004140480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x600004140510_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041405a0_0 .net *"_ivl_0", 0 0, L_0x6000018f91f0;  1 drivers
v0x600004140630_0 .net *"_ivl_6", 0 0, L_0x6000018f92d0;  1 drivers
; Elide local net with no drivers, v0x6000041406c0_0 name=_ivl_8
v0x600004140750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041407e0_0 .net "dffOut", 0 0, L_0x60000180e3e0;  1 drivers
v0x600004140870_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31906fc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31906e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e3e0 .functor BUFZ 1, v0x600004140120_0, C4<0>, C4<0>, C4<0>;
v0x60000414fe70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000414ff00_0 .net "d", 0 0, L_0x6000002906e0;  alias, 1 drivers
v0x600004140000_0 .net "q", 0 0, L_0x60000180e3e0;  alias, 1 drivers
v0x600004140090_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004140120_0 .var "state", 0 0;
v0x6000041401b0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31907130 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f93b0 .functor BUFT 1, L_0x600000290780, C4<0>, C4<0>, C4<0>;
L_0x6000018f9420 .functor BUFT 1, L_0x6000018f93b0, C4<0>, C4<0>, C4<0>;
L_0x6000018f9490 .functor BUFT 1, L_0x600000290780, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0a3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f9500 .functor BUFT 1, o0x7fcf32d0a3b8, C4<0>, C4<0>, C4<0>;
v0x600004140c60_0 .net8 "Bitline1", 0 0, p0x7fcf32d0a2f8;  1 drivers, strength-aware
v0x600004140cf0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0a328;  1 drivers, strength-aware
v0x600004140d80_0 .net "D", 0 0, L_0x600000290780;  1 drivers
v0x600004140e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x600004140ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x600004140f30_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004140fc0_0 .net *"_ivl_0", 0 0, L_0x6000018f93b0;  1 drivers
v0x600004141050_0 .net *"_ivl_6", 0 0, L_0x6000018f9490;  1 drivers
; Elide local net with no drivers, v0x6000041410e0_0 name=_ivl_8
v0x600004141170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004141200_0 .net "dffOut", 0 0, L_0x60000180e450;  1 drivers
v0x600004141290_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf319072a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31907130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e450 .functor BUFZ 1, v0x600004140b40_0, C4<0>, C4<0>, C4<0>;
v0x600004140900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004140990_0 .net "d", 0 0, L_0x600000290780;  alias, 1 drivers
v0x600004140a20_0 .net "q", 0 0, L_0x60000180e450;  alias, 1 drivers
v0x600004140ab0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004140b40_0 .var "state", 0 0;
v0x600004140bd0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31907410 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31904a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018f9570 .functor BUFT 1, L_0x600000290820, C4<0>, C4<0>, C4<0>;
L_0x6000018f95e0 .functor BUFT 1, L_0x6000018f9570, C4<0>, C4<0>, C4<0>;
L_0x6000018f9650 .functor BUFT 1, L_0x600000290820, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0a7a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018f96c0 .functor BUFT 1, o0x7fcf32d0a7a8, C4<0>, C4<0>, C4<0>;
v0x600004141680_0 .net8 "Bitline1", 0 0, p0x7fcf32d0a6e8;  1 drivers, strength-aware
v0x600004141710_0 .net8 "Bitline2", 0 0, p0x7fcf32d0a718;  1 drivers, strength-aware
v0x6000041417a0_0 .net "D", 0 0, L_0x600000290820;  1 drivers
v0x600004141830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b98;  alias, 1 drivers
v0x6000041418c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94be0;  alias, 1 drivers
v0x600004141950_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041419e0_0 .net *"_ivl_0", 0 0, L_0x6000018f9570;  1 drivers
v0x600004141a70_0 .net *"_ivl_6", 0 0, L_0x6000018f9650;  1 drivers
; Elide local net with no drivers, v0x600004141b00_0 name=_ivl_8
v0x600004141b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004141c20_0 .net "dffOut", 0 0, L_0x60000180e4c0;  1 drivers
v0x600004141cb0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31904e90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31907410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180e4c0 .functor BUFZ 1, v0x600004141560_0, C4<0>, C4<0>, C4<0>;
v0x600004141320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041413b0_0 .net "d", 0 0, L_0x600000290820;  alias, 1 drivers
v0x600004141440_0 .net "q", 0 0, L_0x60000180e4c0;  alias, 1 drivers
v0x6000041414d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004141560_0 .var "state", 0 0;
v0x6000041415f0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31905400 .scope module, "oldPC_reg" "Register" 18 57, 5 98 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003e9f80_0 .net8 "Bitline1", 15 0, p0x7fcf318cccb8;  alias, 0 drivers, strength-aware
o0x7fcf32d0ea68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000033f0b80 .island tran;
p0x7fcf32d0ea68 .port I0x6000033f0b80, o0x7fcf32d0ea68;
v0x6000003ea010_0 .net8 "Bitline2", 15 0, p0x7fcf32d0ea68;  0 drivers, strength-aware
v0x6000003ea0a0_0 .net8 "D", 15 0, p0x7fcf318b6f98;  alias, 0 drivers, strength-aware
L_0x7fcf32d94b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003ea130_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  1 drivers
L_0x7fcf32d94b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ea1c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  1 drivers
v0x6000003ea250_0 .net "WriteReg", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003ea2e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ea370_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
L_0x60000029f480 .part p0x7fcf318b6f98, 0, 1;
L_0x60000029f520 .part p0x7fcf318b6f98, 1, 1;
L_0x60000029f5c0 .part p0x7fcf318b6f98, 2, 1;
L_0x60000029f660 .part p0x7fcf318b6f98, 3, 1;
L_0x60000029f700 .part p0x7fcf318b6f98, 4, 1;
L_0x60000029f7a0 .part p0x7fcf318b6f98, 5, 1;
L_0x60000029f840 .part p0x7fcf318b6f98, 6, 1;
L_0x60000029f8e0 .part p0x7fcf318b6f98, 7, 1;
L_0x60000029f980 .part p0x7fcf318b6f98, 8, 1;
L_0x60000029fa20 .part p0x7fcf318b6f98, 9, 1;
L_0x60000029fac0 .part p0x7fcf318b6f98, 10, 1;
L_0x60000029fb60 .part p0x7fcf318b6f98, 11, 1;
L_0x60000029fc00 .part p0x7fcf318b6f98, 12, 1;
L_0x60000029fca0 .part p0x7fcf318b6f98, 13, 1;
L_0x60000029fd40 .part p0x7fcf318b6f98, 14, 1;
L_0x60000029fde0 .part p0x7fcf318b6f98, 15, 1;
p0x7fcf32d0ac88 .port I0x6000033f0a80, L_0x6000018e5f80;
 .tranvp 16 1 0, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0ac88;
p0x7fcf32d0b0d8 .port I0x6000033f0a80, L_0x6000018e6140;
 .tranvp 16 1 1, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0b0d8;
p0x7fcf32d0b4c8 .port I0x6000033f0a80, L_0x6000018e6300;
 .tranvp 16 1 2, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0b4c8;
p0x7fcf32d0b8b8 .port I0x6000033f0a80, L_0x6000018e64c0;
 .tranvp 16 1 3, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0b8b8;
p0x7fcf32d0bca8 .port I0x6000033f0a80, L_0x6000018e6680;
 .tranvp 16 1 4, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0bca8;
p0x7fcf32d0c098 .port I0x6000033f0a80, L_0x6000018e6840;
 .tranvp 16 1 5, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0c098;
p0x7fcf32d0c488 .port I0x6000033f0a80, L_0x6000018e6a00;
 .tranvp 16 1 6, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0c488;
p0x7fcf32d0c878 .port I0x6000033f0a80, L_0x6000018e6bc0;
 .tranvp 16 1 7, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0c878;
p0x7fcf32d0cc68 .port I0x6000033f0a80, L_0x6000018e6d80;
 .tranvp 16 1 8, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0cc68;
p0x7fcf32d0d058 .port I0x6000033f0a80, L_0x6000018e6f40;
 .tranvp 16 1 9, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0d058;
p0x7fcf32d0d448 .port I0x6000033f0a80, L_0x6000018e7100;
 .tranvp 16 1 10, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0d448;
p0x7fcf32d0d838 .port I0x6000033f0a80, L_0x6000018e72c0;
 .tranvp 16 1 11, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0d838;
p0x7fcf32d0dc28 .port I0x6000033f0a80, L_0x6000018e7480;
 .tranvp 16 1 12, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0dc28;
p0x7fcf32d0e018 .port I0x6000033f0a80, L_0x6000018e7640;
 .tranvp 16 1 13, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0e018;
p0x7fcf32d0e408 .port I0x6000033f0a80, L_0x6000018e7800;
 .tranvp 16 1 14, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0e408;
p0x7fcf32d0e7f8 .port I0x6000033f0a80, L_0x6000018e79c0;
 .tranvp 16 1 15, I0x6000033f0a80, p0x7fcf318cccb8 p0x7fcf32d0e7f8;
p0x7fcf32d0acb8 .port I0x6000033f0b80, L_0x6000018e6060;
 .tranvp 16 1 0, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0acb8;
p0x7fcf32d0b108 .port I0x6000033f0b80, L_0x6000018e6220;
 .tranvp 16 1 1, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0b108;
p0x7fcf32d0b4f8 .port I0x6000033f0b80, L_0x6000018e63e0;
 .tranvp 16 1 2, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0b4f8;
p0x7fcf32d0b8e8 .port I0x6000033f0b80, L_0x6000018e65a0;
 .tranvp 16 1 3, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0b8e8;
p0x7fcf32d0bcd8 .port I0x6000033f0b80, L_0x6000018e6760;
 .tranvp 16 1 4, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0bcd8;
p0x7fcf32d0c0c8 .port I0x6000033f0b80, L_0x6000018e6920;
 .tranvp 16 1 5, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0c0c8;
p0x7fcf32d0c4b8 .port I0x6000033f0b80, L_0x6000018e6ae0;
 .tranvp 16 1 6, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0c4b8;
p0x7fcf32d0c8a8 .port I0x6000033f0b80, L_0x6000018e6ca0;
 .tranvp 16 1 7, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0c8a8;
p0x7fcf32d0cc98 .port I0x6000033f0b80, L_0x6000018e6e60;
 .tranvp 16 1 8, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0cc98;
p0x7fcf32d0d088 .port I0x6000033f0b80, L_0x6000018e7020;
 .tranvp 16 1 9, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0d088;
p0x7fcf32d0d478 .port I0x6000033f0b80, L_0x6000018e71e0;
 .tranvp 16 1 10, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0d478;
p0x7fcf32d0d868 .port I0x6000033f0b80, L_0x6000018e73a0;
 .tranvp 16 1 11, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0d868;
p0x7fcf32d0dc58 .port I0x6000033f0b80, L_0x6000018e7560;
 .tranvp 16 1 12, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0dc58;
p0x7fcf32d0e048 .port I0x6000033f0b80, L_0x6000018e7720;
 .tranvp 16 1 13, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0e048;
p0x7fcf32d0e438 .port I0x6000033f0b80, L_0x6000018e78e0;
 .tranvp 16 1 14, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0e438;
p0x7fcf32d0e828 .port I0x6000033f0b80, L_0x6000018e7aa0;
 .tranvp 16 1 15, I0x6000033f0b80, p0x7fcf32d0ea68 p0x7fcf32d0e828;
S_0x7fcf31905570 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e5f10 .functor BUFT 1, L_0x60000029f480, C4<0>, C4<0>, C4<0>;
L_0x6000018e5f80 .functor BUFT 1, L_0x6000018e5f10, C4<0>, C4<0>, C4<0>;
L_0x6000018e5ff0 .functor BUFT 1, L_0x60000029f480, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0ada8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6060 .functor BUFT 1, o0x7fcf32d0ada8, C4<0>, C4<0>, C4<0>;
v0x600004142520_0 .net8 "Bitline1", 0 0, p0x7fcf32d0ac88;  1 drivers, strength-aware
v0x6000041425b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0acb8;  1 drivers, strength-aware
v0x600004142640_0 .net "D", 0 0, L_0x60000029f480;  1 drivers
v0x6000041426d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004142760_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x6000041427f0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004142880_0 .net *"_ivl_0", 0 0, L_0x6000018e5f10;  1 drivers
v0x600004142910_0 .net *"_ivl_6", 0 0, L_0x6000018e5ff0;  1 drivers
; Elide local net with no drivers, v0x6000041429a0_0 name=_ivl_8
v0x600004142a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004142ac0_0 .net "dffOut", 0 0, L_0x60000180d730;  1 drivers
v0x600004142b50_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf319056e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31905570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d730 .functor BUFZ 1, v0x600004142400_0, C4<0>, C4<0>, C4<0>;
v0x6000041421c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004142250_0 .net "d", 0 0, L_0x60000029f480;  alias, 1 drivers
v0x6000041422e0_0 .net "q", 0 0, L_0x60000180d730;  alias, 1 drivers
v0x600004142370_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004142400_0 .var "state", 0 0;
v0x600004142490_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31905850 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e60d0 .functor BUFT 1, L_0x60000029f520, C4<0>, C4<0>, C4<0>;
L_0x6000018e6140 .functor BUFT 1, L_0x6000018e60d0, C4<0>, C4<0>, C4<0>;
L_0x6000018e61b0 .functor BUFT 1, L_0x60000029f520, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0b198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6220 .functor BUFT 1, o0x7fcf32d0b198, C4<0>, C4<0>, C4<0>;
v0x600004142f40_0 .net8 "Bitline1", 0 0, p0x7fcf32d0b0d8;  1 drivers, strength-aware
v0x600004142fd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0b108;  1 drivers, strength-aware
v0x600004143060_0 .net "D", 0 0, L_0x60000029f520;  1 drivers
v0x6000041430f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004143180_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004143210_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041432a0_0 .net *"_ivl_0", 0 0, L_0x6000018e60d0;  1 drivers
v0x600004143330_0 .net *"_ivl_6", 0 0, L_0x6000018e61b0;  1 drivers
; Elide local net with no drivers, v0x6000041433c0_0 name=_ivl_8
v0x600004143450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041434e0_0 .net "dffOut", 0 0, L_0x60000180d7a0;  1 drivers
v0x600004143570_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf319059c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31905850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d7a0 .functor BUFZ 1, v0x600004142e20_0, C4<0>, C4<0>, C4<0>;
v0x600004142be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004142c70_0 .net "d", 0 0, L_0x60000029f520;  alias, 1 drivers
v0x600004142d00_0 .net "q", 0 0, L_0x60000180d7a0;  alias, 1 drivers
v0x600004142d90_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004142e20_0 .var "state", 0 0;
v0x600004142eb0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31905b30 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6290 .functor BUFT 1, L_0x60000029f5c0, C4<0>, C4<0>, C4<0>;
L_0x6000018e6300 .functor BUFT 1, L_0x6000018e6290, C4<0>, C4<0>, C4<0>;
L_0x6000018e6370 .functor BUFT 1, L_0x60000029f5c0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0b588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e63e0 .functor BUFT 1, o0x7fcf32d0b588, C4<0>, C4<0>, C4<0>;
v0x600004143960_0 .net8 "Bitline1", 0 0, p0x7fcf32d0b4c8;  1 drivers, strength-aware
v0x6000041439f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0b4f8;  1 drivers, strength-aware
v0x600004143a80_0 .net "D", 0 0, L_0x60000029f5c0;  1 drivers
v0x600004143b10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004143ba0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004143c30_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004143cc0_0 .net *"_ivl_0", 0 0, L_0x6000018e6290;  1 drivers
v0x600004143d50_0 .net *"_ivl_6", 0 0, L_0x6000018e6370;  1 drivers
; Elide local net with no drivers, v0x600004143de0_0 name=_ivl_8
v0x600004143e70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004143f00_0 .net "dffOut", 0 0, L_0x60000180d810;  1 drivers
v0x600004144000_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31905ca0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31905b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d810 .functor BUFZ 1, v0x600004143840_0, C4<0>, C4<0>, C4<0>;
v0x600004143600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004143690_0 .net "d", 0 0, L_0x60000029f5c0;  alias, 1 drivers
v0x600004143720_0 .net "q", 0 0, L_0x60000180d810;  alias, 1 drivers
v0x6000041437b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004143840_0 .var "state", 0 0;
v0x6000041438d0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31905e10 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6450 .functor BUFT 1, L_0x60000029f660, C4<0>, C4<0>, C4<0>;
L_0x6000018e64c0 .functor BUFT 1, L_0x6000018e6450, C4<0>, C4<0>, C4<0>;
L_0x6000018e6530 .functor BUFT 1, L_0x60000029f660, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0b978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e65a0 .functor BUFT 1, o0x7fcf32d0b978, C4<0>, C4<0>, C4<0>;
v0x6000041443f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d0b8b8;  1 drivers, strength-aware
v0x600004144480_0 .net8 "Bitline2", 0 0, p0x7fcf32d0b8e8;  1 drivers, strength-aware
v0x600004144510_0 .net "D", 0 0, L_0x60000029f660;  1 drivers
v0x6000041445a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004144630_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x6000041446c0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004144750_0 .net *"_ivl_0", 0 0, L_0x6000018e6450;  1 drivers
v0x6000041447e0_0 .net *"_ivl_6", 0 0, L_0x6000018e6530;  1 drivers
; Elide local net with no drivers, v0x600004144870_0 name=_ivl_8
v0x600004144900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004144990_0 .net "dffOut", 0 0, L_0x60000180d880;  1 drivers
v0x600004144a20_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31905f80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31905e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d880 .functor BUFZ 1, v0x6000041442d0_0, C4<0>, C4<0>, C4<0>;
v0x600004144090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004144120_0 .net "d", 0 0, L_0x60000029f660;  alias, 1 drivers
v0x6000041441b0_0 .net "q", 0 0, L_0x60000180d880;  alias, 1 drivers
v0x600004144240_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000041442d0_0 .var "state", 0 0;
v0x600004144360_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf319060f0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6610 .functor BUFT 1, L_0x60000029f700, C4<0>, C4<0>, C4<0>;
L_0x6000018e6680 .functor BUFT 1, L_0x6000018e6610, C4<0>, C4<0>, C4<0>;
L_0x6000018e66f0 .functor BUFT 1, L_0x60000029f700, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0bd68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6760 .functor BUFT 1, o0x7fcf32d0bd68, C4<0>, C4<0>, C4<0>;
v0x600004144e10_0 .net8 "Bitline1", 0 0, p0x7fcf32d0bca8;  1 drivers, strength-aware
v0x600004144ea0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0bcd8;  1 drivers, strength-aware
v0x600004144f30_0 .net "D", 0 0, L_0x60000029f700;  1 drivers
v0x600004144fc0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004145050_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x6000041450e0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004145170_0 .net *"_ivl_0", 0 0, L_0x6000018e6610;  1 drivers
v0x600004145200_0 .net *"_ivl_6", 0 0, L_0x6000018e66f0;  1 drivers
; Elide local net with no drivers, v0x600004145290_0 name=_ivl_8
v0x600004145320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041453b0_0 .net "dffOut", 0 0, L_0x60000180d8f0;  1 drivers
v0x600004145440_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31906260 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319060f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d8f0 .functor BUFZ 1, v0x600004144cf0_0, C4<0>, C4<0>, C4<0>;
v0x600004144ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004144b40_0 .net "d", 0 0, L_0x60000029f700;  alias, 1 drivers
v0x600004144bd0_0 .net "q", 0 0, L_0x60000180d8f0;  alias, 1 drivers
v0x600004144c60_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004144cf0_0 .var "state", 0 0;
v0x600004144d80_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf319063d0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e67d0 .functor BUFT 1, L_0x60000029f7a0, C4<0>, C4<0>, C4<0>;
L_0x6000018e6840 .functor BUFT 1, L_0x6000018e67d0, C4<0>, C4<0>, C4<0>;
L_0x6000018e68b0 .functor BUFT 1, L_0x60000029f7a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0c158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6920 .functor BUFT 1, o0x7fcf32d0c158, C4<0>, C4<0>, C4<0>;
v0x600004145830_0 .net8 "Bitline1", 0 0, p0x7fcf32d0c098;  1 drivers, strength-aware
v0x6000041458c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0c0c8;  1 drivers, strength-aware
v0x600004145950_0 .net "D", 0 0, L_0x60000029f7a0;  1 drivers
v0x6000041459e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004145a70_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004145b00_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004145b90_0 .net *"_ivl_0", 0 0, L_0x6000018e67d0;  1 drivers
v0x600004145c20_0 .net *"_ivl_6", 0 0, L_0x6000018e68b0;  1 drivers
; Elide local net with no drivers, v0x600004145cb0_0 name=_ivl_8
v0x600004145d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004145dd0_0 .net "dffOut", 0 0, L_0x60000180d960;  1 drivers
v0x600004145e60_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31906540 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319063d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d960 .functor BUFZ 1, v0x600004145710_0, C4<0>, C4<0>, C4<0>;
v0x6000041454d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004145560_0 .net "d", 0 0, L_0x60000029f7a0;  alias, 1 drivers
v0x6000041455f0_0 .net "q", 0 0, L_0x60000180d960;  alias, 1 drivers
v0x600004145680_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004145710_0 .var "state", 0 0;
v0x6000041457a0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf319066b0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6990 .functor BUFT 1, L_0x60000029f840, C4<0>, C4<0>, C4<0>;
L_0x6000018e6a00 .functor BUFT 1, L_0x6000018e6990, C4<0>, C4<0>, C4<0>;
L_0x6000018e6a70 .functor BUFT 1, L_0x60000029f840, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0c548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6ae0 .functor BUFT 1, o0x7fcf32d0c548, C4<0>, C4<0>, C4<0>;
v0x600004146250_0 .net8 "Bitline1", 0 0, p0x7fcf32d0c488;  1 drivers, strength-aware
v0x6000041462e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0c4b8;  1 drivers, strength-aware
v0x600004146370_0 .net "D", 0 0, L_0x60000029f840;  1 drivers
v0x600004146400_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004146490_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004146520_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041465b0_0 .net *"_ivl_0", 0 0, L_0x6000018e6990;  1 drivers
v0x600004146640_0 .net *"_ivl_6", 0 0, L_0x6000018e6a70;  1 drivers
; Elide local net with no drivers, v0x6000041466d0_0 name=_ivl_8
v0x600004146760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041467f0_0 .net "dffOut", 0 0, L_0x60000180d9d0;  1 drivers
v0x600004146880_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a47820 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf319066b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180d9d0 .functor BUFZ 1, v0x600004146130_0, C4<0>, C4<0>, C4<0>;
v0x600004145ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004145f80_0 .net "d", 0 0, L_0x60000029f840;  alias, 1 drivers
v0x600004146010_0 .net "q", 0 0, L_0x60000180d9d0;  alias, 1 drivers
v0x6000041460a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004146130_0 .var "state", 0 0;
v0x6000041461c0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a47990 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6b50 .functor BUFT 1, L_0x60000029f8e0, C4<0>, C4<0>, C4<0>;
L_0x6000018e6bc0 .functor BUFT 1, L_0x6000018e6b50, C4<0>, C4<0>, C4<0>;
L_0x6000018e6c30 .functor BUFT 1, L_0x60000029f8e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0c938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6ca0 .functor BUFT 1, o0x7fcf32d0c938, C4<0>, C4<0>, C4<0>;
v0x600004146c70_0 .net8 "Bitline1", 0 0, p0x7fcf32d0c878;  1 drivers, strength-aware
v0x600004146d00_0 .net8 "Bitline2", 0 0, p0x7fcf32d0c8a8;  1 drivers, strength-aware
v0x600004146d90_0 .net "D", 0 0, L_0x60000029f8e0;  1 drivers
v0x600004146e20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004146eb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004146f40_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004146fd0_0 .net *"_ivl_0", 0 0, L_0x6000018e6b50;  1 drivers
v0x600004147060_0 .net *"_ivl_6", 0 0, L_0x6000018e6c30;  1 drivers
; Elide local net with no drivers, v0x6000041470f0_0 name=_ivl_8
v0x600004147180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004147210_0 .net "dffOut", 0 0, L_0x60000180da40;  1 drivers
v0x6000041472a0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a47b00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a47990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180da40 .functor BUFZ 1, v0x600004146b50_0, C4<0>, C4<0>, C4<0>;
v0x600004146910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041469a0_0 .net "d", 0 0, L_0x60000029f8e0;  alias, 1 drivers
v0x600004146a30_0 .net "q", 0 0, L_0x60000180da40;  alias, 1 drivers
v0x600004146ac0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004146b50_0 .var "state", 0 0;
v0x600004146be0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a47c70 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6d10 .functor BUFT 1, L_0x60000029f980, C4<0>, C4<0>, C4<0>;
L_0x6000018e6d80 .functor BUFT 1, L_0x6000018e6d10, C4<0>, C4<0>, C4<0>;
L_0x6000018e6df0 .functor BUFT 1, L_0x60000029f980, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0cd28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e6e60 .functor BUFT 1, o0x7fcf32d0cd28, C4<0>, C4<0>, C4<0>;
v0x600004147690_0 .net8 "Bitline1", 0 0, p0x7fcf32d0cc68;  1 drivers, strength-aware
v0x600004147720_0 .net8 "Bitline2", 0 0, p0x7fcf32d0cc98;  1 drivers, strength-aware
v0x6000041477b0_0 .net "D", 0 0, L_0x60000029f980;  1 drivers
v0x600004147840_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x6000041478d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004147960_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041479f0_0 .net *"_ivl_0", 0 0, L_0x6000018e6d10;  1 drivers
v0x600004147a80_0 .net *"_ivl_6", 0 0, L_0x6000018e6df0;  1 drivers
; Elide local net with no drivers, v0x600004147b10_0 name=_ivl_8
v0x600004147ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004147c30_0 .net "dffOut", 0 0, L_0x60000180dab0;  1 drivers
v0x600004147cc0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a362d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a47c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dab0 .functor BUFZ 1, v0x600004147570_0, C4<0>, C4<0>, C4<0>;
v0x600004147330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041473c0_0 .net "d", 0 0, L_0x60000029f980;  alias, 1 drivers
v0x600004147450_0 .net "q", 0 0, L_0x60000180dab0;  alias, 1 drivers
v0x6000041474e0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004147570_0 .var "state", 0 0;
v0x600004147600_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a36440 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e6ed0 .functor BUFT 1, L_0x60000029fa20, C4<0>, C4<0>, C4<0>;
L_0x6000018e6f40 .functor BUFT 1, L_0x6000018e6ed0, C4<0>, C4<0>, C4<0>;
L_0x6000018e6fb0 .functor BUFT 1, L_0x60000029fa20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0d118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e7020 .functor BUFT 1, o0x7fcf32d0d118, C4<0>, C4<0>, C4<0>;
v0x600004158120_0 .net8 "Bitline1", 0 0, p0x7fcf32d0d058;  1 drivers, strength-aware
v0x6000041581b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0d088;  1 drivers, strength-aware
v0x600004158240_0 .net "D", 0 0, L_0x60000029fa20;  1 drivers
v0x6000041582d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004158360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x6000041583f0_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004158480_0 .net *"_ivl_0", 0 0, L_0x6000018e6ed0;  1 drivers
v0x600004158510_0 .net *"_ivl_6", 0 0, L_0x6000018e6fb0;  1 drivers
; Elide local net with no drivers, v0x6000041585a0_0 name=_ivl_8
v0x600004158630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041586c0_0 .net "dffOut", 0 0, L_0x60000180db20;  1 drivers
v0x600004158750_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a365b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a36440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180db20 .functor BUFZ 1, v0x600004158000_0, C4<0>, C4<0>, C4<0>;
v0x600004147d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004147de0_0 .net "d", 0 0, L_0x60000029fa20;  alias, 1 drivers
v0x600004147e70_0 .net "q", 0 0, L_0x60000180db20;  alias, 1 drivers
v0x600004147f00_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004158000_0 .var "state", 0 0;
v0x600004158090_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a36720 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7090 .functor BUFT 1, L_0x60000029fac0, C4<0>, C4<0>, C4<0>;
L_0x6000018e7100 .functor BUFT 1, L_0x6000018e7090, C4<0>, C4<0>, C4<0>;
L_0x6000018e7170 .functor BUFT 1, L_0x60000029fac0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0d508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e71e0 .functor BUFT 1, o0x7fcf32d0d508, C4<0>, C4<0>, C4<0>;
v0x600004158b40_0 .net8 "Bitline1", 0 0, p0x7fcf32d0d448;  1 drivers, strength-aware
v0x600004158bd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0d478;  1 drivers, strength-aware
v0x600004158c60_0 .net "D", 0 0, L_0x60000029fac0;  1 drivers
v0x600004158cf0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x600004158d80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004158e10_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x600004158ea0_0 .net *"_ivl_0", 0 0, L_0x6000018e7090;  1 drivers
v0x600004158f30_0 .net *"_ivl_6", 0 0, L_0x6000018e7170;  1 drivers
; Elide local net with no drivers, v0x600004158fc0_0 name=_ivl_8
v0x600004159050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041590e0_0 .net "dffOut", 0 0, L_0x60000180db90;  1 drivers
v0x600004159170_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a36890 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a36720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180db90 .functor BUFZ 1, v0x600004158a20_0, C4<0>, C4<0>, C4<0>;
v0x6000041587e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004158870_0 .net "d", 0 0, L_0x60000029fac0;  alias, 1 drivers
v0x600004158900_0 .net "q", 0 0, L_0x60000180db90;  alias, 1 drivers
v0x600004158990_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004158a20_0 .var "state", 0 0;
v0x600004158ab0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a23820 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7250 .functor BUFT 1, L_0x60000029fb60, C4<0>, C4<0>, C4<0>;
L_0x6000018e72c0 .functor BUFT 1, L_0x6000018e7250, C4<0>, C4<0>, C4<0>;
L_0x6000018e7330 .functor BUFT 1, L_0x60000029fb60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0d8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e73a0 .functor BUFT 1, o0x7fcf32d0d8f8, C4<0>, C4<0>, C4<0>;
v0x600004159560_0 .net8 "Bitline1", 0 0, p0x7fcf32d0d838;  1 drivers, strength-aware
v0x6000041595f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d0d868;  1 drivers, strength-aware
v0x600004159680_0 .net "D", 0 0, L_0x60000029fb60;  1 drivers
v0x600004159710_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x6000041597a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x600004159830_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000041598c0_0 .net *"_ivl_0", 0 0, L_0x6000018e7250;  1 drivers
v0x600004159950_0 .net *"_ivl_6", 0 0, L_0x6000018e7330;  1 drivers
; Elide local net with no drivers, v0x6000041599e0_0 name=_ivl_8
v0x600004159a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004159b00_0 .net "dffOut", 0 0, L_0x60000180dc00;  1 drivers
v0x600004159b90_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a23990 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a23820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dc00 .functor BUFZ 1, v0x600004159440_0, C4<0>, C4<0>, C4<0>;
v0x600004159200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004159290_0 .net "d", 0 0, L_0x60000029fb60;  alias, 1 drivers
v0x600004159320_0 .net "q", 0 0, L_0x60000180dc00;  alias, 1 drivers
v0x6000041593b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004159440_0 .var "state", 0 0;
v0x6000041594d0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a23b00 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7410 .functor BUFT 1, L_0x60000029fc00, C4<0>, C4<0>, C4<0>;
L_0x6000018e7480 .functor BUFT 1, L_0x6000018e7410, C4<0>, C4<0>, C4<0>;
L_0x6000018e74f0 .functor BUFT 1, L_0x60000029fc00, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0dce8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e7560 .functor BUFT 1, o0x7fcf32d0dce8, C4<0>, C4<0>, C4<0>;
v0x600004159f80_0 .net8 "Bitline1", 0 0, p0x7fcf32d0dc28;  1 drivers, strength-aware
v0x60000415a010_0 .net8 "Bitline2", 0 0, p0x7fcf32d0dc58;  1 drivers, strength-aware
v0x60000415a0a0_0 .net "D", 0 0, L_0x60000029fc00;  1 drivers
v0x60000415a130_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x60000415a1c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x60000415a250_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000415a2e0_0 .net *"_ivl_0", 0 0, L_0x6000018e7410;  1 drivers
v0x60000415a370_0 .net *"_ivl_6", 0 0, L_0x6000018e74f0;  1 drivers
; Elide local net with no drivers, v0x60000415a400_0 name=_ivl_8
v0x60000415a490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415a520_0 .net "dffOut", 0 0, L_0x60000180dc70;  1 drivers
v0x60000415a5b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a96af0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a23b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dc70 .functor BUFZ 1, v0x600004159e60_0, C4<0>, C4<0>, C4<0>;
v0x600004159c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004159cb0_0 .net "d", 0 0, L_0x60000029fc00;  alias, 1 drivers
v0x600004159d40_0 .net "q", 0 0, L_0x60000180dc70;  alias, 1 drivers
v0x600004159dd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x600004159e60_0 .var "state", 0 0;
v0x600004159ef0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf32a96c60 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e75d0 .functor BUFT 1, L_0x60000029fca0, C4<0>, C4<0>, C4<0>;
L_0x6000018e7640 .functor BUFT 1, L_0x6000018e75d0, C4<0>, C4<0>, C4<0>;
L_0x6000018e76b0 .functor BUFT 1, L_0x60000029fca0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0e0d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e7720 .functor BUFT 1, o0x7fcf32d0e0d8, C4<0>, C4<0>, C4<0>;
v0x60000415a9a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d0e018;  1 drivers, strength-aware
v0x60000415aa30_0 .net8 "Bitline2", 0 0, p0x7fcf32d0e048;  1 drivers, strength-aware
v0x60000415aac0_0 .net "D", 0 0, L_0x60000029fca0;  1 drivers
v0x60000415ab50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x60000415abe0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x60000415ac70_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x60000415ad00_0 .net *"_ivl_0", 0 0, L_0x6000018e75d0;  1 drivers
v0x60000415ad90_0 .net *"_ivl_6", 0 0, L_0x6000018e76b0;  1 drivers
; Elide local net with no drivers, v0x60000415ae20_0 name=_ivl_8
v0x60000415aeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415af40_0 .net "dffOut", 0 0, L_0x60000180dce0;  1 drivers
v0x60000415afd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf32a96dd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a96c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dce0 .functor BUFZ 1, v0x60000415a880_0, C4<0>, C4<0>, C4<0>;
v0x60000415a640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415a6d0_0 .net "d", 0 0, L_0x60000029fca0;  alias, 1 drivers
v0x60000415a760_0 .net "q", 0 0, L_0x60000180dce0;  alias, 1 drivers
v0x60000415a7f0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x60000415a880_0 .var "state", 0 0;
v0x60000415a910_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bc4160 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7790 .functor BUFT 1, L_0x60000029fd40, C4<0>, C4<0>, C4<0>;
L_0x6000018e7800 .functor BUFT 1, L_0x6000018e7790, C4<0>, C4<0>, C4<0>;
L_0x6000018e7870 .functor BUFT 1, L_0x60000029fd40, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0e4c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e78e0 .functor BUFT 1, o0x7fcf32d0e4c8, C4<0>, C4<0>, C4<0>;
v0x6000003e8ea0_0 .net8 "Bitline1", 0 0, p0x7fcf32d0e408;  1 drivers, strength-aware
v0x6000003e8f30_0 .net8 "Bitline2", 0 0, p0x7fcf32d0e438;  1 drivers, strength-aware
v0x6000003e8fc0_0 .net "D", 0 0, L_0x60000029fd40;  1 drivers
v0x6000003e9050_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x6000003e90e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x6000003e9170_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003e9200_0 .net *"_ivl_0", 0 0, L_0x6000018e7790;  1 drivers
v0x6000003e9290_0 .net *"_ivl_6", 0 0, L_0x6000018e7870;  1 drivers
; Elide local net with no drivers, v0x6000003e9320_0 name=_ivl_8
v0x6000003e93b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e9440_0 .net "dffOut", 0 0, L_0x60000180dd50;  1 drivers
v0x6000003e94d0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31bc48d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc4160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180dd50 .functor BUFZ 1, v0x6000003e8d80_0, C4<0>, C4<0>, C4<0>;
v0x6000003e8b40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e8bd0_0 .net "d", 0 0, L_0x60000029fd40;  alias, 1 drivers
v0x6000003e8c60_0 .net "q", 0 0, L_0x60000180dd50;  alias, 1 drivers
v0x6000003e8cf0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003e8d80_0 .var "state", 0 0;
v0x6000003e8e10_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bc5040 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31905400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e7950 .functor BUFT 1, L_0x60000029fde0, C4<0>, C4<0>, C4<0>;
L_0x6000018e79c0 .functor BUFT 1, L_0x6000018e7950, C4<0>, C4<0>, C4<0>;
L_0x6000018e7a30 .functor BUFT 1, L_0x60000029fde0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d0e8b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e7aa0 .functor BUFT 1, o0x7fcf32d0e8b8, C4<0>, C4<0>, C4<0>;
v0x6000003e98c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d0e7f8;  1 drivers, strength-aware
v0x6000003e9950_0 .net8 "Bitline2", 0 0, p0x7fcf32d0e828;  1 drivers, strength-aware
v0x6000003e99e0_0 .net "D", 0 0, L_0x60000029fde0;  1 drivers
v0x6000003e9a70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d94b08;  alias, 1 drivers
v0x6000003e9b00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d94b50;  alias, 1 drivers
v0x6000003e9b90_0 .net "WriteEnable", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
v0x6000003e9c20_0 .net *"_ivl_0", 0 0, L_0x6000018e7950;  1 drivers
v0x6000003e9cb0_0 .net *"_ivl_6", 0 0, L_0x6000018e7a30;  1 drivers
; Elide local net with no drivers, v0x6000003e9d40_0 name=_ivl_8
v0x6000003e9dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e9e60_0 .net "dffOut", 0 0, L_0x60000180ddc0;  1 drivers
v0x6000003e9ef0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
S_0x7fcf31bc1c30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc5040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000180ddc0 .functor BUFZ 1, v0x6000003e97a0_0, C4<0>, C4<0>, C4<0>;
v0x6000003e9560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e95f0_0 .net "d", 0 0, L_0x60000029fde0;  alias, 1 drivers
v0x6000003e9680_0 .net "q", 0 0, L_0x60000180ddc0;  alias, 1 drivers
v0x6000003e9710_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003e97a0_0 .var "state", 0 0;
v0x6000003e9830_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bc05e0 .scope module, "reg_dest_dff[0]" "dff" 18 44, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ea400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ea490_0 .net "d", 0 0, L_0x60000029d0e0;  1 drivers
v0x6000003ea520_0 .net "q", 0 0, v0x6000003ea640_0;  1 drivers
v0x6000003ea5b0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003ea640_0 .var "state", 0 0;
v0x6000003ea6d0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bbfe70 .scope module, "reg_dest_dff[1]" "dff" 18 44, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ea760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ea7f0_0 .net "d", 0 0, L_0x60000029d180;  1 drivers
v0x6000003ea880_0 .net "q", 0 0, v0x6000003ea9a0_0;  1 drivers
v0x6000003ea910_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003ea9a0_0 .var "state", 0 0;
v0x6000003eaa30_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bbf700 .scope module, "reg_dest_dff[2]" "dff" 18 44, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003eaac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003eab50_0 .net "d", 0 0, L_0x60000029d220;  1 drivers
v0x6000003eabe0_0 .net "q", 0 0, v0x6000003ead00_0;  1 drivers
v0x6000003eac70_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003ead00_0 .var "state", 0 0;
v0x6000003ead90_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bbef90 .scope module, "reg_dest_dff[3]" "dff" 18 44, 5 2 0, S_0x7fcf31ce8600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003eae20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003eaeb0_0 .net "d", 0 0, L_0x60000029d2c0;  1 drivers
v0x6000003eaf40_0 .net "q", 0 0, v0x6000003eb060_0;  1 drivers
v0x6000003eafd0_0 .net "rst", 0 0, L_0x60000180e530;  alias, 1 drivers
v0x6000003eb060_0 .var "state", 0 0;
v0x6000003eb0f0_0 .net "wen", 0 0, L_0x7fcf32d94c28;  alias, 1 drivers
S_0x7fcf31bbe820 .scope module, "branch0" "Branch" 7 131, 19 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_inst";
    .port_info 1 /INPUT 3 "cond";
    .port_info 2 /INPUT 3 "NVZflag";
    .port_info 3 /OUTPUT 1 "do_branch";
L_0x60000183cd20 .functor NOT 1, L_0x6000002cfac0, C4<0>, C4<0>, C4<0>;
L_0x60000183cd90 .functor AND 1, L_0x6000002cfa20, L_0x60000183cd20, C4<1>, C4<1>;
L_0x60000183ce00 .functor AND 1, L_0x6000002cfb60, L_0x6000002cfc00, C4<1>, C4<1>;
L_0x60000183ce70 .functor OR 1, L_0x60000183cd90, L_0x60000183ce00, C4<0>, C4<0>;
L_0x60000183cee0 .functor NOT 1, L_0x6000002cfd40, C4<0>, C4<0>, C4<0>;
L_0x60000183cf50 .functor AND 1, L_0x6000002cfca0, L_0x60000183cee0, C4<1>, C4<1>;
L_0x60000183cfc0 .functor NOT 1, L_0x6000002cfde0, C4<0>, C4<0>, C4<0>;
L_0x60000183d030 .functor AND 1, L_0x60000183cf50, L_0x60000183cfc0, C4<1>, C4<1>;
L_0x60000183d0a0 .functor OR 1, L_0x60000183ce70, L_0x60000183d030, C4<0>, C4<0>;
L_0x60000183d110 .functor AND 1, L_0x6000002cfe80, L_0x6000002cff20, C4<1>, C4<1>;
L_0x60000183d180 .functor OR 1, L_0x60000183d0a0, L_0x60000183d110, C4<0>, C4<0>;
L_0x60000183d1f0 .functor NOT 1, L_0x6000002c0140, C4<0>, C4<0>, C4<0>;
L_0x60000183d2d0 .functor NOT 1, L_0x6000002c01e0, C4<0>, C4<0>, C4<0>;
L_0x60000183d3b0 .functor AND 1, L_0x60000183d1f0, L_0x60000183d2d0, C4<1>, C4<1>;
L_0x60000183d420 .functor OR 1, L_0x6000002c00a0, L_0x60000183d3b0, C4<0>, C4<0>;
L_0x60000183d340 .functor AND 1, L_0x6000002c0000, L_0x60000183d420, C4<1>, C4<1>;
L_0x60000183d490 .functor OR 1, L_0x60000183d180, L_0x60000183d340, C4<0>, C4<0>;
L_0x60000183d260 .functor OR 1, L_0x6000002c0320, L_0x6000002c03c0, C4<0>, C4<0>;
L_0x60000183d500 .functor AND 1, L_0x6000002c0280, L_0x60000183d260, C4<1>, C4<1>;
L_0x60000183d570 .functor OR 1, L_0x60000183d490, L_0x60000183d500, C4<0>, C4<0>;
L_0x60000183d5e0 .functor AND 1, L_0x6000002c0500, L_0x6000002c05a0, C4<1>, C4<1>;
L_0x60000183d650 .functor OR 1, L_0x60000183d570, L_0x60000183d5e0, C4<0>, C4<0>;
L_0x60000183d6c0 .functor OR 1, L_0x60000183d650, L_0x6000002c0460, C4<0>, C4<0>;
L_0x60000183d730 .functor AND 1, o0x7fcf32d100e8, L_0x60000183d6c0, C4<1>, C4<1>;
v0x60000415c240_0 .net "NVZflag", 2 0, L_0x60000029b3e0;  alias, 1 drivers
v0x60000415c2d0_0 .net *"_ivl_1", 0 0, L_0x6000002cfa20;  1 drivers
v0x60000415c360_0 .net *"_ivl_10", 0 0, L_0x6000002cfb60;  1 drivers
v0x60000415c3f0_0 .net *"_ivl_13", 0 0, L_0x6000002cfc00;  1 drivers
v0x60000415c480_0 .net *"_ivl_14", 0 0, L_0x60000183ce00;  1 drivers
v0x60000415c510_0 .net *"_ivl_16", 0 0, L_0x60000183ce70;  1 drivers
L_0x7fcf32d937a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000415c5a0_0 .net/2u *"_ivl_18", 2 0, L_0x7fcf32d937a0;  1 drivers
v0x60000415c630_0 .net *"_ivl_20", 0 0, L_0x6000002cfca0;  1 drivers
v0x60000415c6c0_0 .net *"_ivl_23", 0 0, L_0x6000002cfd40;  1 drivers
v0x60000415c750_0 .net *"_ivl_24", 0 0, L_0x60000183cee0;  1 drivers
v0x60000415c7e0_0 .net *"_ivl_26", 0 0, L_0x60000183cf50;  1 drivers
v0x60000415c870_0 .net *"_ivl_29", 0 0, L_0x6000002cfde0;  1 drivers
v0x60000415c900_0 .net *"_ivl_3", 0 0, L_0x6000002cfac0;  1 drivers
v0x60000415c990_0 .net *"_ivl_30", 0 0, L_0x60000183cfc0;  1 drivers
v0x60000415ca20_0 .net *"_ivl_32", 0 0, L_0x60000183d030;  1 drivers
v0x60000415cab0_0 .net *"_ivl_34", 0 0, L_0x60000183d0a0;  1 drivers
L_0x7fcf32d937e8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000415cb40_0 .net/2u *"_ivl_36", 2 0, L_0x7fcf32d937e8;  1 drivers
v0x60000415cbd0_0 .net *"_ivl_38", 0 0, L_0x6000002cfe80;  1 drivers
v0x60000415cc60_0 .net *"_ivl_4", 0 0, L_0x60000183cd20;  1 drivers
v0x60000415ccf0_0 .net *"_ivl_41", 0 0, L_0x6000002cff20;  1 drivers
v0x60000415cd80_0 .net *"_ivl_42", 0 0, L_0x60000183d110;  1 drivers
v0x60000415ce10_0 .net *"_ivl_44", 0 0, L_0x60000183d180;  1 drivers
L_0x7fcf32d93830 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000415cea0_0 .net/2u *"_ivl_46", 2 0, L_0x7fcf32d93830;  1 drivers
v0x60000415cf30_0 .net *"_ivl_48", 0 0, L_0x6000002c0000;  1 drivers
v0x60000415cfc0_0 .net *"_ivl_51", 0 0, L_0x6000002c00a0;  1 drivers
v0x60000415d050_0 .net *"_ivl_53", 0 0, L_0x6000002c0140;  1 drivers
v0x60000415d0e0_0 .net *"_ivl_54", 0 0, L_0x60000183d1f0;  1 drivers
v0x60000415d170_0 .net *"_ivl_57", 0 0, L_0x6000002c01e0;  1 drivers
v0x60000415d200_0 .net *"_ivl_58", 0 0, L_0x60000183d2d0;  1 drivers
v0x60000415d290_0 .net *"_ivl_6", 0 0, L_0x60000183cd90;  1 drivers
v0x60000415d320_0 .net *"_ivl_60", 0 0, L_0x60000183d3b0;  1 drivers
v0x60000415d3b0_0 .net *"_ivl_62", 0 0, L_0x60000183d420;  1 drivers
v0x60000415d440_0 .net *"_ivl_64", 0 0, L_0x60000183d340;  1 drivers
v0x60000415d4d0_0 .net *"_ivl_66", 0 0, L_0x60000183d490;  1 drivers
L_0x7fcf32d93878 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60000415d560_0 .net/2u *"_ivl_68", 2 0, L_0x7fcf32d93878;  1 drivers
v0x60000415d5f0_0 .net *"_ivl_70", 0 0, L_0x6000002c0280;  1 drivers
v0x60000415d680_0 .net *"_ivl_73", 0 0, L_0x6000002c0320;  1 drivers
v0x60000415d710_0 .net *"_ivl_75", 0 0, L_0x6000002c03c0;  1 drivers
v0x60000415d7a0_0 .net *"_ivl_76", 0 0, L_0x60000183d260;  1 drivers
v0x60000415d830_0 .net *"_ivl_78", 0 0, L_0x60000183d500;  1 drivers
L_0x7fcf32d93758 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000415d8c0_0 .net/2u *"_ivl_8", 2 0, L_0x7fcf32d93758;  1 drivers
v0x60000415d950_0 .net *"_ivl_80", 0 0, L_0x60000183d570;  1 drivers
L_0x7fcf32d938c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x60000415d9e0_0 .net/2u *"_ivl_82", 2 0, L_0x7fcf32d938c0;  1 drivers
v0x60000415da70_0 .net *"_ivl_84", 0 0, L_0x6000002c0500;  1 drivers
v0x60000415db00_0 .net *"_ivl_87", 0 0, L_0x6000002c05a0;  1 drivers
v0x60000415db90_0 .net *"_ivl_88", 0 0, L_0x60000183d5e0;  1 drivers
v0x60000415dc20_0 .net *"_ivl_90", 0 0, L_0x60000183d650;  1 drivers
v0x60000415dcb0_0 .net *"_ivl_93", 0 0, L_0x6000002c0460;  1 drivers
v0x60000415dd40_0 .net *"_ivl_94", 0 0, L_0x60000183d6c0;  1 drivers
v0x60000415ddd0_0 .net "branch_inst", 0 0, o0x7fcf32d100e8;  alias, 0 drivers
v0x60000415de60_0 .net "cond", 2 0, L_0x60000029b480;  alias, 1 drivers
v0x60000415def0_0 .net "do_branch", 0 0, L_0x60000183d730;  alias, 1 drivers
L_0x6000002cfa20 .reduce/nor L_0x60000029b480;
L_0x6000002cfac0 .part L_0x60000029b3e0, 0, 1;
L_0x6000002cfb60 .cmp/eq 3, L_0x60000029b480, L_0x7fcf32d93758;
L_0x6000002cfc00 .part L_0x60000029b3e0, 0, 1;
L_0x6000002cfca0 .cmp/eq 3, L_0x60000029b480, L_0x7fcf32d937a0;
L_0x6000002cfd40 .part L_0x60000029b3e0, 2, 1;
L_0x6000002cfde0 .part L_0x60000029b3e0, 0, 1;
L_0x6000002cfe80 .cmp/eq 3, L_0x60000029b480, L_0x7fcf32d937e8;
L_0x6000002cff20 .part L_0x60000029b3e0, 2, 1;
L_0x6000002c0000 .cmp/eq 3, L_0x60000029b480, L_0x7fcf32d93830;
L_0x6000002c00a0 .part L_0x60000029b3e0, 0, 1;
L_0x6000002c0140 .part L_0x60000029b3e0, 2, 1;
L_0x6000002c01e0 .part L_0x60000029b3e0, 0, 1;
L_0x6000002c0280 .cmp/eq 3, L_0x60000029b480, L_0x7fcf32d93878;
L_0x6000002c0320 .part L_0x60000029b3e0, 2, 1;
L_0x6000002c03c0 .part L_0x60000029b3e0, 0, 1;
L_0x6000002c0500 .cmp/eq 3, L_0x60000029b480, L_0x7fcf32d938c0;
L_0x6000002c05a0 .part L_0x60000029b3e0, 1, 1;
L_0x6000002c0460 .reduce/and L_0x60000029b480;
S_0x7fcf31bbd3f0 .scope module, "cla_br" "CLA_16bit" 7 128, 20 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000041574e0_0 .net "A", 15 0, L_0x6000002cc320;  alias, 1 drivers
v0x600004157570_0 .net "B", 15 0, L_0x6000002cc5a0;  alias, 1 drivers
v0x600004157600_0 .net "C0", 0 0, L_0x600001863e90;  1 drivers
L_0x7fcf32d93710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004157690_0 .net "Cin", 0 0, L_0x7fcf32d93710;  1 drivers
v0x600004157720_0 .net "Cout", 0 0, L_0x60000183caf0;  1 drivers
v0x6000041577b0_0 .net "Sum", 15 0, L_0x6000002cf980;  alias, 1 drivers
L_0x6000002cdea0 .part L_0x6000002cc320, 0, 8;
L_0x6000002cdf40 .part L_0x6000002cc5a0, 0, 8;
L_0x6000002cf840 .part L_0x6000002cc320, 8, 8;
L_0x6000002cf8e0 .part L_0x6000002cc5a0, 8, 8;
L_0x6000002cf980 .concat8 [ 8 8 0 0], L_0x6000002cde00, L_0x6000002cf7a0;
S_0x7fcf32c18f60 .scope module, "CLA8_0" "CLA_8bit" 20 11, 12 1 0, S_0x7fcf31bbd3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000041526d0_0 .net "A", 7 0, L_0x6000002cdea0;  1 drivers
v0x600004152760_0 .net "B", 7 0, L_0x6000002cdf40;  1 drivers
v0x6000041527f0_0 .net "C0", 0 0, L_0x60000186aa00;  1 drivers
v0x600004152880_0 .net "Cin", 0 0, L_0x7fcf32d93710;  alias, 1 drivers
v0x600004152910_0 .net "Cout", 0 0, L_0x600001863e90;  alias, 1 drivers
v0x6000041529a0_0 .net "Sum", 7 0, L_0x6000002cde00;  1 drivers
L_0x6000002cd0e0 .part L_0x6000002cdea0, 0, 4;
L_0x6000002cd180 .part L_0x6000002cdf40, 0, 4;
L_0x6000002cdcc0 .part L_0x6000002cdea0, 4, 4;
L_0x6000002cdd60 .part L_0x6000002cdf40, 4, 4;
L_0x6000002cde00 .concat8 [ 4 4 0 0], L_0x6000002cd040, L_0x6000002cdc20;
S_0x7fcf32c18b20 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf32c18f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000186baa0 .functor XOR 1, L_0x6000002cc640, L_0x6000002cc6e0, C4<0>, C4<0>;
L_0x60000186ba30 .functor XOR 1, L_0x6000002cc780, L_0x6000002cc820, C4<0>, C4<0>;
L_0x60000186b9c0 .functor XOR 1, L_0x6000002cc8c0, L_0x6000002cc960, C4<0>, C4<0>;
L_0x60000186b950 .functor XOR 1, L_0x6000002cca00, L_0x6000002ccaa0, C4<0>, C4<0>;
L_0x60000186b8e0 .functor AND 1, L_0x6000002ccb40, L_0x6000002ccbe0, C4<1>, C4<1>;
L_0x60000186b870 .functor AND 1, L_0x6000002ccc80, L_0x6000002ccd20, C4<1>, C4<1>;
L_0x60000186b790 .functor AND 1, L_0x6000002ccdc0, L_0x6000002cce60, C4<1>, C4<1>;
L_0x60000186b800 .functor AND 1, L_0x6000002ccf00, L_0x6000002ccfa0, C4<1>, C4<1>;
L_0x60000186b720 .functor AND 1, L_0x7fcf32d93710, L_0x60000186baa0, C4<1>, C4<1>;
L_0x60000186b6b0 .functor OR 1, L_0x60000186b8e0, L_0x60000186b720, C4<0>, C4<0>;
L_0x60000186b640 .functor AND 1, L_0x60000186b8e0, L_0x60000186ba30, C4<1>, C4<1>;
L_0x60000186b5d0 .functor OR 1, L_0x60000186b870, L_0x60000186b640, C4<0>, C4<0>;
L_0x60000186b560 .functor AND 1, L_0x7fcf32d93710, L_0x60000186baa0, C4<1>, C4<1>;
L_0x60000186b480 .functor AND 1, L_0x60000186b560, L_0x60000186ba30, C4<1>, C4<1>;
L_0x60000186b410 .functor OR 1, L_0x60000186b5d0, L_0x60000186b480, C4<0>, C4<0>;
L_0x60000186b4f0 .functor AND 1, L_0x60000186b870, L_0x60000186b9c0, C4<1>, C4<1>;
L_0x60000186b3a0 .functor OR 1, L_0x60000186b790, L_0x60000186b4f0, C4<0>, C4<0>;
L_0x60000186b330 .functor AND 1, L_0x60000186b8e0, L_0x60000186ba30, C4<1>, C4<1>;
L_0x60000186b2c0 .functor AND 1, L_0x60000186b330, L_0x60000186b9c0, C4<1>, C4<1>;
L_0x60000186b250 .functor OR 1, L_0x60000186b3a0, L_0x60000186b2c0, C4<0>, C4<0>;
L_0x60000186b1e0 .functor AND 1, L_0x7fcf32d93710, L_0x60000186baa0, C4<1>, C4<1>;
L_0x60000186b170 .functor AND 1, L_0x60000186b1e0, L_0x60000186ba30, C4<1>, C4<1>;
L_0x60000186b100 .functor AND 1, L_0x60000186b170, L_0x60000186b9c0, C4<1>, C4<1>;
L_0x60000186b090 .functor OR 1, L_0x60000186b250, L_0x60000186b100, C4<0>, C4<0>;
L_0x60000186b020 .functor AND 1, L_0x60000186b790, L_0x60000186b950, C4<1>, C4<1>;
L_0x60000186afb0 .functor OR 1, L_0x60000186b800, L_0x60000186b020, C4<0>, C4<0>;
L_0x60000186af40 .functor AND 1, L_0x60000186b870, L_0x60000186b9c0, C4<1>, C4<1>;
L_0x60000186aed0 .functor AND 1, L_0x60000186af40, L_0x60000186b950, C4<1>, C4<1>;
L_0x60000186ae60 .functor OR 1, L_0x60000186afb0, L_0x60000186aed0, C4<0>, C4<0>;
L_0x60000186adf0 .functor AND 1, L_0x60000186b8e0, L_0x60000186ba30, C4<1>, C4<1>;
L_0x60000186ad80 .functor AND 1, L_0x60000186adf0, L_0x60000186b9c0, C4<1>, C4<1>;
L_0x60000186ad10 .functor AND 1, L_0x60000186ad80, L_0x60000186b950, C4<1>, C4<1>;
L_0x60000186aca0 .functor OR 1, L_0x60000186ae60, L_0x60000186ad10, C4<0>, C4<0>;
L_0x60000186ac30 .functor AND 1, L_0x7fcf32d93710, L_0x60000186baa0, C4<1>, C4<1>;
L_0x60000186abc0 .functor AND 1, L_0x60000186ac30, L_0x60000186ba30, C4<1>, C4<1>;
L_0x60000186ab50 .functor AND 1, L_0x60000186abc0, L_0x60000186b9c0, C4<1>, C4<1>;
L_0x60000186aae0 .functor AND 1, L_0x60000186ab50, L_0x60000186b950, C4<1>, C4<1>;
L_0x60000186aa70 .functor OR 1, L_0x60000186aca0, L_0x60000186aae0, C4<0>, C4<0>;
L_0x60000186aa00 .functor BUFZ 1, L_0x60000186aa70, C4<0>, C4<0>, C4<0>;
L_0x60000186a990 .functor XOR 1, L_0x60000186baa0, L_0x7fcf32d93710, C4<0>, C4<0>;
L_0x60000186a920 .functor XOR 1, L_0x60000186ba30, L_0x60000186b6b0, C4<0>, C4<0>;
L_0x60000186a8b0 .functor XOR 1, L_0x60000186b9c0, L_0x60000186b410, C4<0>, C4<0>;
L_0x60000186a840 .functor XOR 1, L_0x60000186b950, L_0x60000186b090, C4<0>, C4<0>;
v0x60000415df80_0 .net "A", 3 0, L_0x6000002cd0e0;  1 drivers
v0x60000415e010_0 .net "B", 3 0, L_0x6000002cd180;  1 drivers
v0x60000415e0a0_0 .net "C0", 0 0, L_0x60000186b6b0;  1 drivers
v0x60000415e130_0 .net "C1", 0 0, L_0x60000186b410;  1 drivers
v0x60000415e1c0_0 .net "C2", 0 0, L_0x60000186b090;  1 drivers
v0x60000415e250_0 .net "C3", 0 0, L_0x60000186aa70;  1 drivers
v0x60000415e2e0_0 .net "Cin", 0 0, L_0x7fcf32d93710;  alias, 1 drivers
v0x60000415e370_0 .net "Cout", 0 0, L_0x60000186aa00;  alias, 1 drivers
v0x60000415e400_0 .net "G0", 0 0, L_0x60000186b8e0;  1 drivers
v0x60000415e490_0 .net "G1", 0 0, L_0x60000186b870;  1 drivers
v0x60000415e520_0 .net "G2", 0 0, L_0x60000186b790;  1 drivers
v0x60000415e5b0_0 .net "G3", 0 0, L_0x60000186b800;  1 drivers
v0x60000415e640_0 .net "P0", 0 0, L_0x60000186baa0;  1 drivers
v0x60000415e6d0_0 .net "P1", 0 0, L_0x60000186ba30;  1 drivers
v0x60000415e760_0 .net "P2", 0 0, L_0x60000186b9c0;  1 drivers
v0x60000415e7f0_0 .net "P3", 0 0, L_0x60000186b950;  1 drivers
v0x60000415e880_0 .net "Sum", 3 0, L_0x6000002cd040;  1 drivers
v0x60000415e910_0 .net *"_ivl_1", 0 0, L_0x6000002cc640;  1 drivers
v0x60000415e9a0_0 .net *"_ivl_100", 0 0, L_0x60000186abc0;  1 drivers
v0x60000415ea30_0 .net *"_ivl_102", 0 0, L_0x60000186ab50;  1 drivers
v0x60000415eac0_0 .net *"_ivl_104", 0 0, L_0x60000186aae0;  1 drivers
v0x60000415eb50_0 .net *"_ivl_112", 0 0, L_0x60000186a990;  1 drivers
v0x60000415ebe0_0 .net *"_ivl_116", 0 0, L_0x60000186a920;  1 drivers
v0x60000415ec70_0 .net *"_ivl_120", 0 0, L_0x60000186a8b0;  1 drivers
v0x60000415ed00_0 .net *"_ivl_125", 0 0, L_0x60000186a840;  1 drivers
v0x60000415ed90_0 .net *"_ivl_13", 0 0, L_0x6000002cc8c0;  1 drivers
v0x60000415ee20_0 .net *"_ivl_15", 0 0, L_0x6000002cc960;  1 drivers
v0x60000415eeb0_0 .net *"_ivl_19", 0 0, L_0x6000002cca00;  1 drivers
v0x60000415ef40_0 .net *"_ivl_21", 0 0, L_0x6000002ccaa0;  1 drivers
v0x60000415efd0_0 .net *"_ivl_25", 0 0, L_0x6000002ccb40;  1 drivers
v0x60000415f060_0 .net *"_ivl_27", 0 0, L_0x6000002ccbe0;  1 drivers
v0x60000415f0f0_0 .net *"_ivl_3", 0 0, L_0x6000002cc6e0;  1 drivers
v0x60000415f180_0 .net *"_ivl_31", 0 0, L_0x6000002ccc80;  1 drivers
v0x60000415f210_0 .net *"_ivl_33", 0 0, L_0x6000002ccd20;  1 drivers
v0x60000415f2a0_0 .net *"_ivl_37", 0 0, L_0x6000002ccdc0;  1 drivers
v0x60000415f330_0 .net *"_ivl_39", 0 0, L_0x6000002cce60;  1 drivers
v0x60000415f3c0_0 .net *"_ivl_43", 0 0, L_0x6000002ccf00;  1 drivers
v0x60000415f450_0 .net *"_ivl_45", 0 0, L_0x6000002ccfa0;  1 drivers
v0x60000415f4e0_0 .net *"_ivl_48", 0 0, L_0x60000186b720;  1 drivers
v0x60000415f570_0 .net *"_ivl_52", 0 0, L_0x60000186b640;  1 drivers
v0x60000415f600_0 .net *"_ivl_54", 0 0, L_0x60000186b5d0;  1 drivers
v0x60000415f690_0 .net *"_ivl_56", 0 0, L_0x60000186b560;  1 drivers
v0x60000415f720_0 .net *"_ivl_58", 0 0, L_0x60000186b480;  1 drivers
v0x60000415f7b0_0 .net *"_ivl_62", 0 0, L_0x60000186b4f0;  1 drivers
v0x60000415f840_0 .net *"_ivl_64", 0 0, L_0x60000186b3a0;  1 drivers
v0x60000415f8d0_0 .net *"_ivl_66", 0 0, L_0x60000186b330;  1 drivers
v0x60000415f960_0 .net *"_ivl_68", 0 0, L_0x60000186b2c0;  1 drivers
v0x60000415f9f0_0 .net *"_ivl_7", 0 0, L_0x6000002cc780;  1 drivers
v0x60000415fa80_0 .net *"_ivl_70", 0 0, L_0x60000186b250;  1 drivers
v0x60000415fb10_0 .net *"_ivl_72", 0 0, L_0x60000186b1e0;  1 drivers
v0x60000415fba0_0 .net *"_ivl_74", 0 0, L_0x60000186b170;  1 drivers
v0x60000415fc30_0 .net *"_ivl_76", 0 0, L_0x60000186b100;  1 drivers
v0x60000415fcc0_0 .net *"_ivl_80", 0 0, L_0x60000186b020;  1 drivers
v0x60000415fd50_0 .net *"_ivl_82", 0 0, L_0x60000186afb0;  1 drivers
v0x60000415fde0_0 .net *"_ivl_84", 0 0, L_0x60000186af40;  1 drivers
v0x60000415fe70_0 .net *"_ivl_86", 0 0, L_0x60000186aed0;  1 drivers
v0x60000415ff00_0 .net *"_ivl_88", 0 0, L_0x60000186ae60;  1 drivers
v0x600004150000_0 .net *"_ivl_9", 0 0, L_0x6000002cc820;  1 drivers
v0x600004150090_0 .net *"_ivl_90", 0 0, L_0x60000186adf0;  1 drivers
v0x600004150120_0 .net *"_ivl_92", 0 0, L_0x60000186ad80;  1 drivers
v0x6000041501b0_0 .net *"_ivl_94", 0 0, L_0x60000186ad10;  1 drivers
v0x600004150240_0 .net *"_ivl_96", 0 0, L_0x60000186aca0;  1 drivers
v0x6000041502d0_0 .net *"_ivl_98", 0 0, L_0x60000186ac30;  1 drivers
L_0x6000002cc640 .part L_0x6000002cd0e0, 0, 1;
L_0x6000002cc6e0 .part L_0x6000002cd180, 0, 1;
L_0x6000002cc780 .part L_0x6000002cd0e0, 1, 1;
L_0x6000002cc820 .part L_0x6000002cd180, 1, 1;
L_0x6000002cc8c0 .part L_0x6000002cd0e0, 2, 1;
L_0x6000002cc960 .part L_0x6000002cd180, 2, 1;
L_0x6000002cca00 .part L_0x6000002cd0e0, 3, 1;
L_0x6000002ccaa0 .part L_0x6000002cd180, 3, 1;
L_0x6000002ccb40 .part L_0x6000002cd0e0, 0, 1;
L_0x6000002ccbe0 .part L_0x6000002cd180, 0, 1;
L_0x6000002ccc80 .part L_0x6000002cd0e0, 1, 1;
L_0x6000002ccd20 .part L_0x6000002cd180, 1, 1;
L_0x6000002ccdc0 .part L_0x6000002cd0e0, 2, 1;
L_0x6000002cce60 .part L_0x6000002cd180, 2, 1;
L_0x6000002ccf00 .part L_0x6000002cd0e0, 3, 1;
L_0x6000002ccfa0 .part L_0x6000002cd180, 3, 1;
L_0x6000002cd040 .concat8 [ 1 1 1 1], L_0x60000186a990, L_0x60000186a920, L_0x60000186a8b0, L_0x60000186a840;
S_0x7fcf32c183b0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf32c18f60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x60000186a7d0 .functor XOR 1, L_0x6000002cd220, L_0x6000002cd2c0, C4<0>, C4<0>;
L_0x60000186a760 .functor XOR 1, L_0x6000002cd360, L_0x6000002cd400, C4<0>, C4<0>;
L_0x60000186a6f0 .functor XOR 1, L_0x6000002cd4a0, L_0x6000002cd540, C4<0>, C4<0>;
L_0x60000186a680 .functor XOR 1, L_0x6000002cd5e0, L_0x6000002cd680, C4<0>, C4<0>;
L_0x60000186a610 .functor AND 1, L_0x6000002cd720, L_0x6000002cd7c0, C4<1>, C4<1>;
L_0x60000186a5a0 .functor AND 1, L_0x6000002cd860, L_0x6000002cd900, C4<1>, C4<1>;
L_0x60000186a4c0 .functor AND 1, L_0x6000002cd9a0, L_0x6000002cda40, C4<1>, C4<1>;
L_0x60000186a530 .functor AND 1, L_0x6000002cdae0, L_0x6000002cdb80, C4<1>, C4<1>;
L_0x60000186a450 .functor AND 1, L_0x60000186aa00, L_0x60000186a7d0, C4<1>, C4<1>;
L_0x60000186a3e0 .functor OR 1, L_0x60000186a610, L_0x60000186a450, C4<0>, C4<0>;
L_0x60000186a370 .functor AND 1, L_0x60000186a610, L_0x60000186a760, C4<1>, C4<1>;
L_0x60000186a300 .functor OR 1, L_0x60000186a5a0, L_0x60000186a370, C4<0>, C4<0>;
L_0x60000186a290 .functor AND 1, L_0x60000186aa00, L_0x60000186a7d0, C4<1>, C4<1>;
L_0x60000186a1b0 .functor AND 1, L_0x60000186a290, L_0x60000186a760, C4<1>, C4<1>;
L_0x60000186a140 .functor OR 1, L_0x60000186a300, L_0x60000186a1b0, C4<0>, C4<0>;
L_0x60000186a220 .functor AND 1, L_0x60000186a5a0, L_0x60000186a6f0, C4<1>, C4<1>;
L_0x60000186a0d0 .functor OR 1, L_0x60000186a4c0, L_0x60000186a220, C4<0>, C4<0>;
L_0x60000186a060 .functor AND 1, L_0x60000186a610, L_0x60000186a760, C4<1>, C4<1>;
L_0x600001869ff0 .functor AND 1, L_0x60000186a060, L_0x60000186a6f0, C4<1>, C4<1>;
L_0x600001869f80 .functor OR 1, L_0x60000186a0d0, L_0x600001869ff0, C4<0>, C4<0>;
L_0x600001869f10 .functor AND 1, L_0x60000186aa00, L_0x60000186a7d0, C4<1>, C4<1>;
L_0x600001869ea0 .functor AND 1, L_0x600001869f10, L_0x60000186a760, C4<1>, C4<1>;
L_0x600001869e30 .functor AND 1, L_0x600001869ea0, L_0x60000186a6f0, C4<1>, C4<1>;
L_0x600001869dc0 .functor OR 1, L_0x600001869f80, L_0x600001869e30, C4<0>, C4<0>;
L_0x600001869d50 .functor AND 1, L_0x60000186a4c0, L_0x60000186a680, C4<1>, C4<1>;
L_0x600001869ce0 .functor OR 1, L_0x60000186a530, L_0x600001869d50, C4<0>, C4<0>;
L_0x600001869c70 .functor AND 1, L_0x60000186a5a0, L_0x60000186a6f0, C4<1>, C4<1>;
L_0x600001869c00 .functor AND 1, L_0x600001869c70, L_0x60000186a680, C4<1>, C4<1>;
L_0x600001869b90 .functor OR 1, L_0x600001869ce0, L_0x600001869c00, C4<0>, C4<0>;
L_0x600001869b20 .functor AND 1, L_0x60000186a610, L_0x60000186a760, C4<1>, C4<1>;
L_0x600001869ab0 .functor AND 1, L_0x600001869b20, L_0x60000186a6f0, C4<1>, C4<1>;
L_0x600001869a40 .functor AND 1, L_0x600001869ab0, L_0x60000186a680, C4<1>, C4<1>;
L_0x6000018699d0 .functor OR 1, L_0x600001869b90, L_0x600001869a40, C4<0>, C4<0>;
L_0x600001869960 .functor AND 1, L_0x60000186aa00, L_0x60000186a7d0, C4<1>, C4<1>;
L_0x6000018698f0 .functor AND 1, L_0x600001869960, L_0x60000186a760, C4<1>, C4<1>;
L_0x600001868230 .functor AND 1, L_0x6000018698f0, L_0x60000186a6f0, C4<1>, C4<1>;
L_0x600001863f70 .functor AND 1, L_0x600001868230, L_0x60000186a680, C4<1>, C4<1>;
L_0x600001863f00 .functor OR 1, L_0x6000018699d0, L_0x600001863f70, C4<0>, C4<0>;
L_0x600001863e90 .functor BUFZ 1, L_0x600001863f00, C4<0>, C4<0>, C4<0>;
L_0x600001863e20 .functor XOR 1, L_0x60000186a7d0, L_0x60000186aa00, C4<0>, C4<0>;
L_0x600001863db0 .functor XOR 1, L_0x60000186a760, L_0x60000186a3e0, C4<0>, C4<0>;
L_0x600001863d40 .functor XOR 1, L_0x60000186a6f0, L_0x60000186a140, C4<0>, C4<0>;
L_0x600001863cd0 .functor XOR 1, L_0x60000186a680, L_0x600001869dc0, C4<0>, C4<0>;
v0x600004150360_0 .net "A", 3 0, L_0x6000002cdcc0;  1 drivers
v0x6000041503f0_0 .net "B", 3 0, L_0x6000002cdd60;  1 drivers
v0x600004150480_0 .net "C0", 0 0, L_0x60000186a3e0;  1 drivers
v0x600004150510_0 .net "C1", 0 0, L_0x60000186a140;  1 drivers
v0x6000041505a0_0 .net "C2", 0 0, L_0x600001869dc0;  1 drivers
v0x600004150630_0 .net "C3", 0 0, L_0x600001863f00;  1 drivers
v0x6000041506c0_0 .net "Cin", 0 0, L_0x60000186aa00;  alias, 1 drivers
v0x600004150750_0 .net "Cout", 0 0, L_0x600001863e90;  alias, 1 drivers
v0x6000041507e0_0 .net "G0", 0 0, L_0x60000186a610;  1 drivers
v0x600004150870_0 .net "G1", 0 0, L_0x60000186a5a0;  1 drivers
v0x600004150900_0 .net "G2", 0 0, L_0x60000186a4c0;  1 drivers
v0x600004150990_0 .net "G3", 0 0, L_0x60000186a530;  1 drivers
v0x600004150a20_0 .net "P0", 0 0, L_0x60000186a7d0;  1 drivers
v0x600004150ab0_0 .net "P1", 0 0, L_0x60000186a760;  1 drivers
v0x600004150b40_0 .net "P2", 0 0, L_0x60000186a6f0;  1 drivers
v0x600004150bd0_0 .net "P3", 0 0, L_0x60000186a680;  1 drivers
v0x600004150c60_0 .net "Sum", 3 0, L_0x6000002cdc20;  1 drivers
v0x600004150cf0_0 .net *"_ivl_1", 0 0, L_0x6000002cd220;  1 drivers
v0x600004150d80_0 .net *"_ivl_100", 0 0, L_0x6000018698f0;  1 drivers
v0x600004150e10_0 .net *"_ivl_102", 0 0, L_0x600001868230;  1 drivers
v0x600004150ea0_0 .net *"_ivl_104", 0 0, L_0x600001863f70;  1 drivers
v0x600004150f30_0 .net *"_ivl_112", 0 0, L_0x600001863e20;  1 drivers
v0x600004150fc0_0 .net *"_ivl_116", 0 0, L_0x600001863db0;  1 drivers
v0x600004151050_0 .net *"_ivl_120", 0 0, L_0x600001863d40;  1 drivers
v0x6000041510e0_0 .net *"_ivl_125", 0 0, L_0x600001863cd0;  1 drivers
v0x600004151170_0 .net *"_ivl_13", 0 0, L_0x6000002cd4a0;  1 drivers
v0x600004151200_0 .net *"_ivl_15", 0 0, L_0x6000002cd540;  1 drivers
v0x600004151290_0 .net *"_ivl_19", 0 0, L_0x6000002cd5e0;  1 drivers
v0x600004151320_0 .net *"_ivl_21", 0 0, L_0x6000002cd680;  1 drivers
v0x6000041513b0_0 .net *"_ivl_25", 0 0, L_0x6000002cd720;  1 drivers
v0x600004151440_0 .net *"_ivl_27", 0 0, L_0x6000002cd7c0;  1 drivers
v0x6000041514d0_0 .net *"_ivl_3", 0 0, L_0x6000002cd2c0;  1 drivers
v0x600004151560_0 .net *"_ivl_31", 0 0, L_0x6000002cd860;  1 drivers
v0x6000041515f0_0 .net *"_ivl_33", 0 0, L_0x6000002cd900;  1 drivers
v0x600004151680_0 .net *"_ivl_37", 0 0, L_0x6000002cd9a0;  1 drivers
v0x600004151710_0 .net *"_ivl_39", 0 0, L_0x6000002cda40;  1 drivers
v0x6000041517a0_0 .net *"_ivl_43", 0 0, L_0x6000002cdae0;  1 drivers
v0x600004151830_0 .net *"_ivl_45", 0 0, L_0x6000002cdb80;  1 drivers
v0x6000041518c0_0 .net *"_ivl_48", 0 0, L_0x60000186a450;  1 drivers
v0x600004151950_0 .net *"_ivl_52", 0 0, L_0x60000186a370;  1 drivers
v0x6000041519e0_0 .net *"_ivl_54", 0 0, L_0x60000186a300;  1 drivers
v0x600004151a70_0 .net *"_ivl_56", 0 0, L_0x60000186a290;  1 drivers
v0x600004151b00_0 .net *"_ivl_58", 0 0, L_0x60000186a1b0;  1 drivers
v0x600004151b90_0 .net *"_ivl_62", 0 0, L_0x60000186a220;  1 drivers
v0x600004151c20_0 .net *"_ivl_64", 0 0, L_0x60000186a0d0;  1 drivers
v0x600004151cb0_0 .net *"_ivl_66", 0 0, L_0x60000186a060;  1 drivers
v0x600004151d40_0 .net *"_ivl_68", 0 0, L_0x600001869ff0;  1 drivers
v0x600004151dd0_0 .net *"_ivl_7", 0 0, L_0x6000002cd360;  1 drivers
v0x600004151e60_0 .net *"_ivl_70", 0 0, L_0x600001869f80;  1 drivers
v0x600004151ef0_0 .net *"_ivl_72", 0 0, L_0x600001869f10;  1 drivers
v0x600004151f80_0 .net *"_ivl_74", 0 0, L_0x600001869ea0;  1 drivers
v0x600004152010_0 .net *"_ivl_76", 0 0, L_0x600001869e30;  1 drivers
v0x6000041520a0_0 .net *"_ivl_80", 0 0, L_0x600001869d50;  1 drivers
v0x600004152130_0 .net *"_ivl_82", 0 0, L_0x600001869ce0;  1 drivers
v0x6000041521c0_0 .net *"_ivl_84", 0 0, L_0x600001869c70;  1 drivers
v0x600004152250_0 .net *"_ivl_86", 0 0, L_0x600001869c00;  1 drivers
v0x6000041522e0_0 .net *"_ivl_88", 0 0, L_0x600001869b90;  1 drivers
v0x600004152370_0 .net *"_ivl_9", 0 0, L_0x6000002cd400;  1 drivers
v0x600004152400_0 .net *"_ivl_90", 0 0, L_0x600001869b20;  1 drivers
v0x600004152490_0 .net *"_ivl_92", 0 0, L_0x600001869ab0;  1 drivers
v0x600004152520_0 .net *"_ivl_94", 0 0, L_0x600001869a40;  1 drivers
v0x6000041525b0_0 .net *"_ivl_96", 0 0, L_0x6000018699d0;  1 drivers
v0x600004152640_0 .net *"_ivl_98", 0 0, L_0x600001869960;  1 drivers
L_0x6000002cd220 .part L_0x6000002cdcc0, 0, 1;
L_0x6000002cd2c0 .part L_0x6000002cdd60, 0, 1;
L_0x6000002cd360 .part L_0x6000002cdcc0, 1, 1;
L_0x6000002cd400 .part L_0x6000002cdd60, 1, 1;
L_0x6000002cd4a0 .part L_0x6000002cdcc0, 2, 1;
L_0x6000002cd540 .part L_0x6000002cdd60, 2, 1;
L_0x6000002cd5e0 .part L_0x6000002cdcc0, 3, 1;
L_0x6000002cd680 .part L_0x6000002cdd60, 3, 1;
L_0x6000002cd720 .part L_0x6000002cdcc0, 0, 1;
L_0x6000002cd7c0 .part L_0x6000002cdd60, 0, 1;
L_0x6000002cd860 .part L_0x6000002cdcc0, 1, 1;
L_0x6000002cd900 .part L_0x6000002cdd60, 1, 1;
L_0x6000002cd9a0 .part L_0x6000002cdcc0, 2, 1;
L_0x6000002cda40 .part L_0x6000002cdd60, 2, 1;
L_0x6000002cdae0 .part L_0x6000002cdcc0, 3, 1;
L_0x6000002cdb80 .part L_0x6000002cdd60, 3, 1;
L_0x6000002cdc20 .concat8 [ 1 1 1 1], L_0x600001863e20, L_0x600001863db0, L_0x600001863d40, L_0x600001863cd0;
S_0x7fcf32c17c40 .scope module, "CLA8_1" "CLA_8bit" 20 12, 12 1 0, S_0x7fcf31bbd3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004157180_0 .net "A", 7 0, L_0x6000002cf840;  1 drivers
v0x600004157210_0 .net "B", 7 0, L_0x6000002cf8e0;  1 drivers
v0x6000041572a0_0 .net "C0", 0 0, L_0x600001859b90;  1 drivers
v0x600004157330_0 .net "Cin", 0 0, L_0x600001863e90;  alias, 1 drivers
v0x6000041573c0_0 .net "Cout", 0 0, L_0x60000183caf0;  alias, 1 drivers
v0x600004157450_0 .net "Sum", 7 0, L_0x6000002cf7a0;  1 drivers
L_0x6000002cea80 .part L_0x6000002cf840, 0, 4;
L_0x6000002ceb20 .part L_0x6000002cf8e0, 0, 4;
L_0x6000002cf660 .part L_0x6000002cf840, 4, 4;
L_0x6000002cf700 .part L_0x6000002cf8e0, 4, 4;
L_0x6000002cf7a0 .concat8 [ 4 4 0 0], L_0x6000002ce9e0, L_0x6000002cf5c0;
S_0x7fcf32c17910 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf32c17c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001863c60 .functor XOR 1, L_0x6000002cdfe0, L_0x6000002ce080, C4<0>, C4<0>;
L_0x600001863bf0 .functor XOR 1, L_0x6000002ce120, L_0x6000002ce1c0, C4<0>, C4<0>;
L_0x600001863b80 .functor XOR 1, L_0x6000002ce260, L_0x6000002ce300, C4<0>, C4<0>;
L_0x600001863b10 .functor XOR 1, L_0x6000002ce3a0, L_0x6000002ce440, C4<0>, C4<0>;
L_0x600001863aa0 .functor AND 1, L_0x6000002ce4e0, L_0x6000002ce580, C4<1>, C4<1>;
L_0x600001863a30 .functor AND 1, L_0x6000002ce620, L_0x6000002ce6c0, C4<1>, C4<1>;
L_0x600001861ff0 .functor AND 1, L_0x6000002ce760, L_0x6000002ce800, C4<1>, C4<1>;
L_0x600001862060 .functor AND 1, L_0x6000002ce8a0, L_0x6000002ce940, C4<1>, C4<1>;
L_0x600001861f80 .functor AND 1, L_0x600001863e90, L_0x600001863c60, C4<1>, C4<1>;
L_0x600001861f10 .functor OR 1, L_0x600001863aa0, L_0x600001861f80, C4<0>, C4<0>;
L_0x600001861ea0 .functor AND 1, L_0x600001863aa0, L_0x600001863bf0, C4<1>, C4<1>;
L_0x600001848150 .functor OR 1, L_0x600001863a30, L_0x600001861ea0, C4<0>, C4<0>;
L_0x600001848380 .functor AND 1, L_0x600001863e90, L_0x600001863c60, C4<1>, C4<1>;
L_0x600001848070 .functor AND 1, L_0x600001848380, L_0x600001863bf0, C4<1>, C4<1>;
L_0x600001848000 .functor OR 1, L_0x600001848150, L_0x600001848070, C4<0>, C4<0>;
L_0x6000018480e0 .functor AND 1, L_0x600001863a30, L_0x600001863b80, C4<1>, C4<1>;
L_0x600001859880 .functor OR 1, L_0x600001861ff0, L_0x6000018480e0, C4<0>, C4<0>;
L_0x600001859810 .functor AND 1, L_0x600001863aa0, L_0x600001863bf0, C4<1>, C4<1>;
L_0x6000018597a0 .functor AND 1, L_0x600001859810, L_0x600001863b80, C4<1>, C4<1>;
L_0x600001859730 .functor OR 1, L_0x600001859880, L_0x6000018597a0, C4<0>, C4<0>;
L_0x6000018596c0 .functor AND 1, L_0x600001863e90, L_0x600001863c60, C4<1>, C4<1>;
L_0x600001859650 .functor AND 1, L_0x6000018596c0, L_0x600001863bf0, C4<1>, C4<1>;
L_0x6000018595e0 .functor AND 1, L_0x600001859650, L_0x600001863b80, C4<1>, C4<1>;
L_0x600001859570 .functor OR 1, L_0x600001859730, L_0x6000018595e0, C4<0>, C4<0>;
L_0x600001859500 .functor AND 1, L_0x600001861ff0, L_0x600001863b10, C4<1>, C4<1>;
L_0x600001859490 .functor OR 1, L_0x600001862060, L_0x600001859500, C4<0>, C4<0>;
L_0x600001859420 .functor AND 1, L_0x600001863a30, L_0x600001863b80, C4<1>, C4<1>;
L_0x6000018593b0 .functor AND 1, L_0x600001859420, L_0x600001863b10, C4<1>, C4<1>;
L_0x600001859340 .functor OR 1, L_0x600001859490, L_0x6000018593b0, C4<0>, C4<0>;
L_0x6000018592d0 .functor AND 1, L_0x600001863aa0, L_0x600001863bf0, C4<1>, C4<1>;
L_0x600001859260 .functor AND 1, L_0x6000018592d0, L_0x600001863b80, C4<1>, C4<1>;
L_0x6000018591f0 .functor AND 1, L_0x600001859260, L_0x600001863b10, C4<1>, C4<1>;
L_0x600001859e30 .functor OR 1, L_0x600001859340, L_0x6000018591f0, C4<0>, C4<0>;
L_0x600001859dc0 .functor AND 1, L_0x600001863e90, L_0x600001863c60, C4<1>, C4<1>;
L_0x600001859d50 .functor AND 1, L_0x600001859dc0, L_0x600001863bf0, C4<1>, C4<1>;
L_0x600001859ce0 .functor AND 1, L_0x600001859d50, L_0x600001863b80, C4<1>, C4<1>;
L_0x600001859c70 .functor AND 1, L_0x600001859ce0, L_0x600001863b10, C4<1>, C4<1>;
L_0x600001859c00 .functor OR 1, L_0x600001859e30, L_0x600001859c70, C4<0>, C4<0>;
L_0x600001859b90 .functor BUFZ 1, L_0x600001859c00, C4<0>, C4<0>, C4<0>;
L_0x600001859b20 .functor XOR 1, L_0x600001863c60, L_0x600001863e90, C4<0>, C4<0>;
L_0x600001859ab0 .functor XOR 1, L_0x600001863bf0, L_0x600001861f10, C4<0>, C4<0>;
L_0x600001859a40 .functor XOR 1, L_0x600001863b80, L_0x600001848000, C4<0>, C4<0>;
L_0x6000018599d0 .functor XOR 1, L_0x600001863b10, L_0x600001859570, C4<0>, C4<0>;
v0x600004152a30_0 .net "A", 3 0, L_0x6000002cea80;  1 drivers
v0x600004152ac0_0 .net "B", 3 0, L_0x6000002ceb20;  1 drivers
v0x600004152b50_0 .net "C0", 0 0, L_0x600001861f10;  1 drivers
v0x600004152be0_0 .net "C1", 0 0, L_0x600001848000;  1 drivers
v0x600004152c70_0 .net "C2", 0 0, L_0x600001859570;  1 drivers
v0x600004152d00_0 .net "C3", 0 0, L_0x600001859c00;  1 drivers
v0x600004152d90_0 .net "Cin", 0 0, L_0x600001863e90;  alias, 1 drivers
v0x600004152e20_0 .net "Cout", 0 0, L_0x600001859b90;  alias, 1 drivers
v0x600004152eb0_0 .net "G0", 0 0, L_0x600001863aa0;  1 drivers
v0x600004152f40_0 .net "G1", 0 0, L_0x600001863a30;  1 drivers
v0x600004152fd0_0 .net "G2", 0 0, L_0x600001861ff0;  1 drivers
v0x600004153060_0 .net "G3", 0 0, L_0x600001862060;  1 drivers
v0x6000041530f0_0 .net "P0", 0 0, L_0x600001863c60;  1 drivers
v0x600004153180_0 .net "P1", 0 0, L_0x600001863bf0;  1 drivers
v0x600004153210_0 .net "P2", 0 0, L_0x600001863b80;  1 drivers
v0x6000041532a0_0 .net "P3", 0 0, L_0x600001863b10;  1 drivers
v0x600004153330_0 .net "Sum", 3 0, L_0x6000002ce9e0;  1 drivers
v0x6000041533c0_0 .net *"_ivl_1", 0 0, L_0x6000002cdfe0;  1 drivers
v0x600004153450_0 .net *"_ivl_100", 0 0, L_0x600001859d50;  1 drivers
v0x6000041534e0_0 .net *"_ivl_102", 0 0, L_0x600001859ce0;  1 drivers
v0x600004153570_0 .net *"_ivl_104", 0 0, L_0x600001859c70;  1 drivers
v0x600004153600_0 .net *"_ivl_112", 0 0, L_0x600001859b20;  1 drivers
v0x600004153690_0 .net *"_ivl_116", 0 0, L_0x600001859ab0;  1 drivers
v0x600004153720_0 .net *"_ivl_120", 0 0, L_0x600001859a40;  1 drivers
v0x6000041537b0_0 .net *"_ivl_125", 0 0, L_0x6000018599d0;  1 drivers
v0x600004153840_0 .net *"_ivl_13", 0 0, L_0x6000002ce260;  1 drivers
v0x6000041538d0_0 .net *"_ivl_15", 0 0, L_0x6000002ce300;  1 drivers
v0x600004153960_0 .net *"_ivl_19", 0 0, L_0x6000002ce3a0;  1 drivers
v0x6000041539f0_0 .net *"_ivl_21", 0 0, L_0x6000002ce440;  1 drivers
v0x600004153a80_0 .net *"_ivl_25", 0 0, L_0x6000002ce4e0;  1 drivers
v0x600004153b10_0 .net *"_ivl_27", 0 0, L_0x6000002ce580;  1 drivers
v0x600004153ba0_0 .net *"_ivl_3", 0 0, L_0x6000002ce080;  1 drivers
v0x600004153c30_0 .net *"_ivl_31", 0 0, L_0x6000002ce620;  1 drivers
v0x600004153cc0_0 .net *"_ivl_33", 0 0, L_0x6000002ce6c0;  1 drivers
v0x600004153d50_0 .net *"_ivl_37", 0 0, L_0x6000002ce760;  1 drivers
v0x600004153de0_0 .net *"_ivl_39", 0 0, L_0x6000002ce800;  1 drivers
v0x600004153e70_0 .net *"_ivl_43", 0 0, L_0x6000002ce8a0;  1 drivers
v0x600004153f00_0 .net *"_ivl_45", 0 0, L_0x6000002ce940;  1 drivers
v0x600004154000_0 .net *"_ivl_48", 0 0, L_0x600001861f80;  1 drivers
v0x600004154090_0 .net *"_ivl_52", 0 0, L_0x600001861ea0;  1 drivers
v0x600004154120_0 .net *"_ivl_54", 0 0, L_0x600001848150;  1 drivers
v0x6000041541b0_0 .net *"_ivl_56", 0 0, L_0x600001848380;  1 drivers
v0x600004154240_0 .net *"_ivl_58", 0 0, L_0x600001848070;  1 drivers
v0x6000041542d0_0 .net *"_ivl_62", 0 0, L_0x6000018480e0;  1 drivers
v0x600004154360_0 .net *"_ivl_64", 0 0, L_0x600001859880;  1 drivers
v0x6000041543f0_0 .net *"_ivl_66", 0 0, L_0x600001859810;  1 drivers
v0x600004154480_0 .net *"_ivl_68", 0 0, L_0x6000018597a0;  1 drivers
v0x600004154510_0 .net *"_ivl_7", 0 0, L_0x6000002ce120;  1 drivers
v0x6000041545a0_0 .net *"_ivl_70", 0 0, L_0x600001859730;  1 drivers
v0x600004154630_0 .net *"_ivl_72", 0 0, L_0x6000018596c0;  1 drivers
v0x6000041546c0_0 .net *"_ivl_74", 0 0, L_0x600001859650;  1 drivers
v0x600004154750_0 .net *"_ivl_76", 0 0, L_0x6000018595e0;  1 drivers
v0x6000041547e0_0 .net *"_ivl_80", 0 0, L_0x600001859500;  1 drivers
v0x600004154870_0 .net *"_ivl_82", 0 0, L_0x600001859490;  1 drivers
v0x600004154900_0 .net *"_ivl_84", 0 0, L_0x600001859420;  1 drivers
v0x600004154990_0 .net *"_ivl_86", 0 0, L_0x6000018593b0;  1 drivers
v0x600004154a20_0 .net *"_ivl_88", 0 0, L_0x600001859340;  1 drivers
v0x600004154ab0_0 .net *"_ivl_9", 0 0, L_0x6000002ce1c0;  1 drivers
v0x600004154b40_0 .net *"_ivl_90", 0 0, L_0x6000018592d0;  1 drivers
v0x600004154bd0_0 .net *"_ivl_92", 0 0, L_0x600001859260;  1 drivers
v0x600004154c60_0 .net *"_ivl_94", 0 0, L_0x6000018591f0;  1 drivers
v0x600004154cf0_0 .net *"_ivl_96", 0 0, L_0x600001859e30;  1 drivers
v0x600004154d80_0 .net *"_ivl_98", 0 0, L_0x600001859dc0;  1 drivers
L_0x6000002cdfe0 .part L_0x6000002cea80, 0, 1;
L_0x6000002ce080 .part L_0x6000002ceb20, 0, 1;
L_0x6000002ce120 .part L_0x6000002cea80, 1, 1;
L_0x6000002ce1c0 .part L_0x6000002ceb20, 1, 1;
L_0x6000002ce260 .part L_0x6000002cea80, 2, 1;
L_0x6000002ce300 .part L_0x6000002ceb20, 2, 1;
L_0x6000002ce3a0 .part L_0x6000002cea80, 3, 1;
L_0x6000002ce440 .part L_0x6000002ceb20, 3, 1;
L_0x6000002ce4e0 .part L_0x6000002cea80, 0, 1;
L_0x6000002ce580 .part L_0x6000002ceb20, 0, 1;
L_0x6000002ce620 .part L_0x6000002cea80, 1, 1;
L_0x6000002ce6c0 .part L_0x6000002ceb20, 1, 1;
L_0x6000002ce760 .part L_0x6000002cea80, 2, 1;
L_0x6000002ce800 .part L_0x6000002ceb20, 2, 1;
L_0x6000002ce8a0 .part L_0x6000002cea80, 3, 1;
L_0x6000002ce940 .part L_0x6000002ceb20, 3, 1;
L_0x6000002ce9e0 .concat8 [ 1 1 1 1], L_0x600001859b20, L_0x600001859ab0, L_0x600001859a40, L_0x6000018599d0;
S_0x7fcf32c171a0 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf32c17c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001859960 .functor XOR 1, L_0x6000002cebc0, L_0x6000002cec60, C4<0>, C4<0>;
L_0x6000018598f0 .functor XOR 1, L_0x6000002ced00, L_0x6000002ceda0, C4<0>, C4<0>;
L_0x60000182bc60 .functor XOR 1, L_0x6000002cee40, L_0x6000002ceee0, C4<0>, C4<0>;
L_0x60000182bbf0 .functor XOR 1, L_0x6000002cef80, L_0x6000002cf020, C4<0>, C4<0>;
L_0x60000182bb80 .functor AND 1, L_0x6000002cf0c0, L_0x6000002cf160, C4<1>, C4<1>;
L_0x60000182bb10 .functor AND 1, L_0x6000002cf200, L_0x6000002cf2a0, C4<1>, C4<1>;
L_0x60000182bf70 .functor AND 1, L_0x6000002cf340, L_0x6000002cf3e0, C4<1>, C4<1>;
L_0x60000182baa0 .functor AND 1, L_0x6000002cf480, L_0x6000002cf520, C4<1>, C4<1>;
L_0x60000182bf00 .functor AND 1, L_0x600001859b90, L_0x600001859960, C4<1>, C4<1>;
L_0x60000182be90 .functor OR 1, L_0x60000182bb80, L_0x60000182bf00, C4<0>, C4<0>;
L_0x60000182be20 .functor AND 1, L_0x60000182bb80, L_0x6000018598f0, C4<1>, C4<1>;
L_0x60000182bdb0 .functor OR 1, L_0x60000182bb10, L_0x60000182be20, C4<0>, C4<0>;
L_0x60000182bd40 .functor AND 1, L_0x600001859b90, L_0x600001859960, C4<1>, C4<1>;
L_0x60000183c000 .functor AND 1, L_0x60000182bd40, L_0x6000018598f0, C4<1>, C4<1>;
L_0x60000183c070 .functor OR 1, L_0x60000182bdb0, L_0x60000183c000, C4<0>, C4<0>;
L_0x60000183c0e0 .functor AND 1, L_0x60000182bb10, L_0x60000182bc60, C4<1>, C4<1>;
L_0x60000183c150 .functor OR 1, L_0x60000182bf70, L_0x60000183c0e0, C4<0>, C4<0>;
L_0x60000183c1c0 .functor AND 1, L_0x60000182bb80, L_0x6000018598f0, C4<1>, C4<1>;
L_0x60000183c230 .functor AND 1, L_0x60000183c1c0, L_0x60000182bc60, C4<1>, C4<1>;
L_0x60000183c2a0 .functor OR 1, L_0x60000183c150, L_0x60000183c230, C4<0>, C4<0>;
L_0x60000183c310 .functor AND 1, L_0x600001859b90, L_0x600001859960, C4<1>, C4<1>;
L_0x60000183c380 .functor AND 1, L_0x60000183c310, L_0x6000018598f0, C4<1>, C4<1>;
L_0x60000183c3f0 .functor AND 1, L_0x60000183c380, L_0x60000182bc60, C4<1>, C4<1>;
L_0x60000183c460 .functor OR 1, L_0x60000183c2a0, L_0x60000183c3f0, C4<0>, C4<0>;
L_0x60000183c4d0 .functor AND 1, L_0x60000182bf70, L_0x60000182bbf0, C4<1>, C4<1>;
L_0x60000183c540 .functor OR 1, L_0x60000182baa0, L_0x60000183c4d0, C4<0>, C4<0>;
L_0x60000183c5b0 .functor AND 1, L_0x60000182bb10, L_0x60000182bc60, C4<1>, C4<1>;
L_0x60000183c620 .functor AND 1, L_0x60000183c5b0, L_0x60000182bbf0, C4<1>, C4<1>;
L_0x60000183c690 .functor OR 1, L_0x60000183c540, L_0x60000183c620, C4<0>, C4<0>;
L_0x60000183c700 .functor AND 1, L_0x60000182bb80, L_0x6000018598f0, C4<1>, C4<1>;
L_0x60000183c770 .functor AND 1, L_0x60000183c700, L_0x60000182bc60, C4<1>, C4<1>;
L_0x60000183c7e0 .functor AND 1, L_0x60000183c770, L_0x60000182bbf0, C4<1>, C4<1>;
L_0x60000183c850 .functor OR 1, L_0x60000183c690, L_0x60000183c7e0, C4<0>, C4<0>;
L_0x60000183c8c0 .functor AND 1, L_0x600001859b90, L_0x600001859960, C4<1>, C4<1>;
L_0x60000183c930 .functor AND 1, L_0x60000183c8c0, L_0x6000018598f0, C4<1>, C4<1>;
L_0x60000183c9a0 .functor AND 1, L_0x60000183c930, L_0x60000182bc60, C4<1>, C4<1>;
L_0x60000183ca10 .functor AND 1, L_0x60000183c9a0, L_0x60000182bbf0, C4<1>, C4<1>;
L_0x60000183ca80 .functor OR 1, L_0x60000183c850, L_0x60000183ca10, C4<0>, C4<0>;
L_0x60000183caf0 .functor BUFZ 1, L_0x60000183ca80, C4<0>, C4<0>, C4<0>;
L_0x60000183cb60 .functor XOR 1, L_0x600001859960, L_0x600001859b90, C4<0>, C4<0>;
L_0x60000183cbd0 .functor XOR 1, L_0x6000018598f0, L_0x60000182be90, C4<0>, C4<0>;
L_0x60000183cc40 .functor XOR 1, L_0x60000182bc60, L_0x60000183c070, C4<0>, C4<0>;
L_0x60000183ccb0 .functor XOR 1, L_0x60000182bbf0, L_0x60000183c460, C4<0>, C4<0>;
v0x600004154e10_0 .net "A", 3 0, L_0x6000002cf660;  1 drivers
v0x600004154ea0_0 .net "B", 3 0, L_0x6000002cf700;  1 drivers
v0x600004154f30_0 .net "C0", 0 0, L_0x60000182be90;  1 drivers
v0x600004154fc0_0 .net "C1", 0 0, L_0x60000183c070;  1 drivers
v0x600004155050_0 .net "C2", 0 0, L_0x60000183c460;  1 drivers
v0x6000041550e0_0 .net "C3", 0 0, L_0x60000183ca80;  1 drivers
v0x600004155170_0 .net "Cin", 0 0, L_0x600001859b90;  alias, 1 drivers
v0x600004155200_0 .net "Cout", 0 0, L_0x60000183caf0;  alias, 1 drivers
v0x600004155290_0 .net "G0", 0 0, L_0x60000182bb80;  1 drivers
v0x600004155320_0 .net "G1", 0 0, L_0x60000182bb10;  1 drivers
v0x6000041553b0_0 .net "G2", 0 0, L_0x60000182bf70;  1 drivers
v0x600004155440_0 .net "G3", 0 0, L_0x60000182baa0;  1 drivers
v0x6000041554d0_0 .net "P0", 0 0, L_0x600001859960;  1 drivers
v0x600004155560_0 .net "P1", 0 0, L_0x6000018598f0;  1 drivers
v0x6000041555f0_0 .net "P2", 0 0, L_0x60000182bc60;  1 drivers
v0x600004155680_0 .net "P3", 0 0, L_0x60000182bbf0;  1 drivers
v0x600004155710_0 .net "Sum", 3 0, L_0x6000002cf5c0;  1 drivers
v0x6000041557a0_0 .net *"_ivl_1", 0 0, L_0x6000002cebc0;  1 drivers
v0x600004155830_0 .net *"_ivl_100", 0 0, L_0x60000183c930;  1 drivers
v0x6000041558c0_0 .net *"_ivl_102", 0 0, L_0x60000183c9a0;  1 drivers
v0x600004155950_0 .net *"_ivl_104", 0 0, L_0x60000183ca10;  1 drivers
v0x6000041559e0_0 .net *"_ivl_112", 0 0, L_0x60000183cb60;  1 drivers
v0x600004155a70_0 .net *"_ivl_116", 0 0, L_0x60000183cbd0;  1 drivers
v0x600004155b00_0 .net *"_ivl_120", 0 0, L_0x60000183cc40;  1 drivers
v0x600004155b90_0 .net *"_ivl_125", 0 0, L_0x60000183ccb0;  1 drivers
v0x600004155c20_0 .net *"_ivl_13", 0 0, L_0x6000002cee40;  1 drivers
v0x600004155cb0_0 .net *"_ivl_15", 0 0, L_0x6000002ceee0;  1 drivers
v0x600004155d40_0 .net *"_ivl_19", 0 0, L_0x6000002cef80;  1 drivers
v0x600004155dd0_0 .net *"_ivl_21", 0 0, L_0x6000002cf020;  1 drivers
v0x600004155e60_0 .net *"_ivl_25", 0 0, L_0x6000002cf0c0;  1 drivers
v0x600004155ef0_0 .net *"_ivl_27", 0 0, L_0x6000002cf160;  1 drivers
v0x600004155f80_0 .net *"_ivl_3", 0 0, L_0x6000002cec60;  1 drivers
v0x600004156010_0 .net *"_ivl_31", 0 0, L_0x6000002cf200;  1 drivers
v0x6000041560a0_0 .net *"_ivl_33", 0 0, L_0x6000002cf2a0;  1 drivers
v0x600004156130_0 .net *"_ivl_37", 0 0, L_0x6000002cf340;  1 drivers
v0x6000041561c0_0 .net *"_ivl_39", 0 0, L_0x6000002cf3e0;  1 drivers
v0x600004156250_0 .net *"_ivl_43", 0 0, L_0x6000002cf480;  1 drivers
v0x6000041562e0_0 .net *"_ivl_45", 0 0, L_0x6000002cf520;  1 drivers
v0x600004156370_0 .net *"_ivl_48", 0 0, L_0x60000182bf00;  1 drivers
v0x600004156400_0 .net *"_ivl_52", 0 0, L_0x60000182be20;  1 drivers
v0x600004156490_0 .net *"_ivl_54", 0 0, L_0x60000182bdb0;  1 drivers
v0x600004156520_0 .net *"_ivl_56", 0 0, L_0x60000182bd40;  1 drivers
v0x6000041565b0_0 .net *"_ivl_58", 0 0, L_0x60000183c000;  1 drivers
v0x600004156640_0 .net *"_ivl_62", 0 0, L_0x60000183c0e0;  1 drivers
v0x6000041566d0_0 .net *"_ivl_64", 0 0, L_0x60000183c150;  1 drivers
v0x600004156760_0 .net *"_ivl_66", 0 0, L_0x60000183c1c0;  1 drivers
v0x6000041567f0_0 .net *"_ivl_68", 0 0, L_0x60000183c230;  1 drivers
v0x600004156880_0 .net *"_ivl_7", 0 0, L_0x6000002ced00;  1 drivers
v0x600004156910_0 .net *"_ivl_70", 0 0, L_0x60000183c2a0;  1 drivers
v0x6000041569a0_0 .net *"_ivl_72", 0 0, L_0x60000183c310;  1 drivers
v0x600004156a30_0 .net *"_ivl_74", 0 0, L_0x60000183c380;  1 drivers
v0x600004156ac0_0 .net *"_ivl_76", 0 0, L_0x60000183c3f0;  1 drivers
v0x600004156b50_0 .net *"_ivl_80", 0 0, L_0x60000183c4d0;  1 drivers
v0x600004156be0_0 .net *"_ivl_82", 0 0, L_0x60000183c540;  1 drivers
v0x600004156c70_0 .net *"_ivl_84", 0 0, L_0x60000183c5b0;  1 drivers
v0x600004156d00_0 .net *"_ivl_86", 0 0, L_0x60000183c620;  1 drivers
v0x600004156d90_0 .net *"_ivl_88", 0 0, L_0x60000183c690;  1 drivers
v0x600004156e20_0 .net *"_ivl_9", 0 0, L_0x6000002ceda0;  1 drivers
v0x600004156eb0_0 .net *"_ivl_90", 0 0, L_0x60000183c700;  1 drivers
v0x600004156f40_0 .net *"_ivl_92", 0 0, L_0x60000183c770;  1 drivers
v0x600004156fd0_0 .net *"_ivl_94", 0 0, L_0x60000183c7e0;  1 drivers
v0x600004157060_0 .net *"_ivl_96", 0 0, L_0x60000183c850;  1 drivers
v0x6000041570f0_0 .net *"_ivl_98", 0 0, L_0x60000183c8c0;  1 drivers
L_0x6000002cebc0 .part L_0x6000002cf660, 0, 1;
L_0x6000002cec60 .part L_0x6000002cf700, 0, 1;
L_0x6000002ced00 .part L_0x6000002cf660, 1, 1;
L_0x6000002ceda0 .part L_0x6000002cf700, 1, 1;
L_0x6000002cee40 .part L_0x6000002cf660, 2, 1;
L_0x6000002ceee0 .part L_0x6000002cf700, 2, 1;
L_0x6000002cef80 .part L_0x6000002cf660, 3, 1;
L_0x6000002cf020 .part L_0x6000002cf700, 3, 1;
L_0x6000002cf0c0 .part L_0x6000002cf660, 0, 1;
L_0x6000002cf160 .part L_0x6000002cf700, 0, 1;
L_0x6000002cf200 .part L_0x6000002cf660, 1, 1;
L_0x6000002cf2a0 .part L_0x6000002cf700, 1, 1;
L_0x6000002cf340 .part L_0x6000002cf660, 2, 1;
L_0x6000002cf3e0 .part L_0x6000002cf700, 2, 1;
L_0x6000002cf480 .part L_0x6000002cf660, 3, 1;
L_0x6000002cf520 .part L_0x6000002cf700, 3, 1;
L_0x6000002cf5c0 .concat8 [ 1 1 1 1], L_0x60000183cb60, L_0x60000183cbd0, L_0x60000183cc40, L_0x60000183ccb0;
S_0x7fcf32c16a30 .scope module, "cla_inc" "CLA_16bit" 7 125, 20 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004120e10_0 .net "A", 15 0, L_0x6000002c8aa0;  alias, 1 drivers
L_0x7fcf32d93638 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600004120ea0_0 .net "B", 15 0, L_0x7fcf32d93638;  1 drivers
v0x600004120f30_0 .net "C0", 0 0, L_0x600001876290;  1 drivers
L_0x7fcf32d93680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004120fc0_0 .net "Cin", 0 0, L_0x7fcf32d93680;  1 drivers
v0x600004121050_0 .net "Cout", 0 0, L_0x60000186bcd0;  1 drivers
v0x6000041210e0_0 .net "Sum", 15 0, L_0x6000002cc320;  alias, 1 drivers
L_0x6000002ca800 .part L_0x6000002c8aa0, 0, 8;
L_0x6000002ca8a0 .part L_0x7fcf32d93638, 0, 8;
L_0x6000002cc1e0 .part L_0x6000002c8aa0, 8, 8;
L_0x6000002cc280 .part L_0x7fcf32d93638, 8, 8;
L_0x6000002cc320 .concat8 [ 8 8 0 0], L_0x6000002ca760, L_0x6000002cc140;
S_0x7fcf32c165f0 .scope module, "CLA8_0" "CLA_8bit" 20 11, 12 1 0, S_0x7fcf32c16a30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000412c000_0 .net "A", 7 0, L_0x6000002ca800;  1 drivers
v0x60000412c090_0 .net "B", 7 0, L_0x6000002ca8a0;  1 drivers
v0x60000412c120_0 .net "C0", 0 0, L_0x600001851b90;  1 drivers
v0x60000412c1b0_0 .net "Cin", 0 0, L_0x7fcf32d93680;  alias, 1 drivers
v0x60000412c240_0 .net "Cout", 0 0, L_0x600001876290;  alias, 1 drivers
v0x60000412c2d0_0 .net "Sum", 7 0, L_0x6000002ca760;  1 drivers
L_0x6000002c9a40 .part L_0x6000002ca800, 0, 4;
L_0x6000002c9ae0 .part L_0x6000002ca8a0, 0, 4;
L_0x6000002ca620 .part L_0x6000002ca800, 4, 4;
L_0x6000002ca6c0 .part L_0x6000002ca8a0, 4, 4;
L_0x6000002ca760 .concat8 [ 4 4 0 0], L_0x6000002c99a0, L_0x6000002ca580;
S_0x7fcf32c162c0 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf32c165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x6000018501c0 .functor XOR 1, L_0x6000002c8fa0, L_0x6000002c9040, C4<0>, C4<0>;
L_0x600001850150 .functor XOR 1, L_0x6000002c90e0, L_0x6000002c9180, C4<0>, C4<0>;
L_0x6000018500e0 .functor XOR 1, L_0x6000002c9220, L_0x6000002c92c0, C4<0>, C4<0>;
L_0x600001850070 .functor XOR 1, L_0x6000002c9360, L_0x6000002c9400, C4<0>, C4<0>;
L_0x600001850000 .functor AND 1, L_0x6000002c94a0, L_0x6000002c9540, C4<1>, C4<1>;
L_0x600001852300 .functor AND 1, L_0x6000002c95e0, L_0x6000002c9680, C4<1>, C4<1>;
L_0x600001852220 .functor AND 1, L_0x6000002c9720, L_0x6000002c97c0, C4<1>, C4<1>;
L_0x600001852290 .functor AND 1, L_0x6000002c9860, L_0x6000002c9900, C4<1>, C4<1>;
L_0x6000018521b0 .functor AND 1, L_0x7fcf32d93680, L_0x6000018501c0, C4<1>, C4<1>;
L_0x600001852140 .functor OR 1, L_0x600001850000, L_0x6000018521b0, C4<0>, C4<0>;
L_0x6000018520d0 .functor AND 1, L_0x600001850000, L_0x600001850150, C4<1>, C4<1>;
L_0x600001852060 .functor OR 1, L_0x600001852300, L_0x6000018520d0, C4<0>, C4<0>;
L_0x600001851ff0 .functor AND 1, L_0x7fcf32d93680, L_0x6000018501c0, C4<1>, C4<1>;
L_0x600001851f10 .functor AND 1, L_0x600001851ff0, L_0x600001850150, C4<1>, C4<1>;
L_0x600001851ea0 .functor OR 1, L_0x600001852060, L_0x600001851f10, C4<0>, C4<0>;
L_0x600001851f80 .functor AND 1, L_0x600001852300, L_0x6000018500e0, C4<1>, C4<1>;
L_0x600001851e30 .functor OR 1, L_0x600001852220, L_0x600001851f80, C4<0>, C4<0>;
L_0x600001851dc0 .functor AND 1, L_0x600001850000, L_0x600001850150, C4<1>, C4<1>;
L_0x600001851d50 .functor AND 1, L_0x600001851dc0, L_0x6000018500e0, C4<1>, C4<1>;
L_0x600001851ce0 .functor OR 1, L_0x600001851e30, L_0x600001851d50, C4<0>, C4<0>;
L_0x600001851c70 .functor AND 1, L_0x7fcf32d93680, L_0x6000018501c0, C4<1>, C4<1>;
L_0x600001852a00 .functor AND 1, L_0x600001851c70, L_0x600001850150, C4<1>, C4<1>;
L_0x600001852990 .functor AND 1, L_0x600001852a00, L_0x6000018500e0, C4<1>, C4<1>;
L_0x600001852920 .functor OR 1, L_0x600001851ce0, L_0x600001852990, C4<0>, C4<0>;
L_0x6000018528b0 .functor AND 1, L_0x600001852220, L_0x600001850070, C4<1>, C4<1>;
L_0x600001852840 .functor OR 1, L_0x600001852290, L_0x6000018528b0, C4<0>, C4<0>;
L_0x6000018527d0 .functor AND 1, L_0x600001852300, L_0x6000018500e0, C4<1>, C4<1>;
L_0x600001852760 .functor AND 1, L_0x6000018527d0, L_0x600001850070, C4<1>, C4<1>;
L_0x6000018526f0 .functor OR 1, L_0x600001852840, L_0x600001852760, C4<0>, C4<0>;
L_0x600001852680 .functor AND 1, L_0x600001850000, L_0x600001850150, C4<1>, C4<1>;
L_0x600001852610 .functor AND 1, L_0x600001852680, L_0x6000018500e0, C4<1>, C4<1>;
L_0x6000018525a0 .functor AND 1, L_0x600001852610, L_0x600001850070, C4<1>, C4<1>;
L_0x600001852530 .functor OR 1, L_0x6000018526f0, L_0x6000018525a0, C4<0>, C4<0>;
L_0x6000018524c0 .functor AND 1, L_0x7fcf32d93680, L_0x6000018501c0, C4<1>, C4<1>;
L_0x600001852450 .functor AND 1, L_0x6000018524c0, L_0x600001850150, C4<1>, C4<1>;
L_0x6000018523e0 .functor AND 1, L_0x600001852450, L_0x6000018500e0, C4<1>, C4<1>;
L_0x600001852370 .functor AND 1, L_0x6000018523e0, L_0x600001850070, C4<1>, C4<1>;
L_0x600001851c00 .functor OR 1, L_0x600001852530, L_0x600001852370, C4<0>, C4<0>;
L_0x600001851b90 .functor BUFZ 1, L_0x600001851c00, C4<0>, C4<0>, C4<0>;
L_0x600001851b20 .functor XOR 1, L_0x6000018501c0, L_0x7fcf32d93680, C4<0>, C4<0>;
L_0x600001877090 .functor XOR 1, L_0x600001850150, L_0x600001852140, C4<0>, C4<0>;
L_0x600001877020 .functor XOR 1, L_0x6000018500e0, L_0x600001851ea0, C4<0>, C4<0>;
L_0x600001876fb0 .functor XOR 1, L_0x600001850070, L_0x600001852920, C4<0>, C4<0>;
v0x600004157840_0 .net "A", 3 0, L_0x6000002c9a40;  1 drivers
v0x6000041578d0_0 .net "B", 3 0, L_0x6000002c9ae0;  1 drivers
v0x600004157960_0 .net "C0", 0 0, L_0x600001852140;  1 drivers
v0x6000041579f0_0 .net "C1", 0 0, L_0x600001851ea0;  1 drivers
v0x600004157a80_0 .net "C2", 0 0, L_0x600001852920;  1 drivers
v0x600004157b10_0 .net "C3", 0 0, L_0x600001851c00;  1 drivers
v0x600004157ba0_0 .net "Cin", 0 0, L_0x7fcf32d93680;  alias, 1 drivers
v0x600004157c30_0 .net "Cout", 0 0, L_0x600001851b90;  alias, 1 drivers
v0x600004157cc0_0 .net "G0", 0 0, L_0x600001850000;  1 drivers
v0x600004157d50_0 .net "G1", 0 0, L_0x600001852300;  1 drivers
v0x600004157de0_0 .net "G2", 0 0, L_0x600001852220;  1 drivers
v0x600004157e70_0 .net "G3", 0 0, L_0x600001852290;  1 drivers
v0x600004157f00_0 .net "P0", 0 0, L_0x6000018501c0;  1 drivers
v0x600004128000_0 .net "P1", 0 0, L_0x600001850150;  1 drivers
v0x600004128090_0 .net "P2", 0 0, L_0x6000018500e0;  1 drivers
v0x600004128120_0 .net "P3", 0 0, L_0x600001850070;  1 drivers
v0x6000041281b0_0 .net "Sum", 3 0, L_0x6000002c99a0;  1 drivers
v0x600004128240_0 .net *"_ivl_1", 0 0, L_0x6000002c8fa0;  1 drivers
v0x6000041282d0_0 .net *"_ivl_100", 0 0, L_0x600001852450;  1 drivers
v0x600004128360_0 .net *"_ivl_102", 0 0, L_0x6000018523e0;  1 drivers
v0x6000041283f0_0 .net *"_ivl_104", 0 0, L_0x600001852370;  1 drivers
v0x600004128480_0 .net *"_ivl_112", 0 0, L_0x600001851b20;  1 drivers
v0x600004128510_0 .net *"_ivl_116", 0 0, L_0x600001877090;  1 drivers
v0x6000041285a0_0 .net *"_ivl_120", 0 0, L_0x600001877020;  1 drivers
v0x600004128630_0 .net *"_ivl_125", 0 0, L_0x600001876fb0;  1 drivers
v0x6000041286c0_0 .net *"_ivl_13", 0 0, L_0x6000002c9220;  1 drivers
v0x600004128750_0 .net *"_ivl_15", 0 0, L_0x6000002c92c0;  1 drivers
v0x6000041287e0_0 .net *"_ivl_19", 0 0, L_0x6000002c9360;  1 drivers
v0x600004128870_0 .net *"_ivl_21", 0 0, L_0x6000002c9400;  1 drivers
v0x600004128900_0 .net *"_ivl_25", 0 0, L_0x6000002c94a0;  1 drivers
v0x600004128990_0 .net *"_ivl_27", 0 0, L_0x6000002c9540;  1 drivers
v0x600004128a20_0 .net *"_ivl_3", 0 0, L_0x6000002c9040;  1 drivers
v0x600004128ab0_0 .net *"_ivl_31", 0 0, L_0x6000002c95e0;  1 drivers
v0x600004128b40_0 .net *"_ivl_33", 0 0, L_0x6000002c9680;  1 drivers
v0x600004128bd0_0 .net *"_ivl_37", 0 0, L_0x6000002c9720;  1 drivers
v0x600004128c60_0 .net *"_ivl_39", 0 0, L_0x6000002c97c0;  1 drivers
v0x600004128cf0_0 .net *"_ivl_43", 0 0, L_0x6000002c9860;  1 drivers
v0x600004128d80_0 .net *"_ivl_45", 0 0, L_0x6000002c9900;  1 drivers
v0x600004128e10_0 .net *"_ivl_48", 0 0, L_0x6000018521b0;  1 drivers
v0x600004128ea0_0 .net *"_ivl_52", 0 0, L_0x6000018520d0;  1 drivers
v0x600004128f30_0 .net *"_ivl_54", 0 0, L_0x600001852060;  1 drivers
v0x600004128fc0_0 .net *"_ivl_56", 0 0, L_0x600001851ff0;  1 drivers
v0x600004129050_0 .net *"_ivl_58", 0 0, L_0x600001851f10;  1 drivers
v0x6000041290e0_0 .net *"_ivl_62", 0 0, L_0x600001851f80;  1 drivers
v0x600004129170_0 .net *"_ivl_64", 0 0, L_0x600001851e30;  1 drivers
v0x600004129200_0 .net *"_ivl_66", 0 0, L_0x600001851dc0;  1 drivers
v0x600004129290_0 .net *"_ivl_68", 0 0, L_0x600001851d50;  1 drivers
v0x600004129320_0 .net *"_ivl_7", 0 0, L_0x6000002c90e0;  1 drivers
v0x6000041293b0_0 .net *"_ivl_70", 0 0, L_0x600001851ce0;  1 drivers
v0x600004129440_0 .net *"_ivl_72", 0 0, L_0x600001851c70;  1 drivers
v0x6000041294d0_0 .net *"_ivl_74", 0 0, L_0x600001852a00;  1 drivers
v0x600004129560_0 .net *"_ivl_76", 0 0, L_0x600001852990;  1 drivers
v0x6000041295f0_0 .net *"_ivl_80", 0 0, L_0x6000018528b0;  1 drivers
v0x600004129680_0 .net *"_ivl_82", 0 0, L_0x600001852840;  1 drivers
v0x600004129710_0 .net *"_ivl_84", 0 0, L_0x6000018527d0;  1 drivers
v0x6000041297a0_0 .net *"_ivl_86", 0 0, L_0x600001852760;  1 drivers
v0x600004129830_0 .net *"_ivl_88", 0 0, L_0x6000018526f0;  1 drivers
v0x6000041298c0_0 .net *"_ivl_9", 0 0, L_0x6000002c9180;  1 drivers
v0x600004129950_0 .net *"_ivl_90", 0 0, L_0x600001852680;  1 drivers
v0x6000041299e0_0 .net *"_ivl_92", 0 0, L_0x600001852610;  1 drivers
v0x600004129a70_0 .net *"_ivl_94", 0 0, L_0x6000018525a0;  1 drivers
v0x600004129b00_0 .net *"_ivl_96", 0 0, L_0x600001852530;  1 drivers
v0x600004129b90_0 .net *"_ivl_98", 0 0, L_0x6000018524c0;  1 drivers
L_0x6000002c8fa0 .part L_0x6000002c9a40, 0, 1;
L_0x6000002c9040 .part L_0x6000002c9ae0, 0, 1;
L_0x6000002c90e0 .part L_0x6000002c9a40, 1, 1;
L_0x6000002c9180 .part L_0x6000002c9ae0, 1, 1;
L_0x6000002c9220 .part L_0x6000002c9a40, 2, 1;
L_0x6000002c92c0 .part L_0x6000002c9ae0, 2, 1;
L_0x6000002c9360 .part L_0x6000002c9a40, 3, 1;
L_0x6000002c9400 .part L_0x6000002c9ae0, 3, 1;
L_0x6000002c94a0 .part L_0x6000002c9a40, 0, 1;
L_0x6000002c9540 .part L_0x6000002c9ae0, 0, 1;
L_0x6000002c95e0 .part L_0x6000002c9a40, 1, 1;
L_0x6000002c9680 .part L_0x6000002c9ae0, 1, 1;
L_0x6000002c9720 .part L_0x6000002c9a40, 2, 1;
L_0x6000002c97c0 .part L_0x6000002c9ae0, 2, 1;
L_0x6000002c9860 .part L_0x6000002c9a40, 3, 1;
L_0x6000002c9900 .part L_0x6000002c9ae0, 3, 1;
L_0x6000002c99a0 .concat8 [ 1 1 1 1], L_0x600001851b20, L_0x600001877090, L_0x600001877020, L_0x600001876fb0;
S_0x7fcf32c15b50 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf32c165f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001876f40 .functor XOR 1, L_0x6000002c9b80, L_0x6000002c9c20, C4<0>, C4<0>;
L_0x600001876ed0 .functor XOR 1, L_0x6000002c9cc0, L_0x6000002c9d60, C4<0>, C4<0>;
L_0x600001876e60 .functor XOR 1, L_0x6000002c9e00, L_0x6000002c9ea0, C4<0>, C4<0>;
L_0x600001876df0 .functor XOR 1, L_0x6000002c9f40, L_0x6000002c9fe0, C4<0>, C4<0>;
L_0x600001876d80 .functor AND 1, L_0x6000002ca080, L_0x6000002ca120, C4<1>, C4<1>;
L_0x600001876d10 .functor AND 1, L_0x6000002ca1c0, L_0x6000002ca260, C4<1>, C4<1>;
L_0x600001877170 .functor AND 1, L_0x6000002ca300, L_0x6000002ca3a0, C4<1>, C4<1>;
L_0x6000018771e0 .functor AND 1, L_0x6000002ca440, L_0x6000002ca4e0, C4<1>, C4<1>;
L_0x600001877100 .functor AND 1, L_0x600001851b90, L_0x600001876f40, C4<1>, C4<1>;
L_0x600001877480 .functor OR 1, L_0x600001876d80, L_0x600001877100, C4<0>, C4<0>;
L_0x600001877410 .functor AND 1, L_0x600001876d80, L_0x600001876ed0, C4<1>, C4<1>;
L_0x6000018773a0 .functor OR 1, L_0x600001876d10, L_0x600001877410, C4<0>, C4<0>;
L_0x600001877330 .functor AND 1, L_0x600001851b90, L_0x600001876f40, C4<1>, C4<1>;
L_0x600001877250 .functor AND 1, L_0x600001877330, L_0x600001876ed0, C4<1>, C4<1>;
L_0x600001876ca0 .functor OR 1, L_0x6000018773a0, L_0x600001877250, C4<0>, C4<0>;
L_0x6000018772c0 .functor AND 1, L_0x600001876d10, L_0x600001876e60, C4<1>, C4<1>;
L_0x600001876c30 .functor OR 1, L_0x600001877170, L_0x6000018772c0, C4<0>, C4<0>;
L_0x600001876bc0 .functor AND 1, L_0x600001876d80, L_0x600001876ed0, C4<1>, C4<1>;
L_0x600001876b50 .functor AND 1, L_0x600001876bc0, L_0x600001876e60, C4<1>, C4<1>;
L_0x600001876ae0 .functor OR 1, L_0x600001876c30, L_0x600001876b50, C4<0>, C4<0>;
L_0x600001876a70 .functor AND 1, L_0x600001851b90, L_0x600001876f40, C4<1>, C4<1>;
L_0x600001876a00 .functor AND 1, L_0x600001876a70, L_0x600001876ed0, C4<1>, C4<1>;
L_0x600001876990 .functor AND 1, L_0x600001876a00, L_0x600001876e60, C4<1>, C4<1>;
L_0x600001876920 .functor OR 1, L_0x600001876ae0, L_0x600001876990, C4<0>, C4<0>;
L_0x6000018768b0 .functor AND 1, L_0x600001877170, L_0x600001876df0, C4<1>, C4<1>;
L_0x600001876840 .functor OR 1, L_0x6000018771e0, L_0x6000018768b0, C4<0>, C4<0>;
L_0x6000018767d0 .functor AND 1, L_0x600001876d10, L_0x600001876e60, C4<1>, C4<1>;
L_0x600001876760 .functor AND 1, L_0x6000018767d0, L_0x600001876df0, C4<1>, C4<1>;
L_0x6000018766f0 .functor OR 1, L_0x600001876840, L_0x600001876760, C4<0>, C4<0>;
L_0x600001876680 .functor AND 1, L_0x600001876d80, L_0x600001876ed0, C4<1>, C4<1>;
L_0x600001876610 .functor AND 1, L_0x600001876680, L_0x600001876e60, C4<1>, C4<1>;
L_0x6000018765a0 .functor AND 1, L_0x600001876610, L_0x600001876df0, C4<1>, C4<1>;
L_0x600001876530 .functor OR 1, L_0x6000018766f0, L_0x6000018765a0, C4<0>, C4<0>;
L_0x6000018764c0 .functor AND 1, L_0x600001851b90, L_0x600001876f40, C4<1>, C4<1>;
L_0x600001876450 .functor AND 1, L_0x6000018764c0, L_0x600001876ed0, C4<1>, C4<1>;
L_0x6000018763e0 .functor AND 1, L_0x600001876450, L_0x600001876e60, C4<1>, C4<1>;
L_0x600001876370 .functor AND 1, L_0x6000018763e0, L_0x600001876df0, C4<1>, C4<1>;
L_0x600001876300 .functor OR 1, L_0x600001876530, L_0x600001876370, C4<0>, C4<0>;
L_0x600001876290 .functor BUFZ 1, L_0x600001876300, C4<0>, C4<0>, C4<0>;
L_0x600001876220 .functor XOR 1, L_0x600001876f40, L_0x600001851b90, C4<0>, C4<0>;
L_0x6000018761b0 .functor XOR 1, L_0x600001876ed0, L_0x600001877480, C4<0>, C4<0>;
L_0x600001876140 .functor XOR 1, L_0x600001876e60, L_0x600001876ca0, C4<0>, C4<0>;
L_0x6000018760d0 .functor XOR 1, L_0x600001876df0, L_0x600001876920, C4<0>, C4<0>;
v0x600004129c20_0 .net "A", 3 0, L_0x6000002ca620;  1 drivers
v0x600004129cb0_0 .net "B", 3 0, L_0x6000002ca6c0;  1 drivers
v0x600004129d40_0 .net "C0", 0 0, L_0x600001877480;  1 drivers
v0x600004129dd0_0 .net "C1", 0 0, L_0x600001876ca0;  1 drivers
v0x600004129e60_0 .net "C2", 0 0, L_0x600001876920;  1 drivers
v0x600004129ef0_0 .net "C3", 0 0, L_0x600001876300;  1 drivers
v0x600004129f80_0 .net "Cin", 0 0, L_0x600001851b90;  alias, 1 drivers
v0x60000412a010_0 .net "Cout", 0 0, L_0x600001876290;  alias, 1 drivers
v0x60000412a0a0_0 .net "G0", 0 0, L_0x600001876d80;  1 drivers
v0x60000412a130_0 .net "G1", 0 0, L_0x600001876d10;  1 drivers
v0x60000412a1c0_0 .net "G2", 0 0, L_0x600001877170;  1 drivers
v0x60000412a250_0 .net "G3", 0 0, L_0x6000018771e0;  1 drivers
v0x60000412a2e0_0 .net "P0", 0 0, L_0x600001876f40;  1 drivers
v0x60000412a370_0 .net "P1", 0 0, L_0x600001876ed0;  1 drivers
v0x60000412a400_0 .net "P2", 0 0, L_0x600001876e60;  1 drivers
v0x60000412a490_0 .net "P3", 0 0, L_0x600001876df0;  1 drivers
v0x60000412a520_0 .net "Sum", 3 0, L_0x6000002ca580;  1 drivers
v0x60000412a5b0_0 .net *"_ivl_1", 0 0, L_0x6000002c9b80;  1 drivers
v0x60000412a640_0 .net *"_ivl_100", 0 0, L_0x600001876450;  1 drivers
v0x60000412a6d0_0 .net *"_ivl_102", 0 0, L_0x6000018763e0;  1 drivers
v0x60000412a760_0 .net *"_ivl_104", 0 0, L_0x600001876370;  1 drivers
v0x60000412a7f0_0 .net *"_ivl_112", 0 0, L_0x600001876220;  1 drivers
v0x60000412a880_0 .net *"_ivl_116", 0 0, L_0x6000018761b0;  1 drivers
v0x60000412a910_0 .net *"_ivl_120", 0 0, L_0x600001876140;  1 drivers
v0x60000412a9a0_0 .net *"_ivl_125", 0 0, L_0x6000018760d0;  1 drivers
v0x60000412aa30_0 .net *"_ivl_13", 0 0, L_0x6000002c9e00;  1 drivers
v0x60000412aac0_0 .net *"_ivl_15", 0 0, L_0x6000002c9ea0;  1 drivers
v0x60000412ab50_0 .net *"_ivl_19", 0 0, L_0x6000002c9f40;  1 drivers
v0x60000412abe0_0 .net *"_ivl_21", 0 0, L_0x6000002c9fe0;  1 drivers
v0x60000412ac70_0 .net *"_ivl_25", 0 0, L_0x6000002ca080;  1 drivers
v0x60000412ad00_0 .net *"_ivl_27", 0 0, L_0x6000002ca120;  1 drivers
v0x60000412ad90_0 .net *"_ivl_3", 0 0, L_0x6000002c9c20;  1 drivers
v0x60000412ae20_0 .net *"_ivl_31", 0 0, L_0x6000002ca1c0;  1 drivers
v0x60000412aeb0_0 .net *"_ivl_33", 0 0, L_0x6000002ca260;  1 drivers
v0x60000412af40_0 .net *"_ivl_37", 0 0, L_0x6000002ca300;  1 drivers
v0x60000412afd0_0 .net *"_ivl_39", 0 0, L_0x6000002ca3a0;  1 drivers
v0x60000412b060_0 .net *"_ivl_43", 0 0, L_0x6000002ca440;  1 drivers
v0x60000412b0f0_0 .net *"_ivl_45", 0 0, L_0x6000002ca4e0;  1 drivers
v0x60000412b180_0 .net *"_ivl_48", 0 0, L_0x600001877100;  1 drivers
v0x60000412b210_0 .net *"_ivl_52", 0 0, L_0x600001877410;  1 drivers
v0x60000412b2a0_0 .net *"_ivl_54", 0 0, L_0x6000018773a0;  1 drivers
v0x60000412b330_0 .net *"_ivl_56", 0 0, L_0x600001877330;  1 drivers
v0x60000412b3c0_0 .net *"_ivl_58", 0 0, L_0x600001877250;  1 drivers
v0x60000412b450_0 .net *"_ivl_62", 0 0, L_0x6000018772c0;  1 drivers
v0x60000412b4e0_0 .net *"_ivl_64", 0 0, L_0x600001876c30;  1 drivers
v0x60000412b570_0 .net *"_ivl_66", 0 0, L_0x600001876bc0;  1 drivers
v0x60000412b600_0 .net *"_ivl_68", 0 0, L_0x600001876b50;  1 drivers
v0x60000412b690_0 .net *"_ivl_7", 0 0, L_0x6000002c9cc0;  1 drivers
v0x60000412b720_0 .net *"_ivl_70", 0 0, L_0x600001876ae0;  1 drivers
v0x60000412b7b0_0 .net *"_ivl_72", 0 0, L_0x600001876a70;  1 drivers
v0x60000412b840_0 .net *"_ivl_74", 0 0, L_0x600001876a00;  1 drivers
v0x60000412b8d0_0 .net *"_ivl_76", 0 0, L_0x600001876990;  1 drivers
v0x60000412b960_0 .net *"_ivl_80", 0 0, L_0x6000018768b0;  1 drivers
v0x60000412b9f0_0 .net *"_ivl_82", 0 0, L_0x600001876840;  1 drivers
v0x60000412ba80_0 .net *"_ivl_84", 0 0, L_0x6000018767d0;  1 drivers
v0x60000412bb10_0 .net *"_ivl_86", 0 0, L_0x600001876760;  1 drivers
v0x60000412bba0_0 .net *"_ivl_88", 0 0, L_0x6000018766f0;  1 drivers
v0x60000412bc30_0 .net *"_ivl_9", 0 0, L_0x6000002c9d60;  1 drivers
v0x60000412bcc0_0 .net *"_ivl_90", 0 0, L_0x600001876680;  1 drivers
v0x60000412bd50_0 .net *"_ivl_92", 0 0, L_0x600001876610;  1 drivers
v0x60000412bde0_0 .net *"_ivl_94", 0 0, L_0x6000018765a0;  1 drivers
v0x60000412be70_0 .net *"_ivl_96", 0 0, L_0x600001876530;  1 drivers
v0x60000412bf00_0 .net *"_ivl_98", 0 0, L_0x6000018764c0;  1 drivers
L_0x6000002c9b80 .part L_0x6000002ca620, 0, 1;
L_0x6000002c9c20 .part L_0x6000002ca6c0, 0, 1;
L_0x6000002c9cc0 .part L_0x6000002ca620, 1, 1;
L_0x6000002c9d60 .part L_0x6000002ca6c0, 1, 1;
L_0x6000002c9e00 .part L_0x6000002ca620, 2, 1;
L_0x6000002c9ea0 .part L_0x6000002ca6c0, 2, 1;
L_0x6000002c9f40 .part L_0x6000002ca620, 3, 1;
L_0x6000002c9fe0 .part L_0x6000002ca6c0, 3, 1;
L_0x6000002ca080 .part L_0x6000002ca620, 0, 1;
L_0x6000002ca120 .part L_0x6000002ca6c0, 0, 1;
L_0x6000002ca1c0 .part L_0x6000002ca620, 1, 1;
L_0x6000002ca260 .part L_0x6000002ca6c0, 1, 1;
L_0x6000002ca300 .part L_0x6000002ca620, 2, 1;
L_0x6000002ca3a0 .part L_0x6000002ca6c0, 2, 1;
L_0x6000002ca440 .part L_0x6000002ca620, 3, 1;
L_0x6000002ca4e0 .part L_0x6000002ca6c0, 3, 1;
L_0x6000002ca580 .concat8 [ 1 1 1 1], L_0x600001876220, L_0x6000018761b0, L_0x600001876140, L_0x6000018760d0;
S_0x7fcf32c153e0 .scope module, "CLA8_1" "CLA_8bit" 20 12, 12 1 0, S_0x7fcf32c16a30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600004120ab0_0 .net "A", 7 0, L_0x6000002cc1e0;  1 drivers
v0x600004120b40_0 .net "B", 7 0, L_0x6000002cc280;  1 drivers
v0x600004120bd0_0 .net "C0", 0 0, L_0x600001874fc0;  1 drivers
v0x600004120c60_0 .net "Cin", 0 0, L_0x600001876290;  alias, 1 drivers
v0x600004120cf0_0 .net "Cout", 0 0, L_0x60000186bcd0;  alias, 1 drivers
v0x600004120d80_0 .net "Sum", 7 0, L_0x6000002cc140;  1 drivers
L_0x6000002cb3e0 .part L_0x6000002cc1e0, 0, 4;
L_0x6000002cb480 .part L_0x6000002cc280, 0, 4;
L_0x6000002cc000 .part L_0x6000002cc1e0, 4, 4;
L_0x6000002cc0a0 .part L_0x6000002cc280, 4, 4;
L_0x6000002cc140 .concat8 [ 4 4 0 0], L_0x6000002cb340, L_0x6000002cbf20;
S_0x7fcf32c14fa0 .scope module, "CLA4_0" "CLA_4bit" 12 11, 10 1 0, S_0x7fcf32c153e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001876060 .functor XOR 1, L_0x6000002ca940, L_0x6000002ca9e0, C4<0>, C4<0>;
L_0x600001875ff0 .functor XOR 1, L_0x6000002caa80, L_0x6000002cab20, C4<0>, C4<0>;
L_0x600001875f80 .functor XOR 1, L_0x6000002cabc0, L_0x6000002cac60, C4<0>, C4<0>;
L_0x600001875f10 .functor XOR 1, L_0x6000002cad00, L_0x6000002cada0, C4<0>, C4<0>;
L_0x600001875ea0 .functor AND 1, L_0x6000002cae40, L_0x6000002caee0, C4<1>, C4<1>;
L_0x600001875e30 .functor AND 1, L_0x6000002caf80, L_0x6000002cb020, C4<1>, C4<1>;
L_0x600001875d50 .functor AND 1, L_0x6000002cb0c0, L_0x6000002cb160, C4<1>, C4<1>;
L_0x600001875dc0 .functor AND 1, L_0x6000002cb200, L_0x6000002cb2a0, C4<1>, C4<1>;
L_0x600001875ce0 .functor AND 1, L_0x600001876290, L_0x600001876060, C4<1>, C4<1>;
L_0x600001875c70 .functor OR 1, L_0x600001875ea0, L_0x600001875ce0, C4<0>, C4<0>;
L_0x600001875c00 .functor AND 1, L_0x600001875ea0, L_0x600001875ff0, C4<1>, C4<1>;
L_0x600001875b90 .functor OR 1, L_0x600001875e30, L_0x600001875c00, C4<0>, C4<0>;
L_0x600001875b20 .functor AND 1, L_0x600001876290, L_0x600001876060, C4<1>, C4<1>;
L_0x600001875a40 .functor AND 1, L_0x600001875b20, L_0x600001875ff0, C4<1>, C4<1>;
L_0x6000018759d0 .functor OR 1, L_0x600001875b90, L_0x600001875a40, C4<0>, C4<0>;
L_0x600001875ab0 .functor AND 1, L_0x600001875e30, L_0x600001875f80, C4<1>, C4<1>;
L_0x600001875960 .functor OR 1, L_0x600001875d50, L_0x600001875ab0, C4<0>, C4<0>;
L_0x6000018758f0 .functor AND 1, L_0x600001875ea0, L_0x600001875ff0, C4<1>, C4<1>;
L_0x600001875880 .functor AND 1, L_0x6000018758f0, L_0x600001875f80, C4<1>, C4<1>;
L_0x600001875810 .functor OR 1, L_0x600001875960, L_0x600001875880, C4<0>, C4<0>;
L_0x6000018757a0 .functor AND 1, L_0x600001876290, L_0x600001876060, C4<1>, C4<1>;
L_0x600001875730 .functor AND 1, L_0x6000018757a0, L_0x600001875ff0, C4<1>, C4<1>;
L_0x6000018756c0 .functor AND 1, L_0x600001875730, L_0x600001875f80, C4<1>, C4<1>;
L_0x600001875650 .functor OR 1, L_0x600001875810, L_0x6000018756c0, C4<0>, C4<0>;
L_0x6000018755e0 .functor AND 1, L_0x600001875d50, L_0x600001875f10, C4<1>, C4<1>;
L_0x600001875570 .functor OR 1, L_0x600001875dc0, L_0x6000018755e0, C4<0>, C4<0>;
L_0x600001875500 .functor AND 1, L_0x600001875e30, L_0x600001875f80, C4<1>, C4<1>;
L_0x600001875490 .functor AND 1, L_0x600001875500, L_0x600001875f10, C4<1>, C4<1>;
L_0x600001875420 .functor OR 1, L_0x600001875570, L_0x600001875490, C4<0>, C4<0>;
L_0x6000018753b0 .functor AND 1, L_0x600001875ea0, L_0x600001875ff0, C4<1>, C4<1>;
L_0x600001875340 .functor AND 1, L_0x6000018753b0, L_0x600001875f80, C4<1>, C4<1>;
L_0x6000018752d0 .functor AND 1, L_0x600001875340, L_0x600001875f10, C4<1>, C4<1>;
L_0x600001875260 .functor OR 1, L_0x600001875420, L_0x6000018752d0, C4<0>, C4<0>;
L_0x6000018751f0 .functor AND 1, L_0x600001876290, L_0x600001876060, C4<1>, C4<1>;
L_0x600001875180 .functor AND 1, L_0x6000018751f0, L_0x600001875ff0, C4<1>, C4<1>;
L_0x600001875110 .functor AND 1, L_0x600001875180, L_0x600001875f80, C4<1>, C4<1>;
L_0x6000018750a0 .functor AND 1, L_0x600001875110, L_0x600001875f10, C4<1>, C4<1>;
L_0x600001875030 .functor OR 1, L_0x600001875260, L_0x6000018750a0, C4<0>, C4<0>;
L_0x600001874fc0 .functor BUFZ 1, L_0x600001875030, C4<0>, C4<0>, C4<0>;
L_0x600001874f50 .functor XOR 1, L_0x600001876060, L_0x600001876290, C4<0>, C4<0>;
L_0x600001874ee0 .functor XOR 1, L_0x600001875ff0, L_0x600001875c70, C4<0>, C4<0>;
L_0x600001874e70 .functor XOR 1, L_0x600001875f80, L_0x6000018759d0, C4<0>, C4<0>;
L_0x600001874e00 .functor XOR 1, L_0x600001875f10, L_0x600001875650, C4<0>, C4<0>;
v0x60000412c360_0 .net "A", 3 0, L_0x6000002cb3e0;  1 drivers
v0x60000412c3f0_0 .net "B", 3 0, L_0x6000002cb480;  1 drivers
v0x60000412c480_0 .net "C0", 0 0, L_0x600001875c70;  1 drivers
v0x60000412c510_0 .net "C1", 0 0, L_0x6000018759d0;  1 drivers
v0x60000412c5a0_0 .net "C2", 0 0, L_0x600001875650;  1 drivers
v0x60000412c630_0 .net "C3", 0 0, L_0x600001875030;  1 drivers
v0x60000412c6c0_0 .net "Cin", 0 0, L_0x600001876290;  alias, 1 drivers
v0x60000412c750_0 .net "Cout", 0 0, L_0x600001874fc0;  alias, 1 drivers
v0x60000412c7e0_0 .net "G0", 0 0, L_0x600001875ea0;  1 drivers
v0x60000412c870_0 .net "G1", 0 0, L_0x600001875e30;  1 drivers
v0x60000412c900_0 .net "G2", 0 0, L_0x600001875d50;  1 drivers
v0x60000412c990_0 .net "G3", 0 0, L_0x600001875dc0;  1 drivers
v0x60000412ca20_0 .net "P0", 0 0, L_0x600001876060;  1 drivers
v0x60000412cab0_0 .net "P1", 0 0, L_0x600001875ff0;  1 drivers
v0x60000412cb40_0 .net "P2", 0 0, L_0x600001875f80;  1 drivers
v0x60000412cbd0_0 .net "P3", 0 0, L_0x600001875f10;  1 drivers
v0x60000412cc60_0 .net "Sum", 3 0, L_0x6000002cb340;  1 drivers
v0x60000412ccf0_0 .net *"_ivl_1", 0 0, L_0x6000002ca940;  1 drivers
v0x60000412cd80_0 .net *"_ivl_100", 0 0, L_0x600001875180;  1 drivers
v0x60000412ce10_0 .net *"_ivl_102", 0 0, L_0x600001875110;  1 drivers
v0x60000412cea0_0 .net *"_ivl_104", 0 0, L_0x6000018750a0;  1 drivers
v0x60000412cf30_0 .net *"_ivl_112", 0 0, L_0x600001874f50;  1 drivers
v0x60000412cfc0_0 .net *"_ivl_116", 0 0, L_0x600001874ee0;  1 drivers
v0x60000412d050_0 .net *"_ivl_120", 0 0, L_0x600001874e70;  1 drivers
v0x60000412d0e0_0 .net *"_ivl_125", 0 0, L_0x600001874e00;  1 drivers
v0x60000412d170_0 .net *"_ivl_13", 0 0, L_0x6000002cabc0;  1 drivers
v0x60000412d200_0 .net *"_ivl_15", 0 0, L_0x6000002cac60;  1 drivers
v0x60000412d290_0 .net *"_ivl_19", 0 0, L_0x6000002cad00;  1 drivers
v0x60000412d320_0 .net *"_ivl_21", 0 0, L_0x6000002cada0;  1 drivers
v0x60000412d3b0_0 .net *"_ivl_25", 0 0, L_0x6000002cae40;  1 drivers
v0x60000412d440_0 .net *"_ivl_27", 0 0, L_0x6000002caee0;  1 drivers
v0x60000412d4d0_0 .net *"_ivl_3", 0 0, L_0x6000002ca9e0;  1 drivers
v0x60000412d560_0 .net *"_ivl_31", 0 0, L_0x6000002caf80;  1 drivers
v0x60000412d5f0_0 .net *"_ivl_33", 0 0, L_0x6000002cb020;  1 drivers
v0x60000412d680_0 .net *"_ivl_37", 0 0, L_0x6000002cb0c0;  1 drivers
v0x60000412d710_0 .net *"_ivl_39", 0 0, L_0x6000002cb160;  1 drivers
v0x60000412d7a0_0 .net *"_ivl_43", 0 0, L_0x6000002cb200;  1 drivers
v0x60000412d830_0 .net *"_ivl_45", 0 0, L_0x6000002cb2a0;  1 drivers
v0x60000412d8c0_0 .net *"_ivl_48", 0 0, L_0x600001875ce0;  1 drivers
v0x60000412d950_0 .net *"_ivl_52", 0 0, L_0x600001875c00;  1 drivers
v0x60000412d9e0_0 .net *"_ivl_54", 0 0, L_0x600001875b90;  1 drivers
v0x60000412da70_0 .net *"_ivl_56", 0 0, L_0x600001875b20;  1 drivers
v0x60000412db00_0 .net *"_ivl_58", 0 0, L_0x600001875a40;  1 drivers
v0x60000412db90_0 .net *"_ivl_62", 0 0, L_0x600001875ab0;  1 drivers
v0x60000412dc20_0 .net *"_ivl_64", 0 0, L_0x600001875960;  1 drivers
v0x60000412dcb0_0 .net *"_ivl_66", 0 0, L_0x6000018758f0;  1 drivers
v0x60000412dd40_0 .net *"_ivl_68", 0 0, L_0x600001875880;  1 drivers
v0x60000412ddd0_0 .net *"_ivl_7", 0 0, L_0x6000002caa80;  1 drivers
v0x60000412de60_0 .net *"_ivl_70", 0 0, L_0x600001875810;  1 drivers
v0x60000412def0_0 .net *"_ivl_72", 0 0, L_0x6000018757a0;  1 drivers
v0x60000412df80_0 .net *"_ivl_74", 0 0, L_0x600001875730;  1 drivers
v0x60000412e010_0 .net *"_ivl_76", 0 0, L_0x6000018756c0;  1 drivers
v0x60000412e0a0_0 .net *"_ivl_80", 0 0, L_0x6000018755e0;  1 drivers
v0x60000412e130_0 .net *"_ivl_82", 0 0, L_0x600001875570;  1 drivers
v0x60000412e1c0_0 .net *"_ivl_84", 0 0, L_0x600001875500;  1 drivers
v0x60000412e250_0 .net *"_ivl_86", 0 0, L_0x600001875490;  1 drivers
v0x60000412e2e0_0 .net *"_ivl_88", 0 0, L_0x600001875420;  1 drivers
v0x60000412e370_0 .net *"_ivl_9", 0 0, L_0x6000002cab20;  1 drivers
v0x60000412e400_0 .net *"_ivl_90", 0 0, L_0x6000018753b0;  1 drivers
v0x60000412e490_0 .net *"_ivl_92", 0 0, L_0x600001875340;  1 drivers
v0x60000412e520_0 .net *"_ivl_94", 0 0, L_0x6000018752d0;  1 drivers
v0x60000412e5b0_0 .net *"_ivl_96", 0 0, L_0x600001875260;  1 drivers
v0x60000412e640_0 .net *"_ivl_98", 0 0, L_0x6000018751f0;  1 drivers
L_0x6000002ca940 .part L_0x6000002cb3e0, 0, 1;
L_0x6000002ca9e0 .part L_0x6000002cb480, 0, 1;
L_0x6000002caa80 .part L_0x6000002cb3e0, 1, 1;
L_0x6000002cab20 .part L_0x6000002cb480, 1, 1;
L_0x6000002cabc0 .part L_0x6000002cb3e0, 2, 1;
L_0x6000002cac60 .part L_0x6000002cb480, 2, 1;
L_0x6000002cad00 .part L_0x6000002cb3e0, 3, 1;
L_0x6000002cada0 .part L_0x6000002cb480, 3, 1;
L_0x6000002cae40 .part L_0x6000002cb3e0, 0, 1;
L_0x6000002caee0 .part L_0x6000002cb480, 0, 1;
L_0x6000002caf80 .part L_0x6000002cb3e0, 1, 1;
L_0x6000002cb020 .part L_0x6000002cb480, 1, 1;
L_0x6000002cb0c0 .part L_0x6000002cb3e0, 2, 1;
L_0x6000002cb160 .part L_0x6000002cb480, 2, 1;
L_0x6000002cb200 .part L_0x6000002cb3e0, 3, 1;
L_0x6000002cb2a0 .part L_0x6000002cb480, 3, 1;
L_0x6000002cb340 .concat8 [ 1 1 1 1], L_0x600001874f50, L_0x600001874ee0, L_0x600001874e70, L_0x600001874e00;
S_0x7fcf32c14830 .scope module, "CLA4_1" "CLA_4bit" 12 12, 10 1 0, S_0x7fcf32c153e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001874d90 .functor XOR 1, L_0x6000002cb520, L_0x6000002cb5c0, C4<0>, C4<0>;
L_0x600001874d20 .functor XOR 1, L_0x6000002cb660, L_0x6000002cb700, C4<0>, C4<0>;
L_0x600001874cb0 .functor XOR 1, L_0x6000002cb7a0, L_0x6000002cb840, C4<0>, C4<0>;
L_0x600001874c40 .functor XOR 1, L_0x6000002cb8e0, L_0x6000002cb980, C4<0>, C4<0>;
L_0x600001874bd0 .functor AND 1, L_0x6000002cba20, L_0x6000002cbac0, C4<1>, C4<1>;
L_0x600001874b60 .functor AND 1, L_0x6000002cbb60, L_0x6000002cbc00, C4<1>, C4<1>;
L_0x600001874a80 .functor AND 1, L_0x6000002cbca0, L_0x6000002cbd40, C4<1>, C4<1>;
L_0x600001874af0 .functor AND 1, L_0x6000002cbde0, L_0x6000002cbe80, C4<1>, C4<1>;
L_0x600001874a10 .functor AND 1, L_0x600001874fc0, L_0x600001874d90, C4<1>, C4<1>;
L_0x6000018749a0 .functor OR 1, L_0x600001874bd0, L_0x600001874a10, C4<0>, C4<0>;
L_0x600001874930 .functor AND 1, L_0x600001874bd0, L_0x600001874d20, C4<1>, C4<1>;
L_0x6000018748c0 .functor OR 1, L_0x600001874b60, L_0x600001874930, C4<0>, C4<0>;
L_0x600001874850 .functor AND 1, L_0x600001874fc0, L_0x600001874d90, C4<1>, C4<1>;
L_0x600001874770 .functor AND 1, L_0x600001874850, L_0x600001874d20, C4<1>, C4<1>;
L_0x600001874700 .functor OR 1, L_0x6000018748c0, L_0x600001874770, C4<0>, C4<0>;
L_0x6000018747e0 .functor AND 1, L_0x600001874b60, L_0x600001874cb0, C4<1>, C4<1>;
L_0x600001874690 .functor OR 1, L_0x600001874a80, L_0x6000018747e0, C4<0>, C4<0>;
L_0x600001874620 .functor AND 1, L_0x600001874bd0, L_0x600001874d20, C4<1>, C4<1>;
L_0x6000018745b0 .functor AND 1, L_0x600001874620, L_0x600001874cb0, C4<1>, C4<1>;
L_0x600001874540 .functor OR 1, L_0x600001874690, L_0x6000018745b0, C4<0>, C4<0>;
L_0x6000018744d0 .functor AND 1, L_0x600001874fc0, L_0x600001874d90, C4<1>, C4<1>;
L_0x600001874460 .functor AND 1, L_0x6000018744d0, L_0x600001874d20, C4<1>, C4<1>;
L_0x6000018743f0 .functor AND 1, L_0x600001874460, L_0x600001874cb0, C4<1>, C4<1>;
L_0x600001874380 .functor OR 1, L_0x600001874540, L_0x6000018743f0, C4<0>, C4<0>;
L_0x600001874310 .functor AND 1, L_0x600001874a80, L_0x600001874c40, C4<1>, C4<1>;
L_0x6000018742a0 .functor OR 1, L_0x600001874af0, L_0x600001874310, C4<0>, C4<0>;
L_0x600001874230 .functor AND 1, L_0x600001874b60, L_0x600001874cb0, C4<1>, C4<1>;
L_0x6000018741c0 .functor AND 1, L_0x600001874230, L_0x600001874c40, C4<1>, C4<1>;
L_0x600001874150 .functor OR 1, L_0x6000018742a0, L_0x6000018741c0, C4<0>, C4<0>;
L_0x6000018740e0 .functor AND 1, L_0x600001874bd0, L_0x600001874d20, C4<1>, C4<1>;
L_0x600001874070 .functor AND 1, L_0x6000018740e0, L_0x600001874cb0, C4<1>, C4<1>;
L_0x600001874000 .functor AND 1, L_0x600001874070, L_0x600001874c40, C4<1>, C4<1>;
L_0x60000186bf70 .functor OR 1, L_0x600001874150, L_0x600001874000, C4<0>, C4<0>;
L_0x60000186bf00 .functor AND 1, L_0x600001874fc0, L_0x600001874d90, C4<1>, C4<1>;
L_0x60000186be90 .functor AND 1, L_0x60000186bf00, L_0x600001874d20, C4<1>, C4<1>;
L_0x60000186be20 .functor AND 1, L_0x60000186be90, L_0x600001874cb0, C4<1>, C4<1>;
L_0x60000186bdb0 .functor AND 1, L_0x60000186be20, L_0x600001874c40, C4<1>, C4<1>;
L_0x60000186bd40 .functor OR 1, L_0x60000186bf70, L_0x60000186bdb0, C4<0>, C4<0>;
L_0x60000186bcd0 .functor BUFZ 1, L_0x60000186bd40, C4<0>, C4<0>, C4<0>;
L_0x60000186bc60 .functor XOR 1, L_0x600001874d90, L_0x600001874fc0, C4<0>, C4<0>;
L_0x60000186bbf0 .functor XOR 1, L_0x600001874d20, L_0x6000018749a0, C4<0>, C4<0>;
L_0x60000186bb80 .functor XOR 1, L_0x600001874cb0, L_0x600001874700, C4<0>, C4<0>;
L_0x60000186bb10 .functor XOR 1, L_0x600001874c40, L_0x600001874380, C4<0>, C4<0>;
v0x60000412e6d0_0 .net "A", 3 0, L_0x6000002cc000;  1 drivers
v0x60000412e760_0 .net "B", 3 0, L_0x6000002cc0a0;  1 drivers
v0x60000412e7f0_0 .net "C0", 0 0, L_0x6000018749a0;  1 drivers
v0x60000412e880_0 .net "C1", 0 0, L_0x600001874700;  1 drivers
v0x60000412e910_0 .net "C2", 0 0, L_0x600001874380;  1 drivers
v0x60000412e9a0_0 .net "C3", 0 0, L_0x60000186bd40;  1 drivers
v0x60000412ea30_0 .net "Cin", 0 0, L_0x600001874fc0;  alias, 1 drivers
v0x60000412eac0_0 .net "Cout", 0 0, L_0x60000186bcd0;  alias, 1 drivers
v0x60000412eb50_0 .net "G0", 0 0, L_0x600001874bd0;  1 drivers
v0x60000412ebe0_0 .net "G1", 0 0, L_0x600001874b60;  1 drivers
v0x60000412ec70_0 .net "G2", 0 0, L_0x600001874a80;  1 drivers
v0x60000412ed00_0 .net "G3", 0 0, L_0x600001874af0;  1 drivers
v0x60000412ed90_0 .net "P0", 0 0, L_0x600001874d90;  1 drivers
v0x60000412ee20_0 .net "P1", 0 0, L_0x600001874d20;  1 drivers
v0x60000412eeb0_0 .net "P2", 0 0, L_0x600001874cb0;  1 drivers
v0x60000412ef40_0 .net "P3", 0 0, L_0x600001874c40;  1 drivers
v0x60000412efd0_0 .net "Sum", 3 0, L_0x6000002cbf20;  1 drivers
v0x60000412f060_0 .net *"_ivl_1", 0 0, L_0x6000002cb520;  1 drivers
v0x60000412f0f0_0 .net *"_ivl_100", 0 0, L_0x60000186be90;  1 drivers
v0x60000412f180_0 .net *"_ivl_102", 0 0, L_0x60000186be20;  1 drivers
v0x60000412f210_0 .net *"_ivl_104", 0 0, L_0x60000186bdb0;  1 drivers
v0x60000412f2a0_0 .net *"_ivl_112", 0 0, L_0x60000186bc60;  1 drivers
v0x60000412f330_0 .net *"_ivl_116", 0 0, L_0x60000186bbf0;  1 drivers
v0x60000412f3c0_0 .net *"_ivl_120", 0 0, L_0x60000186bb80;  1 drivers
v0x60000412f450_0 .net *"_ivl_125", 0 0, L_0x60000186bb10;  1 drivers
v0x60000412f4e0_0 .net *"_ivl_13", 0 0, L_0x6000002cb7a0;  1 drivers
v0x60000412f570_0 .net *"_ivl_15", 0 0, L_0x6000002cb840;  1 drivers
v0x60000412f600_0 .net *"_ivl_19", 0 0, L_0x6000002cb8e0;  1 drivers
v0x60000412f690_0 .net *"_ivl_21", 0 0, L_0x6000002cb980;  1 drivers
v0x60000412f720_0 .net *"_ivl_25", 0 0, L_0x6000002cba20;  1 drivers
v0x60000412f7b0_0 .net *"_ivl_27", 0 0, L_0x6000002cbac0;  1 drivers
v0x60000412f840_0 .net *"_ivl_3", 0 0, L_0x6000002cb5c0;  1 drivers
v0x60000412f8d0_0 .net *"_ivl_31", 0 0, L_0x6000002cbb60;  1 drivers
v0x60000412f960_0 .net *"_ivl_33", 0 0, L_0x6000002cbc00;  1 drivers
v0x60000412f9f0_0 .net *"_ivl_37", 0 0, L_0x6000002cbca0;  1 drivers
v0x60000412fa80_0 .net *"_ivl_39", 0 0, L_0x6000002cbd40;  1 drivers
v0x60000412fb10_0 .net *"_ivl_43", 0 0, L_0x6000002cbde0;  1 drivers
v0x60000412fba0_0 .net *"_ivl_45", 0 0, L_0x6000002cbe80;  1 drivers
v0x60000412fc30_0 .net *"_ivl_48", 0 0, L_0x600001874a10;  1 drivers
v0x60000412fcc0_0 .net *"_ivl_52", 0 0, L_0x600001874930;  1 drivers
v0x60000412fd50_0 .net *"_ivl_54", 0 0, L_0x6000018748c0;  1 drivers
v0x60000412fde0_0 .net *"_ivl_56", 0 0, L_0x600001874850;  1 drivers
v0x60000412fe70_0 .net *"_ivl_58", 0 0, L_0x600001874770;  1 drivers
v0x60000412ff00_0 .net *"_ivl_62", 0 0, L_0x6000018747e0;  1 drivers
v0x600004120000_0 .net *"_ivl_64", 0 0, L_0x600001874690;  1 drivers
v0x600004120090_0 .net *"_ivl_66", 0 0, L_0x600001874620;  1 drivers
v0x600004120120_0 .net *"_ivl_68", 0 0, L_0x6000018745b0;  1 drivers
v0x6000041201b0_0 .net *"_ivl_7", 0 0, L_0x6000002cb660;  1 drivers
v0x600004120240_0 .net *"_ivl_70", 0 0, L_0x600001874540;  1 drivers
v0x6000041202d0_0 .net *"_ivl_72", 0 0, L_0x6000018744d0;  1 drivers
v0x600004120360_0 .net *"_ivl_74", 0 0, L_0x600001874460;  1 drivers
v0x6000041203f0_0 .net *"_ivl_76", 0 0, L_0x6000018743f0;  1 drivers
v0x600004120480_0 .net *"_ivl_80", 0 0, L_0x600001874310;  1 drivers
v0x600004120510_0 .net *"_ivl_82", 0 0, L_0x6000018742a0;  1 drivers
v0x6000041205a0_0 .net *"_ivl_84", 0 0, L_0x600001874230;  1 drivers
v0x600004120630_0 .net *"_ivl_86", 0 0, L_0x6000018741c0;  1 drivers
v0x6000041206c0_0 .net *"_ivl_88", 0 0, L_0x600001874150;  1 drivers
v0x600004120750_0 .net *"_ivl_9", 0 0, L_0x6000002cb700;  1 drivers
v0x6000041207e0_0 .net *"_ivl_90", 0 0, L_0x6000018740e0;  1 drivers
v0x600004120870_0 .net *"_ivl_92", 0 0, L_0x600001874070;  1 drivers
v0x600004120900_0 .net *"_ivl_94", 0 0, L_0x600001874000;  1 drivers
v0x600004120990_0 .net *"_ivl_96", 0 0, L_0x60000186bf70;  1 drivers
v0x600004120a20_0 .net *"_ivl_98", 0 0, L_0x60000186bf00;  1 drivers
L_0x6000002cb520 .part L_0x6000002cc000, 0, 1;
L_0x6000002cb5c0 .part L_0x6000002cc0a0, 0, 1;
L_0x6000002cb660 .part L_0x6000002cc000, 1, 1;
L_0x6000002cb700 .part L_0x6000002cc0a0, 1, 1;
L_0x6000002cb7a0 .part L_0x6000002cc000, 2, 1;
L_0x6000002cb840 .part L_0x6000002cc0a0, 2, 1;
L_0x6000002cb8e0 .part L_0x6000002cc000, 3, 1;
L_0x6000002cb980 .part L_0x6000002cc0a0, 3, 1;
L_0x6000002cba20 .part L_0x6000002cc000, 0, 1;
L_0x6000002cbac0 .part L_0x6000002cc0a0, 0, 1;
L_0x6000002cbb60 .part L_0x6000002cc000, 1, 1;
L_0x6000002cbc00 .part L_0x6000002cc0a0, 1, 1;
L_0x6000002cbca0 .part L_0x6000002cc000, 2, 1;
L_0x6000002cbd40 .part L_0x6000002cc0a0, 2, 1;
L_0x6000002cbde0 .part L_0x6000002cc000, 3, 1;
L_0x6000002cbe80 .part L_0x6000002cc0a0, 3, 1;
L_0x6000002cbf20 .concat8 [ 1 1 1 1], L_0x60000186bc60, L_0x60000186bbf0, L_0x60000186bb80, L_0x60000186bb10;
S_0x7fcf32c13730 .scope module, "control0" "Control" 7 243, 21 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "branch_inst";
    .port_info 8 /OUTPUT 1 "branch_src";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "PCs";
    .port_info 11 /OUTPUT 1 "LoadPartial";
    .port_info 12 /OUTPUT 1 "SavePC";
    .port_info 13 /OUTPUT 1 "Hlt";
L_0x6000018275d0 .functor NOT 1, L_0x60000029bb60, C4<0>, C4<0>, C4<0>;
L_0x600001827640 .functor AND 1, L_0x60000029bc00, L_0x60000029bd40, C4<1>, C4<1>;
L_0x6000018276b0 .functor OR 1, L_0x6000018275d0, L_0x600001827640, C4<0>, C4<0>;
L_0x600001827720 .functor OR 1, L_0x6000018276b0, L_0x60000029bde0, C4<0>, C4<0>;
L_0x600001827800 .functor OR 1, L_0x600001827720, L_0x60000029be80, C4<0>, C4<0>;
L_0x600001827790 .functor NOT 1, L_0x60000029c0a0, C4<0>, C4<0>, C4<0>;
L_0x600001827870 .functor AND 1, L_0x60000029c000, L_0x600001827790, C4<1>, C4<1>;
L_0x6000018278e0 .functor OR 1, L_0x600001827800, L_0x600001827870, C4<0>, C4<0>;
L_0x600001827950 .functor NOT 1, L_0x60000029c140, C4<0>, C4<0>, C4<0>;
L_0x6000018279c0 .functor OR 1, L_0x600001827950, L_0x60000029c1e0, C4<0>, C4<0>;
L_0x600001827a30 .functor NOT 1, L_0x60000029ca00, C4<0>, C4<0>, C4<0>;
L_0x600001827aa0 .functor NOT 1, L_0x60000029cbe0, C4<0>, C4<0>, C4<0>;
L_0x600001827b10 .functor AND 1, L_0x60000029cc80, L_0x60000029cdc0, C4<1>, C4<1>;
v0x600004121170_0 .net "ALUOp", 2 0, L_0x60000029cb40;  1 drivers
v0x600004121200_0 .net "ALUsrc", 0 0, L_0x60000029cf00;  alias, 1 drivers
v0x600004121290_0 .net "Hlt", 0 0, L_0x60000029b700;  1 drivers
v0x600004121320_0 .net "LoadPartial", 0 0, L_0x60000029c820;  alias, 1 drivers
v0x6000041213b0_0 .net "MemRead", 0 0, L_0x60000029c460;  alias, 1 drivers
v0x600004121440_0 .net "MemWrite", 0 0, L_0x60000029c640;  alias, 1 drivers
v0x6000041214d0_0 .net "MemtoReg", 0 0, L_0x60000029c500;  alias, 1 drivers
v0x600004121560_0 .net "PCs", 0 0, L_0x60000029b840;  1 drivers
v0x6000041215f0_0 .net "RegDst", 0 0, L_0x60000029c280;  alias, 1 drivers
v0x600004121680_0 .net "RegWrite", 0 0, L_0x6000018278e0;  alias, 1 drivers
v0x600004121710_0 .net "SavePC", 0 0, L_0x60000029c960;  alias, 1 drivers
L_0x7fcf32d945b0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000041217a0_0 .net/2u *"_ivl_100", 3 0, L_0x7fcf32d945b0;  1 drivers
v0x600004121830_0 .net *"_ivl_102", 0 0, L_0x60000029c5a0;  1 drivers
L_0x7fcf32d945f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000041218c0_0 .net/2u *"_ivl_104", 0 0, L_0x7fcf32d945f8;  1 drivers
L_0x7fcf32d94640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004121950_0 .net/2u *"_ivl_106", 0 0, L_0x7fcf32d94640;  1 drivers
v0x6000041219e0_0 .net *"_ivl_111", 2 0, L_0x60000029c6e0;  1 drivers
L_0x7fcf32d94688 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600004121a70_0 .net/2u *"_ivl_112", 2 0, L_0x7fcf32d94688;  1 drivers
v0x600004121b00_0 .net *"_ivl_114", 0 0, L_0x60000029c780;  1 drivers
L_0x7fcf32d946d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004121b90_0 .net/2u *"_ivl_116", 0 0, L_0x7fcf32d946d0;  1 drivers
L_0x7fcf32d94718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004121c20_0 .net/2u *"_ivl_118", 0 0, L_0x7fcf32d94718;  1 drivers
L_0x7fcf32d94760 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600004121cb0_0 .net/2u *"_ivl_122", 3 0, L_0x7fcf32d94760;  1 drivers
v0x600004121d40_0 .net *"_ivl_124", 0 0, L_0x60000029c8c0;  1 drivers
L_0x7fcf32d947a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004121dd0_0 .net/2u *"_ivl_126", 0 0, L_0x7fcf32d947a8;  1 drivers
L_0x7fcf32d947f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004121e60_0 .net/2u *"_ivl_128", 0 0, L_0x7fcf32d947f0;  1 drivers
v0x600004121ef0_0 .net *"_ivl_13", 2 0, L_0x60000029b8e0;  1 drivers
v0x600004121f80_0 .net *"_ivl_133", 0 0, L_0x60000029ca00;  1 drivers
v0x600004122010_0 .net *"_ivl_134", 0 0, L_0x600001827a30;  1 drivers
v0x6000041220a0_0 .net *"_ivl_137", 2 0, L_0x60000029caa0;  1 drivers
L_0x7fcf32d94838 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600004122130_0 .net/2u *"_ivl_138", 2 0, L_0x7fcf32d94838;  1 drivers
L_0x7fcf32d941c0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x6000041221c0_0 .net/2u *"_ivl_14", 2 0, L_0x7fcf32d941c0;  1 drivers
v0x600004122250_0 .net *"_ivl_143", 0 0, L_0x60000029cbe0;  1 drivers
v0x6000041222e0_0 .net *"_ivl_144", 0 0, L_0x600001827aa0;  1 drivers
v0x600004122370_0 .net *"_ivl_147", 0 0, L_0x60000029cc80;  1 drivers
v0x600004122400_0 .net *"_ivl_149", 1 0, L_0x60000029cd20;  1 drivers
v0x600004122490_0 .net *"_ivl_151", 0 0, L_0x60000029cdc0;  1 drivers
v0x600004122520_0 .net *"_ivl_152", 0 0, L_0x600001827b10;  1 drivers
L_0x7fcf32d94880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000041225b0_0 .net/2u *"_ivl_154", 0 0, L_0x7fcf32d94880;  1 drivers
L_0x7fcf32d948c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004122640_0 .net/2u *"_ivl_156", 0 0, L_0x7fcf32d948c8;  1 drivers
v0x6000041226d0_0 .net *"_ivl_158", 0 0, L_0x60000029ce60;  1 drivers
v0x600004122760_0 .net *"_ivl_16", 0 0, L_0x60000029b980;  1 drivers
L_0x7fcf32d94910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000041227f0_0 .net/2u *"_ivl_160", 0 0, L_0x7fcf32d94910;  1 drivers
L_0x7fcf32d94208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004122880_0 .net/2u *"_ivl_18", 0 0, L_0x7fcf32d94208;  1 drivers
L_0x7fcf32d940e8 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600004122910_0 .net/2u *"_ivl_2", 3 0, L_0x7fcf32d940e8;  1 drivers
L_0x7fcf32d94250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000041229a0_0 .net/2u *"_ivl_20", 0 0, L_0x7fcf32d94250;  1 drivers
v0x600004122a30_0 .net *"_ivl_27", 0 0, L_0x60000029bb60;  1 drivers
v0x600004122ac0_0 .net *"_ivl_28", 0 0, L_0x6000018275d0;  1 drivers
v0x600004122b50_0 .net *"_ivl_31", 0 0, L_0x60000029bc00;  1 drivers
v0x600004122be0_0 .net *"_ivl_33", 2 0, L_0x60000029bca0;  1 drivers
v0x600004122c70_0 .net *"_ivl_35", 0 0, L_0x60000029bd40;  1 drivers
v0x600004122d00_0 .net *"_ivl_36", 0 0, L_0x600001827640;  1 drivers
v0x600004122d90_0 .net *"_ivl_38", 0 0, L_0x6000018276b0;  1 drivers
v0x600004122e20_0 .net *"_ivl_4", 0 0, L_0x60000029b7a0;  1 drivers
L_0x7fcf32d94298 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x600004122eb0_0 .net/2u *"_ivl_40", 3 0, L_0x7fcf32d94298;  1 drivers
v0x600004122f40_0 .net *"_ivl_42", 0 0, L_0x60000029bde0;  1 drivers
v0x600004122fd0_0 .net *"_ivl_44", 0 0, L_0x600001827720;  1 drivers
L_0x7fcf32d942e0 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600004123060_0 .net/2u *"_ivl_46", 3 0, L_0x7fcf32d942e0;  1 drivers
v0x6000041230f0_0 .net *"_ivl_48", 0 0, L_0x60000029be80;  1 drivers
v0x600004123180_0 .net *"_ivl_50", 0 0, L_0x600001827800;  1 drivers
v0x600004123210_0 .net *"_ivl_53", 2 0, L_0x60000029bf20;  1 drivers
v0x6000041232a0_0 .net *"_ivl_55", 0 0, L_0x60000029c000;  1 drivers
v0x600004123330_0 .net *"_ivl_57", 0 0, L_0x60000029c0a0;  1 drivers
v0x6000041233c0_0 .net *"_ivl_58", 0 0, L_0x600001827790;  1 drivers
L_0x7fcf32d94130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004123450_0 .net/2u *"_ivl_6", 0 0, L_0x7fcf32d94130;  1 drivers
v0x6000041234e0_0 .net *"_ivl_60", 0 0, L_0x600001827870;  1 drivers
v0x600004123570_0 .net *"_ivl_65", 0 0, L_0x60000029c140;  1 drivers
v0x600004123600_0 .net *"_ivl_66", 0 0, L_0x600001827950;  1 drivers
L_0x7fcf32d94328 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600004123690_0 .net/2u *"_ivl_68", 3 0, L_0x7fcf32d94328;  1 drivers
v0x600004123720_0 .net *"_ivl_70", 0 0, L_0x60000029c1e0;  1 drivers
v0x6000041237b0_0 .net *"_ivl_72", 0 0, L_0x6000018279c0;  1 drivers
L_0x7fcf32d94370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004123840_0 .net/2u *"_ivl_74", 0 0, L_0x7fcf32d94370;  1 drivers
L_0x7fcf32d943b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000041238d0_0 .net/2u *"_ivl_76", 0 0, L_0x7fcf32d943b8;  1 drivers
L_0x7fcf32d94178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004123960_0 .net/2u *"_ivl_8", 0 0, L_0x7fcf32d94178;  1 drivers
L_0x7fcf32d94400 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000041239f0_0 .net/2u *"_ivl_80", 3 0, L_0x7fcf32d94400;  1 drivers
v0x600004123a80_0 .net *"_ivl_82", 0 0, L_0x60000029c3c0;  1 drivers
L_0x7fcf32d94448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004123b10_0 .net/2u *"_ivl_84", 0 0, L_0x7fcf32d94448;  1 drivers
L_0x7fcf32d94490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004123ba0_0 .net/2u *"_ivl_86", 0 0, L_0x7fcf32d94490;  1 drivers
L_0x7fcf32d944d8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600004123c30_0 .net/2u *"_ivl_90", 3 0, L_0x7fcf32d944d8;  1 drivers
v0x600004123cc0_0 .net *"_ivl_92", 0 0, L_0x60000029c320;  1 drivers
L_0x7fcf32d94520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004123d50_0 .net/2u *"_ivl_94", 0 0, L_0x7fcf32d94520;  1 drivers
L_0x7fcf32d94568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004123de0_0 .net/2u *"_ivl_96", 0 0, L_0x7fcf32d94568;  1 drivers
v0x600004123e70_0 .net "branch_inst", 0 0, L_0x60000029ba20;  alias, 1 drivers
v0x600004123f00_0 .net "branch_src", 0 0, L_0x60000029bac0;  alias, 1 drivers
v0x600004124000_0 .net "opcode", 3 0, L_0x60000029cfa0;  1 drivers
L_0x60000029b700 .reduce/and L_0x60000029cfa0;
L_0x60000029b7a0 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d940e8;
L_0x60000029b840 .functor MUXZ 1, L_0x7fcf32d94178, L_0x7fcf32d94130, L_0x60000029b7a0, C4<>;
L_0x60000029b8e0 .part L_0x60000029cfa0, 1, 3;
L_0x60000029b980 .cmp/eq 3, L_0x60000029b8e0, L_0x7fcf32d941c0;
L_0x60000029ba20 .functor MUXZ 1, L_0x7fcf32d94250, L_0x7fcf32d94208, L_0x60000029b980, C4<>;
L_0x60000029bac0 .part L_0x60000029cfa0, 0, 1;
L_0x60000029bb60 .part L_0x60000029cfa0, 3, 1;
L_0x60000029bc00 .part L_0x60000029cfa0, 3, 1;
L_0x60000029bca0 .part L_0x60000029cfa0, 0, 3;
L_0x60000029bd40 .reduce/nor L_0x60000029bca0;
L_0x60000029bde0 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d94298;
L_0x60000029be80 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d942e0;
L_0x60000029bf20 .part L_0x60000029cfa0, 1, 3;
L_0x60000029c000 .reduce/and L_0x60000029bf20;
L_0x60000029c0a0 .part L_0x60000029cfa0, 0, 1;
L_0x60000029c140 .part L_0x60000029cfa0, 3, 1;
L_0x60000029c1e0 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d94328;
L_0x60000029c280 .functor MUXZ 1, L_0x7fcf32d943b8, L_0x7fcf32d94370, L_0x6000018279c0, C4<>;
L_0x60000029c3c0 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d94400;
L_0x60000029c460 .functor MUXZ 1, L_0x7fcf32d94490, L_0x7fcf32d94448, L_0x60000029c3c0, C4<>;
L_0x60000029c320 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d944d8;
L_0x60000029c500 .functor MUXZ 1, L_0x7fcf32d94568, L_0x7fcf32d94520, L_0x60000029c320, C4<>;
L_0x60000029c5a0 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d945b0;
L_0x60000029c640 .functor MUXZ 1, L_0x7fcf32d94640, L_0x7fcf32d945f8, L_0x60000029c5a0, C4<>;
L_0x60000029c6e0 .part L_0x60000029cfa0, 1, 3;
L_0x60000029c780 .cmp/eq 3, L_0x60000029c6e0, L_0x7fcf32d94688;
L_0x60000029c820 .functor MUXZ 1, L_0x7fcf32d94718, L_0x7fcf32d946d0, L_0x60000029c780, C4<>;
L_0x60000029c8c0 .cmp/eq 4, L_0x60000029cfa0, L_0x7fcf32d94760;
L_0x60000029c960 .functor MUXZ 1, L_0x7fcf32d947f0, L_0x7fcf32d947a8, L_0x60000029c8c0, C4<>;
L_0x60000029ca00 .part L_0x60000029cfa0, 3, 1;
L_0x60000029caa0 .part L_0x60000029cfa0, 0, 3;
L_0x60000029cb40 .functor MUXZ 3, L_0x7fcf32d94838, L_0x60000029caa0, L_0x600001827a30, C4<>;
L_0x60000029cbe0 .part L_0x60000029cfa0, 3, 1;
L_0x60000029cc80 .part L_0x60000029cfa0, 2, 1;
L_0x60000029cd20 .part L_0x60000029cfa0, 0, 2;
L_0x60000029cdc0 .reduce/nand L_0x60000029cd20;
L_0x60000029ce60 .functor MUXZ 1, L_0x7fcf32d948c8, L_0x7fcf32d94880, L_0x600001827b10, C4<>;
L_0x60000029cf00 .functor MUXZ 1, L_0x7fcf32d94910, L_0x60000029ce60, L_0x600001827aa0, C4<>;
S_0x7fcf32c12fc0 .scope module, "data_memory" "memory1d" 7 335, 22 73 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x600002985380 .param/l "ADDR_WIDTH" 0 22 75, +C4<00000000000000000000000000010000>;
L_0x600001816ae0 .functor NOT 1, v0x60000030b570_0, C4<0>, C4<0>, C4<0>;
L_0x600001816b50 .functor AND 1, L_0x600001816bc0, L_0x600001816ae0, C4<1>, C4<1>;
v0x6000003e7570_0 .net *"_ivl_0", 0 0, L_0x600001816ae0;  1 drivers
L_0x7fcf32d95f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000003e7600_0 .net *"_ivl_11", 2 0, L_0x7fcf32d95f00;  1 drivers
v0x6000003e7690_0 .net *"_ivl_12", 15 0, L_0x600000567f20;  1 drivers
L_0x7fcf32d95f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003e7720_0 .net/2u *"_ivl_14", 15 0, L_0x7fcf32d95f48;  1 drivers
v0x6000003e77b0_0 .net *"_ivl_2", 0 0, L_0x600001816b50;  1 drivers
v0x6000003e7840_0 .net *"_ivl_4", 15 0, L_0x600000567d40;  1 drivers
v0x6000003e78d0_0 .net *"_ivl_7", 14 0, L_0x600000567de0;  1 drivers
v0x6000003e7960_0 .net *"_ivl_8", 17 0, L_0x600000567e80;  1 drivers
v0x6000003e79f0_0 .net "addr", 15 0, L_0x600001816a70;  alias, 1 drivers
v0x6000003e7a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003e7b10_0 .net "data_in", 15 0, L_0x600000567ca0;  alias, 1 drivers
v0x6000003e7ba0_0 .net "data_out", 15 0, L_0x600000578000;  alias, 1 drivers
v0x6000003e7c30_0 .net "enable", 0 0, L_0x600001816bc0;  1 drivers
v0x6000003e7cc0_0 .var "loaded", 0 0;
v0x6000003e7d50 .array "mem", 65535 0, 15 0;
v0x6000003e7de0_0 .net "rst", 0 0, L_0x600001816c30;  1 drivers
v0x6000003e7e70_0 .net "wr", 0 0, v0x60000030b570_0;  alias, 1 drivers
L_0x600000567d40 .array/port v0x6000003e7d50, L_0x600000567e80;
L_0x600000567de0 .part L_0x600001816a70, 1, 15;
L_0x600000567e80 .concat [ 15 3 0 0], L_0x600000567de0, L_0x7fcf32d95f00;
L_0x600000567f20 .concat [ 16 0 0 0], L_0x600000567d40;
L_0x600000578000 .functor MUXZ 16, L_0x7fcf32d95f48, L_0x600000567f20, L_0x600001816b50, C4<>;
S_0x7fcf329273b0 .scope module, "fdFlop" "F_D_Flops" 7 96, 23 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 16 "instruction_in";
    .port_info 4 /INPUT 16 "oldPC_in";
    .port_info 5 /INPUT 16 "newPC_in";
    .port_info 6 /OUTPUT 16 "instruction_out";
    .port_info 7 /OUTPUT 16 "oldPC_out";
    .port_info 8 /OUTPUT 16 "newPC_out";
    .port_info 9 /OUTPUT 1 "stopPC";
v0x600004107600_0 .net *"_ivl_1", 3 0, L_0x6000002ff2a0;  1 drivers
L_0x7fcf32d93098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x600004107690_0 .net/2u *"_ivl_2", 3 0, L_0x7fcf32d93098;  1 drivers
v0x600004107720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041077b0_0 .net "currentHalt", 0 0, L_0x6000002ff340;  1 drivers
v0x600004107840_0 .net "instruction_in", 15 0, L_0x6000002c8dc0;  alias, 1 drivers
v0x6000041078d0_0 .net8 "instruction_out", 15 0, p0x7fcf318aed18;  alias, 0 drivers, strength-aware
v0x600004107960_0 .net "newPC_in", 15 0, L_0x6000002cc320;  alias, 1 drivers
v0x6000041079f0_0 .net8 "newPC_out", 15 0, p0x7fcf318b2e88;  alias, 0 drivers, strength-aware
v0x600004107a80_0 .net "oldPC_in", 15 0, L_0x6000002c8aa0;  alias, 1 drivers
v0x600004107b10_0 .net8 "oldPC_out", 15 0, p0x7fcf318b6ff8;  alias, 0 drivers, strength-aware
v0x600004107ba0_0 .net "rst", 0 0, L_0x6000018515e0;  1 drivers
v0x600004107c30_0 .net8 "stopPC", 0 0, RS_0x7fcf32d18638;  alias, 2 drivers
v0x600004107cc0_0 .net "wen", 0 0, L_0x600001851570;  1 drivers
L_0x6000002ff2a0 .part L_0x6000002c8dc0, 12, 4;
L_0x6000002ff340 .cmp/eq 4, L_0x6000002ff2a0, L_0x7fcf32d93098;
S_0x7fcf32926f70 .scope module, "currentlyHalted" "BitReg" 23 24, 5 20 0, S_0x7fcf329273b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x60000183ae60 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000183af40 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
v0x600004138630_0 .net "D", 0 0, L_0x6000002ff340;  alias, 1 drivers
v0x6000041386c0_0 .net8 "Q", 0 0, RS_0x7fcf32d18638;  alias, 2 drivers
v0x600004138750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041387e0_0 .net "interQ", 0 0, L_0x60000183adf0;  1 drivers
v0x600004138870_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004138900_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32926c40 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fcf32926f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x60000183adf0 .functor BUFZ 1, v0x6000041381b0_0, C4<0>, C4<0>, C4<0>;
v0x6000003e7f00_0 .net "clk", 0 0, L_0x60000183ae60;  1 drivers
v0x600004138000_0 .net "d", 0 0, L_0x6000002ff340;  alias, 1 drivers
v0x600004138090_0 .net "q", 0 0, L_0x60000183adf0;  alias, 1 drivers
v0x600004138120_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000041381b0_0 .var "state", 0 0;
v0x600004138240_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
E_0x60000298dcc0 .event posedge, v0x6000003e7f00_0;
S_0x7fcf32926800 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fcf32926f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041382d0_0 .net "clk", 0 0, L_0x60000183af40;  1 drivers
v0x600004138360_0 .net "d", 0 0, L_0x60000183adf0;  alias, 1 drivers
v0x6000041383f0_0 .net8 "q", 0 0, RS_0x7fcf32d18638;  alias, 2 drivers
v0x600004138480_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004138510_0 .var "state", 0 0;
v0x6000041385a0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
E_0x60000298e140 .event posedge, v0x6000041382d0_0;
S_0x7fcf329264d0 .scope module, "reg_inst" "Register" 23 27, 5 98 0, S_0x7fcf329273b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004132c70_0 .net8 "Bitline1", 15 0, p0x7fcf318aed18;  alias, 0 drivers, strength-aware
o0x7fcf32d1c7d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000032083a0 .island tran;
p0x7fcf32d1c7d8 .port I0x6000032083a0, o0x7fcf32d1c7d8;
v0x600004132d00_0 .net8 "Bitline2", 15 0, p0x7fcf32d1c7d8;  0 drivers, strength-aware
v0x600004132d90_0 .net "D", 15 0, L_0x6000002c8dc0;  alias, 1 drivers
L_0x7fcf32d930e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004132e20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  1 drivers
L_0x7fcf32d93128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004132eb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  1 drivers
v0x600004132f40_0 .net "WriteReg", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004132fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004133060_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f0820 .part L_0x6000002c8dc0, 0, 1;
L_0x6000002f08c0 .part L_0x6000002c8dc0, 1, 1;
L_0x6000002f0960 .part L_0x6000002c8dc0, 2, 1;
L_0x6000002f0a00 .part L_0x6000002c8dc0, 3, 1;
L_0x6000002f0aa0 .part L_0x6000002c8dc0, 4, 1;
L_0x6000002f0b40 .part L_0x6000002c8dc0, 5, 1;
L_0x6000002f0be0 .part L_0x6000002c8dc0, 6, 1;
L_0x6000002f0c80 .part L_0x6000002c8dc0, 7, 1;
L_0x6000002f0d20 .part L_0x6000002c8dc0, 8, 1;
L_0x6000002f0dc0 .part L_0x6000002c8dc0, 9, 1;
L_0x6000002f0e60 .part L_0x6000002c8dc0, 10, 1;
L_0x6000002f0f00 .part L_0x6000002c8dc0, 11, 1;
L_0x6000002f0fa0 .part L_0x6000002c8dc0, 12, 1;
L_0x6000002f1040 .part L_0x6000002c8dc0, 13, 1;
L_0x6000002f10e0 .part L_0x6000002c8dc0, 14, 1;
L_0x6000002f1180 .part L_0x6000002c8dc0, 15, 1;
p0x7fcf32d189f8 .port I0x6000032081e0, L_0x600001817090;
 .tranvp 16 1 0, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d189f8;
p0x7fcf32d18e48 .port I0x6000032081e0, L_0x600001817170;
 .tranvp 16 1 1, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d18e48;
p0x7fcf32d19238 .port I0x6000032081e0, L_0x600001817250;
 .tranvp 16 1 2, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d19238;
p0x7fcf32d19628 .port I0x6000032081e0, L_0x600001817330;
 .tranvp 16 1 3, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d19628;
p0x7fcf32d19a18 .port I0x6000032081e0, L_0x600001817410;
 .tranvp 16 1 4, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d19a18;
p0x7fcf32d19e08 .port I0x6000032081e0, L_0x6000018174f0;
 .tranvp 16 1 5, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d19e08;
p0x7fcf32d1a1f8 .port I0x6000032081e0, L_0x6000018175d0;
 .tranvp 16 1 6, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1a1f8;
p0x7fcf32d1a5e8 .port I0x6000032081e0, L_0x6000018176b0;
 .tranvp 16 1 7, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1a5e8;
p0x7fcf32d1a9d8 .port I0x6000032081e0, L_0x600001817790;
 .tranvp 16 1 8, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1a9d8;
p0x7fcf32d1adc8 .port I0x6000032081e0, L_0x600001817870;
 .tranvp 16 1 9, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1adc8;
p0x7fcf32d1b1b8 .port I0x6000032081e0, L_0x600001817950;
 .tranvp 16 1 10, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1b1b8;
p0x7fcf32d1b5a8 .port I0x6000032081e0, L_0x600001817a30;
 .tranvp 16 1 11, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1b5a8;
p0x7fcf32d1b998 .port I0x6000032081e0, L_0x600001817b10;
 .tranvp 16 1 12, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1b998;
p0x7fcf32d1bd88 .port I0x6000032081e0, L_0x600001817bf0;
 .tranvp 16 1 13, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1bd88;
p0x7fcf32d1c178 .port I0x6000032081e0, L_0x600001817cd0;
 .tranvp 16 1 14, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1c178;
p0x7fcf32d1c568 .port I0x6000032081e0, L_0x600001817db0;
 .tranvp 16 1 15, I0x6000032081e0, p0x7fcf318aed18 p0x7fcf32d1c568;
p0x7fcf32d18a28 .port I0x6000032083a0, L_0x600001817100;
 .tranvp 16 1 0, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d18a28;
p0x7fcf32d18e78 .port I0x6000032083a0, L_0x6000018171e0;
 .tranvp 16 1 1, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d18e78;
p0x7fcf32d19268 .port I0x6000032083a0, L_0x6000018172c0;
 .tranvp 16 1 2, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d19268;
p0x7fcf32d19658 .port I0x6000032083a0, L_0x6000018173a0;
 .tranvp 16 1 3, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d19658;
p0x7fcf32d19a48 .port I0x6000032083a0, L_0x600001817480;
 .tranvp 16 1 4, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d19a48;
p0x7fcf32d19e38 .port I0x6000032083a0, L_0x600001817560;
 .tranvp 16 1 5, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d19e38;
p0x7fcf32d1a228 .port I0x6000032083a0, L_0x600001817640;
 .tranvp 16 1 6, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1a228;
p0x7fcf32d1a618 .port I0x6000032083a0, L_0x600001817720;
 .tranvp 16 1 7, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1a618;
p0x7fcf32d1aa08 .port I0x6000032083a0, L_0x600001817800;
 .tranvp 16 1 8, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1aa08;
p0x7fcf32d1adf8 .port I0x6000032083a0, L_0x6000018178e0;
 .tranvp 16 1 9, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1adf8;
p0x7fcf32d1b1e8 .port I0x6000032083a0, L_0x6000018179c0;
 .tranvp 16 1 10, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1b1e8;
p0x7fcf32d1b5d8 .port I0x6000032083a0, L_0x600001817aa0;
 .tranvp 16 1 11, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1b5d8;
p0x7fcf32d1b9c8 .port I0x6000032083a0, L_0x600001817b80;
 .tranvp 16 1 12, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1b9c8;
p0x7fcf32d1bdb8 .port I0x6000032083a0, L_0x600001817c60;
 .tranvp 16 1 13, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1bdb8;
p0x7fcf32d1c1a8 .port I0x6000032083a0, L_0x600001817d40;
 .tranvp 16 1 14, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1c1a8;
p0x7fcf32d1c598 .port I0x6000032083a0, L_0x600001817e20;
 .tranvp 16 1 15, I0x6000032083a0, p0x7fcf32d1c7d8 p0x7fcf32d1c598;
S_0x7fcf32926090 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817090 .functor BUFT 1, L_0x6000002ff3e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d18b18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817100 .functor BUFT 1, o0x7fcf32d18b18, C4<0>, C4<0>, C4<0>;
v0x600004138cf0_0 .net8 "Bitline1", 0 0, p0x7fcf32d189f8;  1 drivers, strength-aware
v0x600004138d80_0 .net8 "Bitline2", 0 0, p0x7fcf32d18a28;  1 drivers, strength-aware
v0x600004138e10_0 .net "D", 0 0, L_0x6000002f0820;  1 drivers
v0x600004138ea0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x600004138f30_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x600004138fc0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004139050_0 .net *"_ivl_0", 0 0, L_0x6000002ff3e0;  1 drivers
v0x6000041390e0_0 .net *"_ivl_6", 0 0, L_0x6000002ff480;  1 drivers
; Elide local net with no drivers, v0x600004139170_0 name=_ivl_8
v0x600004139200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004139290_0 .net "dffOut", 0 0, v0x600004138bd0_0;  1 drivers
v0x600004139320_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ff3e0 .functor MUXZ 1, v0x600004138bd0_0, L_0x6000002f0820, L_0x600001851570, C4<>;
L_0x6000002ff480 .functor MUXZ 1, v0x600004138bd0_0, L_0x6000002f0820, L_0x600001851570, C4<>;
S_0x7fcf32925d60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32926090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004138990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004138a20_0 .net "d", 0 0, L_0x6000002f0820;  alias, 1 drivers
v0x600004138ab0_0 .net "q", 0 0, v0x600004138bd0_0;  alias, 1 drivers
v0x600004138b40_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004138bd0_0 .var "state", 0 0;
v0x600004138c60_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32925920 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817170 .functor BUFT 1, L_0x6000002ff520, C4<0>, C4<0>, C4<0>;
o0x7fcf32d18f08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018171e0 .functor BUFT 1, o0x7fcf32d18f08, C4<0>, C4<0>, C4<0>;
v0x600004139710_0 .net8 "Bitline1", 0 0, p0x7fcf32d18e48;  1 drivers, strength-aware
v0x6000041397a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d18e78;  1 drivers, strength-aware
v0x600004139830_0 .net "D", 0 0, L_0x6000002f08c0;  1 drivers
v0x6000041398c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x600004139950_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x6000041399e0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004139a70_0 .net *"_ivl_0", 0 0, L_0x6000002ff520;  1 drivers
v0x600004139b00_0 .net *"_ivl_6", 0 0, L_0x6000002ff5c0;  1 drivers
; Elide local net with no drivers, v0x600004139b90_0 name=_ivl_8
v0x600004139c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004139cb0_0 .net "dffOut", 0 0, v0x6000041395f0_0;  1 drivers
v0x600004139d40_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ff520 .functor MUXZ 1, v0x6000041395f0_0, L_0x6000002f08c0, L_0x600001851570, C4<>;
L_0x6000002ff5c0 .functor MUXZ 1, v0x6000041395f0_0, L_0x6000002f08c0, L_0x600001851570, C4<>;
S_0x7fcf329255f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32925920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041393b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004139440_0 .net "d", 0 0, L_0x6000002f08c0;  alias, 1 drivers
v0x6000041394d0_0 .net "q", 0 0, v0x6000041395f0_0;  alias, 1 drivers
v0x600004139560_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000041395f0_0 .var "state", 0 0;
v0x600004139680_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf329251b0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817250 .functor BUFT 1, L_0x6000002ff660, C4<0>, C4<0>, C4<0>;
o0x7fcf32d192f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018172c0 .functor BUFT 1, o0x7fcf32d192f8, C4<0>, C4<0>, C4<0>;
v0x60000413a130_0 .net8 "Bitline1", 0 0, p0x7fcf32d19238;  1 drivers, strength-aware
v0x60000413a1c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d19268;  1 drivers, strength-aware
v0x60000413a250_0 .net "D", 0 0, L_0x6000002f0960;  1 drivers
v0x60000413a2e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413a370_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413a400_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413a490_0 .net *"_ivl_0", 0 0, L_0x6000002ff660;  1 drivers
v0x60000413a520_0 .net *"_ivl_6", 0 0, L_0x6000002ff700;  1 drivers
; Elide local net with no drivers, v0x60000413a5b0_0 name=_ivl_8
v0x60000413a640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413a6d0_0 .net "dffOut", 0 0, v0x60000413a010_0;  1 drivers
v0x60000413a760_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ff660 .functor MUXZ 1, v0x60000413a010_0, L_0x6000002f0960, L_0x600001851570, C4<>;
L_0x6000002ff700 .functor MUXZ 1, v0x60000413a010_0, L_0x6000002f0960, L_0x600001851570, C4<>;
S_0x7fcf32924e80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf329251b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004139dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004139e60_0 .net "d", 0 0, L_0x6000002f0960;  alias, 1 drivers
v0x600004139ef0_0 .net "q", 0 0, v0x60000413a010_0;  alias, 1 drivers
v0x600004139f80_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413a010_0 .var "state", 0 0;
v0x60000413a0a0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32924a40 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817330 .functor BUFT 1, L_0x6000002ff7a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d196e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018173a0 .functor BUFT 1, o0x7fcf32d196e8, C4<0>, C4<0>, C4<0>;
v0x60000413ab50_0 .net8 "Bitline1", 0 0, p0x7fcf32d19628;  1 drivers, strength-aware
v0x60000413abe0_0 .net8 "Bitline2", 0 0, p0x7fcf32d19658;  1 drivers, strength-aware
v0x60000413ac70_0 .net "D", 0 0, L_0x6000002f0a00;  1 drivers
v0x60000413ad00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413ad90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413ae20_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413aeb0_0 .net *"_ivl_0", 0 0, L_0x6000002ff7a0;  1 drivers
v0x60000413af40_0 .net *"_ivl_6", 0 0, L_0x6000002ff840;  1 drivers
; Elide local net with no drivers, v0x60000413afd0_0 name=_ivl_8
v0x60000413b060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413b0f0_0 .net "dffOut", 0 0, v0x60000413aa30_0;  1 drivers
v0x60000413b180_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ff7a0 .functor MUXZ 1, v0x60000413aa30_0, L_0x6000002f0a00, L_0x600001851570, C4<>;
L_0x6000002ff840 .functor MUXZ 1, v0x60000413aa30_0, L_0x6000002f0a00, L_0x600001851570, C4<>;
S_0x7fcf32955a60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32924a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413a7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413a880_0 .net "d", 0 0, L_0x6000002f0a00;  alias, 1 drivers
v0x60000413a910_0 .net "q", 0 0, v0x60000413aa30_0;  alias, 1 drivers
v0x60000413a9a0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413aa30_0 .var "state", 0 0;
v0x60000413aac0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3290e200 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817410 .functor BUFT 1, L_0x6000002ff8e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d19ad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817480 .functor BUFT 1, o0x7fcf32d19ad8, C4<0>, C4<0>, C4<0>;
v0x60000413b570_0 .net8 "Bitline1", 0 0, p0x7fcf32d19a18;  1 drivers, strength-aware
v0x60000413b600_0 .net8 "Bitline2", 0 0, p0x7fcf32d19a48;  1 drivers, strength-aware
v0x60000413b690_0 .net "D", 0 0, L_0x6000002f0aa0;  1 drivers
v0x60000413b720_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413b7b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413b840_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413b8d0_0 .net *"_ivl_0", 0 0, L_0x6000002ff8e0;  1 drivers
v0x60000413b960_0 .net *"_ivl_6", 0 0, L_0x6000002ff980;  1 drivers
; Elide local net with no drivers, v0x60000413b9f0_0 name=_ivl_8
v0x60000413ba80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413bb10_0 .net "dffOut", 0 0, v0x60000413b450_0;  1 drivers
v0x60000413bba0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ff8e0 .functor MUXZ 1, v0x60000413b450_0, L_0x6000002f0aa0, L_0x600001851570, C4<>;
L_0x6000002ff980 .functor MUXZ 1, v0x60000413b450_0, L_0x6000002f0aa0, L_0x600001851570, C4<>;
S_0x7fcf3290ded0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413b210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413b2a0_0 .net "d", 0 0, L_0x6000002f0aa0;  alias, 1 drivers
v0x60000413b330_0 .net "q", 0 0, v0x60000413b450_0;  alias, 1 drivers
v0x60000413b3c0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413b450_0 .var "state", 0 0;
v0x60000413b4e0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3290da90 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018174f0 .functor BUFT 1, L_0x6000002ffa20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d19ec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817560 .functor BUFT 1, o0x7fcf32d19ec8, C4<0>, C4<0>, C4<0>;
v0x60000413c000_0 .net8 "Bitline1", 0 0, p0x7fcf32d19e08;  1 drivers, strength-aware
v0x60000413c090_0 .net8 "Bitline2", 0 0, p0x7fcf32d19e38;  1 drivers, strength-aware
v0x60000413c120_0 .net "D", 0 0, L_0x6000002f0b40;  1 drivers
v0x60000413c1b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413c240_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413c2d0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413c360_0 .net *"_ivl_0", 0 0, L_0x6000002ffa20;  1 drivers
v0x60000413c3f0_0 .net *"_ivl_6", 0 0, L_0x6000002ffac0;  1 drivers
; Elide local net with no drivers, v0x60000413c480_0 name=_ivl_8
v0x60000413c510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413c5a0_0 .net "dffOut", 0 0, v0x60000413be70_0;  1 drivers
v0x60000413c630_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ffa20 .functor MUXZ 1, v0x60000413be70_0, L_0x6000002f0b40, L_0x600001851570, C4<>;
L_0x6000002ffac0 .functor MUXZ 1, v0x60000413be70_0, L_0x6000002f0b40, L_0x600001851570, C4<>;
S_0x7fcf3290d760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290da90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413bc30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413bcc0_0 .net "d", 0 0, L_0x6000002f0b40;  alias, 1 drivers
v0x60000413bd50_0 .net "q", 0 0, v0x60000413be70_0;  alias, 1 drivers
v0x60000413bde0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413be70_0 .var "state", 0 0;
v0x60000413bf00_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3290d320 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018175d0 .functor BUFT 1, L_0x6000002ffb60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1a2b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817640 .functor BUFT 1, o0x7fcf32d1a2b8, C4<0>, C4<0>, C4<0>;
v0x60000413ca20_0 .net8 "Bitline1", 0 0, p0x7fcf32d1a1f8;  1 drivers, strength-aware
v0x60000413cab0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1a228;  1 drivers, strength-aware
v0x60000413cb40_0 .net "D", 0 0, L_0x6000002f0be0;  1 drivers
v0x60000413cbd0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413cc60_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413ccf0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413cd80_0 .net *"_ivl_0", 0 0, L_0x6000002ffb60;  1 drivers
v0x60000413ce10_0 .net *"_ivl_6", 0 0, L_0x6000002ffc00;  1 drivers
; Elide local net with no drivers, v0x60000413cea0_0 name=_ivl_8
v0x60000413cf30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413cfc0_0 .net "dffOut", 0 0, v0x60000413c900_0;  1 drivers
v0x60000413d050_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ffb60 .functor MUXZ 1, v0x60000413c900_0, L_0x6000002f0be0, L_0x600001851570, C4<>;
L_0x6000002ffc00 .functor MUXZ 1, v0x60000413c900_0, L_0x6000002f0be0, L_0x600001851570, C4<>;
S_0x7fcf3290cff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290d320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413c6c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413c750_0 .net "d", 0 0, L_0x6000002f0be0;  alias, 1 drivers
v0x60000413c7e0_0 .net "q", 0 0, v0x60000413c900_0;  alias, 1 drivers
v0x60000413c870_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413c900_0 .var "state", 0 0;
v0x60000413c990_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3290feb0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018176b0 .functor BUFT 1, L_0x6000002ffca0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1a6a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817720 .functor BUFT 1, o0x7fcf32d1a6a8, C4<0>, C4<0>, C4<0>;
v0x60000413d440_0 .net8 "Bitline1", 0 0, p0x7fcf32d1a5e8;  1 drivers, strength-aware
v0x60000413d4d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1a618;  1 drivers, strength-aware
v0x60000413d560_0 .net "D", 0 0, L_0x6000002f0c80;  1 drivers
v0x60000413d5f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413d680_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413d710_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413d7a0_0 .net *"_ivl_0", 0 0, L_0x6000002ffca0;  1 drivers
v0x60000413d830_0 .net *"_ivl_6", 0 0, L_0x6000002ffd40;  1 drivers
; Elide local net with no drivers, v0x60000413d8c0_0 name=_ivl_8
v0x60000413d950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413d9e0_0 .net "dffOut", 0 0, v0x60000413d320_0;  1 drivers
v0x60000413da70_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ffca0 .functor MUXZ 1, v0x60000413d320_0, L_0x6000002f0c80, L_0x600001851570, C4<>;
L_0x6000002ffd40 .functor MUXZ 1, v0x60000413d320_0, L_0x6000002f0c80, L_0x600001851570, C4<>;
S_0x7fcf3290fa70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290feb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413d0e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413d170_0 .net "d", 0 0, L_0x6000002f0c80;  alias, 1 drivers
v0x60000413d200_0 .net "q", 0 0, v0x60000413d320_0;  alias, 1 drivers
v0x60000413d290_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413d320_0 .var "state", 0 0;
v0x60000413d3b0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3290f740 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817790 .functor BUFT 1, L_0x6000002ffde0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1aa98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817800 .functor BUFT 1, o0x7fcf32d1aa98, C4<0>, C4<0>, C4<0>;
v0x60000413de60_0 .net8 "Bitline1", 0 0, p0x7fcf32d1a9d8;  1 drivers, strength-aware
v0x60000413def0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1aa08;  1 drivers, strength-aware
v0x60000413df80_0 .net "D", 0 0, L_0x6000002f0d20;  1 drivers
v0x60000413e010_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413e0a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413e130_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413e1c0_0 .net *"_ivl_0", 0 0, L_0x6000002ffde0;  1 drivers
v0x60000413e250_0 .net *"_ivl_6", 0 0, L_0x6000002ffe80;  1 drivers
; Elide local net with no drivers, v0x60000413e2e0_0 name=_ivl_8
v0x60000413e370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413e400_0 .net "dffOut", 0 0, v0x60000413dd40_0;  1 drivers
v0x60000413e490_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002ffde0 .functor MUXZ 1, v0x60000413dd40_0, L_0x6000002f0d20, L_0x600001851570, C4<>;
L_0x6000002ffe80 .functor MUXZ 1, v0x60000413dd40_0, L_0x6000002f0d20, L_0x600001851570, C4<>;
S_0x7fcf3290f300 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290f740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413db00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413db90_0 .net "d", 0 0, L_0x6000002f0d20;  alias, 1 drivers
v0x60000413dc20_0 .net "q", 0 0, v0x60000413dd40_0;  alias, 1 drivers
v0x60000413dcb0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413dd40_0 .var "state", 0 0;
v0x60000413ddd0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3290efd0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817870 .functor BUFT 1, L_0x6000002fff20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1ae88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018178e0 .functor BUFT 1, o0x7fcf32d1ae88, C4<0>, C4<0>, C4<0>;
v0x60000413e880_0 .net8 "Bitline1", 0 0, p0x7fcf32d1adc8;  1 drivers, strength-aware
v0x60000413e910_0 .net8 "Bitline2", 0 0, p0x7fcf32d1adf8;  1 drivers, strength-aware
v0x60000413e9a0_0 .net "D", 0 0, L_0x6000002f0dc0;  1 drivers
v0x60000413ea30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413eac0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413eb50_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413ebe0_0 .net *"_ivl_0", 0 0, L_0x6000002fff20;  1 drivers
v0x60000413ec70_0 .net *"_ivl_6", 0 0, L_0x6000002f0000;  1 drivers
; Elide local net with no drivers, v0x60000413ed00_0 name=_ivl_8
v0x60000413ed90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413ee20_0 .net "dffOut", 0 0, v0x60000413e760_0;  1 drivers
v0x60000413eeb0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002fff20 .functor MUXZ 1, v0x60000413e760_0, L_0x6000002f0dc0, L_0x600001851570, C4<>;
L_0x6000002f0000 .functor MUXZ 1, v0x60000413e760_0, L_0x6000002f0dc0, L_0x600001851570, C4<>;
S_0x7fcf3290eb90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3290efd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413e520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413e5b0_0 .net "d", 0 0, L_0x6000002f0dc0;  alias, 1 drivers
v0x60000413e640_0 .net "q", 0 0, v0x60000413e760_0;  alias, 1 drivers
v0x60000413e6d0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413e760_0 .var "state", 0 0;
v0x60000413e7f0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32953db0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817950 .functor BUFT 1, L_0x6000002f00a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1b278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018179c0 .functor BUFT 1, o0x7fcf32d1b278, C4<0>, C4<0>, C4<0>;
v0x60000413f2a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d1b1b8;  1 drivers, strength-aware
v0x60000413f330_0 .net8 "Bitline2", 0 0, p0x7fcf32d1b1e8;  1 drivers, strength-aware
v0x60000413f3c0_0 .net "D", 0 0, L_0x6000002f0e60;  1 drivers
v0x60000413f450_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413f4e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x60000413f570_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000413f600_0 .net *"_ivl_0", 0 0, L_0x6000002f00a0;  1 drivers
v0x60000413f690_0 .net *"_ivl_6", 0 0, L_0x6000002f0140;  1 drivers
; Elide local net with no drivers, v0x60000413f720_0 name=_ivl_8
v0x60000413f7b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413f840_0 .net "dffOut", 0 0, v0x60000413f180_0;  1 drivers
v0x60000413f8d0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f00a0 .functor MUXZ 1, v0x60000413f180_0, L_0x6000002f0e60, L_0x600001851570, C4<>;
L_0x6000002f0140 .functor MUXZ 1, v0x60000413f180_0, L_0x6000002f0e60, L_0x600001851570, C4<>;
S_0x7fcf3294b8e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32953db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413ef40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413efd0_0 .net "d", 0 0, L_0x6000002f0e60;  alias, 1 drivers
v0x60000413f060_0 .net "q", 0 0, v0x60000413f180_0;  alias, 1 drivers
v0x60000413f0f0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413f180_0 .var "state", 0 0;
v0x60000413f210_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32943410 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817a30 .functor BUFT 1, L_0x6000002f01e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1b668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817aa0 .functor BUFT 1, o0x7fcf32d1b668, C4<0>, C4<0>, C4<0>;
v0x60000413fcc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d1b5a8;  1 drivers, strength-aware
v0x60000413fd50_0 .net8 "Bitline2", 0 0, p0x7fcf32d1b5d8;  1 drivers, strength-aware
v0x60000413fde0_0 .net "D", 0 0, L_0x6000002f0f00;  1 drivers
v0x60000413fe70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x60000413ff00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x600004130000_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004130090_0 .net *"_ivl_0", 0 0, L_0x6000002f01e0;  1 drivers
v0x600004130120_0 .net *"_ivl_6", 0 0, L_0x6000002f0280;  1 drivers
; Elide local net with no drivers, v0x6000041301b0_0 name=_ivl_8
v0x600004130240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041302d0_0 .net "dffOut", 0 0, v0x60000413fba0_0;  1 drivers
v0x600004130360_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f01e0 .functor MUXZ 1, v0x60000413fba0_0, L_0x6000002f0f00, L_0x600001851570, C4<>;
L_0x6000002f0280 .functor MUXZ 1, v0x60000413fba0_0, L_0x6000002f0f00, L_0x600001851570, C4<>;
S_0x7fcf329310f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32943410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000413f960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000413f9f0_0 .net "d", 0 0, L_0x6000002f0f00;  alias, 1 drivers
v0x60000413fa80_0 .net "q", 0 0, v0x60000413fba0_0;  alias, 1 drivers
v0x60000413fb10_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000413fba0_0 .var "state", 0 0;
v0x60000413fc30_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3292cf10 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817b10 .functor BUFT 1, L_0x6000002f0320, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1ba58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817b80 .functor BUFT 1, o0x7fcf32d1ba58, C4<0>, C4<0>, C4<0>;
v0x600004130750_0 .net8 "Bitline1", 0 0, p0x7fcf32d1b998;  1 drivers, strength-aware
v0x6000041307e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1b9c8;  1 drivers, strength-aware
v0x600004130870_0 .net "D", 0 0, L_0x6000002f0fa0;  1 drivers
v0x600004130900_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x600004130990_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x600004130a20_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004130ab0_0 .net *"_ivl_0", 0 0, L_0x6000002f0320;  1 drivers
v0x600004130b40_0 .net *"_ivl_6", 0 0, L_0x6000002f03c0;  1 drivers
; Elide local net with no drivers, v0x600004130bd0_0 name=_ivl_8
v0x600004130c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004130cf0_0 .net "dffOut", 0 0, v0x600004130630_0;  1 drivers
v0x600004130d80_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f0320 .functor MUXZ 1, v0x600004130630_0, L_0x6000002f0fa0, L_0x600001851570, C4<>;
L_0x6000002f03c0 .functor MUXZ 1, v0x600004130630_0, L_0x6000002f0fa0, L_0x600001851570, C4<>;
S_0x7fcf329394b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3292cf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041303f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004130480_0 .net "d", 0 0, L_0x6000002f0fa0;  alias, 1 drivers
v0x600004130510_0 .net "q", 0 0, v0x600004130630_0;  alias, 1 drivers
v0x6000041305a0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004130630_0 .var "state", 0 0;
v0x6000041306c0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf329352d0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817bf0 .functor BUFT 1, L_0x6000002f0460, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1be48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817c60 .functor BUFT 1, o0x7fcf32d1be48, C4<0>, C4<0>, C4<0>;
v0x600004131170_0 .net8 "Bitline1", 0 0, p0x7fcf32d1bd88;  1 drivers, strength-aware
v0x600004131200_0 .net8 "Bitline2", 0 0, p0x7fcf32d1bdb8;  1 drivers, strength-aware
v0x600004131290_0 .net "D", 0 0, L_0x6000002f1040;  1 drivers
v0x600004131320_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x6000041313b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x600004131440_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041314d0_0 .net *"_ivl_0", 0 0, L_0x6000002f0460;  1 drivers
v0x600004131560_0 .net *"_ivl_6", 0 0, L_0x6000002f0500;  1 drivers
; Elide local net with no drivers, v0x6000041315f0_0 name=_ivl_8
v0x600004131680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004131710_0 .net "dffOut", 0 0, v0x600004131050_0;  1 drivers
v0x6000041317a0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f0460 .functor MUXZ 1, v0x600004131050_0, L_0x6000002f1040, L_0x600001851570, C4<>;
L_0x6000002f0500 .functor MUXZ 1, v0x600004131050_0, L_0x6000002f1040, L_0x600001851570, C4<>;
S_0x7fcf3292c8b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf329352d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004130e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004130ea0_0 .net "d", 0 0, L_0x6000002f1040;  alias, 1 drivers
v0x600004130f30_0 .net "q", 0 0, v0x600004131050_0;  alias, 1 drivers
v0x600004130fc0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004131050_0 .var "state", 0 0;
v0x6000041310e0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32907f30 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817cd0 .functor BUFT 1, L_0x6000002f05a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1c238 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817d40 .functor BUFT 1, o0x7fcf32d1c238, C4<0>, C4<0>, C4<0>;
v0x600004131b90_0 .net8 "Bitline1", 0 0, p0x7fcf32d1c178;  1 drivers, strength-aware
v0x600004131c20_0 .net8 "Bitline2", 0 0, p0x7fcf32d1c1a8;  1 drivers, strength-aware
v0x600004131cb0_0 .net "D", 0 0, L_0x6000002f10e0;  1 drivers
v0x600004131d40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x600004131dd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x600004131e60_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004131ef0_0 .net *"_ivl_0", 0 0, L_0x6000002f05a0;  1 drivers
v0x600004131f80_0 .net *"_ivl_6", 0 0, L_0x6000002f0640;  1 drivers
; Elide local net with no drivers, v0x600004132010_0 name=_ivl_8
v0x6000041320a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004132130_0 .net "dffOut", 0 0, v0x600004131a70_0;  1 drivers
v0x6000041321c0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f05a0 .functor MUXZ 1, v0x600004131a70_0, L_0x6000002f10e0, L_0x600001851570, C4<>;
L_0x6000002f0640 .functor MUXZ 1, v0x600004131a70_0, L_0x6000002f10e0, L_0x600001851570, C4<>;
S_0x7fcf329077c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32907f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004131830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041318c0_0 .net "d", 0 0, L_0x6000002f10e0;  alias, 1 drivers
v0x600004131950_0 .net "q", 0 0, v0x600004131a70_0;  alias, 1 drivers
v0x6000041319e0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004131a70_0 .var "state", 0 0;
v0x600004131b00_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf329101e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf329264d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817db0 .functor BUFT 1, L_0x6000002f06e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1c628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817e20 .functor BUFT 1, o0x7fcf32d1c628, C4<0>, C4<0>, C4<0>;
v0x6000041325b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d1c568;  1 drivers, strength-aware
v0x600004132640_0 .net8 "Bitline2", 0 0, p0x7fcf32d1c598;  1 drivers, strength-aware
v0x6000041326d0_0 .net "D", 0 0, L_0x6000002f1180;  1 drivers
v0x600004132760_0 .net "ReadEnable1", 0 0, L_0x7fcf32d930e0;  alias, 1 drivers
v0x6000041327f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93128;  alias, 1 drivers
v0x600004132880_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004132910_0 .net *"_ivl_0", 0 0, L_0x6000002f06e0;  1 drivers
v0x6000041329a0_0 .net *"_ivl_6", 0 0, L_0x6000002f0780;  1 drivers
; Elide local net with no drivers, v0x600004132a30_0 name=_ivl_8
v0x600004132ac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004132b50_0 .net "dffOut", 0 0, v0x600004132490_0;  1 drivers
v0x600004132be0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f06e0 .functor MUXZ 1, v0x600004132490_0, L_0x6000002f1180, L_0x600001851570, C4<>;
L_0x6000002f0780 .functor MUXZ 1, v0x600004132490_0, L_0x6000002f1180, L_0x600001851570, C4<>;
S_0x7fcf32910620 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf329101e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004132250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041322e0_0 .net "d", 0 0, L_0x6000002f1180;  alias, 1 drivers
v0x600004132370_0 .net "q", 0 0, v0x600004132490_0;  alias, 1 drivers
v0x600004132400_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004132490_0 .var "state", 0 0;
v0x600004132520_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32906170 .scope module, "reg_newPC" "Register" 23 35, 5 98 0, S_0x7fcf329273b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003cb840_0 .net8 "Bitline1", 15 0, p0x7fcf318b2e88;  alias, 0 drivers, strength-aware
o0x7fcf32d20918 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003208960 .island tran;
p0x7fcf32d20918 .port I0x600003208960, o0x7fcf32d20918;
v0x6000003cb8d0_0 .net8 "Bitline2", 15 0, p0x7fcf32d20918;  0 drivers, strength-aware
v0x6000003cb960_0 .net "D", 15 0, L_0x6000002cc320;  alias, 1 drivers
L_0x7fcf32d93200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003cb9f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  1 drivers
L_0x7fcf32d93248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003cba80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  1 drivers
v0x6000003cbb10_0 .net "WriteReg", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000003cbba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cbc30_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f4320 .part L_0x6000002cc320, 0, 1;
L_0x6000002f43c0 .part L_0x6000002cc320, 1, 1;
L_0x6000002f4460 .part L_0x6000002cc320, 2, 1;
L_0x6000002f4500 .part L_0x6000002cc320, 3, 1;
L_0x6000002f45a0 .part L_0x6000002cc320, 4, 1;
L_0x6000002f4640 .part L_0x6000002cc320, 5, 1;
L_0x6000002f46e0 .part L_0x6000002cc320, 6, 1;
L_0x6000002f4780 .part L_0x6000002cc320, 7, 1;
L_0x6000002f4820 .part L_0x6000002cc320, 8, 1;
L_0x6000002f48c0 .part L_0x6000002cc320, 9, 1;
L_0x6000002f4960 .part L_0x6000002cc320, 10, 1;
L_0x6000002f4a00 .part L_0x6000002cc320, 11, 1;
L_0x6000002f4aa0 .part L_0x6000002cc320, 12, 1;
L_0x6000002f4b40 .part L_0x6000002cc320, 13, 1;
L_0x6000002f4be0 .part L_0x6000002cc320, 14, 1;
L_0x6000002f4c80 .part L_0x6000002cc320, 15, 1;
p0x7fcf32d1cb38 .port I0x600003208820, L_0x6000018e8cb0;
 .tranvp 16 1 0, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1cb38;
p0x7fcf32d1cf88 .port I0x600003208820, L_0x6000018e8d90;
 .tranvp 16 1 1, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1cf88;
p0x7fcf32d1d378 .port I0x600003208820, L_0x6000018e8e70;
 .tranvp 16 1 2, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1d378;
p0x7fcf32d1d768 .port I0x600003208820, L_0x6000018e8f50;
 .tranvp 16 1 3, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1d768;
p0x7fcf32d1db58 .port I0x600003208820, L_0x6000018e9030;
 .tranvp 16 1 4, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1db58;
p0x7fcf32d1df48 .port I0x600003208820, L_0x6000018e9110;
 .tranvp 16 1 5, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1df48;
p0x7fcf32d1e338 .port I0x600003208820, L_0x6000018e91f0;
 .tranvp 16 1 6, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1e338;
p0x7fcf32d1e728 .port I0x600003208820, L_0x6000018e92d0;
 .tranvp 16 1 7, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1e728;
p0x7fcf32d1eb18 .port I0x600003208820, L_0x6000018e93b0;
 .tranvp 16 1 8, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1eb18;
p0x7fcf32d1ef08 .port I0x600003208820, L_0x6000018e9490;
 .tranvp 16 1 9, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1ef08;
p0x7fcf32d1f2f8 .port I0x600003208820, L_0x6000018e9570;
 .tranvp 16 1 10, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1f2f8;
p0x7fcf32d1f6e8 .port I0x600003208820, L_0x6000018e9650;
 .tranvp 16 1 11, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1f6e8;
p0x7fcf32d1fad8 .port I0x600003208820, L_0x6000018e9730;
 .tranvp 16 1 12, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1fad8;
p0x7fcf32d1fec8 .port I0x600003208820, L_0x6000018e9810;
 .tranvp 16 1 13, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d1fec8;
p0x7fcf32d202b8 .port I0x600003208820, L_0x6000018e98f0;
 .tranvp 16 1 14, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d202b8;
p0x7fcf32d206a8 .port I0x600003208820, L_0x6000018e99d0;
 .tranvp 16 1 15, I0x600003208820, p0x7fcf318b2e88 p0x7fcf32d206a8;
p0x7fcf32d1cb68 .port I0x600003208960, L_0x6000018e8d20;
 .tranvp 16 1 0, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1cb68;
p0x7fcf32d1cfb8 .port I0x600003208960, L_0x6000018e8e00;
 .tranvp 16 1 1, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1cfb8;
p0x7fcf32d1d3a8 .port I0x600003208960, L_0x6000018e8ee0;
 .tranvp 16 1 2, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1d3a8;
p0x7fcf32d1d798 .port I0x600003208960, L_0x6000018e8fc0;
 .tranvp 16 1 3, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1d798;
p0x7fcf32d1db88 .port I0x600003208960, L_0x6000018e90a0;
 .tranvp 16 1 4, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1db88;
p0x7fcf32d1df78 .port I0x600003208960, L_0x6000018e9180;
 .tranvp 16 1 5, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1df78;
p0x7fcf32d1e368 .port I0x600003208960, L_0x6000018e9260;
 .tranvp 16 1 6, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1e368;
p0x7fcf32d1e758 .port I0x600003208960, L_0x6000018e9340;
 .tranvp 16 1 7, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1e758;
p0x7fcf32d1eb48 .port I0x600003208960, L_0x6000018e9420;
 .tranvp 16 1 8, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1eb48;
p0x7fcf32d1ef38 .port I0x600003208960, L_0x6000018e9500;
 .tranvp 16 1 9, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1ef38;
p0x7fcf32d1f328 .port I0x600003208960, L_0x6000018e95e0;
 .tranvp 16 1 10, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1f328;
p0x7fcf32d1f718 .port I0x600003208960, L_0x6000018e96c0;
 .tranvp 16 1 11, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1f718;
p0x7fcf32d1fb08 .port I0x600003208960, L_0x6000018e97a0;
 .tranvp 16 1 12, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1fb08;
p0x7fcf32d1fef8 .port I0x600003208960, L_0x6000018e9880;
 .tranvp 16 1 13, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d1fef8;
p0x7fcf32d202e8 .port I0x600003208960, L_0x6000018e9960;
 .tranvp 16 1 14, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d202e8;
p0x7fcf32d206d8 .port I0x600003208960, L_0x6000018e9a40;
 .tranvp 16 1 15, I0x600003208960, p0x7fcf32d20918 p0x7fcf32d206d8;
S_0x7fcf32905a00 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8cb0 .functor BUFT 1, L_0x6000002f3020, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1cc58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8d20 .functor BUFT 1, o0x7fcf32d1cc58, C4<0>, C4<0>, C4<0>;
v0x600004133450_0 .net8 "Bitline1", 0 0, p0x7fcf32d1cb38;  1 drivers, strength-aware
v0x6000041334e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1cb68;  1 drivers, strength-aware
v0x600004133570_0 .net "D", 0 0, L_0x6000002f4320;  1 drivers
v0x600004133600_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004133690_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004133720_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041337b0_0 .net *"_ivl_0", 0 0, L_0x6000002f3020;  1 drivers
v0x600004133840_0 .net *"_ivl_6", 0 0, L_0x6000002f30c0;  1 drivers
; Elide local net with no drivers, v0x6000041338d0_0 name=_ivl_8
v0x600004133960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041339f0_0 .net "dffOut", 0 0, v0x600004133330_0;  1 drivers
v0x600004133a80_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3020 .functor MUXZ 1, v0x600004133330_0, L_0x6000002f4320, L_0x600001851570, C4<>;
L_0x6000002f30c0 .functor MUXZ 1, v0x600004133330_0, L_0x6000002f4320, L_0x600001851570, C4<>;
S_0x7fcf32905290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32905a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041330f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004133180_0 .net "d", 0 0, L_0x6000002f4320;  alias, 1 drivers
v0x600004133210_0 .net "q", 0 0, v0x600004133330_0;  alias, 1 drivers
v0x6000041332a0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004133330_0 .var "state", 0 0;
v0x6000041333c0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32904b20 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8d90 .functor BUFT 1, L_0x6000002f3160, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1d048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8e00 .functor BUFT 1, o0x7fcf32d1d048, C4<0>, C4<0>, C4<0>;
v0x600004133e70_0 .net8 "Bitline1", 0 0, p0x7fcf32d1cf88;  1 drivers, strength-aware
v0x600004133f00_0 .net8 "Bitline2", 0 0, p0x7fcf32d1cfb8;  1 drivers, strength-aware
v0x600004134000_0 .net "D", 0 0, L_0x6000002f43c0;  1 drivers
v0x600004134090_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004134120_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000041341b0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004134240_0 .net *"_ivl_0", 0 0, L_0x6000002f3160;  1 drivers
v0x6000041342d0_0 .net *"_ivl_6", 0 0, L_0x6000002f3200;  1 drivers
; Elide local net with no drivers, v0x600004134360_0 name=_ivl_8
v0x6000041343f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004134480_0 .net "dffOut", 0 0, v0x600004133d50_0;  1 drivers
v0x600004134510_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3160 .functor MUXZ 1, v0x600004133d50_0, L_0x6000002f43c0, L_0x600001851570, C4<>;
L_0x6000002f3200 .functor MUXZ 1, v0x600004133d50_0, L_0x6000002f43c0, L_0x600001851570, C4<>;
S_0x7fcf329043b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32904b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004133b10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004133ba0_0 .net "d", 0 0, L_0x6000002f43c0;  alias, 1 drivers
v0x600004133c30_0 .net "q", 0 0, v0x600004133d50_0;  alias, 1 drivers
v0x600004133cc0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004133d50_0 .var "state", 0 0;
v0x600004133de0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf30fa8530 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8e70 .functor BUFT 1, L_0x6000002f32a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1d438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8ee0 .functor BUFT 1, o0x7fcf32d1d438, C4<0>, C4<0>, C4<0>;
v0x600004134900_0 .net8 "Bitline1", 0 0, p0x7fcf32d1d378;  1 drivers, strength-aware
v0x600004134990_0 .net8 "Bitline2", 0 0, p0x7fcf32d1d3a8;  1 drivers, strength-aware
v0x600004134a20_0 .net "D", 0 0, L_0x6000002f4460;  1 drivers
v0x600004134ab0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004134b40_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004134bd0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004134c60_0 .net *"_ivl_0", 0 0, L_0x6000002f32a0;  1 drivers
v0x600004134cf0_0 .net *"_ivl_6", 0 0, L_0x6000002f3340;  1 drivers
; Elide local net with no drivers, v0x600004134d80_0 name=_ivl_8
v0x600004134e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004134ea0_0 .net "dffOut", 0 0, v0x6000041347e0_0;  1 drivers
v0x600004134f30_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f32a0 .functor MUXZ 1, v0x6000041347e0_0, L_0x6000002f4460, L_0x600001851570, C4<>;
L_0x6000002f3340 .functor MUXZ 1, v0x6000041347e0_0, L_0x6000002f4460, L_0x600001851570, C4<>;
S_0x7fcf30fa86a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf30fa8530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041345a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004134630_0 .net "d", 0 0, L_0x6000002f4460;  alias, 1 drivers
v0x6000041346c0_0 .net "q", 0 0, v0x6000041347e0_0;  alias, 1 drivers
v0x600004134750_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000041347e0_0 .var "state", 0 0;
v0x600004134870_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3294fac0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8f50 .functor BUFT 1, L_0x6000002f33e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1d828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8fc0 .functor BUFT 1, o0x7fcf32d1d828, C4<0>, C4<0>, C4<0>;
v0x600004135320_0 .net8 "Bitline1", 0 0, p0x7fcf32d1d768;  1 drivers, strength-aware
v0x6000041353b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1d798;  1 drivers, strength-aware
v0x600004135440_0 .net "D", 0 0, L_0x6000002f4500;  1 drivers
v0x6000041354d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004135560_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000041355f0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004135680_0 .net *"_ivl_0", 0 0, L_0x6000002f33e0;  1 drivers
v0x600004135710_0 .net *"_ivl_6", 0 0, L_0x6000002f3480;  1 drivers
; Elide local net with no drivers, v0x6000041357a0_0 name=_ivl_8
v0x600004135830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041358c0_0 .net "dffOut", 0 0, v0x600004135200_0;  1 drivers
v0x600004135950_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f33e0 .functor MUXZ 1, v0x600004135200_0, L_0x6000002f4500, L_0x600001851570, C4<>;
L_0x6000002f3480 .functor MUXZ 1, v0x600004135200_0, L_0x6000002f4500, L_0x600001851570, C4<>;
S_0x7fcf3294fc30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3294fac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004134fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004135050_0 .net "d", 0 0, L_0x6000002f4500;  alias, 1 drivers
v0x6000041350e0_0 .net "q", 0 0, v0x600004135200_0;  alias, 1 drivers
v0x600004135170_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004135200_0 .var "state", 0 0;
v0x600004135290_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf329475f0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9030 .functor BUFT 1, L_0x6000002f3520, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1dc18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e90a0 .functor BUFT 1, o0x7fcf32d1dc18, C4<0>, C4<0>, C4<0>;
v0x600004135d40_0 .net8 "Bitline1", 0 0, p0x7fcf32d1db58;  1 drivers, strength-aware
v0x600004135dd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1db88;  1 drivers, strength-aware
v0x600004135e60_0 .net "D", 0 0, L_0x6000002f45a0;  1 drivers
v0x600004135ef0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004135f80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004136010_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041360a0_0 .net *"_ivl_0", 0 0, L_0x6000002f3520;  1 drivers
v0x600004136130_0 .net *"_ivl_6", 0 0, L_0x6000002f35c0;  1 drivers
; Elide local net with no drivers, v0x6000041361c0_0 name=_ivl_8
v0x600004136250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041362e0_0 .net "dffOut", 0 0, v0x600004135c20_0;  1 drivers
v0x600004136370_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3520 .functor MUXZ 1, v0x600004135c20_0, L_0x6000002f45a0, L_0x600001851570, C4<>;
L_0x6000002f35c0 .functor MUXZ 1, v0x600004135c20_0, L_0x6000002f45a0, L_0x600001851570, C4<>;
S_0x7fcf32947760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf329475f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041359e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004135a70_0 .net "d", 0 0, L_0x6000002f45a0;  alias, 1 drivers
v0x600004135b00_0 .net "q", 0 0, v0x600004135c20_0;  alias, 1 drivers
v0x600004135b90_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004135c20_0 .var "state", 0 0;
v0x600004135cb0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32953640 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9110 .functor BUFT 1, L_0x6000002f3660, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1e008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9180 .functor BUFT 1, o0x7fcf32d1e008, C4<0>, C4<0>, C4<0>;
v0x600004136760_0 .net8 "Bitline1", 0 0, p0x7fcf32d1df48;  1 drivers, strength-aware
v0x6000041367f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1df78;  1 drivers, strength-aware
v0x600004136880_0 .net "D", 0 0, L_0x6000002f4640;  1 drivers
v0x600004136910_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000041369a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004136a30_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004136ac0_0 .net *"_ivl_0", 0 0, L_0x6000002f3660;  1 drivers
v0x600004136b50_0 .net *"_ivl_6", 0 0, L_0x6000002f3700;  1 drivers
; Elide local net with no drivers, v0x600004136be0_0 name=_ivl_8
v0x600004136c70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004136d00_0 .net "dffOut", 0 0, v0x600004136640_0;  1 drivers
v0x600004136d90_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3660 .functor MUXZ 1, v0x600004136640_0, L_0x6000002f4640, L_0x600001851570, C4<>;
L_0x6000002f3700 .functor MUXZ 1, v0x600004136640_0, L_0x6000002f4640, L_0x600001851570, C4<>;
S_0x7fcf329537b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32953640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004136400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004136490_0 .net "d", 0 0, L_0x6000002f4640;  alias, 1 drivers
v0x600004136520_0 .net "q", 0 0, v0x600004136640_0;  alias, 1 drivers
v0x6000041365b0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004136640_0 .var "state", 0 0;
v0x6000041366d0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3294f350 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e91f0 .functor BUFT 1, L_0x6000002f37a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1e3f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9260 .functor BUFT 1, o0x7fcf32d1e3f8, C4<0>, C4<0>, C4<0>;
v0x600004137180_0 .net8 "Bitline1", 0 0, p0x7fcf32d1e338;  1 drivers, strength-aware
v0x600004137210_0 .net8 "Bitline2", 0 0, p0x7fcf32d1e368;  1 drivers, strength-aware
v0x6000041372a0_0 .net "D", 0 0, L_0x6000002f46e0;  1 drivers
v0x600004137330_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000041373c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004137450_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041374e0_0 .net *"_ivl_0", 0 0, L_0x6000002f37a0;  1 drivers
v0x600004137570_0 .net *"_ivl_6", 0 0, L_0x6000002f3840;  1 drivers
; Elide local net with no drivers, v0x600004137600_0 name=_ivl_8
v0x600004137690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004137720_0 .net "dffOut", 0 0, v0x600004137060_0;  1 drivers
v0x6000041377b0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f37a0 .functor MUXZ 1, v0x600004137060_0, L_0x6000002f46e0, L_0x600001851570, C4<>;
L_0x6000002f3840 .functor MUXZ 1, v0x600004137060_0, L_0x6000002f46e0, L_0x600001851570, C4<>;
S_0x7fcf3294f4c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3294f350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004136e20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004136eb0_0 .net "d", 0 0, L_0x6000002f46e0;  alias, 1 drivers
v0x600004136f40_0 .net "q", 0 0, v0x600004137060_0;  alias, 1 drivers
v0x600004136fd0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004137060_0 .var "state", 0 0;
v0x6000041370f0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf3294b170 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e92d0 .functor BUFT 1, L_0x6000002f38e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1e7e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9340 .functor BUFT 1, o0x7fcf32d1e7e8, C4<0>, C4<0>, C4<0>;
v0x600004137ba0_0 .net8 "Bitline1", 0 0, p0x7fcf32d1e728;  1 drivers, strength-aware
v0x600004137c30_0 .net8 "Bitline2", 0 0, p0x7fcf32d1e758;  1 drivers, strength-aware
v0x600004137cc0_0 .net "D", 0 0, L_0x6000002f4780;  1 drivers
v0x600004137d50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004137de0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004137e70_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004137f00_0 .net *"_ivl_0", 0 0, L_0x6000002f38e0;  1 drivers
v0x600004108000_0 .net *"_ivl_6", 0 0, L_0x6000002f3980;  1 drivers
; Elide local net with no drivers, v0x600004108090_0 name=_ivl_8
v0x600004108120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041081b0_0 .net "dffOut", 0 0, v0x600004137a80_0;  1 drivers
v0x600004108240_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f38e0 .functor MUXZ 1, v0x600004137a80_0, L_0x6000002f4780, L_0x600001851570, C4<>;
L_0x6000002f3980 .functor MUXZ 1, v0x600004137a80_0, L_0x6000002f4780, L_0x600001851570, C4<>;
S_0x7fcf3294b2e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf3294b170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004137840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041378d0_0 .net "d", 0 0, L_0x6000002f4780;  alias, 1 drivers
v0x600004137960_0 .net "q", 0 0, v0x600004137a80_0;  alias, 1 drivers
v0x6000041379f0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004137a80_0 .var "state", 0 0;
v0x600004137b10_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32946e80 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e93b0 .functor BUFT 1, L_0x6000002f3a20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1ebd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9420 .functor BUFT 1, o0x7fcf32d1ebd8, C4<0>, C4<0>, C4<0>;
v0x600004108630_0 .net8 "Bitline1", 0 0, p0x7fcf32d1eb18;  1 drivers, strength-aware
v0x6000041086c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1eb48;  1 drivers, strength-aware
v0x600004108750_0 .net "D", 0 0, L_0x6000002f4820;  1 drivers
v0x6000041087e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004108870_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004108900_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004108990_0 .net *"_ivl_0", 0 0, L_0x6000002f3a20;  1 drivers
v0x600004108a20_0 .net *"_ivl_6", 0 0, L_0x6000002f3ac0;  1 drivers
; Elide local net with no drivers, v0x600004108ab0_0 name=_ivl_8
v0x600004108b40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004108bd0_0 .net "dffOut", 0 0, v0x600004108510_0;  1 drivers
v0x600004108c60_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3a20 .functor MUXZ 1, v0x600004108510_0, L_0x6000002f4820, L_0x600001851570, C4<>;
L_0x6000002f3ac0 .functor MUXZ 1, v0x600004108510_0, L_0x6000002f4820, L_0x600001851570, C4<>;
S_0x7fcf32946ff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32946e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041082d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004108360_0 .net "d", 0 0, L_0x6000002f4820;  alias, 1 drivers
v0x6000041083f0_0 .net "q", 0 0, v0x600004108510_0;  alias, 1 drivers
v0x600004108480_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004108510_0 .var "state", 0 0;
v0x6000041085a0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32942ca0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9490 .functor BUFT 1, L_0x6000002f3b60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1efc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9500 .functor BUFT 1, o0x7fcf32d1efc8, C4<0>, C4<0>, C4<0>;
v0x600004109050_0 .net8 "Bitline1", 0 0, p0x7fcf32d1ef08;  1 drivers, strength-aware
v0x6000041090e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1ef38;  1 drivers, strength-aware
v0x600004109170_0 .net "D", 0 0, L_0x6000002f48c0;  1 drivers
v0x600004109200_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x600004109290_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x600004109320_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041093b0_0 .net *"_ivl_0", 0 0, L_0x6000002f3b60;  1 drivers
v0x600004109440_0 .net *"_ivl_6", 0 0, L_0x6000002f3c00;  1 drivers
; Elide local net with no drivers, v0x6000041094d0_0 name=_ivl_8
v0x600004109560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c8120_0 .net "dffOut", 0 0, v0x600004108f30_0;  1 drivers
v0x6000003c81b0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3b60 .functor MUXZ 1, v0x600004108f30_0, L_0x6000002f48c0, L_0x600001851570, C4<>;
L_0x6000002f3c00 .functor MUXZ 1, v0x600004108f30_0, L_0x6000002f48c0, L_0x600001851570, C4<>;
S_0x7fcf32942e10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32942ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004108cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004108d80_0 .net "d", 0 0, L_0x6000002f48c0;  alias, 1 drivers
v0x600004108e10_0 .net "q", 0 0, v0x600004108f30_0;  alias, 1 drivers
v0x600004108ea0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004108f30_0 .var "state", 0 0;
v0x600004108fc0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1da00 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9570 .functor BUFT 1, L_0x6000002f3ca0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1f3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e95e0 .functor BUFT 1, o0x7fcf32d1f3b8, C4<0>, C4<0>, C4<0>;
v0x6000003c85a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d1f2f8;  1 drivers, strength-aware
v0x6000003c8630_0 .net8 "Bitline2", 0 0, p0x7fcf32d1f328;  1 drivers, strength-aware
v0x6000003c86c0_0 .net "D", 0 0, L_0x6000002f4960;  1 drivers
v0x6000003c8750_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000003c87e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000003c8870_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000003c8900_0 .net *"_ivl_0", 0 0, L_0x6000002f3ca0;  1 drivers
v0x6000003c8990_0 .net *"_ivl_6", 0 0, L_0x6000002f3d40;  1 drivers
; Elide local net with no drivers, v0x6000003c8a20_0 name=_ivl_8
v0x6000003c8ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c8b40_0 .net "dffOut", 0 0, v0x6000003c8480_0;  1 drivers
v0x6000003c8bd0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3ca0 .functor MUXZ 1, v0x6000003c8480_0, L_0x6000002f4960, L_0x600001851570, C4<>;
L_0x6000002f3d40 .functor MUXZ 1, v0x6000003c8480_0, L_0x6000002f4960, L_0x600001851570, C4<>;
S_0x7fcf31d1db70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1da00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c8240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c82d0_0 .net "d", 0 0, L_0x6000002f4960;  alias, 1 drivers
v0x6000003c8360_0 .net "q", 0 0, v0x6000003c8480_0;  alias, 1 drivers
v0x6000003c83f0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003c8480_0 .var "state", 0 0;
v0x6000003c8510_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1dce0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9650 .functor BUFT 1, L_0x6000002f3de0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1f7a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e96c0 .functor BUFT 1, o0x7fcf32d1f7a8, C4<0>, C4<0>, C4<0>;
v0x6000003c8fc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d1f6e8;  1 drivers, strength-aware
v0x6000003c9050_0 .net8 "Bitline2", 0 0, p0x7fcf32d1f718;  1 drivers, strength-aware
v0x6000003c90e0_0 .net "D", 0 0, L_0x6000002f4a00;  1 drivers
v0x6000003c9170_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000003c9200_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000003c9290_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000003c9320_0 .net *"_ivl_0", 0 0, L_0x6000002f3de0;  1 drivers
v0x6000003c93b0_0 .net *"_ivl_6", 0 0, L_0x6000002f3e80;  1 drivers
; Elide local net with no drivers, v0x6000003c9440_0 name=_ivl_8
v0x6000003c94d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c9560_0 .net "dffOut", 0 0, v0x6000003c8ea0_0;  1 drivers
v0x6000003c95f0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3de0 .functor MUXZ 1, v0x6000003c8ea0_0, L_0x6000002f4a00, L_0x600001851570, C4<>;
L_0x6000002f3e80 .functor MUXZ 1, v0x6000003c8ea0_0, L_0x6000002f4a00, L_0x600001851570, C4<>;
S_0x7fcf31d1de50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c8c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c8cf0_0 .net "d", 0 0, L_0x6000002f4a00;  alias, 1 drivers
v0x6000003c8d80_0 .net "q", 0 0, v0x6000003c8ea0_0;  alias, 1 drivers
v0x6000003c8e10_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003c8ea0_0 .var "state", 0 0;
v0x6000003c8f30_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1dfc0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9730 .functor BUFT 1, L_0x60000021b020, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1fb98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e97a0 .functor BUFT 1, o0x7fcf32d1fb98, C4<0>, C4<0>, C4<0>;
v0x60000416c240_0 .net8 "Bitline1", 0 0, p0x7fcf32d1fad8;  1 drivers, strength-aware
v0x60000416c2d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1fb08;  1 drivers, strength-aware
v0x60000416c360_0 .net "D", 0 0, L_0x6000002f4aa0;  1 drivers
v0x60000416c3f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x60000416c480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x60000416c510_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000416c5a0_0 .net *"_ivl_0", 0 0, L_0x60000021b020;  1 drivers
v0x60000416c630_0 .net *"_ivl_6", 0 0, L_0x60000021af80;  1 drivers
; Elide local net with no drivers, v0x60000416c6c0_0 name=_ivl_8
v0x60000416c750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416c7e0_0 .net "dffOut", 0 0, v0x6000003c98c0_0;  1 drivers
v0x60000416c870_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x60000021b020 .functor MUXZ 1, v0x6000003c98c0_0, L_0x6000002f4aa0, L_0x600001851570, C4<>;
L_0x60000021af80 .functor MUXZ 1, v0x6000003c98c0_0, L_0x6000002f4aa0, L_0x600001851570, C4<>;
S_0x7fcf31d1e130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1dfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c9680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c9710_0 .net "d", 0 0, L_0x6000002f4aa0;  alias, 1 drivers
v0x6000003c97a0_0 .net "q", 0 0, v0x6000003c98c0_0;  alias, 1 drivers
v0x6000003c9830_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003c98c0_0 .var "state", 0 0;
v0x6000003c9950_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31cea6f0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9810 .functor BUFT 1, L_0x6000002f3f20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d1ff88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9880 .functor BUFT 1, o0x7fcf32d1ff88, C4<0>, C4<0>, C4<0>;
v0x6000003c9d40_0 .net8 "Bitline1", 0 0, p0x7fcf32d1fec8;  1 drivers, strength-aware
v0x6000003c9dd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d1fef8;  1 drivers, strength-aware
v0x6000003c9e60_0 .net "D", 0 0, L_0x6000002f4b40;  1 drivers
v0x6000003c9ef0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000003c9f80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000003ca010_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000003ca0a0_0 .net *"_ivl_0", 0 0, L_0x6000002f3f20;  1 drivers
v0x6000003ca130_0 .net *"_ivl_6", 0 0, L_0x6000002f4000;  1 drivers
; Elide local net with no drivers, v0x6000003ca1c0_0 name=_ivl_8
v0x6000003ca250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ca2e0_0 .net "dffOut", 0 0, v0x6000003c9c20_0;  1 drivers
v0x6000003ca370_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f3f20 .functor MUXZ 1, v0x6000003c9c20_0, L_0x6000002f4b40, L_0x600001851570, C4<>;
L_0x6000002f4000 .functor MUXZ 1, v0x6000003c9c20_0, L_0x6000002f4b40, L_0x600001851570, C4<>;
S_0x7fcf31cec1a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cea6f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c99e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003c9a70_0 .net "d", 0 0, L_0x6000002f4b40;  alias, 1 drivers
v0x6000003c9b00_0 .net "q", 0 0, v0x6000003c9c20_0;  alias, 1 drivers
v0x6000003c9b90_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003c9c20_0 .var "state", 0 0;
v0x6000003c9cb0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1e2a0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e98f0 .functor BUFT 1, L_0x6000002f40a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d20378 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9960 .functor BUFT 1, o0x7fcf32d20378, C4<0>, C4<0>, C4<0>;
v0x6000003ca760_0 .net8 "Bitline1", 0 0, p0x7fcf32d202b8;  1 drivers, strength-aware
v0x6000003ca7f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d202e8;  1 drivers, strength-aware
v0x6000003ca880_0 .net "D", 0 0, L_0x6000002f4be0;  1 drivers
v0x6000003ca910_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000003ca9a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000003caa30_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000003caac0_0 .net *"_ivl_0", 0 0, L_0x6000002f40a0;  1 drivers
v0x6000003cab50_0 .net *"_ivl_6", 0 0, L_0x6000002f4140;  1 drivers
; Elide local net with no drivers, v0x6000003cabe0_0 name=_ivl_8
v0x6000003cac70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cad00_0 .net "dffOut", 0 0, v0x6000003ca640_0;  1 drivers
v0x6000003cad90_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f40a0 .functor MUXZ 1, v0x6000003ca640_0, L_0x6000002f4be0, L_0x600001851570, C4<>;
L_0x6000002f4140 .functor MUXZ 1, v0x6000003ca640_0, L_0x6000002f4be0, L_0x600001851570, C4<>;
S_0x7fcf31d1e410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1e2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ca400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003ca490_0 .net "d", 0 0, L_0x6000002f4be0;  alias, 1 drivers
v0x6000003ca520_0 .net "q", 0 0, v0x6000003ca640_0;  alias, 1 drivers
v0x6000003ca5b0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003ca640_0 .var "state", 0 0;
v0x6000003ca6d0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1e580 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32906170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e99d0 .functor BUFT 1, L_0x6000002f41e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d20768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9a40 .functor BUFT 1, o0x7fcf32d20768, C4<0>, C4<0>, C4<0>;
v0x6000003cb180_0 .net8 "Bitline1", 0 0, p0x7fcf32d206a8;  1 drivers, strength-aware
v0x6000003cb210_0 .net8 "Bitline2", 0 0, p0x7fcf32d206d8;  1 drivers, strength-aware
v0x6000003cb2a0_0 .net "D", 0 0, L_0x6000002f4c80;  1 drivers
v0x6000003cb330_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93200;  alias, 1 drivers
v0x6000003cb3c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93248;  alias, 1 drivers
v0x6000003cb450_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000003cb4e0_0 .net *"_ivl_0", 0 0, L_0x6000002f41e0;  1 drivers
v0x6000003cb570_0 .net *"_ivl_6", 0 0, L_0x6000002f4280;  1 drivers
; Elide local net with no drivers, v0x6000003cb600_0 name=_ivl_8
v0x6000003cb690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cb720_0 .net "dffOut", 0 0, v0x6000003cb060_0;  1 drivers
v0x6000003cb7b0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f41e0 .functor MUXZ 1, v0x6000003cb060_0, L_0x6000002f4c80, L_0x600001851570, C4<>;
L_0x6000002f4280 .functor MUXZ 1, v0x6000003cb060_0, L_0x6000002f4c80, L_0x600001851570, C4<>;
S_0x7fcf31d1e6f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1e580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cae20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003caeb0_0 .net "d", 0 0, L_0x6000002f4c80;  alias, 1 drivers
v0x6000003caf40_0 .net "q", 0 0, v0x6000003cb060_0;  alias, 1 drivers
v0x6000003cafd0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003cb060_0 .var "state", 0 0;
v0x6000003cb0f0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1ec60 .scope module, "reg_oldPC" "Register" 23 31, 5 98 0, S_0x7fcf329273b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004107180_0 .net8 "Bitline1", 15 0, p0x7fcf318b6ff8;  alias, 0 drivers, strength-aware
o0x7fcf32d24a28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000032086c0 .island tran;
p0x7fcf32d24a28 .port I0x6000032086c0, o0x7fcf32d24a28;
v0x600004107210_0 .net8 "Bitline2", 15 0, p0x7fcf32d24a28;  0 drivers, strength-aware
v0x6000041072a0_0 .net "D", 15 0, L_0x6000002c8aa0;  alias, 1 drivers
L_0x7fcf32d93170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600004107330_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  1 drivers
L_0x7fcf32d931b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000041073c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  1 drivers
v0x600004107450_0 .net "WriteReg", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041074e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004107570_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f2620 .part L_0x6000002c8aa0, 0, 1;
L_0x6000002f26c0 .part L_0x6000002c8aa0, 1, 1;
L_0x6000002f2760 .part L_0x6000002c8aa0, 2, 1;
L_0x6000002f2800 .part L_0x6000002c8aa0, 3, 1;
L_0x6000002f28a0 .part L_0x6000002c8aa0, 4, 1;
L_0x6000002f2940 .part L_0x6000002c8aa0, 5, 1;
L_0x6000002f29e0 .part L_0x6000002c8aa0, 6, 1;
L_0x6000002f2a80 .part L_0x6000002c8aa0, 7, 1;
L_0x6000002f2b20 .part L_0x6000002c8aa0, 8, 1;
L_0x6000002f2bc0 .part L_0x6000002c8aa0, 9, 1;
L_0x6000002f2c60 .part L_0x6000002c8aa0, 10, 1;
L_0x6000002f2d00 .part L_0x6000002c8aa0, 11, 1;
L_0x6000002f2da0 .part L_0x6000002c8aa0, 12, 1;
L_0x6000002f2e40 .part L_0x6000002c8aa0, 13, 1;
L_0x6000002f2ee0 .part L_0x6000002c8aa0, 14, 1;
L_0x6000002f2f80 .part L_0x6000002c8aa0, 15, 1;
p0x7fcf32d20c48 .port I0x600003208540, L_0x600001817e90;
 .tranvp 16 1 0, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d20c48;
p0x7fcf32d21098 .port I0x600003208540, L_0x600001817f70;
 .tranvp 16 1 1, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d21098;
p0x7fcf32d21488 .port I0x600003208540, L_0x6000018e8070;
 .tranvp 16 1 2, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d21488;
p0x7fcf32d21878 .port I0x600003208540, L_0x6000018e8150;
 .tranvp 16 1 3, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d21878;
p0x7fcf32d21c68 .port I0x600003208540, L_0x6000018e8230;
 .tranvp 16 1 4, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d21c68;
p0x7fcf32d22058 .port I0x600003208540, L_0x6000018e8310;
 .tranvp 16 1 5, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d22058;
p0x7fcf32d22448 .port I0x600003208540, L_0x6000018e83f0;
 .tranvp 16 1 6, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d22448;
p0x7fcf32d22838 .port I0x600003208540, L_0x6000018e84d0;
 .tranvp 16 1 7, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d22838;
p0x7fcf32d22c28 .port I0x600003208540, L_0x6000018e85b0;
 .tranvp 16 1 8, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d22c28;
p0x7fcf32d23018 .port I0x600003208540, L_0x6000018e8690;
 .tranvp 16 1 9, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d23018;
p0x7fcf32d23408 .port I0x600003208540, L_0x6000018e8770;
 .tranvp 16 1 10, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d23408;
p0x7fcf32d237f8 .port I0x600003208540, L_0x6000018e8850;
 .tranvp 16 1 11, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d237f8;
p0x7fcf32d23be8 .port I0x600003208540, L_0x6000018e8930;
 .tranvp 16 1 12, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d23be8;
p0x7fcf32d23fd8 .port I0x600003208540, L_0x6000018e8a10;
 .tranvp 16 1 13, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d23fd8;
p0x7fcf32d243c8 .port I0x600003208540, L_0x6000018e8af0;
 .tranvp 16 1 14, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d243c8;
p0x7fcf32d247b8 .port I0x600003208540, L_0x6000018e8bd0;
 .tranvp 16 1 15, I0x600003208540, p0x7fcf318b6ff8 p0x7fcf32d247b8;
p0x7fcf32d20c78 .port I0x6000032086c0, L_0x600001817f00;
 .tranvp 16 1 0, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d20c78;
p0x7fcf32d210c8 .port I0x6000032086c0, L_0x6000018e8000;
 .tranvp 16 1 1, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d210c8;
p0x7fcf32d214b8 .port I0x6000032086c0, L_0x6000018e80e0;
 .tranvp 16 1 2, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d214b8;
p0x7fcf32d218a8 .port I0x6000032086c0, L_0x6000018e81c0;
 .tranvp 16 1 3, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d218a8;
p0x7fcf32d21c98 .port I0x6000032086c0, L_0x6000018e82a0;
 .tranvp 16 1 4, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d21c98;
p0x7fcf32d22088 .port I0x6000032086c0, L_0x6000018e8380;
 .tranvp 16 1 5, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d22088;
p0x7fcf32d22478 .port I0x6000032086c0, L_0x6000018e8460;
 .tranvp 16 1 6, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d22478;
p0x7fcf32d22868 .port I0x6000032086c0, L_0x6000018e8540;
 .tranvp 16 1 7, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d22868;
p0x7fcf32d22c58 .port I0x6000032086c0, L_0x6000018e8620;
 .tranvp 16 1 8, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d22c58;
p0x7fcf32d23048 .port I0x6000032086c0, L_0x6000018e8700;
 .tranvp 16 1 9, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d23048;
p0x7fcf32d23438 .port I0x6000032086c0, L_0x6000018e87e0;
 .tranvp 16 1 10, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d23438;
p0x7fcf32d23828 .port I0x6000032086c0, L_0x6000018e88c0;
 .tranvp 16 1 11, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d23828;
p0x7fcf32d23c18 .port I0x6000032086c0, L_0x6000018e89a0;
 .tranvp 16 1 12, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d23c18;
p0x7fcf32d24008 .port I0x6000032086c0, L_0x6000018e8a80;
 .tranvp 16 1 13, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d24008;
p0x7fcf32d243f8 .port I0x6000032086c0, L_0x6000018e8b60;
 .tranvp 16 1 14, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d243f8;
p0x7fcf32d247e8 .port I0x6000032086c0, L_0x6000018e8c40;
 .tranvp 16 1 15, I0x6000032086c0, p0x7fcf32d24a28 p0x7fcf32d247e8;
S_0x7fcf31d1edd0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817e90 .functor BUFT 1, L_0x6000002f1220, C4<0>, C4<0>, C4<0>;
o0x7fcf32d20d68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001817f00 .functor BUFT 1, o0x7fcf32d20d68, C4<0>, C4<0>, C4<0>;
v0x60000410c090_0 .net8 "Bitline1", 0 0, p0x7fcf32d20c48;  1 drivers, strength-aware
v0x60000410c120_0 .net8 "Bitline2", 0 0, p0x7fcf32d20c78;  1 drivers, strength-aware
v0x60000410c1b0_0 .net "D", 0 0, L_0x6000002f2620;  1 drivers
v0x60000410c240_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000410c2d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000410c360_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000410c3f0_0 .net *"_ivl_0", 0 0, L_0x6000002f1220;  1 drivers
v0x60000410c480_0 .net *"_ivl_6", 0 0, L_0x6000002f12c0;  1 drivers
; Elide local net with no drivers, v0x60000410c510_0 name=_ivl_8
v0x60000410c5a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410c630_0 .net "dffOut", 0 0, v0x6000003cbf00_0;  1 drivers
v0x60000410c6c0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1220 .functor MUXZ 1, v0x6000003cbf00_0, L_0x6000002f2620, L_0x600001851570, C4<>;
L_0x6000002f12c0 .functor MUXZ 1, v0x6000003cbf00_0, L_0x6000002f2620, L_0x600001851570, C4<>;
S_0x7fcf31d1ef40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1edd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cbcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000003cbd50_0 .net "d", 0 0, L_0x6000002f2620;  alias, 1 drivers
v0x6000003cbde0_0 .net "q", 0 0, v0x6000003cbf00_0;  alias, 1 drivers
v0x6000003cbe70_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000003cbf00_0 .var "state", 0 0;
v0x60000410c000_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1f0b0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001817f70 .functor BUFT 1, L_0x6000002f1360, C4<0>, C4<0>, C4<0>;
o0x7fcf32d21158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8000 .functor BUFT 1, o0x7fcf32d21158, C4<0>, C4<0>, C4<0>;
v0x60000410cab0_0 .net8 "Bitline1", 0 0, p0x7fcf32d21098;  1 drivers, strength-aware
v0x60000410cb40_0 .net8 "Bitline2", 0 0, p0x7fcf32d210c8;  1 drivers, strength-aware
v0x60000410cbd0_0 .net "D", 0 0, L_0x6000002f26c0;  1 drivers
v0x60000410cc60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000410ccf0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000410cd80_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000410ce10_0 .net *"_ivl_0", 0 0, L_0x6000002f1360;  1 drivers
v0x60000410cea0_0 .net *"_ivl_6", 0 0, L_0x6000002f1400;  1 drivers
; Elide local net with no drivers, v0x60000410cf30_0 name=_ivl_8
v0x60000410cfc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410d050_0 .net "dffOut", 0 0, v0x60000410c990_0;  1 drivers
v0x60000410d0e0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1360 .functor MUXZ 1, v0x60000410c990_0, L_0x6000002f26c0, L_0x600001851570, C4<>;
L_0x6000002f1400 .functor MUXZ 1, v0x60000410c990_0, L_0x6000002f26c0, L_0x600001851570, C4<>;
S_0x7fcf31d1f220 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1f0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410c750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410c7e0_0 .net "d", 0 0, L_0x6000002f26c0;  alias, 1 drivers
v0x60000410c870_0 .net "q", 0 0, v0x60000410c990_0;  alias, 1 drivers
v0x60000410c900_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000410c990_0 .var "state", 0 0;
v0x60000410ca20_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1f390 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8070 .functor BUFT 1, L_0x6000002f14a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d21548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e80e0 .functor BUFT 1, o0x7fcf32d21548, C4<0>, C4<0>, C4<0>;
v0x60000410d4d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d21488;  1 drivers, strength-aware
v0x60000410d560_0 .net8 "Bitline2", 0 0, p0x7fcf32d214b8;  1 drivers, strength-aware
v0x60000410d5f0_0 .net "D", 0 0, L_0x6000002f2760;  1 drivers
v0x60000410d680_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000410d710_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000410d7a0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000410d830_0 .net *"_ivl_0", 0 0, L_0x6000002f14a0;  1 drivers
v0x60000410d8c0_0 .net *"_ivl_6", 0 0, L_0x6000002f1540;  1 drivers
; Elide local net with no drivers, v0x60000410d950_0 name=_ivl_8
v0x60000410d9e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410da70_0 .net "dffOut", 0 0, v0x60000410d3b0_0;  1 drivers
v0x60000410db00_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f14a0 .functor MUXZ 1, v0x60000410d3b0_0, L_0x6000002f2760, L_0x600001851570, C4<>;
L_0x6000002f1540 .functor MUXZ 1, v0x60000410d3b0_0, L_0x6000002f2760, L_0x600001851570, C4<>;
S_0x7fcf31d1f500 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1f390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410d170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410d200_0 .net "d", 0 0, L_0x6000002f2760;  alias, 1 drivers
v0x60000410d290_0 .net "q", 0 0, v0x60000410d3b0_0;  alias, 1 drivers
v0x60000410d320_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000410d3b0_0 .var "state", 0 0;
v0x60000410d440_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1f670 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8150 .functor BUFT 1, L_0x6000002f15e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d21938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e81c0 .functor BUFT 1, o0x7fcf32d21938, C4<0>, C4<0>, C4<0>;
v0x60000410def0_0 .net8 "Bitline1", 0 0, p0x7fcf32d21878;  1 drivers, strength-aware
v0x60000410df80_0 .net8 "Bitline2", 0 0, p0x7fcf32d218a8;  1 drivers, strength-aware
v0x60000410e010_0 .net "D", 0 0, L_0x6000002f2800;  1 drivers
v0x60000410e0a0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000410e130_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000410e1c0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000410e250_0 .net *"_ivl_0", 0 0, L_0x6000002f15e0;  1 drivers
v0x60000410e2e0_0 .net *"_ivl_6", 0 0, L_0x6000002f1680;  1 drivers
; Elide local net with no drivers, v0x60000410e370_0 name=_ivl_8
v0x60000410e400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410e490_0 .net "dffOut", 0 0, v0x60000410ddd0_0;  1 drivers
v0x60000410e520_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f15e0 .functor MUXZ 1, v0x60000410ddd0_0, L_0x6000002f2800, L_0x600001851570, C4<>;
L_0x6000002f1680 .functor MUXZ 1, v0x60000410ddd0_0, L_0x6000002f2800, L_0x600001851570, C4<>;
S_0x7fcf31d1f7e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1f670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410db90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410dc20_0 .net "d", 0 0, L_0x6000002f2800;  alias, 1 drivers
v0x60000410dcb0_0 .net "q", 0 0, v0x60000410ddd0_0;  alias, 1 drivers
v0x60000410dd40_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000410ddd0_0 .var "state", 0 0;
v0x60000410de60_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1f950 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8230 .functor BUFT 1, L_0x6000002f1720, C4<0>, C4<0>, C4<0>;
o0x7fcf32d21d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e82a0 .functor BUFT 1, o0x7fcf32d21d28, C4<0>, C4<0>, C4<0>;
v0x60000410e910_0 .net8 "Bitline1", 0 0, p0x7fcf32d21c68;  1 drivers, strength-aware
v0x60000410e9a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d21c98;  1 drivers, strength-aware
v0x60000410ea30_0 .net "D", 0 0, L_0x6000002f28a0;  1 drivers
v0x60000410eac0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000410eb50_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000410ebe0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000410ec70_0 .net *"_ivl_0", 0 0, L_0x6000002f1720;  1 drivers
v0x60000410ed00_0 .net *"_ivl_6", 0 0, L_0x6000002f17c0;  1 drivers
; Elide local net with no drivers, v0x60000410ed90_0 name=_ivl_8
v0x60000410ee20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410eeb0_0 .net "dffOut", 0 0, v0x60000410e7f0_0;  1 drivers
v0x60000410ef40_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1720 .functor MUXZ 1, v0x60000410e7f0_0, L_0x6000002f28a0, L_0x600001851570, C4<>;
L_0x6000002f17c0 .functor MUXZ 1, v0x60000410e7f0_0, L_0x6000002f28a0, L_0x600001851570, C4<>;
S_0x7fcf31d1fac0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1f950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410e5b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410e640_0 .net "d", 0 0, L_0x6000002f28a0;  alias, 1 drivers
v0x60000410e6d0_0 .net "q", 0 0, v0x60000410e7f0_0;  alias, 1 drivers
v0x60000410e760_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000410e7f0_0 .var "state", 0 0;
v0x60000410e880_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1fc30 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8310 .functor BUFT 1, L_0x6000002f1860, C4<0>, C4<0>, C4<0>;
o0x7fcf32d22118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8380 .functor BUFT 1, o0x7fcf32d22118, C4<0>, C4<0>, C4<0>;
v0x60000410f330_0 .net8 "Bitline1", 0 0, p0x7fcf32d22058;  1 drivers, strength-aware
v0x60000410f3c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d22088;  1 drivers, strength-aware
v0x60000410f450_0 .net "D", 0 0, L_0x6000002f2940;  1 drivers
v0x60000410f4e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000410f570_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000410f600_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000410f690_0 .net *"_ivl_0", 0 0, L_0x6000002f1860;  1 drivers
v0x60000410f720_0 .net *"_ivl_6", 0 0, L_0x6000002f1900;  1 drivers
; Elide local net with no drivers, v0x60000410f7b0_0 name=_ivl_8
v0x60000410f840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410f8d0_0 .net "dffOut", 0 0, v0x60000410f210_0;  1 drivers
v0x60000410f960_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1860 .functor MUXZ 1, v0x60000410f210_0, L_0x6000002f2940, L_0x600001851570, C4<>;
L_0x6000002f1900 .functor MUXZ 1, v0x60000410f210_0, L_0x6000002f2940, L_0x600001851570, C4<>;
S_0x7fcf31d1fda0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1fc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410efd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410f060_0 .net "d", 0 0, L_0x6000002f2940;  alias, 1 drivers
v0x60000410f0f0_0 .net "q", 0 0, v0x60000410f210_0;  alias, 1 drivers
v0x60000410f180_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000410f210_0 .var "state", 0 0;
v0x60000410f2a0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d1ff10 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e83f0 .functor BUFT 1, L_0x6000002f19a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d22508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8460 .functor BUFT 1, o0x7fcf32d22508, C4<0>, C4<0>, C4<0>;
v0x60000410fd50_0 .net8 "Bitline1", 0 0, p0x7fcf32d22448;  1 drivers, strength-aware
v0x60000410fde0_0 .net8 "Bitline2", 0 0, p0x7fcf32d22478;  1 drivers, strength-aware
v0x60000410fe70_0 .net "D", 0 0, L_0x6000002f29e0;  1 drivers
v0x60000410ff00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004100000_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004100090_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004100120_0 .net *"_ivl_0", 0 0, L_0x6000002f19a0;  1 drivers
v0x6000041001b0_0 .net *"_ivl_6", 0 0, L_0x6000002f1a40;  1 drivers
; Elide local net with no drivers, v0x600004100240_0 name=_ivl_8
v0x6000041002d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004100360_0 .net "dffOut", 0 0, v0x60000410fc30_0;  1 drivers
v0x6000041003f0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f19a0 .functor MUXZ 1, v0x60000410fc30_0, L_0x6000002f29e0, L_0x600001851570, C4<>;
L_0x6000002f1a40 .functor MUXZ 1, v0x60000410fc30_0, L_0x6000002f29e0, L_0x600001851570, C4<>;
S_0x7fcf31d20080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d1ff10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410f9f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410fa80_0 .net "d", 0 0, L_0x6000002f29e0;  alias, 1 drivers
v0x60000410fb10_0 .net "q", 0 0, v0x60000410fc30_0;  alias, 1 drivers
v0x60000410fba0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000410fc30_0 .var "state", 0 0;
v0x60000410fcc0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d201f0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e84d0 .functor BUFT 1, L_0x6000002f1ae0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d228f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8540 .functor BUFT 1, o0x7fcf32d228f8, C4<0>, C4<0>, C4<0>;
v0x6000041007e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d22838;  1 drivers, strength-aware
v0x600004100870_0 .net8 "Bitline2", 0 0, p0x7fcf32d22868;  1 drivers, strength-aware
v0x600004100900_0 .net "D", 0 0, L_0x6000002f2a80;  1 drivers
v0x600004100990_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004100a20_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004100ab0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004100b40_0 .net *"_ivl_0", 0 0, L_0x6000002f1ae0;  1 drivers
v0x600004100bd0_0 .net *"_ivl_6", 0 0, L_0x6000002f1b80;  1 drivers
; Elide local net with no drivers, v0x600004100c60_0 name=_ivl_8
v0x600004100cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004100d80_0 .net "dffOut", 0 0, v0x6000041006c0_0;  1 drivers
v0x600004100e10_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1ae0 .functor MUXZ 1, v0x6000041006c0_0, L_0x6000002f2a80, L_0x600001851570, C4<>;
L_0x6000002f1b80 .functor MUXZ 1, v0x6000041006c0_0, L_0x6000002f2a80, L_0x600001851570, C4<>;
S_0x7fcf31d20360 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d201f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004100480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004100510_0 .net "d", 0 0, L_0x6000002f2a80;  alias, 1 drivers
v0x6000041005a0_0 .net "q", 0 0, v0x6000041006c0_0;  alias, 1 drivers
v0x600004100630_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000041006c0_0 .var "state", 0 0;
v0x600004100750_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d204d0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e85b0 .functor BUFT 1, L_0x6000002f1c20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d22ce8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8620 .functor BUFT 1, o0x7fcf32d22ce8, C4<0>, C4<0>, C4<0>;
v0x600004101200_0 .net8 "Bitline1", 0 0, p0x7fcf32d22c28;  1 drivers, strength-aware
v0x600004101290_0 .net8 "Bitline2", 0 0, p0x7fcf32d22c58;  1 drivers, strength-aware
v0x600004101320_0 .net "D", 0 0, L_0x6000002f2b20;  1 drivers
v0x6000041013b0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004101440_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x6000041014d0_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004101560_0 .net *"_ivl_0", 0 0, L_0x6000002f1c20;  1 drivers
v0x6000041015f0_0 .net *"_ivl_6", 0 0, L_0x6000002f1cc0;  1 drivers
; Elide local net with no drivers, v0x600004101680_0 name=_ivl_8
v0x600004101710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041017a0_0 .net "dffOut", 0 0, v0x6000041010e0_0;  1 drivers
v0x600004101830_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1c20 .functor MUXZ 1, v0x6000041010e0_0, L_0x6000002f2b20, L_0x600001851570, C4<>;
L_0x6000002f1cc0 .functor MUXZ 1, v0x6000041010e0_0, L_0x6000002f2b20, L_0x600001851570, C4<>;
S_0x7fcf31d20640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d204d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004100ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004100f30_0 .net "d", 0 0, L_0x6000002f2b20;  alias, 1 drivers
v0x600004100fc0_0 .net "q", 0 0, v0x6000041010e0_0;  alias, 1 drivers
v0x600004101050_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000041010e0_0 .var "state", 0 0;
v0x600004101170_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf31d207b0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8690 .functor BUFT 1, L_0x6000002f1d60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d230d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8700 .functor BUFT 1, o0x7fcf32d230d8, C4<0>, C4<0>, C4<0>;
v0x600004101c20_0 .net8 "Bitline1", 0 0, p0x7fcf32d23018;  1 drivers, strength-aware
v0x600004101cb0_0 .net8 "Bitline2", 0 0, p0x7fcf32d23048;  1 drivers, strength-aware
v0x600004101d40_0 .net "D", 0 0, L_0x6000002f2bc0;  1 drivers
v0x600004101dd0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004101e60_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000415b060_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000415b0f0_0 .net *"_ivl_0", 0 0, L_0x6000002f1d60;  1 drivers
v0x60000415b180_0 .net *"_ivl_6", 0 0, L_0x6000002f1e00;  1 drivers
; Elide local net with no drivers, v0x60000415b210_0 name=_ivl_8
v0x60000415b2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415b330_0 .net "dffOut", 0 0, v0x600004101b00_0;  1 drivers
v0x60000415b3c0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1d60 .functor MUXZ 1, v0x600004101b00_0, L_0x6000002f2bc0, L_0x600001851570, C4<>;
L_0x6000002f1e00 .functor MUXZ 1, v0x600004101b00_0, L_0x6000002f2bc0, L_0x600001851570, C4<>;
S_0x7fcf31d20920 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d207b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041018c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004101950_0 .net "d", 0 0, L_0x6000002f2bc0;  alias, 1 drivers
v0x6000041019e0_0 .net "q", 0 0, v0x600004101b00_0;  alias, 1 drivers
v0x600004101a70_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004101b00_0 .var "state", 0 0;
v0x600004101b90_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a96f40 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8770 .functor BUFT 1, L_0x6000002f1ea0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d234c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e87e0 .functor BUFT 1, o0x7fcf32d234c8, C4<0>, C4<0>, C4<0>;
v0x60000415b7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d23408;  1 drivers, strength-aware
v0x60000415b840_0 .net8 "Bitline2", 0 0, p0x7fcf32d23438;  1 drivers, strength-aware
v0x60000415b8d0_0 .net "D", 0 0, L_0x6000002f2c60;  1 drivers
v0x60000415b960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x60000415b9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x60000415ba80_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x60000415bb10_0 .net *"_ivl_0", 0 0, L_0x6000002f1ea0;  1 drivers
v0x60000415bba0_0 .net *"_ivl_6", 0 0, L_0x6000002f1f40;  1 drivers
; Elide local net with no drivers, v0x60000415bc30_0 name=_ivl_8
v0x60000415bcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415bd50_0 .net "dffOut", 0 0, v0x60000415b690_0;  1 drivers
v0x60000415bde0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1ea0 .functor MUXZ 1, v0x60000415b690_0, L_0x6000002f2c60, L_0x600001851570, C4<>;
L_0x6000002f1f40 .functor MUXZ 1, v0x60000415b690_0, L_0x6000002f2c60, L_0x600001851570, C4<>;
S_0x7fcf32a970b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a96f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000415b450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415b4e0_0 .net "d", 0 0, L_0x6000002f2c60;  alias, 1 drivers
v0x60000415b570_0 .net "q", 0 0, v0x60000415b690_0;  alias, 1 drivers
v0x60000415b600_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x60000415b690_0 .var "state", 0 0;
v0x60000415b720_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a97220 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8850 .functor BUFT 1, L_0x6000002f1fe0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d238b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e88c0 .functor BUFT 1, o0x7fcf32d238b8, C4<0>, C4<0>, C4<0>;
v0x600004104240_0 .net8 "Bitline1", 0 0, p0x7fcf32d237f8;  1 drivers, strength-aware
v0x6000041042d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d23828;  1 drivers, strength-aware
v0x600004104360_0 .net "D", 0 0, L_0x6000002f2d00;  1 drivers
v0x6000041043f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004104480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004104510_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041045a0_0 .net *"_ivl_0", 0 0, L_0x6000002f1fe0;  1 drivers
v0x600004104630_0 .net *"_ivl_6", 0 0, L_0x6000002f2080;  1 drivers
; Elide local net with no drivers, v0x6000041046c0_0 name=_ivl_8
v0x600004104750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041047e0_0 .net "dffOut", 0 0, v0x600004104120_0;  1 drivers
v0x600004104870_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f1fe0 .functor MUXZ 1, v0x600004104120_0, L_0x6000002f2d00, L_0x600001851570, C4<>;
L_0x6000002f2080 .functor MUXZ 1, v0x600004104120_0, L_0x6000002f2d00, L_0x600001851570, C4<>;
S_0x7fcf32a97390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a97220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000415be70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000415bf00_0 .net "d", 0 0, L_0x6000002f2d00;  alias, 1 drivers
v0x600004104000_0 .net "q", 0 0, v0x600004104120_0;  alias, 1 drivers
v0x600004104090_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004104120_0 .var "state", 0 0;
v0x6000041041b0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a96050 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8930 .functor BUFT 1, L_0x6000002f2120, C4<0>, C4<0>, C4<0>;
o0x7fcf32d23ca8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e89a0 .functor BUFT 1, o0x7fcf32d23ca8, C4<0>, C4<0>, C4<0>;
v0x600004104c60_0 .net8 "Bitline1", 0 0, p0x7fcf32d23be8;  1 drivers, strength-aware
v0x600004104cf0_0 .net8 "Bitline2", 0 0, p0x7fcf32d23c18;  1 drivers, strength-aware
v0x600004104d80_0 .net "D", 0 0, L_0x6000002f2da0;  1 drivers
v0x600004104e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004104ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004104f30_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004104fc0_0 .net *"_ivl_0", 0 0, L_0x6000002f2120;  1 drivers
v0x600004105050_0 .net *"_ivl_6", 0 0, L_0x6000002f21c0;  1 drivers
; Elide local net with no drivers, v0x6000041050e0_0 name=_ivl_8
v0x600004105170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004105200_0 .net "dffOut", 0 0, v0x600004104b40_0;  1 drivers
v0x600004105290_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f2120 .functor MUXZ 1, v0x600004104b40_0, L_0x6000002f2da0, L_0x600001851570, C4<>;
L_0x6000002f21c0 .functor MUXZ 1, v0x600004104b40_0, L_0x6000002f2da0, L_0x600001851570, C4<>;
S_0x7fcf32a961c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a96050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004104900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004104990_0 .net "d", 0 0, L_0x6000002f2da0;  alias, 1 drivers
v0x600004104a20_0 .net "q", 0 0, v0x600004104b40_0;  alias, 1 drivers
v0x600004104ab0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004104b40_0 .var "state", 0 0;
v0x600004104bd0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a96330 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8a10 .functor BUFT 1, L_0x6000002f2260, C4<0>, C4<0>, C4<0>;
o0x7fcf32d24098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8a80 .functor BUFT 1, o0x7fcf32d24098, C4<0>, C4<0>, C4<0>;
v0x600004105680_0 .net8 "Bitline1", 0 0, p0x7fcf32d23fd8;  1 drivers, strength-aware
v0x600004105710_0 .net8 "Bitline2", 0 0, p0x7fcf32d24008;  1 drivers, strength-aware
v0x6000041057a0_0 .net "D", 0 0, L_0x6000002f2e40;  1 drivers
v0x600004105830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x6000041058c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004105950_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x6000041059e0_0 .net *"_ivl_0", 0 0, L_0x6000002f2260;  1 drivers
v0x600004105a70_0 .net *"_ivl_6", 0 0, L_0x6000002f2300;  1 drivers
; Elide local net with no drivers, v0x600004105b00_0 name=_ivl_8
v0x600004105b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004105c20_0 .net "dffOut", 0 0, v0x600004105560_0;  1 drivers
v0x600004105cb0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f2260 .functor MUXZ 1, v0x600004105560_0, L_0x6000002f2e40, L_0x600001851570, C4<>;
L_0x6000002f2300 .functor MUXZ 1, v0x600004105560_0, L_0x6000002f2e40, L_0x600001851570, C4<>;
S_0x7fcf32a964a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a96330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004105320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041053b0_0 .net "d", 0 0, L_0x6000002f2e40;  alias, 1 drivers
v0x600004105440_0 .net "q", 0 0, v0x600004105560_0;  alias, 1 drivers
v0x6000041054d0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004105560_0 .var "state", 0 0;
v0x6000041055f0_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a96610 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8af0 .functor BUFT 1, L_0x6000002f23a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d24488 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8b60 .functor BUFT 1, o0x7fcf32d24488, C4<0>, C4<0>, C4<0>;
v0x6000041060a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d243c8;  1 drivers, strength-aware
v0x600004106130_0 .net8 "Bitline2", 0 0, p0x7fcf32d243f8;  1 drivers, strength-aware
v0x6000041061c0_0 .net "D", 0 0, L_0x6000002f2ee0;  1 drivers
v0x600004106250_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x6000041062e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004106370_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004106400_0 .net *"_ivl_0", 0 0, L_0x6000002f23a0;  1 drivers
v0x600004106490_0 .net *"_ivl_6", 0 0, L_0x6000002f2440;  1 drivers
; Elide local net with no drivers, v0x600004106520_0 name=_ivl_8
v0x6000041065b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004106640_0 .net "dffOut", 0 0, v0x600004105f80_0;  1 drivers
v0x6000041066d0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f23a0 .functor MUXZ 1, v0x600004105f80_0, L_0x6000002f2ee0, L_0x600001851570, C4<>;
L_0x6000002f2440 .functor MUXZ 1, v0x600004105f80_0, L_0x6000002f2ee0, L_0x600001851570, C4<>;
S_0x7fcf32a956c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a96610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004105d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004105dd0_0 .net "d", 0 0, L_0x6000002f2ee0;  alias, 1 drivers
v0x600004105e60_0 .net "q", 0 0, v0x600004105f80_0;  alias, 1 drivers
v0x600004105ef0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x600004105f80_0 .var "state", 0 0;
v0x600004106010_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a95830 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d1ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e8bd0 .functor BUFT 1, L_0x6000002f24e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d24878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e8c40 .functor BUFT 1, o0x7fcf32d24878, C4<0>, C4<0>, C4<0>;
v0x600004106ac0_0 .net8 "Bitline1", 0 0, p0x7fcf32d247b8;  1 drivers, strength-aware
v0x600004106b50_0 .net8 "Bitline2", 0 0, p0x7fcf32d247e8;  1 drivers, strength-aware
v0x600004106be0_0 .net "D", 0 0, L_0x6000002f2f80;  1 drivers
v0x600004106c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93170;  alias, 1 drivers
v0x600004106d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d931b8;  alias, 1 drivers
v0x600004106d90_0 .net "WriteEnable", 0 0, L_0x600001851570;  alias, 1 drivers
v0x600004106e20_0 .net *"_ivl_0", 0 0, L_0x6000002f24e0;  1 drivers
v0x600004106eb0_0 .net *"_ivl_6", 0 0, L_0x6000002f2580;  1 drivers
; Elide local net with no drivers, v0x600004106f40_0 name=_ivl_8
v0x600004106fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004107060_0 .net "dffOut", 0 0, v0x6000041069a0_0;  1 drivers
v0x6000041070f0_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
L_0x6000002f24e0 .functor MUXZ 1, v0x6000041069a0_0, L_0x6000002f2f80, L_0x600001851570, C4<>;
L_0x6000002f2580 .functor MUXZ 1, v0x6000041069a0_0, L_0x6000002f2f80, L_0x600001851570, C4<>;
S_0x7fcf32a959a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a95830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004106760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041067f0_0 .net "d", 0 0, L_0x6000002f2f80;  alias, 1 drivers
v0x600004106880_0 .net "q", 0 0, v0x6000041069a0_0;  alias, 1 drivers
v0x600004106910_0 .net "rst", 0 0, L_0x6000018515e0;  alias, 1 drivers
v0x6000041069a0_0 .var "state", 0 0;
v0x600004106a30_0 .net "wen", 0 0, L_0x600001851570;  alias, 1 drivers
S_0x7fcf32a1f0d0 .scope module, "flg_reg0" "FLAG_reg" 7 208, 24 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 3 "flags";
    .port_info 5 /OUTPUT 1 "N_flag";
    .port_info 6 /OUTPUT 1 "Z_flag";
    .port_info 7 /OUTPUT 1 "V_flag";
L_0x600001826ca0 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001826d10 .functor AND 1, L_0x600001827410, L_0x60000029aa80, C4<1>, C4<1>;
L_0x600001826f40 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001826fb0 .functor AND 1, L_0x600001827410, L_0x60000029ac60, C4<1>, C4<1>;
L_0x6000018271e0 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001827250 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x6000018272c0 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001827330 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
v0x600004119c20_0 .net "N_flag", 0 0, L_0x60000029af80;  1 drivers
v0x600004119cb0_0 .net "V_flag", 0 0, L_0x60000029b0c0;  1 drivers
v0x600004119d40_0 .net "Z_flag", 0 0, L_0x60000029b200;  1 drivers
v0x600004119dd0_0 .net *"_ivl_15", 1 0, L_0x60000029abc0;  1 drivers
v0x600004119e60_0 .net *"_ivl_17", 0 0, L_0x60000029ac60;  1 drivers
v0x600004119ef0_0 .net *"_ivl_3", 1 0, L_0x60000029a9e0;  1 drivers
v0x600004119f80_0 .net *"_ivl_31", 0 0, L_0x600001827250;  1 drivers
L_0x7fcf32d93fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000411a010_0 .net/2u *"_ivl_33", 0 0, L_0x7fcf32d93fc8;  1 drivers
v0x60000411a0a0_0 .net *"_ivl_36", 0 0, L_0x60000029aee0;  1 drivers
v0x60000411a130_0 .net *"_ivl_39", 0 0, L_0x6000018272c0;  1 drivers
L_0x7fcf32d94010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000411a1c0_0 .net/2u *"_ivl_41", 0 0, L_0x7fcf32d94010;  1 drivers
v0x60000411a250_0 .net *"_ivl_44", 0 0, L_0x60000029b020;  1 drivers
v0x60000411a2e0_0 .net *"_ivl_47", 0 0, L_0x600001827330;  1 drivers
L_0x7fcf32d94058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000411a370_0 .net/2u *"_ivl_49", 0 0, L_0x7fcf32d94058;  1 drivers
v0x60000411a400_0 .net *"_ivl_5", 0 0, L_0x60000029aa80;  1 drivers
v0x60000411a490_0 .net *"_ivl_52", 0 0, L_0x60000029b160;  1 drivers
v0x60000411a520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000411a5b0_0 .net "en", 0 0, L_0x600001827410;  1 drivers
v0x60000411a640_0 .net "flagOuputs", 2 0, L_0x60000029ae40;  1 drivers
v0x60000411a6d0_0 .net "flags", 2 0, L_0x600000563ac0;  alias, 1 drivers
v0x60000411a760_0 .net "opcode", 2 0, L_0x60000029b340;  1 drivers
v0x60000411a7f0_0 .net "rst_n", 0 0, v0x600004022880_0;  alias, 1 drivers
L_0x60000029a9e0 .part L_0x60000029b340, 1, 2;
L_0x60000029aa80 .reduce/nor L_0x60000029a9e0;
L_0x60000029ab20 .part L_0x600000563ac0, 2, 1;
L_0x60000029abc0 .part L_0x60000029b340, 1, 2;
L_0x60000029ac60 .reduce/nor L_0x60000029abc0;
L_0x60000029ad00 .part L_0x600000563ac0, 1, 1;
L_0x60000029ada0 .part L_0x600000563ac0, 0, 1;
L_0x60000029ae40 .concat8 [ 1 1 1 0], v0x6000041197a0_0, v0x600004118d80_0, v0x600004118360_0;
L_0x60000029aee0 .part L_0x60000029ae40, 2, 1;
L_0x60000029af80 .functor MUXZ 1, L_0x60000029aee0, L_0x7fcf32d93fc8, L_0x600001827250, C4<>;
L_0x60000029b020 .part L_0x60000029ae40, 1, 1;
L_0x60000029b0c0 .functor MUXZ 1, L_0x60000029b020, L_0x7fcf32d94010, L_0x6000018272c0, C4<>;
L_0x60000029b160 .part L_0x60000029ae40, 0, 1;
L_0x60000029b200 .functor MUXZ 1, L_0x60000029b160, L_0x7fcf32d94058, L_0x600001827330, C4<>;
S_0x7fcf32a2dbe0 .scope module, "regn" "BitReg" 24 12, 5 20 0, S_0x7fcf32a1f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001826b50 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001826c30 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
v0x600004118480_0 .net "D", 0 0, L_0x60000029ab20;  1 drivers
v0x600004118510_0 .net "Q", 0 0, v0x600004118360_0;  1 drivers
v0x6000041185a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004118630_0 .net "interQ", 0 0, L_0x600001826ae0;  1 drivers
v0x6000041186c0_0 .net "rst", 0 0, L_0x600001826ca0;  1 drivers
v0x600004118750_0 .net "wen", 0 0, L_0x600001826d10;  1 drivers
S_0x7fcf32a2dd50 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fcf32a2dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001826ae0 .functor BUFZ 1, v0x600004118000_0, C4<0>, C4<0>, C4<0>;
v0x600004107d50_0 .net "clk", 0 0, L_0x600001826b50;  1 drivers
v0x600004107de0_0 .net "d", 0 0, L_0x60000029ab20;  alias, 1 drivers
v0x600004107e70_0 .net "q", 0 0, L_0x600001826ae0;  alias, 1 drivers
v0x600004107f00_0 .net "rst", 0 0, L_0x600001826ca0;  alias, 1 drivers
v0x600004118000_0 .var "state", 0 0;
v0x600004118090_0 .net "wen", 0 0, L_0x600001826d10;  alias, 1 drivers
E_0x60000299d2c0 .event posedge, v0x600004107d50_0;
S_0x7fcf32a2dec0 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fcf32a2dbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004118120_0 .net "clk", 0 0, L_0x600001826c30;  1 drivers
v0x6000041181b0_0 .net "d", 0 0, L_0x600001826ae0;  alias, 1 drivers
v0x600004118240_0 .net "q", 0 0, v0x600004118360_0;  alias, 1 drivers
v0x6000041182d0_0 .net "rst", 0 0, L_0x600001826ca0;  alias, 1 drivers
v0x600004118360_0 .var "state", 0 0;
v0x6000041183f0_0 .net "wen", 0 0, L_0x600001826d10;  alias, 1 drivers
E_0x60000299d340 .event posedge, v0x600004118120_0;
S_0x7fcf32a3f130 .scope module, "regv" "BitReg" 24 14, 5 20 0, S_0x7fcf32a1f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001826df0 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001826ed0 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
v0x600004118ea0_0 .net "D", 0 0, L_0x60000029ad00;  1 drivers
v0x600004118f30_0 .net "Q", 0 0, v0x600004118d80_0;  1 drivers
v0x600004118fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004119050_0 .net "interQ", 0 0, L_0x600001826d80;  1 drivers
v0x6000041190e0_0 .net "rst", 0 0, L_0x600001826f40;  1 drivers
v0x600004119170_0 .net "wen", 0 0, L_0x600001826fb0;  1 drivers
S_0x7fcf32a3f2a0 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fcf32a3f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001826d80 .functor BUFZ 1, v0x600004118a20_0, C4<0>, C4<0>, C4<0>;
v0x6000041187e0_0 .net "clk", 0 0, L_0x600001826df0;  1 drivers
v0x600004118870_0 .net "d", 0 0, L_0x60000029ad00;  alias, 1 drivers
v0x600004118900_0 .net "q", 0 0, L_0x600001826d80;  alias, 1 drivers
v0x600004118990_0 .net "rst", 0 0, L_0x600001826f40;  alias, 1 drivers
v0x600004118a20_0 .var "state", 0 0;
v0x600004118ab0_0 .net "wen", 0 0, L_0x600001826fb0;  alias, 1 drivers
E_0x60000299d4c0 .event posedge, v0x6000041187e0_0;
S_0x7fcf32a3f410 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fcf32a3f130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004118b40_0 .net "clk", 0 0, L_0x600001826ed0;  1 drivers
v0x600004118bd0_0 .net "d", 0 0, L_0x600001826d80;  alias, 1 drivers
v0x600004118c60_0 .net "q", 0 0, v0x600004118d80_0;  alias, 1 drivers
v0x600004118cf0_0 .net "rst", 0 0, L_0x600001826f40;  alias, 1 drivers
v0x600004118d80_0 .var "state", 0 0;
v0x600004118e10_0 .net "wen", 0 0, L_0x600001826fb0;  alias, 1 drivers
E_0x60000299d540 .event posedge, v0x600004118b40_0;
S_0x7fcf32a9a670 .scope module, "regz" "BitReg" 24 16, 5 20 0, S_0x7fcf32a1f0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001827090 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001827170 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
v0x6000041198c0_0 .net "D", 0 0, L_0x60000029ada0;  1 drivers
v0x600004119950_0 .net "Q", 0 0, v0x6000041197a0_0;  1 drivers
v0x6000041199e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004119a70_0 .net "interQ", 0 0, L_0x600001827020;  1 drivers
v0x600004119b00_0 .net "rst", 0 0, L_0x6000018271e0;  1 drivers
v0x600004119b90_0 .net "wen", 0 0, L_0x600001827410;  alias, 1 drivers
S_0x7fcf32a9a7e0 .scope module, "flop0" "dff" 5 26, 5 2 0, S_0x7fcf32a9a670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001827020 .functor BUFZ 1, v0x600004119440_0, C4<0>, C4<0>, C4<0>;
v0x600004119200_0 .net "clk", 0 0, L_0x600001827090;  1 drivers
v0x600004119290_0 .net "d", 0 0, L_0x60000029ada0;  alias, 1 drivers
v0x600004119320_0 .net "q", 0 0, L_0x600001827020;  alias, 1 drivers
v0x6000041193b0_0 .net "rst", 0 0, L_0x6000018271e0;  alias, 1 drivers
v0x600004119440_0 .var "state", 0 0;
v0x6000041194d0_0 .net "wen", 0 0, L_0x600001827410;  alias, 1 drivers
E_0x60000299d6c0 .event posedge, v0x600004119200_0;
S_0x7fcf32a61290 .scope module, "flop1" "dff" 5 27, 5 2 0, S_0x7fcf32a9a670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004119560_0 .net "clk", 0 0, L_0x600001827170;  1 drivers
v0x6000041195f0_0 .net "d", 0 0, L_0x600001827020;  alias, 1 drivers
v0x600004119680_0 .net "q", 0 0, v0x6000041197a0_0;  alias, 1 drivers
v0x600004119710_0 .net "rst", 0 0, L_0x6000018271e0;  alias, 1 drivers
v0x6000041197a0_0 .var "state", 0 0;
v0x600004119830_0 .net "wen", 0 0, L_0x600001827410;  alias, 1 drivers
E_0x60000299d740 .event posedge, v0x600004119560_0;
S_0x7fcf32a61400 .scope module, "frwd_unit" "Forwarding_Unit" 7 295, 25 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X_M_RegWrite";
    .port_info 1 /INPUT 1 "X_M_MemWrite";
    .port_info 2 /INPUT 1 "M_W_RegWrite";
    .port_info 3 /INPUT 4 "X_M_reg_dest";
    .port_info 4 /INPUT 4 "M_W_reg_dest";
    .port_info 5 /INPUT 4 "D_X_reg_source1";
    .port_info 6 /INPUT 4 "D_X_reg_source2";
    .port_info 7 /INPUT 4 "X_M_reg_source2";
    .port_info 8 /OUTPUT 1 "EXtoEX_frwdA";
    .port_info 9 /OUTPUT 1 "EXtoEX_frwdB";
    .port_info 10 /OUTPUT 1 "MEMtoMEM_frwdB";
    .port_info 11 /OUTPUT 1 "MEMtoEX_frwdA";
    .port_info 12 /OUTPUT 1 "MEMtoEX_frwdB";
L_0x600001813870 .functor AND 1, v0x60000030bc30_0, L_0x600000563c00, C4<1>, C4<1>;
L_0x6000018138e0 .functor NOT 1, L_0x600000563ca0, C4<0>, C4<0>, C4<0>;
L_0x600001813950 .functor AND 1, L_0x600001813870, L_0x6000018138e0, C4<1>, C4<1>;
L_0x6000018139c0 .functor AND 1, v0x60000030bc30_0, L_0x600000563d40, C4<1>, C4<1>;
L_0x600001813a30 .functor NOT 1, L_0x600000563de0, C4<0>, C4<0>, C4<0>;
L_0x600001813aa0 .functor AND 1, L_0x6000018139c0, L_0x600001813a30, C4<1>, C4<1>;
L_0x600001813b10 .functor AND 1, v0x60000030b570_0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001813b80 .functor AND 1, L_0x600001813b10, L_0x600000563e80, C4<1>, C4<1>;
L_0x600001813bf0 .functor NOT 1, L_0x600000563f20, C4<0>, C4<0>, C4<0>;
L_0x600001813c60 .functor AND 1, L_0x600001813b80, L_0x600001813bf0, C4<1>, C4<1>;
L_0x600001813cd0 .functor AND 1, v0x6000003a55f0_0, L_0x600000564000, C4<1>, C4<1>;
L_0x600001813d40 .functor AND 1, v0x60000030bc30_0, L_0x6000005640a0, C4<1>, C4<1>;
L_0x600001813db0 .functor AND 1, L_0x600001813d40, L_0x600000564140, C4<1>, C4<1>;
L_0x600001813e90 .functor NOT 1, L_0x600001813db0, C4<0>, C4<0>, C4<0>;
L_0x600001813f00 .functor AND 1, L_0x600001813cd0, L_0x600001813e90, C4<1>, C4<1>;
L_0x600001813e20 .functor NOT 1, L_0x6000005641e0, C4<0>, C4<0>, C4<0>;
L_0x600001813f70 .functor AND 1, L_0x600001813f00, L_0x600001813e20, C4<1>, C4<1>;
L_0x600001814000 .functor AND 1, v0x6000003a55f0_0, L_0x600000564280, C4<1>, C4<1>;
L_0x600001814070 .functor AND 1, v0x60000030bc30_0, L_0x600000564320, C4<1>, C4<1>;
L_0x600001814150 .functor AND 1, L_0x600001814070, L_0x600000564460, C4<1>, C4<1>;
L_0x6000018141c0 .functor NOT 1, L_0x600001814150, C4<0>, C4<0>, C4<0>;
L_0x600001814230 .functor AND 1, L_0x600001814000, L_0x6000018141c0, C4<1>, C4<1>;
L_0x6000018142a0 .functor NOT 1, L_0x6000005643c0, C4<0>, C4<0>, C4<0>;
L_0x600001814310 .functor AND 1, L_0x600001814230, L_0x6000018142a0, C4<1>, C4<1>;
v0x60000411a880_0 .net "D_X_reg_source1", 3 0, L_0x6000002c0a00;  alias, 1 drivers
v0x60000411a910_0 .net "D_X_reg_source2", 3 0, L_0x6000002c0d20;  alias, 1 drivers
v0x600004161710_0 .net "EXtoEX_frwdA", 0 0, L_0x600001813950;  alias, 1 drivers
v0x6000041617a0_0 .net "EXtoEX_frwdB", 0 0, L_0x600001813aa0;  alias, 1 drivers
v0x600004161830_0 .net "MEMtoEX_frwdA", 0 0, L_0x600001813f70;  alias, 1 drivers
v0x6000041618c0_0 .net "MEMtoEX_frwdB", 0 0, L_0x600001814310;  alias, 1 drivers
v0x600004161950_0 .net "MEMtoMEM_frwdB", 0 0, L_0x600001813c60;  alias, 1 drivers
v0x6000041619e0_0 .net "M_W_RegWrite", 0 0, v0x6000003a55f0_0;  alias, 1 drivers
v0x600004161a70_0 .net "M_W_reg_dest", 3 0, L_0x600000564780;  alias, 1 drivers
v0x600004161b00_0 .net "X_M_MemWrite", 0 0, v0x60000030b570_0;  alias, 1 drivers
v0x600004161b90_0 .net "X_M_RegWrite", 0 0, v0x60000030bc30_0;  alias, 1 drivers
v0x600004161c20_0 .net "X_M_reg_dest", 3 0, L_0x60000029d040;  alias, 1 drivers
v0x600004161cb0_0 .net "X_M_reg_source2", 3 0, L_0x60000029d360;  alias, 1 drivers
v0x600004161d40_0 .net *"_ivl_0", 0 0, L_0x600000563c00;  1 drivers
v0x600004161dd0_0 .net *"_ivl_12", 0 0, L_0x600000563d40;  1 drivers
v0x600004161e60_0 .net *"_ivl_14", 0 0, L_0x6000018139c0;  1 drivers
L_0x7fcf32d95a38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004124090_0 .net/2u *"_ivl_16", 3 0, L_0x7fcf32d95a38;  1 drivers
v0x600004124120_0 .net *"_ivl_18", 0 0, L_0x600000563de0;  1 drivers
v0x6000041241b0_0 .net *"_ivl_2", 0 0, L_0x600001813870;  1 drivers
v0x600004124240_0 .net *"_ivl_20", 0 0, L_0x600001813a30;  1 drivers
v0x6000041242d0_0 .net *"_ivl_24", 0 0, L_0x600001813b10;  1 drivers
v0x600004124360_0 .net *"_ivl_26", 0 0, L_0x600000563e80;  1 drivers
v0x6000041243f0_0 .net *"_ivl_28", 0 0, L_0x600001813b80;  1 drivers
L_0x7fcf32d95a80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004124480_0 .net/2u *"_ivl_30", 3 0, L_0x7fcf32d95a80;  1 drivers
v0x600004124510_0 .net *"_ivl_32", 0 0, L_0x600000563f20;  1 drivers
v0x6000041245a0_0 .net *"_ivl_34", 0 0, L_0x600001813bf0;  1 drivers
v0x600004124630_0 .net *"_ivl_38", 0 0, L_0x600000564000;  1 drivers
L_0x7fcf32d959f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000041246c0_0 .net/2u *"_ivl_4", 3 0, L_0x7fcf32d959f0;  1 drivers
v0x600004124750_0 .net *"_ivl_40", 0 0, L_0x600001813cd0;  1 drivers
v0x6000041247e0_0 .net *"_ivl_42", 0 0, L_0x6000005640a0;  1 drivers
v0x600004124870_0 .net *"_ivl_44", 0 0, L_0x600001813d40;  1 drivers
L_0x7fcf32d95ac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004124900_0 .net/2u *"_ivl_46", 3 0, L_0x7fcf32d95ac8;  1 drivers
v0x600004124990_0 .net *"_ivl_48", 0 0, L_0x600000564140;  1 drivers
v0x600004124a20_0 .net *"_ivl_50", 0 0, L_0x600001813db0;  1 drivers
v0x600004124ab0_0 .net *"_ivl_52", 0 0, L_0x600001813e90;  1 drivers
v0x600004124b40_0 .net *"_ivl_54", 0 0, L_0x600001813f00;  1 drivers
L_0x7fcf32d95b10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004124bd0_0 .net/2u *"_ivl_56", 3 0, L_0x7fcf32d95b10;  1 drivers
v0x600004124c60_0 .net *"_ivl_58", 0 0, L_0x6000005641e0;  1 drivers
v0x600004124cf0_0 .net *"_ivl_6", 0 0, L_0x600000563ca0;  1 drivers
v0x600004124d80_0 .net *"_ivl_60", 0 0, L_0x600001813e20;  1 drivers
v0x600004124e10_0 .net *"_ivl_64", 0 0, L_0x600000564280;  1 drivers
v0x600004124ea0_0 .net *"_ivl_66", 0 0, L_0x600001814000;  1 drivers
v0x600004124f30_0 .net *"_ivl_68", 0 0, L_0x600000564320;  1 drivers
v0x600004124fc0_0 .net *"_ivl_70", 0 0, L_0x600001814070;  1 drivers
L_0x7fcf32d95b58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600004125050_0 .net/2u *"_ivl_72", 3 0, L_0x7fcf32d95b58;  1 drivers
v0x6000041250e0_0 .net *"_ivl_74", 0 0, L_0x600000564460;  1 drivers
v0x600004125170_0 .net *"_ivl_76", 0 0, L_0x600001814150;  1 drivers
v0x600004125200_0 .net *"_ivl_78", 0 0, L_0x6000018141c0;  1 drivers
v0x600004125290_0 .net *"_ivl_8", 0 0, L_0x6000018138e0;  1 drivers
v0x600004125320_0 .net *"_ivl_80", 0 0, L_0x600001814230;  1 drivers
L_0x7fcf32d95ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000041253b0_0 .net/2u *"_ivl_82", 3 0, L_0x7fcf32d95ba0;  1 drivers
v0x600004125440_0 .net *"_ivl_84", 0 0, L_0x6000005643c0;  1 drivers
v0x6000041254d0_0 .net *"_ivl_86", 0 0, L_0x6000018142a0;  1 drivers
L_0x600000563c00 .cmp/eq 4, L_0x60000029d040, L_0x6000002c0a00;
L_0x600000563ca0 .cmp/eq 4, L_0x6000002c0a00, L_0x7fcf32d959f0;
L_0x600000563d40 .cmp/eq 4, L_0x60000029d040, L_0x6000002c0d20;
L_0x600000563de0 .cmp/eq 4, L_0x6000002c0d20, L_0x7fcf32d95a38;
L_0x600000563e80 .cmp/eq 4, L_0x600000564780, L_0x60000029d360;
L_0x600000563f20 .cmp/eq 4, L_0x600000564780, L_0x7fcf32d95a80;
L_0x600000564000 .cmp/eq 4, L_0x600000564780, L_0x6000002c0a00;
L_0x6000005640a0 .cmp/eq 4, L_0x60000029d040, L_0x6000002c0a00;
L_0x600000564140 .cmp/ne 4, L_0x60000029d040, L_0x7fcf32d95ac8;
L_0x6000005641e0 .cmp/eq 4, L_0x600000564780, L_0x7fcf32d95b10;
L_0x600000564280 .cmp/eq 4, L_0x600000564780, L_0x6000002c0d20;
L_0x600000564320 .cmp/eq 4, L_0x60000029d040, L_0x6000002c0d20;
L_0x600000564460 .cmp/ne 4, L_0x60000029d040, L_0x7fcf32d95b58;
L_0x6000005643c0 .cmp/eq 4, L_0x600000564780, L_0x7fcf32d95ba0;
S_0x7fcf32c12850 .scope module, "hazard_detect0" "Data_Hazard_Detect" 7 213, 26 6 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 4 "D_X_destination_reg";
    .port_info 2 /INPUT 4 "D_source_reg";
    .port_info 3 /OUTPUT 1 "stall";
L_0x600001827480 .functor AND 1, L_0x60000029b520, L_0x60000029b5c0, C4<1>, C4<1>;
v0x600004125560_0 .net "D_X_destination_reg", 3 0, L_0x6000002c06e0;  alias, 1 drivers
v0x6000041255f0_0 .net "D_source_reg", 3 0, L_0x6000002dc640;  alias, 1 drivers
L_0x7fcf32d940a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600004125680_0 .net/2u *"_ivl_0", 3 0, L_0x7fcf32d940a0;  1 drivers
v0x600004125710_0 .net *"_ivl_2", 0 0, L_0x60000029b520;  1 drivers
v0x6000041257a0_0 .net *"_ivl_4", 0 0, L_0x60000029b5c0;  1 drivers
v0x600004125830_0 .net "opcode", 3 0, L_0x60000029b660;  1 drivers
v0x6000041258c0_0 .net "stall", 0 0, L_0x600001827480;  alias, 1 drivers
L_0x60000029b520 .cmp/eq 4, L_0x60000029b660, L_0x7fcf32d940a0;
L_0x60000029b5c0 .cmp/eq 4, L_0x6000002c06e0, L_0x6000002dc640;
S_0x7fcf32c12520 .scope module, "inst_memory" "memory1c" 7 118, 22 31 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x600002985a40 .param/l "ADDR_WIDTH" 0 22 33, +C4<00000000000000000000000000010000>;
L_0x7fcf32d93560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000018502a0 .functor NOT 1, L_0x7fcf32d93560, C4<0>, C4<0>, C4<0>;
L_0x7fcf32d93518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001850230 .functor AND 1, L_0x7fcf32d93518, L_0x6000018502a0, C4<1>, C4<1>;
v0x600004125950_0 .net *"_ivl_0", 0 0, L_0x6000018502a0;  1 drivers
L_0x7fcf32d93440 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000041259e0_0 .net *"_ivl_11", 2 0, L_0x7fcf32d93440;  1 drivers
v0x600004125a70_0 .net *"_ivl_12", 15 0, L_0x6000002c8d20;  1 drivers
L_0x7fcf32d93488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600004125b00_0 .net/2u *"_ivl_14", 15 0, L_0x7fcf32d93488;  1 drivers
v0x600004125b90_0 .net *"_ivl_2", 0 0, L_0x600001850230;  1 drivers
v0x600004125c20_0 .net *"_ivl_4", 15 0, L_0x6000002c8b40;  1 drivers
v0x600004125cb0_0 .net *"_ivl_7", 14 0, L_0x6000002c8be0;  1 drivers
v0x600004125d40_0 .net *"_ivl_8", 17 0, L_0x6000002c8c80;  1 drivers
v0x600004125dd0_0 .net "addr", 15 0, L_0x6000002c8aa0;  alias, 1 drivers
v0x600004125e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
L_0x7fcf32d934d0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600004125ef0_0 .net "data_in", 15 0, L_0x7fcf32d934d0;  1 drivers
v0x600004125f80_0 .net "data_out", 15 0, L_0x6000002c8dc0;  alias, 1 drivers
v0x600004126010_0 .net "enable", 0 0, L_0x7fcf32d93518;  1 drivers
v0x6000041260a0_0 .var "loaded", 0 0;
v0x600004126130 .array "mem", 65535 0, 15 0;
L_0x7fcf32d935a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000041261c0_0 .net "rst", 0 0, L_0x7fcf32d935a8;  1 drivers
v0x600004126250_0 .net "wr", 0 0, L_0x7fcf32d93560;  1 drivers
L_0x6000002c8b40 .array/port v0x600004126130, L_0x6000002c8c80;
L_0x6000002c8be0 .part L_0x6000002c8aa0, 1, 15;
L_0x6000002c8c80 .concat [ 15 3 0 0], L_0x6000002c8be0, L_0x7fcf32d93440;
L_0x6000002c8d20 .concat [ 16 0 0 0], L_0x6000002c8b40;
L_0x6000002c8dc0 .functor MUXZ 16, L_0x7fcf32d93488, L_0x6000002c8d20, L_0x600001850230, C4<>;
S_0x7fcf32c120e0 .scope module, "pc0" "PC" 7 115, 27 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "next";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "PC";
L_0x600001850e00 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001850d90 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x600001850d20 .functor NOT 1, v0x6000040226d0_0, C4<0>, C4<0>, C4<0>;
L_0x600001850cb0 .functor AND 1, L_0x600001850310, L_0x600001850d20, C4<1>, C4<1>;
L_0x600001850540 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
L_0x6000018504d0 .functor AND 1, L_0x600001850310, v0x6000040226d0_0, C4<1>, C4<1>;
L_0x600001850460 .functor NOT 1, v0x600004022880_0, C4<0>, C4<0>, C4<0>;
v0x6000041ef210_0 .net "PC", 15 0, L_0x6000002c8aa0;  alias, 1 drivers
v0x6000041ef2a0_0 .net *"_ivl_20", 0 0, L_0x600001850460;  1 drivers
L_0x7fcf32d933b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000041ef330_0 .net/2u *"_ivl_22", 15 0, L_0x7fcf32d933b0;  1 drivers
v0x6000041ef3c0_0 .net *"_ivl_25", 0 0, L_0x6000002c8960;  1 drivers
L_0x7fcf32d933f8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000041ef450_0 .net/2u *"_ivl_26", 15 0, L_0x7fcf32d933f8;  1 drivers
v0x6000041ef4e0_0 .net *"_ivl_28", 15 0, L_0x6000002c8a00;  1 drivers
v0x6000041ef570_0 .net *"_ivl_4", 0 0, L_0x600001850d20;  1 drivers
o0x7fcf32d2b118 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000032041e0 .island tran;
p0x7fcf32d2b118 .port I0x6000032041e0, o0x7fcf32d2b118;
v0x6000041ef600_0 .net8 "blank1", 15 0, p0x7fcf32d2b118;  0 drivers, strength-aware
o0x7fcf32d2f2e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003204540 .island tran;
p0x7fcf32d2f2e8 .port I0x600003204540, o0x7fcf32d2f2e8;
v0x6000041ef690_0 .net8 "blank2", 15 0, p0x7fcf32d2f2e8;  0 drivers, strength-aware
v0x6000041ef720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ef7b0_0 .net "en", 0 0, L_0x600001850310;  1 drivers
o0x7fcf32d2b0e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003208a80 .island tran;
p0x7fcf32d2b0e8 .port I0x600003208a80, o0x7fcf32d2b0e8;
v0x6000041ef840_0 .net8 "internalPC1", 15 0, p0x7fcf32d2b0e8;  0 drivers, strength-aware
o0x7fcf32d2f2b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x6000032043a0 .island tran;
p0x7fcf32d2f2b8 .port I0x6000032043a0, o0x7fcf32d2f2b8;
v0x6000041ef8d0_0 .net8 "internalPC2", 15 0, p0x7fcf32d2f2b8;  0 drivers, strength-aware
v0x6000041ef960_0 .net "next", 15 0, o0x7fcf32d2b148;  alias, 0 drivers
v0x6000041ef9f0_0 .net "rst_n", 0 0, v0x600004022880_0;  alias, 1 drivers
L_0x6000002c8960 .reduce/and p0x7fcf32d2f2b8;
L_0x6000002c8a00 .functor MUXZ 16, p0x7fcf32d2f2b8, L_0x7fcf32d933f8, L_0x6000002c8960, C4<>;
L_0x6000002c8aa0 .functor MUXZ 16, L_0x6000002c8a00, L_0x7fcf32d933b0, L_0x600001850460, C4<>;
S_0x7fcf32c11db0 .scope module, "reg0" "Register" 27 11, 5 98 0, S_0x7fcf32c120e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004114630_0 .net8 "Bitline1", 15 0, p0x7fcf32d2b0e8;  alias, 0 drivers, strength-aware
v0x6000041146c0_0 .net8 "Bitline2", 15 0, p0x7fcf32d2b118;  alias, 0 drivers, strength-aware
v0x600004114750_0 .net "D", 15 0, o0x7fcf32d2b148;  alias, 0 drivers
L_0x7fcf32d93290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000041147e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  1 drivers
L_0x7fcf32d932d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600004114870_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  1 drivers
v0x600004114900_0 .net "WriteReg", 0 0, L_0x600001850cb0;  1 drivers
v0x600004114990_0 .net "clk", 0 0, L_0x600001850e00;  1 drivers
v0x600004114a20_0 .net "rst", 0 0, L_0x600001850d90;  1 drivers
L_0x6000002f6120 .part o0x7fcf32d2b148, 0, 1;
L_0x6000002f61c0 .part o0x7fcf32d2b148, 1, 1;
L_0x6000002f6260 .part o0x7fcf32d2b148, 2, 1;
L_0x6000002f6300 .part o0x7fcf32d2b148, 3, 1;
L_0x6000002f63a0 .part o0x7fcf32d2b148, 4, 1;
L_0x6000002f6440 .part o0x7fcf32d2b148, 5, 1;
L_0x6000002f64e0 .part o0x7fcf32d2b148, 6, 1;
L_0x6000002f6580 .part o0x7fcf32d2b148, 7, 1;
L_0x6000002f6620 .part o0x7fcf32d2b148, 8, 1;
L_0x6000002f66c0 .part o0x7fcf32d2b148, 9, 1;
L_0x6000002f6760 .part o0x7fcf32d2b148, 10, 1;
L_0x6000002f6800 .part o0x7fcf32d2b148, 11, 1;
L_0x6000002f68a0 .part o0x7fcf32d2b148, 12, 1;
L_0x6000002f6940 .part o0x7fcf32d2b148, 13, 1;
L_0x6000002f69e0 .part o0x7fcf32d2b148, 14, 1;
L_0x6000002f6a80 .part o0x7fcf32d2b148, 15, 1;
p0x7fcf32d27308 .port I0x600003208a80, L_0x6000018e9ab0;
 .tranvp 16 1 0, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d27308;
p0x7fcf32d27758 .port I0x600003208a80, L_0x6000018e9b90;
 .tranvp 16 1 1, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d27758;
p0x7fcf32d27b48 .port I0x600003208a80, L_0x6000018e9c70;
 .tranvp 16 1 2, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d27b48;
p0x7fcf32d27f38 .port I0x600003208a80, L_0x6000018e9d50;
 .tranvp 16 1 3, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d27f38;
p0x7fcf32d28328 .port I0x600003208a80, L_0x6000018e9e30;
 .tranvp 16 1 4, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d28328;
p0x7fcf32d28718 .port I0x600003208a80, L_0x6000018e9f10;
 .tranvp 16 1 5, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d28718;
p0x7fcf32d28b08 .port I0x600003208a80, L_0x6000018e9ff0;
 .tranvp 16 1 6, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d28b08;
p0x7fcf32d28ef8 .port I0x600003208a80, L_0x6000018ea0d0;
 .tranvp 16 1 7, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d28ef8;
p0x7fcf32d292e8 .port I0x600003208a80, L_0x6000018ea1b0;
 .tranvp 16 1 8, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d292e8;
p0x7fcf32d296d8 .port I0x600003208a80, L_0x6000018ea290;
 .tranvp 16 1 9, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d296d8;
p0x7fcf32d29ac8 .port I0x600003208a80, L_0x6000018ea370;
 .tranvp 16 1 10, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d29ac8;
p0x7fcf32d29eb8 .port I0x600003208a80, L_0x6000018ea450;
 .tranvp 16 1 11, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d29eb8;
p0x7fcf32d2a2a8 .port I0x600003208a80, L_0x6000018ea530;
 .tranvp 16 1 12, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d2a2a8;
p0x7fcf32d2a698 .port I0x600003208a80, L_0x6000018ea610;
 .tranvp 16 1 13, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d2a698;
p0x7fcf32d2aa88 .port I0x600003208a80, L_0x6000018ea6f0;
 .tranvp 16 1 14, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d2aa88;
p0x7fcf32d2ae78 .port I0x600003208a80, L_0x6000018ea7d0;
 .tranvp 16 1 15, I0x600003208a80, p0x7fcf32d2b0e8 p0x7fcf32d2ae78;
p0x7fcf32d27338 .port I0x6000032041e0, L_0x6000018e9b20;
 .tranvp 16 1 0, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d27338;
p0x7fcf32d27788 .port I0x6000032041e0, L_0x6000018e9c00;
 .tranvp 16 1 1, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d27788;
p0x7fcf32d27b78 .port I0x6000032041e0, L_0x6000018e9ce0;
 .tranvp 16 1 2, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d27b78;
p0x7fcf32d27f68 .port I0x6000032041e0, L_0x6000018e9dc0;
 .tranvp 16 1 3, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d27f68;
p0x7fcf32d28358 .port I0x6000032041e0, L_0x6000018e9ea0;
 .tranvp 16 1 4, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d28358;
p0x7fcf32d28748 .port I0x6000032041e0, L_0x6000018e9f80;
 .tranvp 16 1 5, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d28748;
p0x7fcf32d28b38 .port I0x6000032041e0, L_0x6000018ea060;
 .tranvp 16 1 6, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d28b38;
p0x7fcf32d28f28 .port I0x6000032041e0, L_0x6000018ea140;
 .tranvp 16 1 7, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d28f28;
p0x7fcf32d29318 .port I0x6000032041e0, L_0x6000018ea220;
 .tranvp 16 1 8, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d29318;
p0x7fcf32d29708 .port I0x6000032041e0, L_0x6000018ea300;
 .tranvp 16 1 9, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d29708;
p0x7fcf32d29af8 .port I0x6000032041e0, L_0x6000018ea3e0;
 .tranvp 16 1 10, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d29af8;
p0x7fcf32d29ee8 .port I0x6000032041e0, L_0x6000018ea4c0;
 .tranvp 16 1 11, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d29ee8;
p0x7fcf32d2a2d8 .port I0x6000032041e0, L_0x6000018ea5a0;
 .tranvp 16 1 12, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d2a2d8;
p0x7fcf32d2a6c8 .port I0x6000032041e0, L_0x6000018ea680;
 .tranvp 16 1 13, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d2a6c8;
p0x7fcf32d2aab8 .port I0x6000032041e0, L_0x6000018ea760;
 .tranvp 16 1 14, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d2aab8;
p0x7fcf32d2aea8 .port I0x6000032041e0, L_0x6000018ea840;
 .tranvp 16 1 15, I0x6000032041e0, p0x7fcf32d2b118 p0x7fcf32d2aea8;
S_0x7fcf32c11970 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9ab0 .functor BUFT 1, L_0x6000002f4d20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d27428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9b20 .functor BUFT 1, o0x7fcf32d27428, C4<0>, C4<0>, C4<0>;
v0x600004126640_0 .net8 "Bitline1", 0 0, p0x7fcf32d27308;  1 drivers, strength-aware
v0x6000041266d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d27338;  1 drivers, strength-aware
v0x600004126760_0 .net "D", 0 0, L_0x6000002f6120;  1 drivers
v0x6000041267f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x600004126880_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004126910_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x6000041269a0_0 .net *"_ivl_0", 0 0, L_0x6000002f4d20;  1 drivers
v0x600004126a30_0 .net *"_ivl_6", 0 0, L_0x6000002f4dc0;  1 drivers
; Elide local net with no drivers, v0x600004126ac0_0 name=_ivl_8
v0x600004126b50_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004126be0_0 .net "dffOut", 0 0, v0x600004126520_0;  1 drivers
v0x600004126c70_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f4d20 .functor MUXZ 1, v0x600004126520_0, L_0x6000002f6120, L_0x600001850cb0, C4<>;
L_0x6000002f4dc0 .functor MUXZ 1, v0x600004126520_0, L_0x6000002f6120, L_0x600001850cb0, C4<>;
S_0x7fcf32c11640 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c11970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041262e0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004126370_0 .net "d", 0 0, L_0x6000002f6120;  alias, 1 drivers
v0x600004126400_0 .net "q", 0 0, v0x600004126520_0;  alias, 1 drivers
v0x600004126490_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004126520_0 .var "state", 0 0;
v0x6000041265b0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
E_0x600002985bc0 .event posedge, v0x6000041262e0_0;
S_0x7fcf32c11200 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9b90 .functor BUFT 1, L_0x6000002f4e60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d27818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9c00 .functor BUFT 1, o0x7fcf32d27818, C4<0>, C4<0>, C4<0>;
v0x600004127060_0 .net8 "Bitline1", 0 0, p0x7fcf32d27758;  1 drivers, strength-aware
v0x6000041270f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d27788;  1 drivers, strength-aware
v0x600004127180_0 .net "D", 0 0, L_0x6000002f61c0;  1 drivers
v0x600004127210_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x6000041272a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004127330_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x6000041273c0_0 .net *"_ivl_0", 0 0, L_0x6000002f4e60;  1 drivers
v0x600004127450_0 .net *"_ivl_6", 0 0, L_0x6000002f4f00;  1 drivers
; Elide local net with no drivers, v0x6000041274e0_0 name=_ivl_8
v0x600004127570_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004127600_0 .net "dffOut", 0 0, v0x600004126f40_0;  1 drivers
v0x600004127690_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f4e60 .functor MUXZ 1, v0x600004126f40_0, L_0x6000002f61c0, L_0x600001850cb0, C4<>;
L_0x6000002f4f00 .functor MUXZ 1, v0x600004126f40_0, L_0x6000002f61c0, L_0x600001850cb0, C4<>;
S_0x7fcf32c10ed0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c11200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004126d00_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004126d90_0 .net "d", 0 0, L_0x6000002f61c0;  alias, 1 drivers
v0x600004126e20_0 .net "q", 0 0, v0x600004126f40_0;  alias, 1 drivers
v0x600004126eb0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004126f40_0 .var "state", 0 0;
v0x600004126fd0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c10a90 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9c70 .functor BUFT 1, L_0x6000002f4fa0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d27c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9ce0 .functor BUFT 1, o0x7fcf32d27c08, C4<0>, C4<0>, C4<0>;
v0x600004127a80_0 .net8 "Bitline1", 0 0, p0x7fcf32d27b48;  1 drivers, strength-aware
v0x600004127b10_0 .net8 "Bitline2", 0 0, p0x7fcf32d27b78;  1 drivers, strength-aware
v0x600004127ba0_0 .net "D", 0 0, L_0x6000002f6260;  1 drivers
v0x600004127c30_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x600004127cc0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004127d50_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x600004127de0_0 .net *"_ivl_0", 0 0, L_0x6000002f4fa0;  1 drivers
v0x600004127e70_0 .net *"_ivl_6", 0 0, L_0x6000002f5040;  1 drivers
; Elide local net with no drivers, v0x600004127f00_0 name=_ivl_8
v0x60000411c000_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411c090_0 .net "dffOut", 0 0, v0x600004127960_0;  1 drivers
v0x60000411c120_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f4fa0 .functor MUXZ 1, v0x600004127960_0, L_0x6000002f6260, L_0x600001850cb0, C4<>;
L_0x6000002f5040 .functor MUXZ 1, v0x600004127960_0, L_0x6000002f6260, L_0x600001850cb0, C4<>;
S_0x7fcf32c10760 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c10a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004127720_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x6000041277b0_0 .net "d", 0 0, L_0x6000002f6260;  alias, 1 drivers
v0x600004127840_0 .net "q", 0 0, v0x600004127960_0;  alias, 1 drivers
v0x6000041278d0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004127960_0 .var "state", 0 0;
v0x6000041279f0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c10320 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9d50 .functor BUFT 1, L_0x6000002f50e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d27ff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9dc0 .functor BUFT 1, o0x7fcf32d27ff8, C4<0>, C4<0>, C4<0>;
v0x60000411c510_0 .net8 "Bitline1", 0 0, p0x7fcf32d27f38;  1 drivers, strength-aware
v0x60000411c5a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d27f68;  1 drivers, strength-aware
v0x60000411c630_0 .net "D", 0 0, L_0x6000002f6300;  1 drivers
v0x60000411c6c0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x60000411c750_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x60000411c7e0_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x60000411c870_0 .net *"_ivl_0", 0 0, L_0x6000002f50e0;  1 drivers
v0x60000411c900_0 .net *"_ivl_6", 0 0, L_0x6000002f5180;  1 drivers
; Elide local net with no drivers, v0x60000411c990_0 name=_ivl_8
v0x60000411ca20_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411cab0_0 .net "dffOut", 0 0, v0x60000411c3f0_0;  1 drivers
v0x60000411cb40_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f50e0 .functor MUXZ 1, v0x60000411c3f0_0, L_0x6000002f6300, L_0x600001850cb0, C4<>;
L_0x6000002f5180 .functor MUXZ 1, v0x60000411c3f0_0, L_0x6000002f6300, L_0x600001850cb0, C4<>;
S_0x7fcf32c0fff0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c10320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411c1b0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411c240_0 .net "d", 0 0, L_0x6000002f6300;  alias, 1 drivers
v0x60000411c2d0_0 .net "q", 0 0, v0x60000411c3f0_0;  alias, 1 drivers
v0x60000411c360_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x60000411c3f0_0 .var "state", 0 0;
v0x60000411c480_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0fbb0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9e30 .functor BUFT 1, L_0x6000002f5220, C4<0>, C4<0>, C4<0>;
o0x7fcf32d283e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9ea0 .functor BUFT 1, o0x7fcf32d283e8, C4<0>, C4<0>, C4<0>;
v0x60000411cf30_0 .net8 "Bitline1", 0 0, p0x7fcf32d28328;  1 drivers, strength-aware
v0x60000411cfc0_0 .net8 "Bitline2", 0 0, p0x7fcf32d28358;  1 drivers, strength-aware
v0x60000411d050_0 .net "D", 0 0, L_0x6000002f63a0;  1 drivers
v0x60000411d0e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x60000411d170_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x60000411d200_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x60000411d290_0 .net *"_ivl_0", 0 0, L_0x6000002f5220;  1 drivers
v0x60000411d320_0 .net *"_ivl_6", 0 0, L_0x6000002f52c0;  1 drivers
; Elide local net with no drivers, v0x60000411d3b0_0 name=_ivl_8
v0x60000411d440_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411d4d0_0 .net "dffOut", 0 0, v0x60000411ce10_0;  1 drivers
v0x60000411d560_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5220 .functor MUXZ 1, v0x60000411ce10_0, L_0x6000002f63a0, L_0x600001850cb0, C4<>;
L_0x6000002f52c0 .functor MUXZ 1, v0x60000411ce10_0, L_0x6000002f63a0, L_0x600001850cb0, C4<>;
S_0x7fcf32c0f880 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0fbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411cbd0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411cc60_0 .net "d", 0 0, L_0x6000002f63a0;  alias, 1 drivers
v0x60000411ccf0_0 .net "q", 0 0, v0x60000411ce10_0;  alias, 1 drivers
v0x60000411cd80_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x60000411ce10_0 .var "state", 0 0;
v0x60000411cea0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0f440 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9f10 .functor BUFT 1, L_0x6000002f5360, C4<0>, C4<0>, C4<0>;
o0x7fcf32d287d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018e9f80 .functor BUFT 1, o0x7fcf32d287d8, C4<0>, C4<0>, C4<0>;
v0x60000411d950_0 .net8 "Bitline1", 0 0, p0x7fcf32d28718;  1 drivers, strength-aware
v0x60000411d9e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d28748;  1 drivers, strength-aware
v0x60000411da70_0 .net "D", 0 0, L_0x6000002f6440;  1 drivers
v0x60000411db00_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x60000411db90_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x60000411dc20_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x60000411dcb0_0 .net *"_ivl_0", 0 0, L_0x6000002f5360;  1 drivers
v0x60000411dd40_0 .net *"_ivl_6", 0 0, L_0x6000002f5400;  1 drivers
; Elide local net with no drivers, v0x60000411ddd0_0 name=_ivl_8
v0x60000411de60_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411def0_0 .net "dffOut", 0 0, v0x60000411d830_0;  1 drivers
v0x60000411df80_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5360 .functor MUXZ 1, v0x60000411d830_0, L_0x6000002f6440, L_0x600001850cb0, C4<>;
L_0x6000002f5400 .functor MUXZ 1, v0x60000411d830_0, L_0x6000002f6440, L_0x600001850cb0, C4<>;
S_0x7fcf32c0f110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0f440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411d5f0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411d680_0 .net "d", 0 0, L_0x6000002f6440;  alias, 1 drivers
v0x60000411d710_0 .net "q", 0 0, v0x60000411d830_0;  alias, 1 drivers
v0x60000411d7a0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x60000411d830_0 .var "state", 0 0;
v0x60000411d8c0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0ecd0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018e9ff0 .functor BUFT 1, L_0x6000002f54a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d28bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea060 .functor BUFT 1, o0x7fcf32d28bc8, C4<0>, C4<0>, C4<0>;
v0x60000411e370_0 .net8 "Bitline1", 0 0, p0x7fcf32d28b08;  1 drivers, strength-aware
v0x60000411e400_0 .net8 "Bitline2", 0 0, p0x7fcf32d28b38;  1 drivers, strength-aware
v0x60000411e490_0 .net "D", 0 0, L_0x6000002f64e0;  1 drivers
v0x60000411e520_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x60000411e5b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x60000411e640_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x60000411e6d0_0 .net *"_ivl_0", 0 0, L_0x6000002f54a0;  1 drivers
v0x60000411e760_0 .net *"_ivl_6", 0 0, L_0x6000002f5540;  1 drivers
; Elide local net with no drivers, v0x60000411e7f0_0 name=_ivl_8
v0x60000411e880_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411e910_0 .net "dffOut", 0 0, v0x60000411e250_0;  1 drivers
v0x60000411e9a0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f54a0 .functor MUXZ 1, v0x60000411e250_0, L_0x6000002f64e0, L_0x600001850cb0, C4<>;
L_0x6000002f5540 .functor MUXZ 1, v0x60000411e250_0, L_0x6000002f64e0, L_0x600001850cb0, C4<>;
S_0x7fcf32c0e9a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411e010_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411e0a0_0 .net "d", 0 0, L_0x6000002f64e0;  alias, 1 drivers
v0x60000411e130_0 .net "q", 0 0, v0x60000411e250_0;  alias, 1 drivers
v0x60000411e1c0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x60000411e250_0 .var "state", 0 0;
v0x60000411e2e0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0e560 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea0d0 .functor BUFT 1, L_0x6000002f55e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d28fb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea140 .functor BUFT 1, o0x7fcf32d28fb8, C4<0>, C4<0>, C4<0>;
v0x60000411ed90_0 .net8 "Bitline1", 0 0, p0x7fcf32d28ef8;  1 drivers, strength-aware
v0x60000411ee20_0 .net8 "Bitline2", 0 0, p0x7fcf32d28f28;  1 drivers, strength-aware
v0x60000411eeb0_0 .net "D", 0 0, L_0x6000002f6580;  1 drivers
v0x60000411ef40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x60000411efd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x60000411f060_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x60000411f0f0_0 .net *"_ivl_0", 0 0, L_0x6000002f55e0;  1 drivers
v0x60000411f180_0 .net *"_ivl_6", 0 0, L_0x6000002f5680;  1 drivers
; Elide local net with no drivers, v0x60000411f210_0 name=_ivl_8
v0x60000411f2a0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411f330_0 .net "dffOut", 0 0, v0x60000411ec70_0;  1 drivers
v0x60000411f3c0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f55e0 .functor MUXZ 1, v0x60000411ec70_0, L_0x6000002f6580, L_0x600001850cb0, C4<>;
L_0x6000002f5680 .functor MUXZ 1, v0x60000411ec70_0, L_0x6000002f6580, L_0x600001850cb0, C4<>;
S_0x7fcf32c0dbd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0e560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411ea30_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411eac0_0 .net "d", 0 0, L_0x6000002f6580;  alias, 1 drivers
v0x60000411eb50_0 .net "q", 0 0, v0x60000411ec70_0;  alias, 1 drivers
v0x60000411ebe0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x60000411ec70_0 .var "state", 0 0;
v0x60000411ed00_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0d8a0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea1b0 .functor BUFT 1, L_0x6000002f5720, C4<0>, C4<0>, C4<0>;
o0x7fcf32d293a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea220 .functor BUFT 1, o0x7fcf32d293a8, C4<0>, C4<0>, C4<0>;
v0x60000411f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d292e8;  1 drivers, strength-aware
v0x60000411f840_0 .net8 "Bitline2", 0 0, p0x7fcf32d29318;  1 drivers, strength-aware
v0x60000411f8d0_0 .net "D", 0 0, L_0x6000002f6620;  1 drivers
v0x60000411f960_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x60000411f9f0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x60000411fa80_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x60000411fb10_0 .net *"_ivl_0", 0 0, L_0x6000002f5720;  1 drivers
v0x60000411fba0_0 .net *"_ivl_6", 0 0, L_0x6000002f57c0;  1 drivers
; Elide local net with no drivers, v0x60000411fc30_0 name=_ivl_8
v0x60000411fcc0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411fd50_0 .net "dffOut", 0 0, v0x60000411f690_0;  1 drivers
v0x60000411fde0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5720 .functor MUXZ 1, v0x60000411f690_0, L_0x6000002f6620, L_0x600001850cb0, C4<>;
L_0x6000002f57c0 .functor MUXZ 1, v0x60000411f690_0, L_0x6000002f6620, L_0x600001850cb0, C4<>;
S_0x7fcf32c0d460 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411f450_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411f4e0_0 .net "d", 0 0, L_0x6000002f6620;  alias, 1 drivers
v0x60000411f570_0 .net "q", 0 0, v0x60000411f690_0;  alias, 1 drivers
v0x60000411f600_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x60000411f690_0 .var "state", 0 0;
v0x60000411f720_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0c580 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea290 .functor BUFT 1, L_0x6000002f5860, C4<0>, C4<0>, C4<0>;
o0x7fcf32d29798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea300 .functor BUFT 1, o0x7fcf32d29798, C4<0>, C4<0>, C4<0>;
v0x600004110240_0 .net8 "Bitline1", 0 0, p0x7fcf32d296d8;  1 drivers, strength-aware
v0x6000041102d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d29708;  1 drivers, strength-aware
v0x600004110360_0 .net "D", 0 0, L_0x6000002f66c0;  1 drivers
v0x6000041103f0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x600004110480_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004110510_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x6000041105a0_0 .net *"_ivl_0", 0 0, L_0x6000002f5860;  1 drivers
v0x600004110630_0 .net *"_ivl_6", 0 0, L_0x6000002f5900;  1 drivers
; Elide local net with no drivers, v0x6000041106c0_0 name=_ivl_8
v0x600004110750_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x6000041107e0_0 .net "dffOut", 0 0, v0x600004110120_0;  1 drivers
v0x600004110870_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5860 .functor MUXZ 1, v0x600004110120_0, L_0x6000002f66c0, L_0x600001850cb0, C4<>;
L_0x6000002f5900 .functor MUXZ 1, v0x600004110120_0, L_0x6000002f66c0, L_0x600001850cb0, C4<>;
S_0x7fcf32c0c250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0c580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411fe70_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x60000411ff00_0 .net "d", 0 0, L_0x6000002f66c0;  alias, 1 drivers
v0x600004110000_0 .net "q", 0 0, v0x600004110120_0;  alias, 1 drivers
v0x600004110090_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004110120_0 .var "state", 0 0;
v0x6000041101b0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0be10 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea370 .functor BUFT 1, L_0x6000002f59a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d29b88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea3e0 .functor BUFT 1, o0x7fcf32d29b88, C4<0>, C4<0>, C4<0>;
v0x600004110c60_0 .net8 "Bitline1", 0 0, p0x7fcf32d29ac8;  1 drivers, strength-aware
v0x600004110cf0_0 .net8 "Bitline2", 0 0, p0x7fcf32d29af8;  1 drivers, strength-aware
v0x600004110d80_0 .net "D", 0 0, L_0x6000002f6760;  1 drivers
v0x600004110e10_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x600004110ea0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004110f30_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x600004110fc0_0 .net *"_ivl_0", 0 0, L_0x6000002f59a0;  1 drivers
v0x600004111050_0 .net *"_ivl_6", 0 0, L_0x6000002f5a40;  1 drivers
; Elide local net with no drivers, v0x6000041110e0_0 name=_ivl_8
v0x600004111170_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004111200_0 .net "dffOut", 0 0, v0x600004110b40_0;  1 drivers
v0x600004111290_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f59a0 .functor MUXZ 1, v0x600004110b40_0, L_0x6000002f6760, L_0x600001850cb0, C4<>;
L_0x6000002f5a40 .functor MUXZ 1, v0x600004110b40_0, L_0x6000002f6760, L_0x600001850cb0, C4<>;
S_0x7fcf32c0bae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0be10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004110900_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004110990_0 .net "d", 0 0, L_0x6000002f6760;  alias, 1 drivers
v0x600004110a20_0 .net "q", 0 0, v0x600004110b40_0;  alias, 1 drivers
v0x600004110ab0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004110b40_0 .var "state", 0 0;
v0x600004110bd0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0b6a0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea450 .functor BUFT 1, L_0x6000002f5ae0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d29f78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea4c0 .functor BUFT 1, o0x7fcf32d29f78, C4<0>, C4<0>, C4<0>;
v0x600004111680_0 .net8 "Bitline1", 0 0, p0x7fcf32d29eb8;  1 drivers, strength-aware
v0x600004111710_0 .net8 "Bitline2", 0 0, p0x7fcf32d29ee8;  1 drivers, strength-aware
v0x6000041117a0_0 .net "D", 0 0, L_0x6000002f6800;  1 drivers
v0x600004111830_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x6000041118c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004111950_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x6000041119e0_0 .net *"_ivl_0", 0 0, L_0x6000002f5ae0;  1 drivers
v0x600004111a70_0 .net *"_ivl_6", 0 0, L_0x6000002f5b80;  1 drivers
; Elide local net with no drivers, v0x600004111b00_0 name=_ivl_8
v0x600004111b90_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004111c20_0 .net "dffOut", 0 0, v0x600004111560_0;  1 drivers
v0x600004111cb0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5ae0 .functor MUXZ 1, v0x600004111560_0, L_0x6000002f6800, L_0x600001850cb0, C4<>;
L_0x6000002f5b80 .functor MUXZ 1, v0x600004111560_0, L_0x6000002f6800, L_0x600001850cb0, C4<>;
S_0x7fcf32c0b370 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0b6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004111320_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x6000041113b0_0 .net "d", 0 0, L_0x6000002f6800;  alias, 1 drivers
v0x600004111440_0 .net "q", 0 0, v0x600004111560_0;  alias, 1 drivers
v0x6000041114d0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004111560_0 .var "state", 0 0;
v0x6000041115f0_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0af30 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea530 .functor BUFT 1, L_0x6000002f5c20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2a368 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea5a0 .functor BUFT 1, o0x7fcf32d2a368, C4<0>, C4<0>, C4<0>;
v0x6000041120a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2a2a8;  1 drivers, strength-aware
v0x600004112130_0 .net8 "Bitline2", 0 0, p0x7fcf32d2a2d8;  1 drivers, strength-aware
v0x6000041121c0_0 .net "D", 0 0, L_0x6000002f68a0;  1 drivers
v0x600004112250_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x6000041122e0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004112370_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x600004112400_0 .net *"_ivl_0", 0 0, L_0x6000002f5c20;  1 drivers
v0x600004112490_0 .net *"_ivl_6", 0 0, L_0x6000002f5cc0;  1 drivers
; Elide local net with no drivers, v0x600004112520_0 name=_ivl_8
v0x6000041125b0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004112640_0 .net "dffOut", 0 0, v0x600004111f80_0;  1 drivers
v0x6000041126d0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5c20 .functor MUXZ 1, v0x600004111f80_0, L_0x6000002f68a0, L_0x600001850cb0, C4<>;
L_0x6000002f5cc0 .functor MUXZ 1, v0x600004111f80_0, L_0x6000002f68a0, L_0x600001850cb0, C4<>;
S_0x7fcf32c0ac00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0af30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004111d40_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004111dd0_0 .net "d", 0 0, L_0x6000002f68a0;  alias, 1 drivers
v0x600004111e60_0 .net "q", 0 0, v0x600004111f80_0;  alias, 1 drivers
v0x600004111ef0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004111f80_0 .var "state", 0 0;
v0x600004112010_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0a7c0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea610 .functor BUFT 1, L_0x6000002f5d60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2a758 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea680 .functor BUFT 1, o0x7fcf32d2a758, C4<0>, C4<0>, C4<0>;
v0x600004112ac0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2a698;  1 drivers, strength-aware
v0x600004112b50_0 .net8 "Bitline2", 0 0, p0x7fcf32d2a6c8;  1 drivers, strength-aware
v0x600004112be0_0 .net "D", 0 0, L_0x6000002f6940;  1 drivers
v0x600004112c70_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x600004112d00_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004112d90_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x600004112e20_0 .net *"_ivl_0", 0 0, L_0x6000002f5d60;  1 drivers
v0x600004112eb0_0 .net *"_ivl_6", 0 0, L_0x6000002f5e00;  1 drivers
; Elide local net with no drivers, v0x600004112f40_0 name=_ivl_8
v0x600004112fd0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004113060_0 .net "dffOut", 0 0, v0x6000041129a0_0;  1 drivers
v0x6000041130f0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5d60 .functor MUXZ 1, v0x6000041129a0_0, L_0x6000002f6940, L_0x600001850cb0, C4<>;
L_0x6000002f5e00 .functor MUXZ 1, v0x6000041129a0_0, L_0x6000002f6940, L_0x600001850cb0, C4<>;
S_0x7fcf32c0a490 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004112760_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x6000041127f0_0 .net "d", 0 0, L_0x6000002f6940;  alias, 1 drivers
v0x600004112880_0 .net "q", 0 0, v0x6000041129a0_0;  alias, 1 drivers
v0x600004112910_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x6000041129a0_0 .var "state", 0 0;
v0x600004112a30_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0a050 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea6f0 .functor BUFT 1, L_0x6000002f5ea0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2ab48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea760 .functor BUFT 1, o0x7fcf32d2ab48, C4<0>, C4<0>, C4<0>;
v0x6000041134e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2aa88;  1 drivers, strength-aware
v0x600004113570_0 .net8 "Bitline2", 0 0, p0x7fcf32d2aab8;  1 drivers, strength-aware
v0x600004113600_0 .net "D", 0 0, L_0x6000002f69e0;  1 drivers
v0x600004113690_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x600004113720_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x6000041137b0_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x600004113840_0 .net *"_ivl_0", 0 0, L_0x6000002f5ea0;  1 drivers
v0x6000041138d0_0 .net *"_ivl_6", 0 0, L_0x6000002f5f40;  1 drivers
; Elide local net with no drivers, v0x600004113960_0 name=_ivl_8
v0x6000041139f0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004113a80_0 .net "dffOut", 0 0, v0x6000041133c0_0;  1 drivers
v0x600004113b10_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5ea0 .functor MUXZ 1, v0x6000041133c0_0, L_0x6000002f69e0, L_0x600001850cb0, C4<>;
L_0x6000002f5f40 .functor MUXZ 1, v0x6000041133c0_0, L_0x6000002f69e0, L_0x600001850cb0, C4<>;
S_0x7fcf32c09d20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004113180_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004113210_0 .net "d", 0 0, L_0x6000002f69e0;  alias, 1 drivers
v0x6000041132a0_0 .net "q", 0 0, v0x6000041133c0_0;  alias, 1 drivers
v0x600004113330_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x6000041133c0_0 .var "state", 0 0;
v0x600004113450_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c098e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea7d0 .functor BUFT 1, L_0x6000002f5fe0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2af38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea840 .functor BUFT 1, o0x7fcf32d2af38, C4<0>, C4<0>, C4<0>;
v0x600004113f00_0 .net8 "Bitline1", 0 0, p0x7fcf32d2ae78;  1 drivers, strength-aware
v0x600004114000_0 .net8 "Bitline2", 0 0, p0x7fcf32d2aea8;  1 drivers, strength-aware
v0x600004114090_0 .net "D", 0 0, L_0x6000002f6a80;  1 drivers
v0x600004114120_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93290;  alias, 1 drivers
v0x6000041141b0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d932d8;  alias, 1 drivers
v0x600004114240_0 .net "WriteEnable", 0 0, L_0x600001850cb0;  alias, 1 drivers
v0x6000041142d0_0 .net *"_ivl_0", 0 0, L_0x6000002f5fe0;  1 drivers
v0x600004114360_0 .net *"_ivl_6", 0 0, L_0x6000002f6080;  1 drivers
; Elide local net with no drivers, v0x6000041143f0_0 name=_ivl_8
v0x600004114480_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004114510_0 .net "dffOut", 0 0, v0x600004113de0_0;  1 drivers
v0x6000041145a0_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
L_0x6000002f5fe0 .functor MUXZ 1, v0x600004113de0_0, L_0x6000002f6a80, L_0x600001850cb0, C4<>;
L_0x6000002f6080 .functor MUXZ 1, v0x600004113de0_0, L_0x6000002f6a80, L_0x600001850cb0, C4<>;
S_0x7fcf32c095b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c098e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004113ba0_0 .net "clk", 0 0, L_0x600001850e00;  alias, 1 drivers
v0x600004113c30_0 .net "d", 0 0, L_0x6000002f6a80;  alias, 1 drivers
v0x600004113cc0_0 .net "q", 0 0, v0x600004113de0_0;  alias, 1 drivers
v0x600004113d50_0 .net "rst", 0 0, L_0x600001850d90;  alias, 1 drivers
v0x600004113de0_0 .var "state", 0 0;
v0x600004113e70_0 .net "wen", 0 0, L_0x600001850cb0;  alias, 1 drivers
S_0x7fcf32c0ccf0 .scope module, "reg1" "Register" 27 22, 5 98 0, S_0x7fcf32c120e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041eed90_0 .net8 "Bitline1", 15 0, p0x7fcf32d2f2b8;  alias, 0 drivers, strength-aware
v0x6000041eee20_0 .net8 "Bitline2", 15 0, p0x7fcf32d2f2e8;  alias, 0 drivers, strength-aware
v0x6000041eeeb0_0 .net8 "D", 15 0, p0x7fcf32d2b0e8;  alias, 0 drivers, strength-aware
L_0x7fcf32d93320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000041eef40_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  1 drivers
L_0x7fcf32d93368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000041eefd0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  1 drivers
v0x6000041ef060_0 .net "WriteReg", 0 0, L_0x6000018504d0;  1 drivers
v0x6000041ef0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ef180_0 .net "rst", 0 0, L_0x600001850540;  1 drivers
L_0x6000002f7f20 .part p0x7fcf32d2b0e8, 0, 1;
L_0x6000002c8000 .part p0x7fcf32d2b0e8, 1, 1;
L_0x6000002c80a0 .part p0x7fcf32d2b0e8, 2, 1;
L_0x6000002c8140 .part p0x7fcf32d2b0e8, 3, 1;
L_0x6000002c81e0 .part p0x7fcf32d2b0e8, 4, 1;
L_0x6000002c8280 .part p0x7fcf32d2b0e8, 5, 1;
L_0x6000002c8320 .part p0x7fcf32d2b0e8, 6, 1;
L_0x6000002c83c0 .part p0x7fcf32d2b0e8, 7, 1;
L_0x6000002c8460 .part p0x7fcf32d2b0e8, 8, 1;
L_0x6000002c8500 .part p0x7fcf32d2b0e8, 9, 1;
L_0x6000002c85a0 .part p0x7fcf32d2b0e8, 10, 1;
L_0x6000002c8640 .part p0x7fcf32d2b0e8, 11, 1;
L_0x6000002c86e0 .part p0x7fcf32d2b0e8, 12, 1;
L_0x6000002c8780 .part p0x7fcf32d2b0e8, 13, 1;
L_0x6000002c8820 .part p0x7fcf32d2b0e8, 14, 1;
L_0x6000002c88c0 .part p0x7fcf32d2b0e8, 15, 1;
p0x7fcf32d2b4d8 .port I0x6000032043a0, L_0x6000018ea8b0;
 .tranvp 16 1 0, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2b4d8;
p0x7fcf32d2b928 .port I0x6000032043a0, L_0x6000018ea990;
 .tranvp 16 1 1, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2b928;
p0x7fcf32d2bd18 .port I0x6000032043a0, L_0x6000018eaa70;
 .tranvp 16 1 2, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2bd18;
p0x7fcf32d2c108 .port I0x6000032043a0, L_0x6000018eab50;
 .tranvp 16 1 3, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2c108;
p0x7fcf32d2c4f8 .port I0x6000032043a0, L_0x6000018eac30;
 .tranvp 16 1 4, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2c4f8;
p0x7fcf32d2c8e8 .port I0x6000032043a0, L_0x6000018ead10;
 .tranvp 16 1 5, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2c8e8;
p0x7fcf32d2ccd8 .port I0x6000032043a0, L_0x6000018eadf0;
 .tranvp 16 1 6, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2ccd8;
p0x7fcf32d2d0c8 .port I0x6000032043a0, L_0x6000018eaed0;
 .tranvp 16 1 7, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2d0c8;
p0x7fcf32d2d4b8 .port I0x6000032043a0, L_0x6000018eafb0;
 .tranvp 16 1 8, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2d4b8;
p0x7fcf32d2d8a8 .port I0x6000032043a0, L_0x6000018eb090;
 .tranvp 16 1 9, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2d8a8;
p0x7fcf32d2dc98 .port I0x6000032043a0, L_0x6000018eb170;
 .tranvp 16 1 10, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2dc98;
p0x7fcf32d2e088 .port I0x6000032043a0, L_0x6000018eb250;
 .tranvp 16 1 11, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2e088;
p0x7fcf32d2e478 .port I0x6000032043a0, L_0x6000018eb330;
 .tranvp 16 1 12, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2e478;
p0x7fcf32d2e868 .port I0x6000032043a0, L_0x6000018eb410;
 .tranvp 16 1 13, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2e868;
p0x7fcf32d2ec58 .port I0x6000032043a0, L_0x6000018eb4f0;
 .tranvp 16 1 14, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2ec58;
p0x7fcf32d2f048 .port I0x6000032043a0, L_0x6000018eb5d0;
 .tranvp 16 1 15, I0x6000032043a0, p0x7fcf32d2f2b8 p0x7fcf32d2f048;
p0x7fcf32d2b508 .port I0x600003204540, L_0x6000018ea920;
 .tranvp 16 1 0, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2b508;
p0x7fcf32d2b958 .port I0x600003204540, L_0x6000018eaa00;
 .tranvp 16 1 1, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2b958;
p0x7fcf32d2bd48 .port I0x600003204540, L_0x6000018eaae0;
 .tranvp 16 1 2, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2bd48;
p0x7fcf32d2c138 .port I0x600003204540, L_0x6000018eabc0;
 .tranvp 16 1 3, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2c138;
p0x7fcf32d2c528 .port I0x600003204540, L_0x6000018eaca0;
 .tranvp 16 1 4, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2c528;
p0x7fcf32d2c918 .port I0x600003204540, L_0x6000018ead80;
 .tranvp 16 1 5, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2c918;
p0x7fcf32d2cd08 .port I0x600003204540, L_0x6000018eae60;
 .tranvp 16 1 6, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2cd08;
p0x7fcf32d2d0f8 .port I0x600003204540, L_0x6000018eaf40;
 .tranvp 16 1 7, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2d0f8;
p0x7fcf32d2d4e8 .port I0x600003204540, L_0x6000018eb020;
 .tranvp 16 1 8, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2d4e8;
p0x7fcf32d2d8d8 .port I0x600003204540, L_0x6000018eb100;
 .tranvp 16 1 9, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2d8d8;
p0x7fcf32d2dcc8 .port I0x600003204540, L_0x6000018eb1e0;
 .tranvp 16 1 10, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2dcc8;
p0x7fcf32d2e0b8 .port I0x600003204540, L_0x6000018eb2c0;
 .tranvp 16 1 11, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2e0b8;
p0x7fcf32d2e4a8 .port I0x600003204540, L_0x6000018eb3a0;
 .tranvp 16 1 12, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2e4a8;
p0x7fcf32d2e898 .port I0x600003204540, L_0x6000018eb480;
 .tranvp 16 1 13, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2e898;
p0x7fcf32d2ec88 .port I0x600003204540, L_0x6000018eb560;
 .tranvp 16 1 14, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2ec88;
p0x7fcf32d2f078 .port I0x600003204540, L_0x6000018eb640;
 .tranvp 16 1 15, I0x600003204540, p0x7fcf32d2f2e8 p0x7fcf32d2f078;
S_0x7fcf32c0d130 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea8b0 .functor BUFT 1, L_0x6000002f6b20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2b5f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ea920 .functor BUFT 1, o0x7fcf32d2b5f8, C4<0>, C4<0>, C4<0>;
v0x600004114e10_0 .net8 "Bitline1", 0 0, p0x7fcf32d2b4d8;  1 drivers, strength-aware
v0x600004114ea0_0 .net8 "Bitline2", 0 0, p0x7fcf32d2b508;  1 drivers, strength-aware
v0x600004114f30_0 .net "D", 0 0, L_0x6000002f7f20;  1 drivers
v0x600004114fc0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x600004115050_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041150e0_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x600004115170_0 .net *"_ivl_0", 0 0, L_0x6000002f6b20;  1 drivers
v0x600004115200_0 .net *"_ivl_6", 0 0, L_0x6000002f6bc0;  1 drivers
; Elide local net with no drivers, v0x600004115290_0 name=_ivl_8
v0x600004115320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041153b0_0 .net "dffOut", 0 0, v0x600004114cf0_0;  1 drivers
v0x600004115440_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f6b20 .functor MUXZ 1, v0x600004114cf0_0, L_0x6000002f7f20, L_0x6000018504d0, C4<>;
L_0x6000002f6bc0 .functor MUXZ 1, v0x600004114cf0_0, L_0x6000002f7f20, L_0x6000018504d0, C4<>;
S_0x7fcf32c0c9c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0d130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004114ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004114b40_0 .net "d", 0 0, L_0x6000002f7f20;  alias, 1 drivers
v0x600004114bd0_0 .net "q", 0 0, v0x600004114cf0_0;  alias, 1 drivers
v0x600004114c60_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x600004114cf0_0 .var "state", 0 0;
v0x600004114d80_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf32c08a00 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ea990 .functor BUFT 1, L_0x6000002f6c60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2b9e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eaa00 .functor BUFT 1, o0x7fcf32d2b9e8, C4<0>, C4<0>, C4<0>;
v0x600004115830_0 .net8 "Bitline1", 0 0, p0x7fcf32d2b928;  1 drivers, strength-aware
v0x6000041158c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d2b958;  1 drivers, strength-aware
v0x600004115950_0 .net "D", 0 0, L_0x6000002c8000;  1 drivers
v0x6000041159e0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x600004115a70_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x600004115b00_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x600004115b90_0 .net *"_ivl_0", 0 0, L_0x6000002f6c60;  1 drivers
v0x600004115c20_0 .net *"_ivl_6", 0 0, L_0x6000002f6d00;  1 drivers
; Elide local net with no drivers, v0x600004115cb0_0 name=_ivl_8
v0x600004115d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004115dd0_0 .net "dffOut", 0 0, v0x600004115710_0;  1 drivers
v0x600004115e60_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f6c60 .functor MUXZ 1, v0x600004115710_0, L_0x6000002c8000, L_0x6000018504d0, C4<>;
L_0x6000002f6d00 .functor MUXZ 1, v0x600004115710_0, L_0x6000002c8000, L_0x6000018504d0, C4<>;
S_0x7fcf32c086d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c08a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041154d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004115560_0 .net "d", 0 0, L_0x6000002c8000;  alias, 1 drivers
v0x6000041155f0_0 .net "q", 0 0, v0x600004115710_0;  alias, 1 drivers
v0x600004115680_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x600004115710_0 .var "state", 0 0;
v0x6000041157a0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf32c08290 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eaa70 .functor BUFT 1, L_0x6000002f6da0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2bdd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eaae0 .functor BUFT 1, o0x7fcf32d2bdd8, C4<0>, C4<0>, C4<0>;
v0x600004116250_0 .net8 "Bitline1", 0 0, p0x7fcf32d2bd18;  1 drivers, strength-aware
v0x6000041162e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d2bd48;  1 drivers, strength-aware
v0x600004116370_0 .net "D", 0 0, L_0x6000002c80a0;  1 drivers
v0x600004116400_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x600004116490_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x600004116520_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041165b0_0 .net *"_ivl_0", 0 0, L_0x6000002f6da0;  1 drivers
v0x600004116640_0 .net *"_ivl_6", 0 0, L_0x6000002f6e40;  1 drivers
; Elide local net with no drivers, v0x6000041166d0_0 name=_ivl_8
v0x600004116760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041167f0_0 .net "dffOut", 0 0, v0x600004116130_0;  1 drivers
v0x600004116880_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f6da0 .functor MUXZ 1, v0x600004116130_0, L_0x6000002c80a0, L_0x6000018504d0, C4<>;
L_0x6000002f6e40 .functor MUXZ 1, v0x600004116130_0, L_0x6000002c80a0, L_0x6000018504d0, C4<>;
S_0x7fcf32c07f60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c08290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004115ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004115f80_0 .net "d", 0 0, L_0x6000002c80a0;  alias, 1 drivers
v0x600004116010_0 .net "q", 0 0, v0x600004116130_0;  alias, 1 drivers
v0x6000041160a0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x600004116130_0 .var "state", 0 0;
v0x6000041161c0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf32c07b20 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eab50 .functor BUFT 1, L_0x6000002f6ee0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2c1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eabc0 .functor BUFT 1, o0x7fcf32d2c1c8, C4<0>, C4<0>, C4<0>;
v0x600004116c70_0 .net8 "Bitline1", 0 0, p0x7fcf32d2c108;  1 drivers, strength-aware
v0x600004116d00_0 .net8 "Bitline2", 0 0, p0x7fcf32d2c138;  1 drivers, strength-aware
v0x600004116d90_0 .net "D", 0 0, L_0x6000002c8140;  1 drivers
v0x600004116e20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x600004116eb0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x600004116f40_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x600004116fd0_0 .net *"_ivl_0", 0 0, L_0x6000002f6ee0;  1 drivers
v0x600004117060_0 .net *"_ivl_6", 0 0, L_0x6000002f6f80;  1 drivers
; Elide local net with no drivers, v0x6000041170f0_0 name=_ivl_8
v0x600004117180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004117210_0 .net "dffOut", 0 0, v0x600004116b50_0;  1 drivers
v0x6000041172a0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f6ee0 .functor MUXZ 1, v0x600004116b50_0, L_0x6000002c8140, L_0x6000018504d0, C4<>;
L_0x6000002f6f80 .functor MUXZ 1, v0x600004116b50_0, L_0x6000002c8140, L_0x6000018504d0, C4<>;
S_0x7fcf32c077f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c07b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004116910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041169a0_0 .net "d", 0 0, L_0x6000002c8140;  alias, 1 drivers
v0x600004116a30_0 .net "q", 0 0, v0x600004116b50_0;  alias, 1 drivers
v0x600004116ac0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x600004116b50_0 .var "state", 0 0;
v0x600004116be0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf32c073b0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eac30 .functor BUFT 1, L_0x6000002f7020, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2c5b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eaca0 .functor BUFT 1, o0x7fcf32d2c5b8, C4<0>, C4<0>, C4<0>;
v0x600004117690_0 .net8 "Bitline1", 0 0, p0x7fcf32d2c4f8;  1 drivers, strength-aware
v0x600004117720_0 .net8 "Bitline2", 0 0, p0x7fcf32d2c528;  1 drivers, strength-aware
v0x6000041177b0_0 .net "D", 0 0, L_0x6000002c81e0;  1 drivers
v0x600004117840_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041178d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x600004117960_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041179f0_0 .net *"_ivl_0", 0 0, L_0x6000002f7020;  1 drivers
v0x600004117a80_0 .net *"_ivl_6", 0 0, L_0x6000002f70c0;  1 drivers
; Elide local net with no drivers, v0x600004117b10_0 name=_ivl_8
v0x600004117ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004117c30_0 .net "dffOut", 0 0, v0x600004117570_0;  1 drivers
v0x600004117cc0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7020 .functor MUXZ 1, v0x600004117570_0, L_0x6000002c81e0, L_0x6000018504d0, C4<>;
L_0x6000002f70c0 .functor MUXZ 1, v0x600004117570_0, L_0x6000002c81e0, L_0x6000018504d0, C4<>;
S_0x7fcf32c07080 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c073b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004117330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041173c0_0 .net "d", 0 0, L_0x6000002c81e0;  alias, 1 drivers
v0x600004117450_0 .net "q", 0 0, v0x600004117570_0;  alias, 1 drivers
v0x6000041174e0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x600004117570_0 .var "state", 0 0;
v0x600004117600_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf32c06c40 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018ead10 .functor BUFT 1, L_0x6000002f7160, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2c9a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018ead80 .functor BUFT 1, o0x7fcf32d2c9a8, C4<0>, C4<0>, C4<0>;
v0x6000041e8120_0 .net8 "Bitline1", 0 0, p0x7fcf32d2c8e8;  1 drivers, strength-aware
v0x6000041e81b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d2c918;  1 drivers, strength-aware
v0x6000041e8240_0 .net "D", 0 0, L_0x6000002c8280;  1 drivers
v0x6000041e82d0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041e8360_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041e83f0_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041e8480_0 .net *"_ivl_0", 0 0, L_0x6000002f7160;  1 drivers
v0x6000041e8510_0 .net *"_ivl_6", 0 0, L_0x6000002f7200;  1 drivers
; Elide local net with no drivers, v0x6000041e85a0_0 name=_ivl_8
v0x6000041e8630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e86c0_0 .net "dffOut", 0 0, v0x6000041e8000_0;  1 drivers
v0x6000041e8750_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7160 .functor MUXZ 1, v0x6000041e8000_0, L_0x6000002c8280, L_0x6000018504d0, C4<>;
L_0x6000002f7200 .functor MUXZ 1, v0x6000041e8000_0, L_0x6000002c8280, L_0x6000018504d0, C4<>;
S_0x7fcf32c13ea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c06c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004117d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004117de0_0 .net "d", 0 0, L_0x6000002c8280;  alias, 1 drivers
v0x600004117e70_0 .net "q", 0 0, v0x6000041e8000_0;  alias, 1 drivers
v0x600004117f00_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041e8000_0 .var "state", 0 0;
v0x6000041e8090_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bc8ab0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eadf0 .functor BUFT 1, L_0x6000002f72a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2cd98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eae60 .functor BUFT 1, o0x7fcf32d2cd98, C4<0>, C4<0>, C4<0>;
v0x6000041e8b40_0 .net8 "Bitline1", 0 0, p0x7fcf32d2ccd8;  1 drivers, strength-aware
v0x6000041e8bd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d2cd08;  1 drivers, strength-aware
v0x6000041e8c60_0 .net "D", 0 0, L_0x6000002c8320;  1 drivers
v0x6000041e8cf0_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041e8d80_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041e8e10_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041e8ea0_0 .net *"_ivl_0", 0 0, L_0x6000002f72a0;  1 drivers
v0x6000041e8f30_0 .net *"_ivl_6", 0 0, L_0x6000002f7340;  1 drivers
; Elide local net with no drivers, v0x6000041e8fc0_0 name=_ivl_8
v0x6000041e9050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e90e0_0 .net "dffOut", 0 0, v0x6000041e8a20_0;  1 drivers
v0x6000041e9170_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f72a0 .functor MUXZ 1, v0x6000041e8a20_0, L_0x6000002c8320, L_0x6000018504d0, C4<>;
L_0x6000002f7340 .functor MUXZ 1, v0x6000041e8a20_0, L_0x6000002c8320, L_0x6000018504d0, C4<>;
S_0x7fcf31bc8c20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc8ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041e87e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e8870_0 .net "d", 0 0, L_0x6000002c8320;  alias, 1 drivers
v0x6000041e8900_0 .net "q", 0 0, v0x6000041e8a20_0;  alias, 1 drivers
v0x6000041e8990_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041e8a20_0 .var "state", 0 0;
v0x6000041e8ab0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bdbdd0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eaed0 .functor BUFT 1, L_0x6000002f73e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2d188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eaf40 .functor BUFT 1, o0x7fcf32d2d188, C4<0>, C4<0>, C4<0>;
v0x6000041e9560_0 .net8 "Bitline1", 0 0, p0x7fcf32d2d0c8;  1 drivers, strength-aware
v0x6000041e95f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d2d0f8;  1 drivers, strength-aware
v0x6000041e9680_0 .net "D", 0 0, L_0x6000002c83c0;  1 drivers
v0x6000041e9710_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041e97a0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041e9830_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041e98c0_0 .net *"_ivl_0", 0 0, L_0x6000002f73e0;  1 drivers
v0x6000041e9950_0 .net *"_ivl_6", 0 0, L_0x6000002f7480;  1 drivers
; Elide local net with no drivers, v0x6000041e99e0_0 name=_ivl_8
v0x6000041e9a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e9b00_0 .net "dffOut", 0 0, v0x6000041e9440_0;  1 drivers
v0x6000041e9b90_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f73e0 .functor MUXZ 1, v0x6000041e9440_0, L_0x6000002c83c0, L_0x6000018504d0, C4<>;
L_0x6000002f7480 .functor MUXZ 1, v0x6000041e9440_0, L_0x6000002c83c0, L_0x6000018504d0, C4<>;
S_0x7fcf31bdbf40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bdbdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041e9200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e9290_0 .net "d", 0 0, L_0x6000002c83c0;  alias, 1 drivers
v0x6000041e9320_0 .net "q", 0 0, v0x6000041e9440_0;  alias, 1 drivers
v0x6000041e93b0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041e9440_0 .var "state", 0 0;
v0x6000041e94d0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31befc90 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eafb0 .functor BUFT 1, L_0x6000002f7520, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2d578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb020 .functor BUFT 1, o0x7fcf32d2d578, C4<0>, C4<0>, C4<0>;
v0x6000041e9f80_0 .net8 "Bitline1", 0 0, p0x7fcf32d2d4b8;  1 drivers, strength-aware
v0x6000041ea010_0 .net8 "Bitline2", 0 0, p0x7fcf32d2d4e8;  1 drivers, strength-aware
v0x6000041ea0a0_0 .net "D", 0 0, L_0x6000002c8460;  1 drivers
v0x6000041ea130_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041ea1c0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041ea250_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041ea2e0_0 .net *"_ivl_0", 0 0, L_0x6000002f7520;  1 drivers
v0x6000041ea370_0 .net *"_ivl_6", 0 0, L_0x6000002f75c0;  1 drivers
; Elide local net with no drivers, v0x6000041ea400_0 name=_ivl_8
v0x6000041ea490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ea520_0 .net "dffOut", 0 0, v0x6000041e9e60_0;  1 drivers
v0x6000041ea5b0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7520 .functor MUXZ 1, v0x6000041e9e60_0, L_0x6000002c8460, L_0x6000018504d0, C4<>;
L_0x6000002f75c0 .functor MUXZ 1, v0x6000041e9e60_0, L_0x6000002c8460, L_0x6000018504d0, C4<>;
S_0x7fcf31befe00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31befc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041e9c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e9cb0_0 .net "d", 0 0, L_0x6000002c8460;  alias, 1 drivers
v0x6000041e9d40_0 .net "q", 0 0, v0x6000041e9e60_0;  alias, 1 drivers
v0x6000041e9dd0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041e9e60_0 .var "state", 0 0;
v0x6000041e9ef0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31be6e30 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb090 .functor BUFT 1, L_0x6000002f7660, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2d968 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb100 .functor BUFT 1, o0x7fcf32d2d968, C4<0>, C4<0>, C4<0>;
v0x6000041ea9a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2d8a8;  1 drivers, strength-aware
v0x6000041eaa30_0 .net8 "Bitline2", 0 0, p0x7fcf32d2d8d8;  1 drivers, strength-aware
v0x6000041eaac0_0 .net "D", 0 0, L_0x6000002c8500;  1 drivers
v0x6000041eab50_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041eabe0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041eac70_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041ead00_0 .net *"_ivl_0", 0 0, L_0x6000002f7660;  1 drivers
v0x6000041ead90_0 .net *"_ivl_6", 0 0, L_0x6000002f7700;  1 drivers
; Elide local net with no drivers, v0x6000041eae20_0 name=_ivl_8
v0x6000041eaeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041eaf40_0 .net "dffOut", 0 0, v0x6000041ea880_0;  1 drivers
v0x6000041eafd0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7660 .functor MUXZ 1, v0x6000041ea880_0, L_0x6000002c8500, L_0x6000018504d0, C4<>;
L_0x6000002f7700 .functor MUXZ 1, v0x6000041ea880_0, L_0x6000002c8500, L_0x6000018504d0, C4<>;
S_0x7fcf31be6fa0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be6e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ea640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ea6d0_0 .net "d", 0 0, L_0x6000002c8500;  alias, 1 drivers
v0x6000041ea760_0 .net "q", 0 0, v0x6000041ea880_0;  alias, 1 drivers
v0x6000041ea7f0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041ea880_0 .var "state", 0 0;
v0x6000041ea910_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31be7110 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb170 .functor BUFT 1, L_0x6000002f77a0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2dd58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb1e0 .functor BUFT 1, o0x7fcf32d2dd58, C4<0>, C4<0>, C4<0>;
v0x6000041eb3c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2dc98;  1 drivers, strength-aware
v0x6000041eb450_0 .net8 "Bitline2", 0 0, p0x7fcf32d2dcc8;  1 drivers, strength-aware
v0x6000041eb4e0_0 .net "D", 0 0, L_0x6000002c85a0;  1 drivers
v0x6000041eb570_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041eb600_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041eb690_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041eb720_0 .net *"_ivl_0", 0 0, L_0x6000002f77a0;  1 drivers
v0x6000041eb7b0_0 .net *"_ivl_6", 0 0, L_0x6000002f7840;  1 drivers
; Elide local net with no drivers, v0x6000041eb840_0 name=_ivl_8
v0x6000041eb8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041eb960_0 .net "dffOut", 0 0, v0x6000041eb2a0_0;  1 drivers
v0x6000041eb9f0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f77a0 .functor MUXZ 1, v0x6000041eb2a0_0, L_0x6000002c85a0, L_0x6000018504d0, C4<>;
L_0x6000002f7840 .functor MUXZ 1, v0x6000041eb2a0_0, L_0x6000002c85a0, L_0x6000018504d0, C4<>;
S_0x7fcf31be7280 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be7110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041eb060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041eb0f0_0 .net "d", 0 0, L_0x6000002c85a0;  alias, 1 drivers
v0x6000041eb180_0 .net "q", 0 0, v0x6000041eb2a0_0;  alias, 1 drivers
v0x6000041eb210_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041eb2a0_0 .var "state", 0 0;
v0x6000041eb330_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bc9220 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb250 .functor BUFT 1, L_0x6000002f78e0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2e148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb2c0 .functor BUFT 1, o0x7fcf32d2e148, C4<0>, C4<0>, C4<0>;
v0x6000041ebde0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2e088;  1 drivers, strength-aware
v0x6000041ebe70_0 .net8 "Bitline2", 0 0, p0x7fcf32d2e0b8;  1 drivers, strength-aware
v0x6000041ebf00_0 .net "D", 0 0, L_0x6000002c8640;  1 drivers
v0x6000041ec000_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041ec090_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041ec120_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041ec1b0_0 .net *"_ivl_0", 0 0, L_0x6000002f78e0;  1 drivers
v0x6000041ec240_0 .net *"_ivl_6", 0 0, L_0x6000002f7980;  1 drivers
; Elide local net with no drivers, v0x6000041ec2d0_0 name=_ivl_8
v0x6000041ec360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ec3f0_0 .net "dffOut", 0 0, v0x6000041ebcc0_0;  1 drivers
v0x6000041ec480_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f78e0 .functor MUXZ 1, v0x6000041ebcc0_0, L_0x6000002c8640, L_0x6000018504d0, C4<>;
L_0x6000002f7980 .functor MUXZ 1, v0x6000041ebcc0_0, L_0x6000002c8640, L_0x6000018504d0, C4<>;
S_0x7fcf31bc9390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc9220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041eba80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ebb10_0 .net "d", 0 0, L_0x6000002c8640;  alias, 1 drivers
v0x6000041ebba0_0 .net "q", 0 0, v0x6000041ebcc0_0;  alias, 1 drivers
v0x6000041ebc30_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041ebcc0_0 .var "state", 0 0;
v0x6000041ebd50_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bc9500 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb330 .functor BUFT 1, L_0x6000002f7a20, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2e538 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb3a0 .functor BUFT 1, o0x7fcf32d2e538, C4<0>, C4<0>, C4<0>;
v0x6000041ec870_0 .net8 "Bitline1", 0 0, p0x7fcf32d2e478;  1 drivers, strength-aware
v0x6000041ec900_0 .net8 "Bitline2", 0 0, p0x7fcf32d2e4a8;  1 drivers, strength-aware
v0x6000041ec990_0 .net "D", 0 0, L_0x6000002c86e0;  1 drivers
v0x6000041eca20_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041ecab0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041ecb40_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041ecbd0_0 .net *"_ivl_0", 0 0, L_0x6000002f7a20;  1 drivers
v0x6000041ecc60_0 .net *"_ivl_6", 0 0, L_0x6000002f7ac0;  1 drivers
; Elide local net with no drivers, v0x6000041eccf0_0 name=_ivl_8
v0x6000041ecd80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ece10_0 .net "dffOut", 0 0, v0x6000041ec750_0;  1 drivers
v0x6000041ecea0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7a20 .functor MUXZ 1, v0x6000041ec750_0, L_0x6000002c86e0, L_0x6000018504d0, C4<>;
L_0x6000002f7ac0 .functor MUXZ 1, v0x6000041ec750_0, L_0x6000002c86e0, L_0x6000018504d0, C4<>;
S_0x7fcf31be8ae0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bc9500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ec510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ec5a0_0 .net "d", 0 0, L_0x6000002c86e0;  alias, 1 drivers
v0x6000041ec630_0 .net "q", 0 0, v0x6000041ec750_0;  alias, 1 drivers
v0x6000041ec6c0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041ec750_0 .var "state", 0 0;
v0x6000041ec7e0_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31be8c50 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb410 .functor BUFT 1, L_0x6000002f7b60, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2e928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb480 .functor BUFT 1, o0x7fcf32d2e928, C4<0>, C4<0>, C4<0>;
v0x6000041ed290_0 .net8 "Bitline1", 0 0, p0x7fcf32d2e868;  1 drivers, strength-aware
v0x6000041ed320_0 .net8 "Bitline2", 0 0, p0x7fcf32d2e898;  1 drivers, strength-aware
v0x6000041ed3b0_0 .net "D", 0 0, L_0x6000002c8780;  1 drivers
v0x6000041ed440_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041ed4d0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041ed560_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041ed5f0_0 .net *"_ivl_0", 0 0, L_0x6000002f7b60;  1 drivers
v0x6000041ed680_0 .net *"_ivl_6", 0 0, L_0x6000002f7c00;  1 drivers
; Elide local net with no drivers, v0x6000041ed710_0 name=_ivl_8
v0x6000041ed7a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ed830_0 .net "dffOut", 0 0, v0x6000041ed170_0;  1 drivers
v0x6000041ed8c0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7b60 .functor MUXZ 1, v0x6000041ed170_0, L_0x6000002c8780, L_0x6000018504d0, C4<>;
L_0x6000002f7c00 .functor MUXZ 1, v0x6000041ed170_0, L_0x6000002c8780, L_0x6000018504d0, C4<>;
S_0x7fcf31bce940 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31be8c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ecf30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ecfc0_0 .net "d", 0 0, L_0x6000002c8780;  alias, 1 drivers
v0x6000041ed050_0 .net "q", 0 0, v0x6000041ed170_0;  alias, 1 drivers
v0x6000041ed0e0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041ed170_0 .var "state", 0 0;
v0x6000041ed200_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bceab0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb4f0 .functor BUFT 1, L_0x6000002f7ca0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2ed18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb560 .functor BUFT 1, o0x7fcf32d2ed18, C4<0>, C4<0>, C4<0>;
v0x6000041edcb0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2ec58;  1 drivers, strength-aware
v0x6000041edd40_0 .net8 "Bitline2", 0 0, p0x7fcf32d2ec88;  1 drivers, strength-aware
v0x6000041eddd0_0 .net "D", 0 0, L_0x6000002c8820;  1 drivers
v0x6000041ede60_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041edef0_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041edf80_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041ee010_0 .net *"_ivl_0", 0 0, L_0x6000002f7ca0;  1 drivers
v0x6000041ee0a0_0 .net *"_ivl_6", 0 0, L_0x6000002f7d40;  1 drivers
; Elide local net with no drivers, v0x6000041ee130_0 name=_ivl_8
v0x6000041ee1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ee250_0 .net "dffOut", 0 0, v0x6000041edb90_0;  1 drivers
v0x6000041ee2e0_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7ca0 .functor MUXZ 1, v0x6000041edb90_0, L_0x6000002c8820, L_0x6000018504d0, C4<>;
L_0x6000002f7d40 .functor MUXZ 1, v0x6000041edb90_0, L_0x6000002c8820, L_0x6000018504d0, C4<>;
S_0x7fcf31bf22d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bceab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ed950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ed9e0_0 .net "d", 0 0, L_0x6000002c8820;  alias, 1 drivers
v0x6000041eda70_0 .net "q", 0 0, v0x6000041edb90_0;  alias, 1 drivers
v0x6000041edb00_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041edb90_0 .var "state", 0 0;
v0x6000041edc20_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bf2440 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c0ccf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x6000018eb5d0 .functor BUFT 1, L_0x6000002f7de0, C4<0>, C4<0>, C4<0>;
o0x7fcf32d2f108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x6000018eb640 .functor BUFT 1, o0x7fcf32d2f108, C4<0>, C4<0>, C4<0>;
v0x6000041ee6d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d2f048;  1 drivers, strength-aware
v0x6000041ee760_0 .net8 "Bitline2", 0 0, p0x7fcf32d2f078;  1 drivers, strength-aware
v0x6000041ee7f0_0 .net "D", 0 0, L_0x6000002c88c0;  1 drivers
v0x6000041ee880_0 .net "ReadEnable1", 0 0, L_0x7fcf32d93320;  alias, 1 drivers
v0x6000041ee910_0 .net "ReadEnable2", 0 0, L_0x7fcf32d93368;  alias, 1 drivers
v0x6000041ee9a0_0 .net "WriteEnable", 0 0, L_0x6000018504d0;  alias, 1 drivers
v0x6000041eea30_0 .net *"_ivl_0", 0 0, L_0x6000002f7de0;  1 drivers
v0x6000041eeac0_0 .net *"_ivl_6", 0 0, L_0x6000002f7e80;  1 drivers
; Elide local net with no drivers, v0x6000041eeb50_0 name=_ivl_8
v0x6000041eebe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041eec70_0 .net "dffOut", 0 0, v0x6000041ee5b0_0;  1 drivers
v0x6000041eed00_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
L_0x6000002f7de0 .functor MUXZ 1, v0x6000041ee5b0_0, L_0x6000002c88c0, L_0x6000018504d0, C4<>;
L_0x6000002f7e80 .functor MUXZ 1, v0x6000041ee5b0_0, L_0x6000002c88c0, L_0x6000018504d0, C4<>;
S_0x7fcf31bf25b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bf2440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ee370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ee400_0 .net "d", 0 0, L_0x6000002c88c0;  alias, 1 drivers
v0x6000041ee490_0 .net "q", 0 0, v0x6000041ee5b0_0;  alias, 1 drivers
v0x6000041ee520_0 .net "rst", 0 0, L_0x600001850540;  alias, 1 drivers
v0x6000041ee5b0_0 .var "state", 0 0;
v0x6000041ee640_0 .net "wen", 0 0, L_0x6000018504d0;  alias, 1 drivers
S_0x7fcf31bf6f70 .scope module, "rf_0" "RegisterFile" 7 203, 4 1 0, S_0x7fcf31d196e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x60000402bde0_0 .net "DstData", 15 0, L_0x600000578140;  alias, 1 drivers
v0x60000402be70_0 .net "DstReg", 3 0, L_0x600000564780;  alias, 1 drivers
v0x60000402bf00_0 .net "ReadLine1", 15 0, L_0x6000002d0d20;  1 drivers
v0x60000402c000_0 .net "ReadLine2", 15 0, L_0x6000002d4a00;  1 drivers
v0x60000402c090_0 .net "SrcData1", 15 0, L_0x60000029a800;  alias, 1 drivers
v0x60000402c120_0 .net "SrcData2", 15 0, L_0x60000029a940;  alias, 1 drivers
v0x60000402c1b0_0 .net "SrcReg1", 3 0, L_0x6000002dc640;  alias, 1 drivers
v0x60000402c240_0 .net "SrcReg2", 3 0, L_0x6000002dc820;  alias, 1 drivers
v0x60000402c2d0_0 .net "WriteLine", 15 0, L_0x6000002a86e0;  1 drivers
v0x60000402c360_0 .net "WriteReg", 0 0, v0x6000003a55f0_0;  alias, 1 drivers
v0x60000402c3f0_0 .net *"_ivl_49", 0 0, L_0x60000029a760;  1 drivers
L_0x7fcf32d93f38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000402c480_0 .net/2u *"_ivl_50", 15 0, L_0x7fcf32d93f38;  1 drivers
v0x60000402c510_0 .net *"_ivl_55", 0 0, L_0x60000029a8a0;  1 drivers
L_0x7fcf32d93f80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000402c5a0_0 .net/2u *"_ivl_56", 15 0, L_0x7fcf32d93f80;  1 drivers
v0x60000402c630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
o0x7fcf32d380b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003206120 .island tran;
p0x7fcf32d380b8 .port I0x600003206120, o0x7fcf32d380b8;
v0x60000402c6c0_0 .net8 "imm1", 15 0, p0x7fcf32d380b8;  0 drivers, strength-aware
o0x7fcf32d380e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000321dfe0 .island tran;
p0x7fcf32d380e8 .port I0x60000321dfe0, o0x7fcf32d380e8;
v0x60000402c750_0 .net8 "imm2", 15 0, p0x7fcf32d380e8;  0 drivers, strength-aware
v0x60000402c7e0_0 .net "rst", 0 0, L_0x600001826a00;  1 drivers
L_0x600000298960 .part L_0x6000002a86e0, 0, 1;
L_0x600000298a00 .part L_0x6000002a86e0, 1, 1;
L_0x600000298aa0 .part L_0x6000002a86e0, 2, 1;
L_0x600000298b40 .part L_0x6000002a86e0, 3, 1;
L_0x600000298be0 .part L_0x6000002a86e0, 4, 1;
L_0x600000298c80 .part L_0x6000002a86e0, 5, 1;
L_0x600000298d20 .part L_0x6000002a86e0, 6, 1;
L_0x600000298dc0 .part L_0x6000002a86e0, 7, 1;
L_0x600000298e60 .part L_0x6000002a86e0, 8, 1;
L_0x600000298f00 .part L_0x6000002a86e0, 9, 1;
L_0x600000298fa0 .part L_0x6000002a86e0, 10, 1;
L_0x600000299040 .part L_0x6000002a86e0, 11, 1;
L_0x6000002990e0 .part L_0x6000002a86e0, 12, 1;
L_0x600000299180 .part L_0x6000002a86e0, 13, 1;
L_0x600000299220 .part L_0x6000002a86e0, 14, 1;
L_0x6000002992c0 .part L_0x6000002a86e0, 15, 1;
L_0x600000299360 .part L_0x6000002d0d20, 0, 1;
L_0x600000299400 .part L_0x6000002d0d20, 1, 1;
L_0x6000002994a0 .part L_0x6000002d0d20, 2, 1;
L_0x6000002995e0 .part L_0x6000002d0d20, 3, 1;
L_0x600000299680 .part L_0x6000002d0d20, 4, 1;
L_0x600000299540 .part L_0x6000002d0d20, 5, 1;
L_0x600000299720 .part L_0x6000002d0d20, 6, 1;
L_0x6000002997c0 .part L_0x6000002d0d20, 7, 1;
L_0x600000299860 .part L_0x6000002d0d20, 8, 1;
L_0x600000299900 .part L_0x6000002d0d20, 9, 1;
L_0x6000002999a0 .part L_0x6000002d0d20, 10, 1;
L_0x600000299a40 .part L_0x6000002d0d20, 11, 1;
L_0x600000299ae0 .part L_0x6000002d0d20, 12, 1;
L_0x600000299b80 .part L_0x6000002d0d20, 13, 1;
L_0x600000299c20 .part L_0x6000002d0d20, 14, 1;
L_0x600000299cc0 .part L_0x6000002d0d20, 15, 1;
L_0x600000299d60 .part L_0x6000002d4a00, 0, 1;
L_0x600000299e00 .part L_0x6000002d4a00, 1, 1;
L_0x600000299ea0 .part L_0x6000002d4a00, 2, 1;
L_0x600000299f40 .part L_0x6000002d4a00, 3, 1;
L_0x600000299fe0 .part L_0x6000002d4a00, 4, 1;
L_0x60000029a080 .part L_0x6000002d4a00, 5, 1;
L_0x60000029a120 .part L_0x6000002d4a00, 6, 1;
L_0x60000029a1c0 .part L_0x6000002d4a00, 7, 1;
L_0x60000029a260 .part L_0x6000002d4a00, 8, 1;
L_0x60000029a300 .part L_0x6000002d4a00, 9, 1;
L_0x60000029a3a0 .part L_0x6000002d4a00, 10, 1;
L_0x60000029a440 .part L_0x6000002d4a00, 11, 1;
L_0x60000029a4e0 .part L_0x6000002d4a00, 12, 1;
L_0x60000029a580 .part L_0x6000002d4a00, 13, 1;
L_0x60000029a620 .part L_0x6000002d4a00, 14, 1;
L_0x60000029a6c0 .part L_0x6000002d4a00, 15, 1;
L_0x60000029a760 .reduce/nor L_0x6000002dc640;
L_0x60000029a800 .functor MUXZ 16, p0x7fcf32d380b8, L_0x7fcf32d93f38, L_0x60000029a760, C4<>;
L_0x60000029a8a0 .reduce/nor L_0x6000002dc820;
L_0x60000029a940 .functor MUXZ 16, p0x7fcf32d380e8, L_0x7fcf32d93f80, L_0x60000029a8a0, C4<>;
S_0x7fcf31bf70e0 .scope module, "readDecoder1" "ReadDecoder_4_16" 4 18, 5 51 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001830d20 .functor AND 1, L_0x6000002dd5e0, L_0x6000002dd680, C4<1>, C4<1>;
L_0x600001830d90 .functor AND 1, L_0x600001830d20, L_0x6000002dd720, C4<1>, C4<1>;
L_0x600001830e00 .functor AND 1, L_0x600001830d90, L_0x6000002dd7c0, C4<1>, C4<1>;
L_0x600001830e70 .functor AND 1, L_0x6000002dd860, L_0x6000002dd900, C4<1>, C4<1>;
L_0x600001830ee0 .functor AND 1, L_0x600001830e70, L_0x6000002dd9a0, C4<1>, C4<1>;
L_0x600001830f50 .functor AND 1, L_0x600001830ee0, L_0x6000002ddae0, C4<1>, C4<1>;
L_0x600001830fc0 .functor AND 1, L_0x6000002ddb80, L_0x6000002ddc20, C4<1>, C4<1>;
L_0x6000018310a0 .functor AND 1, L_0x600001830fc0, L_0x6000002ddd60, C4<1>, C4<1>;
L_0x600001831110 .functor AND 1, L_0x6000018310a0, L_0x6000002dde00, C4<1>, C4<1>;
L_0x600001831030 .functor AND 1, L_0x6000002ddea0, L_0x6000002ddf40, C4<1>, C4<1>;
L_0x600001831180 .functor AND 1, L_0x600001831030, L_0x6000002de080, C4<1>, C4<1>;
L_0x6000018311f0 .functor AND 1, L_0x600001831180, L_0x6000002de260, C4<1>, C4<1>;
L_0x600001831260 .functor AND 1, L_0x6000002de300, L_0x6000002de3a0, C4<1>, C4<1>;
L_0x600001831340 .functor AND 1, L_0x600001831260, L_0x6000002de440, C4<1>, C4<1>;
L_0x6000018313b0 .functor AND 1, L_0x600001831340, L_0x6000002de4e0, C4<1>, C4<1>;
L_0x6000018312d0 .functor AND 1, L_0x6000002de580, L_0x6000002de6c0, C4<1>, C4<1>;
L_0x600001831420 .functor AND 1, L_0x6000018312d0, L_0x6000002de760, C4<1>, C4<1>;
L_0x600001831490 .functor AND 1, L_0x600001831420, L_0x6000002de8a0, C4<1>, C4<1>;
L_0x600001831500 .functor AND 1, L_0x6000002de940, L_0x6000002dea80, C4<1>, C4<1>;
L_0x600001831570 .functor AND 1, L_0x600001831500, L_0x6000002dec60, C4<1>, C4<1>;
L_0x6000018315e0 .functor AND 1, L_0x600001831570, L_0x6000002ded00, C4<1>, C4<1>;
L_0x600001831650 .functor AND 1, L_0x6000002deb20, L_0x6000002dee40, C4<1>, C4<1>;
L_0x6000018316c0 .functor AND 1, L_0x600001831650, L_0x6000002def80, C4<1>, C4<1>;
L_0x600001831730 .functor AND 1, L_0x6000018316c0, L_0x6000002df0c0, C4<1>, C4<1>;
L_0x6000018317a0 .functor AND 1, L_0x6000002df200, L_0x6000002df2a0, C4<1>, C4<1>;
L_0x600001831810 .functor AND 1, L_0x6000018317a0, L_0x6000002df340, C4<1>, C4<1>;
L_0x600001831880 .functor AND 1, L_0x600001831810, L_0x6000002df3e0, C4<1>, C4<1>;
L_0x6000018318f0 .functor AND 1, L_0x6000002df520, L_0x6000002df5c0, C4<1>, C4<1>;
L_0x600001831960 .functor AND 1, L_0x6000018318f0, L_0x6000002df660, C4<1>, C4<1>;
L_0x6000018319d0 .functor AND 1, L_0x600001831960, L_0x6000002df7a0, C4<1>, C4<1>;
L_0x600001831a40 .functor AND 1, L_0x6000002df8e0, L_0x6000002df980, C4<1>, C4<1>;
L_0x600001831ab0 .functor AND 1, L_0x600001831a40, L_0x6000002dfac0, C4<1>, C4<1>;
L_0x600001831b20 .functor AND 1, L_0x600001831ab0, L_0x6000002dfb60, C4<1>, C4<1>;
L_0x600001831b90 .functor AND 1, L_0x6000002dfca0, L_0x6000002dfd40, C4<1>, C4<1>;
L_0x600001831c00 .functor AND 1, L_0x600001831b90, L_0x6000002dfe80, C4<1>, C4<1>;
L_0x600001831c70 .functor AND 1, L_0x600001831c00, L_0x6000002d0000, C4<1>, C4<1>;
L_0x600001831ce0 .functor AND 1, L_0x6000002d0140, L_0x6000002d0280, C4<1>, C4<1>;
L_0x600001831d50 .functor AND 1, L_0x600001831ce0, L_0x6000002d0320, C4<1>, C4<1>;
L_0x600001831dc0 .functor AND 1, L_0x600001831d50, L_0x6000002d03c0, C4<1>, C4<1>;
L_0x600001831e30 .functor AND 1, L_0x6000002d0500, L_0x6000002d0640, C4<1>, C4<1>;
L_0x600001831ea0 .functor AND 1, L_0x600001831e30, L_0x6000002d06e0, C4<1>, C4<1>;
L_0x600001831f10 .functor AND 1, L_0x600001831ea0, L_0x6000002d0820, C4<1>, C4<1>;
L_0x600001831f80 .functor AND 1, L_0x6000002d0960, L_0x6000002d0aa0, C4<1>, C4<1>;
L_0x600001831ff0 .functor AND 1, L_0x600001831f80, L_0x6000002d0be0, C4<1>, C4<1>;
L_0x600001832060 .functor AND 1, L_0x600001831ff0, L_0x6000002d0c80, C4<1>, C4<1>;
L_0x6000018320d0 .functor AND 1, L_0x6000002d0e60, L_0x6000002d0fa0, C4<1>, C4<1>;
L_0x600001832140 .functor AND 1, L_0x6000018320d0, L_0x6000002d10e0, C4<1>, C4<1>;
L_0x6000018321b0 .functor AND 1, L_0x600001832140, L_0x6000002d1220, C4<1>, C4<1>;
v0x6000041efa80_0 .net "RegId", 3 0, L_0x6000002dc640;  alias, 1 drivers
v0x6000041efb10_0 .net "Wordline", 15 0, L_0x6000002d0d20;  alias, 1 drivers
v0x6000041efba0_0 .net *"_ivl_101", 0 0, L_0x6000002de760;  1 drivers
v0x6000041efc30_0 .net *"_ivl_103", 0 0, L_0x600001831420;  1 drivers
v0x6000041efcc0_0 .net *"_ivl_105", 0 0, L_0x6000002de800;  1 drivers
v0x6000041efd50_0 .net *"_ivl_107", 0 0, L_0x6000002de8a0;  1 drivers
v0x6000041efde0_0 .net *"_ivl_109", 0 0, L_0x600001831490;  1 drivers
v0x6000041efe70_0 .net *"_ivl_11", 0 0, L_0x600001830d90;  1 drivers
v0x6000041eff00_0 .net *"_ivl_113", 0 0, L_0x6000002de940;  1 drivers
v0x6000041e0000_0 .net *"_ivl_115", 0 0, L_0x6000002de9e0;  1 drivers
v0x6000041e0090_0 .net *"_ivl_117", 0 0, L_0x6000002dea80;  1 drivers
v0x6000041e0120_0 .net *"_ivl_119", 0 0, L_0x600001831500;  1 drivers
v0x6000041e01b0_0 .net *"_ivl_121", 0 0, L_0x6000002debc0;  1 drivers
v0x6000041e0240_0 .net *"_ivl_123", 0 0, L_0x6000002dec60;  1 drivers
v0x6000041e02d0_0 .net *"_ivl_125", 0 0, L_0x600001831570;  1 drivers
v0x6000041e0360_0 .net *"_ivl_127", 0 0, L_0x6000002ded00;  1 drivers
v0x6000041e03f0_0 .net *"_ivl_129", 0 0, L_0x6000018315e0;  1 drivers
v0x6000041e0480_0 .net *"_ivl_13", 0 0, L_0x6000002dd7c0;  1 drivers
v0x6000041e0510_0 .net *"_ivl_133", 0 0, L_0x6000002deb20;  1 drivers
v0x6000041e05a0_0 .net *"_ivl_135", 0 0, L_0x6000002deda0;  1 drivers
v0x6000041e0630_0 .net *"_ivl_137", 0 0, L_0x6000002dee40;  1 drivers
v0x6000041e06c0_0 .net *"_ivl_139", 0 0, L_0x600001831650;  1 drivers
v0x6000041e0750_0 .net *"_ivl_141", 0 0, L_0x6000002deee0;  1 drivers
v0x6000041e07e0_0 .net *"_ivl_143", 0 0, L_0x6000002def80;  1 drivers
v0x6000041e0870_0 .net *"_ivl_145", 0 0, L_0x6000018316c0;  1 drivers
v0x6000041e0900_0 .net *"_ivl_147", 0 0, L_0x6000002df020;  1 drivers
v0x6000041e0990_0 .net *"_ivl_149", 0 0, L_0x6000002df0c0;  1 drivers
v0x6000041e0a20_0 .net *"_ivl_15", 0 0, L_0x600001830e00;  1 drivers
v0x6000041e0ab0_0 .net *"_ivl_151", 0 0, L_0x600001831730;  1 drivers
v0x6000041e0b40_0 .net *"_ivl_155", 0 0, L_0x6000002df160;  1 drivers
v0x6000041e0bd0_0 .net *"_ivl_157", 0 0, L_0x6000002df200;  1 drivers
v0x6000041e0c60_0 .net *"_ivl_159", 0 0, L_0x6000002df2a0;  1 drivers
v0x6000041e0cf0_0 .net *"_ivl_161", 0 0, L_0x6000018317a0;  1 drivers
v0x6000041e0d80_0 .net *"_ivl_163", 0 0, L_0x6000002df340;  1 drivers
v0x6000041e0e10_0 .net *"_ivl_165", 0 0, L_0x600001831810;  1 drivers
v0x6000041e0ea0_0 .net *"_ivl_167", 0 0, L_0x6000002df3e0;  1 drivers
v0x6000041e0f30_0 .net *"_ivl_169", 0 0, L_0x600001831880;  1 drivers
v0x6000041e0fc0_0 .net *"_ivl_173", 0 0, L_0x6000002df480;  1 drivers
v0x6000041e1050_0 .net *"_ivl_175", 0 0, L_0x6000002df520;  1 drivers
v0x6000041e10e0_0 .net *"_ivl_177", 0 0, L_0x6000002df5c0;  1 drivers
v0x6000041e1170_0 .net *"_ivl_179", 0 0, L_0x6000018318f0;  1 drivers
v0x6000041e1200_0 .net *"_ivl_181", 0 0, L_0x6000002df660;  1 drivers
v0x6000041e1290_0 .net *"_ivl_183", 0 0, L_0x600001831960;  1 drivers
v0x6000041e1320_0 .net *"_ivl_185", 0 0, L_0x6000002df700;  1 drivers
v0x6000041e13b0_0 .net *"_ivl_187", 0 0, L_0x6000002df7a0;  1 drivers
v0x6000041e1440_0 .net *"_ivl_189", 0 0, L_0x6000018319d0;  1 drivers
v0x6000041e14d0_0 .net *"_ivl_19", 0 0, L_0x6000002dd860;  1 drivers
v0x6000041e1560_0 .net *"_ivl_193", 0 0, L_0x6000002df840;  1 drivers
v0x6000041e15f0_0 .net *"_ivl_195", 0 0, L_0x6000002df8e0;  1 drivers
v0x6000041e1680_0 .net *"_ivl_197", 0 0, L_0x6000002df980;  1 drivers
v0x6000041e1710_0 .net *"_ivl_199", 0 0, L_0x600001831a40;  1 drivers
v0x60000034e7f0_0 .net *"_ivl_201", 0 0, L_0x6000002dfa20;  1 drivers
v0x60000034e880_0 .net *"_ivl_203", 0 0, L_0x6000002dfac0;  1 drivers
v0x60000034e910_0 .net *"_ivl_205", 0 0, L_0x600001831ab0;  1 drivers
v0x60000034e9a0_0 .net *"_ivl_207", 0 0, L_0x6000002dfb60;  1 drivers
v0x60000034ea30_0 .net *"_ivl_209", 0 0, L_0x600001831b20;  1 drivers
v0x60000034eac0_0 .net *"_ivl_21", 0 0, L_0x6000002dd900;  1 drivers
v0x60000034eb50_0 .net *"_ivl_213", 0 0, L_0x6000002dfc00;  1 drivers
v0x60000034ebe0_0 .net *"_ivl_215", 0 0, L_0x6000002dfca0;  1 drivers
v0x60000034ec70_0 .net *"_ivl_217", 0 0, L_0x6000002dfd40;  1 drivers
v0x60000034ed00_0 .net *"_ivl_219", 0 0, L_0x600001831b90;  1 drivers
v0x60000034ed90_0 .net *"_ivl_221", 0 0, L_0x6000002dfde0;  1 drivers
v0x60000034ee20_0 .net *"_ivl_223", 0 0, L_0x6000002dfe80;  1 drivers
v0x60000034eeb0_0 .net *"_ivl_225", 0 0, L_0x600001831c00;  1 drivers
v0x60000034ef40_0 .net *"_ivl_227", 0 0, L_0x6000002dff20;  1 drivers
v0x60000034efd0_0 .net *"_ivl_229", 0 0, L_0x6000002d0000;  1 drivers
v0x60000034f060_0 .net *"_ivl_23", 0 0, L_0x600001830e70;  1 drivers
v0x60000034f0f0_0 .net *"_ivl_231", 0 0, L_0x600001831c70;  1 drivers
v0x60000034f180_0 .net *"_ivl_235", 0 0, L_0x6000002d00a0;  1 drivers
v0x60000034f210_0 .net *"_ivl_237", 0 0, L_0x6000002d0140;  1 drivers
v0x60000034f2a0_0 .net *"_ivl_239", 0 0, L_0x6000002d01e0;  1 drivers
v0x60000034f330_0 .net *"_ivl_241", 0 0, L_0x6000002d0280;  1 drivers
v0x60000034f3c0_0 .net *"_ivl_243", 0 0, L_0x600001831ce0;  1 drivers
v0x60000034f450_0 .net *"_ivl_245", 0 0, L_0x6000002d0320;  1 drivers
v0x60000034f4e0_0 .net *"_ivl_247", 0 0, L_0x600001831d50;  1 drivers
v0x60000034f570_0 .net *"_ivl_249", 0 0, L_0x6000002d03c0;  1 drivers
v0x60000034f600_0 .net *"_ivl_25", 0 0, L_0x6000002dd9a0;  1 drivers
v0x60000034f690_0 .net *"_ivl_251", 0 0, L_0x600001831dc0;  1 drivers
v0x60000034f720_0 .net *"_ivl_255", 0 0, L_0x6000002d0460;  1 drivers
v0x60000034f7b0_0 .net *"_ivl_257", 0 0, L_0x6000002d0500;  1 drivers
v0x60000034f840_0 .net *"_ivl_259", 0 0, L_0x6000002d05a0;  1 drivers
v0x60000034f8d0_0 .net *"_ivl_261", 0 0, L_0x6000002d0640;  1 drivers
v0x60000034f960_0 .net *"_ivl_263", 0 0, L_0x600001831e30;  1 drivers
v0x60000034f9f0_0 .net *"_ivl_265", 0 0, L_0x6000002d06e0;  1 drivers
v0x60000034fa80_0 .net *"_ivl_267", 0 0, L_0x600001831ea0;  1 drivers
v0x60000034fb10_0 .net *"_ivl_269", 0 0, L_0x6000002d0780;  1 drivers
v0x60000034fba0_0 .net *"_ivl_27", 0 0, L_0x600001830ee0;  1 drivers
v0x60000034fc30_0 .net *"_ivl_271", 0 0, L_0x6000002d0820;  1 drivers
v0x60000034fcc0_0 .net *"_ivl_273", 0 0, L_0x600001831f10;  1 drivers
v0x60000034fd50_0 .net *"_ivl_277", 0 0, L_0x6000002d08c0;  1 drivers
v0x60000034fde0_0 .net *"_ivl_279", 0 0, L_0x6000002d0960;  1 drivers
v0x60000034fe70_0 .net *"_ivl_281", 0 0, L_0x6000002d0a00;  1 drivers
v0x60000034ff00_0 .net *"_ivl_283", 0 0, L_0x6000002d0aa0;  1 drivers
v0x6000041e4000_0 .net *"_ivl_285", 0 0, L_0x600001831f80;  1 drivers
v0x6000041e4090_0 .net *"_ivl_287", 0 0, L_0x6000002d0b40;  1 drivers
v0x6000041e4120_0 .net *"_ivl_289", 0 0, L_0x6000002d0be0;  1 drivers
v0x6000041e41b0_0 .net *"_ivl_29", 0 0, L_0x6000002dda40;  1 drivers
v0x6000041e4240_0 .net *"_ivl_291", 0 0, L_0x600001831ff0;  1 drivers
v0x6000041e42d0_0 .net *"_ivl_293", 0 0, L_0x6000002d0c80;  1 drivers
v0x6000041e4360_0 .net *"_ivl_295", 0 0, L_0x600001832060;  1 drivers
v0x6000041e43f0_0 .net *"_ivl_3", 0 0, L_0x6000002dd5e0;  1 drivers
v0x6000041e4480_0 .net *"_ivl_300", 0 0, L_0x6000002d0dc0;  1 drivers
v0x6000041e4510_0 .net *"_ivl_302", 0 0, L_0x6000002d0e60;  1 drivers
v0x6000041e45a0_0 .net *"_ivl_304", 0 0, L_0x6000002d0f00;  1 drivers
v0x6000041e4630_0 .net *"_ivl_306", 0 0, L_0x6000002d0fa0;  1 drivers
v0x6000041e46c0_0 .net *"_ivl_308", 0 0, L_0x6000018320d0;  1 drivers
v0x6000041e4750_0 .net *"_ivl_31", 0 0, L_0x6000002ddae0;  1 drivers
v0x6000041e47e0_0 .net *"_ivl_310", 0 0, L_0x6000002d1040;  1 drivers
v0x6000041e4870_0 .net *"_ivl_312", 0 0, L_0x6000002d10e0;  1 drivers
v0x6000041e4900_0 .net *"_ivl_314", 0 0, L_0x600001832140;  1 drivers
v0x6000041e4990_0 .net *"_ivl_316", 0 0, L_0x6000002d1180;  1 drivers
v0x6000041e4a20_0 .net *"_ivl_318", 0 0, L_0x6000002d1220;  1 drivers
v0x6000041e4ab0_0 .net *"_ivl_320", 0 0, L_0x6000018321b0;  1 drivers
v0x6000041e4b40_0 .net *"_ivl_33", 0 0, L_0x600001830f50;  1 drivers
v0x6000041e4bd0_0 .net *"_ivl_37", 0 0, L_0x6000002ddb80;  1 drivers
v0x6000041e4c60_0 .net *"_ivl_39", 0 0, L_0x6000002ddc20;  1 drivers
v0x6000041e4cf0_0 .net *"_ivl_41", 0 0, L_0x600001830fc0;  1 drivers
v0x6000041e4d80_0 .net *"_ivl_43", 0 0, L_0x6000002ddcc0;  1 drivers
v0x6000041e4e10_0 .net *"_ivl_45", 0 0, L_0x6000002ddd60;  1 drivers
v0x6000041e4ea0_0 .net *"_ivl_47", 0 0, L_0x6000018310a0;  1 drivers
v0x6000041e4f30_0 .net *"_ivl_49", 0 0, L_0x6000002dde00;  1 drivers
v0x6000041e4fc0_0 .net *"_ivl_5", 0 0, L_0x6000002dd680;  1 drivers
v0x6000041e5050_0 .net *"_ivl_51", 0 0, L_0x600001831110;  1 drivers
v0x6000041e50e0_0 .net *"_ivl_55", 0 0, L_0x6000002ddea0;  1 drivers
v0x6000041e5170_0 .net *"_ivl_57", 0 0, L_0x6000002ddf40;  1 drivers
v0x6000041e5200_0 .net *"_ivl_59", 0 0, L_0x600001831030;  1 drivers
v0x6000041e5290_0 .net *"_ivl_61", 0 0, L_0x6000002ddfe0;  1 drivers
v0x6000041e5320_0 .net *"_ivl_63", 0 0, L_0x6000002de080;  1 drivers
v0x6000041e53b0_0 .net *"_ivl_65", 0 0, L_0x600001831180;  1 drivers
v0x6000041e5440_0 .net *"_ivl_67", 0 0, L_0x6000002de120;  1 drivers
v0x6000041e54d0_0 .net *"_ivl_69", 0 0, L_0x6000002de260;  1 drivers
v0x6000041e5560_0 .net *"_ivl_7", 0 0, L_0x600001830d20;  1 drivers
v0x6000041e55f0_0 .net *"_ivl_71", 0 0, L_0x6000018311f0;  1 drivers
v0x6000041e5680_0 .net *"_ivl_75", 0 0, L_0x6000002de300;  1 drivers
v0x6000041e5710_0 .net *"_ivl_77", 0 0, L_0x6000002de1c0;  1 drivers
v0x6000041e57a0_0 .net *"_ivl_79", 0 0, L_0x6000002de3a0;  1 drivers
v0x6000041e5830_0 .net *"_ivl_81", 0 0, L_0x600001831260;  1 drivers
v0x6000041e58c0_0 .net *"_ivl_83", 0 0, L_0x6000002de440;  1 drivers
v0x6000041e5950_0 .net *"_ivl_85", 0 0, L_0x600001831340;  1 drivers
v0x6000041e59e0_0 .net *"_ivl_87", 0 0, L_0x6000002de4e0;  1 drivers
v0x6000041e5a70_0 .net *"_ivl_89", 0 0, L_0x6000018313b0;  1 drivers
v0x6000041e5b00_0 .net *"_ivl_9", 0 0, L_0x6000002dd720;  1 drivers
v0x6000041e5b90_0 .net *"_ivl_93", 0 0, L_0x6000002de580;  1 drivers
v0x6000041e5c20_0 .net *"_ivl_95", 0 0, L_0x6000002de620;  1 drivers
v0x6000041e5cb0_0 .net *"_ivl_97", 0 0, L_0x6000002de6c0;  1 drivers
v0x6000041e5d40_0 .net *"_ivl_99", 0 0, L_0x6000018312d0;  1 drivers
L_0x6000002dd5e0 .part L_0x6000002dc640, 3, 1;
L_0x6000002dd680 .part L_0x6000002dc640, 2, 1;
L_0x6000002dd720 .part L_0x6000002dc640, 1, 1;
L_0x6000002dd7c0 .part L_0x6000002dc640, 0, 1;
L_0x6000002dd860 .part L_0x6000002dc640, 3, 1;
L_0x6000002dd900 .part L_0x6000002dc640, 2, 1;
L_0x6000002dd9a0 .part L_0x6000002dc640, 1, 1;
L_0x6000002dda40 .part L_0x6000002dc640, 0, 1;
L_0x6000002ddae0 .reduce/nor L_0x6000002dda40;
L_0x6000002ddb80 .part L_0x6000002dc640, 3, 1;
L_0x6000002ddc20 .part L_0x6000002dc640, 2, 1;
L_0x6000002ddcc0 .part L_0x6000002dc640, 1, 1;
L_0x6000002ddd60 .reduce/nor L_0x6000002ddcc0;
L_0x6000002dde00 .part L_0x6000002dc640, 0, 1;
L_0x6000002ddea0 .part L_0x6000002dc640, 3, 1;
L_0x6000002ddf40 .part L_0x6000002dc640, 2, 1;
L_0x6000002ddfe0 .part L_0x6000002dc640, 1, 1;
L_0x6000002de080 .reduce/nor L_0x6000002ddfe0;
L_0x6000002de120 .part L_0x6000002dc640, 0, 1;
L_0x6000002de260 .reduce/nor L_0x6000002de120;
L_0x6000002de300 .part L_0x6000002dc640, 3, 1;
L_0x6000002de1c0 .part L_0x6000002dc640, 2, 1;
L_0x6000002de3a0 .reduce/nor L_0x6000002de1c0;
L_0x6000002de440 .part L_0x6000002dc640, 1, 1;
L_0x6000002de4e0 .part L_0x6000002dc640, 0, 1;
L_0x6000002de580 .part L_0x6000002dc640, 3, 1;
L_0x6000002de620 .part L_0x6000002dc640, 2, 1;
L_0x6000002de6c0 .reduce/nor L_0x6000002de620;
L_0x6000002de760 .part L_0x6000002dc640, 1, 1;
L_0x6000002de800 .part L_0x6000002dc640, 0, 1;
L_0x6000002de8a0 .reduce/nor L_0x6000002de800;
L_0x6000002de940 .part L_0x6000002dc640, 3, 1;
L_0x6000002de9e0 .part L_0x6000002dc640, 2, 1;
L_0x6000002dea80 .reduce/nor L_0x6000002de9e0;
L_0x6000002debc0 .part L_0x6000002dc640, 1, 1;
L_0x6000002dec60 .reduce/nor L_0x6000002debc0;
L_0x6000002ded00 .part L_0x6000002dc640, 0, 1;
L_0x6000002deb20 .part L_0x6000002dc640, 3, 1;
L_0x6000002deda0 .part L_0x6000002dc640, 2, 1;
L_0x6000002dee40 .reduce/nor L_0x6000002deda0;
L_0x6000002deee0 .part L_0x6000002dc640, 1, 1;
L_0x6000002def80 .reduce/nor L_0x6000002deee0;
L_0x6000002df020 .part L_0x6000002dc640, 0, 1;
L_0x6000002df0c0 .reduce/nor L_0x6000002df020;
L_0x6000002df160 .part L_0x6000002dc640, 3, 1;
L_0x6000002df200 .reduce/nor L_0x6000002df160;
L_0x6000002df2a0 .part L_0x6000002dc640, 2, 1;
L_0x6000002df340 .part L_0x6000002dc640, 1, 1;
L_0x6000002df3e0 .part L_0x6000002dc640, 0, 1;
L_0x6000002df480 .part L_0x6000002dc640, 3, 1;
L_0x6000002df520 .reduce/nor L_0x6000002df480;
L_0x6000002df5c0 .part L_0x6000002dc640, 2, 1;
L_0x6000002df660 .part L_0x6000002dc640, 1, 1;
L_0x6000002df700 .part L_0x6000002dc640, 0, 1;
L_0x6000002df7a0 .reduce/nor L_0x6000002df700;
L_0x6000002df840 .part L_0x6000002dc640, 3, 1;
L_0x6000002df8e0 .reduce/nor L_0x6000002df840;
L_0x6000002df980 .part L_0x6000002dc640, 2, 1;
L_0x6000002dfa20 .part L_0x6000002dc640, 1, 1;
L_0x6000002dfac0 .reduce/nor L_0x6000002dfa20;
L_0x6000002dfb60 .part L_0x6000002dc640, 0, 1;
L_0x6000002dfc00 .part L_0x6000002dc640, 3, 1;
L_0x6000002dfca0 .reduce/nor L_0x6000002dfc00;
L_0x6000002dfd40 .part L_0x6000002dc640, 2, 1;
L_0x6000002dfde0 .part L_0x6000002dc640, 1, 1;
L_0x6000002dfe80 .reduce/nor L_0x6000002dfde0;
L_0x6000002dff20 .part L_0x6000002dc640, 0, 1;
L_0x6000002d0000 .reduce/nor L_0x6000002dff20;
L_0x6000002d00a0 .part L_0x6000002dc640, 3, 1;
L_0x6000002d0140 .reduce/nor L_0x6000002d00a0;
L_0x6000002d01e0 .part L_0x6000002dc640, 2, 1;
L_0x6000002d0280 .reduce/nor L_0x6000002d01e0;
L_0x6000002d0320 .part L_0x6000002dc640, 1, 1;
L_0x6000002d03c0 .part L_0x6000002dc640, 0, 1;
L_0x6000002d0460 .part L_0x6000002dc640, 3, 1;
L_0x6000002d0500 .reduce/nor L_0x6000002d0460;
L_0x6000002d05a0 .part L_0x6000002dc640, 2, 1;
L_0x6000002d0640 .reduce/nor L_0x6000002d05a0;
L_0x6000002d06e0 .part L_0x6000002dc640, 1, 1;
L_0x6000002d0780 .part L_0x6000002dc640, 0, 1;
L_0x6000002d0820 .reduce/nor L_0x6000002d0780;
L_0x6000002d08c0 .part L_0x6000002dc640, 3, 1;
L_0x6000002d0960 .reduce/nor L_0x6000002d08c0;
L_0x6000002d0a00 .part L_0x6000002dc640, 2, 1;
L_0x6000002d0aa0 .reduce/nor L_0x6000002d0a00;
L_0x6000002d0b40 .part L_0x6000002dc640, 1, 1;
L_0x6000002d0be0 .reduce/nor L_0x6000002d0b40;
L_0x6000002d0c80 .part L_0x6000002dc640, 0, 1;
LS_0x6000002d0d20_0_0 .concat8 [ 1 1 1 1], L_0x6000018321b0, L_0x600001832060, L_0x600001831f10, L_0x600001831dc0;
LS_0x6000002d0d20_0_4 .concat8 [ 1 1 1 1], L_0x600001831c70, L_0x600001831b20, L_0x6000018319d0, L_0x600001831880;
LS_0x6000002d0d20_0_8 .concat8 [ 1 1 1 1], L_0x600001831730, L_0x6000018315e0, L_0x600001831490, L_0x6000018313b0;
LS_0x6000002d0d20_0_12 .concat8 [ 1 1 1 1], L_0x6000018311f0, L_0x600001831110, L_0x600001830f50, L_0x600001830e00;
L_0x6000002d0d20 .concat8 [ 4 4 4 4], LS_0x6000002d0d20_0_0, LS_0x6000002d0d20_0_4, LS_0x6000002d0d20_0_8, LS_0x6000002d0d20_0_12;
L_0x6000002d0dc0 .part L_0x6000002dc640, 3, 1;
L_0x6000002d0e60 .reduce/nor L_0x6000002d0dc0;
L_0x6000002d0f00 .part L_0x6000002dc640, 2, 1;
L_0x6000002d0fa0 .reduce/nor L_0x6000002d0f00;
L_0x6000002d1040 .part L_0x6000002dc640, 1, 1;
L_0x6000002d10e0 .reduce/nor L_0x6000002d1040;
L_0x6000002d1180 .part L_0x6000002dc640, 0, 1;
L_0x6000002d1220 .reduce/nor L_0x6000002d1180;
S_0x7fcf32b1fdb0 .scope module, "readDecoder2" "ReadDecoder_4_16" 4 19, 5 51 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001832220 .functor AND 1, L_0x6000002d12c0, L_0x6000002d1360, C4<1>, C4<1>;
L_0x600001832290 .functor AND 1, L_0x600001832220, L_0x6000002d1400, C4<1>, C4<1>;
L_0x600001832300 .functor AND 1, L_0x600001832290, L_0x6000002d14a0, C4<1>, C4<1>;
L_0x600001832370 .functor AND 1, L_0x6000002d1540, L_0x6000002d15e0, C4<1>, C4<1>;
L_0x6000018323e0 .functor AND 1, L_0x600001832370, L_0x6000002d1680, C4<1>, C4<1>;
L_0x600001832450 .functor AND 1, L_0x6000018323e0, L_0x6000002d17c0, C4<1>, C4<1>;
L_0x6000018324c0 .functor AND 1, L_0x6000002d1860, L_0x6000002d1900, C4<1>, C4<1>;
L_0x6000018325a0 .functor AND 1, L_0x6000018324c0, L_0x6000002d1a40, C4<1>, C4<1>;
L_0x600001832610 .functor AND 1, L_0x6000018325a0, L_0x6000002d1ae0, C4<1>, C4<1>;
L_0x600001832530 .functor AND 1, L_0x6000002d1b80, L_0x6000002d1c20, C4<1>, C4<1>;
L_0x600001832680 .functor AND 1, L_0x600001832530, L_0x6000002d1d60, C4<1>, C4<1>;
L_0x6000018326f0 .functor AND 1, L_0x600001832680, L_0x6000002d1f40, C4<1>, C4<1>;
L_0x600001832760 .functor AND 1, L_0x6000002d1fe0, L_0x6000002d2080, C4<1>, C4<1>;
L_0x600001832840 .functor AND 1, L_0x600001832760, L_0x6000002d2120, C4<1>, C4<1>;
L_0x6000018328b0 .functor AND 1, L_0x600001832840, L_0x6000002d21c0, C4<1>, C4<1>;
L_0x6000018327d0 .functor AND 1, L_0x6000002d2260, L_0x6000002d23a0, C4<1>, C4<1>;
L_0x600001832920 .functor AND 1, L_0x6000018327d0, L_0x6000002d2440, C4<1>, C4<1>;
L_0x600001832990 .functor AND 1, L_0x600001832920, L_0x6000002d2580, C4<1>, C4<1>;
L_0x600001832a00 .functor AND 1, L_0x6000002d2620, L_0x6000002d2760, C4<1>, C4<1>;
L_0x600001832a70 .functor AND 1, L_0x600001832a00, L_0x6000002d2940, C4<1>, C4<1>;
L_0x600001832ae0 .functor AND 1, L_0x600001832a70, L_0x6000002d29e0, C4<1>, C4<1>;
L_0x600001832b50 .functor AND 1, L_0x6000002d2800, L_0x6000002d2b20, C4<1>, C4<1>;
L_0x600001832bc0 .functor AND 1, L_0x600001832b50, L_0x6000002d2c60, C4<1>, C4<1>;
L_0x600001832c30 .functor AND 1, L_0x600001832bc0, L_0x6000002d2da0, C4<1>, C4<1>;
L_0x600001832ca0 .functor AND 1, L_0x6000002d2ee0, L_0x6000002d2f80, C4<1>, C4<1>;
L_0x600001832d10 .functor AND 1, L_0x600001832ca0, L_0x6000002d3020, C4<1>, C4<1>;
L_0x600001832d80 .functor AND 1, L_0x600001832d10, L_0x6000002d30c0, C4<1>, C4<1>;
L_0x600001832df0 .functor AND 1, L_0x6000002d3200, L_0x6000002d32a0, C4<1>, C4<1>;
L_0x600001832e60 .functor AND 1, L_0x600001832df0, L_0x6000002d3340, C4<1>, C4<1>;
L_0x600001832ed0 .functor AND 1, L_0x600001832e60, L_0x6000002d3480, C4<1>, C4<1>;
L_0x600001832f40 .functor AND 1, L_0x6000002d35c0, L_0x6000002d3660, C4<1>, C4<1>;
L_0x600001832fb0 .functor AND 1, L_0x600001832f40, L_0x6000002d37a0, C4<1>, C4<1>;
L_0x600001833020 .functor AND 1, L_0x600001832fb0, L_0x6000002d3840, C4<1>, C4<1>;
L_0x600001833090 .functor AND 1, L_0x6000002d3980, L_0x6000002d3a20, C4<1>, C4<1>;
L_0x600001833100 .functor AND 1, L_0x600001833090, L_0x6000002d3b60, C4<1>, C4<1>;
L_0x600001833170 .functor AND 1, L_0x600001833100, L_0x6000002d3ca0, C4<1>, C4<1>;
L_0x6000018331e0 .functor AND 1, L_0x6000002d3de0, L_0x6000002d3f20, C4<1>, C4<1>;
L_0x600001833250 .functor AND 1, L_0x6000018331e0, L_0x6000002d4000, C4<1>, C4<1>;
L_0x6000018332c0 .functor AND 1, L_0x600001833250, L_0x6000002d40a0, C4<1>, C4<1>;
L_0x600001833330 .functor AND 1, L_0x6000002d41e0, L_0x6000002d4320, C4<1>, C4<1>;
L_0x6000018333a0 .functor AND 1, L_0x600001833330, L_0x6000002d43c0, C4<1>, C4<1>;
L_0x600001833410 .functor AND 1, L_0x6000018333a0, L_0x6000002d4500, C4<1>, C4<1>;
L_0x600001833480 .functor AND 1, L_0x6000002d4640, L_0x6000002d4780, C4<1>, C4<1>;
L_0x6000018334f0 .functor AND 1, L_0x600001833480, L_0x6000002d48c0, C4<1>, C4<1>;
L_0x600001833560 .functor AND 1, L_0x6000018334f0, L_0x6000002d4960, C4<1>, C4<1>;
L_0x6000018335d0 .functor AND 1, L_0x6000002d4b40, L_0x6000002d4c80, C4<1>, C4<1>;
L_0x600001833640 .functor AND 1, L_0x6000018335d0, L_0x6000002d4dc0, C4<1>, C4<1>;
L_0x6000018336b0 .functor AND 1, L_0x600001833640, L_0x6000002d4f00, C4<1>, C4<1>;
v0x6000041e5dd0_0 .net "RegId", 3 0, L_0x6000002dc820;  alias, 1 drivers
v0x6000041e5e60_0 .net "Wordline", 15 0, L_0x6000002d4a00;  alias, 1 drivers
v0x6000041e5ef0_0 .net *"_ivl_101", 0 0, L_0x6000002d2440;  1 drivers
v0x6000041e5f80_0 .net *"_ivl_103", 0 0, L_0x600001832920;  1 drivers
v0x6000041e6010_0 .net *"_ivl_105", 0 0, L_0x6000002d24e0;  1 drivers
v0x6000041e60a0_0 .net *"_ivl_107", 0 0, L_0x6000002d2580;  1 drivers
v0x6000041e6130_0 .net *"_ivl_109", 0 0, L_0x600001832990;  1 drivers
v0x6000041e61c0_0 .net *"_ivl_11", 0 0, L_0x600001832290;  1 drivers
v0x6000041e6250_0 .net *"_ivl_113", 0 0, L_0x6000002d2620;  1 drivers
v0x6000041e62e0_0 .net *"_ivl_115", 0 0, L_0x6000002d26c0;  1 drivers
v0x6000041e6370_0 .net *"_ivl_117", 0 0, L_0x6000002d2760;  1 drivers
v0x6000041e6400_0 .net *"_ivl_119", 0 0, L_0x600001832a00;  1 drivers
v0x6000041e6490_0 .net *"_ivl_121", 0 0, L_0x6000002d28a0;  1 drivers
v0x6000041e6520_0 .net *"_ivl_123", 0 0, L_0x6000002d2940;  1 drivers
v0x6000041e65b0_0 .net *"_ivl_125", 0 0, L_0x600001832a70;  1 drivers
v0x6000041e6640_0 .net *"_ivl_127", 0 0, L_0x6000002d29e0;  1 drivers
v0x6000041e66d0_0 .net *"_ivl_129", 0 0, L_0x600001832ae0;  1 drivers
v0x6000041e6760_0 .net *"_ivl_13", 0 0, L_0x6000002d14a0;  1 drivers
v0x6000041e67f0_0 .net *"_ivl_133", 0 0, L_0x6000002d2800;  1 drivers
v0x6000041e6880_0 .net *"_ivl_135", 0 0, L_0x6000002d2a80;  1 drivers
v0x6000041e6910_0 .net *"_ivl_137", 0 0, L_0x6000002d2b20;  1 drivers
v0x6000041e69a0_0 .net *"_ivl_139", 0 0, L_0x600001832b50;  1 drivers
v0x6000041e6a30_0 .net *"_ivl_141", 0 0, L_0x6000002d2bc0;  1 drivers
v0x6000041e6ac0_0 .net *"_ivl_143", 0 0, L_0x6000002d2c60;  1 drivers
v0x6000041e6b50_0 .net *"_ivl_145", 0 0, L_0x600001832bc0;  1 drivers
v0x6000041e6be0_0 .net *"_ivl_147", 0 0, L_0x6000002d2d00;  1 drivers
v0x6000041e6c70_0 .net *"_ivl_149", 0 0, L_0x6000002d2da0;  1 drivers
v0x6000041e6d00_0 .net *"_ivl_15", 0 0, L_0x600001832300;  1 drivers
v0x6000041e6d90_0 .net *"_ivl_151", 0 0, L_0x600001832c30;  1 drivers
v0x6000041e6e20_0 .net *"_ivl_155", 0 0, L_0x6000002d2e40;  1 drivers
v0x6000041e6eb0_0 .net *"_ivl_157", 0 0, L_0x6000002d2ee0;  1 drivers
v0x6000041e6f40_0 .net *"_ivl_159", 0 0, L_0x6000002d2f80;  1 drivers
v0x6000041e6fd0_0 .net *"_ivl_161", 0 0, L_0x600001832ca0;  1 drivers
v0x6000041e7060_0 .net *"_ivl_163", 0 0, L_0x6000002d3020;  1 drivers
v0x6000041e70f0_0 .net *"_ivl_165", 0 0, L_0x600001832d10;  1 drivers
v0x6000041e7180_0 .net *"_ivl_167", 0 0, L_0x6000002d30c0;  1 drivers
v0x6000041e7210_0 .net *"_ivl_169", 0 0, L_0x600001832d80;  1 drivers
v0x6000041e72a0_0 .net *"_ivl_173", 0 0, L_0x6000002d3160;  1 drivers
v0x6000041e7330_0 .net *"_ivl_175", 0 0, L_0x6000002d3200;  1 drivers
v0x6000041e73c0_0 .net *"_ivl_177", 0 0, L_0x6000002d32a0;  1 drivers
v0x6000041e7450_0 .net *"_ivl_179", 0 0, L_0x600001832df0;  1 drivers
v0x6000041e74e0_0 .net *"_ivl_181", 0 0, L_0x6000002d3340;  1 drivers
v0x6000041e7570_0 .net *"_ivl_183", 0 0, L_0x600001832e60;  1 drivers
v0x6000041e7600_0 .net *"_ivl_185", 0 0, L_0x6000002d33e0;  1 drivers
v0x6000041e7690_0 .net *"_ivl_187", 0 0, L_0x6000002d3480;  1 drivers
v0x6000041e7720_0 .net *"_ivl_189", 0 0, L_0x600001832ed0;  1 drivers
v0x6000041e77b0_0 .net *"_ivl_19", 0 0, L_0x6000002d1540;  1 drivers
v0x6000041e7840_0 .net *"_ivl_193", 0 0, L_0x6000002d3520;  1 drivers
v0x6000041e78d0_0 .net *"_ivl_195", 0 0, L_0x6000002d35c0;  1 drivers
v0x6000041e7960_0 .net *"_ivl_197", 0 0, L_0x6000002d3660;  1 drivers
v0x6000041e79f0_0 .net *"_ivl_199", 0 0, L_0x600001832f40;  1 drivers
v0x6000041e7a80_0 .net *"_ivl_201", 0 0, L_0x6000002d3700;  1 drivers
v0x6000041e7b10_0 .net *"_ivl_203", 0 0, L_0x6000002d37a0;  1 drivers
v0x6000041e7ba0_0 .net *"_ivl_205", 0 0, L_0x600001832fb0;  1 drivers
v0x6000041e7c30_0 .net *"_ivl_207", 0 0, L_0x6000002d3840;  1 drivers
v0x6000041e7cc0_0 .net *"_ivl_209", 0 0, L_0x600001833020;  1 drivers
v0x6000041e7d50_0 .net *"_ivl_21", 0 0, L_0x6000002d15e0;  1 drivers
v0x6000041e7de0_0 .net *"_ivl_213", 0 0, L_0x6000002d38e0;  1 drivers
v0x6000041e7e70_0 .net *"_ivl_215", 0 0, L_0x6000002d3980;  1 drivers
v0x6000041e7f00_0 .net *"_ivl_217", 0 0, L_0x6000002d3a20;  1 drivers
v0x6000041f8000_0 .net *"_ivl_219", 0 0, L_0x600001833090;  1 drivers
v0x6000041f8090_0 .net *"_ivl_221", 0 0, L_0x6000002d3ac0;  1 drivers
v0x6000041f8120_0 .net *"_ivl_223", 0 0, L_0x6000002d3b60;  1 drivers
v0x6000041f81b0_0 .net *"_ivl_225", 0 0, L_0x600001833100;  1 drivers
v0x6000041f8240_0 .net *"_ivl_227", 0 0, L_0x6000002d3c00;  1 drivers
v0x6000041f82d0_0 .net *"_ivl_229", 0 0, L_0x6000002d3ca0;  1 drivers
v0x6000041f8360_0 .net *"_ivl_23", 0 0, L_0x600001832370;  1 drivers
v0x6000041f83f0_0 .net *"_ivl_231", 0 0, L_0x600001833170;  1 drivers
v0x6000041f8480_0 .net *"_ivl_235", 0 0, L_0x6000002d3d40;  1 drivers
v0x6000041f8510_0 .net *"_ivl_237", 0 0, L_0x6000002d3de0;  1 drivers
v0x6000041f85a0_0 .net *"_ivl_239", 0 0, L_0x6000002d3e80;  1 drivers
v0x6000041f8630_0 .net *"_ivl_241", 0 0, L_0x6000002d3f20;  1 drivers
v0x6000041f86c0_0 .net *"_ivl_243", 0 0, L_0x6000018331e0;  1 drivers
v0x6000041f8750_0 .net *"_ivl_245", 0 0, L_0x6000002d4000;  1 drivers
v0x6000041f87e0_0 .net *"_ivl_247", 0 0, L_0x600001833250;  1 drivers
v0x6000041f8870_0 .net *"_ivl_249", 0 0, L_0x6000002d40a0;  1 drivers
v0x6000041f8900_0 .net *"_ivl_25", 0 0, L_0x6000002d1680;  1 drivers
v0x6000041f8990_0 .net *"_ivl_251", 0 0, L_0x6000018332c0;  1 drivers
v0x6000041f8a20_0 .net *"_ivl_255", 0 0, L_0x6000002d4140;  1 drivers
v0x6000041f8ab0_0 .net *"_ivl_257", 0 0, L_0x6000002d41e0;  1 drivers
v0x6000041f8b40_0 .net *"_ivl_259", 0 0, L_0x6000002d4280;  1 drivers
v0x6000041f8bd0_0 .net *"_ivl_261", 0 0, L_0x6000002d4320;  1 drivers
v0x6000041f8c60_0 .net *"_ivl_263", 0 0, L_0x600001833330;  1 drivers
v0x6000041f8cf0_0 .net *"_ivl_265", 0 0, L_0x6000002d43c0;  1 drivers
v0x6000041f8d80_0 .net *"_ivl_267", 0 0, L_0x6000018333a0;  1 drivers
v0x6000041f8e10_0 .net *"_ivl_269", 0 0, L_0x6000002d4460;  1 drivers
v0x6000041f8ea0_0 .net *"_ivl_27", 0 0, L_0x6000018323e0;  1 drivers
v0x6000041f8f30_0 .net *"_ivl_271", 0 0, L_0x6000002d4500;  1 drivers
v0x6000041f8fc0_0 .net *"_ivl_273", 0 0, L_0x600001833410;  1 drivers
v0x6000041f9050_0 .net *"_ivl_277", 0 0, L_0x6000002d45a0;  1 drivers
v0x6000041f90e0_0 .net *"_ivl_279", 0 0, L_0x6000002d4640;  1 drivers
v0x6000041f9170_0 .net *"_ivl_281", 0 0, L_0x6000002d46e0;  1 drivers
v0x6000041f9200_0 .net *"_ivl_283", 0 0, L_0x6000002d4780;  1 drivers
v0x6000041f9290_0 .net *"_ivl_285", 0 0, L_0x600001833480;  1 drivers
v0x6000041f9320_0 .net *"_ivl_287", 0 0, L_0x6000002d4820;  1 drivers
v0x6000041f93b0_0 .net *"_ivl_289", 0 0, L_0x6000002d48c0;  1 drivers
v0x6000041f9440_0 .net *"_ivl_29", 0 0, L_0x6000002d1720;  1 drivers
v0x6000041f94d0_0 .net *"_ivl_291", 0 0, L_0x6000018334f0;  1 drivers
v0x6000041f9560_0 .net *"_ivl_293", 0 0, L_0x6000002d4960;  1 drivers
v0x6000041f95f0_0 .net *"_ivl_295", 0 0, L_0x600001833560;  1 drivers
v0x6000041f9680_0 .net *"_ivl_3", 0 0, L_0x6000002d12c0;  1 drivers
v0x6000041f9710_0 .net *"_ivl_300", 0 0, L_0x6000002d4aa0;  1 drivers
v0x6000041f97a0_0 .net *"_ivl_302", 0 0, L_0x6000002d4b40;  1 drivers
v0x6000041f9830_0 .net *"_ivl_304", 0 0, L_0x6000002d4be0;  1 drivers
v0x6000041f98c0_0 .net *"_ivl_306", 0 0, L_0x6000002d4c80;  1 drivers
v0x6000041f9950_0 .net *"_ivl_308", 0 0, L_0x6000018335d0;  1 drivers
v0x6000041f99e0_0 .net *"_ivl_31", 0 0, L_0x6000002d17c0;  1 drivers
v0x6000041f9a70_0 .net *"_ivl_310", 0 0, L_0x6000002d4d20;  1 drivers
v0x6000041f9b00_0 .net *"_ivl_312", 0 0, L_0x6000002d4dc0;  1 drivers
v0x6000041f9b90_0 .net *"_ivl_314", 0 0, L_0x600001833640;  1 drivers
v0x6000041f9c20_0 .net *"_ivl_316", 0 0, L_0x6000002d4e60;  1 drivers
v0x6000041f9cb0_0 .net *"_ivl_318", 0 0, L_0x6000002d4f00;  1 drivers
v0x6000041f9d40_0 .net *"_ivl_320", 0 0, L_0x6000018336b0;  1 drivers
v0x6000041f9dd0_0 .net *"_ivl_33", 0 0, L_0x600001832450;  1 drivers
v0x6000041f9e60_0 .net *"_ivl_37", 0 0, L_0x6000002d1860;  1 drivers
v0x6000041f9ef0_0 .net *"_ivl_39", 0 0, L_0x6000002d1900;  1 drivers
v0x6000041f9f80_0 .net *"_ivl_41", 0 0, L_0x6000018324c0;  1 drivers
v0x6000041fa010_0 .net *"_ivl_43", 0 0, L_0x6000002d19a0;  1 drivers
v0x6000041fa0a0_0 .net *"_ivl_45", 0 0, L_0x6000002d1a40;  1 drivers
v0x6000041fa130_0 .net *"_ivl_47", 0 0, L_0x6000018325a0;  1 drivers
v0x6000041fa1c0_0 .net *"_ivl_49", 0 0, L_0x6000002d1ae0;  1 drivers
v0x6000041fa250_0 .net *"_ivl_5", 0 0, L_0x6000002d1360;  1 drivers
v0x6000041fa2e0_0 .net *"_ivl_51", 0 0, L_0x600001832610;  1 drivers
v0x6000041fa370_0 .net *"_ivl_55", 0 0, L_0x6000002d1b80;  1 drivers
v0x6000041fa400_0 .net *"_ivl_57", 0 0, L_0x6000002d1c20;  1 drivers
v0x6000041fa490_0 .net *"_ivl_59", 0 0, L_0x600001832530;  1 drivers
v0x6000041fa520_0 .net *"_ivl_61", 0 0, L_0x6000002d1cc0;  1 drivers
v0x6000041fa5b0_0 .net *"_ivl_63", 0 0, L_0x6000002d1d60;  1 drivers
v0x6000041fa640_0 .net *"_ivl_65", 0 0, L_0x600001832680;  1 drivers
v0x6000041fa6d0_0 .net *"_ivl_67", 0 0, L_0x6000002d1e00;  1 drivers
v0x6000041fa760_0 .net *"_ivl_69", 0 0, L_0x6000002d1f40;  1 drivers
v0x6000041fa7f0_0 .net *"_ivl_7", 0 0, L_0x600001832220;  1 drivers
v0x6000041fa880_0 .net *"_ivl_71", 0 0, L_0x6000018326f0;  1 drivers
v0x6000041fa910_0 .net *"_ivl_75", 0 0, L_0x6000002d1fe0;  1 drivers
v0x6000041fa9a0_0 .net *"_ivl_77", 0 0, L_0x6000002d1ea0;  1 drivers
v0x6000041faa30_0 .net *"_ivl_79", 0 0, L_0x6000002d2080;  1 drivers
v0x6000041faac0_0 .net *"_ivl_81", 0 0, L_0x600001832760;  1 drivers
v0x6000041fab50_0 .net *"_ivl_83", 0 0, L_0x6000002d2120;  1 drivers
v0x6000041fabe0_0 .net *"_ivl_85", 0 0, L_0x600001832840;  1 drivers
v0x6000041fac70_0 .net *"_ivl_87", 0 0, L_0x6000002d21c0;  1 drivers
v0x6000041fad00_0 .net *"_ivl_89", 0 0, L_0x6000018328b0;  1 drivers
v0x6000041fad90_0 .net *"_ivl_9", 0 0, L_0x6000002d1400;  1 drivers
v0x6000041fae20_0 .net *"_ivl_93", 0 0, L_0x6000002d2260;  1 drivers
v0x6000041faeb0_0 .net *"_ivl_95", 0 0, L_0x6000002d2300;  1 drivers
v0x6000041faf40_0 .net *"_ivl_97", 0 0, L_0x6000002d23a0;  1 drivers
v0x6000041fafd0_0 .net *"_ivl_99", 0 0, L_0x6000018327d0;  1 drivers
L_0x6000002d12c0 .part L_0x6000002dc820, 3, 1;
L_0x6000002d1360 .part L_0x6000002dc820, 2, 1;
L_0x6000002d1400 .part L_0x6000002dc820, 1, 1;
L_0x6000002d14a0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d1540 .part L_0x6000002dc820, 3, 1;
L_0x6000002d15e0 .part L_0x6000002dc820, 2, 1;
L_0x6000002d1680 .part L_0x6000002dc820, 1, 1;
L_0x6000002d1720 .part L_0x6000002dc820, 0, 1;
L_0x6000002d17c0 .reduce/nor L_0x6000002d1720;
L_0x6000002d1860 .part L_0x6000002dc820, 3, 1;
L_0x6000002d1900 .part L_0x6000002dc820, 2, 1;
L_0x6000002d19a0 .part L_0x6000002dc820, 1, 1;
L_0x6000002d1a40 .reduce/nor L_0x6000002d19a0;
L_0x6000002d1ae0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d1b80 .part L_0x6000002dc820, 3, 1;
L_0x6000002d1c20 .part L_0x6000002dc820, 2, 1;
L_0x6000002d1cc0 .part L_0x6000002dc820, 1, 1;
L_0x6000002d1d60 .reduce/nor L_0x6000002d1cc0;
L_0x6000002d1e00 .part L_0x6000002dc820, 0, 1;
L_0x6000002d1f40 .reduce/nor L_0x6000002d1e00;
L_0x6000002d1fe0 .part L_0x6000002dc820, 3, 1;
L_0x6000002d1ea0 .part L_0x6000002dc820, 2, 1;
L_0x6000002d2080 .reduce/nor L_0x6000002d1ea0;
L_0x6000002d2120 .part L_0x6000002dc820, 1, 1;
L_0x6000002d21c0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d2260 .part L_0x6000002dc820, 3, 1;
L_0x6000002d2300 .part L_0x6000002dc820, 2, 1;
L_0x6000002d23a0 .reduce/nor L_0x6000002d2300;
L_0x6000002d2440 .part L_0x6000002dc820, 1, 1;
L_0x6000002d24e0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d2580 .reduce/nor L_0x6000002d24e0;
L_0x6000002d2620 .part L_0x6000002dc820, 3, 1;
L_0x6000002d26c0 .part L_0x6000002dc820, 2, 1;
L_0x6000002d2760 .reduce/nor L_0x6000002d26c0;
L_0x6000002d28a0 .part L_0x6000002dc820, 1, 1;
L_0x6000002d2940 .reduce/nor L_0x6000002d28a0;
L_0x6000002d29e0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d2800 .part L_0x6000002dc820, 3, 1;
L_0x6000002d2a80 .part L_0x6000002dc820, 2, 1;
L_0x6000002d2b20 .reduce/nor L_0x6000002d2a80;
L_0x6000002d2bc0 .part L_0x6000002dc820, 1, 1;
L_0x6000002d2c60 .reduce/nor L_0x6000002d2bc0;
L_0x6000002d2d00 .part L_0x6000002dc820, 0, 1;
L_0x6000002d2da0 .reduce/nor L_0x6000002d2d00;
L_0x6000002d2e40 .part L_0x6000002dc820, 3, 1;
L_0x6000002d2ee0 .reduce/nor L_0x6000002d2e40;
L_0x6000002d2f80 .part L_0x6000002dc820, 2, 1;
L_0x6000002d3020 .part L_0x6000002dc820, 1, 1;
L_0x6000002d30c0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d3160 .part L_0x6000002dc820, 3, 1;
L_0x6000002d3200 .reduce/nor L_0x6000002d3160;
L_0x6000002d32a0 .part L_0x6000002dc820, 2, 1;
L_0x6000002d3340 .part L_0x6000002dc820, 1, 1;
L_0x6000002d33e0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d3480 .reduce/nor L_0x6000002d33e0;
L_0x6000002d3520 .part L_0x6000002dc820, 3, 1;
L_0x6000002d35c0 .reduce/nor L_0x6000002d3520;
L_0x6000002d3660 .part L_0x6000002dc820, 2, 1;
L_0x6000002d3700 .part L_0x6000002dc820, 1, 1;
L_0x6000002d37a0 .reduce/nor L_0x6000002d3700;
L_0x6000002d3840 .part L_0x6000002dc820, 0, 1;
L_0x6000002d38e0 .part L_0x6000002dc820, 3, 1;
L_0x6000002d3980 .reduce/nor L_0x6000002d38e0;
L_0x6000002d3a20 .part L_0x6000002dc820, 2, 1;
L_0x6000002d3ac0 .part L_0x6000002dc820, 1, 1;
L_0x6000002d3b60 .reduce/nor L_0x6000002d3ac0;
L_0x6000002d3c00 .part L_0x6000002dc820, 0, 1;
L_0x6000002d3ca0 .reduce/nor L_0x6000002d3c00;
L_0x6000002d3d40 .part L_0x6000002dc820, 3, 1;
L_0x6000002d3de0 .reduce/nor L_0x6000002d3d40;
L_0x6000002d3e80 .part L_0x6000002dc820, 2, 1;
L_0x6000002d3f20 .reduce/nor L_0x6000002d3e80;
L_0x6000002d4000 .part L_0x6000002dc820, 1, 1;
L_0x6000002d40a0 .part L_0x6000002dc820, 0, 1;
L_0x6000002d4140 .part L_0x6000002dc820, 3, 1;
L_0x6000002d41e0 .reduce/nor L_0x6000002d4140;
L_0x6000002d4280 .part L_0x6000002dc820, 2, 1;
L_0x6000002d4320 .reduce/nor L_0x6000002d4280;
L_0x6000002d43c0 .part L_0x6000002dc820, 1, 1;
L_0x6000002d4460 .part L_0x6000002dc820, 0, 1;
L_0x6000002d4500 .reduce/nor L_0x6000002d4460;
L_0x6000002d45a0 .part L_0x6000002dc820, 3, 1;
L_0x6000002d4640 .reduce/nor L_0x6000002d45a0;
L_0x6000002d46e0 .part L_0x6000002dc820, 2, 1;
L_0x6000002d4780 .reduce/nor L_0x6000002d46e0;
L_0x6000002d4820 .part L_0x6000002dc820, 1, 1;
L_0x6000002d48c0 .reduce/nor L_0x6000002d4820;
L_0x6000002d4960 .part L_0x6000002dc820, 0, 1;
LS_0x6000002d4a00_0_0 .concat8 [ 1 1 1 1], L_0x6000018336b0, L_0x600001833560, L_0x600001833410, L_0x6000018332c0;
LS_0x6000002d4a00_0_4 .concat8 [ 1 1 1 1], L_0x600001833170, L_0x600001833020, L_0x600001832ed0, L_0x600001832d80;
LS_0x6000002d4a00_0_8 .concat8 [ 1 1 1 1], L_0x600001832c30, L_0x600001832ae0, L_0x600001832990, L_0x6000018328b0;
LS_0x6000002d4a00_0_12 .concat8 [ 1 1 1 1], L_0x6000018326f0, L_0x600001832610, L_0x600001832450, L_0x600001832300;
L_0x6000002d4a00 .concat8 [ 4 4 4 4], LS_0x6000002d4a00_0_0, LS_0x6000002d4a00_0_4, LS_0x6000002d4a00_0_8, LS_0x6000002d4a00_0_12;
L_0x6000002d4aa0 .part L_0x6000002dc820, 3, 1;
L_0x6000002d4b40 .reduce/nor L_0x6000002d4aa0;
L_0x6000002d4be0 .part L_0x6000002dc820, 2, 1;
L_0x6000002d4c80 .reduce/nor L_0x6000002d4be0;
L_0x6000002d4d20 .part L_0x6000002dc820, 1, 1;
L_0x6000002d4dc0 .reduce/nor L_0x6000002d4d20;
L_0x6000002d4e60 .part L_0x6000002dc820, 0, 1;
L_0x6000002d4f00 .reduce/nor L_0x6000002d4e60;
S_0x7fcf32b1f640 .scope module, "regArray[0]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041f5cb0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041f5d40_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041f5dd0_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x6000041f5e60_0 .net "ReadEnable1", 0 0, L_0x600000299360;  1 drivers
v0x6000041f5ef0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  1 drivers
v0x6000041f5f80_0 .net "WriteReg", 0 0, L_0x600000298960;  1 drivers
v0x6000041f6010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f60a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ab480 .part L_0x600000578140, 0, 1;
L_0x6000002ab520 .part L_0x600000578140, 1, 1;
L_0x6000002ab5c0 .part L_0x600000578140, 2, 1;
L_0x6000002ab660 .part L_0x600000578140, 3, 1;
L_0x6000002ab700 .part L_0x600000578140, 4, 1;
L_0x6000002ab7a0 .part L_0x600000578140, 5, 1;
L_0x6000002ab840 .part L_0x600000578140, 6, 1;
L_0x6000002ab8e0 .part L_0x600000578140, 7, 1;
L_0x6000002ab980 .part L_0x600000578140, 8, 1;
L_0x6000002aba20 .part L_0x600000578140, 9, 1;
L_0x6000002abac0 .part L_0x600000578140, 10, 1;
L_0x6000002abb60 .part L_0x600000578140, 11, 1;
L_0x6000002abc00 .part L_0x600000578140, 12, 1;
L_0x6000002abca0 .part L_0x600000578140, 13, 1;
L_0x6000002abd40 .part L_0x600000578140, 14, 1;
L_0x6000002abde0 .part L_0x600000578140, 15, 1;
p0x7fcf32d33fd8 .port I0x600003206120, L_0x6000002a8d20;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d33fd8;
p0x7fcf32d34458 .port I0x600003206120, L_0x6000002a8fa0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d34458;
p0x7fcf32d34878 .port I0x600003206120, L_0x6000002a9220;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d34878;
p0x7fcf32d34c98 .port I0x600003206120, L_0x6000002a94a0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d34c98;
p0x7fcf32d350b8 .port I0x600003206120, L_0x6000002a9720;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d350b8;
p0x7fcf32d354d8 .port I0x600003206120, L_0x6000002a99a0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d354d8;
p0x7fcf32d358f8 .port I0x600003206120, L_0x6000002a9c20;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d358f8;
p0x7fcf32d35d18 .port I0x600003206120, L_0x6000002a9ea0;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d35d18;
p0x7fcf32d36138 .port I0x600003206120, L_0x6000002aa120;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d36138;
p0x7fcf32d36558 .port I0x600003206120, L_0x6000002aa3a0;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d36558;
p0x7fcf32d36978 .port I0x600003206120, L_0x6000002aa620;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d36978;
p0x7fcf32d36d98 .port I0x600003206120, L_0x6000002aa8a0;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d36d98;
p0x7fcf32d371b8 .port I0x600003206120, L_0x6000002aab20;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d371b8;
p0x7fcf32d375d8 .port I0x600003206120, L_0x6000002aada0;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d375d8;
p0x7fcf32d379f8 .port I0x600003206120, L_0x6000002ab020;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d379f8;
p0x7fcf32d37e18 .port I0x600003206120, L_0x6000002ab2a0;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d37e18;
p0x7fcf32d34008 .port I0x60000321dfe0, L_0x6000002a8e60;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d34008;
p0x7fcf32d34488 .port I0x60000321dfe0, L_0x6000002a90e0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d34488;
p0x7fcf32d348a8 .port I0x60000321dfe0, L_0x6000002a9360;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d348a8;
p0x7fcf32d34cc8 .port I0x60000321dfe0, L_0x6000002a95e0;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d34cc8;
p0x7fcf32d350e8 .port I0x60000321dfe0, L_0x6000002a9860;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d350e8;
p0x7fcf32d35508 .port I0x60000321dfe0, L_0x6000002a9ae0;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d35508;
p0x7fcf32d35928 .port I0x60000321dfe0, L_0x6000002a9d60;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d35928;
p0x7fcf32d35d48 .port I0x60000321dfe0, L_0x6000002a9fe0;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d35d48;
p0x7fcf32d36168 .port I0x60000321dfe0, L_0x6000002aa260;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d36168;
p0x7fcf32d36588 .port I0x60000321dfe0, L_0x6000002aa4e0;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d36588;
p0x7fcf32d369a8 .port I0x60000321dfe0, L_0x6000002aa760;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d369a8;
p0x7fcf32d36dc8 .port I0x60000321dfe0, L_0x6000002aa9e0;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d36dc8;
p0x7fcf32d371e8 .port I0x60000321dfe0, L_0x6000002aac60;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d371e8;
p0x7fcf32d37608 .port I0x60000321dfe0, L_0x6000002aaee0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d37608;
p0x7fcf32d37a28 .port I0x60000321dfe0, L_0x6000002ab160;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d37a28;
p0x7fcf32d37e48 .port I0x60000321dfe0, L_0x6000002ab3e0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d37e48;
S_0x7fcf32b1eed0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fb3c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d33fd8;  1 drivers, strength-aware
v0x6000041fb450_0 .net8 "Bitline2", 0 0, p0x7fcf32d34008;  1 drivers, strength-aware
v0x6000041fb4e0_0 .net "D", 0 0, L_0x6000002ab480;  1 drivers
v0x6000041fb570_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041fb600_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041fb690_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041fb720_0 .net *"_ivl_0", 0 0, L_0x6000002a8c80;  1 drivers
o0x7fcf32d340c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fb7b0_0 name=_ivl_2
v0x6000041fb840_0 .net *"_ivl_6", 0 0, L_0x6000002a8dc0;  1 drivers
o0x7fcf32d34128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fb8d0_0 name=_ivl_8
v0x6000041fb960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fb9f0_0 .net "dffOut", 0 0, v0x6000041fb2a0_0;  1 drivers
v0x6000041fba80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a8c80 .functor MUXZ 1, v0x6000041fb2a0_0, L_0x6000002ab480, L_0x600000298960, C4<>;
L_0x6000002a8d20 .functor MUXZ 1, o0x7fcf32d340c8, L_0x6000002a8c80, L_0x600000299360, C4<>;
L_0x6000002a8dc0 .functor MUXZ 1, v0x6000041fb2a0_0, L_0x6000002ab480, L_0x600000298960, C4<>;
L_0x6000002a8e60 .functor MUXZ 1, o0x7fcf32d34128, L_0x6000002a8dc0, L_0x600000299d60, C4<>;
S_0x7fcf32b1ddd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1eed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041fb060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fb0f0_0 .net "d", 0 0, L_0x6000002ab480;  alias, 1 drivers
v0x6000041fb180_0 .net "q", 0 0, v0x6000041fb2a0_0;  alias, 1 drivers
v0x6000041fb210_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041fb2a0_0 .var "state", 0 0;
v0x6000041fb330_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1d990 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fbe70_0 .net8 "Bitline1", 0 0, p0x7fcf32d34458;  1 drivers, strength-aware
v0x6000041fbf00_0 .net8 "Bitline2", 0 0, p0x7fcf32d34488;  1 drivers, strength-aware
v0x6000041fc000_0 .net "D", 0 0, L_0x6000002ab520;  1 drivers
v0x6000041fc090_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041fc120_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041fc1b0_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041fc240_0 .net *"_ivl_0", 0 0, L_0x6000002a8f00;  1 drivers
o0x7fcf32d344e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fc2d0_0 name=_ivl_2
v0x6000041fc360_0 .net *"_ivl_6", 0 0, L_0x6000002a9040;  1 drivers
o0x7fcf32d34548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fc3f0_0 name=_ivl_8
v0x6000041fc480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fc510_0 .net "dffOut", 0 0, v0x6000041fbd50_0;  1 drivers
v0x6000041fc5a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a8f00 .functor MUXZ 1, v0x6000041fbd50_0, L_0x6000002ab520, L_0x600000298960, C4<>;
L_0x6000002a8fa0 .functor MUXZ 1, o0x7fcf32d344e8, L_0x6000002a8f00, L_0x600000299360, C4<>;
L_0x6000002a9040 .functor MUXZ 1, v0x6000041fbd50_0, L_0x6000002ab520, L_0x600000298960, C4<>;
L_0x6000002a90e0 .functor MUXZ 1, o0x7fcf32d34548, L_0x6000002a9040, L_0x600000299d60, C4<>;
S_0x7fcf32b1d660 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1d990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041fbb10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fbba0_0 .net "d", 0 0, L_0x6000002ab520;  alias, 1 drivers
v0x6000041fbc30_0 .net "q", 0 0, v0x6000041fbd50_0;  alias, 1 drivers
v0x6000041fbcc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041fbd50_0 .var "state", 0 0;
v0x6000041fbde0_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1d220 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fc990_0 .net8 "Bitline1", 0 0, p0x7fcf32d34878;  1 drivers, strength-aware
v0x6000041fca20_0 .net8 "Bitline2", 0 0, p0x7fcf32d348a8;  1 drivers, strength-aware
v0x6000041fcab0_0 .net "D", 0 0, L_0x6000002ab5c0;  1 drivers
v0x6000041fcb40_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041fcbd0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041fcc60_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041fccf0_0 .net *"_ivl_0", 0 0, L_0x6000002a9180;  1 drivers
o0x7fcf32d34908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fcd80_0 name=_ivl_2
v0x6000041fce10_0 .net *"_ivl_6", 0 0, L_0x6000002a92c0;  1 drivers
o0x7fcf32d34968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fcea0_0 name=_ivl_8
v0x6000041fcf30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fcfc0_0 .net "dffOut", 0 0, v0x6000041fc870_0;  1 drivers
v0x6000041fd050_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a9180 .functor MUXZ 1, v0x6000041fc870_0, L_0x6000002ab5c0, L_0x600000298960, C4<>;
L_0x6000002a9220 .functor MUXZ 1, o0x7fcf32d34908, L_0x6000002a9180, L_0x600000299360, C4<>;
L_0x6000002a92c0 .functor MUXZ 1, v0x6000041fc870_0, L_0x6000002ab5c0, L_0x600000298960, C4<>;
L_0x6000002a9360 .functor MUXZ 1, o0x7fcf32d34968, L_0x6000002a92c0, L_0x600000299d60, C4<>;
S_0x7fcf32b1cef0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1d220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041fc630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fc6c0_0 .net "d", 0 0, L_0x6000002ab5c0;  alias, 1 drivers
v0x6000041fc750_0 .net "q", 0 0, v0x6000041fc870_0;  alias, 1 drivers
v0x6000041fc7e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041fc870_0 .var "state", 0 0;
v0x6000041fc900_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1cab0 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fd440_0 .net8 "Bitline1", 0 0, p0x7fcf32d34c98;  1 drivers, strength-aware
v0x6000041fd4d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d34cc8;  1 drivers, strength-aware
v0x6000041fd560_0 .net "D", 0 0, L_0x6000002ab660;  1 drivers
v0x6000041fd5f0_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041fd680_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041fd710_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041fd7a0_0 .net *"_ivl_0", 0 0, L_0x6000002a9400;  1 drivers
o0x7fcf32d34d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fd830_0 name=_ivl_2
v0x6000041fd8c0_0 .net *"_ivl_6", 0 0, L_0x6000002a9540;  1 drivers
o0x7fcf32d34d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fd950_0 name=_ivl_8
v0x6000041fd9e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fda70_0 .net "dffOut", 0 0, v0x6000041fd320_0;  1 drivers
v0x6000041fdb00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a9400 .functor MUXZ 1, v0x6000041fd320_0, L_0x6000002ab660, L_0x600000298960, C4<>;
L_0x6000002a94a0 .functor MUXZ 1, o0x7fcf32d34d28, L_0x6000002a9400, L_0x600000299360, C4<>;
L_0x6000002a9540 .functor MUXZ 1, v0x6000041fd320_0, L_0x6000002ab660, L_0x600000298960, C4<>;
L_0x6000002a95e0 .functor MUXZ 1, o0x7fcf32d34d88, L_0x6000002a9540, L_0x600000299d60, C4<>;
S_0x7fcf32b1c780 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1cab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041fd0e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fd170_0 .net "d", 0 0, L_0x6000002ab660;  alias, 1 drivers
v0x6000041fd200_0 .net "q", 0 0, v0x6000041fd320_0;  alias, 1 drivers
v0x6000041fd290_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041fd320_0 .var "state", 0 0;
v0x6000041fd3b0_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1c340 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fdef0_0 .net8 "Bitline1", 0 0, p0x7fcf32d350b8;  1 drivers, strength-aware
v0x6000041fdf80_0 .net8 "Bitline2", 0 0, p0x7fcf32d350e8;  1 drivers, strength-aware
v0x6000041fe010_0 .net "D", 0 0, L_0x6000002ab700;  1 drivers
v0x6000041fe0a0_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041fe130_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041fe1c0_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041fe250_0 .net *"_ivl_0", 0 0, L_0x6000002a9680;  1 drivers
o0x7fcf32d35148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fe2e0_0 name=_ivl_2
v0x6000041fe370_0 .net *"_ivl_6", 0 0, L_0x6000002a97c0;  1 drivers
o0x7fcf32d351a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fe400_0 name=_ivl_8
v0x6000041fe490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fe520_0 .net "dffOut", 0 0, v0x6000041fddd0_0;  1 drivers
v0x6000041fe5b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a9680 .functor MUXZ 1, v0x6000041fddd0_0, L_0x6000002ab700, L_0x600000298960, C4<>;
L_0x6000002a9720 .functor MUXZ 1, o0x7fcf32d35148, L_0x6000002a9680, L_0x600000299360, C4<>;
L_0x6000002a97c0 .functor MUXZ 1, v0x6000041fddd0_0, L_0x6000002ab700, L_0x600000298960, C4<>;
L_0x6000002a9860 .functor MUXZ 1, o0x7fcf32d351a8, L_0x6000002a97c0, L_0x600000299d60, C4<>;
S_0x7fcf32b1c010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1c340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041fdb90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fdc20_0 .net "d", 0 0, L_0x6000002ab700;  alias, 1 drivers
v0x6000041fdcb0_0 .net "q", 0 0, v0x6000041fddd0_0;  alias, 1 drivers
v0x6000041fdd40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041fddd0_0 .var "state", 0 0;
v0x6000041fde60_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1bbd0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fe9a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d354d8;  1 drivers, strength-aware
v0x6000041fea30_0 .net8 "Bitline2", 0 0, p0x7fcf32d35508;  1 drivers, strength-aware
v0x6000041feac0_0 .net "D", 0 0, L_0x6000002ab7a0;  1 drivers
v0x6000041feb50_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041febe0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041fec70_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041fed00_0 .net *"_ivl_0", 0 0, L_0x6000002a9900;  1 drivers
o0x7fcf32d35568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041fed90_0 name=_ivl_2
v0x6000041fee20_0 .net *"_ivl_6", 0 0, L_0x6000002a9a40;  1 drivers
o0x7fcf32d355c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041feeb0_0 name=_ivl_8
v0x6000041fef40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fefd0_0 .net "dffOut", 0 0, v0x6000041fe880_0;  1 drivers
v0x6000041ff060_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a9900 .functor MUXZ 1, v0x6000041fe880_0, L_0x6000002ab7a0, L_0x600000298960, C4<>;
L_0x6000002a99a0 .functor MUXZ 1, o0x7fcf32d35568, L_0x6000002a9900, L_0x600000299360, C4<>;
L_0x6000002a9a40 .functor MUXZ 1, v0x6000041fe880_0, L_0x6000002ab7a0, L_0x600000298960, C4<>;
L_0x6000002a9ae0 .functor MUXZ 1, o0x7fcf32d355c8, L_0x6000002a9a40, L_0x600000299d60, C4<>;
S_0x7fcf32b1b8a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1bbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041fe640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041fe6d0_0 .net "d", 0 0, L_0x6000002ab7a0;  alias, 1 drivers
v0x6000041fe760_0 .net "q", 0 0, v0x6000041fe880_0;  alias, 1 drivers
v0x6000041fe7f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041fe880_0 .var "state", 0 0;
v0x6000041fe910_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1b460 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ff450_0 .net8 "Bitline1", 0 0, p0x7fcf32d358f8;  1 drivers, strength-aware
v0x6000041ff4e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d35928;  1 drivers, strength-aware
v0x6000041ff570_0 .net "D", 0 0, L_0x6000002ab840;  1 drivers
v0x6000041ff600_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041ff690_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041ff720_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041ff7b0_0 .net *"_ivl_0", 0 0, L_0x6000002a9b80;  1 drivers
o0x7fcf32d35988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ff840_0 name=_ivl_2
v0x6000041ff8d0_0 .net *"_ivl_6", 0 0, L_0x6000002a9cc0;  1 drivers
o0x7fcf32d359e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ff960_0 name=_ivl_8
v0x6000041ff9f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ffa80_0 .net "dffOut", 0 0, v0x6000041ff330_0;  1 drivers
v0x6000041ffb10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a9b80 .functor MUXZ 1, v0x6000041ff330_0, L_0x6000002ab840, L_0x600000298960, C4<>;
L_0x6000002a9c20 .functor MUXZ 1, o0x7fcf32d35988, L_0x6000002a9b80, L_0x600000299360, C4<>;
L_0x6000002a9cc0 .functor MUXZ 1, v0x6000041ff330_0, L_0x6000002ab840, L_0x600000298960, C4<>;
L_0x6000002a9d60 .functor MUXZ 1, o0x7fcf32d359e8, L_0x6000002a9cc0, L_0x600000299d60, C4<>;
S_0x7fcf32b1b130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1b460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ff0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ff180_0 .net "d", 0 0, L_0x6000002ab840;  alias, 1 drivers
v0x6000041ff210_0 .net "q", 0 0, v0x6000041ff330_0;  alias, 1 drivers
v0x6000041ff2a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ff330_0 .var "state", 0 0;
v0x6000041ff3c0_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1acf0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041fff00_0 .net8 "Bitline1", 0 0, p0x7fcf32d35d18;  1 drivers, strength-aware
v0x6000041f0000_0 .net8 "Bitline2", 0 0, p0x7fcf32d35d48;  1 drivers, strength-aware
v0x6000041f0090_0 .net "D", 0 0, L_0x6000002ab8e0;  1 drivers
v0x6000041f0120_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f01b0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f0240_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f02d0_0 .net *"_ivl_0", 0 0, L_0x6000002a9e00;  1 drivers
o0x7fcf32d35da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f0360_0 name=_ivl_2
v0x6000041f03f0_0 .net *"_ivl_6", 0 0, L_0x6000002a9f40;  1 drivers
o0x7fcf32d35e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f0480_0 name=_ivl_8
v0x6000041f0510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f05a0_0 .net "dffOut", 0 0, v0x6000041ffde0_0;  1 drivers
v0x6000041f0630_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a9e00 .functor MUXZ 1, v0x6000041ffde0_0, L_0x6000002ab8e0, L_0x600000298960, C4<>;
L_0x6000002a9ea0 .functor MUXZ 1, o0x7fcf32d35da8, L_0x6000002a9e00, L_0x600000299360, C4<>;
L_0x6000002a9f40 .functor MUXZ 1, v0x6000041ffde0_0, L_0x6000002ab8e0, L_0x600000298960, C4<>;
L_0x6000002a9fe0 .functor MUXZ 1, o0x7fcf32d35e08, L_0x6000002a9f40, L_0x600000299d60, C4<>;
S_0x7fcf32b1a9c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ffba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ffc30_0 .net "d", 0 0, L_0x6000002ab8e0;  alias, 1 drivers
v0x6000041ffcc0_0 .net "q", 0 0, v0x6000041ffde0_0;  alias, 1 drivers
v0x6000041ffd50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ffde0_0 .var "state", 0 0;
v0x6000041ffe70_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b1a580 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f0a20_0 .net8 "Bitline1", 0 0, p0x7fcf32d36138;  1 drivers, strength-aware
v0x6000041f0ab0_0 .net8 "Bitline2", 0 0, p0x7fcf32d36168;  1 drivers, strength-aware
v0x6000041f0b40_0 .net "D", 0 0, L_0x6000002ab980;  1 drivers
v0x6000041f0bd0_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f0c60_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f0cf0_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f0d80_0 .net *"_ivl_0", 0 0, L_0x6000002aa080;  1 drivers
o0x7fcf32d361c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f0e10_0 name=_ivl_2
v0x6000041f0ea0_0 .net *"_ivl_6", 0 0, L_0x6000002aa1c0;  1 drivers
o0x7fcf32d36228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f0f30_0 name=_ivl_8
v0x6000041f0fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f1050_0 .net "dffOut", 0 0, v0x6000041f0900_0;  1 drivers
v0x6000041f10e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aa080 .functor MUXZ 1, v0x6000041f0900_0, L_0x6000002ab980, L_0x600000298960, C4<>;
L_0x6000002aa120 .functor MUXZ 1, o0x7fcf32d361c8, L_0x6000002aa080, L_0x600000299360, C4<>;
L_0x6000002aa1c0 .functor MUXZ 1, v0x6000041f0900_0, L_0x6000002ab980, L_0x600000298960, C4<>;
L_0x6000002aa260 .functor MUXZ 1, o0x7fcf32d36228, L_0x6000002aa1c0, L_0x600000299d60, C4<>;
S_0x7fcf32b1a250 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b1a580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f06c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f0750_0 .net "d", 0 0, L_0x6000002ab980;  alias, 1 drivers
v0x6000041f07e0_0 .net "q", 0 0, v0x6000041f0900_0;  alias, 1 drivers
v0x6000041f0870_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f0900_0 .var "state", 0 0;
v0x6000041f0990_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b196a0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f14d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d36558;  1 drivers, strength-aware
v0x6000041f1560_0 .net8 "Bitline2", 0 0, p0x7fcf32d36588;  1 drivers, strength-aware
v0x6000041f15f0_0 .net "D", 0 0, L_0x6000002aba20;  1 drivers
v0x6000041f1680_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f1710_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f17a0_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f1830_0 .net *"_ivl_0", 0 0, L_0x6000002aa300;  1 drivers
o0x7fcf32d365e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f18c0_0 name=_ivl_2
v0x6000041f1950_0 .net *"_ivl_6", 0 0, L_0x6000002aa440;  1 drivers
o0x7fcf32d36648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f19e0_0 name=_ivl_8
v0x6000041f1a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f1b00_0 .net "dffOut", 0 0, v0x6000041f13b0_0;  1 drivers
v0x6000041f1b90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aa300 .functor MUXZ 1, v0x6000041f13b0_0, L_0x6000002aba20, L_0x600000298960, C4<>;
L_0x6000002aa3a0 .functor MUXZ 1, o0x7fcf32d365e8, L_0x6000002aa300, L_0x600000299360, C4<>;
L_0x6000002aa440 .functor MUXZ 1, v0x6000041f13b0_0, L_0x6000002aba20, L_0x600000298960, C4<>;
L_0x6000002aa4e0 .functor MUXZ 1, o0x7fcf32d36648, L_0x6000002aa440, L_0x600000299d60, C4<>;
S_0x7fcf32b19370 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b196a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f1170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f1200_0 .net "d", 0 0, L_0x6000002aba20;  alias, 1 drivers
v0x6000041f1290_0 .net "q", 0 0, v0x6000041f13b0_0;  alias, 1 drivers
v0x6000041f1320_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f13b0_0 .var "state", 0 0;
v0x6000041f1440_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b18f30 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f1f80_0 .net8 "Bitline1", 0 0, p0x7fcf32d36978;  1 drivers, strength-aware
v0x6000041f2010_0 .net8 "Bitline2", 0 0, p0x7fcf32d369a8;  1 drivers, strength-aware
v0x6000041f20a0_0 .net "D", 0 0, L_0x6000002abac0;  1 drivers
v0x6000041f2130_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f21c0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f2250_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f22e0_0 .net *"_ivl_0", 0 0, L_0x6000002aa580;  1 drivers
o0x7fcf32d36a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f2370_0 name=_ivl_2
v0x6000041f2400_0 .net *"_ivl_6", 0 0, L_0x6000002aa6c0;  1 drivers
o0x7fcf32d36a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f2490_0 name=_ivl_8
v0x6000041f2520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f25b0_0 .net "dffOut", 0 0, v0x6000041f1e60_0;  1 drivers
v0x6000041f2640_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aa580 .functor MUXZ 1, v0x6000041f1e60_0, L_0x6000002abac0, L_0x600000298960, C4<>;
L_0x6000002aa620 .functor MUXZ 1, o0x7fcf32d36a08, L_0x6000002aa580, L_0x600000299360, C4<>;
L_0x6000002aa6c0 .functor MUXZ 1, v0x6000041f1e60_0, L_0x6000002abac0, L_0x600000298960, C4<>;
L_0x6000002aa760 .functor MUXZ 1, o0x7fcf32d36a68, L_0x6000002aa6c0, L_0x600000299d60, C4<>;
S_0x7fcf32b18c00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b18f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f1c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f1cb0_0 .net "d", 0 0, L_0x6000002abac0;  alias, 1 drivers
v0x6000041f1d40_0 .net "q", 0 0, v0x6000041f1e60_0;  alias, 1 drivers
v0x6000041f1dd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f1e60_0 .var "state", 0 0;
v0x6000041f1ef0_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b187c0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f2a30_0 .net8 "Bitline1", 0 0, p0x7fcf32d36d98;  1 drivers, strength-aware
v0x6000041f2ac0_0 .net8 "Bitline2", 0 0, p0x7fcf32d36dc8;  1 drivers, strength-aware
v0x6000041f2b50_0 .net "D", 0 0, L_0x6000002abb60;  1 drivers
v0x6000041f2be0_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f2c70_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f2d00_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f2d90_0 .net *"_ivl_0", 0 0, L_0x6000002aa800;  1 drivers
o0x7fcf32d36e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f2e20_0 name=_ivl_2
v0x6000041f2eb0_0 .net *"_ivl_6", 0 0, L_0x6000002aa940;  1 drivers
o0x7fcf32d36e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f2f40_0 name=_ivl_8
v0x6000041f2fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f3060_0 .net "dffOut", 0 0, v0x6000041f2910_0;  1 drivers
v0x6000041f30f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aa800 .functor MUXZ 1, v0x6000041f2910_0, L_0x6000002abb60, L_0x600000298960, C4<>;
L_0x6000002aa8a0 .functor MUXZ 1, o0x7fcf32d36e28, L_0x6000002aa800, L_0x600000299360, C4<>;
L_0x6000002aa940 .functor MUXZ 1, v0x6000041f2910_0, L_0x6000002abb60, L_0x600000298960, C4<>;
L_0x6000002aa9e0 .functor MUXZ 1, o0x7fcf32d36e88, L_0x6000002aa940, L_0x600000299d60, C4<>;
S_0x7fcf32b18490 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b187c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f26d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f2760_0 .net "d", 0 0, L_0x6000002abb60;  alias, 1 drivers
v0x6000041f27f0_0 .net "q", 0 0, v0x6000041f2910_0;  alias, 1 drivers
v0x6000041f2880_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f2910_0 .var "state", 0 0;
v0x6000041f29a0_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b18050 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f34e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d371b8;  1 drivers, strength-aware
v0x6000041f3570_0 .net8 "Bitline2", 0 0, p0x7fcf32d371e8;  1 drivers, strength-aware
v0x6000041f3600_0 .net "D", 0 0, L_0x6000002abc00;  1 drivers
v0x6000041f3690_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f3720_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f37b0_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f3840_0 .net *"_ivl_0", 0 0, L_0x6000002aaa80;  1 drivers
o0x7fcf32d37248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f38d0_0 name=_ivl_2
v0x6000041f3960_0 .net *"_ivl_6", 0 0, L_0x6000002aabc0;  1 drivers
o0x7fcf32d372a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f39f0_0 name=_ivl_8
v0x6000041f3a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f3b10_0 .net "dffOut", 0 0, v0x6000041f33c0_0;  1 drivers
v0x6000041f3ba0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aaa80 .functor MUXZ 1, v0x6000041f33c0_0, L_0x6000002abc00, L_0x600000298960, C4<>;
L_0x6000002aab20 .functor MUXZ 1, o0x7fcf32d37248, L_0x6000002aaa80, L_0x600000299360, C4<>;
L_0x6000002aabc0 .functor MUXZ 1, v0x6000041f33c0_0, L_0x6000002abc00, L_0x600000298960, C4<>;
L_0x6000002aac60 .functor MUXZ 1, o0x7fcf32d372a8, L_0x6000002aabc0, L_0x600000299d60, C4<>;
S_0x7fcf32b17d20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b18050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f3180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f3210_0 .net "d", 0 0, L_0x6000002abc00;  alias, 1 drivers
v0x6000041f32a0_0 .net "q", 0 0, v0x6000041f33c0_0;  alias, 1 drivers
v0x6000041f3330_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f33c0_0 .var "state", 0 0;
v0x6000041f3450_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b178e0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f4000_0 .net8 "Bitline1", 0 0, p0x7fcf32d375d8;  1 drivers, strength-aware
v0x6000041f4090_0 .net8 "Bitline2", 0 0, p0x7fcf32d37608;  1 drivers, strength-aware
v0x6000041f4120_0 .net "D", 0 0, L_0x6000002abca0;  1 drivers
v0x6000041f41b0_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f4240_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f42d0_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f4360_0 .net *"_ivl_0", 0 0, L_0x6000002aad00;  1 drivers
o0x7fcf32d37668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f43f0_0 name=_ivl_2
v0x6000041f4480_0 .net *"_ivl_6", 0 0, L_0x6000002aae40;  1 drivers
o0x7fcf32d376c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f4510_0 name=_ivl_8
v0x6000041f45a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f4630_0 .net "dffOut", 0 0, v0x6000041f3e70_0;  1 drivers
v0x6000041f46c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aad00 .functor MUXZ 1, v0x6000041f3e70_0, L_0x6000002abca0, L_0x600000298960, C4<>;
L_0x6000002aada0 .functor MUXZ 1, o0x7fcf32d37668, L_0x6000002aad00, L_0x600000299360, C4<>;
L_0x6000002aae40 .functor MUXZ 1, v0x6000041f3e70_0, L_0x6000002abca0, L_0x600000298960, C4<>;
L_0x6000002aaee0 .functor MUXZ 1, o0x7fcf32d376c8, L_0x6000002aae40, L_0x600000299d60, C4<>;
S_0x7fcf32b16b10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b178e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f3c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f3cc0_0 .net "d", 0 0, L_0x6000002abca0;  alias, 1 drivers
v0x6000041f3d50_0 .net "q", 0 0, v0x6000041f3e70_0;  alias, 1 drivers
v0x6000041f3de0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f3e70_0 .var "state", 0 0;
v0x6000041f3f00_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b167e0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f4ab0_0 .net8 "Bitline1", 0 0, p0x7fcf32d379f8;  1 drivers, strength-aware
v0x6000041f4b40_0 .net8 "Bitline2", 0 0, p0x7fcf32d37a28;  1 drivers, strength-aware
v0x6000041f4bd0_0 .net "D", 0 0, L_0x6000002abd40;  1 drivers
v0x6000041f4c60_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f4cf0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f4d80_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f4e10_0 .net *"_ivl_0", 0 0, L_0x6000002aaf80;  1 drivers
o0x7fcf32d37a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f4ea0_0 name=_ivl_2
v0x6000041f4f30_0 .net *"_ivl_6", 0 0, L_0x6000002ab0c0;  1 drivers
o0x7fcf32d37ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f4fc0_0 name=_ivl_8
v0x6000041f5050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f50e0_0 .net "dffOut", 0 0, v0x6000041f4990_0;  1 drivers
v0x6000041f5170_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002aaf80 .functor MUXZ 1, v0x6000041f4990_0, L_0x6000002abd40, L_0x600000298960, C4<>;
L_0x6000002ab020 .functor MUXZ 1, o0x7fcf32d37a88, L_0x6000002aaf80, L_0x600000299360, C4<>;
L_0x6000002ab0c0 .functor MUXZ 1, v0x6000041f4990_0, L_0x6000002abd40, L_0x600000298960, C4<>;
L_0x6000002ab160 .functor MUXZ 1, o0x7fcf32d37ae8, L_0x6000002ab0c0, L_0x600000299d60, C4<>;
S_0x7fcf32b163a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b167e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f4750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f47e0_0 .net "d", 0 0, L_0x6000002abd40;  alias, 1 drivers
v0x6000041f4870_0 .net "q", 0 0, v0x6000041f4990_0;  alias, 1 drivers
v0x6000041f4900_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f4990_0 .var "state", 0 0;
v0x6000041f4a20_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b16070 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b1f640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f5560_0 .net8 "Bitline1", 0 0, p0x7fcf32d37e18;  1 drivers, strength-aware
v0x6000041f55f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d37e48;  1 drivers, strength-aware
v0x6000041f5680_0 .net "D", 0 0, L_0x6000002abde0;  1 drivers
v0x6000041f5710_0 .net "ReadEnable1", 0 0, L_0x600000299360;  alias, 1 drivers
v0x6000041f57a0_0 .net "ReadEnable2", 0 0, L_0x600000299d60;  alias, 1 drivers
v0x6000041f5830_0 .net "WriteEnable", 0 0, L_0x600000298960;  alias, 1 drivers
v0x6000041f58c0_0 .net *"_ivl_0", 0 0, L_0x6000002ab200;  1 drivers
o0x7fcf32d37ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f5950_0 name=_ivl_2
v0x6000041f59e0_0 .net *"_ivl_6", 0 0, L_0x6000002ab340;  1 drivers
o0x7fcf32d37f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f5a70_0 name=_ivl_8
v0x6000041f5b00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f5b90_0 .net "dffOut", 0 0, v0x6000041f5440_0;  1 drivers
v0x6000041f5c20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ab200 .functor MUXZ 1, v0x6000041f5440_0, L_0x6000002abde0, L_0x600000298960, C4<>;
L_0x6000002ab2a0 .functor MUXZ 1, o0x7fcf32d37ea8, L_0x6000002ab200, L_0x600000299360, C4<>;
L_0x6000002ab340 .functor MUXZ 1, v0x6000041f5440_0, L_0x6000002abde0, L_0x600000298960, C4<>;
L_0x6000002ab3e0 .functor MUXZ 1, o0x7fcf32d37f08, L_0x6000002ab340, L_0x600000299d60, C4<>;
S_0x7fcf32b15c30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b16070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f5200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f5290_0 .net "d", 0 0, L_0x6000002abde0;  alias, 1 drivers
v0x6000041f5320_0 .net "q", 0 0, v0x6000041f5440_0;  alias, 1 drivers
v0x6000041f53b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f5440_0 .var "state", 0 0;
v0x6000041f54d0_0 .net "wen", 0 0, L_0x600000298960;  alias, 1 drivers
S_0x7fcf32b19e10 .scope module, "regArray[1]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041cf840_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041cf8d0_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041cf960_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x6000041cf9f0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  1 drivers
v0x6000041cfa80_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  1 drivers
v0x6000041cfb10_0 .net "WriteReg", 0 0, L_0x600000298a00;  1 drivers
v0x6000041cfba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cfc30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ae6c0 .part L_0x600000578140, 0, 1;
L_0x6000002ae760 .part L_0x600000578140, 1, 1;
L_0x6000002ae800 .part L_0x600000578140, 2, 1;
L_0x6000002ae8a0 .part L_0x600000578140, 3, 1;
L_0x6000002ae940 .part L_0x600000578140, 4, 1;
L_0x6000002ae9e0 .part L_0x600000578140, 5, 1;
L_0x6000002aea80 .part L_0x600000578140, 6, 1;
L_0x6000002aeb20 .part L_0x600000578140, 7, 1;
L_0x6000002aebc0 .part L_0x600000578140, 8, 1;
L_0x6000002aec60 .part L_0x600000578140, 9, 1;
L_0x6000002aed00 .part L_0x600000578140, 10, 1;
L_0x6000002aeda0 .part L_0x600000578140, 11, 1;
L_0x6000002aee40 .part L_0x600000578140, 12, 1;
L_0x6000002aeee0 .part L_0x600000578140, 13, 1;
L_0x6000002aef80 .part L_0x600000578140, 14, 1;
L_0x6000002af020 .part L_0x600000578140, 15, 1;
p0x7fcf32d38478 .port I0x600003206120, L_0x6000002abf20;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d38478;
p0x7fcf32d388f8 .port I0x600003206120, L_0x6000002ac1e0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d388f8;
p0x7fcf32d38d18 .port I0x600003206120, L_0x6000002ac460;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d38d18;
p0x7fcf32d39138 .port I0x600003206120, L_0x6000002ac6e0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d39138;
p0x7fcf32d39558 .port I0x600003206120, L_0x6000002ac960;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d39558;
p0x7fcf32d39978 .port I0x600003206120, L_0x6000002acbe0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d39978;
p0x7fcf32d39d98 .port I0x600003206120, L_0x6000002ace60;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d39d98;
p0x7fcf32d3a1b8 .port I0x600003206120, L_0x6000002ad0e0;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3a1b8;
p0x7fcf32d3a5d8 .port I0x600003206120, L_0x6000002ad360;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3a5d8;
p0x7fcf32d3a9f8 .port I0x600003206120, L_0x6000002ad5e0;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3a9f8;
p0x7fcf32d3ae18 .port I0x600003206120, L_0x6000002ad860;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3ae18;
p0x7fcf32d3b238 .port I0x600003206120, L_0x6000002adae0;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3b238;
p0x7fcf32d3b658 .port I0x600003206120, L_0x6000002add60;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3b658;
p0x7fcf32d3ba78 .port I0x600003206120, L_0x6000002adfe0;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3ba78;
p0x7fcf32d3be98 .port I0x600003206120, L_0x6000002ae260;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3be98;
p0x7fcf32d3c2b8 .port I0x600003206120, L_0x6000002ae4e0;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3c2b8;
p0x7fcf32d384a8 .port I0x60000321dfe0, L_0x6000002ac0a0;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d384a8;
p0x7fcf32d38928 .port I0x60000321dfe0, L_0x6000002ac320;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d38928;
p0x7fcf32d38d48 .port I0x60000321dfe0, L_0x6000002ac5a0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d38d48;
p0x7fcf32d39168 .port I0x60000321dfe0, L_0x6000002ac820;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d39168;
p0x7fcf32d39588 .port I0x60000321dfe0, L_0x6000002acaa0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d39588;
p0x7fcf32d399a8 .port I0x60000321dfe0, L_0x6000002acd20;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d399a8;
p0x7fcf32d39dc8 .port I0x60000321dfe0, L_0x6000002acfa0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d39dc8;
p0x7fcf32d3a1e8 .port I0x60000321dfe0, L_0x6000002ad220;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3a1e8;
p0x7fcf32d3a608 .port I0x60000321dfe0, L_0x6000002ad4a0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3a608;
p0x7fcf32d3aa28 .port I0x60000321dfe0, L_0x6000002ad720;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3aa28;
p0x7fcf32d3ae48 .port I0x60000321dfe0, L_0x6000002ad9a0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3ae48;
p0x7fcf32d3b268 .port I0x60000321dfe0, L_0x6000002adc20;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3b268;
p0x7fcf32d3b688 .port I0x60000321dfe0, L_0x6000002adea0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3b688;
p0x7fcf32d3baa8 .port I0x60000321dfe0, L_0x6000002ae120;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3baa8;
p0x7fcf32d3bec8 .port I0x60000321dfe0, L_0x6000002ae3a0;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3bec8;
p0x7fcf32d3c2e8 .port I0x60000321dfe0, L_0x6000002ae620;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3c2e8;
S_0x7fcf32b19ae0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f6490_0 .net8 "Bitline1", 0 0, p0x7fcf32d38478;  1 drivers, strength-aware
v0x6000041f6520_0 .net8 "Bitline2", 0 0, p0x7fcf32d384a8;  1 drivers, strength-aware
v0x6000041f65b0_0 .net "D", 0 0, L_0x6000002ae6c0;  1 drivers
v0x6000041f6640_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041f66d0_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041f6760_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041f67f0_0 .net *"_ivl_0", 0 0, L_0x6000002abe80;  1 drivers
o0x7fcf32d38568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f6880_0 name=_ivl_2
v0x6000041f6910_0 .net *"_ivl_6", 0 0, L_0x6000002ac000;  1 drivers
o0x7fcf32d385c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f69a0_0 name=_ivl_8
v0x6000041f6a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f6ac0_0 .net "dffOut", 0 0, v0x6000041f6370_0;  1 drivers
v0x6000041f6b50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002abe80 .functor MUXZ 1, v0x6000041f6370_0, L_0x6000002ae6c0, L_0x600000298a00, C4<>;
L_0x6000002abf20 .functor MUXZ 1, o0x7fcf32d38568, L_0x6000002abe80, L_0x600000299400, C4<>;
L_0x6000002ac000 .functor MUXZ 1, v0x6000041f6370_0, L_0x6000002ae6c0, L_0x600000298a00, C4<>;
L_0x6000002ac0a0 .functor MUXZ 1, o0x7fcf32d385c8, L_0x6000002ac000, L_0x600000299e00, C4<>;
S_0x7fcf32b15190 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b19ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f6130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f61c0_0 .net "d", 0 0, L_0x6000002ae6c0;  alias, 1 drivers
v0x6000041f6250_0 .net "q", 0 0, v0x6000041f6370_0;  alias, 1 drivers
v0x6000041f62e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f6370_0 .var "state", 0 0;
v0x6000041f6400_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b14d50 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f6f40_0 .net8 "Bitline1", 0 0, p0x7fcf32d388f8;  1 drivers, strength-aware
v0x6000041f6fd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d38928;  1 drivers, strength-aware
v0x6000041f7060_0 .net "D", 0 0, L_0x6000002ae760;  1 drivers
v0x6000041f70f0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041f7180_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041f7210_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041f72a0_0 .net *"_ivl_0", 0 0, L_0x6000002ac140;  1 drivers
o0x7fcf32d38988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f7330_0 name=_ivl_2
v0x6000041f73c0_0 .net *"_ivl_6", 0 0, L_0x6000002ac280;  1 drivers
o0x7fcf32d389e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f7450_0 name=_ivl_8
v0x6000041f74e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f7570_0 .net "dffOut", 0 0, v0x6000041f6e20_0;  1 drivers
v0x6000041f7600_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ac140 .functor MUXZ 1, v0x6000041f6e20_0, L_0x6000002ae760, L_0x600000298a00, C4<>;
L_0x6000002ac1e0 .functor MUXZ 1, o0x7fcf32d38988, L_0x6000002ac140, L_0x600000299400, C4<>;
L_0x6000002ac280 .functor MUXZ 1, v0x6000041f6e20_0, L_0x6000002ae760, L_0x600000298a00, C4<>;
L_0x6000002ac320 .functor MUXZ 1, o0x7fcf32d389e8, L_0x6000002ac280, L_0x600000299e00, C4<>;
S_0x7fcf32b14a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b14d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f6be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f6c70_0 .net "d", 0 0, L_0x6000002ae760;  alias, 1 drivers
v0x6000041f6d00_0 .net "q", 0 0, v0x6000041f6e20_0;  alias, 1 drivers
v0x6000041f6d90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f6e20_0 .var "state", 0 0;
v0x6000041f6eb0_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b145e0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041f79f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d38d18;  1 drivers, strength-aware
v0x6000041f7a80_0 .net8 "Bitline2", 0 0, p0x7fcf32d38d48;  1 drivers, strength-aware
v0x6000041f7b10_0 .net "D", 0 0, L_0x6000002ae800;  1 drivers
v0x6000041f7ba0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041f7c30_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041f7cc0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041f7d50_0 .net *"_ivl_0", 0 0, L_0x6000002ac3c0;  1 drivers
o0x7fcf32d38da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f7de0_0 name=_ivl_2
v0x6000041f7e70_0 .net *"_ivl_6", 0 0, L_0x6000002ac500;  1 drivers
o0x7fcf32d38e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041f7f00_0 name=_ivl_8
v0x6000041c8000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c8090_0 .net "dffOut", 0 0, v0x6000041f78d0_0;  1 drivers
v0x6000041c8120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ac3c0 .functor MUXZ 1, v0x6000041f78d0_0, L_0x6000002ae800, L_0x600000298a00, C4<>;
L_0x6000002ac460 .functor MUXZ 1, o0x7fcf32d38da8, L_0x6000002ac3c0, L_0x600000299400, C4<>;
L_0x6000002ac500 .functor MUXZ 1, v0x6000041f78d0_0, L_0x6000002ae800, L_0x600000298a00, C4<>;
L_0x6000002ac5a0 .functor MUXZ 1, o0x7fcf32d38e08, L_0x6000002ac500, L_0x600000299e00, C4<>;
S_0x7fcf32b142b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b145e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041f7690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041f7720_0 .net "d", 0 0, L_0x6000002ae800;  alias, 1 drivers
v0x6000041f77b0_0 .net "q", 0 0, v0x6000041f78d0_0;  alias, 1 drivers
v0x6000041f7840_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041f78d0_0 .var "state", 0 0;
v0x6000041f7960_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b13e70 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c8510_0 .net8 "Bitline1", 0 0, p0x7fcf32d39138;  1 drivers, strength-aware
v0x6000041c85a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d39168;  1 drivers, strength-aware
v0x6000041c8630_0 .net "D", 0 0, L_0x6000002ae8a0;  1 drivers
v0x6000041c86c0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041c8750_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041c87e0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041c8870_0 .net *"_ivl_0", 0 0, L_0x6000002ac640;  1 drivers
o0x7fcf32d391c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c8900_0 name=_ivl_2
v0x6000041c8990_0 .net *"_ivl_6", 0 0, L_0x6000002ac780;  1 drivers
o0x7fcf32d39228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c8a20_0 name=_ivl_8
v0x6000041c8ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c8b40_0 .net "dffOut", 0 0, v0x6000041c83f0_0;  1 drivers
v0x6000041c8bd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ac640 .functor MUXZ 1, v0x6000041c83f0_0, L_0x6000002ae8a0, L_0x600000298a00, C4<>;
L_0x6000002ac6e0 .functor MUXZ 1, o0x7fcf32d391c8, L_0x6000002ac640, L_0x600000299400, C4<>;
L_0x6000002ac780 .functor MUXZ 1, v0x6000041c83f0_0, L_0x6000002ae8a0, L_0x600000298a00, C4<>;
L_0x6000002ac820 .functor MUXZ 1, o0x7fcf32d39228, L_0x6000002ac780, L_0x600000299e00, C4<>;
S_0x7fcf32b13b40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b13e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c81b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c8240_0 .net "d", 0 0, L_0x6000002ae8a0;  alias, 1 drivers
v0x6000041c82d0_0 .net "q", 0 0, v0x6000041c83f0_0;  alias, 1 drivers
v0x6000041c8360_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c83f0_0 .var "state", 0 0;
v0x6000041c8480_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b13700 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c8fc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d39558;  1 drivers, strength-aware
v0x6000041c9050_0 .net8 "Bitline2", 0 0, p0x7fcf32d39588;  1 drivers, strength-aware
v0x6000041c90e0_0 .net "D", 0 0, L_0x6000002ae940;  1 drivers
v0x6000041c9170_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041c9200_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041c9290_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041c9320_0 .net *"_ivl_0", 0 0, L_0x6000002ac8c0;  1 drivers
o0x7fcf32d395e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c93b0_0 name=_ivl_2
v0x6000041c9440_0 .net *"_ivl_6", 0 0, L_0x6000002aca00;  1 drivers
o0x7fcf32d39648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c94d0_0 name=_ivl_8
v0x6000041c9560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c95f0_0 .net "dffOut", 0 0, v0x6000041c8ea0_0;  1 drivers
v0x6000041c9680_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ac8c0 .functor MUXZ 1, v0x6000041c8ea0_0, L_0x6000002ae940, L_0x600000298a00, C4<>;
L_0x6000002ac960 .functor MUXZ 1, o0x7fcf32d395e8, L_0x6000002ac8c0, L_0x600000299400, C4<>;
L_0x6000002aca00 .functor MUXZ 1, v0x6000041c8ea0_0, L_0x6000002ae940, L_0x600000298a00, C4<>;
L_0x6000002acaa0 .functor MUXZ 1, o0x7fcf32d39648, L_0x6000002aca00, L_0x600000299e00, C4<>;
S_0x7fcf32b133d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b13700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c8c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c8cf0_0 .net "d", 0 0, L_0x6000002ae940;  alias, 1 drivers
v0x6000041c8d80_0 .net "q", 0 0, v0x6000041c8ea0_0;  alias, 1 drivers
v0x6000041c8e10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c8ea0_0 .var "state", 0 0;
v0x6000041c8f30_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b12f90 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c9a70_0 .net8 "Bitline1", 0 0, p0x7fcf32d39978;  1 drivers, strength-aware
v0x6000041c9b00_0 .net8 "Bitline2", 0 0, p0x7fcf32d399a8;  1 drivers, strength-aware
v0x6000041c9b90_0 .net "D", 0 0, L_0x6000002ae9e0;  1 drivers
v0x6000041c9c20_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041c9cb0_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041c9d40_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041c9dd0_0 .net *"_ivl_0", 0 0, L_0x6000002acb40;  1 drivers
o0x7fcf32d39a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c9e60_0 name=_ivl_2
v0x6000041c9ef0_0 .net *"_ivl_6", 0 0, L_0x6000002acc80;  1 drivers
o0x7fcf32d39a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c9f80_0 name=_ivl_8
v0x6000041ca010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ca0a0_0 .net "dffOut", 0 0, v0x6000041c9950_0;  1 drivers
v0x6000041ca130_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002acb40 .functor MUXZ 1, v0x6000041c9950_0, L_0x6000002ae9e0, L_0x600000298a00, C4<>;
L_0x6000002acbe0 .functor MUXZ 1, o0x7fcf32d39a08, L_0x6000002acb40, L_0x600000299400, C4<>;
L_0x6000002acc80 .functor MUXZ 1, v0x6000041c9950_0, L_0x6000002ae9e0, L_0x600000298a00, C4<>;
L_0x6000002acd20 .functor MUXZ 1, o0x7fcf32d39a68, L_0x6000002acc80, L_0x600000299e00, C4<>;
S_0x7fcf32b12c60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b12f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c9710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c97a0_0 .net "d", 0 0, L_0x6000002ae9e0;  alias, 1 drivers
v0x6000041c9830_0 .net "q", 0 0, v0x6000041c9950_0;  alias, 1 drivers
v0x6000041c98c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c9950_0 .var "state", 0 0;
v0x6000041c99e0_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b12820 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ca520_0 .net8 "Bitline1", 0 0, p0x7fcf32d39d98;  1 drivers, strength-aware
v0x6000041ca5b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d39dc8;  1 drivers, strength-aware
v0x6000041ca640_0 .net "D", 0 0, L_0x6000002aea80;  1 drivers
v0x6000041ca6d0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041ca760_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041ca7f0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041ca880_0 .net *"_ivl_0", 0 0, L_0x6000002acdc0;  1 drivers
o0x7fcf32d39e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ca910_0 name=_ivl_2
v0x6000041ca9a0_0 .net *"_ivl_6", 0 0, L_0x6000002acf00;  1 drivers
o0x7fcf32d39e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041caa30_0 name=_ivl_8
v0x6000041caac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cab50_0 .net "dffOut", 0 0, v0x6000041ca400_0;  1 drivers
v0x6000041cabe0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002acdc0 .functor MUXZ 1, v0x6000041ca400_0, L_0x6000002aea80, L_0x600000298a00, C4<>;
L_0x6000002ace60 .functor MUXZ 1, o0x7fcf32d39e28, L_0x6000002acdc0, L_0x600000299400, C4<>;
L_0x6000002acf00 .functor MUXZ 1, v0x6000041ca400_0, L_0x6000002aea80, L_0x600000298a00, C4<>;
L_0x6000002acfa0 .functor MUXZ 1, o0x7fcf32d39e88, L_0x6000002acf00, L_0x600000299e00, C4<>;
S_0x7fcf32b124f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b12820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ca1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ca250_0 .net "d", 0 0, L_0x6000002aea80;  alias, 1 drivers
v0x6000041ca2e0_0 .net "q", 0 0, v0x6000041ca400_0;  alias, 1 drivers
v0x6000041ca370_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ca400_0 .var "state", 0 0;
v0x6000041ca490_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32b120b0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041cafd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3a1b8;  1 drivers, strength-aware
v0x6000041cb060_0 .net8 "Bitline2", 0 0, p0x7fcf32d3a1e8;  1 drivers, strength-aware
v0x6000041cb0f0_0 .net "D", 0 0, L_0x6000002aeb20;  1 drivers
v0x6000041cb180_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041cb210_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041cb2a0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041cb330_0 .net *"_ivl_0", 0 0, L_0x6000002ad040;  1 drivers
o0x7fcf32d3a248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cb3c0_0 name=_ivl_2
v0x6000041cb450_0 .net *"_ivl_6", 0 0, L_0x6000002ad180;  1 drivers
o0x7fcf32d3a2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cb4e0_0 name=_ivl_8
v0x6000041cb570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cb600_0 .net "dffOut", 0 0, v0x6000041caeb0_0;  1 drivers
v0x6000041cb690_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ad040 .functor MUXZ 1, v0x6000041caeb0_0, L_0x6000002aeb20, L_0x600000298a00, C4<>;
L_0x6000002ad0e0 .functor MUXZ 1, o0x7fcf32d3a248, L_0x6000002ad040, L_0x600000299400, C4<>;
L_0x6000002ad180 .functor MUXZ 1, v0x6000041caeb0_0, L_0x6000002aeb20, L_0x600000298a00, C4<>;
L_0x6000002ad220 .functor MUXZ 1, o0x7fcf32d3a2a8, L_0x6000002ad180, L_0x600000299e00, C4<>;
S_0x7fcf32b11d80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b120b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041cac70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cad00_0 .net "d", 0 0, L_0x6000002aeb20;  alias, 1 drivers
v0x6000041cad90_0 .net "q", 0 0, v0x6000041caeb0_0;  alias, 1 drivers
v0x6000041cae20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041caeb0_0 .var "state", 0 0;
v0x6000041caf40_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf31f10840 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000e8990_0 .net8 "Bitline1", 0 0, p0x7fcf32d3a5d8;  1 drivers, strength-aware
v0x6000000e8750_0 .net8 "Bitline2", 0 0, p0x7fcf32d3a608;  1 drivers, strength-aware
v0x6000000e87e0_0 .net "D", 0 0, L_0x6000002aebc0;  1 drivers
v0x6000000e85a0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000000e8630_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000000e8480_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000000e8510_0 .net *"_ivl_0", 0 0, L_0x6000002ad2c0;  1 drivers
o0x7fcf32d3a668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000411a9a0_0 name=_ivl_2
v0x60000411aa30_0 .net *"_ivl_6", 0 0, L_0x6000002ad400;  1 drivers
o0x7fcf32d3a6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000411aac0_0 name=_ivl_8
v0x60000411ab50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000411abe0_0 .net "dffOut", 0 0, v0x6000000e8b40_0;  1 drivers
v0x60000411ac70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ad2c0 .functor MUXZ 1, v0x6000000e8b40_0, L_0x6000002aebc0, L_0x600000298a00, C4<>;
L_0x6000002ad360 .functor MUXZ 1, o0x7fcf32d3a668, L_0x6000002ad2c0, L_0x600000299400, C4<>;
L_0x6000002ad400 .functor MUXZ 1, v0x6000000e8b40_0, L_0x6000002aebc0, L_0x600000298a00, C4<>;
L_0x6000002ad4a0 .functor MUXZ 1, o0x7fcf32d3a6c8, L_0x6000002ad400, L_0x600000299e00, C4<>;
S_0x7fcf31f100d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31f10840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000e8e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000000e8bd0_0 .net "d", 0 0, L_0x6000002aebc0;  alias, 1 drivers
v0x6000000e8c60_0 .net "q", 0 0, v0x6000000e8b40_0;  alias, 1 drivers
v0x6000000e8ab0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000000e8b40_0 .var "state", 0 0;
v0x6000000e8900_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a59fd0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000411b060_0 .net8 "Bitline1", 0 0, p0x7fcf32d3a9f8;  1 drivers, strength-aware
v0x60000411b0f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3aa28;  1 drivers, strength-aware
v0x60000411b180_0 .net "D", 0 0, L_0x6000002aec60;  1 drivers
v0x60000411b210_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x60000411b2a0_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x60000411b330_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x60000411b3c0_0 .net *"_ivl_0", 0 0, L_0x6000002ad540;  1 drivers
o0x7fcf32d3aa88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000411b450_0 name=_ivl_2
v0x60000411b4e0_0 .net *"_ivl_6", 0 0, L_0x6000002ad680;  1 drivers
o0x7fcf32d3aae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000411b570_0 name=_ivl_8
v0x60000411b600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000411b690_0 .net "dffOut", 0 0, v0x60000411af40_0;  1 drivers
v0x60000411b720_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ad540 .functor MUXZ 1, v0x60000411af40_0, L_0x6000002aec60, L_0x600000298a00, C4<>;
L_0x6000002ad5e0 .functor MUXZ 1, o0x7fcf32d3aa88, L_0x6000002ad540, L_0x600000299400, C4<>;
L_0x6000002ad680 .functor MUXZ 1, v0x60000411af40_0, L_0x6000002aec60, L_0x600000298a00, C4<>;
L_0x6000002ad720 .functor MUXZ 1, o0x7fcf32d3aae8, L_0x6000002ad680, L_0x600000299e00, C4<>;
S_0x7fcf32a5a140 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a59fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411ad00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000411ad90_0 .net "d", 0 0, L_0x6000002aec60;  alias, 1 drivers
v0x60000411ae20_0 .net "q", 0 0, v0x60000411af40_0;  alias, 1 drivers
v0x60000411aeb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000411af40_0 .var "state", 0 0;
v0x60000411afd0_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a547a0 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000411bb10_0 .net8 "Bitline1", 0 0, p0x7fcf32d3ae18;  1 drivers, strength-aware
v0x60000411bba0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3ae48;  1 drivers, strength-aware
v0x60000411bc30_0 .net "D", 0 0, L_0x6000002aed00;  1 drivers
v0x60000411bcc0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x60000411bd50_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x60000411bde0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x60000411be70_0 .net *"_ivl_0", 0 0, L_0x6000002ad7c0;  1 drivers
o0x7fcf32d3aea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000411bf00_0 name=_ivl_2
v0x6000041cc000_0 .net *"_ivl_6", 0 0, L_0x6000002ad900;  1 drivers
o0x7fcf32d3af08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cc090_0 name=_ivl_8
v0x6000041cc120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cc1b0_0 .net "dffOut", 0 0, v0x60000411b9f0_0;  1 drivers
v0x6000041cc240_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ad7c0 .functor MUXZ 1, v0x60000411b9f0_0, L_0x6000002aed00, L_0x600000298a00, C4<>;
L_0x6000002ad860 .functor MUXZ 1, o0x7fcf32d3aea8, L_0x6000002ad7c0, L_0x600000299400, C4<>;
L_0x6000002ad900 .functor MUXZ 1, v0x60000411b9f0_0, L_0x6000002aed00, L_0x600000298a00, C4<>;
L_0x6000002ad9a0 .functor MUXZ 1, o0x7fcf32d3af08, L_0x6000002ad900, L_0x600000299e00, C4<>;
S_0x7fcf32a54910 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a547a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000411b7b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000411b840_0 .net "d", 0 0, L_0x6000002aed00;  alias, 1 drivers
v0x60000411b8d0_0 .net "q", 0 0, v0x60000411b9f0_0;  alias, 1 drivers
v0x60000411b960_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000411b9f0_0 .var "state", 0 0;
v0x60000411ba80_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a4f6e0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041cc630_0 .net8 "Bitline1", 0 0, p0x7fcf32d3b238;  1 drivers, strength-aware
v0x6000041cc6c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3b268;  1 drivers, strength-aware
v0x6000041cc750_0 .net "D", 0 0, L_0x6000002aeda0;  1 drivers
v0x6000041cc7e0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041cc870_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041cc900_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041cc990_0 .net *"_ivl_0", 0 0, L_0x6000002ada40;  1 drivers
o0x7fcf32d3b2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cca20_0 name=_ivl_2
v0x6000041ccab0_0 .net *"_ivl_6", 0 0, L_0x6000002adb80;  1 drivers
o0x7fcf32d3b328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ccb40_0 name=_ivl_8
v0x6000041ccbd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ccc60_0 .net "dffOut", 0 0, v0x6000041cc510_0;  1 drivers
v0x6000041cccf0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ada40 .functor MUXZ 1, v0x6000041cc510_0, L_0x6000002aeda0, L_0x600000298a00, C4<>;
L_0x6000002adae0 .functor MUXZ 1, o0x7fcf32d3b2c8, L_0x6000002ada40, L_0x600000299400, C4<>;
L_0x6000002adb80 .functor MUXZ 1, v0x6000041cc510_0, L_0x6000002aeda0, L_0x600000298a00, C4<>;
L_0x6000002adc20 .functor MUXZ 1, o0x7fcf32d3b328, L_0x6000002adb80, L_0x600000299e00, C4<>;
S_0x7fcf32a4f850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4f6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041cc2d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cc360_0 .net "d", 0 0, L_0x6000002aeda0;  alias, 1 drivers
v0x6000041cc3f0_0 .net "q", 0 0, v0x6000041cc510_0;  alias, 1 drivers
v0x6000041cc480_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041cc510_0 .var "state", 0 0;
v0x6000041cc5a0_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a4ba00 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041cd0e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3b658;  1 drivers, strength-aware
v0x6000041cd170_0 .net8 "Bitline2", 0 0, p0x7fcf32d3b688;  1 drivers, strength-aware
v0x6000041cd200_0 .net "D", 0 0, L_0x6000002aee40;  1 drivers
v0x6000041cd290_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041cd320_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041cd3b0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041cd440_0 .net *"_ivl_0", 0 0, L_0x6000002adcc0;  1 drivers
o0x7fcf32d3b6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cd4d0_0 name=_ivl_2
v0x6000041cd560_0 .net *"_ivl_6", 0 0, L_0x6000002ade00;  1 drivers
o0x7fcf32d3b748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cd5f0_0 name=_ivl_8
v0x6000041cd680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cd710_0 .net "dffOut", 0 0, v0x6000041ccfc0_0;  1 drivers
v0x6000041cd7a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002adcc0 .functor MUXZ 1, v0x6000041ccfc0_0, L_0x6000002aee40, L_0x600000298a00, C4<>;
L_0x6000002add60 .functor MUXZ 1, o0x7fcf32d3b6e8, L_0x6000002adcc0, L_0x600000299400, C4<>;
L_0x6000002ade00 .functor MUXZ 1, v0x6000041ccfc0_0, L_0x6000002aee40, L_0x600000298a00, C4<>;
L_0x6000002adea0 .functor MUXZ 1, o0x7fcf32d3b748, L_0x6000002ade00, L_0x600000299e00, C4<>;
S_0x7fcf32a4bb70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ccd80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cce10_0 .net "d", 0 0, L_0x6000002aee40;  alias, 1 drivers
v0x6000041ccea0_0 .net "q", 0 0, v0x6000041ccfc0_0;  alias, 1 drivers
v0x6000041ccf30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ccfc0_0 .var "state", 0 0;
v0x6000041cd050_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a4bce0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041cdb90_0 .net8 "Bitline1", 0 0, p0x7fcf32d3ba78;  1 drivers, strength-aware
v0x6000041cdc20_0 .net8 "Bitline2", 0 0, p0x7fcf32d3baa8;  1 drivers, strength-aware
v0x6000041cdcb0_0 .net "D", 0 0, L_0x6000002aeee0;  1 drivers
v0x6000041cdd40_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041cddd0_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041cde60_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041cdef0_0 .net *"_ivl_0", 0 0, L_0x6000002adf40;  1 drivers
o0x7fcf32d3bb08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cdf80_0 name=_ivl_2
v0x6000041ce010_0 .net *"_ivl_6", 0 0, L_0x6000002ae080;  1 drivers
o0x7fcf32d3bb68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ce0a0_0 name=_ivl_8
v0x6000041ce130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ce1c0_0 .net "dffOut", 0 0, v0x6000041cda70_0;  1 drivers
v0x6000041ce250_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002adf40 .functor MUXZ 1, v0x6000041cda70_0, L_0x6000002aeee0, L_0x600000298a00, C4<>;
L_0x6000002adfe0 .functor MUXZ 1, o0x7fcf32d3bb08, L_0x6000002adf40, L_0x600000299400, C4<>;
L_0x6000002ae080 .functor MUXZ 1, v0x6000041cda70_0, L_0x6000002aeee0, L_0x600000298a00, C4<>;
L_0x6000002ae120 .functor MUXZ 1, o0x7fcf32d3bb68, L_0x6000002ae080, L_0x600000299e00, C4<>;
S_0x7fcf32a4be50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4bce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041cd830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cd8c0_0 .net "d", 0 0, L_0x6000002aeee0;  alias, 1 drivers
v0x6000041cd950_0 .net "q", 0 0, v0x6000041cda70_0;  alias, 1 drivers
v0x6000041cd9e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041cda70_0 .var "state", 0 0;
v0x6000041cdb00_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a4bfc0 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ce640_0 .net8 "Bitline1", 0 0, p0x7fcf32d3be98;  1 drivers, strength-aware
v0x6000041ce6d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3bec8;  1 drivers, strength-aware
v0x6000041ce760_0 .net "D", 0 0, L_0x6000002aef80;  1 drivers
v0x6000041ce7f0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041ce880_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041ce910_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041ce9a0_0 .net *"_ivl_0", 0 0, L_0x6000002ae1c0;  1 drivers
o0x7fcf32d3bf28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cea30_0 name=_ivl_2
v0x6000041ceac0_0 .net *"_ivl_6", 0 0, L_0x6000002ae300;  1 drivers
o0x7fcf32d3bf88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ceb50_0 name=_ivl_8
v0x6000041cebe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cec70_0 .net "dffOut", 0 0, v0x6000041ce520_0;  1 drivers
v0x6000041ced00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ae1c0 .functor MUXZ 1, v0x6000041ce520_0, L_0x6000002aef80, L_0x600000298a00, C4<>;
L_0x6000002ae260 .functor MUXZ 1, o0x7fcf32d3bf28, L_0x6000002ae1c0, L_0x600000299400, C4<>;
L_0x6000002ae300 .functor MUXZ 1, v0x6000041ce520_0, L_0x6000002aef80, L_0x600000298a00, C4<>;
L_0x6000002ae3a0 .functor MUXZ 1, o0x7fcf32d3bf88, L_0x6000002ae300, L_0x600000299e00, C4<>;
S_0x7fcf32a4c130 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4bfc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ce2e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ce370_0 .net "d", 0 0, L_0x6000002aef80;  alias, 1 drivers
v0x6000041ce400_0 .net "q", 0 0, v0x6000041ce520_0;  alias, 1 drivers
v0x6000041ce490_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ce520_0 .var "state", 0 0;
v0x6000041ce5b0_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a4c2a0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32b19e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041cf0f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3c2b8;  1 drivers, strength-aware
v0x6000041cf180_0 .net8 "Bitline2", 0 0, p0x7fcf32d3c2e8;  1 drivers, strength-aware
v0x6000041cf210_0 .net "D", 0 0, L_0x6000002af020;  1 drivers
v0x6000041cf2a0_0 .net "ReadEnable1", 0 0, L_0x600000299400;  alias, 1 drivers
v0x6000041cf330_0 .net "ReadEnable2", 0 0, L_0x600000299e00;  alias, 1 drivers
v0x6000041cf3c0_0 .net "WriteEnable", 0 0, L_0x600000298a00;  alias, 1 drivers
v0x6000041cf450_0 .net *"_ivl_0", 0 0, L_0x6000002ae440;  1 drivers
o0x7fcf32d3c348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cf4e0_0 name=_ivl_2
v0x6000041cf570_0 .net *"_ivl_6", 0 0, L_0x6000002ae580;  1 drivers
o0x7fcf32d3c3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cf600_0 name=_ivl_8
v0x6000041cf690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cf720_0 .net "dffOut", 0 0, v0x6000041cefd0_0;  1 drivers
v0x6000041cf7b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ae440 .functor MUXZ 1, v0x6000041cefd0_0, L_0x6000002af020, L_0x600000298a00, C4<>;
L_0x6000002ae4e0 .functor MUXZ 1, o0x7fcf32d3c348, L_0x6000002ae440, L_0x600000299400, C4<>;
L_0x6000002ae580 .functor MUXZ 1, v0x6000041cefd0_0, L_0x6000002af020, L_0x600000298a00, C4<>;
L_0x6000002ae620 .functor MUXZ 1, o0x7fcf32d3c3a8, L_0x6000002ae580, L_0x600000299e00, C4<>;
S_0x7fcf32a4c410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4c2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ced90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cee20_0 .net "d", 0 0, L_0x6000002af020;  alias, 1 drivers
v0x6000041ceeb0_0 .net "q", 0 0, v0x6000041cefd0_0;  alias, 1 drivers
v0x6000041cef40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041cefd0_0 .var "state", 0 0;
v0x6000041cf060_0 .net "wen", 0 0, L_0x600000298a00;  alias, 1 drivers
S_0x7fcf32a4c980 .scope module, "regArray[2]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041da910_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041da9a0_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041daa30_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x6000041daac0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  1 drivers
v0x6000041dab50_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  1 drivers
v0x6000041dabe0_0 .net "WriteReg", 0 0, L_0x600000298aa0;  1 drivers
v0x6000041dac70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dad00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a1900 .part L_0x600000578140, 0, 1;
L_0x6000002a19a0 .part L_0x600000578140, 1, 1;
L_0x6000002a1a40 .part L_0x600000578140, 2, 1;
L_0x6000002a1ae0 .part L_0x600000578140, 3, 1;
L_0x6000002a1b80 .part L_0x600000578140, 4, 1;
L_0x6000002a1c20 .part L_0x600000578140, 5, 1;
L_0x6000002a1cc0 .part L_0x600000578140, 6, 1;
L_0x6000002a1d60 .part L_0x600000578140, 7, 1;
L_0x6000002a1e00 .part L_0x600000578140, 8, 1;
L_0x6000002a1ea0 .part L_0x600000578140, 9, 1;
L_0x6000002a1f40 .part L_0x600000578140, 10, 1;
L_0x6000002a1fe0 .part L_0x600000578140, 11, 1;
L_0x6000002a2080 .part L_0x600000578140, 12, 1;
L_0x6000002a2120 .part L_0x600000578140, 13, 1;
L_0x6000002a21c0 .part L_0x600000578140, 14, 1;
L_0x6000002a2260 .part L_0x600000578140, 15, 1;
p0x7fcf32d3c888 .port I0x600003206120, L_0x6000002af160;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3c888;
p0x7fcf32d3cd08 .port I0x600003206120, L_0x6000002af3e0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3cd08;
p0x7fcf32d3d128 .port I0x600003206120, L_0x6000002af660;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3d128;
p0x7fcf32d3d548 .port I0x600003206120, L_0x6000002af8e0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3d548;
p0x7fcf32d3d968 .port I0x600003206120, L_0x6000002afb60;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3d968;
p0x7fcf32d3dd88 .port I0x600003206120, L_0x6000002afde0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3dd88;
p0x7fcf32d3e1a8 .port I0x600003206120, L_0x6000002a00a0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3e1a8;
p0x7fcf32d3e5c8 .port I0x600003206120, L_0x6000002a0320;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3e5c8;
p0x7fcf32d3e9e8 .port I0x600003206120, L_0x6000002a05a0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3e9e8;
p0x7fcf32d3ee08 .port I0x600003206120, L_0x6000002a0820;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3ee08;
p0x7fcf32d3f228 .port I0x600003206120, L_0x6000002a0aa0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3f228;
p0x7fcf32d3f648 .port I0x600003206120, L_0x6000002a0d20;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3f648;
p0x7fcf32d3fa68 .port I0x600003206120, L_0x6000002a0fa0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3fa68;
p0x7fcf32d3fe88 .port I0x600003206120, L_0x6000002a1220;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d3fe88;
p0x7fcf32d402a8 .port I0x600003206120, L_0x6000002a14a0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d402a8;
p0x7fcf32d406c8 .port I0x600003206120, L_0x6000002a1720;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d406c8;
p0x7fcf32d3c8b8 .port I0x60000321dfe0, L_0x6000002af2a0;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3c8b8;
p0x7fcf32d3cd38 .port I0x60000321dfe0, L_0x6000002af520;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3cd38;
p0x7fcf32d3d158 .port I0x60000321dfe0, L_0x6000002af7a0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3d158;
p0x7fcf32d3d578 .port I0x60000321dfe0, L_0x6000002afa20;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3d578;
p0x7fcf32d3d998 .port I0x60000321dfe0, L_0x6000002afca0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3d998;
p0x7fcf32d3ddb8 .port I0x60000321dfe0, L_0x6000002aff20;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3ddb8;
p0x7fcf32d3e1d8 .port I0x60000321dfe0, L_0x6000002a01e0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3e1d8;
p0x7fcf32d3e5f8 .port I0x60000321dfe0, L_0x6000002a0460;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3e5f8;
p0x7fcf32d3ea18 .port I0x60000321dfe0, L_0x6000002a06e0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3ea18;
p0x7fcf32d3ee38 .port I0x60000321dfe0, L_0x6000002a0960;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3ee38;
p0x7fcf32d3f258 .port I0x60000321dfe0, L_0x6000002a0be0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3f258;
p0x7fcf32d3f678 .port I0x60000321dfe0, L_0x6000002a0e60;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3f678;
p0x7fcf32d3fa98 .port I0x60000321dfe0, L_0x6000002a10e0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3fa98;
p0x7fcf32d3feb8 .port I0x60000321dfe0, L_0x6000002a1360;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d3feb8;
p0x7fcf32d402d8 .port I0x60000321dfe0, L_0x6000002a15e0;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d402d8;
p0x7fcf32d406f8 .port I0x60000321dfe0, L_0x6000002a1860;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d406f8;
S_0x7fcf32a4caf0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c0090_0 .net8 "Bitline1", 0 0, p0x7fcf32d3c888;  1 drivers, strength-aware
v0x6000041c0120_0 .net8 "Bitline2", 0 0, p0x7fcf32d3c8b8;  1 drivers, strength-aware
v0x6000041c01b0_0 .net "D", 0 0, L_0x6000002a1900;  1 drivers
v0x6000041c0240_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c02d0_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c0360_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c03f0_0 .net *"_ivl_0", 0 0, L_0x6000002af0c0;  1 drivers
o0x7fcf32d3c978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c0480_0 name=_ivl_2
v0x6000041c0510_0 .net *"_ivl_6", 0 0, L_0x6000002af200;  1 drivers
o0x7fcf32d3c9d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c05a0_0 name=_ivl_8
v0x6000041c0630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c06c0_0 .net "dffOut", 0 0, v0x6000041cff00_0;  1 drivers
v0x6000041c0750_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002af0c0 .functor MUXZ 1, v0x6000041cff00_0, L_0x6000002a1900, L_0x600000298aa0, C4<>;
L_0x6000002af160 .functor MUXZ 1, o0x7fcf32d3c978, L_0x6000002af0c0, L_0x6000002994a0, C4<>;
L_0x6000002af200 .functor MUXZ 1, v0x6000041cff00_0, L_0x6000002a1900, L_0x600000298aa0, C4<>;
L_0x6000002af2a0 .functor MUXZ 1, o0x7fcf32d3c9d8, L_0x6000002af200, L_0x600000299ea0, C4<>;
S_0x7fcf32a4cc60 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4caf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041cfcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cfd50_0 .net "d", 0 0, L_0x6000002a1900;  alias, 1 drivers
v0x6000041cfde0_0 .net "q", 0 0, v0x6000041cff00_0;  alias, 1 drivers
v0x6000041cfe70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041cff00_0 .var "state", 0 0;
v0x6000041c0000_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32a4cdd0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c0b40_0 .net8 "Bitline1", 0 0, p0x7fcf32d3cd08;  1 drivers, strength-aware
v0x6000041c0bd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3cd38;  1 drivers, strength-aware
v0x6000041c0c60_0 .net "D", 0 0, L_0x6000002a19a0;  1 drivers
v0x6000041c0cf0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c0d80_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c0e10_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c0ea0_0 .net *"_ivl_0", 0 0, L_0x6000002af340;  1 drivers
o0x7fcf32d3cd98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c0f30_0 name=_ivl_2
v0x6000041c0fc0_0 .net *"_ivl_6", 0 0, L_0x6000002af480;  1 drivers
o0x7fcf32d3cdf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c1050_0 name=_ivl_8
v0x6000041c10e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c1170_0 .net "dffOut", 0 0, v0x6000041c0a20_0;  1 drivers
v0x6000041c1200_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002af340 .functor MUXZ 1, v0x6000041c0a20_0, L_0x6000002a19a0, L_0x600000298aa0, C4<>;
L_0x6000002af3e0 .functor MUXZ 1, o0x7fcf32d3cd98, L_0x6000002af340, L_0x6000002994a0, C4<>;
L_0x6000002af480 .functor MUXZ 1, v0x6000041c0a20_0, L_0x6000002a19a0, L_0x600000298aa0, C4<>;
L_0x6000002af520 .functor MUXZ 1, o0x7fcf32d3cdf8, L_0x6000002af480, L_0x600000299ea0, C4<>;
S_0x7fcf32a4cf40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c07e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c0870_0 .net "d", 0 0, L_0x6000002a19a0;  alias, 1 drivers
v0x6000041c0900_0 .net "q", 0 0, v0x6000041c0a20_0;  alias, 1 drivers
v0x6000041c0990_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c0a20_0 .var "state", 0 0;
v0x6000041c0ab0_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32a4d0b0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c15f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3d128;  1 drivers, strength-aware
v0x6000041c1680_0 .net8 "Bitline2", 0 0, p0x7fcf32d3d158;  1 drivers, strength-aware
v0x6000041c1710_0 .net "D", 0 0, L_0x6000002a1a40;  1 drivers
v0x6000041c17a0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c1830_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c18c0_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c1950_0 .net *"_ivl_0", 0 0, L_0x6000002af5c0;  1 drivers
o0x7fcf32d3d1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c19e0_0 name=_ivl_2
v0x6000041c1a70_0 .net *"_ivl_6", 0 0, L_0x6000002af700;  1 drivers
o0x7fcf32d3d218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c1b00_0 name=_ivl_8
v0x6000041c1b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c1c20_0 .net "dffOut", 0 0, v0x6000041c14d0_0;  1 drivers
v0x6000041c1cb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002af5c0 .functor MUXZ 1, v0x6000041c14d0_0, L_0x6000002a1a40, L_0x600000298aa0, C4<>;
L_0x6000002af660 .functor MUXZ 1, o0x7fcf32d3d1b8, L_0x6000002af5c0, L_0x6000002994a0, C4<>;
L_0x6000002af700 .functor MUXZ 1, v0x6000041c14d0_0, L_0x6000002a1a40, L_0x600000298aa0, C4<>;
L_0x6000002af7a0 .functor MUXZ 1, o0x7fcf32d3d218, L_0x6000002af700, L_0x600000299ea0, C4<>;
S_0x7fcf32a4d220 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a4d0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c1290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c1320_0 .net "d", 0 0, L_0x6000002a1a40;  alias, 1 drivers
v0x6000041c13b0_0 .net "q", 0 0, v0x6000041c14d0_0;  alias, 1 drivers
v0x6000041c1440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c14d0_0 .var "state", 0 0;
v0x6000041c1560_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32a0c770 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c20a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3d548;  1 drivers, strength-aware
v0x6000041c2130_0 .net8 "Bitline2", 0 0, p0x7fcf32d3d578;  1 drivers, strength-aware
v0x6000041c21c0_0 .net "D", 0 0, L_0x6000002a1ae0;  1 drivers
v0x6000041c2250_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c22e0_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c2370_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c2400_0 .net *"_ivl_0", 0 0, L_0x6000002af840;  1 drivers
o0x7fcf32d3d5d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c2490_0 name=_ivl_2
v0x6000041c2520_0 .net *"_ivl_6", 0 0, L_0x6000002af980;  1 drivers
o0x7fcf32d3d638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c25b0_0 name=_ivl_8
v0x6000041c2640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c26d0_0 .net "dffOut", 0 0, v0x6000041c1f80_0;  1 drivers
v0x6000041c2760_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002af840 .functor MUXZ 1, v0x6000041c1f80_0, L_0x6000002a1ae0, L_0x600000298aa0, C4<>;
L_0x6000002af8e0 .functor MUXZ 1, o0x7fcf32d3d5d8, L_0x6000002af840, L_0x6000002994a0, C4<>;
L_0x6000002af980 .functor MUXZ 1, v0x6000041c1f80_0, L_0x6000002a1ae0, L_0x600000298aa0, C4<>;
L_0x6000002afa20 .functor MUXZ 1, o0x7fcf32d3d638, L_0x6000002af980, L_0x600000299ea0, C4<>;
S_0x7fcf32a0c8e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32a0c770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c1d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c1dd0_0 .net "d", 0 0, L_0x6000002a1ae0;  alias, 1 drivers
v0x6000041c1e60_0 .net "q", 0 0, v0x6000041c1f80_0;  alias, 1 drivers
v0x6000041c1ef0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c1f80_0 .var "state", 0 0;
v0x6000041c2010_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa1a40 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c2b50_0 .net8 "Bitline1", 0 0, p0x7fcf32d3d968;  1 drivers, strength-aware
v0x6000041c2be0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3d998;  1 drivers, strength-aware
v0x6000041c2c70_0 .net "D", 0 0, L_0x6000002a1b80;  1 drivers
v0x6000041c2d00_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c2d90_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c2e20_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c2eb0_0 .net *"_ivl_0", 0 0, L_0x6000002afac0;  1 drivers
o0x7fcf32d3d9f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c2f40_0 name=_ivl_2
v0x6000041c2fd0_0 .net *"_ivl_6", 0 0, L_0x6000002afc00;  1 drivers
o0x7fcf32d3da58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c3060_0 name=_ivl_8
v0x6000041c30f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c3180_0 .net "dffOut", 0 0, v0x6000041c2a30_0;  1 drivers
v0x6000041c3210_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002afac0 .functor MUXZ 1, v0x6000041c2a30_0, L_0x6000002a1b80, L_0x600000298aa0, C4<>;
L_0x6000002afb60 .functor MUXZ 1, o0x7fcf32d3d9f8, L_0x6000002afac0, L_0x6000002994a0, C4<>;
L_0x6000002afc00 .functor MUXZ 1, v0x6000041c2a30_0, L_0x6000002a1b80, L_0x600000298aa0, C4<>;
L_0x6000002afca0 .functor MUXZ 1, o0x7fcf32d3da58, L_0x6000002afc00, L_0x600000299ea0, C4<>;
S_0x7fcf32aa1bb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa1a40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c27f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c2880_0 .net "d", 0 0, L_0x6000002a1b80;  alias, 1 drivers
v0x6000041c2910_0 .net "q", 0 0, v0x6000041c2a30_0;  alias, 1 drivers
v0x6000041c29a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c2a30_0 .var "state", 0 0;
v0x6000041c2ac0_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa1d20 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c3600_0 .net8 "Bitline1", 0 0, p0x7fcf32d3dd88;  1 drivers, strength-aware
v0x6000041c3690_0 .net8 "Bitline2", 0 0, p0x7fcf32d3ddb8;  1 drivers, strength-aware
v0x6000041c3720_0 .net "D", 0 0, L_0x6000002a1c20;  1 drivers
v0x6000041c37b0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c3840_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c38d0_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c3960_0 .net *"_ivl_0", 0 0, L_0x6000002afd40;  1 drivers
o0x7fcf32d3de18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c39f0_0 name=_ivl_2
v0x6000041c3a80_0 .net *"_ivl_6", 0 0, L_0x6000002afe80;  1 drivers
o0x7fcf32d3de78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c3b10_0 name=_ivl_8
v0x6000041c3ba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c3c30_0 .net "dffOut", 0 0, v0x6000041c34e0_0;  1 drivers
v0x6000041c3cc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002afd40 .functor MUXZ 1, v0x6000041c34e0_0, L_0x6000002a1c20, L_0x600000298aa0, C4<>;
L_0x6000002afde0 .functor MUXZ 1, o0x7fcf32d3de18, L_0x6000002afd40, L_0x6000002994a0, C4<>;
L_0x6000002afe80 .functor MUXZ 1, v0x6000041c34e0_0, L_0x6000002a1c20, L_0x600000298aa0, C4<>;
L_0x6000002aff20 .functor MUXZ 1, o0x7fcf32d3de78, L_0x6000002afe80, L_0x600000299ea0, C4<>;
S_0x7fcf32aa1e90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa1d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c32a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c3330_0 .net "d", 0 0, L_0x6000002a1c20;  alias, 1 drivers
v0x6000041c33c0_0 .net "q", 0 0, v0x6000041c34e0_0;  alias, 1 drivers
v0x6000041c3450_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c34e0_0 .var "state", 0 0;
v0x6000041c3570_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa2000 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c4120_0 .net8 "Bitline1", 0 0, p0x7fcf32d3e1a8;  1 drivers, strength-aware
v0x6000041c41b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3e1d8;  1 drivers, strength-aware
v0x6000041c4240_0 .net "D", 0 0, L_0x6000002a1cc0;  1 drivers
v0x6000041c42d0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c4360_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c43f0_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c4480_0 .net *"_ivl_0", 0 0, L_0x6000002a0000;  1 drivers
o0x7fcf32d3e238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c4510_0 name=_ivl_2
v0x6000041c45a0_0 .net *"_ivl_6", 0 0, L_0x6000002a0140;  1 drivers
o0x7fcf32d3e298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c4630_0 name=_ivl_8
v0x6000041c46c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c4750_0 .net "dffOut", 0 0, v0x6000041c4000_0;  1 drivers
v0x6000041c47e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0000 .functor MUXZ 1, v0x6000041c4000_0, L_0x6000002a1cc0, L_0x600000298aa0, C4<>;
L_0x6000002a00a0 .functor MUXZ 1, o0x7fcf32d3e238, L_0x6000002a0000, L_0x6000002994a0, C4<>;
L_0x6000002a0140 .functor MUXZ 1, v0x6000041c4000_0, L_0x6000002a1cc0, L_0x600000298aa0, C4<>;
L_0x6000002a01e0 .functor MUXZ 1, o0x7fcf32d3e298, L_0x6000002a0140, L_0x600000299ea0, C4<>;
S_0x7fcf32aa2170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa2000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c3d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c3de0_0 .net "d", 0 0, L_0x6000002a1cc0;  alias, 1 drivers
v0x6000041c3e70_0 .net "q", 0 0, v0x6000041c4000_0;  alias, 1 drivers
v0x6000041c3f00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c4000_0 .var "state", 0 0;
v0x6000041c4090_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa22e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c4bd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3e5c8;  1 drivers, strength-aware
v0x6000041c4c60_0 .net8 "Bitline2", 0 0, p0x7fcf32d3e5f8;  1 drivers, strength-aware
v0x6000041c4cf0_0 .net "D", 0 0, L_0x6000002a1d60;  1 drivers
v0x6000041c4d80_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c4e10_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c4ea0_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c4f30_0 .net *"_ivl_0", 0 0, L_0x6000002a0280;  1 drivers
o0x7fcf32d3e658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c4fc0_0 name=_ivl_2
v0x6000041c5050_0 .net *"_ivl_6", 0 0, L_0x6000002a03c0;  1 drivers
o0x7fcf32d3e6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c50e0_0 name=_ivl_8
v0x6000041c5170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c5200_0 .net "dffOut", 0 0, v0x6000041c4ab0_0;  1 drivers
v0x6000041c5290_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0280 .functor MUXZ 1, v0x6000041c4ab0_0, L_0x6000002a1d60, L_0x600000298aa0, C4<>;
L_0x6000002a0320 .functor MUXZ 1, o0x7fcf32d3e658, L_0x6000002a0280, L_0x6000002994a0, C4<>;
L_0x6000002a03c0 .functor MUXZ 1, v0x6000041c4ab0_0, L_0x6000002a1d60, L_0x600000298aa0, C4<>;
L_0x6000002a0460 .functor MUXZ 1, o0x7fcf32d3e6b8, L_0x6000002a03c0, L_0x600000299ea0, C4<>;
S_0x7fcf32aa2450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa22e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c4870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c4900_0 .net "d", 0 0, L_0x6000002a1d60;  alias, 1 drivers
v0x6000041c4990_0 .net "q", 0 0, v0x6000041c4ab0_0;  alias, 1 drivers
v0x6000041c4a20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c4ab0_0 .var "state", 0 0;
v0x6000041c4b40_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa25c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c5680_0 .net8 "Bitline1", 0 0, p0x7fcf32d3e9e8;  1 drivers, strength-aware
v0x6000041c5710_0 .net8 "Bitline2", 0 0, p0x7fcf32d3ea18;  1 drivers, strength-aware
v0x6000041c57a0_0 .net "D", 0 0, L_0x6000002a1e00;  1 drivers
v0x6000041c5830_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c58c0_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c5950_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c59e0_0 .net *"_ivl_0", 0 0, L_0x6000002a0500;  1 drivers
o0x7fcf32d3ea78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c5a70_0 name=_ivl_2
v0x6000041c5b00_0 .net *"_ivl_6", 0 0, L_0x6000002a0640;  1 drivers
o0x7fcf32d3ead8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c5b90_0 name=_ivl_8
v0x6000041c5c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c5cb0_0 .net "dffOut", 0 0, v0x6000041c5560_0;  1 drivers
v0x6000041c5d40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0500 .functor MUXZ 1, v0x6000041c5560_0, L_0x6000002a1e00, L_0x600000298aa0, C4<>;
L_0x6000002a05a0 .functor MUXZ 1, o0x7fcf32d3ea78, L_0x6000002a0500, L_0x6000002994a0, C4<>;
L_0x6000002a0640 .functor MUXZ 1, v0x6000041c5560_0, L_0x6000002a1e00, L_0x600000298aa0, C4<>;
L_0x6000002a06e0 .functor MUXZ 1, o0x7fcf32d3ead8, L_0x6000002a0640, L_0x600000299ea0, C4<>;
S_0x7fcf32aa2730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa25c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c5320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c53b0_0 .net "d", 0 0, L_0x6000002a1e00;  alias, 1 drivers
v0x6000041c5440_0 .net "q", 0 0, v0x6000041c5560_0;  alias, 1 drivers
v0x6000041c54d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c5560_0 .var "state", 0 0;
v0x6000041c55f0_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa2aa0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c6130_0 .net8 "Bitline1", 0 0, p0x7fcf32d3ee08;  1 drivers, strength-aware
v0x6000041c61c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3ee38;  1 drivers, strength-aware
v0x6000041c6250_0 .net "D", 0 0, L_0x6000002a1ea0;  1 drivers
v0x6000041c62e0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c6370_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c6400_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c6490_0 .net *"_ivl_0", 0 0, L_0x6000002a0780;  1 drivers
o0x7fcf32d3ee98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c6520_0 name=_ivl_2
v0x6000041c65b0_0 .net *"_ivl_6", 0 0, L_0x6000002a08c0;  1 drivers
o0x7fcf32d3eef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c6640_0 name=_ivl_8
v0x6000041c66d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c6760_0 .net "dffOut", 0 0, v0x6000041c6010_0;  1 drivers
v0x6000041c67f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0780 .functor MUXZ 1, v0x6000041c6010_0, L_0x6000002a1ea0, L_0x600000298aa0, C4<>;
L_0x6000002a0820 .functor MUXZ 1, o0x7fcf32d3ee98, L_0x6000002a0780, L_0x6000002994a0, C4<>;
L_0x6000002a08c0 .functor MUXZ 1, v0x6000041c6010_0, L_0x6000002a1ea0, L_0x600000298aa0, C4<>;
L_0x6000002a0960 .functor MUXZ 1, o0x7fcf32d3eef8, L_0x6000002a08c0, L_0x600000299ea0, C4<>;
S_0x7fcf32aa2c10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa2aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c5dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c5e60_0 .net "d", 0 0, L_0x6000002a1ea0;  alias, 1 drivers
v0x6000041c5ef0_0 .net "q", 0 0, v0x6000041c6010_0;  alias, 1 drivers
v0x6000041c5f80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c6010_0 .var "state", 0 0;
v0x6000041c60a0_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa2d80 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c6be0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3f228;  1 drivers, strength-aware
v0x6000041c6c70_0 .net8 "Bitline2", 0 0, p0x7fcf32d3f258;  1 drivers, strength-aware
v0x6000041c6d00_0 .net "D", 0 0, L_0x6000002a1f40;  1 drivers
v0x6000041c6d90_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c6e20_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c6eb0_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c6f40_0 .net *"_ivl_0", 0 0, L_0x6000002a0a00;  1 drivers
o0x7fcf32d3f2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c6fd0_0 name=_ivl_2
v0x6000041c7060_0 .net *"_ivl_6", 0 0, L_0x6000002a0b40;  1 drivers
o0x7fcf32d3f318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c70f0_0 name=_ivl_8
v0x6000041c7180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c7210_0 .net "dffOut", 0 0, v0x6000041c6ac0_0;  1 drivers
v0x6000041c72a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0a00 .functor MUXZ 1, v0x6000041c6ac0_0, L_0x6000002a1f40, L_0x600000298aa0, C4<>;
L_0x6000002a0aa0 .functor MUXZ 1, o0x7fcf32d3f2b8, L_0x6000002a0a00, L_0x6000002994a0, C4<>;
L_0x6000002a0b40 .functor MUXZ 1, v0x6000041c6ac0_0, L_0x6000002a1f40, L_0x600000298aa0, C4<>;
L_0x6000002a0be0 .functor MUXZ 1, o0x7fcf32d3f318, L_0x6000002a0b40, L_0x600000299ea0, C4<>;
S_0x7fcf32aa2ef0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa2d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c6880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c6910_0 .net "d", 0 0, L_0x6000002a1f40;  alias, 1 drivers
v0x6000041c69a0_0 .net "q", 0 0, v0x6000041c6ac0_0;  alias, 1 drivers
v0x6000041c6a30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c6ac0_0 .var "state", 0 0;
v0x6000041c6b50_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa3060 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041c7690_0 .net8 "Bitline1", 0 0, p0x7fcf32d3f648;  1 drivers, strength-aware
v0x6000041c7720_0 .net8 "Bitline2", 0 0, p0x7fcf32d3f678;  1 drivers, strength-aware
v0x6000041c77b0_0 .net "D", 0 0, L_0x6000002a1fe0;  1 drivers
v0x6000041c7840_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041c78d0_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041c7960_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041c79f0_0 .net *"_ivl_0", 0 0, L_0x6000002a0c80;  1 drivers
o0x7fcf32d3f6d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c7a80_0 name=_ivl_2
v0x6000041c7b10_0 .net *"_ivl_6", 0 0, L_0x6000002a0dc0;  1 drivers
o0x7fcf32d3f738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041c7ba0_0 name=_ivl_8
v0x6000041c7c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c7cc0_0 .net "dffOut", 0 0, v0x6000041c7570_0;  1 drivers
v0x6000041c7d50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0c80 .functor MUXZ 1, v0x6000041c7570_0, L_0x6000002a1fe0, L_0x600000298aa0, C4<>;
L_0x6000002a0d20 .functor MUXZ 1, o0x7fcf32d3f6d8, L_0x6000002a0c80, L_0x6000002994a0, C4<>;
L_0x6000002a0dc0 .functor MUXZ 1, v0x6000041c7570_0, L_0x6000002a1fe0, L_0x600000298aa0, C4<>;
L_0x6000002a0e60 .functor MUXZ 1, o0x7fcf32d3f738, L_0x6000002a0dc0, L_0x600000299ea0, C4<>;
S_0x7fcf32aa31d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa3060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c7330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c73c0_0 .net "d", 0 0, L_0x6000002a1fe0;  alias, 1 drivers
v0x6000041c7450_0 .net "q", 0 0, v0x6000041c7570_0;  alias, 1 drivers
v0x6000041c74e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041c7570_0 .var "state", 0 0;
v0x6000041c7600_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa3340 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d81b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d3fa68;  1 drivers, strength-aware
v0x6000041d8240_0 .net8 "Bitline2", 0 0, p0x7fcf32d3fa98;  1 drivers, strength-aware
v0x6000041d82d0_0 .net "D", 0 0, L_0x6000002a2080;  1 drivers
v0x6000041d8360_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041d83f0_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041d8480_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041d8510_0 .net *"_ivl_0", 0 0, L_0x6000002a0f00;  1 drivers
o0x7fcf32d3faf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d85a0_0 name=_ivl_2
v0x6000041d8630_0 .net *"_ivl_6", 0 0, L_0x6000002a1040;  1 drivers
o0x7fcf32d3fb58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d86c0_0 name=_ivl_8
v0x6000041d8750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d87e0_0 .net "dffOut", 0 0, v0x6000041d8090_0;  1 drivers
v0x6000041d8870_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a0f00 .functor MUXZ 1, v0x6000041d8090_0, L_0x6000002a2080, L_0x600000298aa0, C4<>;
L_0x6000002a0fa0 .functor MUXZ 1, o0x7fcf32d3faf8, L_0x6000002a0f00, L_0x6000002994a0, C4<>;
L_0x6000002a1040 .functor MUXZ 1, v0x6000041d8090_0, L_0x6000002a2080, L_0x600000298aa0, C4<>;
L_0x6000002a10e0 .functor MUXZ 1, o0x7fcf32d3fb58, L_0x6000002a1040, L_0x600000299ea0, C4<>;
S_0x7fcf32aa34b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa3340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041c7de0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041c7e70_0 .net "d", 0 0, L_0x6000002a2080;  alias, 1 drivers
v0x6000041c7f00_0 .net "q", 0 0, v0x6000041d8090_0;  alias, 1 drivers
v0x6000041d8000_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d8090_0 .var "state", 0 0;
v0x6000041d8120_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa3620 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d8c60_0 .net8 "Bitline1", 0 0, p0x7fcf32d3fe88;  1 drivers, strength-aware
v0x6000041d8cf0_0 .net8 "Bitline2", 0 0, p0x7fcf32d3feb8;  1 drivers, strength-aware
v0x6000041d8d80_0 .net "D", 0 0, L_0x6000002a2120;  1 drivers
v0x6000041d8e10_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041d8ea0_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041d8f30_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041d8fc0_0 .net *"_ivl_0", 0 0, L_0x6000002a1180;  1 drivers
o0x7fcf32d3ff18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d9050_0 name=_ivl_2
v0x6000041d90e0_0 .net *"_ivl_6", 0 0, L_0x6000002a12c0;  1 drivers
o0x7fcf32d3ff78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d9170_0 name=_ivl_8
v0x6000041d9200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d9290_0 .net "dffOut", 0 0, v0x6000041d8b40_0;  1 drivers
v0x6000041d9320_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a1180 .functor MUXZ 1, v0x6000041d8b40_0, L_0x6000002a2120, L_0x600000298aa0, C4<>;
L_0x6000002a1220 .functor MUXZ 1, o0x7fcf32d3ff18, L_0x6000002a1180, L_0x6000002994a0, C4<>;
L_0x6000002a12c0 .functor MUXZ 1, v0x6000041d8b40_0, L_0x6000002a2120, L_0x600000298aa0, C4<>;
L_0x6000002a1360 .functor MUXZ 1, o0x7fcf32d3ff78, L_0x6000002a12c0, L_0x600000299ea0, C4<>;
S_0x7fcf32aa3790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa3620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d8900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d8990_0 .net "d", 0 0, L_0x6000002a2120;  alias, 1 drivers
v0x6000041d8a20_0 .net "q", 0 0, v0x6000041d8b40_0;  alias, 1 drivers
v0x6000041d8ab0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d8b40_0 .var "state", 0 0;
v0x6000041d8bd0_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa3900 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d9710_0 .net8 "Bitline1", 0 0, p0x7fcf32d402a8;  1 drivers, strength-aware
v0x6000041d97a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d402d8;  1 drivers, strength-aware
v0x6000041d9830_0 .net "D", 0 0, L_0x6000002a21c0;  1 drivers
v0x6000041d98c0_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041d9950_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041d99e0_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041d9a70_0 .net *"_ivl_0", 0 0, L_0x6000002a1400;  1 drivers
o0x7fcf32d40338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d9b00_0 name=_ivl_2
v0x6000041d9b90_0 .net *"_ivl_6", 0 0, L_0x6000002a1540;  1 drivers
o0x7fcf32d40398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d9c20_0 name=_ivl_8
v0x6000041d9cb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d9d40_0 .net "dffOut", 0 0, v0x6000041d95f0_0;  1 drivers
v0x6000041d9dd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a1400 .functor MUXZ 1, v0x6000041d95f0_0, L_0x6000002a21c0, L_0x600000298aa0, C4<>;
L_0x6000002a14a0 .functor MUXZ 1, o0x7fcf32d40338, L_0x6000002a1400, L_0x6000002994a0, C4<>;
L_0x6000002a1540 .functor MUXZ 1, v0x6000041d95f0_0, L_0x6000002a21c0, L_0x600000298aa0, C4<>;
L_0x6000002a15e0 .functor MUXZ 1, o0x7fcf32d40398, L_0x6000002a1540, L_0x600000299ea0, C4<>;
S_0x7fcf32aa3a70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa3900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d93b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d9440_0 .net "d", 0 0, L_0x6000002a21c0;  alias, 1 drivers
v0x6000041d94d0_0 .net "q", 0 0, v0x6000041d95f0_0;  alias, 1 drivers
v0x6000041d9560_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d95f0_0 .var "state", 0 0;
v0x6000041d9680_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa3be0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32a4c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041da1c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d406c8;  1 drivers, strength-aware
v0x6000041da250_0 .net8 "Bitline2", 0 0, p0x7fcf32d406f8;  1 drivers, strength-aware
v0x6000041da2e0_0 .net "D", 0 0, L_0x6000002a2260;  1 drivers
v0x6000041da370_0 .net "ReadEnable1", 0 0, L_0x6000002994a0;  alias, 1 drivers
v0x6000041da400_0 .net "ReadEnable2", 0 0, L_0x600000299ea0;  alias, 1 drivers
v0x6000041da490_0 .net "WriteEnable", 0 0, L_0x600000298aa0;  alias, 1 drivers
v0x6000041da520_0 .net *"_ivl_0", 0 0, L_0x6000002a1680;  1 drivers
o0x7fcf32d40758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041da5b0_0 name=_ivl_2
v0x6000041da640_0 .net *"_ivl_6", 0 0, L_0x6000002a17c0;  1 drivers
o0x7fcf32d407b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041da6d0_0 name=_ivl_8
v0x6000041da760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041da7f0_0 .net "dffOut", 0 0, v0x6000041da0a0_0;  1 drivers
v0x6000041da880_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a1680 .functor MUXZ 1, v0x6000041da0a0_0, L_0x6000002a2260, L_0x600000298aa0, C4<>;
L_0x6000002a1720 .functor MUXZ 1, o0x7fcf32d40758, L_0x6000002a1680, L_0x6000002994a0, C4<>;
L_0x6000002a17c0 .functor MUXZ 1, v0x6000041da0a0_0, L_0x6000002a2260, L_0x600000298aa0, C4<>;
L_0x6000002a1860 .functor MUXZ 1, o0x7fcf32d407b8, L_0x6000002a17c0, L_0x600000299ea0, C4<>;
S_0x7fcf32aa3d50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa3be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d9e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d9ef0_0 .net "d", 0 0, L_0x6000002a2260;  alias, 1 drivers
v0x6000041d9f80_0 .net "q", 0 0, v0x6000041da0a0_0;  alias, 1 drivers
v0x6000041da010_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041da0a0_0 .var "state", 0 0;
v0x6000041da130_0 .net "wen", 0 0, L_0x600000298aa0;  alias, 1 drivers
S_0x7fcf32aa28a0 .scope module, "regArray[3]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041d59e0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041d5a70_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041d5b00_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x6000041d5b90_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  1 drivers
v0x6000041d5c20_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  1 drivers
v0x6000041d5cb0_0 .net "WriteReg", 0 0, L_0x600000298b40;  1 drivers
v0x6000041d5d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d5dd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a4b40 .part L_0x600000578140, 0, 1;
L_0x6000002a4be0 .part L_0x600000578140, 1, 1;
L_0x6000002a4c80 .part L_0x600000578140, 2, 1;
L_0x6000002a4d20 .part L_0x600000578140, 3, 1;
L_0x6000002a4dc0 .part L_0x600000578140, 4, 1;
L_0x6000002a4e60 .part L_0x600000578140, 5, 1;
L_0x6000002a4f00 .part L_0x600000578140, 6, 1;
L_0x6000002a4fa0 .part L_0x600000578140, 7, 1;
L_0x6000002a5040 .part L_0x600000578140, 8, 1;
L_0x6000002a50e0 .part L_0x600000578140, 9, 1;
L_0x6000002a5180 .part L_0x600000578140, 10, 1;
L_0x6000002a5220 .part L_0x600000578140, 11, 1;
L_0x6000002a52c0 .part L_0x600000578140, 12, 1;
L_0x6000002a5360 .part L_0x600000578140, 13, 1;
L_0x6000002a5400 .part L_0x600000578140, 14, 1;
L_0x6000002a54a0 .part L_0x600000578140, 15, 1;
p0x7fcf32d40c98 .port I0x600003206120, L_0x6000002a23a0;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d40c98;
p0x7fcf32d41118 .port I0x600003206120, L_0x6000002a2620;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d41118;
p0x7fcf32d41538 .port I0x600003206120, L_0x6000002a28a0;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d41538;
p0x7fcf32d41958 .port I0x600003206120, L_0x6000002a2b20;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d41958;
p0x7fcf32d41d78 .port I0x600003206120, L_0x6000002a2da0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d41d78;
p0x7fcf32d42198 .port I0x600003206120, L_0x6000002a3020;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d42198;
p0x7fcf32d425b8 .port I0x600003206120, L_0x6000002a32a0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d425b8;
p0x7fcf32d429d8 .port I0x600003206120, L_0x6000002a3520;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d429d8;
p0x7fcf32d42df8 .port I0x600003206120, L_0x6000002a37a0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d42df8;
p0x7fcf32d43218 .port I0x600003206120, L_0x6000002a3a20;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d43218;
p0x7fcf32d43638 .port I0x600003206120, L_0x6000002a3ca0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d43638;
p0x7fcf32d43a58 .port I0x600003206120, L_0x6000002a3f20;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d43a58;
p0x7fcf32d43e78 .port I0x600003206120, L_0x6000002a41e0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d43e78;
p0x7fcf32d44298 .port I0x600003206120, L_0x6000002a4460;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d44298;
p0x7fcf32d446b8 .port I0x600003206120, L_0x6000002a46e0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d446b8;
p0x7fcf32d44ad8 .port I0x600003206120, L_0x6000002a4960;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d44ad8;
p0x7fcf32d40cc8 .port I0x60000321dfe0, L_0x6000002a24e0;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d40cc8;
p0x7fcf32d41148 .port I0x60000321dfe0, L_0x6000002a2760;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d41148;
p0x7fcf32d41568 .port I0x60000321dfe0, L_0x6000002a29e0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d41568;
p0x7fcf32d41988 .port I0x60000321dfe0, L_0x6000002a2c60;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d41988;
p0x7fcf32d41da8 .port I0x60000321dfe0, L_0x6000002a2ee0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d41da8;
p0x7fcf32d421c8 .port I0x60000321dfe0, L_0x6000002a3160;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d421c8;
p0x7fcf32d425e8 .port I0x60000321dfe0, L_0x6000002a33e0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d425e8;
p0x7fcf32d42a08 .port I0x60000321dfe0, L_0x6000002a3660;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d42a08;
p0x7fcf32d42e28 .port I0x60000321dfe0, L_0x6000002a38e0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d42e28;
p0x7fcf32d43248 .port I0x60000321dfe0, L_0x6000002a3b60;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d43248;
p0x7fcf32d43668 .port I0x60000321dfe0, L_0x6000002a3de0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d43668;
p0x7fcf32d43a88 .port I0x60000321dfe0, L_0x6000002a40a0;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d43a88;
p0x7fcf32d43ea8 .port I0x60000321dfe0, L_0x6000002a4320;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d43ea8;
p0x7fcf32d442c8 .port I0x60000321dfe0, L_0x6000002a45a0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d442c8;
p0x7fcf32d446e8 .port I0x60000321dfe0, L_0x6000002a4820;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d446e8;
p0x7fcf32d44b08 .port I0x60000321dfe0, L_0x6000002a4aa0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d44b08;
S_0x7fcf32aa42c0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041db0f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d40c98;  1 drivers, strength-aware
v0x6000041db180_0 .net8 "Bitline2", 0 0, p0x7fcf32d40cc8;  1 drivers, strength-aware
v0x6000041db210_0 .net "D", 0 0, L_0x6000002a4b40;  1 drivers
v0x6000041db2a0_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041db330_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041db3c0_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041db450_0 .net *"_ivl_0", 0 0, L_0x6000002a2300;  1 drivers
o0x7fcf32d40d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041db4e0_0 name=_ivl_2
v0x6000041db570_0 .net *"_ivl_6", 0 0, L_0x6000002a2440;  1 drivers
o0x7fcf32d40de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041db600_0 name=_ivl_8
v0x6000041db690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041db720_0 .net "dffOut", 0 0, v0x6000041dafd0_0;  1 drivers
v0x6000041db7b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a2300 .functor MUXZ 1, v0x6000041dafd0_0, L_0x6000002a4b40, L_0x600000298b40, C4<>;
L_0x6000002a23a0 .functor MUXZ 1, o0x7fcf32d40d88, L_0x6000002a2300, L_0x6000002995e0, C4<>;
L_0x6000002a2440 .functor MUXZ 1, v0x6000041dafd0_0, L_0x6000002a4b40, L_0x600000298b40, C4<>;
L_0x6000002a24e0 .functor MUXZ 1, o0x7fcf32d40de8, L_0x6000002a2440, L_0x600000299f40, C4<>;
S_0x7fcf32aa4430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa42c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041dad90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dae20_0 .net "d", 0 0, L_0x6000002a4b40;  alias, 1 drivers
v0x6000041daeb0_0 .net "q", 0 0, v0x6000041dafd0_0;  alias, 1 drivers
v0x6000041daf40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041dafd0_0 .var "state", 0 0;
v0x6000041db060_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa45a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041dbba0_0 .net8 "Bitline1", 0 0, p0x7fcf32d41118;  1 drivers, strength-aware
v0x6000041dbc30_0 .net8 "Bitline2", 0 0, p0x7fcf32d41148;  1 drivers, strength-aware
v0x6000041dbcc0_0 .net "D", 0 0, L_0x6000002a4be0;  1 drivers
v0x6000041dbd50_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041dbde0_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041dbe70_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041dbf00_0 .net *"_ivl_0", 0 0, L_0x6000002a2580;  1 drivers
o0x7fcf32d411a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041dc000_0 name=_ivl_2
v0x6000041dc090_0 .net *"_ivl_6", 0 0, L_0x6000002a26c0;  1 drivers
o0x7fcf32d41208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041dc120_0 name=_ivl_8
v0x6000041dc1b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dc240_0 .net "dffOut", 0 0, v0x6000041dba80_0;  1 drivers
v0x6000041dc2d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a2580 .functor MUXZ 1, v0x6000041dba80_0, L_0x6000002a4be0, L_0x600000298b40, C4<>;
L_0x6000002a2620 .functor MUXZ 1, o0x7fcf32d411a8, L_0x6000002a2580, L_0x6000002995e0, C4<>;
L_0x6000002a26c0 .functor MUXZ 1, v0x6000041dba80_0, L_0x6000002a4be0, L_0x600000298b40, C4<>;
L_0x6000002a2760 .functor MUXZ 1, o0x7fcf32d41208, L_0x6000002a26c0, L_0x600000299f40, C4<>;
S_0x7fcf32aa4710 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa45a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041db840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041db8d0_0 .net "d", 0 0, L_0x6000002a4be0;  alias, 1 drivers
v0x6000041db960_0 .net "q", 0 0, v0x6000041dba80_0;  alias, 1 drivers
v0x6000041db9f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041dba80_0 .var "state", 0 0;
v0x6000041dbb10_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa4880 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041dc6c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d41538;  1 drivers, strength-aware
v0x6000041dc750_0 .net8 "Bitline2", 0 0, p0x7fcf32d41568;  1 drivers, strength-aware
v0x6000041dc7e0_0 .net "D", 0 0, L_0x6000002a4c80;  1 drivers
v0x6000041dc870_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041dc900_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041dc990_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041dca20_0 .net *"_ivl_0", 0 0, L_0x6000002a2800;  1 drivers
o0x7fcf32d415c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041dcab0_0 name=_ivl_2
v0x6000041dcb40_0 .net *"_ivl_6", 0 0, L_0x6000002a2940;  1 drivers
o0x7fcf32d41628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041dcbd0_0 name=_ivl_8
v0x6000041dcc60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dccf0_0 .net "dffOut", 0 0, v0x6000041dc5a0_0;  1 drivers
v0x6000041dcd80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a2800 .functor MUXZ 1, v0x6000041dc5a0_0, L_0x6000002a4c80, L_0x600000298b40, C4<>;
L_0x6000002a28a0 .functor MUXZ 1, o0x7fcf32d415c8, L_0x6000002a2800, L_0x6000002995e0, C4<>;
L_0x6000002a2940 .functor MUXZ 1, v0x6000041dc5a0_0, L_0x6000002a4c80, L_0x600000298b40, C4<>;
L_0x6000002a29e0 .functor MUXZ 1, o0x7fcf32d41628, L_0x6000002a2940, L_0x600000299f40, C4<>;
S_0x7fcf32aa49f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa4880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041dc360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dc3f0_0 .net "d", 0 0, L_0x6000002a4c80;  alias, 1 drivers
v0x6000041dc480_0 .net "q", 0 0, v0x6000041dc5a0_0;  alias, 1 drivers
v0x6000041dc510_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041dc5a0_0 .var "state", 0 0;
v0x6000041dc630_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa4b60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041dd170_0 .net8 "Bitline1", 0 0, p0x7fcf32d41958;  1 drivers, strength-aware
v0x6000041dd200_0 .net8 "Bitline2", 0 0, p0x7fcf32d41988;  1 drivers, strength-aware
v0x6000041dd290_0 .net "D", 0 0, L_0x6000002a4d20;  1 drivers
v0x6000041dd320_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041dd3b0_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041dd440_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041dd4d0_0 .net *"_ivl_0", 0 0, L_0x6000002a2a80;  1 drivers
o0x7fcf32d419e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041dd560_0 name=_ivl_2
v0x6000041dd5f0_0 .net *"_ivl_6", 0 0, L_0x6000002a2bc0;  1 drivers
o0x7fcf32d41a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041dd680_0 name=_ivl_8
v0x6000041dd710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dd7a0_0 .net "dffOut", 0 0, v0x6000041dd050_0;  1 drivers
v0x6000041dd830_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a2a80 .functor MUXZ 1, v0x6000041dd050_0, L_0x6000002a4d20, L_0x600000298b40, C4<>;
L_0x6000002a2b20 .functor MUXZ 1, o0x7fcf32d419e8, L_0x6000002a2a80, L_0x6000002995e0, C4<>;
L_0x6000002a2bc0 .functor MUXZ 1, v0x6000041dd050_0, L_0x6000002a4d20, L_0x600000298b40, C4<>;
L_0x6000002a2c60 .functor MUXZ 1, o0x7fcf32d41a48, L_0x6000002a2bc0, L_0x600000299f40, C4<>;
S_0x7fcf32aa4cd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa4b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041dce10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dcea0_0 .net "d", 0 0, L_0x6000002a4d20;  alias, 1 drivers
v0x6000041dcf30_0 .net "q", 0 0, v0x6000041dd050_0;  alias, 1 drivers
v0x6000041dcfc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041dd050_0 .var "state", 0 0;
v0x6000041dd0e0_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa4e40 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ddc20_0 .net8 "Bitline1", 0 0, p0x7fcf32d41d78;  1 drivers, strength-aware
v0x6000041ddcb0_0 .net8 "Bitline2", 0 0, p0x7fcf32d41da8;  1 drivers, strength-aware
v0x6000041ddd40_0 .net "D", 0 0, L_0x6000002a4dc0;  1 drivers
v0x6000041dddd0_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041dde60_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041ddef0_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041ddf80_0 .net *"_ivl_0", 0 0, L_0x6000002a2d00;  1 drivers
o0x7fcf32d41e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041de010_0 name=_ivl_2
v0x6000041de0a0_0 .net *"_ivl_6", 0 0, L_0x6000002a2e40;  1 drivers
o0x7fcf32d41e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041de130_0 name=_ivl_8
v0x6000041de1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041de250_0 .net "dffOut", 0 0, v0x6000041ddb00_0;  1 drivers
v0x6000041de2e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a2d00 .functor MUXZ 1, v0x6000041ddb00_0, L_0x6000002a4dc0, L_0x600000298b40, C4<>;
L_0x6000002a2da0 .functor MUXZ 1, o0x7fcf32d41e08, L_0x6000002a2d00, L_0x6000002995e0, C4<>;
L_0x6000002a2e40 .functor MUXZ 1, v0x6000041ddb00_0, L_0x6000002a4dc0, L_0x600000298b40, C4<>;
L_0x6000002a2ee0 .functor MUXZ 1, o0x7fcf32d41e68, L_0x6000002a2e40, L_0x600000299f40, C4<>;
S_0x7fcf32aa4fb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa4e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041dd8c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041dd950_0 .net "d", 0 0, L_0x6000002a4dc0;  alias, 1 drivers
v0x6000041dd9e0_0 .net "q", 0 0, v0x6000041ddb00_0;  alias, 1 drivers
v0x6000041dda70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ddb00_0 .var "state", 0 0;
v0x6000041ddb90_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa5120 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041de6d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d42198;  1 drivers, strength-aware
v0x6000041de760_0 .net8 "Bitline2", 0 0, p0x7fcf32d421c8;  1 drivers, strength-aware
v0x6000041de7f0_0 .net "D", 0 0, L_0x6000002a4e60;  1 drivers
v0x6000041de880_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041de910_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041de9a0_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041dea30_0 .net *"_ivl_0", 0 0, L_0x6000002a2f80;  1 drivers
o0x7fcf32d42228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041deac0_0 name=_ivl_2
v0x6000041deb50_0 .net *"_ivl_6", 0 0, L_0x6000002a30c0;  1 drivers
o0x7fcf32d42288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041debe0_0 name=_ivl_8
v0x6000041dec70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ded00_0 .net "dffOut", 0 0, v0x6000041de5b0_0;  1 drivers
v0x6000041ded90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a2f80 .functor MUXZ 1, v0x6000041de5b0_0, L_0x6000002a4e60, L_0x600000298b40, C4<>;
L_0x6000002a3020 .functor MUXZ 1, o0x7fcf32d42228, L_0x6000002a2f80, L_0x6000002995e0, C4<>;
L_0x6000002a30c0 .functor MUXZ 1, v0x6000041de5b0_0, L_0x6000002a4e60, L_0x600000298b40, C4<>;
L_0x6000002a3160 .functor MUXZ 1, o0x7fcf32d42288, L_0x6000002a30c0, L_0x600000299f40, C4<>;
S_0x7fcf32aa5290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa5120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041de370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041de400_0 .net "d", 0 0, L_0x6000002a4e60;  alias, 1 drivers
v0x6000041de490_0 .net "q", 0 0, v0x6000041de5b0_0;  alias, 1 drivers
v0x6000041de520_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041de5b0_0 .var "state", 0 0;
v0x6000041de640_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa5400 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041df180_0 .net8 "Bitline1", 0 0, p0x7fcf32d425b8;  1 drivers, strength-aware
v0x6000041df210_0 .net8 "Bitline2", 0 0, p0x7fcf32d425e8;  1 drivers, strength-aware
v0x6000041df2a0_0 .net "D", 0 0, L_0x6000002a4f00;  1 drivers
v0x6000041df330_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041df3c0_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041df450_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041df4e0_0 .net *"_ivl_0", 0 0, L_0x6000002a3200;  1 drivers
o0x7fcf32d42648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041df570_0 name=_ivl_2
v0x6000041df600_0 .net *"_ivl_6", 0 0, L_0x6000002a3340;  1 drivers
o0x7fcf32d426a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041df690_0 name=_ivl_8
v0x6000041df720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041df7b0_0 .net "dffOut", 0 0, v0x6000041df060_0;  1 drivers
v0x6000041df840_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a3200 .functor MUXZ 1, v0x6000041df060_0, L_0x6000002a4f00, L_0x600000298b40, C4<>;
L_0x6000002a32a0 .functor MUXZ 1, o0x7fcf32d42648, L_0x6000002a3200, L_0x6000002995e0, C4<>;
L_0x6000002a3340 .functor MUXZ 1, v0x6000041df060_0, L_0x6000002a4f00, L_0x600000298b40, C4<>;
L_0x6000002a33e0 .functor MUXZ 1, o0x7fcf32d426a8, L_0x6000002a3340, L_0x600000299f40, C4<>;
S_0x7fcf32aa5570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa5400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041dee20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041deeb0_0 .net "d", 0 0, L_0x6000002a4f00;  alias, 1 drivers
v0x6000041def40_0 .net "q", 0 0, v0x6000041df060_0;  alias, 1 drivers
v0x6000041defd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041df060_0 .var "state", 0 0;
v0x6000041df0f0_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa56e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041dfc30_0 .net8 "Bitline1", 0 0, p0x7fcf32d429d8;  1 drivers, strength-aware
v0x6000041dfcc0_0 .net8 "Bitline2", 0 0, p0x7fcf32d42a08;  1 drivers, strength-aware
v0x6000041dfd50_0 .net "D", 0 0, L_0x6000002a4fa0;  1 drivers
v0x6000041dfde0_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041dfe70_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041dff00_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d0000_0 .net *"_ivl_0", 0 0, L_0x6000002a3480;  1 drivers
o0x7fcf32d42a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d0090_0 name=_ivl_2
v0x6000041d0120_0 .net *"_ivl_6", 0 0, L_0x6000002a35c0;  1 drivers
o0x7fcf32d42ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d01b0_0 name=_ivl_8
v0x6000041d0240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d02d0_0 .net "dffOut", 0 0, v0x6000041dfb10_0;  1 drivers
v0x6000041d0360_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a3480 .functor MUXZ 1, v0x6000041dfb10_0, L_0x6000002a4fa0, L_0x600000298b40, C4<>;
L_0x6000002a3520 .functor MUXZ 1, o0x7fcf32d42a68, L_0x6000002a3480, L_0x6000002995e0, C4<>;
L_0x6000002a35c0 .functor MUXZ 1, v0x6000041dfb10_0, L_0x6000002a4fa0, L_0x600000298b40, C4<>;
L_0x6000002a3660 .functor MUXZ 1, o0x7fcf32d42ac8, L_0x6000002a35c0, L_0x600000299f40, C4<>;
S_0x7fcf32aa5850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa56e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041df8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041df960_0 .net "d", 0 0, L_0x6000002a4fa0;  alias, 1 drivers
v0x6000041df9f0_0 .net "q", 0 0, v0x6000041dfb10_0;  alias, 1 drivers
v0x6000041dfa80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041dfb10_0 .var "state", 0 0;
v0x6000041dfba0_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa59c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d0750_0 .net8 "Bitline1", 0 0, p0x7fcf32d42df8;  1 drivers, strength-aware
v0x6000041d07e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d42e28;  1 drivers, strength-aware
v0x6000041d0870_0 .net "D", 0 0, L_0x6000002a5040;  1 drivers
v0x6000041d0900_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d0990_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d0a20_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d0ab0_0 .net *"_ivl_0", 0 0, L_0x6000002a3700;  1 drivers
o0x7fcf32d42e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d0b40_0 name=_ivl_2
v0x6000041d0bd0_0 .net *"_ivl_6", 0 0, L_0x6000002a3840;  1 drivers
o0x7fcf32d42ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d0c60_0 name=_ivl_8
v0x6000041d0cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d0d80_0 .net "dffOut", 0 0, v0x6000041d0630_0;  1 drivers
v0x6000041d0e10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a3700 .functor MUXZ 1, v0x6000041d0630_0, L_0x6000002a5040, L_0x600000298b40, C4<>;
L_0x6000002a37a0 .functor MUXZ 1, o0x7fcf32d42e88, L_0x6000002a3700, L_0x6000002995e0, C4<>;
L_0x6000002a3840 .functor MUXZ 1, v0x6000041d0630_0, L_0x6000002a5040, L_0x600000298b40, C4<>;
L_0x6000002a38e0 .functor MUXZ 1, o0x7fcf32d42ee8, L_0x6000002a3840, L_0x600000299f40, C4<>;
S_0x7fcf32aa5b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa59c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d03f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d0480_0 .net "d", 0 0, L_0x6000002a5040;  alias, 1 drivers
v0x6000041d0510_0 .net "q", 0 0, v0x6000041d0630_0;  alias, 1 drivers
v0x6000041d05a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d0630_0 .var "state", 0 0;
v0x6000041d06c0_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa5ea0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d1200_0 .net8 "Bitline1", 0 0, p0x7fcf32d43218;  1 drivers, strength-aware
v0x6000041d1290_0 .net8 "Bitline2", 0 0, p0x7fcf32d43248;  1 drivers, strength-aware
v0x6000041d1320_0 .net "D", 0 0, L_0x6000002a50e0;  1 drivers
v0x6000041d13b0_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d1440_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d14d0_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d1560_0 .net *"_ivl_0", 0 0, L_0x6000002a3980;  1 drivers
o0x7fcf32d432a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d15f0_0 name=_ivl_2
v0x6000041d1680_0 .net *"_ivl_6", 0 0, L_0x6000002a3ac0;  1 drivers
o0x7fcf32d43308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d1710_0 name=_ivl_8
v0x6000041d17a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d1830_0 .net "dffOut", 0 0, v0x6000041d10e0_0;  1 drivers
v0x6000041d18c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a3980 .functor MUXZ 1, v0x6000041d10e0_0, L_0x6000002a50e0, L_0x600000298b40, C4<>;
L_0x6000002a3a20 .functor MUXZ 1, o0x7fcf32d432a8, L_0x6000002a3980, L_0x6000002995e0, C4<>;
L_0x6000002a3ac0 .functor MUXZ 1, v0x6000041d10e0_0, L_0x6000002a50e0, L_0x600000298b40, C4<>;
L_0x6000002a3b60 .functor MUXZ 1, o0x7fcf32d43308, L_0x6000002a3ac0, L_0x600000299f40, C4<>;
S_0x7fcf32aa6010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa5ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d0ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d0f30_0 .net "d", 0 0, L_0x6000002a50e0;  alias, 1 drivers
v0x6000041d0fc0_0 .net "q", 0 0, v0x6000041d10e0_0;  alias, 1 drivers
v0x6000041d1050_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d10e0_0 .var "state", 0 0;
v0x6000041d1170_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa6180 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d1cb0_0 .net8 "Bitline1", 0 0, p0x7fcf32d43638;  1 drivers, strength-aware
v0x6000041d1d40_0 .net8 "Bitline2", 0 0, p0x7fcf32d43668;  1 drivers, strength-aware
v0x6000041d1dd0_0 .net "D", 0 0, L_0x6000002a5180;  1 drivers
v0x6000041d1e60_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d1ef0_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d1f80_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d2010_0 .net *"_ivl_0", 0 0, L_0x6000002a3c00;  1 drivers
o0x7fcf32d436c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d20a0_0 name=_ivl_2
v0x6000041d2130_0 .net *"_ivl_6", 0 0, L_0x6000002a3d40;  1 drivers
o0x7fcf32d43728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d21c0_0 name=_ivl_8
v0x6000041d2250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d22e0_0 .net "dffOut", 0 0, v0x6000041d1b90_0;  1 drivers
v0x6000041d2370_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a3c00 .functor MUXZ 1, v0x6000041d1b90_0, L_0x6000002a5180, L_0x600000298b40, C4<>;
L_0x6000002a3ca0 .functor MUXZ 1, o0x7fcf32d436c8, L_0x6000002a3c00, L_0x6000002995e0, C4<>;
L_0x6000002a3d40 .functor MUXZ 1, v0x6000041d1b90_0, L_0x6000002a5180, L_0x600000298b40, C4<>;
L_0x6000002a3de0 .functor MUXZ 1, o0x7fcf32d43728, L_0x6000002a3d40, L_0x600000299f40, C4<>;
S_0x7fcf32aa62f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa6180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d1950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d19e0_0 .net "d", 0 0, L_0x6000002a5180;  alias, 1 drivers
v0x6000041d1a70_0 .net "q", 0 0, v0x6000041d1b90_0;  alias, 1 drivers
v0x6000041d1b00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d1b90_0 .var "state", 0 0;
v0x6000041d1c20_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa6460 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d2760_0 .net8 "Bitline1", 0 0, p0x7fcf32d43a58;  1 drivers, strength-aware
v0x6000041d27f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d43a88;  1 drivers, strength-aware
v0x6000041d2880_0 .net "D", 0 0, L_0x6000002a5220;  1 drivers
v0x6000041d2910_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d29a0_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d2a30_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d2ac0_0 .net *"_ivl_0", 0 0, L_0x6000002a3e80;  1 drivers
o0x7fcf32d43ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d2b50_0 name=_ivl_2
v0x6000041d2be0_0 .net *"_ivl_6", 0 0, L_0x6000002a4000;  1 drivers
o0x7fcf32d43b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d2c70_0 name=_ivl_8
v0x6000041d2d00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d2d90_0 .net "dffOut", 0 0, v0x6000041d2640_0;  1 drivers
v0x6000041d2e20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a3e80 .functor MUXZ 1, v0x6000041d2640_0, L_0x6000002a5220, L_0x600000298b40, C4<>;
L_0x6000002a3f20 .functor MUXZ 1, o0x7fcf32d43ae8, L_0x6000002a3e80, L_0x6000002995e0, C4<>;
L_0x6000002a4000 .functor MUXZ 1, v0x6000041d2640_0, L_0x6000002a5220, L_0x600000298b40, C4<>;
L_0x6000002a40a0 .functor MUXZ 1, o0x7fcf32d43b48, L_0x6000002a4000, L_0x600000299f40, C4<>;
S_0x7fcf32aa65d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa6460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d2400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d2490_0 .net "d", 0 0, L_0x6000002a5220;  alias, 1 drivers
v0x6000041d2520_0 .net "q", 0 0, v0x6000041d2640_0;  alias, 1 drivers
v0x6000041d25b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d2640_0 .var "state", 0 0;
v0x6000041d26d0_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa6740 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d3210_0 .net8 "Bitline1", 0 0, p0x7fcf32d43e78;  1 drivers, strength-aware
v0x6000041d32a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d43ea8;  1 drivers, strength-aware
v0x6000041d3330_0 .net "D", 0 0, L_0x6000002a52c0;  1 drivers
v0x6000041d33c0_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d3450_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d34e0_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d3570_0 .net *"_ivl_0", 0 0, L_0x6000002a4140;  1 drivers
o0x7fcf32d43f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d3600_0 name=_ivl_2
v0x6000041d3690_0 .net *"_ivl_6", 0 0, L_0x6000002a4280;  1 drivers
o0x7fcf32d43f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d3720_0 name=_ivl_8
v0x6000041d37b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d3840_0 .net "dffOut", 0 0, v0x6000041d30f0_0;  1 drivers
v0x6000041d38d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a4140 .functor MUXZ 1, v0x6000041d30f0_0, L_0x6000002a52c0, L_0x600000298b40, C4<>;
L_0x6000002a41e0 .functor MUXZ 1, o0x7fcf32d43f08, L_0x6000002a4140, L_0x6000002995e0, C4<>;
L_0x6000002a4280 .functor MUXZ 1, v0x6000041d30f0_0, L_0x6000002a52c0, L_0x600000298b40, C4<>;
L_0x6000002a4320 .functor MUXZ 1, o0x7fcf32d43f68, L_0x6000002a4280, L_0x600000299f40, C4<>;
S_0x7fcf32aa68b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa6740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d2eb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d2f40_0 .net "d", 0 0, L_0x6000002a52c0;  alias, 1 drivers
v0x6000041d2fd0_0 .net "q", 0 0, v0x6000041d30f0_0;  alias, 1 drivers
v0x6000041d3060_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d30f0_0 .var "state", 0 0;
v0x6000041d3180_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa6a20 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d3cc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d44298;  1 drivers, strength-aware
v0x6000041d3d50_0 .net8 "Bitline2", 0 0, p0x7fcf32d442c8;  1 drivers, strength-aware
v0x6000041d3de0_0 .net "D", 0 0, L_0x6000002a5360;  1 drivers
v0x6000041d3e70_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d3f00_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d4000_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d4090_0 .net *"_ivl_0", 0 0, L_0x6000002a43c0;  1 drivers
o0x7fcf32d44328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d4120_0 name=_ivl_2
v0x6000041d41b0_0 .net *"_ivl_6", 0 0, L_0x6000002a4500;  1 drivers
o0x7fcf32d44388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d4240_0 name=_ivl_8
v0x6000041d42d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d4360_0 .net "dffOut", 0 0, v0x6000041d3ba0_0;  1 drivers
v0x6000041d43f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a43c0 .functor MUXZ 1, v0x6000041d3ba0_0, L_0x6000002a5360, L_0x600000298b40, C4<>;
L_0x6000002a4460 .functor MUXZ 1, o0x7fcf32d44328, L_0x6000002a43c0, L_0x6000002995e0, C4<>;
L_0x6000002a4500 .functor MUXZ 1, v0x6000041d3ba0_0, L_0x6000002a5360, L_0x600000298b40, C4<>;
L_0x6000002a45a0 .functor MUXZ 1, o0x7fcf32d44388, L_0x6000002a4500, L_0x600000299f40, C4<>;
S_0x7fcf32aa6b90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa6a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d3960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d39f0_0 .net "d", 0 0, L_0x6000002a5360;  alias, 1 drivers
v0x6000041d3a80_0 .net "q", 0 0, v0x6000041d3ba0_0;  alias, 1 drivers
v0x6000041d3b10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d3ba0_0 .var "state", 0 0;
v0x6000041d3c30_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa6d00 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d47e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d446b8;  1 drivers, strength-aware
v0x6000041d4870_0 .net8 "Bitline2", 0 0, p0x7fcf32d446e8;  1 drivers, strength-aware
v0x6000041d4900_0 .net "D", 0 0, L_0x6000002a5400;  1 drivers
v0x6000041d4990_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d4a20_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d4ab0_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d4b40_0 .net *"_ivl_0", 0 0, L_0x6000002a4640;  1 drivers
o0x7fcf32d44748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d4bd0_0 name=_ivl_2
v0x6000041d4c60_0 .net *"_ivl_6", 0 0, L_0x6000002a4780;  1 drivers
o0x7fcf32d447a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d4cf0_0 name=_ivl_8
v0x6000041d4d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d4e10_0 .net "dffOut", 0 0, v0x6000041d46c0_0;  1 drivers
v0x6000041d4ea0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a4640 .functor MUXZ 1, v0x6000041d46c0_0, L_0x6000002a5400, L_0x600000298b40, C4<>;
L_0x6000002a46e0 .functor MUXZ 1, o0x7fcf32d44748, L_0x6000002a4640, L_0x6000002995e0, C4<>;
L_0x6000002a4780 .functor MUXZ 1, v0x6000041d46c0_0, L_0x6000002a5400, L_0x600000298b40, C4<>;
L_0x6000002a4820 .functor MUXZ 1, o0x7fcf32d447a8, L_0x6000002a4780, L_0x600000299f40, C4<>;
S_0x7fcf32aa6e70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d4480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d4510_0 .net "d", 0 0, L_0x6000002a5400;  alias, 1 drivers
v0x6000041d45a0_0 .net "q", 0 0, v0x6000041d46c0_0;  alias, 1 drivers
v0x6000041d4630_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d46c0_0 .var "state", 0 0;
v0x6000041d4750_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa6fe0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d5290_0 .net8 "Bitline1", 0 0, p0x7fcf32d44ad8;  1 drivers, strength-aware
v0x6000041d5320_0 .net8 "Bitline2", 0 0, p0x7fcf32d44b08;  1 drivers, strength-aware
v0x6000041d53b0_0 .net "D", 0 0, L_0x6000002a54a0;  1 drivers
v0x6000041d5440_0 .net "ReadEnable1", 0 0, L_0x6000002995e0;  alias, 1 drivers
v0x6000041d54d0_0 .net "ReadEnable2", 0 0, L_0x600000299f40;  alias, 1 drivers
v0x6000041d5560_0 .net "WriteEnable", 0 0, L_0x600000298b40;  alias, 1 drivers
v0x6000041d55f0_0 .net *"_ivl_0", 0 0, L_0x6000002a48c0;  1 drivers
o0x7fcf32d44b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d5680_0 name=_ivl_2
v0x6000041d5710_0 .net *"_ivl_6", 0 0, L_0x6000002a4a00;  1 drivers
o0x7fcf32d44bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d57a0_0 name=_ivl_8
v0x6000041d5830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d58c0_0 .net "dffOut", 0 0, v0x6000041d5170_0;  1 drivers
v0x6000041d5950_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a48c0 .functor MUXZ 1, v0x6000041d5170_0, L_0x6000002a54a0, L_0x600000298b40, C4<>;
L_0x6000002a4960 .functor MUXZ 1, o0x7fcf32d44b68, L_0x6000002a48c0, L_0x6000002995e0, C4<>;
L_0x6000002a4a00 .functor MUXZ 1, v0x6000041d5170_0, L_0x6000002a54a0, L_0x600000298b40, C4<>;
L_0x6000002a4aa0 .functor MUXZ 1, o0x7fcf32d44bc8, L_0x6000002a4a00, L_0x600000299f40, C4<>;
S_0x7fcf32aa7150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa6fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d4f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d4fc0_0 .net "d", 0 0, L_0x6000002a54a0;  alias, 1 drivers
v0x6000041d5050_0 .net "q", 0 0, v0x6000041d5170_0;  alias, 1 drivers
v0x6000041d50e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d5170_0 .var "state", 0 0;
v0x6000041d5200_0 .net "wen", 0 0, L_0x600000298b40;  alias, 1 drivers
S_0x7fcf32aa5ca0 .scope module, "regArray[4]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041a0ab0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041a0b40_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041a0bd0_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x6000041a0c60_0 .net "ReadEnable1", 0 0, L_0x600000299680;  1 drivers
v0x6000041a0cf0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  1 drivers
v0x6000041a0d80_0 .net "WriteReg", 0 0, L_0x600000298be0;  1 drivers
v0x6000041a0e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a0ea0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a7d40 .part L_0x600000578140, 0, 1;
L_0x6000002a7de0 .part L_0x600000578140, 1, 1;
L_0x6000002a7e80 .part L_0x600000578140, 2, 1;
L_0x6000002a7f20 .part L_0x600000578140, 3, 1;
L_0x6000002b8000 .part L_0x600000578140, 4, 1;
L_0x6000002b80a0 .part L_0x600000578140, 5, 1;
L_0x6000002b8140 .part L_0x600000578140, 6, 1;
L_0x6000002b81e0 .part L_0x600000578140, 7, 1;
L_0x6000002b8280 .part L_0x600000578140, 8, 1;
L_0x6000002b8320 .part L_0x600000578140, 9, 1;
L_0x6000002b83c0 .part L_0x600000578140, 10, 1;
L_0x6000002b8460 .part L_0x600000578140, 11, 1;
L_0x6000002b8500 .part L_0x600000578140, 12, 1;
L_0x6000002b85a0 .part L_0x600000578140, 13, 1;
L_0x6000002b8640 .part L_0x600000578140, 14, 1;
L_0x6000002b86e0 .part L_0x600000578140, 15, 1;
p0x7fcf32d450a8 .port I0x600003206120, L_0x6000002a55e0;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d450a8;
p0x7fcf32d45528 .port I0x600003206120, L_0x6000002a5860;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d45528;
p0x7fcf32d45948 .port I0x600003206120, L_0x6000002a5ae0;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d45948;
p0x7fcf32d45d68 .port I0x600003206120, L_0x6000002a5d60;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d45d68;
p0x7fcf32d46188 .port I0x600003206120, L_0x6000002a5fe0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d46188;
p0x7fcf32d465a8 .port I0x600003206120, L_0x6000002a6260;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d465a8;
p0x7fcf32d469c8 .port I0x600003206120, L_0x6000002a64e0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d469c8;
p0x7fcf32d46de8 .port I0x600003206120, L_0x6000002a6760;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d46de8;
p0x7fcf32d47208 .port I0x600003206120, L_0x6000002a69e0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d47208;
p0x7fcf32d47628 .port I0x600003206120, L_0x6000002a6c60;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d47628;
p0x7fcf32d47a48 .port I0x600003206120, L_0x6000002a6ee0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d47a48;
p0x7fcf32d47e68 .port I0x600003206120, L_0x6000002a7160;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d47e68;
p0x7fcf32d48288 .port I0x600003206120, L_0x6000002a73e0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d48288;
p0x7fcf32d486a8 .port I0x600003206120, L_0x6000002a7660;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d486a8;
p0x7fcf32d48ac8 .port I0x600003206120, L_0x6000002a78e0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d48ac8;
p0x7fcf32d48ee8 .port I0x600003206120, L_0x6000002a7b60;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d48ee8;
p0x7fcf32d450d8 .port I0x60000321dfe0, L_0x6000002a5720;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d450d8;
p0x7fcf32d45558 .port I0x60000321dfe0, L_0x6000002a59a0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d45558;
p0x7fcf32d45978 .port I0x60000321dfe0, L_0x6000002a5c20;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d45978;
p0x7fcf32d45d98 .port I0x60000321dfe0, L_0x6000002a5ea0;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d45d98;
p0x7fcf32d461b8 .port I0x60000321dfe0, L_0x6000002a6120;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d461b8;
p0x7fcf32d465d8 .port I0x60000321dfe0, L_0x6000002a63a0;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d465d8;
p0x7fcf32d469f8 .port I0x60000321dfe0, L_0x6000002a6620;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d469f8;
p0x7fcf32d46e18 .port I0x60000321dfe0, L_0x6000002a68a0;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d46e18;
p0x7fcf32d47238 .port I0x60000321dfe0, L_0x6000002a6b20;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d47238;
p0x7fcf32d47658 .port I0x60000321dfe0, L_0x6000002a6da0;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d47658;
p0x7fcf32d47a78 .port I0x60000321dfe0, L_0x6000002a7020;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d47a78;
p0x7fcf32d47e98 .port I0x60000321dfe0, L_0x6000002a72a0;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d47e98;
p0x7fcf32d482b8 .port I0x60000321dfe0, L_0x6000002a7520;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d482b8;
p0x7fcf32d486d8 .port I0x60000321dfe0, L_0x6000002a77a0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d486d8;
p0x7fcf32d48af8 .port I0x60000321dfe0, L_0x6000002a7a20;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d48af8;
p0x7fcf32d48f18 .port I0x60000321dfe0, L_0x6000002a7ca0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d48f18;
S_0x7fcf32aa76c0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d61c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d450a8;  1 drivers, strength-aware
v0x6000041d6250_0 .net8 "Bitline2", 0 0, p0x7fcf32d450d8;  1 drivers, strength-aware
v0x6000041d62e0_0 .net "D", 0 0, L_0x6000002a7d40;  1 drivers
v0x6000041d6370_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041d6400_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041d6490_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041d6520_0 .net *"_ivl_0", 0 0, L_0x6000002a5540;  1 drivers
o0x7fcf32d45198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d65b0_0 name=_ivl_2
v0x6000041d6640_0 .net *"_ivl_6", 0 0, L_0x6000002a5680;  1 drivers
o0x7fcf32d451f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d66d0_0 name=_ivl_8
v0x6000041d6760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d67f0_0 .net "dffOut", 0 0, v0x6000041d60a0_0;  1 drivers
v0x6000041d6880_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a5540 .functor MUXZ 1, v0x6000041d60a0_0, L_0x6000002a7d40, L_0x600000298be0, C4<>;
L_0x6000002a55e0 .functor MUXZ 1, o0x7fcf32d45198, L_0x6000002a5540, L_0x600000299680, C4<>;
L_0x6000002a5680 .functor MUXZ 1, v0x6000041d60a0_0, L_0x6000002a7d40, L_0x600000298be0, C4<>;
L_0x6000002a5720 .functor MUXZ 1, o0x7fcf32d451f8, L_0x6000002a5680, L_0x600000299fe0, C4<>;
S_0x7fcf32aa7830 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa76c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d5e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d5ef0_0 .net "d", 0 0, L_0x6000002a7d40;  alias, 1 drivers
v0x6000041d5f80_0 .net "q", 0 0, v0x6000041d60a0_0;  alias, 1 drivers
v0x6000041d6010_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d60a0_0 .var "state", 0 0;
v0x6000041d6130_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa79a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d6c70_0 .net8 "Bitline1", 0 0, p0x7fcf32d45528;  1 drivers, strength-aware
v0x6000041d6d00_0 .net8 "Bitline2", 0 0, p0x7fcf32d45558;  1 drivers, strength-aware
v0x6000041d6d90_0 .net "D", 0 0, L_0x6000002a7de0;  1 drivers
v0x6000041d6e20_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041d6eb0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041d6f40_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041d6fd0_0 .net *"_ivl_0", 0 0, L_0x6000002a57c0;  1 drivers
o0x7fcf32d455b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d7060_0 name=_ivl_2
v0x6000041d70f0_0 .net *"_ivl_6", 0 0, L_0x6000002a5900;  1 drivers
o0x7fcf32d45618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d7180_0 name=_ivl_8
v0x6000041d7210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d72a0_0 .net "dffOut", 0 0, v0x6000041d6b50_0;  1 drivers
v0x6000041d7330_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a57c0 .functor MUXZ 1, v0x6000041d6b50_0, L_0x6000002a7de0, L_0x600000298be0, C4<>;
L_0x6000002a5860 .functor MUXZ 1, o0x7fcf32d455b8, L_0x6000002a57c0, L_0x600000299680, C4<>;
L_0x6000002a5900 .functor MUXZ 1, v0x6000041d6b50_0, L_0x6000002a7de0, L_0x600000298be0, C4<>;
L_0x6000002a59a0 .functor MUXZ 1, o0x7fcf32d45618, L_0x6000002a5900, L_0x600000299fe0, C4<>;
S_0x7fcf32aa7b10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa79a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d6910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d69a0_0 .net "d", 0 0, L_0x6000002a7de0;  alias, 1 drivers
v0x6000041d6a30_0 .net "q", 0 0, v0x6000041d6b50_0;  alias, 1 drivers
v0x6000041d6ac0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d6b50_0 .var "state", 0 0;
v0x6000041d6be0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa7c80 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041d7720_0 .net8 "Bitline1", 0 0, p0x7fcf32d45948;  1 drivers, strength-aware
v0x6000041d77b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d45978;  1 drivers, strength-aware
v0x6000041d7840_0 .net "D", 0 0, L_0x6000002a7e80;  1 drivers
v0x6000041d78d0_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041d7960_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041d79f0_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041d7a80_0 .net *"_ivl_0", 0 0, L_0x6000002a5a40;  1 drivers
o0x7fcf32d459d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d7b10_0 name=_ivl_2
v0x6000041d7ba0_0 .net *"_ivl_6", 0 0, L_0x6000002a5b80;  1 drivers
o0x7fcf32d45a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041d7c30_0 name=_ivl_8
v0x6000041d7cc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d7d50_0 .net "dffOut", 0 0, v0x6000041d7600_0;  1 drivers
v0x6000041d7de0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a5a40 .functor MUXZ 1, v0x6000041d7600_0, L_0x6000002a7e80, L_0x600000298be0, C4<>;
L_0x6000002a5ae0 .functor MUXZ 1, o0x7fcf32d459d8, L_0x6000002a5a40, L_0x600000299680, C4<>;
L_0x6000002a5b80 .functor MUXZ 1, v0x6000041d7600_0, L_0x6000002a7e80, L_0x600000298be0, C4<>;
L_0x6000002a5c20 .functor MUXZ 1, o0x7fcf32d45a38, L_0x6000002a5b80, L_0x600000299fe0, C4<>;
S_0x7fcf32aa7df0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa7c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d73c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d7450_0 .net "d", 0 0, L_0x6000002a7e80;  alias, 1 drivers
v0x6000041d74e0_0 .net "q", 0 0, v0x6000041d7600_0;  alias, 1 drivers
v0x6000041d7570_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041d7600_0 .var "state", 0 0;
v0x6000041d7690_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa7f60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a8240_0 .net8 "Bitline1", 0 0, p0x7fcf32d45d68;  1 drivers, strength-aware
v0x6000041a82d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d45d98;  1 drivers, strength-aware
v0x6000041a8360_0 .net "D", 0 0, L_0x6000002a7f20;  1 drivers
v0x6000041a83f0_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041a8480_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041a8510_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041a85a0_0 .net *"_ivl_0", 0 0, L_0x6000002a5cc0;  1 drivers
o0x7fcf32d45df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a8630_0 name=_ivl_2
v0x6000041a86c0_0 .net *"_ivl_6", 0 0, L_0x6000002a5e00;  1 drivers
o0x7fcf32d45e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a8750_0 name=_ivl_8
v0x6000041a87e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a8870_0 .net "dffOut", 0 0, v0x6000041a8120_0;  1 drivers
v0x6000041a8900_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a5cc0 .functor MUXZ 1, v0x6000041a8120_0, L_0x6000002a7f20, L_0x600000298be0, C4<>;
L_0x6000002a5d60 .functor MUXZ 1, o0x7fcf32d45df8, L_0x6000002a5cc0, L_0x600000299680, C4<>;
L_0x6000002a5e00 .functor MUXZ 1, v0x6000041a8120_0, L_0x6000002a7f20, L_0x600000298be0, C4<>;
L_0x6000002a5ea0 .functor MUXZ 1, o0x7fcf32d45e58, L_0x6000002a5e00, L_0x600000299fe0, C4<>;
S_0x7fcf32aa80d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa7f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041d7e70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041d7f00_0 .net "d", 0 0, L_0x6000002a7f20;  alias, 1 drivers
v0x6000041a8000_0 .net "q", 0 0, v0x6000041a8120_0;  alias, 1 drivers
v0x6000041a8090_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a8120_0 .var "state", 0 0;
v0x6000041a81b0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa8240 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a8cf0_0 .net8 "Bitline1", 0 0, p0x7fcf32d46188;  1 drivers, strength-aware
v0x6000041a8d80_0 .net8 "Bitline2", 0 0, p0x7fcf32d461b8;  1 drivers, strength-aware
v0x6000041a8e10_0 .net "D", 0 0, L_0x6000002b8000;  1 drivers
v0x6000041a8ea0_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041a8f30_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041a8fc0_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041a9050_0 .net *"_ivl_0", 0 0, L_0x6000002a5f40;  1 drivers
o0x7fcf32d46218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a90e0_0 name=_ivl_2
v0x6000041a9170_0 .net *"_ivl_6", 0 0, L_0x6000002a6080;  1 drivers
o0x7fcf32d46278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a9200_0 name=_ivl_8
v0x6000041a9290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a9320_0 .net "dffOut", 0 0, v0x6000041a8bd0_0;  1 drivers
v0x6000041a93b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a5f40 .functor MUXZ 1, v0x6000041a8bd0_0, L_0x6000002b8000, L_0x600000298be0, C4<>;
L_0x6000002a5fe0 .functor MUXZ 1, o0x7fcf32d46218, L_0x6000002a5f40, L_0x600000299680, C4<>;
L_0x6000002a6080 .functor MUXZ 1, v0x6000041a8bd0_0, L_0x6000002b8000, L_0x600000298be0, C4<>;
L_0x6000002a6120 .functor MUXZ 1, o0x7fcf32d46278, L_0x6000002a6080, L_0x600000299fe0, C4<>;
S_0x7fcf32aa83b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa8240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a8990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a8a20_0 .net "d", 0 0, L_0x6000002b8000;  alias, 1 drivers
v0x6000041a8ab0_0 .net "q", 0 0, v0x6000041a8bd0_0;  alias, 1 drivers
v0x6000041a8b40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a8bd0_0 .var "state", 0 0;
v0x6000041a8c60_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa8520 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a97a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d465a8;  1 drivers, strength-aware
v0x6000041a9830_0 .net8 "Bitline2", 0 0, p0x7fcf32d465d8;  1 drivers, strength-aware
v0x6000041a98c0_0 .net "D", 0 0, L_0x6000002b80a0;  1 drivers
v0x6000041a9950_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041a99e0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041a9a70_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041a9b00_0 .net *"_ivl_0", 0 0, L_0x6000002a61c0;  1 drivers
o0x7fcf32d46638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a9b90_0 name=_ivl_2
v0x6000041a9c20_0 .net *"_ivl_6", 0 0, L_0x6000002a6300;  1 drivers
o0x7fcf32d46698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a9cb0_0 name=_ivl_8
v0x6000041a9d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a9dd0_0 .net "dffOut", 0 0, v0x6000041a9680_0;  1 drivers
v0x6000041a9e60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a61c0 .functor MUXZ 1, v0x6000041a9680_0, L_0x6000002b80a0, L_0x600000298be0, C4<>;
L_0x6000002a6260 .functor MUXZ 1, o0x7fcf32d46638, L_0x6000002a61c0, L_0x600000299680, C4<>;
L_0x6000002a6300 .functor MUXZ 1, v0x6000041a9680_0, L_0x6000002b80a0, L_0x600000298be0, C4<>;
L_0x6000002a63a0 .functor MUXZ 1, o0x7fcf32d46698, L_0x6000002a6300, L_0x600000299fe0, C4<>;
S_0x7fcf32aa8690 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa8520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a9440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a94d0_0 .net "d", 0 0, L_0x6000002b80a0;  alias, 1 drivers
v0x6000041a9560_0 .net "q", 0 0, v0x6000041a9680_0;  alias, 1 drivers
v0x6000041a95f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a9680_0 .var "state", 0 0;
v0x6000041a9710_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa8800 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041aa250_0 .net8 "Bitline1", 0 0, p0x7fcf32d469c8;  1 drivers, strength-aware
v0x6000041aa2e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d469f8;  1 drivers, strength-aware
v0x6000041aa370_0 .net "D", 0 0, L_0x6000002b8140;  1 drivers
v0x6000041aa400_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041aa490_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041aa520_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041aa5b0_0 .net *"_ivl_0", 0 0, L_0x6000002a6440;  1 drivers
o0x7fcf32d46a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041aa640_0 name=_ivl_2
v0x6000041aa6d0_0 .net *"_ivl_6", 0 0, L_0x6000002a6580;  1 drivers
o0x7fcf32d46ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041aa760_0 name=_ivl_8
v0x6000041aa7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041aa880_0 .net "dffOut", 0 0, v0x6000041aa130_0;  1 drivers
v0x6000041aa910_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a6440 .functor MUXZ 1, v0x6000041aa130_0, L_0x6000002b8140, L_0x600000298be0, C4<>;
L_0x6000002a64e0 .functor MUXZ 1, o0x7fcf32d46a58, L_0x6000002a6440, L_0x600000299680, C4<>;
L_0x6000002a6580 .functor MUXZ 1, v0x6000041aa130_0, L_0x6000002b8140, L_0x600000298be0, C4<>;
L_0x6000002a6620 .functor MUXZ 1, o0x7fcf32d46ab8, L_0x6000002a6580, L_0x600000299fe0, C4<>;
S_0x7fcf32aa8970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa8800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a9ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a9f80_0 .net "d", 0 0, L_0x6000002b8140;  alias, 1 drivers
v0x6000041aa010_0 .net "q", 0 0, v0x6000041aa130_0;  alias, 1 drivers
v0x6000041aa0a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041aa130_0 .var "state", 0 0;
v0x6000041aa1c0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa8ae0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041aad00_0 .net8 "Bitline1", 0 0, p0x7fcf32d46de8;  1 drivers, strength-aware
v0x6000041aad90_0 .net8 "Bitline2", 0 0, p0x7fcf32d46e18;  1 drivers, strength-aware
v0x6000041aae20_0 .net "D", 0 0, L_0x6000002b81e0;  1 drivers
v0x6000041aaeb0_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041aaf40_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041aafd0_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041ab060_0 .net *"_ivl_0", 0 0, L_0x6000002a66c0;  1 drivers
o0x7fcf32d46e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ab0f0_0 name=_ivl_2
v0x6000041ab180_0 .net *"_ivl_6", 0 0, L_0x6000002a6800;  1 drivers
o0x7fcf32d46ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ab210_0 name=_ivl_8
v0x6000041ab2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ab330_0 .net "dffOut", 0 0, v0x6000041aabe0_0;  1 drivers
v0x6000041ab3c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a66c0 .functor MUXZ 1, v0x6000041aabe0_0, L_0x6000002b81e0, L_0x600000298be0, C4<>;
L_0x6000002a6760 .functor MUXZ 1, o0x7fcf32d46e78, L_0x6000002a66c0, L_0x600000299680, C4<>;
L_0x6000002a6800 .functor MUXZ 1, v0x6000041aabe0_0, L_0x6000002b81e0, L_0x600000298be0, C4<>;
L_0x6000002a68a0 .functor MUXZ 1, o0x7fcf32d46ed8, L_0x6000002a6800, L_0x600000299fe0, C4<>;
S_0x7fcf32aa8c50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa8ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041aa9a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041aaa30_0 .net "d", 0 0, L_0x6000002b81e0;  alias, 1 drivers
v0x6000041aaac0_0 .net "q", 0 0, v0x6000041aabe0_0;  alias, 1 drivers
v0x6000041aab50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041aabe0_0 .var "state", 0 0;
v0x6000041aac70_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa8dc0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ab7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d47208;  1 drivers, strength-aware
v0x6000041ab840_0 .net8 "Bitline2", 0 0, p0x7fcf32d47238;  1 drivers, strength-aware
v0x6000041ab8d0_0 .net "D", 0 0, L_0x6000002b8280;  1 drivers
v0x6000041ab960_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041ab9f0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041aba80_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041abb10_0 .net *"_ivl_0", 0 0, L_0x6000002a6940;  1 drivers
o0x7fcf32d47298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041abba0_0 name=_ivl_2
v0x6000041abc30_0 .net *"_ivl_6", 0 0, L_0x6000002a6a80;  1 drivers
o0x7fcf32d472f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041abcc0_0 name=_ivl_8
v0x6000041abd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041abde0_0 .net "dffOut", 0 0, v0x6000041ab690_0;  1 drivers
v0x6000041abe70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a6940 .functor MUXZ 1, v0x6000041ab690_0, L_0x6000002b8280, L_0x600000298be0, C4<>;
L_0x6000002a69e0 .functor MUXZ 1, o0x7fcf32d47298, L_0x6000002a6940, L_0x600000299680, C4<>;
L_0x6000002a6a80 .functor MUXZ 1, v0x6000041ab690_0, L_0x6000002b8280, L_0x600000298be0, C4<>;
L_0x6000002a6b20 .functor MUXZ 1, o0x7fcf32d472f8, L_0x6000002a6a80, L_0x600000299fe0, C4<>;
S_0x7fcf32aa8f30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa8dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ab450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ab4e0_0 .net "d", 0 0, L_0x6000002b8280;  alias, 1 drivers
v0x6000041ab570_0 .net "q", 0 0, v0x6000041ab690_0;  alias, 1 drivers
v0x6000041ab600_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ab690_0 .var "state", 0 0;
v0x6000041ab720_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa92a0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ac2d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d47628;  1 drivers, strength-aware
v0x6000041ac360_0 .net8 "Bitline2", 0 0, p0x7fcf32d47658;  1 drivers, strength-aware
v0x6000041ac3f0_0 .net "D", 0 0, L_0x6000002b8320;  1 drivers
v0x6000041ac480_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041ac510_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041ac5a0_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041ac630_0 .net *"_ivl_0", 0 0, L_0x6000002a6bc0;  1 drivers
o0x7fcf32d476b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ac6c0_0 name=_ivl_2
v0x6000041ac750_0 .net *"_ivl_6", 0 0, L_0x6000002a6d00;  1 drivers
o0x7fcf32d47718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ac7e0_0 name=_ivl_8
v0x6000041ac870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ac900_0 .net "dffOut", 0 0, v0x6000041ac1b0_0;  1 drivers
v0x6000041ac990_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a6bc0 .functor MUXZ 1, v0x6000041ac1b0_0, L_0x6000002b8320, L_0x600000298be0, C4<>;
L_0x6000002a6c60 .functor MUXZ 1, o0x7fcf32d476b8, L_0x6000002a6bc0, L_0x600000299680, C4<>;
L_0x6000002a6d00 .functor MUXZ 1, v0x6000041ac1b0_0, L_0x6000002b8320, L_0x600000298be0, C4<>;
L_0x6000002a6da0 .functor MUXZ 1, o0x7fcf32d47718, L_0x6000002a6d00, L_0x600000299fe0, C4<>;
S_0x7fcf32aa9410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa92a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041abf00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ac000_0 .net "d", 0 0, L_0x6000002b8320;  alias, 1 drivers
v0x6000041ac090_0 .net "q", 0 0, v0x6000041ac1b0_0;  alias, 1 drivers
v0x6000041ac120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ac1b0_0 .var "state", 0 0;
v0x6000041ac240_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa9580 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041acd80_0 .net8 "Bitline1", 0 0, p0x7fcf32d47a48;  1 drivers, strength-aware
v0x6000041ace10_0 .net8 "Bitline2", 0 0, p0x7fcf32d47a78;  1 drivers, strength-aware
v0x6000041acea0_0 .net "D", 0 0, L_0x6000002b83c0;  1 drivers
v0x6000041acf30_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041acfc0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041ad050_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041ad0e0_0 .net *"_ivl_0", 0 0, L_0x6000002a6e40;  1 drivers
o0x7fcf32d47ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ad170_0 name=_ivl_2
v0x6000041ad200_0 .net *"_ivl_6", 0 0, L_0x6000002a6f80;  1 drivers
o0x7fcf32d47b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ad290_0 name=_ivl_8
v0x6000041ad320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ad3b0_0 .net "dffOut", 0 0, v0x6000041acc60_0;  1 drivers
v0x6000041ad440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a6e40 .functor MUXZ 1, v0x6000041acc60_0, L_0x6000002b83c0, L_0x600000298be0, C4<>;
L_0x6000002a6ee0 .functor MUXZ 1, o0x7fcf32d47ad8, L_0x6000002a6e40, L_0x600000299680, C4<>;
L_0x6000002a6f80 .functor MUXZ 1, v0x6000041acc60_0, L_0x6000002b83c0, L_0x600000298be0, C4<>;
L_0x6000002a7020 .functor MUXZ 1, o0x7fcf32d47b38, L_0x6000002a6f80, L_0x600000299fe0, C4<>;
S_0x7fcf32aa96f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa9580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041aca20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041acab0_0 .net "d", 0 0, L_0x6000002b83c0;  alias, 1 drivers
v0x6000041acb40_0 .net "q", 0 0, v0x6000041acc60_0;  alias, 1 drivers
v0x6000041acbd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041acc60_0 .var "state", 0 0;
v0x6000041accf0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa9860 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ad830_0 .net8 "Bitline1", 0 0, p0x7fcf32d47e68;  1 drivers, strength-aware
v0x6000041ad8c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d47e98;  1 drivers, strength-aware
v0x6000041ad950_0 .net "D", 0 0, L_0x6000002b8460;  1 drivers
v0x6000041ad9e0_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041ada70_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041adb00_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041adb90_0 .net *"_ivl_0", 0 0, L_0x6000002a70c0;  1 drivers
o0x7fcf32d47ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041adc20_0 name=_ivl_2
v0x6000041adcb0_0 .net *"_ivl_6", 0 0, L_0x6000002a7200;  1 drivers
o0x7fcf32d47f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041add40_0 name=_ivl_8
v0x6000041addd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ade60_0 .net "dffOut", 0 0, v0x6000041ad710_0;  1 drivers
v0x6000041adef0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a70c0 .functor MUXZ 1, v0x6000041ad710_0, L_0x6000002b8460, L_0x600000298be0, C4<>;
L_0x6000002a7160 .functor MUXZ 1, o0x7fcf32d47ef8, L_0x6000002a70c0, L_0x600000299680, C4<>;
L_0x6000002a7200 .functor MUXZ 1, v0x6000041ad710_0, L_0x6000002b8460, L_0x600000298be0, C4<>;
L_0x6000002a72a0 .functor MUXZ 1, o0x7fcf32d47f58, L_0x6000002a7200, L_0x600000299fe0, C4<>;
S_0x7fcf32aa99d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa9860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ad4d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ad560_0 .net "d", 0 0, L_0x6000002b8460;  alias, 1 drivers
v0x6000041ad5f0_0 .net "q", 0 0, v0x6000041ad710_0;  alias, 1 drivers
v0x6000041ad680_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ad710_0 .var "state", 0 0;
v0x6000041ad7a0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa9b40 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ae2e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d48288;  1 drivers, strength-aware
v0x6000041ae370_0 .net8 "Bitline2", 0 0, p0x7fcf32d482b8;  1 drivers, strength-aware
v0x6000041ae400_0 .net "D", 0 0, L_0x6000002b8500;  1 drivers
v0x6000041ae490_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041ae520_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041ae5b0_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041ae640_0 .net *"_ivl_0", 0 0, L_0x6000002a7340;  1 drivers
o0x7fcf32d48318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ae6d0_0 name=_ivl_2
v0x6000041ae760_0 .net *"_ivl_6", 0 0, L_0x6000002a7480;  1 drivers
o0x7fcf32d48378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ae7f0_0 name=_ivl_8
v0x6000041ae880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ae910_0 .net "dffOut", 0 0, v0x6000041ae1c0_0;  1 drivers
v0x6000041ae9a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a7340 .functor MUXZ 1, v0x6000041ae1c0_0, L_0x6000002b8500, L_0x600000298be0, C4<>;
L_0x6000002a73e0 .functor MUXZ 1, o0x7fcf32d48318, L_0x6000002a7340, L_0x600000299680, C4<>;
L_0x6000002a7480 .functor MUXZ 1, v0x6000041ae1c0_0, L_0x6000002b8500, L_0x600000298be0, C4<>;
L_0x6000002a7520 .functor MUXZ 1, o0x7fcf32d48378, L_0x6000002a7480, L_0x600000299fe0, C4<>;
S_0x7fcf32aa9cb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041adf80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ae010_0 .net "d", 0 0, L_0x6000002b8500;  alias, 1 drivers
v0x6000041ae0a0_0 .net "q", 0 0, v0x6000041ae1c0_0;  alias, 1 drivers
v0x6000041ae130_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041ae1c0_0 .var "state", 0 0;
v0x6000041ae250_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa9e20 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041aed90_0 .net8 "Bitline1", 0 0, p0x7fcf32d486a8;  1 drivers, strength-aware
v0x6000041aee20_0 .net8 "Bitline2", 0 0, p0x7fcf32d486d8;  1 drivers, strength-aware
v0x6000041aeeb0_0 .net "D", 0 0, L_0x6000002b85a0;  1 drivers
v0x6000041aef40_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041aefd0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041af060_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041af0f0_0 .net *"_ivl_0", 0 0, L_0x6000002a75c0;  1 drivers
o0x7fcf32d48738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041af180_0 name=_ivl_2
v0x6000041af210_0 .net *"_ivl_6", 0 0, L_0x6000002a7700;  1 drivers
o0x7fcf32d48798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041af2a0_0 name=_ivl_8
v0x6000041af330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041af3c0_0 .net "dffOut", 0 0, v0x6000041aec70_0;  1 drivers
v0x6000041af450_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a75c0 .functor MUXZ 1, v0x6000041aec70_0, L_0x6000002b85a0, L_0x600000298be0, C4<>;
L_0x6000002a7660 .functor MUXZ 1, o0x7fcf32d48738, L_0x6000002a75c0, L_0x600000299680, C4<>;
L_0x6000002a7700 .functor MUXZ 1, v0x6000041aec70_0, L_0x6000002b85a0, L_0x600000298be0, C4<>;
L_0x6000002a77a0 .functor MUXZ 1, o0x7fcf32d48798, L_0x6000002a7700, L_0x600000299fe0, C4<>;
S_0x7fcf32aa9f90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aa9e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041aea30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041aeac0_0 .net "d", 0 0, L_0x6000002b85a0;  alias, 1 drivers
v0x6000041aeb50_0 .net "q", 0 0, v0x6000041aec70_0;  alias, 1 drivers
v0x6000041aebe0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041aec70_0 .var "state", 0 0;
v0x6000041aed00_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aaa100 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041af840_0 .net8 "Bitline1", 0 0, p0x7fcf32d48ac8;  1 drivers, strength-aware
v0x6000041af8d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d48af8;  1 drivers, strength-aware
v0x6000041af960_0 .net "D", 0 0, L_0x6000002b8640;  1 drivers
v0x6000041af9f0_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041afa80_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041afb10_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041afba0_0 .net *"_ivl_0", 0 0, L_0x6000002a7840;  1 drivers
o0x7fcf32d48b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041afc30_0 name=_ivl_2
v0x6000041afcc0_0 .net *"_ivl_6", 0 0, L_0x6000002a7980;  1 drivers
o0x7fcf32d48bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041afd50_0 name=_ivl_8
v0x6000041afde0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041afe70_0 .net "dffOut", 0 0, v0x6000041af720_0;  1 drivers
v0x6000041aff00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a7840 .functor MUXZ 1, v0x6000041af720_0, L_0x6000002b8640, L_0x600000298be0, C4<>;
L_0x6000002a78e0 .functor MUXZ 1, o0x7fcf32d48b58, L_0x6000002a7840, L_0x600000299680, C4<>;
L_0x6000002a7980 .functor MUXZ 1, v0x6000041af720_0, L_0x6000002b8640, L_0x600000298be0, C4<>;
L_0x6000002a7a20 .functor MUXZ 1, o0x7fcf32d48bb8, L_0x6000002a7980, L_0x600000299fe0, C4<>;
S_0x7fcf32aaa270 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaa100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041af4e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041af570_0 .net "d", 0 0, L_0x6000002b8640;  alias, 1 drivers
v0x6000041af600_0 .net "q", 0 0, v0x6000041af720_0;  alias, 1 drivers
v0x6000041af690_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041af720_0 .var "state", 0 0;
v0x6000041af7b0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aaa3e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a0360_0 .net8 "Bitline1", 0 0, p0x7fcf32d48ee8;  1 drivers, strength-aware
v0x6000041a03f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d48f18;  1 drivers, strength-aware
v0x6000041a0480_0 .net "D", 0 0, L_0x6000002b86e0;  1 drivers
v0x6000041a0510_0 .net "ReadEnable1", 0 0, L_0x600000299680;  alias, 1 drivers
v0x6000041a05a0_0 .net "ReadEnable2", 0 0, L_0x600000299fe0;  alias, 1 drivers
v0x6000041a0630_0 .net "WriteEnable", 0 0, L_0x600000298be0;  alias, 1 drivers
v0x6000041a06c0_0 .net *"_ivl_0", 0 0, L_0x6000002a7ac0;  1 drivers
o0x7fcf32d48f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a0750_0 name=_ivl_2
v0x6000041a07e0_0 .net *"_ivl_6", 0 0, L_0x6000002a7c00;  1 drivers
o0x7fcf32d48fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a0870_0 name=_ivl_8
v0x6000041a0900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a0990_0 .net "dffOut", 0 0, v0x6000041a0240_0;  1 drivers
v0x6000041a0a20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002a7ac0 .functor MUXZ 1, v0x6000041a0240_0, L_0x6000002b86e0, L_0x600000298be0, C4<>;
L_0x6000002a7b60 .functor MUXZ 1, o0x7fcf32d48f78, L_0x6000002a7ac0, L_0x600000299680, C4<>;
L_0x6000002a7c00 .functor MUXZ 1, v0x6000041a0240_0, L_0x6000002b86e0, L_0x600000298be0, C4<>;
L_0x6000002a7ca0 .functor MUXZ 1, o0x7fcf32d48fd8, L_0x6000002a7c00, L_0x600000299fe0, C4<>;
S_0x7fcf32aaa550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaa3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a0000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a0090_0 .net "d", 0 0, L_0x6000002b86e0;  alias, 1 drivers
v0x6000041a0120_0 .net "q", 0 0, v0x6000041a0240_0;  alias, 1 drivers
v0x6000041a01b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a0240_0 .var "state", 0 0;
v0x6000041a02d0_0 .net "wen", 0 0, L_0x600000298be0;  alias, 1 drivers
S_0x7fcf32aa90a0 .scope module, "regArray[5]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000416ce10_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x60000416cea0_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x60000416cf30_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x60000416cfc0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  1 drivers
v0x60000416d050_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  1 drivers
v0x60000416d0e0_0 .net "WriteReg", 0 0, L_0x600000298c80;  1 drivers
v0x60000416d170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416d200_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002baf80 .part L_0x600000578140, 0, 1;
L_0x6000002bb020 .part L_0x600000578140, 1, 1;
L_0x6000002bb0c0 .part L_0x600000578140, 2, 1;
L_0x6000002bb160 .part L_0x600000578140, 3, 1;
L_0x6000002bb200 .part L_0x600000578140, 4, 1;
L_0x6000002bb2a0 .part L_0x600000578140, 5, 1;
L_0x6000002bb340 .part L_0x600000578140, 6, 1;
L_0x6000002bb3e0 .part L_0x600000578140, 7, 1;
L_0x6000002bb480 .part L_0x600000578140, 8, 1;
L_0x6000002bb520 .part L_0x600000578140, 9, 1;
L_0x6000002bb5c0 .part L_0x600000578140, 10, 1;
L_0x6000002bb660 .part L_0x600000578140, 11, 1;
L_0x6000002bb700 .part L_0x600000578140, 12, 1;
L_0x6000002bb7a0 .part L_0x600000578140, 13, 1;
L_0x6000002bb840 .part L_0x600000578140, 14, 1;
L_0x6000002bb8e0 .part L_0x600000578140, 15, 1;
p0x7fcf32d494b8 .port I0x600003206120, L_0x6000002b8820;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d494b8;
p0x7fcf32d49938 .port I0x600003206120, L_0x6000002b8aa0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d49938;
p0x7fcf32d49d58 .port I0x600003206120, L_0x6000002b8d20;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d49d58;
p0x7fcf32d4a178 .port I0x600003206120, L_0x6000002b8fa0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4a178;
p0x7fcf32d4a598 .port I0x600003206120, L_0x6000002b9220;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4a598;
p0x7fcf32d4a9b8 .port I0x600003206120, L_0x6000002b94a0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4a9b8;
p0x7fcf32d4add8 .port I0x600003206120, L_0x6000002b9720;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4add8;
p0x7fcf32d4b1f8 .port I0x600003206120, L_0x6000002b99a0;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4b1f8;
p0x7fcf32d4b618 .port I0x600003206120, L_0x6000002b9c20;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4b618;
p0x7fcf32d4ba38 .port I0x600003206120, L_0x6000002b9ea0;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4ba38;
p0x7fcf32d4be58 .port I0x600003206120, L_0x6000002ba120;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4be58;
p0x7fcf32d4c278 .port I0x600003206120, L_0x6000002ba3a0;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4c278;
p0x7fcf32d4c698 .port I0x600003206120, L_0x6000002ba620;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4c698;
p0x7fcf32d4cab8 .port I0x600003206120, L_0x6000002ba8a0;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4cab8;
p0x7fcf32d4ced8 .port I0x600003206120, L_0x6000002bab20;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4ced8;
p0x7fcf32d4d2f8 .port I0x600003206120, L_0x6000002bada0;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4d2f8;
p0x7fcf32d494e8 .port I0x60000321dfe0, L_0x6000002b8960;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d494e8;
p0x7fcf32d49968 .port I0x60000321dfe0, L_0x6000002b8be0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d49968;
p0x7fcf32d49d88 .port I0x60000321dfe0, L_0x6000002b8e60;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d49d88;
p0x7fcf32d4a1a8 .port I0x60000321dfe0, L_0x6000002b90e0;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4a1a8;
p0x7fcf32d4a5c8 .port I0x60000321dfe0, L_0x6000002b9360;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4a5c8;
p0x7fcf32d4a9e8 .port I0x60000321dfe0, L_0x6000002b95e0;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4a9e8;
p0x7fcf32d4ae08 .port I0x60000321dfe0, L_0x6000002b9860;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4ae08;
p0x7fcf32d4b228 .port I0x60000321dfe0, L_0x6000002b9ae0;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4b228;
p0x7fcf32d4b648 .port I0x60000321dfe0, L_0x6000002b9d60;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4b648;
p0x7fcf32d4ba68 .port I0x60000321dfe0, L_0x6000002b9fe0;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4ba68;
p0x7fcf32d4be88 .port I0x60000321dfe0, L_0x6000002ba260;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4be88;
p0x7fcf32d4c2a8 .port I0x60000321dfe0, L_0x6000002ba4e0;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4c2a8;
p0x7fcf32d4c6c8 .port I0x60000321dfe0, L_0x6000002ba760;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4c6c8;
p0x7fcf32d4cae8 .port I0x60000321dfe0, L_0x6000002ba9e0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4cae8;
p0x7fcf32d4cf08 .port I0x60000321dfe0, L_0x6000002bac60;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4cf08;
p0x7fcf32d4d328 .port I0x60000321dfe0, L_0x6000002baee0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4d328;
S_0x7fcf32aaaac0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a1290_0 .net8 "Bitline1", 0 0, p0x7fcf32d494b8;  1 drivers, strength-aware
v0x6000041a1320_0 .net8 "Bitline2", 0 0, p0x7fcf32d494e8;  1 drivers, strength-aware
v0x6000041a13b0_0 .net "D", 0 0, L_0x6000002baf80;  1 drivers
v0x6000041a1440_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a14d0_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a1560_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a15f0_0 .net *"_ivl_0", 0 0, L_0x6000002b8780;  1 drivers
o0x7fcf32d495a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a1680_0 name=_ivl_2
v0x6000041a1710_0 .net *"_ivl_6", 0 0, L_0x6000002b88c0;  1 drivers
o0x7fcf32d49608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a17a0_0 name=_ivl_8
v0x6000041a1830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a18c0_0 .net "dffOut", 0 0, v0x6000041a1170_0;  1 drivers
v0x6000041a1950_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b8780 .functor MUXZ 1, v0x6000041a1170_0, L_0x6000002baf80, L_0x600000298c80, C4<>;
L_0x6000002b8820 .functor MUXZ 1, o0x7fcf32d495a8, L_0x6000002b8780, L_0x600000299540, C4<>;
L_0x6000002b88c0 .functor MUXZ 1, v0x6000041a1170_0, L_0x6000002baf80, L_0x600000298c80, C4<>;
L_0x6000002b8960 .functor MUXZ 1, o0x7fcf32d49608, L_0x6000002b88c0, L_0x60000029a080, C4<>;
S_0x7fcf32aaac30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaaac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a0f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a0fc0_0 .net "d", 0 0, L_0x6000002baf80;  alias, 1 drivers
v0x6000041a1050_0 .net "q", 0 0, v0x6000041a1170_0;  alias, 1 drivers
v0x6000041a10e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a1170_0 .var "state", 0 0;
v0x6000041a1200_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32aaada0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a1d40_0 .net8 "Bitline1", 0 0, p0x7fcf32d49938;  1 drivers, strength-aware
v0x6000041a1dd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d49968;  1 drivers, strength-aware
v0x6000041a1e60_0 .net "D", 0 0, L_0x6000002bb020;  1 drivers
v0x6000041a1ef0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a1f80_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a2010_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a20a0_0 .net *"_ivl_0", 0 0, L_0x6000002b8a00;  1 drivers
o0x7fcf32d499c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a2130_0 name=_ivl_2
v0x6000041a21c0_0 .net *"_ivl_6", 0 0, L_0x6000002b8b40;  1 drivers
o0x7fcf32d49a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a2250_0 name=_ivl_8
v0x6000041a22e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a2370_0 .net "dffOut", 0 0, v0x6000041a1c20_0;  1 drivers
v0x6000041a2400_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b8a00 .functor MUXZ 1, v0x6000041a1c20_0, L_0x6000002bb020, L_0x600000298c80, C4<>;
L_0x6000002b8aa0 .functor MUXZ 1, o0x7fcf32d499c8, L_0x6000002b8a00, L_0x600000299540, C4<>;
L_0x6000002b8b40 .functor MUXZ 1, v0x6000041a1c20_0, L_0x6000002bb020, L_0x600000298c80, C4<>;
L_0x6000002b8be0 .functor MUXZ 1, o0x7fcf32d49a28, L_0x6000002b8b40, L_0x60000029a080, C4<>;
S_0x7fcf32aaaf10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaada0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a19e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a1a70_0 .net "d", 0 0, L_0x6000002bb020;  alias, 1 drivers
v0x6000041a1b00_0 .net "q", 0 0, v0x6000041a1c20_0;  alias, 1 drivers
v0x6000041a1b90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a1c20_0 .var "state", 0 0;
v0x6000041a1cb0_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32aab080 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a27f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d49d58;  1 drivers, strength-aware
v0x6000041a2880_0 .net8 "Bitline2", 0 0, p0x7fcf32d49d88;  1 drivers, strength-aware
v0x6000041a2910_0 .net "D", 0 0, L_0x6000002bb0c0;  1 drivers
v0x6000041a29a0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a2a30_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a2ac0_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a2b50_0 .net *"_ivl_0", 0 0, L_0x6000002b8c80;  1 drivers
o0x7fcf32d49de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a2be0_0 name=_ivl_2
v0x6000041a2c70_0 .net *"_ivl_6", 0 0, L_0x6000002b8dc0;  1 drivers
o0x7fcf32d49e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a2d00_0 name=_ivl_8
v0x6000041a2d90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a2e20_0 .net "dffOut", 0 0, v0x6000041a26d0_0;  1 drivers
v0x6000041a2eb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b8c80 .functor MUXZ 1, v0x6000041a26d0_0, L_0x6000002bb0c0, L_0x600000298c80, C4<>;
L_0x6000002b8d20 .functor MUXZ 1, o0x7fcf32d49de8, L_0x6000002b8c80, L_0x600000299540, C4<>;
L_0x6000002b8dc0 .functor MUXZ 1, v0x6000041a26d0_0, L_0x6000002bb0c0, L_0x600000298c80, C4<>;
L_0x6000002b8e60 .functor MUXZ 1, o0x7fcf32d49e48, L_0x6000002b8dc0, L_0x60000029a080, C4<>;
S_0x7fcf32aab1f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aab080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a2490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a2520_0 .net "d", 0 0, L_0x6000002bb0c0;  alias, 1 drivers
v0x6000041a25b0_0 .net "q", 0 0, v0x6000041a26d0_0;  alias, 1 drivers
v0x6000041a2640_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a26d0_0 .var "state", 0 0;
v0x6000041a2760_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32aab360 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a32a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4a178;  1 drivers, strength-aware
v0x6000041a3330_0 .net8 "Bitline2", 0 0, p0x7fcf32d4a1a8;  1 drivers, strength-aware
v0x6000041a33c0_0 .net "D", 0 0, L_0x6000002bb160;  1 drivers
v0x6000041a3450_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a34e0_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a3570_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a3600_0 .net *"_ivl_0", 0 0, L_0x6000002b8f00;  1 drivers
o0x7fcf32d4a208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a3690_0 name=_ivl_2
v0x6000041a3720_0 .net *"_ivl_6", 0 0, L_0x6000002b9040;  1 drivers
o0x7fcf32d4a268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a37b0_0 name=_ivl_8
v0x6000041a3840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a38d0_0 .net "dffOut", 0 0, v0x6000041a3180_0;  1 drivers
v0x6000041a3960_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b8f00 .functor MUXZ 1, v0x6000041a3180_0, L_0x6000002bb160, L_0x600000298c80, C4<>;
L_0x6000002b8fa0 .functor MUXZ 1, o0x7fcf32d4a208, L_0x6000002b8f00, L_0x600000299540, C4<>;
L_0x6000002b9040 .functor MUXZ 1, v0x6000041a3180_0, L_0x6000002bb160, L_0x600000298c80, C4<>;
L_0x6000002b90e0 .functor MUXZ 1, o0x7fcf32d4a268, L_0x6000002b9040, L_0x60000029a080, C4<>;
S_0x7fcf32aab4d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aab360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a2f40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a2fd0_0 .net "d", 0 0, L_0x6000002bb160;  alias, 1 drivers
v0x6000041a3060_0 .net "q", 0 0, v0x6000041a3180_0;  alias, 1 drivers
v0x6000041a30f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a3180_0 .var "state", 0 0;
v0x6000041a3210_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32aab640 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041e19e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4a598;  1 drivers, strength-aware
v0x6000041e1a70_0 .net8 "Bitline2", 0 0, p0x7fcf32d4a5c8;  1 drivers, strength-aware
v0x6000041e1b00_0 .net "D", 0 0, L_0x6000002bb200;  1 drivers
v0x6000041e1b90_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041e1c20_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041e1cb0_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041e1d40_0 .net *"_ivl_0", 0 0, L_0x6000002b9180;  1 drivers
o0x7fcf32d4a628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e1dd0_0 name=_ivl_2
v0x6000041e1e60_0 .net *"_ivl_6", 0 0, L_0x6000002b92c0;  1 drivers
o0x7fcf32d4a688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e1ef0_0 name=_ivl_8
v0x6000041e1f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e2010_0 .net "dffOut", 0 0, v0x6000041e18c0_0;  1 drivers
v0x6000041e20a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b9180 .functor MUXZ 1, v0x6000041e18c0_0, L_0x6000002bb200, L_0x600000298c80, C4<>;
L_0x6000002b9220 .functor MUXZ 1, o0x7fcf32d4a628, L_0x6000002b9180, L_0x600000299540, C4<>;
L_0x6000002b92c0 .functor MUXZ 1, v0x6000041e18c0_0, L_0x6000002bb200, L_0x600000298c80, C4<>;
L_0x6000002b9360 .functor MUXZ 1, o0x7fcf32d4a688, L_0x6000002b92c0, L_0x60000029a080, C4<>;
S_0x7fcf32aab7b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aab640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a39f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a3a80_0 .net "d", 0 0, L_0x6000002bb200;  alias, 1 drivers
v0x6000041e17a0_0 .net "q", 0 0, v0x6000041e18c0_0;  alias, 1 drivers
v0x6000041e1830_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041e18c0_0 .var "state", 0 0;
v0x6000041e1950_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf31bf10c0 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041e2490_0 .net8 "Bitline1", 0 0, p0x7fcf32d4a9b8;  1 drivers, strength-aware
v0x6000041e2520_0 .net8 "Bitline2", 0 0, p0x7fcf32d4a9e8;  1 drivers, strength-aware
v0x6000041e25b0_0 .net "D", 0 0, L_0x6000002bb2a0;  1 drivers
v0x6000041e2640_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041e26d0_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041e2760_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041e27f0_0 .net *"_ivl_0", 0 0, L_0x6000002b9400;  1 drivers
o0x7fcf32d4aa48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e2880_0 name=_ivl_2
v0x6000041e2910_0 .net *"_ivl_6", 0 0, L_0x6000002b9540;  1 drivers
o0x7fcf32d4aaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e29a0_0 name=_ivl_8
v0x6000041e2a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e2ac0_0 .net "dffOut", 0 0, v0x6000041e2370_0;  1 drivers
v0x6000041e2b50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b9400 .functor MUXZ 1, v0x6000041e2370_0, L_0x6000002bb2a0, L_0x600000298c80, C4<>;
L_0x6000002b94a0 .functor MUXZ 1, o0x7fcf32d4aa48, L_0x6000002b9400, L_0x600000299540, C4<>;
L_0x6000002b9540 .functor MUXZ 1, v0x6000041e2370_0, L_0x6000002bb2a0, L_0x600000298c80, C4<>;
L_0x6000002b95e0 .functor MUXZ 1, o0x7fcf32d4aaa8, L_0x6000002b9540, L_0x60000029a080, C4<>;
S_0x7fcf31bf1230 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bf10c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041e2130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e21c0_0 .net "d", 0 0, L_0x6000002bb2a0;  alias, 1 drivers
v0x6000041e2250_0 .net "q", 0 0, v0x6000041e2370_0;  alias, 1 drivers
v0x6000041e22e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041e2370_0 .var "state", 0 0;
v0x6000041e2400_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf31bf1830 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041e2f40_0 .net8 "Bitline1", 0 0, p0x7fcf32d4add8;  1 drivers, strength-aware
v0x6000041e2fd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4ae08;  1 drivers, strength-aware
v0x6000041e3060_0 .net "D", 0 0, L_0x6000002bb340;  1 drivers
v0x6000041e30f0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041e3180_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041e3210_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041e32a0_0 .net *"_ivl_0", 0 0, L_0x6000002b9680;  1 drivers
o0x7fcf32d4ae68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e3330_0 name=_ivl_2
v0x6000041e33c0_0 .net *"_ivl_6", 0 0, L_0x6000002b97c0;  1 drivers
o0x7fcf32d4aec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e3450_0 name=_ivl_8
v0x6000041e34e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e3570_0 .net "dffOut", 0 0, v0x6000041e2e20_0;  1 drivers
v0x6000041e3600_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b9680 .functor MUXZ 1, v0x6000041e2e20_0, L_0x6000002bb340, L_0x600000298c80, C4<>;
L_0x6000002b9720 .functor MUXZ 1, o0x7fcf32d4ae68, L_0x6000002b9680, L_0x600000299540, C4<>;
L_0x6000002b97c0 .functor MUXZ 1, v0x6000041e2e20_0, L_0x6000002bb340, L_0x600000298c80, C4<>;
L_0x6000002b9860 .functor MUXZ 1, o0x7fcf32d4aec8, L_0x6000002b97c0, L_0x60000029a080, C4<>;
S_0x7fcf31bf19a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bf1830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041e2be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e2c70_0 .net "d", 0 0, L_0x6000002bb340;  alias, 1 drivers
v0x6000041e2d00_0 .net "q", 0 0, v0x6000041e2e20_0;  alias, 1 drivers
v0x6000041e2d90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041e2e20_0 .var "state", 0 0;
v0x6000041e2eb0_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf31bf1b10 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041e39f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4b1f8;  1 drivers, strength-aware
v0x6000041e3a80_0 .net8 "Bitline2", 0 0, p0x7fcf32d4b228;  1 drivers, strength-aware
v0x6000041e3b10_0 .net "D", 0 0, L_0x6000002bb3e0;  1 drivers
v0x6000041e3ba0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041e3c30_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041e3cc0_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041e3d50_0 .net *"_ivl_0", 0 0, L_0x6000002b9900;  1 drivers
o0x7fcf32d4b288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e3de0_0 name=_ivl_2
v0x6000041e3e70_0 .net *"_ivl_6", 0 0, L_0x6000002b9a40;  1 drivers
o0x7fcf32d4b2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041e3f00_0 name=_ivl_8
v0x6000041a4000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a4090_0 .net "dffOut", 0 0, v0x6000041e38d0_0;  1 drivers
v0x6000041a4120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b9900 .functor MUXZ 1, v0x6000041e38d0_0, L_0x6000002bb3e0, L_0x600000298c80, C4<>;
L_0x6000002b99a0 .functor MUXZ 1, o0x7fcf32d4b288, L_0x6000002b9900, L_0x600000299540, C4<>;
L_0x6000002b9a40 .functor MUXZ 1, v0x6000041e38d0_0, L_0x6000002bb3e0, L_0x600000298c80, C4<>;
L_0x6000002b9ae0 .functor MUXZ 1, o0x7fcf32d4b2e8, L_0x6000002b9a40, L_0x60000029a080, C4<>;
S_0x7fcf31bf1c80 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31bf1b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041e3690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041e3720_0 .net "d", 0 0, L_0x6000002bb3e0;  alias, 1 drivers
v0x6000041e37b0_0 .net "q", 0 0, v0x6000041e38d0_0;  alias, 1 drivers
v0x6000041e3840_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041e38d0_0 .var "state", 0 0;
v0x6000041e3960_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c0e010 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a4510_0 .net8 "Bitline1", 0 0, p0x7fcf32d4b618;  1 drivers, strength-aware
v0x6000041a45a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4b648;  1 drivers, strength-aware
v0x6000041a4630_0 .net "D", 0 0, L_0x6000002bb480;  1 drivers
v0x6000041a46c0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a4750_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a47e0_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a4870_0 .net *"_ivl_0", 0 0, L_0x6000002b9b80;  1 drivers
o0x7fcf32d4b6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a4900_0 name=_ivl_2
v0x6000041a4990_0 .net *"_ivl_6", 0 0, L_0x6000002b9cc0;  1 drivers
o0x7fcf32d4b708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a4a20_0 name=_ivl_8
v0x6000041a4ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a4b40_0 .net "dffOut", 0 0, v0x6000041a43f0_0;  1 drivers
v0x6000041a4bd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b9b80 .functor MUXZ 1, v0x6000041a43f0_0, L_0x6000002bb480, L_0x600000298c80, C4<>;
L_0x6000002b9c20 .functor MUXZ 1, o0x7fcf32d4b6a8, L_0x6000002b9b80, L_0x600000299540, C4<>;
L_0x6000002b9cc0 .functor MUXZ 1, v0x6000041a43f0_0, L_0x6000002bb480, L_0x600000298c80, C4<>;
L_0x6000002b9d60 .functor MUXZ 1, o0x7fcf32d4b708, L_0x6000002b9cc0, L_0x60000029a080, C4<>;
S_0x7fcf32c0e180 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c0e010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a41b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a4240_0 .net "d", 0 0, L_0x6000002bb480;  alias, 1 drivers
v0x6000041a42d0_0 .net "q", 0 0, v0x6000041a43f0_0;  alias, 1 drivers
v0x6000041a4360_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a43f0_0 .var "state", 0 0;
v0x6000041a4480_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c144e0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a4fc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4ba38;  1 drivers, strength-aware
v0x6000041a5050_0 .net8 "Bitline2", 0 0, p0x7fcf32d4ba68;  1 drivers, strength-aware
v0x6000041a50e0_0 .net "D", 0 0, L_0x6000002bb520;  1 drivers
v0x6000041a5170_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a5200_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a5290_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a5320_0 .net *"_ivl_0", 0 0, L_0x6000002b9e00;  1 drivers
o0x7fcf32d4bac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a53b0_0 name=_ivl_2
v0x6000041a5440_0 .net *"_ivl_6", 0 0, L_0x6000002b9f40;  1 drivers
o0x7fcf32d4bb28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a54d0_0 name=_ivl_8
v0x6000041a5560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a55f0_0 .net "dffOut", 0 0, v0x6000041a4ea0_0;  1 drivers
v0x6000041a5680_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b9e00 .functor MUXZ 1, v0x6000041a4ea0_0, L_0x6000002bb520, L_0x600000298c80, C4<>;
L_0x6000002b9ea0 .functor MUXZ 1, o0x7fcf32d4bac8, L_0x6000002b9e00, L_0x600000299540, C4<>;
L_0x6000002b9f40 .functor MUXZ 1, v0x6000041a4ea0_0, L_0x6000002bb520, L_0x600000298c80, C4<>;
L_0x6000002b9fe0 .functor MUXZ 1, o0x7fcf32d4bb28, L_0x6000002b9f40, L_0x60000029a080, C4<>;
S_0x7fcf32c06090 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c144e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a4c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a4cf0_0 .net "d", 0 0, L_0x6000002bb520;  alias, 1 drivers
v0x6000041a4d80_0 .net "q", 0 0, v0x6000041a4ea0_0;  alias, 1 drivers
v0x6000041a4e10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a4ea0_0 .var "state", 0 0;
v0x6000041a4f30_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c06200 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a5a70_0 .net8 "Bitline1", 0 0, p0x7fcf32d4be58;  1 drivers, strength-aware
v0x6000041a5b00_0 .net8 "Bitline2", 0 0, p0x7fcf32d4be88;  1 drivers, strength-aware
v0x6000041a5b90_0 .net "D", 0 0, L_0x6000002bb5c0;  1 drivers
v0x6000041a5c20_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a5cb0_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a5d40_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a5dd0_0 .net *"_ivl_0", 0 0, L_0x6000002ba080;  1 drivers
o0x7fcf32d4bee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a5e60_0 name=_ivl_2
v0x6000041a5ef0_0 .net *"_ivl_6", 0 0, L_0x6000002ba1c0;  1 drivers
o0x7fcf32d4bf48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a5f80_0 name=_ivl_8
v0x6000041a3b10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a3ba0_0 .net "dffOut", 0 0, v0x6000041a5950_0;  1 drivers
v0x6000041a3c30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ba080 .functor MUXZ 1, v0x6000041a5950_0, L_0x6000002bb5c0, L_0x600000298c80, C4<>;
L_0x6000002ba120 .functor MUXZ 1, o0x7fcf32d4bee8, L_0x6000002ba080, L_0x600000299540, C4<>;
L_0x6000002ba1c0 .functor MUXZ 1, v0x6000041a5950_0, L_0x6000002bb5c0, L_0x600000298c80, C4<>;
L_0x6000002ba260 .functor MUXZ 1, o0x7fcf32d4bf48, L_0x6000002ba1c0, L_0x60000029a080, C4<>;
S_0x7fcf32c06370 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c06200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a5710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a57a0_0 .net "d", 0 0, L_0x6000002bb5c0;  alias, 1 drivers
v0x6000041a5830_0 .net "q", 0 0, v0x6000041a5950_0;  alias, 1 drivers
v0x6000041a58c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a5950_0 .var "state", 0 0;
v0x6000041a59e0_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c064e0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a6370_0 .net8 "Bitline1", 0 0, p0x7fcf32d4c278;  1 drivers, strength-aware
v0x6000041a6400_0 .net8 "Bitline2", 0 0, p0x7fcf32d4c2a8;  1 drivers, strength-aware
v0x6000041a6490_0 .net "D", 0 0, L_0x6000002bb660;  1 drivers
v0x6000041a6520_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a65b0_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a6640_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a66d0_0 .net *"_ivl_0", 0 0, L_0x6000002ba300;  1 drivers
o0x7fcf32d4c308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a6760_0 name=_ivl_2
v0x6000041a67f0_0 .net *"_ivl_6", 0 0, L_0x6000002ba440;  1 drivers
o0x7fcf32d4c368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a6880_0 name=_ivl_8
v0x6000041a6910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a69a0_0 .net "dffOut", 0 0, v0x6000041a6250_0;  1 drivers
v0x6000041a6a30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ba300 .functor MUXZ 1, v0x6000041a6250_0, L_0x6000002bb660, L_0x600000298c80, C4<>;
L_0x6000002ba3a0 .functor MUXZ 1, o0x7fcf32d4c308, L_0x6000002ba300, L_0x600000299540, C4<>;
L_0x6000002ba440 .functor MUXZ 1, v0x6000041a6250_0, L_0x6000002bb660, L_0x600000298c80, C4<>;
L_0x6000002ba4e0 .functor MUXZ 1, o0x7fcf32d4c368, L_0x6000002ba440, L_0x60000029a080, C4<>;
S_0x7fcf32c06650 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c064e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a6010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a60a0_0 .net "d", 0 0, L_0x6000002bb660;  alias, 1 drivers
v0x6000041a6130_0 .net "q", 0 0, v0x6000041a6250_0;  alias, 1 drivers
v0x6000041a61c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a6250_0 .var "state", 0 0;
v0x6000041a62e0_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c067c0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a6e20_0 .net8 "Bitline1", 0 0, p0x7fcf32d4c698;  1 drivers, strength-aware
v0x6000041a6eb0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4c6c8;  1 drivers, strength-aware
v0x6000041a6f40_0 .net "D", 0 0, L_0x6000002bb700;  1 drivers
v0x6000041a6fd0_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a7060_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a70f0_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a7180_0 .net *"_ivl_0", 0 0, L_0x6000002ba580;  1 drivers
o0x7fcf32d4c728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a7210_0 name=_ivl_2
v0x6000041a72a0_0 .net *"_ivl_6", 0 0, L_0x6000002ba6c0;  1 drivers
o0x7fcf32d4c788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a7330_0 name=_ivl_8
v0x6000041a73c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a7450_0 .net "dffOut", 0 0, v0x6000041a6d00_0;  1 drivers
v0x6000041a74e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ba580 .functor MUXZ 1, v0x6000041a6d00_0, L_0x6000002bb700, L_0x600000298c80, C4<>;
L_0x6000002ba620 .functor MUXZ 1, o0x7fcf32d4c728, L_0x6000002ba580, L_0x600000299540, C4<>;
L_0x6000002ba6c0 .functor MUXZ 1, v0x6000041a6d00_0, L_0x6000002bb700, L_0x600000298c80, C4<>;
L_0x6000002ba760 .functor MUXZ 1, o0x7fcf32d4c788, L_0x6000002ba6c0, L_0x60000029a080, C4<>;
S_0x7fcf32c06930 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c067c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a6ac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a6b50_0 .net "d", 0 0, L_0x6000002bb700;  alias, 1 drivers
v0x6000041a6be0_0 .net "q", 0 0, v0x6000041a6d00_0;  alias, 1 drivers
v0x6000041a6c70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a6d00_0 .var "state", 0 0;
v0x6000041a6d90_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c19180 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041a78d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4cab8;  1 drivers, strength-aware
v0x6000041a7960_0 .net8 "Bitline2", 0 0, p0x7fcf32d4cae8;  1 drivers, strength-aware
v0x6000041a79f0_0 .net "D", 0 0, L_0x6000002bb7a0;  1 drivers
v0x6000041a7a80_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041a7b10_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x6000041a7ba0_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x6000041a7c30_0 .net *"_ivl_0", 0 0, L_0x6000002ba800;  1 drivers
o0x7fcf32d4cb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a7cc0_0 name=_ivl_2
v0x6000041a7d50_0 .net *"_ivl_6", 0 0, L_0x6000002ba940;  1 drivers
o0x7fcf32d4cba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a7de0_0 name=_ivl_8
v0x6000041a7e70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a7f00_0 .net "dffOut", 0 0, v0x6000041a77b0_0;  1 drivers
v0x6000041b8000_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002ba800 .functor MUXZ 1, v0x6000041a77b0_0, L_0x6000002bb7a0, L_0x600000298c80, C4<>;
L_0x6000002ba8a0 .functor MUXZ 1, o0x7fcf32d4cb48, L_0x6000002ba800, L_0x600000299540, C4<>;
L_0x6000002ba940 .functor MUXZ 1, v0x6000041a77b0_0, L_0x6000002bb7a0, L_0x600000298c80, C4<>;
L_0x6000002ba9e0 .functor MUXZ 1, o0x7fcf32d4cba8, L_0x6000002ba940, L_0x60000029a080, C4<>;
S_0x7fcf32c192f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c19180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041a7570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041a7600_0 .net "d", 0 0, L_0x6000002bb7a0;  alias, 1 drivers
v0x6000041a7690_0 .net "q", 0 0, v0x6000041a77b0_0;  alias, 1 drivers
v0x6000041a7720_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041a77b0_0 .var "state", 0 0;
v0x6000041a7840_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32c19460 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041620a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4ced8;  1 drivers, strength-aware
v0x600004162130_0 .net8 "Bitline2", 0 0, p0x7fcf32d4cf08;  1 drivers, strength-aware
v0x6000041621c0_0 .net "D", 0 0, L_0x6000002bb840;  1 drivers
v0x600004162250_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x6000041622e0_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x600004162370_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x600004162400_0 .net *"_ivl_0", 0 0, L_0x6000002baa80;  1 drivers
o0x7fcf32d4cf68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004162490_0 name=_ivl_2
v0x600004162520_0 .net *"_ivl_6", 0 0, L_0x6000002babc0;  1 drivers
o0x7fcf32d4cfc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041625b0_0 name=_ivl_8
v0x600004162640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041626d0_0 .net "dffOut", 0 0, v0x600004161f80_0;  1 drivers
v0x600004162760_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002baa80 .functor MUXZ 1, v0x600004161f80_0, L_0x6000002bb840, L_0x600000298c80, C4<>;
L_0x6000002bab20 .functor MUXZ 1, o0x7fcf32d4cf68, L_0x6000002baa80, L_0x600000299540, C4<>;
L_0x6000002babc0 .functor MUXZ 1, v0x600004161f80_0, L_0x6000002bb840, L_0x600000298c80, C4<>;
L_0x6000002bac60 .functor MUXZ 1, o0x7fcf32d4cfc8, L_0x6000002babc0, L_0x60000029a080, C4<>;
S_0x7fcf32c195d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c19460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b8090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b8120_0 .net "d", 0 0, L_0x6000002bb840;  alias, 1 drivers
v0x6000041b81b0_0 .net "q", 0 0, v0x600004161f80_0;  alias, 1 drivers
v0x600004161ef0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004161f80_0 .var "state", 0 0;
v0x600004162010_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf32806ea0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aa90a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004162b50_0 .net8 "Bitline1", 0 0, p0x7fcf32d4d2f8;  1 drivers, strength-aware
v0x600004162be0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4d328;  1 drivers, strength-aware
v0x600004162c70_0 .net "D", 0 0, L_0x6000002bb8e0;  1 drivers
v0x600004162d00_0 .net "ReadEnable1", 0 0, L_0x600000299540;  alias, 1 drivers
v0x60000416c900_0 .net "ReadEnable2", 0 0, L_0x60000029a080;  alias, 1 drivers
v0x60000416c990_0 .net "WriteEnable", 0 0, L_0x600000298c80;  alias, 1 drivers
v0x60000416ca20_0 .net *"_ivl_0", 0 0, L_0x6000002bad00;  1 drivers
o0x7fcf32d4d388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416cab0_0 name=_ivl_2
v0x60000416cb40_0 .net *"_ivl_6", 0 0, L_0x6000002bae40;  1 drivers
o0x7fcf32d4d3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416cbd0_0 name=_ivl_8
v0x60000416cc60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416ccf0_0 .net "dffOut", 0 0, v0x600004162a30_0;  1 drivers
v0x60000416cd80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bad00 .functor MUXZ 1, v0x600004162a30_0, L_0x6000002bb8e0, L_0x600000298c80, C4<>;
L_0x6000002bada0 .functor MUXZ 1, o0x7fcf32d4d388, L_0x6000002bad00, L_0x600000299540, C4<>;
L_0x6000002bae40 .functor MUXZ 1, v0x600004162a30_0, L_0x6000002bb8e0, L_0x600000298c80, C4<>;
L_0x6000002baee0 .functor MUXZ 1, o0x7fcf32d4d3e8, L_0x6000002bae40, L_0x60000029a080, C4<>;
S_0x7fcf32807010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32806ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041627f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004162880_0 .net "d", 0 0, L_0x6000002bb8e0;  alias, 1 drivers
v0x600004162910_0 .net "q", 0 0, v0x600004162a30_0;  alias, 1 drivers
v0x6000041629a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004162a30_0 .var "state", 0 0;
v0x600004162ac0_0 .net "wen", 0 0, L_0x600000298c80;  alias, 1 drivers
S_0x7fcf31cec710 .scope module, "regArray[6]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041b0900_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041b0990_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041b0a20_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x6000041b0ab0_0 .net "ReadEnable1", 0 0, L_0x600000299720;  1 drivers
v0x6000041b0b40_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  1 drivers
v0x6000041b0bd0_0 .net "WriteReg", 0 0, L_0x600000298d20;  1 drivers
v0x6000041b0c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b0cf0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002be1c0 .part L_0x600000578140, 0, 1;
L_0x6000002be260 .part L_0x600000578140, 1, 1;
L_0x6000002be300 .part L_0x600000578140, 2, 1;
L_0x6000002be3a0 .part L_0x600000578140, 3, 1;
L_0x6000002be440 .part L_0x600000578140, 4, 1;
L_0x6000002be4e0 .part L_0x600000578140, 5, 1;
L_0x6000002be580 .part L_0x600000578140, 6, 1;
L_0x6000002be620 .part L_0x600000578140, 7, 1;
L_0x6000002be6c0 .part L_0x600000578140, 8, 1;
L_0x6000002be760 .part L_0x600000578140, 9, 1;
L_0x6000002be800 .part L_0x600000578140, 10, 1;
L_0x6000002be8a0 .part L_0x600000578140, 11, 1;
L_0x6000002be940 .part L_0x600000578140, 12, 1;
L_0x6000002be9e0 .part L_0x600000578140, 13, 1;
L_0x6000002bea80 .part L_0x600000578140, 14, 1;
L_0x6000002beb20 .part L_0x600000578140, 15, 1;
p0x7fcf32d4d8c8 .port I0x600003206120, L_0x6000002bba20;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4d8c8;
p0x7fcf32d4dd48 .port I0x600003206120, L_0x6000002bbca0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4dd48;
p0x7fcf32d4e168 .port I0x600003206120, L_0x6000002bbf20;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4e168;
p0x7fcf32d4e588 .port I0x600003206120, L_0x6000002bc1e0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4e588;
p0x7fcf32d4e9a8 .port I0x600003206120, L_0x6000002bc460;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4e9a8;
p0x7fcf32d4edc8 .port I0x600003206120, L_0x6000002bc6e0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4edc8;
p0x7fcf32d4f1e8 .port I0x600003206120, L_0x6000002bc960;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4f1e8;
p0x7fcf32d4f608 .port I0x600003206120, L_0x6000002bcbe0;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4f608;
p0x7fcf32d4fa28 .port I0x600003206120, L_0x6000002bce60;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4fa28;
p0x7fcf32d4fe48 .port I0x600003206120, L_0x6000002bd0e0;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d4fe48;
p0x7fcf32d50268 .port I0x600003206120, L_0x6000002bd360;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d50268;
p0x7fcf32d50688 .port I0x600003206120, L_0x6000002bd5e0;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d50688;
p0x7fcf32d50aa8 .port I0x600003206120, L_0x6000002bd860;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d50aa8;
p0x7fcf32d50ec8 .port I0x600003206120, L_0x6000002bdae0;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d50ec8;
p0x7fcf32d512e8 .port I0x600003206120, L_0x6000002bdd60;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d512e8;
p0x7fcf32d51708 .port I0x600003206120, L_0x6000002bdfe0;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d51708;
p0x7fcf32d4d8f8 .port I0x60000321dfe0, L_0x6000002bbb60;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4d8f8;
p0x7fcf32d4dd78 .port I0x60000321dfe0, L_0x6000002bbde0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4dd78;
p0x7fcf32d4e198 .port I0x60000321dfe0, L_0x6000002bc0a0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4e198;
p0x7fcf32d4e5b8 .port I0x60000321dfe0, L_0x6000002bc320;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4e5b8;
p0x7fcf32d4e9d8 .port I0x60000321dfe0, L_0x6000002bc5a0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4e9d8;
p0x7fcf32d4edf8 .port I0x60000321dfe0, L_0x6000002bc820;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4edf8;
p0x7fcf32d4f218 .port I0x60000321dfe0, L_0x6000002bcaa0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4f218;
p0x7fcf32d4f638 .port I0x60000321dfe0, L_0x6000002bcd20;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4f638;
p0x7fcf32d4fa58 .port I0x60000321dfe0, L_0x6000002bcfa0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4fa58;
p0x7fcf32d4fe78 .port I0x60000321dfe0, L_0x6000002bd220;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d4fe78;
p0x7fcf32d50298 .port I0x60000321dfe0, L_0x6000002bd4a0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d50298;
p0x7fcf32d506b8 .port I0x60000321dfe0, L_0x6000002bd720;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d506b8;
p0x7fcf32d50ad8 .port I0x60000321dfe0, L_0x6000002bd9a0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d50ad8;
p0x7fcf32d50ef8 .port I0x60000321dfe0, L_0x6000002bdc20;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d50ef8;
p0x7fcf32d51318 .port I0x60000321dfe0, L_0x6000002bdea0;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d51318;
p0x7fcf32d51738 .port I0x60000321dfe0, L_0x6000002be120;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d51738;
S_0x7fcf31cec880 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000416d5f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4d8c8;  1 drivers, strength-aware
v0x60000416d680_0 .net8 "Bitline2", 0 0, p0x7fcf32d4d8f8;  1 drivers, strength-aware
v0x60000416d710_0 .net "D", 0 0, L_0x6000002be1c0;  1 drivers
v0x60000416d7a0_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x60000416d830_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x60000416d8c0_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x60000416d950_0 .net *"_ivl_0", 0 0, L_0x6000002bb980;  1 drivers
o0x7fcf32d4d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416d9e0_0 name=_ivl_2
v0x60000416da70_0 .net *"_ivl_6", 0 0, L_0x6000002bbac0;  1 drivers
o0x7fcf32d4da18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416db00_0 name=_ivl_8
v0x60000416db90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416dc20_0 .net "dffOut", 0 0, v0x60000416d4d0_0;  1 drivers
v0x60000416dcb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bb980 .functor MUXZ 1, v0x60000416d4d0_0, L_0x6000002be1c0, L_0x600000298d20, C4<>;
L_0x6000002bba20 .functor MUXZ 1, o0x7fcf32d4d9b8, L_0x6000002bb980, L_0x600000299720, C4<>;
L_0x6000002bbac0 .functor MUXZ 1, v0x60000416d4d0_0, L_0x6000002be1c0, L_0x600000298d20, C4<>;
L_0x6000002bbb60 .functor MUXZ 1, o0x7fcf32d4da18, L_0x6000002bbac0, L_0x60000029a120, C4<>;
S_0x7fcf31cec9f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cec880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000416d290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416d320_0 .net "d", 0 0, L_0x6000002be1c0;  alias, 1 drivers
v0x60000416d3b0_0 .net "q", 0 0, v0x60000416d4d0_0;  alias, 1 drivers
v0x60000416d440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000416d4d0_0 .var "state", 0 0;
v0x60000416d560_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31cecb60 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000416e0a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4dd48;  1 drivers, strength-aware
v0x60000416e130_0 .net8 "Bitline2", 0 0, p0x7fcf32d4dd78;  1 drivers, strength-aware
v0x60000416e1c0_0 .net "D", 0 0, L_0x6000002be260;  1 drivers
v0x60000416e250_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x60000416e2e0_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x60000416e370_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x60000416e400_0 .net *"_ivl_0", 0 0, L_0x6000002bbc00;  1 drivers
o0x7fcf32d4ddd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416e490_0 name=_ivl_2
v0x60000416e520_0 .net *"_ivl_6", 0 0, L_0x6000002bbd40;  1 drivers
o0x7fcf32d4de38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416e5b0_0 name=_ivl_8
v0x60000416e640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416e6d0_0 .net "dffOut", 0 0, v0x60000416df80_0;  1 drivers
v0x60000416e760_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bbc00 .functor MUXZ 1, v0x60000416df80_0, L_0x6000002be260, L_0x600000298d20, C4<>;
L_0x6000002bbca0 .functor MUXZ 1, o0x7fcf32d4ddd8, L_0x6000002bbc00, L_0x600000299720, C4<>;
L_0x6000002bbd40 .functor MUXZ 1, v0x60000416df80_0, L_0x6000002be260, L_0x600000298d20, C4<>;
L_0x6000002bbde0 .functor MUXZ 1, o0x7fcf32d4de38, L_0x6000002bbd40, L_0x60000029a120, C4<>;
S_0x7fcf31ceccd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cecb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000416dd40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416ddd0_0 .net "d", 0 0, L_0x6000002be260;  alias, 1 drivers
v0x60000416de60_0 .net "q", 0 0, v0x60000416df80_0;  alias, 1 drivers
v0x60000416def0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000416df80_0 .var "state", 0 0;
v0x60000416e010_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31cece40 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000416eb50_0 .net8 "Bitline1", 0 0, p0x7fcf32d4e168;  1 drivers, strength-aware
v0x60000416ebe0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4e198;  1 drivers, strength-aware
v0x60000416ec70_0 .net "D", 0 0, L_0x6000002be300;  1 drivers
v0x60000416ed00_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x60000416ed90_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x60000416ee20_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x60000416eeb0_0 .net *"_ivl_0", 0 0, L_0x6000002bbe80;  1 drivers
o0x7fcf32d4e1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416ef40_0 name=_ivl_2
v0x60000416efd0_0 .net *"_ivl_6", 0 0, L_0x6000002bc000;  1 drivers
o0x7fcf32d4e258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416f060_0 name=_ivl_8
v0x60000416f0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416f180_0 .net "dffOut", 0 0, v0x60000416ea30_0;  1 drivers
v0x60000416f210_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bbe80 .functor MUXZ 1, v0x60000416ea30_0, L_0x6000002be300, L_0x600000298d20, C4<>;
L_0x6000002bbf20 .functor MUXZ 1, o0x7fcf32d4e1f8, L_0x6000002bbe80, L_0x600000299720, C4<>;
L_0x6000002bc000 .functor MUXZ 1, v0x60000416ea30_0, L_0x6000002be300, L_0x600000298d20, C4<>;
L_0x6000002bc0a0 .functor MUXZ 1, o0x7fcf32d4e258, L_0x6000002bc000, L_0x60000029a120, C4<>;
S_0x7fcf31cecfb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cece40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000416e7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416e880_0 .net "d", 0 0, L_0x6000002be300;  alias, 1 drivers
v0x60000416e910_0 .net "q", 0 0, v0x60000416ea30_0;  alias, 1 drivers
v0x60000416e9a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000416ea30_0 .var "state", 0 0;
v0x60000416eac0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31ced120 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000416f600_0 .net8 "Bitline1", 0 0, p0x7fcf32d4e588;  1 drivers, strength-aware
v0x60000416f690_0 .net8 "Bitline2", 0 0, p0x7fcf32d4e5b8;  1 drivers, strength-aware
v0x600004101ef0_0 .net "D", 0 0, L_0x6000002be3a0;  1 drivers
v0x600004101f80_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x600004102010_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041020a0_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x600004102130_0 .net *"_ivl_0", 0 0, L_0x6000002bc140;  1 drivers
o0x7fcf32d4e618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041021c0_0 name=_ivl_2
v0x600004102250_0 .net *"_ivl_6", 0 0, L_0x6000002bc280;  1 drivers
o0x7fcf32d4e678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041022e0_0 name=_ivl_8
v0x600004102370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004102400_0 .net "dffOut", 0 0, v0x60000416f4e0_0;  1 drivers
v0x600004102490_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bc140 .functor MUXZ 1, v0x60000416f4e0_0, L_0x6000002be3a0, L_0x600000298d20, C4<>;
L_0x6000002bc1e0 .functor MUXZ 1, o0x7fcf32d4e618, L_0x6000002bc140, L_0x600000299720, C4<>;
L_0x6000002bc280 .functor MUXZ 1, v0x60000416f4e0_0, L_0x6000002be3a0, L_0x600000298d20, C4<>;
L_0x6000002bc320 .functor MUXZ 1, o0x7fcf32d4e678, L_0x6000002bc280, L_0x60000029a120, C4<>;
S_0x7fcf31ced290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ced120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000416f2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416f330_0 .net "d", 0 0, L_0x6000002be3a0;  alias, 1 drivers
v0x60000416f3c0_0 .net "q", 0 0, v0x60000416f4e0_0;  alias, 1 drivers
v0x60000416f450_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000416f4e0_0 .var "state", 0 0;
v0x60000416f570_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31d20a90 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004102880_0 .net8 "Bitline1", 0 0, p0x7fcf32d4e9a8;  1 drivers, strength-aware
v0x600004102910_0 .net8 "Bitline2", 0 0, p0x7fcf32d4e9d8;  1 drivers, strength-aware
v0x6000041029a0_0 .net "D", 0 0, L_0x6000002be440;  1 drivers
v0x600004102a30_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x600004102ac0_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x600004102b50_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x600004102be0_0 .net *"_ivl_0", 0 0, L_0x6000002bc3c0;  1 drivers
o0x7fcf32d4ea38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004102c70_0 name=_ivl_2
v0x600004102d00_0 .net *"_ivl_6", 0 0, L_0x6000002bc500;  1 drivers
o0x7fcf32d4ea98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004102d90_0 name=_ivl_8
v0x600004102e20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004102eb0_0 .net "dffOut", 0 0, v0x600004102760_0;  1 drivers
v0x600004102f40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bc3c0 .functor MUXZ 1, v0x600004102760_0, L_0x6000002be440, L_0x600000298d20, C4<>;
L_0x6000002bc460 .functor MUXZ 1, o0x7fcf32d4ea38, L_0x6000002bc3c0, L_0x600000299720, C4<>;
L_0x6000002bc500 .functor MUXZ 1, v0x600004102760_0, L_0x6000002be440, L_0x600000298d20, C4<>;
L_0x6000002bc5a0 .functor MUXZ 1, o0x7fcf32d4ea98, L_0x6000002bc500, L_0x60000029a120, C4<>;
S_0x7fcf31d20c00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d20a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004102520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041025b0_0 .net "d", 0 0, L_0x6000002be440;  alias, 1 drivers
v0x600004102640_0 .net "q", 0 0, v0x600004102760_0;  alias, 1 drivers
v0x6000041026d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004102760_0 .var "state", 0 0;
v0x6000041027f0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31d20d70 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004103330_0 .net8 "Bitline1", 0 0, p0x7fcf32d4edc8;  1 drivers, strength-aware
v0x6000041033c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4edf8;  1 drivers, strength-aware
v0x600004103450_0 .net "D", 0 0, L_0x6000002be4e0;  1 drivers
v0x6000041034e0_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x600004103570_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x600004103600_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x600004103690_0 .net *"_ivl_0", 0 0, L_0x6000002bc640;  1 drivers
o0x7fcf32d4ee58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004103720_0 name=_ivl_2
v0x6000041037b0_0 .net *"_ivl_6", 0 0, L_0x6000002bc780;  1 drivers
o0x7fcf32d4eeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004103840_0 name=_ivl_8
v0x6000041038d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004103960_0 .net "dffOut", 0 0, v0x600004103210_0;  1 drivers
v0x6000041039f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bc640 .functor MUXZ 1, v0x600004103210_0, L_0x6000002be4e0, L_0x600000298d20, C4<>;
L_0x6000002bc6e0 .functor MUXZ 1, o0x7fcf32d4ee58, L_0x6000002bc640, L_0x600000299720, C4<>;
L_0x6000002bc780 .functor MUXZ 1, v0x600004103210_0, L_0x6000002be4e0, L_0x600000298d20, C4<>;
L_0x6000002bc820 .functor MUXZ 1, o0x7fcf32d4eeb8, L_0x6000002bc780, L_0x60000029a120, C4<>;
S_0x7fcf31d20ee0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d20d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004102fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004103060_0 .net "d", 0 0, L_0x6000002be4e0;  alias, 1 drivers
v0x6000041030f0_0 .net "q", 0 0, v0x600004103210_0;  alias, 1 drivers
v0x600004103180_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004103210_0 .var "state", 0 0;
v0x6000041032a0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31d21050 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b8480_0 .net8 "Bitline1", 0 0, p0x7fcf32d4f1e8;  1 drivers, strength-aware
v0x6000041b8510_0 .net8 "Bitline2", 0 0, p0x7fcf32d4f218;  1 drivers, strength-aware
v0x6000041b85a0_0 .net "D", 0 0, L_0x6000002be580;  1 drivers
v0x6000041b8630_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041b86c0_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041b8750_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041b87e0_0 .net *"_ivl_0", 0 0, L_0x6000002bc8c0;  1 drivers
o0x7fcf32d4f278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b8870_0 name=_ivl_2
v0x6000041b8900_0 .net *"_ivl_6", 0 0, L_0x6000002bca00;  1 drivers
o0x7fcf32d4f2d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b8990_0 name=_ivl_8
v0x6000041b8a20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b8ab0_0 .net "dffOut", 0 0, v0x6000041b8360_0;  1 drivers
v0x6000041b8b40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bc8c0 .functor MUXZ 1, v0x6000041b8360_0, L_0x6000002be580, L_0x600000298d20, C4<>;
L_0x6000002bc960 .functor MUXZ 1, o0x7fcf32d4f278, L_0x6000002bc8c0, L_0x600000299720, C4<>;
L_0x6000002bca00 .functor MUXZ 1, v0x6000041b8360_0, L_0x6000002be580, L_0x600000298d20, C4<>;
L_0x6000002bcaa0 .functor MUXZ 1, o0x7fcf32d4f2d8, L_0x6000002bca00, L_0x60000029a120, C4<>;
S_0x7fcf31d211c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d21050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004103a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004103b10_0 .net "d", 0 0, L_0x6000002be580;  alias, 1 drivers
v0x6000041b8240_0 .net "q", 0 0, v0x6000041b8360_0;  alias, 1 drivers
v0x6000041b82d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b8360_0 .var "state", 0 0;
v0x6000041b83f0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32c142e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b8f30_0 .net8 "Bitline1", 0 0, p0x7fcf32d4f608;  1 drivers, strength-aware
v0x6000041b8fc0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4f638;  1 drivers, strength-aware
v0x6000041b9050_0 .net "D", 0 0, L_0x6000002be620;  1 drivers
v0x6000041b90e0_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041b9170_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041b9200_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041b9290_0 .net *"_ivl_0", 0 0, L_0x6000002bcb40;  1 drivers
o0x7fcf32d4f698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b9320_0 name=_ivl_2
v0x6000041b93b0_0 .net *"_ivl_6", 0 0, L_0x6000002bcc80;  1 drivers
o0x7fcf32d4f6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b9440_0 name=_ivl_8
v0x6000041b94d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b9560_0 .net "dffOut", 0 0, v0x6000041b8e10_0;  1 drivers
v0x6000041b95f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bcb40 .functor MUXZ 1, v0x6000041b8e10_0, L_0x6000002be620, L_0x600000298d20, C4<>;
L_0x6000002bcbe0 .functor MUXZ 1, o0x7fcf32d4f698, L_0x6000002bcb40, L_0x600000299720, C4<>;
L_0x6000002bcc80 .functor MUXZ 1, v0x6000041b8e10_0, L_0x6000002be620, L_0x600000298d20, C4<>;
L_0x6000002bcd20 .functor MUXZ 1, o0x7fcf32d4f6f8, L_0x6000002bcc80, L_0x60000029a120, C4<>;
S_0x7fcf32c19740 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c142e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b8bd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b8c60_0 .net "d", 0 0, L_0x6000002be620;  alias, 1 drivers
v0x6000041b8cf0_0 .net "q", 0 0, v0x6000041b8e10_0;  alias, 1 drivers
v0x6000041b8d80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b8e10_0 .var "state", 0 0;
v0x6000041b8ea0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32c198b0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b99e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d4fa28;  1 drivers, strength-aware
v0x6000041b9a70_0 .net8 "Bitline2", 0 0, p0x7fcf32d4fa58;  1 drivers, strength-aware
v0x6000041b9b00_0 .net "D", 0 0, L_0x6000002be6c0;  1 drivers
v0x6000041b9b90_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041b9c20_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041b9cb0_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041b9d40_0 .net *"_ivl_0", 0 0, L_0x6000002bcdc0;  1 drivers
o0x7fcf32d4fab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b9dd0_0 name=_ivl_2
v0x6000041b9e60_0 .net *"_ivl_6", 0 0, L_0x6000002bcf00;  1 drivers
o0x7fcf32d4fb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b9ef0_0 name=_ivl_8
v0x6000041b9f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ba010_0 .net "dffOut", 0 0, v0x6000041b98c0_0;  1 drivers
v0x6000041ba0a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bcdc0 .functor MUXZ 1, v0x6000041b98c0_0, L_0x6000002be6c0, L_0x600000298d20, C4<>;
L_0x6000002bce60 .functor MUXZ 1, o0x7fcf32d4fab8, L_0x6000002bcdc0, L_0x600000299720, C4<>;
L_0x6000002bcf00 .functor MUXZ 1, v0x6000041b98c0_0, L_0x6000002be6c0, L_0x600000298d20, C4<>;
L_0x6000002bcfa0 .functor MUXZ 1, o0x7fcf32d4fb18, L_0x6000002bcf00, L_0x60000029a120, C4<>;
S_0x7fcf32c19a20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c198b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b9680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b9710_0 .net "d", 0 0, L_0x6000002be6c0;  alias, 1 drivers
v0x6000041b97a0_0 .net "q", 0 0, v0x6000041b98c0_0;  alias, 1 drivers
v0x6000041b9830_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b98c0_0 .var "state", 0 0;
v0x6000041b9950_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32930980 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004109950_0 .net8 "Bitline1", 0 0, p0x7fcf32d4fe48;  1 drivers, strength-aware
v0x6000041099e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d4fe78;  1 drivers, strength-aware
v0x600004109a70_0 .net "D", 0 0, L_0x6000002be760;  1 drivers
v0x600004109b00_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x600004109b90_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x600004109c20_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x600004109cb0_0 .net *"_ivl_0", 0 0, L_0x6000002bd040;  1 drivers
o0x7fcf32d4fed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004109d40_0 name=_ivl_2
v0x600004109dd0_0 .net *"_ivl_6", 0 0, L_0x6000002bd180;  1 drivers
o0x7fcf32d4ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004109e60_0 name=_ivl_8
v0x600004109ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004109f80_0 .net "dffOut", 0 0, v0x600004109830_0;  1 drivers
v0x60000410a010_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bd040 .functor MUXZ 1, v0x600004109830_0, L_0x6000002be760, L_0x600000298d20, C4<>;
L_0x6000002bd0e0 .functor MUXZ 1, o0x7fcf32d4fed8, L_0x6000002bd040, L_0x600000299720, C4<>;
L_0x6000002bd180 .functor MUXZ 1, v0x600004109830_0, L_0x6000002be760, L_0x600000298d20, C4<>;
L_0x6000002bd220 .functor MUXZ 1, o0x7fcf32d4ff38, L_0x6000002bd180, L_0x60000029a120, C4<>;
S_0x7fcf32930af0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32930980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041095f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004109680_0 .net "d", 0 0, L_0x6000002be760;  alias, 1 drivers
v0x600004109710_0 .net "q", 0 0, v0x600004109830_0;  alias, 1 drivers
v0x6000041097a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004109830_0 .var "state", 0 0;
v0x6000041098c0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32938d40 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000416f7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d50268;  1 drivers, strength-aware
v0x60000416f840_0 .net8 "Bitline2", 0 0, p0x7fcf32d50298;  1 drivers, strength-aware
v0x60000416f8d0_0 .net "D", 0 0, L_0x6000002be800;  1 drivers
v0x60000416f960_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x60000416f9f0_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x60000416fa80_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x60000416fb10_0 .net *"_ivl_0", 0 0, L_0x6000002bd2c0;  1 drivers
o0x7fcf32d502f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416fba0_0 name=_ivl_2
v0x60000416fc30_0 .net *"_ivl_6", 0 0, L_0x6000002bd400;  1 drivers
o0x7fcf32d50358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000416fcc0_0 name=_ivl_8
v0x60000416fd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000416fde0_0 .net "dffOut", 0 0, v0x60000410a2e0_0;  1 drivers
v0x60000416fe70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bd2c0 .functor MUXZ 1, v0x60000410a2e0_0, L_0x6000002be800, L_0x600000298d20, C4<>;
L_0x6000002bd360 .functor MUXZ 1, o0x7fcf32d502f8, L_0x6000002bd2c0, L_0x600000299720, C4<>;
L_0x6000002bd400 .functor MUXZ 1, v0x60000410a2e0_0, L_0x6000002be800, L_0x600000298d20, C4<>;
L_0x6000002bd4a0 .functor MUXZ 1, o0x7fcf32d50358, L_0x6000002bd400, L_0x60000029a120, C4<>;
S_0x7fcf32938eb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32938d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410a0a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410a130_0 .net "d", 0 0, L_0x6000002be800;  alias, 1 drivers
v0x60000410a1c0_0 .net "q", 0 0, v0x60000410a2e0_0;  alias, 1 drivers
v0x60000410a250_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000410a2e0_0 .var "state", 0 0;
v0x60000416f720_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf31ced400 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041bc2d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d50688;  1 drivers, strength-aware
v0x6000041bc360_0 .net8 "Bitline2", 0 0, p0x7fcf32d506b8;  1 drivers, strength-aware
v0x6000041bc3f0_0 .net "D", 0 0, L_0x6000002be8a0;  1 drivers
v0x6000041bc480_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041bc510_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041bc5a0_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041bc630_0 .net *"_ivl_0", 0 0, L_0x6000002bd540;  1 drivers
o0x7fcf32d50718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bc6c0_0 name=_ivl_2
v0x6000041bc750_0 .net *"_ivl_6", 0 0, L_0x6000002bd680;  1 drivers
o0x7fcf32d50778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bc7e0_0 name=_ivl_8
v0x60000410a370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410a400_0 .net "dffOut", 0 0, v0x6000041bc1b0_0;  1 drivers
v0x60000410a490_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bd540 .functor MUXZ 1, v0x6000041bc1b0_0, L_0x6000002be8a0, L_0x600000298d20, C4<>;
L_0x6000002bd5e0 .functor MUXZ 1, o0x7fcf32d50718, L_0x6000002bd540, L_0x600000299720, C4<>;
L_0x6000002bd680 .functor MUXZ 1, v0x6000041bc1b0_0, L_0x6000002be8a0, L_0x600000298d20, C4<>;
L_0x6000002bd720 .functor MUXZ 1, o0x7fcf32d50778, L_0x6000002bd680, L_0x60000029a120, C4<>;
S_0x7fcf31ced570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ced400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000416ff00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bc000_0 .net "d", 0 0, L_0x6000002be8a0;  alias, 1 drivers
v0x6000041bc090_0 .net "q", 0 0, v0x6000041bc1b0_0;  alias, 1 drivers
v0x6000041bc120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041bc1b0_0 .var "state", 0 0;
v0x6000041bc240_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32934b60 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041ba130_0 .net8 "Bitline1", 0 0, p0x7fcf32d50aa8;  1 drivers, strength-aware
v0x6000041ba1c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d50ad8;  1 drivers, strength-aware
v0x6000041ba250_0 .net "D", 0 0, L_0x6000002be940;  1 drivers
v0x6000041ba2e0_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041ba370_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041ba400_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041ba490_0 .net *"_ivl_0", 0 0, L_0x6000002bd7c0;  1 drivers
o0x7fcf32d50b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ba520_0 name=_ivl_2
v0x6000041ba5b0_0 .net *"_ivl_6", 0 0, L_0x6000002bd900;  1 drivers
o0x7fcf32d50b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041ba640_0 name=_ivl_8
v0x6000041ba6d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ba760_0 .net "dffOut", 0 0, v0x60000410a760_0;  1 drivers
v0x6000041ba7f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bd7c0 .functor MUXZ 1, v0x60000410a760_0, L_0x6000002be940, L_0x600000298d20, C4<>;
L_0x6000002bd860 .functor MUXZ 1, o0x7fcf32d50b38, L_0x6000002bd7c0, L_0x600000299720, C4<>;
L_0x6000002bd900 .functor MUXZ 1, v0x60000410a760_0, L_0x6000002be940, L_0x600000298d20, C4<>;
L_0x6000002bd9a0 .functor MUXZ 1, o0x7fcf32d50b98, L_0x6000002bd900, L_0x60000029a120, C4<>;
S_0x7fcf32934cd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32934b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000410a520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000410a5b0_0 .net "d", 0 0, L_0x6000002be940;  alias, 1 drivers
v0x60000410a640_0 .net "q", 0 0, v0x60000410a760_0;  alias, 1 drivers
v0x60000410a6d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000410a760_0 .var "state", 0 0;
v0x60000410a7f0_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32c19d90 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041babe0_0 .net8 "Bitline1", 0 0, p0x7fcf32d50ec8;  1 drivers, strength-aware
v0x6000041bac70_0 .net8 "Bitline2", 0 0, p0x7fcf32d50ef8;  1 drivers, strength-aware
v0x6000041bad00_0 .net "D", 0 0, L_0x6000002be9e0;  1 drivers
v0x6000041bad90_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041bae20_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041baeb0_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041baf40_0 .net *"_ivl_0", 0 0, L_0x6000002bda40;  1 drivers
o0x7fcf32d50f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bafd0_0 name=_ivl_2
v0x6000041bb060_0 .net *"_ivl_6", 0 0, L_0x6000002bdb80;  1 drivers
o0x7fcf32d50fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bb0f0_0 name=_ivl_8
v0x6000041bb180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bb210_0 .net "dffOut", 0 0, v0x6000041baac0_0;  1 drivers
v0x6000041bb2a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bda40 .functor MUXZ 1, v0x6000041baac0_0, L_0x6000002be9e0, L_0x600000298d20, C4<>;
L_0x6000002bdae0 .functor MUXZ 1, o0x7fcf32d50f58, L_0x6000002bda40, L_0x600000299720, C4<>;
L_0x6000002bdb80 .functor MUXZ 1, v0x6000041baac0_0, L_0x6000002be9e0, L_0x600000298d20, C4<>;
L_0x6000002bdc20 .functor MUXZ 1, o0x7fcf32d50fb8, L_0x6000002bdb80, L_0x60000029a120, C4<>;
S_0x7fcf32c19f00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c19d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041ba880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041ba910_0 .net "d", 0 0, L_0x6000002be9e0;  alias, 1 drivers
v0x6000041ba9a0_0 .net "q", 0 0, v0x6000041baac0_0;  alias, 1 drivers
v0x6000041baa30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041baac0_0 .var "state", 0 0;
v0x6000041bab50_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32c1a070 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041bb690_0 .net8 "Bitline1", 0 0, p0x7fcf32d512e8;  1 drivers, strength-aware
v0x6000041bb720_0 .net8 "Bitline2", 0 0, p0x7fcf32d51318;  1 drivers, strength-aware
v0x6000041bb7b0_0 .net "D", 0 0, L_0x6000002bea80;  1 drivers
v0x6000041bb840_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041bb8d0_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041bb960_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041bb9f0_0 .net *"_ivl_0", 0 0, L_0x6000002bdcc0;  1 drivers
o0x7fcf32d51378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bba80_0 name=_ivl_2
v0x6000041bbb10_0 .net *"_ivl_6", 0 0, L_0x6000002bde00;  1 drivers
o0x7fcf32d513d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bbba0_0 name=_ivl_8
v0x6000041bbc30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bbcc0_0 .net "dffOut", 0 0, v0x6000041bb570_0;  1 drivers
v0x6000041bbd50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bdcc0 .functor MUXZ 1, v0x6000041bb570_0, L_0x6000002bea80, L_0x600000298d20, C4<>;
L_0x6000002bdd60 .functor MUXZ 1, o0x7fcf32d51378, L_0x6000002bdcc0, L_0x600000299720, C4<>;
L_0x6000002bde00 .functor MUXZ 1, v0x6000041bb570_0, L_0x6000002bea80, L_0x600000298d20, C4<>;
L_0x6000002bdea0 .functor MUXZ 1, o0x7fcf32d513d8, L_0x6000002bde00, L_0x60000029a120, C4<>;
S_0x7fcf32c1a1e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c1a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041bb330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bb3c0_0 .net "d", 0 0, L_0x6000002bea80;  alias, 1 drivers
v0x6000041bb450_0 .net "q", 0 0, v0x6000041bb570_0;  alias, 1 drivers
v0x6000041bb4e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041bb570_0 .var "state", 0 0;
v0x6000041bb600_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32c1a350 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cec710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b01b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d51708;  1 drivers, strength-aware
v0x6000041b0240_0 .net8 "Bitline2", 0 0, p0x7fcf32d51738;  1 drivers, strength-aware
v0x6000041b02d0_0 .net "D", 0 0, L_0x6000002beb20;  1 drivers
v0x6000041b0360_0 .net "ReadEnable1", 0 0, L_0x600000299720;  alias, 1 drivers
v0x6000041b03f0_0 .net "ReadEnable2", 0 0, L_0x60000029a120;  alias, 1 drivers
v0x6000041b0480_0 .net "WriteEnable", 0 0, L_0x600000298d20;  alias, 1 drivers
v0x6000041b0510_0 .net *"_ivl_0", 0 0, L_0x6000002bdf40;  1 drivers
o0x7fcf32d51798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b05a0_0 name=_ivl_2
v0x6000041b0630_0 .net *"_ivl_6", 0 0, L_0x6000002be080;  1 drivers
o0x7fcf32d517f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b06c0_0 name=_ivl_8
v0x6000041b0750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b07e0_0 .net "dffOut", 0 0, v0x6000041b0090_0;  1 drivers
v0x6000041b0870_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bdf40 .functor MUXZ 1, v0x6000041b0090_0, L_0x6000002beb20, L_0x600000298d20, C4<>;
L_0x6000002bdfe0 .functor MUXZ 1, o0x7fcf32d51798, L_0x6000002bdf40, L_0x600000299720, C4<>;
L_0x6000002be080 .functor MUXZ 1, v0x6000041b0090_0, L_0x6000002beb20, L_0x600000298d20, C4<>;
L_0x6000002be120 .functor MUXZ 1, o0x7fcf32d517f8, L_0x6000002be080, L_0x60000029a120, C4<>;
S_0x7fcf32c1a4c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c1a350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041bbde0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bbe70_0 .net "d", 0 0, L_0x6000002beb20;  alias, 1 drivers
v0x6000041bbf00_0 .net "q", 0 0, v0x6000041b0090_0;  alias, 1 drivers
v0x6000041b0000_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b0090_0 .var "state", 0 0;
v0x6000041b0120_0 .net "wen", 0 0, L_0x600000298d20;  alias, 1 drivers
S_0x7fcf32c19b90 .scope module, "regArray[7]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000418ddd0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x60000418de60_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x600004103ba0_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x600004103c30_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  1 drivers
v0x600004103cc0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  1 drivers
v0x600004103d50_0 .net "WriteReg", 0 0, L_0x600000298dc0;  1 drivers
v0x600004103de0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004103e70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b1400 .part L_0x600000578140, 0, 1;
L_0x6000002b14a0 .part L_0x600000578140, 1, 1;
L_0x6000002b1540 .part L_0x600000578140, 2, 1;
L_0x6000002b15e0 .part L_0x600000578140, 3, 1;
L_0x6000002b1680 .part L_0x600000578140, 4, 1;
L_0x6000002b1720 .part L_0x600000578140, 5, 1;
L_0x6000002b17c0 .part L_0x600000578140, 6, 1;
L_0x6000002b1860 .part L_0x600000578140, 7, 1;
L_0x6000002b1900 .part L_0x600000578140, 8, 1;
L_0x6000002b19a0 .part L_0x600000578140, 9, 1;
L_0x6000002b1a40 .part L_0x600000578140, 10, 1;
L_0x6000002b1ae0 .part L_0x600000578140, 11, 1;
L_0x6000002b1b80 .part L_0x600000578140, 12, 1;
L_0x6000002b1c20 .part L_0x600000578140, 13, 1;
L_0x6000002b1cc0 .part L_0x600000578140, 14, 1;
L_0x6000002b1d60 .part L_0x600000578140, 15, 1;
p0x7fcf32d51cd8 .port I0x600003206120, L_0x6000002bec60;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d51cd8;
p0x7fcf32d52158 .port I0x600003206120, L_0x6000002beee0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d52158;
p0x7fcf32d52578 .port I0x600003206120, L_0x6000002bf160;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d52578;
p0x7fcf32d52998 .port I0x600003206120, L_0x6000002bf3e0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d52998;
p0x7fcf32d52db8 .port I0x600003206120, L_0x6000002bf660;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d52db8;
p0x7fcf32d531d8 .port I0x600003206120, L_0x6000002bf8e0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d531d8;
p0x7fcf32d535f8 .port I0x600003206120, L_0x6000002bfb60;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d535f8;
p0x7fcf32d53a18 .port I0x600003206120, L_0x6000002bfde0;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d53a18;
p0x7fcf32d53e38 .port I0x600003206120, L_0x6000002b00a0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d53e38;
p0x7fcf32d54258 .port I0x600003206120, L_0x6000002b0320;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d54258;
p0x7fcf32d54678 .port I0x600003206120, L_0x6000002b05a0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d54678;
p0x7fcf32d54a98 .port I0x600003206120, L_0x6000002b0820;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d54a98;
p0x7fcf32d54eb8 .port I0x600003206120, L_0x6000002b0aa0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d54eb8;
p0x7fcf32d552d8 .port I0x600003206120, L_0x6000002b0d20;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d552d8;
p0x7fcf32d556f8 .port I0x600003206120, L_0x6000002b0fa0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d556f8;
p0x7fcf32d55b18 .port I0x600003206120, L_0x6000002b1220;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d55b18;
p0x7fcf32d51d08 .port I0x60000321dfe0, L_0x6000002beda0;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d51d08;
p0x7fcf32d52188 .port I0x60000321dfe0, L_0x6000002bf020;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d52188;
p0x7fcf32d525a8 .port I0x60000321dfe0, L_0x6000002bf2a0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d525a8;
p0x7fcf32d529c8 .port I0x60000321dfe0, L_0x6000002bf520;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d529c8;
p0x7fcf32d52de8 .port I0x60000321dfe0, L_0x6000002bf7a0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d52de8;
p0x7fcf32d53208 .port I0x60000321dfe0, L_0x6000002bfa20;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d53208;
p0x7fcf32d53628 .port I0x60000321dfe0, L_0x6000002bfca0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d53628;
p0x7fcf32d53a48 .port I0x60000321dfe0, L_0x6000002bff20;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d53a48;
p0x7fcf32d53e68 .port I0x60000321dfe0, L_0x6000002b01e0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d53e68;
p0x7fcf32d54288 .port I0x60000321dfe0, L_0x6000002b0460;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d54288;
p0x7fcf32d546a8 .port I0x60000321dfe0, L_0x6000002b06e0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d546a8;
p0x7fcf32d54ac8 .port I0x60000321dfe0, L_0x6000002b0960;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d54ac8;
p0x7fcf32d54ee8 .port I0x60000321dfe0, L_0x6000002b0be0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d54ee8;
p0x7fcf32d55308 .port I0x60000321dfe0, L_0x6000002b0e60;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d55308;
p0x7fcf32d55728 .port I0x60000321dfe0, L_0x6000002b10e0;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d55728;
p0x7fcf32d55b48 .port I0x60000321dfe0, L_0x6000002b1360;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d55b48;
S_0x7fcf32c1aa30 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b10e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d51cd8;  1 drivers, strength-aware
v0x6000041b1170_0 .net8 "Bitline2", 0 0, p0x7fcf32d51d08;  1 drivers, strength-aware
v0x6000041b1200_0 .net "D", 0 0, L_0x6000002b1400;  1 drivers
v0x6000041b1290_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041cb720_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041cb7b0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041cb840_0 .net *"_ivl_0", 0 0, L_0x6000002bebc0;  1 drivers
o0x7fcf32d51dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cb8d0_0 name=_ivl_2
v0x6000041cb960_0 .net *"_ivl_6", 0 0, L_0x6000002bed00;  1 drivers
o0x7fcf32d51e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041cb9f0_0 name=_ivl_8
v0x6000041cba80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cbb10_0 .net "dffOut", 0 0, v0x6000041b0fc0_0;  1 drivers
v0x6000041cbba0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bebc0 .functor MUXZ 1, v0x6000041b0fc0_0, L_0x6000002b1400, L_0x600000298dc0, C4<>;
L_0x6000002bec60 .functor MUXZ 1, o0x7fcf32d51dc8, L_0x6000002bebc0, L_0x6000002997c0, C4<>;
L_0x6000002bed00 .functor MUXZ 1, v0x6000041b0fc0_0, L_0x6000002b1400, L_0x600000298dc0, C4<>;
L_0x6000002beda0 .functor MUXZ 1, o0x7fcf32d51e28, L_0x6000002bed00, L_0x60000029a1c0, C4<>;
S_0x7fcf32c1aba0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32c1aa30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b0d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b0e10_0 .net "d", 0 0, L_0x6000002b1400;  alias, 1 drivers
v0x6000041b0ea0_0 .net "q", 0 0, v0x6000041b0fc0_0;  alias, 1 drivers
v0x6000041b0f30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b0fc0_0 .var "state", 0 0;
v0x6000041b1050_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b11940 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b4000_0 .net8 "Bitline1", 0 0, p0x7fcf32d52158;  1 drivers, strength-aware
v0x6000041b4090_0 .net8 "Bitline2", 0 0, p0x7fcf32d52188;  1 drivers, strength-aware
v0x6000041b4120_0 .net "D", 0 0, L_0x6000002b14a0;  1 drivers
v0x6000041b41b0_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041b4240_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041b42d0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041b4360_0 .net *"_ivl_0", 0 0, L_0x6000002bee40;  1 drivers
o0x7fcf32d521e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b43f0_0 name=_ivl_2
v0x6000041b4480_0 .net *"_ivl_6", 0 0, L_0x6000002bef80;  1 drivers
o0x7fcf32d52248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b4510_0 name=_ivl_8
v0x6000041b45a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b4630_0 .net "dffOut", 0 0, v0x6000041cbe70_0;  1 drivers
v0x6000041b46c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bee40 .functor MUXZ 1, v0x6000041cbe70_0, L_0x6000002b14a0, L_0x600000298dc0, C4<>;
L_0x6000002beee0 .functor MUXZ 1, o0x7fcf32d521e8, L_0x6000002bee40, L_0x6000002997c0, C4<>;
L_0x6000002bef80 .functor MUXZ 1, v0x6000041cbe70_0, L_0x6000002b14a0, L_0x600000298dc0, C4<>;
L_0x6000002bf020 .functor MUXZ 1, o0x7fcf32d52248, L_0x6000002bef80, L_0x60000029a1c0, C4<>;
S_0x7fcf32b11610 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b11940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041cbc30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041cbcc0_0 .net "d", 0 0, L_0x6000002b14a0;  alias, 1 drivers
v0x6000041cbd50_0 .net "q", 0 0, v0x6000041cbe70_0;  alias, 1 drivers
v0x6000041cbde0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041cbe70_0 .var "state", 0 0;
v0x6000041cbf00_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b111d0 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b4ab0_0 .net8 "Bitline1", 0 0, p0x7fcf32d52578;  1 drivers, strength-aware
v0x6000041b4b40_0 .net8 "Bitline2", 0 0, p0x7fcf32d525a8;  1 drivers, strength-aware
v0x6000041b4bd0_0 .net "D", 0 0, L_0x6000002b1540;  1 drivers
v0x6000041b4c60_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041b4cf0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041b4d80_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041b4e10_0 .net *"_ivl_0", 0 0, L_0x6000002bf0c0;  1 drivers
o0x7fcf32d52608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b4ea0_0 name=_ivl_2
v0x6000041b4f30_0 .net *"_ivl_6", 0 0, L_0x6000002bf200;  1 drivers
o0x7fcf32d52668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b4fc0_0 name=_ivl_8
v0x6000041b5050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b50e0_0 .net "dffOut", 0 0, v0x6000041b4990_0;  1 drivers
v0x6000041b5170_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bf0c0 .functor MUXZ 1, v0x6000041b4990_0, L_0x6000002b1540, L_0x600000298dc0, C4<>;
L_0x6000002bf160 .functor MUXZ 1, o0x7fcf32d52608, L_0x6000002bf0c0, L_0x6000002997c0, C4<>;
L_0x6000002bf200 .functor MUXZ 1, v0x6000041b4990_0, L_0x6000002b1540, L_0x600000298dc0, C4<>;
L_0x6000002bf2a0 .functor MUXZ 1, o0x7fcf32d52668, L_0x6000002bf200, L_0x60000029a1c0, C4<>;
S_0x7fcf32b10ea0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b111d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b4750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b47e0_0 .net "d", 0 0, L_0x6000002b1540;  alias, 1 drivers
v0x6000041b4870_0 .net "q", 0 0, v0x6000041b4990_0;  alias, 1 drivers
v0x6000041b4900_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b4990_0 .var "state", 0 0;
v0x6000041b4a20_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b10a60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b5560_0 .net8 "Bitline1", 0 0, p0x7fcf32d52998;  1 drivers, strength-aware
v0x6000041b55f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d529c8;  1 drivers, strength-aware
v0x6000041b5680_0 .net "D", 0 0, L_0x6000002b15e0;  1 drivers
v0x6000041b5710_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041b57a0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041b5830_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041b58c0_0 .net *"_ivl_0", 0 0, L_0x6000002bf340;  1 drivers
o0x7fcf32d52a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b5950_0 name=_ivl_2
v0x6000041b59e0_0 .net *"_ivl_6", 0 0, L_0x6000002bf480;  1 drivers
o0x7fcf32d52a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b5a70_0 name=_ivl_8
v0x6000041b5b00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b5b90_0 .net "dffOut", 0 0, v0x6000041b5440_0;  1 drivers
v0x6000041b5c20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bf340 .functor MUXZ 1, v0x6000041b5440_0, L_0x6000002b15e0, L_0x600000298dc0, C4<>;
L_0x6000002bf3e0 .functor MUXZ 1, o0x7fcf32d52a28, L_0x6000002bf340, L_0x6000002997c0, C4<>;
L_0x6000002bf480 .functor MUXZ 1, v0x6000041b5440_0, L_0x6000002b15e0, L_0x600000298dc0, C4<>;
L_0x6000002bf520 .functor MUXZ 1, o0x7fcf32d52a88, L_0x6000002bf480, L_0x60000029a1c0, C4<>;
S_0x7fcf32b10730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b10a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b5200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b5290_0 .net "d", 0 0, L_0x6000002b15e0;  alias, 1 drivers
v0x6000041b5320_0 .net "q", 0 0, v0x6000041b5440_0;  alias, 1 drivers
v0x6000041b53b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b5440_0 .var "state", 0 0;
v0x6000041b54d0_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b102f0 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b6010_0 .net8 "Bitline1", 0 0, p0x7fcf32d52db8;  1 drivers, strength-aware
v0x6000041b60a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d52de8;  1 drivers, strength-aware
v0x6000041b6130_0 .net "D", 0 0, L_0x6000002b1680;  1 drivers
v0x6000041b61c0_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041b6250_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041b62e0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041b6370_0 .net *"_ivl_0", 0 0, L_0x6000002bf5c0;  1 drivers
o0x7fcf32d52e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b6400_0 name=_ivl_2
v0x6000041b6490_0 .net *"_ivl_6", 0 0, L_0x6000002bf700;  1 drivers
o0x7fcf32d52ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b6520_0 name=_ivl_8
v0x6000041b65b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b6640_0 .net "dffOut", 0 0, v0x6000041b5ef0_0;  1 drivers
v0x6000041b66d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bf5c0 .functor MUXZ 1, v0x6000041b5ef0_0, L_0x6000002b1680, L_0x600000298dc0, C4<>;
L_0x6000002bf660 .functor MUXZ 1, o0x7fcf32d52e48, L_0x6000002bf5c0, L_0x6000002997c0, C4<>;
L_0x6000002bf700 .functor MUXZ 1, v0x6000041b5ef0_0, L_0x6000002b1680, L_0x600000298dc0, C4<>;
L_0x6000002bf7a0 .functor MUXZ 1, o0x7fcf32d52ea8, L_0x6000002bf700, L_0x60000029a1c0, C4<>;
S_0x7fcf32b0ffc0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b102f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b5cb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b5d40_0 .net "d", 0 0, L_0x6000002b1680;  alias, 1 drivers
v0x6000041b5dd0_0 .net "q", 0 0, v0x6000041b5ef0_0;  alias, 1 drivers
v0x6000041b5e60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b5ef0_0 .var "state", 0 0;
v0x6000041b5f80_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b0fb80 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b6ac0_0 .net8 "Bitline1", 0 0, p0x7fcf32d531d8;  1 drivers, strength-aware
v0x6000041b6b50_0 .net8 "Bitline2", 0 0, p0x7fcf32d53208;  1 drivers, strength-aware
v0x6000041b6be0_0 .net "D", 0 0, L_0x6000002b1720;  1 drivers
v0x6000041b6c70_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041b6d00_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041b6d90_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041b6e20_0 .net *"_ivl_0", 0 0, L_0x6000002bf840;  1 drivers
o0x7fcf32d53268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b6eb0_0 name=_ivl_2
v0x6000041b6f40_0 .net *"_ivl_6", 0 0, L_0x6000002bf980;  1 drivers
o0x7fcf32d532c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b6fd0_0 name=_ivl_8
v0x6000041b7060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b70f0_0 .net "dffOut", 0 0, v0x6000041b69a0_0;  1 drivers
v0x6000041b7180_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bf840 .functor MUXZ 1, v0x6000041b69a0_0, L_0x6000002b1720, L_0x600000298dc0, C4<>;
L_0x6000002bf8e0 .functor MUXZ 1, o0x7fcf32d53268, L_0x6000002bf840, L_0x6000002997c0, C4<>;
L_0x6000002bf980 .functor MUXZ 1, v0x6000041b69a0_0, L_0x6000002b1720, L_0x600000298dc0, C4<>;
L_0x6000002bfa20 .functor MUXZ 1, o0x7fcf32d532c8, L_0x6000002bf980, L_0x60000029a1c0, C4<>;
S_0x7fcf32b075a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b0fb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b6760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b67f0_0 .net "d", 0 0, L_0x6000002b1720;  alias, 1 drivers
v0x6000041b6880_0 .net "q", 0 0, v0x6000041b69a0_0;  alias, 1 drivers
v0x6000041b6910_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b69a0_0 .var "state", 0 0;
v0x6000041b6a30_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b07270 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041b7570_0 .net8 "Bitline1", 0 0, p0x7fcf32d535f8;  1 drivers, strength-aware
v0x6000041b7600_0 .net8 "Bitline2", 0 0, p0x7fcf32d53628;  1 drivers, strength-aware
v0x6000041b7690_0 .net "D", 0 0, L_0x6000002b17c0;  1 drivers
v0x6000041b7720_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041b77b0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041b7840_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041b78d0_0 .net *"_ivl_0", 0 0, L_0x6000002bfac0;  1 drivers
o0x7fcf32d53688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b7960_0 name=_ivl_2
v0x6000041b79f0_0 .net *"_ivl_6", 0 0, L_0x6000002bfc00;  1 drivers
o0x7fcf32d536e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041b7a80_0 name=_ivl_8
v0x6000041b7b10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b7ba0_0 .net "dffOut", 0 0, v0x6000041b7450_0;  1 drivers
v0x6000041b7c30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bfac0 .functor MUXZ 1, v0x6000041b7450_0, L_0x6000002b17c0, L_0x600000298dc0, C4<>;
L_0x6000002bfb60 .functor MUXZ 1, o0x7fcf32d53688, L_0x6000002bfac0, L_0x6000002997c0, C4<>;
L_0x6000002bfc00 .functor MUXZ 1, v0x6000041b7450_0, L_0x6000002b17c0, L_0x600000298dc0, C4<>;
L_0x6000002bfca0 .functor MUXZ 1, o0x7fcf32d536e8, L_0x6000002bfc00, L_0x60000029a1c0, C4<>;
S_0x7fcf32b06e30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b07270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b7210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b72a0_0 .net "d", 0 0, L_0x6000002b17c0;  alias, 1 drivers
v0x6000041b7330_0 .net "q", 0 0, v0x6000041b7450_0;  alias, 1 drivers
v0x6000041b73c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b7450_0 .var "state", 0 0;
v0x6000041b74e0_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b06b00 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004188090_0 .net8 "Bitline1", 0 0, p0x7fcf32d53a18;  1 drivers, strength-aware
v0x600004188120_0 .net8 "Bitline2", 0 0, p0x7fcf32d53a48;  1 drivers, strength-aware
v0x6000041881b0_0 .net "D", 0 0, L_0x6000002b1860;  1 drivers
v0x600004188240_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x6000041882d0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x600004188360_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x6000041883f0_0 .net *"_ivl_0", 0 0, L_0x6000002bfd40;  1 drivers
o0x7fcf32d53aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004188480_0 name=_ivl_2
v0x600004188510_0 .net *"_ivl_6", 0 0, L_0x6000002bfe80;  1 drivers
o0x7fcf32d53b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041885a0_0 name=_ivl_8
v0x600004188630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041886c0_0 .net "dffOut", 0 0, v0x6000041b7f00_0;  1 drivers
v0x600004188750_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002bfd40 .functor MUXZ 1, v0x6000041b7f00_0, L_0x6000002b1860, L_0x600000298dc0, C4<>;
L_0x6000002bfde0 .functor MUXZ 1, o0x7fcf32d53aa8, L_0x6000002bfd40, L_0x6000002997c0, C4<>;
L_0x6000002bfe80 .functor MUXZ 1, v0x6000041b7f00_0, L_0x6000002b1860, L_0x600000298dc0, C4<>;
L_0x6000002bff20 .functor MUXZ 1, o0x7fcf32d53b08, L_0x6000002bfe80, L_0x60000029a1c0, C4<>;
S_0x7fcf32b066c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b06b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041b7cc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041b7d50_0 .net "d", 0 0, L_0x6000002b1860;  alias, 1 drivers
v0x6000041b7de0_0 .net "q", 0 0, v0x6000041b7f00_0;  alias, 1 drivers
v0x6000041b7e70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041b7f00_0 .var "state", 0 0;
v0x600004188000_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b06390 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004188b40_0 .net8 "Bitline1", 0 0, p0x7fcf32d53e38;  1 drivers, strength-aware
v0x600004188bd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d53e68;  1 drivers, strength-aware
v0x600004188c60_0 .net "D", 0 0, L_0x6000002b1900;  1 drivers
v0x600004188cf0_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x600004188d80_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x600004188e10_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x600004188ea0_0 .net *"_ivl_0", 0 0, L_0x6000002b0000;  1 drivers
o0x7fcf32d53ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004188f30_0 name=_ivl_2
v0x600004188fc0_0 .net *"_ivl_6", 0 0, L_0x6000002b0140;  1 drivers
o0x7fcf32d53f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004189050_0 name=_ivl_8
v0x6000041890e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004189170_0 .net "dffOut", 0 0, v0x600004188a20_0;  1 drivers
v0x600004189200_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0000 .functor MUXZ 1, v0x600004188a20_0, L_0x6000002b1900, L_0x600000298dc0, C4<>;
L_0x6000002b00a0 .functor MUXZ 1, o0x7fcf32d53ec8, L_0x6000002b0000, L_0x6000002997c0, C4<>;
L_0x6000002b0140 .functor MUXZ 1, v0x600004188a20_0, L_0x6000002b1900, L_0x600000298dc0, C4<>;
L_0x6000002b01e0 .functor MUXZ 1, o0x7fcf32d53f28, L_0x6000002b0140, L_0x60000029a1c0, C4<>;
S_0x7fcf32b05f50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b06390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041887e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004188870_0 .net "d", 0 0, L_0x6000002b1900;  alias, 1 drivers
v0x600004188900_0 .net "q", 0 0, v0x600004188a20_0;  alias, 1 drivers
v0x600004188990_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004188a20_0 .var "state", 0 0;
v0x600004188ab0_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b057e0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041895f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d54258;  1 drivers, strength-aware
v0x600004189680_0 .net8 "Bitline2", 0 0, p0x7fcf32d54288;  1 drivers, strength-aware
v0x600004189710_0 .net "D", 0 0, L_0x6000002b19a0;  1 drivers
v0x6000041897a0_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x600004189830_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x6000041898c0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x600004189950_0 .net *"_ivl_0", 0 0, L_0x6000002b0280;  1 drivers
o0x7fcf32d542e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041899e0_0 name=_ivl_2
v0x600004189a70_0 .net *"_ivl_6", 0 0, L_0x6000002b03c0;  1 drivers
o0x7fcf32d54348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004189b00_0 name=_ivl_8
v0x600004189b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004189c20_0 .net "dffOut", 0 0, v0x6000041894d0_0;  1 drivers
v0x600004189cb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0280 .functor MUXZ 1, v0x6000041894d0_0, L_0x6000002b19a0, L_0x600000298dc0, C4<>;
L_0x6000002b0320 .functor MUXZ 1, o0x7fcf32d542e8, L_0x6000002b0280, L_0x6000002997c0, C4<>;
L_0x6000002b03c0 .functor MUXZ 1, v0x6000041894d0_0, L_0x6000002b19a0, L_0x600000298dc0, C4<>;
L_0x6000002b0460 .functor MUXZ 1, o0x7fcf32d54348, L_0x6000002b03c0, L_0x60000029a1c0, C4<>;
S_0x7fcf32b054b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b057e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004189290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004189320_0 .net "d", 0 0, L_0x6000002b19a0;  alias, 1 drivers
v0x6000041893b0_0 .net "q", 0 0, v0x6000041894d0_0;  alias, 1 drivers
v0x600004189440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041894d0_0 .var "state", 0 0;
v0x600004189560_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b05070 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000418a0a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d54678;  1 drivers, strength-aware
v0x60000418a130_0 .net8 "Bitline2", 0 0, p0x7fcf32d546a8;  1 drivers, strength-aware
v0x60000418a1c0_0 .net "D", 0 0, L_0x6000002b1a40;  1 drivers
v0x60000418a250_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x60000418a2e0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x60000418a370_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x60000418a400_0 .net *"_ivl_0", 0 0, L_0x6000002b0500;  1 drivers
o0x7fcf32d54708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418a490_0 name=_ivl_2
v0x60000418a520_0 .net *"_ivl_6", 0 0, L_0x6000002b0640;  1 drivers
o0x7fcf32d54768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418a5b0_0 name=_ivl_8
v0x60000418a640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418a6d0_0 .net "dffOut", 0 0, v0x600004189f80_0;  1 drivers
v0x60000418a760_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0500 .functor MUXZ 1, v0x600004189f80_0, L_0x6000002b1a40, L_0x600000298dc0, C4<>;
L_0x6000002b05a0 .functor MUXZ 1, o0x7fcf32d54708, L_0x6000002b0500, L_0x6000002997c0, C4<>;
L_0x6000002b0640 .functor MUXZ 1, v0x600004189f80_0, L_0x6000002b1a40, L_0x600000298dc0, C4<>;
L_0x6000002b06e0 .functor MUXZ 1, o0x7fcf32d54768, L_0x6000002b0640, L_0x60000029a1c0, C4<>;
S_0x7fcf32b04d40 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b05070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004189d40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004189dd0_0 .net "d", 0 0, L_0x6000002b1a40;  alias, 1 drivers
v0x600004189e60_0 .net "q", 0 0, v0x600004189f80_0;  alias, 1 drivers
v0x600004189ef0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004189f80_0 .var "state", 0 0;
v0x60000418a010_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b04900 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000418ab50_0 .net8 "Bitline1", 0 0, p0x7fcf32d54a98;  1 drivers, strength-aware
v0x60000418abe0_0 .net8 "Bitline2", 0 0, p0x7fcf32d54ac8;  1 drivers, strength-aware
v0x60000418ac70_0 .net "D", 0 0, L_0x6000002b1ae0;  1 drivers
v0x60000418ad00_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x60000418ad90_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x60000418ae20_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x60000418aeb0_0 .net *"_ivl_0", 0 0, L_0x6000002b0780;  1 drivers
o0x7fcf32d54b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418af40_0 name=_ivl_2
v0x60000418afd0_0 .net *"_ivl_6", 0 0, L_0x6000002b08c0;  1 drivers
o0x7fcf32d54b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418b060_0 name=_ivl_8
v0x60000418b0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418b180_0 .net "dffOut", 0 0, v0x60000418aa30_0;  1 drivers
v0x60000418b210_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0780 .functor MUXZ 1, v0x60000418aa30_0, L_0x6000002b1ae0, L_0x600000298dc0, C4<>;
L_0x6000002b0820 .functor MUXZ 1, o0x7fcf32d54b28, L_0x6000002b0780, L_0x6000002997c0, C4<>;
L_0x6000002b08c0 .functor MUXZ 1, v0x60000418aa30_0, L_0x6000002b1ae0, L_0x600000298dc0, C4<>;
L_0x6000002b0960 .functor MUXZ 1, o0x7fcf32d54b88, L_0x6000002b08c0, L_0x60000029a1c0, C4<>;
S_0x7fcf32b045d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b04900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000418a7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418a880_0 .net "d", 0 0, L_0x6000002b1ae0;  alias, 1 drivers
v0x60000418a910_0 .net "q", 0 0, v0x60000418aa30_0;  alias, 1 drivers
v0x60000418a9a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000418aa30_0 .var "state", 0 0;
v0x60000418aac0_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b04190 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000418b600_0 .net8 "Bitline1", 0 0, p0x7fcf32d54eb8;  1 drivers, strength-aware
v0x60000418b690_0 .net8 "Bitline2", 0 0, p0x7fcf32d54ee8;  1 drivers, strength-aware
v0x60000418b720_0 .net "D", 0 0, L_0x6000002b1b80;  1 drivers
v0x60000418b7b0_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x60000418b840_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x60000418b8d0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x60000418b960_0 .net *"_ivl_0", 0 0, L_0x6000002b0a00;  1 drivers
o0x7fcf32d54f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418b9f0_0 name=_ivl_2
v0x60000418ba80_0 .net *"_ivl_6", 0 0, L_0x6000002b0b40;  1 drivers
o0x7fcf32d54fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418bb10_0 name=_ivl_8
v0x60000418bba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418bc30_0 .net "dffOut", 0 0, v0x60000418b4e0_0;  1 drivers
v0x60000418bcc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0a00 .functor MUXZ 1, v0x60000418b4e0_0, L_0x6000002b1b80, L_0x600000298dc0, C4<>;
L_0x6000002b0aa0 .functor MUXZ 1, o0x7fcf32d54f48, L_0x6000002b0a00, L_0x6000002997c0, C4<>;
L_0x6000002b0b40 .functor MUXZ 1, v0x60000418b4e0_0, L_0x6000002b1b80, L_0x600000298dc0, C4<>;
L_0x6000002b0be0 .functor MUXZ 1, o0x7fcf32d54fa8, L_0x6000002b0b40, L_0x60000029a1c0, C4<>;
S_0x7fcf32b0eec0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b04190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000418b2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418b330_0 .net "d", 0 0, L_0x6000002b1b80;  alias, 1 drivers
v0x60000418b3c0_0 .net "q", 0 0, v0x60000418b4e0_0;  alias, 1 drivers
v0x60000418b450_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000418b4e0_0 .var "state", 0 0;
v0x60000418b570_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b0eb90 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000418c120_0 .net8 "Bitline1", 0 0, p0x7fcf32d552d8;  1 drivers, strength-aware
v0x60000418c1b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d55308;  1 drivers, strength-aware
v0x60000418c240_0 .net "D", 0 0, L_0x6000002b1c20;  1 drivers
v0x60000418c2d0_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x60000418c360_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x60000418c3f0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x60000418c480_0 .net *"_ivl_0", 0 0, L_0x6000002b0c80;  1 drivers
o0x7fcf32d55368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418c510_0 name=_ivl_2
v0x60000418c5a0_0 .net *"_ivl_6", 0 0, L_0x6000002b0dc0;  1 drivers
o0x7fcf32d553c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418c630_0 name=_ivl_8
v0x60000418c6c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418c750_0 .net "dffOut", 0 0, v0x60000418c000_0;  1 drivers
v0x60000418c7e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0c80 .functor MUXZ 1, v0x60000418c000_0, L_0x6000002b1c20, L_0x600000298dc0, C4<>;
L_0x6000002b0d20 .functor MUXZ 1, o0x7fcf32d55368, L_0x6000002b0c80, L_0x6000002997c0, C4<>;
L_0x6000002b0dc0 .functor MUXZ 1, v0x60000418c000_0, L_0x6000002b1c20, L_0x600000298dc0, C4<>;
L_0x6000002b0e60 .functor MUXZ 1, o0x7fcf32d553c8, L_0x6000002b0dc0, L_0x60000029a1c0, C4<>;
S_0x7fcf32b0e750 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b0eb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000418bd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418bde0_0 .net "d", 0 0, L_0x6000002b1c20;  alias, 1 drivers
v0x60000418be70_0 .net "q", 0 0, v0x60000418c000_0;  alias, 1 drivers
v0x60000418bf00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000418c000_0 .var "state", 0 0;
v0x60000418c090_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b0e420 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000418cbd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d556f8;  1 drivers, strength-aware
v0x60000418cc60_0 .net8 "Bitline2", 0 0, p0x7fcf32d55728;  1 drivers, strength-aware
v0x60000418ccf0_0 .net "D", 0 0, L_0x6000002b1cc0;  1 drivers
v0x60000418cd80_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x60000418ce10_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x60000418cea0_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x60000418cf30_0 .net *"_ivl_0", 0 0, L_0x6000002b0f00;  1 drivers
o0x7fcf32d55788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418cfc0_0 name=_ivl_2
v0x60000418d050_0 .net *"_ivl_6", 0 0, L_0x6000002b1040;  1 drivers
o0x7fcf32d557e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418d0e0_0 name=_ivl_8
v0x60000418d170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418d200_0 .net "dffOut", 0 0, v0x60000418cab0_0;  1 drivers
v0x60000418d290_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b0f00 .functor MUXZ 1, v0x60000418cab0_0, L_0x6000002b1cc0, L_0x600000298dc0, C4<>;
L_0x6000002b0fa0 .functor MUXZ 1, o0x7fcf32d55788, L_0x6000002b0f00, L_0x6000002997c0, C4<>;
L_0x6000002b1040 .functor MUXZ 1, v0x60000418cab0_0, L_0x6000002b1cc0, L_0x600000298dc0, C4<>;
L_0x6000002b10e0 .functor MUXZ 1, o0x7fcf32d557e8, L_0x6000002b1040, L_0x60000029a1c0, C4<>;
S_0x7fcf32b0dfe0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b0e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000418c870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418c900_0 .net "d", 0 0, L_0x6000002b1cc0;  alias, 1 drivers
v0x60000418c990_0 .net "q", 0 0, v0x60000418cab0_0;  alias, 1 drivers
v0x60000418ca20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000418cab0_0 .var "state", 0 0;
v0x60000418cb40_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf32b0dcb0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32c19b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000418d680_0 .net8 "Bitline1", 0 0, p0x7fcf32d55b18;  1 drivers, strength-aware
v0x60000418d710_0 .net8 "Bitline2", 0 0, p0x7fcf32d55b48;  1 drivers, strength-aware
v0x60000418d7a0_0 .net "D", 0 0, L_0x6000002b1d60;  1 drivers
v0x60000418d830_0 .net "ReadEnable1", 0 0, L_0x6000002997c0;  alias, 1 drivers
v0x60000418d8c0_0 .net "ReadEnable2", 0 0, L_0x60000029a1c0;  alias, 1 drivers
v0x60000418d950_0 .net "WriteEnable", 0 0, L_0x600000298dc0;  alias, 1 drivers
v0x60000418d9e0_0 .net *"_ivl_0", 0 0, L_0x6000002b1180;  1 drivers
o0x7fcf32d55ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418da70_0 name=_ivl_2
v0x60000418db00_0 .net *"_ivl_6", 0 0, L_0x6000002b12c0;  1 drivers
o0x7fcf32d55c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000418db90_0 name=_ivl_8
v0x60000418dc20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418dcb0_0 .net "dffOut", 0 0, v0x60000418d560_0;  1 drivers
v0x60000418dd40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b1180 .functor MUXZ 1, v0x60000418d560_0, L_0x6000002b1d60, L_0x600000298dc0, C4<>;
L_0x6000002b1220 .functor MUXZ 1, o0x7fcf32d55ba8, L_0x6000002b1180, L_0x6000002997c0, C4<>;
L_0x6000002b12c0 .functor MUXZ 1, v0x60000418d560_0, L_0x6000002b1d60, L_0x600000298dc0, C4<>;
L_0x6000002b1360 .functor MUXZ 1, o0x7fcf32d55c08, L_0x6000002b12c0, L_0x60000029a1c0, C4<>;
S_0x7fcf32b0d870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32b0dcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000418d320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000418d3b0_0 .net "d", 0 0, L_0x6000002b1d60;  alias, 1 drivers
v0x60000418d440_0 .net "q", 0 0, v0x60000418d560_0;  alias, 1 drivers
v0x60000418d4d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000418d560_0 .var "state", 0 0;
v0x60000418d5f0_0 .net "wen", 0 0, L_0x600000298dc0;  alias, 1 drivers
S_0x7fcf31d21730 .scope module, "regArray[8]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041bfde0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x6000041bfe70_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041bff00_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x600004198000_0 .net "ReadEnable1", 0 0, L_0x600000299860;  1 drivers
v0x600004198090_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  1 drivers
v0x600004198120_0 .net "WriteReg", 0 0, L_0x600000298e60;  1 drivers
v0x6000041981b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004198240_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b4640 .part L_0x600000578140, 0, 1;
L_0x6000002b46e0 .part L_0x600000578140, 1, 1;
L_0x6000002b4780 .part L_0x600000578140, 2, 1;
L_0x6000002b4820 .part L_0x600000578140, 3, 1;
L_0x6000002b48c0 .part L_0x600000578140, 4, 1;
L_0x6000002b4960 .part L_0x600000578140, 5, 1;
L_0x6000002b4a00 .part L_0x600000578140, 6, 1;
L_0x6000002b4aa0 .part L_0x600000578140, 7, 1;
L_0x6000002b4b40 .part L_0x600000578140, 8, 1;
L_0x6000002b4be0 .part L_0x600000578140, 9, 1;
L_0x6000002b4c80 .part L_0x600000578140, 10, 1;
L_0x6000002b4d20 .part L_0x600000578140, 11, 1;
L_0x6000002b4dc0 .part L_0x600000578140, 12, 1;
L_0x6000002b4e60 .part L_0x600000578140, 13, 1;
L_0x6000002b4f00 .part L_0x600000578140, 14, 1;
L_0x6000002b4fa0 .part L_0x600000578140, 15, 1;
p0x7fcf32d560e8 .port I0x600003206120, L_0x6000002b1ea0;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d560e8;
p0x7fcf32d56568 .port I0x600003206120, L_0x6000002b2120;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d56568;
p0x7fcf32d56988 .port I0x600003206120, L_0x6000002b23a0;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d56988;
p0x7fcf32d56da8 .port I0x600003206120, L_0x6000002b2620;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d56da8;
p0x7fcf32d571c8 .port I0x600003206120, L_0x6000002b28a0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d571c8;
p0x7fcf32d575e8 .port I0x600003206120, L_0x6000002b2b20;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d575e8;
p0x7fcf32d57a08 .port I0x600003206120, L_0x6000002b2da0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d57a08;
p0x7fcf32d57e28 .port I0x600003206120, L_0x6000002b3020;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d57e28;
p0x7fcf32d58248 .port I0x600003206120, L_0x6000002b32a0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d58248;
p0x7fcf32d58668 .port I0x600003206120, L_0x6000002b3520;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d58668;
p0x7fcf32d58a88 .port I0x600003206120, L_0x6000002b37a0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d58a88;
p0x7fcf32d58ea8 .port I0x600003206120, L_0x6000002b3a20;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d58ea8;
p0x7fcf32d592c8 .port I0x600003206120, L_0x6000002b3ca0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d592c8;
p0x7fcf32d596e8 .port I0x600003206120, L_0x6000002b3f20;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d596e8;
p0x7fcf32d59b08 .port I0x600003206120, L_0x6000002b41e0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d59b08;
p0x7fcf32d59f28 .port I0x600003206120, L_0x6000002b4460;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d59f28;
p0x7fcf32d56118 .port I0x60000321dfe0, L_0x6000002b1fe0;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d56118;
p0x7fcf32d56598 .port I0x60000321dfe0, L_0x6000002b2260;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d56598;
p0x7fcf32d569b8 .port I0x60000321dfe0, L_0x6000002b24e0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d569b8;
p0x7fcf32d56dd8 .port I0x60000321dfe0, L_0x6000002b2760;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d56dd8;
p0x7fcf32d571f8 .port I0x60000321dfe0, L_0x6000002b29e0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d571f8;
p0x7fcf32d57618 .port I0x60000321dfe0, L_0x6000002b2c60;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d57618;
p0x7fcf32d57a38 .port I0x60000321dfe0, L_0x6000002b2ee0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d57a38;
p0x7fcf32d57e58 .port I0x60000321dfe0, L_0x6000002b3160;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d57e58;
p0x7fcf32d58278 .port I0x60000321dfe0, L_0x6000002b33e0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d58278;
p0x7fcf32d58698 .port I0x60000321dfe0, L_0x6000002b3660;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d58698;
p0x7fcf32d58ab8 .port I0x60000321dfe0, L_0x6000002b38e0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d58ab8;
p0x7fcf32d58ed8 .port I0x60000321dfe0, L_0x6000002b3b60;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d58ed8;
p0x7fcf32d592f8 .port I0x60000321dfe0, L_0x6000002b3de0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d592f8;
p0x7fcf32d59718 .port I0x60000321dfe0, L_0x6000002b40a0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d59718;
p0x7fcf32d59b38 .port I0x60000321dfe0, L_0x6000002b4320;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d59b38;
p0x7fcf32d59f58 .port I0x60000321dfe0, L_0x6000002b45a0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d59f58;
S_0x7fcf31d218a0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041802d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d560e8;  1 drivers, strength-aware
v0x600004180360_0 .net8 "Bitline2", 0 0, p0x7fcf32d56118;  1 drivers, strength-aware
v0x6000041803f0_0 .net "D", 0 0, L_0x6000002b4640;  1 drivers
v0x600004180480_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004180510_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041805a0_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004180630_0 .net *"_ivl_0", 0 0, L_0x6000002b1e00;  1 drivers
o0x7fcf32d561d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041806c0_0 name=_ivl_2
v0x600004180750_0 .net *"_ivl_6", 0 0, L_0x6000002b1f40;  1 drivers
o0x7fcf32d56238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041807e0_0 name=_ivl_8
v0x600004180870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004180900_0 .net "dffOut", 0 0, v0x6000041801b0_0;  1 drivers
v0x600004180990_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b1e00 .functor MUXZ 1, v0x6000041801b0_0, L_0x6000002b4640, L_0x600000298e60, C4<>;
L_0x6000002b1ea0 .functor MUXZ 1, o0x7fcf32d561d8, L_0x6000002b1e00, L_0x600000299860, C4<>;
L_0x6000002b1f40 .functor MUXZ 1, v0x6000041801b0_0, L_0x6000002b4640, L_0x600000298e60, C4<>;
L_0x6000002b1fe0 .functor MUXZ 1, o0x7fcf32d56238, L_0x6000002b1f40, L_0x60000029a260, C4<>;
S_0x7fcf31d21a10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d218a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004103f00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004180000_0 .net "d", 0 0, L_0x6000002b4640;  alias, 1 drivers
v0x600004180090_0 .net "q", 0 0, v0x6000041801b0_0;  alias, 1 drivers
v0x600004180120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041801b0_0 .var "state", 0 0;
v0x600004180240_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d21b80 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004180d80_0 .net8 "Bitline1", 0 0, p0x7fcf32d56568;  1 drivers, strength-aware
v0x600004180e10_0 .net8 "Bitline2", 0 0, p0x7fcf32d56598;  1 drivers, strength-aware
v0x600004180ea0_0 .net "D", 0 0, L_0x6000002b46e0;  1 drivers
v0x600004180f30_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004180fc0_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004181050_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041810e0_0 .net *"_ivl_0", 0 0, L_0x6000002b2080;  1 drivers
o0x7fcf32d565f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004181170_0 name=_ivl_2
v0x600004181200_0 .net *"_ivl_6", 0 0, L_0x6000002b21c0;  1 drivers
o0x7fcf32d56658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004181290_0 name=_ivl_8
v0x600004181320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041813b0_0 .net "dffOut", 0 0, v0x600004180c60_0;  1 drivers
v0x600004181440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2080 .functor MUXZ 1, v0x600004180c60_0, L_0x6000002b46e0, L_0x600000298e60, C4<>;
L_0x6000002b2120 .functor MUXZ 1, o0x7fcf32d565f8, L_0x6000002b2080, L_0x600000299860, C4<>;
L_0x6000002b21c0 .functor MUXZ 1, v0x600004180c60_0, L_0x6000002b46e0, L_0x600000298e60, C4<>;
L_0x6000002b2260 .functor MUXZ 1, o0x7fcf32d56658, L_0x6000002b21c0, L_0x60000029a260, C4<>;
S_0x7fcf31d21cf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d21b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004180a20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004180ab0_0 .net "d", 0 0, L_0x6000002b46e0;  alias, 1 drivers
v0x600004180b40_0 .net "q", 0 0, v0x600004180c60_0;  alias, 1 drivers
v0x600004180bd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004180c60_0 .var "state", 0 0;
v0x600004180cf0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d21e60 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004181830_0 .net8 "Bitline1", 0 0, p0x7fcf32d56988;  1 drivers, strength-aware
v0x6000041818c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d569b8;  1 drivers, strength-aware
v0x600004181950_0 .net "D", 0 0, L_0x6000002b4780;  1 drivers
v0x6000041819e0_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004181a70_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004181b00_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004181b90_0 .net *"_ivl_0", 0 0, L_0x6000002b2300;  1 drivers
o0x7fcf32d56a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004181c20_0 name=_ivl_2
v0x600004181cb0_0 .net *"_ivl_6", 0 0, L_0x6000002b2440;  1 drivers
o0x7fcf32d56a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004181d40_0 name=_ivl_8
v0x600004181dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004181e60_0 .net "dffOut", 0 0, v0x600004181710_0;  1 drivers
v0x600004181ef0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2300 .functor MUXZ 1, v0x600004181710_0, L_0x6000002b4780, L_0x600000298e60, C4<>;
L_0x6000002b23a0 .functor MUXZ 1, o0x7fcf32d56a18, L_0x6000002b2300, L_0x600000299860, C4<>;
L_0x6000002b2440 .functor MUXZ 1, v0x600004181710_0, L_0x6000002b4780, L_0x600000298e60, C4<>;
L_0x6000002b24e0 .functor MUXZ 1, o0x7fcf32d56a78, L_0x6000002b2440, L_0x60000029a260, C4<>;
S_0x7fcf31d21fd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d21e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041814d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004181560_0 .net "d", 0 0, L_0x6000002b4780;  alias, 1 drivers
v0x6000041815f0_0 .net "q", 0 0, v0x600004181710_0;  alias, 1 drivers
v0x600004181680_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004181710_0 .var "state", 0 0;
v0x6000041817a0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d22140 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041822e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d56da8;  1 drivers, strength-aware
v0x600004182370_0 .net8 "Bitline2", 0 0, p0x7fcf32d56dd8;  1 drivers, strength-aware
v0x600004182400_0 .net "D", 0 0, L_0x6000002b4820;  1 drivers
v0x600004182490_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004182520_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041825b0_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004182640_0 .net *"_ivl_0", 0 0, L_0x6000002b2580;  1 drivers
o0x7fcf32d56e38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041826d0_0 name=_ivl_2
v0x600004182760_0 .net *"_ivl_6", 0 0, L_0x6000002b26c0;  1 drivers
o0x7fcf32d56e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041827f0_0 name=_ivl_8
v0x600004182880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004182910_0 .net "dffOut", 0 0, v0x6000041821c0_0;  1 drivers
v0x6000041829a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2580 .functor MUXZ 1, v0x6000041821c0_0, L_0x6000002b4820, L_0x600000298e60, C4<>;
L_0x6000002b2620 .functor MUXZ 1, o0x7fcf32d56e38, L_0x6000002b2580, L_0x600000299860, C4<>;
L_0x6000002b26c0 .functor MUXZ 1, v0x6000041821c0_0, L_0x6000002b4820, L_0x600000298e60, C4<>;
L_0x6000002b2760 .functor MUXZ 1, o0x7fcf32d56e98, L_0x6000002b26c0, L_0x60000029a260, C4<>;
S_0x7fcf31d222b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d22140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004181f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004182010_0 .net "d", 0 0, L_0x6000002b4820;  alias, 1 drivers
v0x6000041820a0_0 .net "q", 0 0, v0x6000041821c0_0;  alias, 1 drivers
v0x600004182130_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041821c0_0 .var "state", 0 0;
v0x600004182250_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d22420 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004182d90_0 .net8 "Bitline1", 0 0, p0x7fcf32d571c8;  1 drivers, strength-aware
v0x600004182e20_0 .net8 "Bitline2", 0 0, p0x7fcf32d571f8;  1 drivers, strength-aware
v0x600004182eb0_0 .net "D", 0 0, L_0x6000002b48c0;  1 drivers
v0x600004182f40_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004182fd0_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004183060_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041830f0_0 .net *"_ivl_0", 0 0, L_0x6000002b2800;  1 drivers
o0x7fcf32d57258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004183180_0 name=_ivl_2
v0x600004183210_0 .net *"_ivl_6", 0 0, L_0x6000002b2940;  1 drivers
o0x7fcf32d572b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041832a0_0 name=_ivl_8
v0x600004183330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041833c0_0 .net "dffOut", 0 0, v0x600004182c70_0;  1 drivers
v0x600004183450_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2800 .functor MUXZ 1, v0x600004182c70_0, L_0x6000002b48c0, L_0x600000298e60, C4<>;
L_0x6000002b28a0 .functor MUXZ 1, o0x7fcf32d57258, L_0x6000002b2800, L_0x600000299860, C4<>;
L_0x6000002b2940 .functor MUXZ 1, v0x600004182c70_0, L_0x6000002b48c0, L_0x600000298e60, C4<>;
L_0x6000002b29e0 .functor MUXZ 1, o0x7fcf32d572b8, L_0x6000002b2940, L_0x60000029a260, C4<>;
S_0x7fcf31d22590 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d22420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004182a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004182ac0_0 .net "d", 0 0, L_0x6000002b48c0;  alias, 1 drivers
v0x600004182b50_0 .net "q", 0 0, v0x600004182c70_0;  alias, 1 drivers
v0x600004182be0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004182c70_0 .var "state", 0 0;
v0x600004182d00_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d22700 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004183840_0 .net8 "Bitline1", 0 0, p0x7fcf32d575e8;  1 drivers, strength-aware
v0x6000041838d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d57618;  1 drivers, strength-aware
v0x600004183960_0 .net "D", 0 0, L_0x6000002b4960;  1 drivers
v0x6000041839f0_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004183a80_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004183b10_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004183ba0_0 .net *"_ivl_0", 0 0, L_0x6000002b2a80;  1 drivers
o0x7fcf32d57678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004183c30_0 name=_ivl_2
v0x600004183cc0_0 .net *"_ivl_6", 0 0, L_0x6000002b2bc0;  1 drivers
o0x7fcf32d576d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004183d50_0 name=_ivl_8
v0x600004183de0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004183e70_0 .net "dffOut", 0 0, v0x600004183720_0;  1 drivers
v0x600004183f00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2a80 .functor MUXZ 1, v0x600004183720_0, L_0x6000002b4960, L_0x600000298e60, C4<>;
L_0x6000002b2b20 .functor MUXZ 1, o0x7fcf32d57678, L_0x6000002b2a80, L_0x600000299860, C4<>;
L_0x6000002b2bc0 .functor MUXZ 1, v0x600004183720_0, L_0x6000002b4960, L_0x600000298e60, C4<>;
L_0x6000002b2c60 .functor MUXZ 1, o0x7fcf32d576d8, L_0x6000002b2bc0, L_0x60000029a260, C4<>;
S_0x7fcf31d22870 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d22700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041834e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004183570_0 .net "d", 0 0, L_0x6000002b4960;  alias, 1 drivers
v0x600004183600_0 .net "q", 0 0, v0x600004183720_0;  alias, 1 drivers
v0x600004183690_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004183720_0 .var "state", 0 0;
v0x6000041837b0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d229e0 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004184360_0 .net8 "Bitline1", 0 0, p0x7fcf32d57a08;  1 drivers, strength-aware
v0x6000041843f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d57a38;  1 drivers, strength-aware
v0x600004184480_0 .net "D", 0 0, L_0x6000002b4a00;  1 drivers
v0x600004184510_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041845a0_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004184630_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041846c0_0 .net *"_ivl_0", 0 0, L_0x6000002b2d00;  1 drivers
o0x7fcf32d57a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004184750_0 name=_ivl_2
v0x6000041847e0_0 .net *"_ivl_6", 0 0, L_0x6000002b2e40;  1 drivers
o0x7fcf32d57af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004184870_0 name=_ivl_8
v0x600004184900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004184990_0 .net "dffOut", 0 0, v0x600004184240_0;  1 drivers
v0x600004184a20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2d00 .functor MUXZ 1, v0x600004184240_0, L_0x6000002b4a00, L_0x600000298e60, C4<>;
L_0x6000002b2da0 .functor MUXZ 1, o0x7fcf32d57a98, L_0x6000002b2d00, L_0x600000299860, C4<>;
L_0x6000002b2e40 .functor MUXZ 1, v0x600004184240_0, L_0x6000002b4a00, L_0x600000298e60, C4<>;
L_0x6000002b2ee0 .functor MUXZ 1, o0x7fcf32d57af8, L_0x6000002b2e40, L_0x60000029a260, C4<>;
S_0x7fcf31d22b50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d229e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004184000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004184090_0 .net "d", 0 0, L_0x6000002b4a00;  alias, 1 drivers
v0x600004184120_0 .net "q", 0 0, v0x600004184240_0;  alias, 1 drivers
v0x6000041841b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004184240_0 .var "state", 0 0;
v0x6000041842d0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d22cc0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004184e10_0 .net8 "Bitline1", 0 0, p0x7fcf32d57e28;  1 drivers, strength-aware
v0x600004184ea0_0 .net8 "Bitline2", 0 0, p0x7fcf32d57e58;  1 drivers, strength-aware
v0x600004184f30_0 .net "D", 0 0, L_0x6000002b4aa0;  1 drivers
v0x600004184fc0_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004185050_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041850e0_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004185170_0 .net *"_ivl_0", 0 0, L_0x6000002b2f80;  1 drivers
o0x7fcf32d57eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004185200_0 name=_ivl_2
v0x600004185290_0 .net *"_ivl_6", 0 0, L_0x6000002b30c0;  1 drivers
o0x7fcf32d57f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004185320_0 name=_ivl_8
v0x6000041853b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004185440_0 .net "dffOut", 0 0, v0x600004184cf0_0;  1 drivers
v0x6000041854d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b2f80 .functor MUXZ 1, v0x600004184cf0_0, L_0x6000002b4aa0, L_0x600000298e60, C4<>;
L_0x6000002b3020 .functor MUXZ 1, o0x7fcf32d57eb8, L_0x6000002b2f80, L_0x600000299860, C4<>;
L_0x6000002b30c0 .functor MUXZ 1, v0x600004184cf0_0, L_0x6000002b4aa0, L_0x600000298e60, C4<>;
L_0x6000002b3160 .functor MUXZ 1, o0x7fcf32d57f18, L_0x6000002b30c0, L_0x60000029a260, C4<>;
S_0x7fcf31d22e30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d22cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004184ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004184b40_0 .net "d", 0 0, L_0x6000002b4aa0;  alias, 1 drivers
v0x600004184bd0_0 .net "q", 0 0, v0x600004184cf0_0;  alias, 1 drivers
v0x600004184c60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004184cf0_0 .var "state", 0 0;
v0x600004184d80_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d22fa0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041858c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d58248;  1 drivers, strength-aware
v0x600004185950_0 .net8 "Bitline2", 0 0, p0x7fcf32d58278;  1 drivers, strength-aware
v0x6000041859e0_0 .net "D", 0 0, L_0x6000002b4b40;  1 drivers
v0x600004185a70_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004185b00_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004185b90_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004185c20_0 .net *"_ivl_0", 0 0, L_0x6000002b3200;  1 drivers
o0x7fcf32d582d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004185cb0_0 name=_ivl_2
v0x600004185d40_0 .net *"_ivl_6", 0 0, L_0x6000002b3340;  1 drivers
o0x7fcf32d58338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004185dd0_0 name=_ivl_8
v0x600004185e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004185ef0_0 .net "dffOut", 0 0, v0x6000041857a0_0;  1 drivers
v0x600004185f80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b3200 .functor MUXZ 1, v0x6000041857a0_0, L_0x6000002b4b40, L_0x600000298e60, C4<>;
L_0x6000002b32a0 .functor MUXZ 1, o0x7fcf32d582d8, L_0x6000002b3200, L_0x600000299860, C4<>;
L_0x6000002b3340 .functor MUXZ 1, v0x6000041857a0_0, L_0x6000002b4b40, L_0x600000298e60, C4<>;
L_0x6000002b33e0 .functor MUXZ 1, o0x7fcf32d58338, L_0x6000002b3340, L_0x60000029a260, C4<>;
S_0x7fcf31d23110 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d22fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004185560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041855f0_0 .net "d", 0 0, L_0x6000002b4b40;  alias, 1 drivers
v0x600004185680_0 .net "q", 0 0, v0x6000041857a0_0;  alias, 1 drivers
v0x600004185710_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041857a0_0 .var "state", 0 0;
v0x600004185830_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d23480 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004186370_0 .net8 "Bitline1", 0 0, p0x7fcf32d58668;  1 drivers, strength-aware
v0x600004186400_0 .net8 "Bitline2", 0 0, p0x7fcf32d58698;  1 drivers, strength-aware
v0x600004186490_0 .net "D", 0 0, L_0x6000002b4be0;  1 drivers
v0x600004186520_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041865b0_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x600004186640_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041866d0_0 .net *"_ivl_0", 0 0, L_0x6000002b3480;  1 drivers
o0x7fcf32d586f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004186760_0 name=_ivl_2
v0x6000041867f0_0 .net *"_ivl_6", 0 0, L_0x6000002b35c0;  1 drivers
o0x7fcf32d58758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004186880_0 name=_ivl_8
v0x600004186910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041869a0_0 .net "dffOut", 0 0, v0x600004186250_0;  1 drivers
v0x600004186a30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b3480 .functor MUXZ 1, v0x600004186250_0, L_0x6000002b4be0, L_0x600000298e60, C4<>;
L_0x6000002b3520 .functor MUXZ 1, o0x7fcf32d586f8, L_0x6000002b3480, L_0x600000299860, C4<>;
L_0x6000002b35c0 .functor MUXZ 1, v0x600004186250_0, L_0x6000002b4be0, L_0x600000298e60, C4<>;
L_0x6000002b3660 .functor MUXZ 1, o0x7fcf32d58758, L_0x6000002b35c0, L_0x60000029a260, C4<>;
S_0x7fcf31d235f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d23480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004186010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041860a0_0 .net "d", 0 0, L_0x6000002b4be0;  alias, 1 drivers
v0x600004186130_0 .net "q", 0 0, v0x600004186250_0;  alias, 1 drivers
v0x6000041861c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004186250_0 .var "state", 0 0;
v0x6000041862e0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31d23760 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004186e20_0 .net8 "Bitline1", 0 0, p0x7fcf32d58a88;  1 drivers, strength-aware
v0x600004186eb0_0 .net8 "Bitline2", 0 0, p0x7fcf32d58ab8;  1 drivers, strength-aware
v0x600004186f40_0 .net "D", 0 0, L_0x6000002b4c80;  1 drivers
v0x600004186fd0_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x600004187060_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041870f0_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x600004187180_0 .net *"_ivl_0", 0 0, L_0x6000002b3700;  1 drivers
o0x7fcf32d58b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004187210_0 name=_ivl_2
v0x6000041872a0_0 .net *"_ivl_6", 0 0, L_0x6000002b3840;  1 drivers
o0x7fcf32d58b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004187330_0 name=_ivl_8
v0x6000041873c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004187450_0 .net "dffOut", 0 0, v0x600004186d00_0;  1 drivers
v0x6000041874e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b3700 .functor MUXZ 1, v0x600004186d00_0, L_0x6000002b4c80, L_0x600000298e60, C4<>;
L_0x6000002b37a0 .functor MUXZ 1, o0x7fcf32d58b18, L_0x6000002b3700, L_0x600000299860, C4<>;
L_0x6000002b3840 .functor MUXZ 1, v0x600004186d00_0, L_0x6000002b4c80, L_0x600000298e60, C4<>;
L_0x6000002b38e0 .functor MUXZ 1, o0x7fcf32d58b78, L_0x6000002b3840, L_0x60000029a260, C4<>;
S_0x7fcf31d238d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31d23760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004186ac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004186b50_0 .net "d", 0 0, L_0x6000002b4c80;  alias, 1 drivers
v0x600004186be0_0 .net "q", 0 0, v0x600004186d00_0;  alias, 1 drivers
v0x600004186c70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004186d00_0 .var "state", 0 0;
v0x600004186d90_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31ced6e0 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041bcbd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d58ea8;  1 drivers, strength-aware
v0x6000041bcc60_0 .net8 "Bitline2", 0 0, p0x7fcf32d58ed8;  1 drivers, strength-aware
v0x6000041bccf0_0 .net "D", 0 0, L_0x6000002b4d20;  1 drivers
v0x6000041bcd80_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041bce10_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041bcea0_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041bcf30_0 .net *"_ivl_0", 0 0, L_0x6000002b3980;  1 drivers
o0x7fcf32d58f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bcfc0_0 name=_ivl_2
v0x6000041bd050_0 .net *"_ivl_6", 0 0, L_0x6000002b3ac0;  1 drivers
o0x7fcf32d58f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bd0e0_0 name=_ivl_8
v0x6000041bd170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bd200_0 .net "dffOut", 0 0, v0x6000041bcab0_0;  1 drivers
v0x6000041bd290_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b3980 .functor MUXZ 1, v0x6000041bcab0_0, L_0x6000002b4d20, L_0x600000298e60, C4<>;
L_0x6000002b3a20 .functor MUXZ 1, o0x7fcf32d58f38, L_0x6000002b3980, L_0x600000299860, C4<>;
L_0x6000002b3ac0 .functor MUXZ 1, v0x6000041bcab0_0, L_0x6000002b4d20, L_0x600000298e60, C4<>;
L_0x6000002b3b60 .functor MUXZ 1, o0x7fcf32d58f98, L_0x6000002b3ac0, L_0x60000029a260, C4<>;
S_0x7fcf31ced850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ced6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041bc870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bc900_0 .net "d", 0 0, L_0x6000002b4d20;  alias, 1 drivers
v0x6000041bc990_0 .net "q", 0 0, v0x6000041bcab0_0;  alias, 1 drivers
v0x6000041bca20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041bcab0_0 .var "state", 0 0;
v0x6000041bcb40_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31ced9c0 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041bd680_0 .net8 "Bitline1", 0 0, p0x7fcf32d592c8;  1 drivers, strength-aware
v0x6000041bd710_0 .net8 "Bitline2", 0 0, p0x7fcf32d592f8;  1 drivers, strength-aware
v0x6000041bd7a0_0 .net "D", 0 0, L_0x6000002b4dc0;  1 drivers
v0x6000041bd830_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041bd8c0_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041bd950_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041bd9e0_0 .net *"_ivl_0", 0 0, L_0x6000002b3c00;  1 drivers
o0x7fcf32d59358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bda70_0 name=_ivl_2
v0x6000041bdb00_0 .net *"_ivl_6", 0 0, L_0x6000002b3d40;  1 drivers
o0x7fcf32d593b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bdb90_0 name=_ivl_8
v0x6000041bdc20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bdcb0_0 .net "dffOut", 0 0, v0x6000041bd560_0;  1 drivers
v0x6000041bdd40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b3c00 .functor MUXZ 1, v0x6000041bd560_0, L_0x6000002b4dc0, L_0x600000298e60, C4<>;
L_0x6000002b3ca0 .functor MUXZ 1, o0x7fcf32d59358, L_0x6000002b3c00, L_0x600000299860, C4<>;
L_0x6000002b3d40 .functor MUXZ 1, v0x6000041bd560_0, L_0x6000002b4dc0, L_0x600000298e60, C4<>;
L_0x6000002b3de0 .functor MUXZ 1, o0x7fcf32d593b8, L_0x6000002b3d40, L_0x60000029a260, C4<>;
S_0x7fcf31cedb30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ced9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041bd320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bd3b0_0 .net "d", 0 0, L_0x6000002b4dc0;  alias, 1 drivers
v0x6000041bd440_0 .net "q", 0 0, v0x6000041bd560_0;  alias, 1 drivers
v0x6000041bd4d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041bd560_0 .var "state", 0 0;
v0x6000041bd5f0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31cedca0 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041be130_0 .net8 "Bitline1", 0 0, p0x7fcf32d596e8;  1 drivers, strength-aware
v0x6000041be1c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d59718;  1 drivers, strength-aware
v0x6000041be250_0 .net "D", 0 0, L_0x6000002b4e60;  1 drivers
v0x6000041be2e0_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041be370_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041be400_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041be490_0 .net *"_ivl_0", 0 0, L_0x6000002b3e80;  1 drivers
o0x7fcf32d59778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041be520_0 name=_ivl_2
v0x6000041be5b0_0 .net *"_ivl_6", 0 0, L_0x6000002b4000;  1 drivers
o0x7fcf32d597d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041be640_0 name=_ivl_8
v0x6000041be6d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041be760_0 .net "dffOut", 0 0, v0x6000041be010_0;  1 drivers
v0x6000041be7f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b3e80 .functor MUXZ 1, v0x6000041be010_0, L_0x6000002b4e60, L_0x600000298e60, C4<>;
L_0x6000002b3f20 .functor MUXZ 1, o0x7fcf32d59778, L_0x6000002b3e80, L_0x600000299860, C4<>;
L_0x6000002b4000 .functor MUXZ 1, v0x6000041be010_0, L_0x6000002b4e60, L_0x600000298e60, C4<>;
L_0x6000002b40a0 .functor MUXZ 1, o0x7fcf32d597d8, L_0x6000002b4000, L_0x60000029a260, C4<>;
S_0x7fcf31cede10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cedca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041bddd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bde60_0 .net "d", 0 0, L_0x6000002b4e60;  alias, 1 drivers
v0x6000041bdef0_0 .net "q", 0 0, v0x6000041be010_0;  alias, 1 drivers
v0x6000041bdf80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041be010_0 .var "state", 0 0;
v0x6000041be0a0_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31cedf80 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041bebe0_0 .net8 "Bitline1", 0 0, p0x7fcf32d59b08;  1 drivers, strength-aware
v0x6000041bec70_0 .net8 "Bitline2", 0 0, p0x7fcf32d59b38;  1 drivers, strength-aware
v0x6000041bed00_0 .net "D", 0 0, L_0x6000002b4f00;  1 drivers
v0x6000041bed90_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041bee20_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041beeb0_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041bef40_0 .net *"_ivl_0", 0 0, L_0x6000002b4140;  1 drivers
o0x7fcf32d59b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041befd0_0 name=_ivl_2
v0x6000041bf060_0 .net *"_ivl_6", 0 0, L_0x6000002b4280;  1 drivers
o0x7fcf32d59bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bf0f0_0 name=_ivl_8
v0x6000041bf180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bf210_0 .net "dffOut", 0 0, v0x6000041beac0_0;  1 drivers
v0x6000041bf2a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b4140 .functor MUXZ 1, v0x6000041beac0_0, L_0x6000002b4f00, L_0x600000298e60, C4<>;
L_0x6000002b41e0 .functor MUXZ 1, o0x7fcf32d59b98, L_0x6000002b4140, L_0x600000299860, C4<>;
L_0x6000002b4280 .functor MUXZ 1, v0x6000041beac0_0, L_0x6000002b4f00, L_0x600000298e60, C4<>;
L_0x6000002b4320 .functor MUXZ 1, o0x7fcf32d59bf8, L_0x6000002b4280, L_0x60000029a260, C4<>;
S_0x7fcf31cee0f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cedf80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041be880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041be910_0 .net "d", 0 0, L_0x6000002b4f00;  alias, 1 drivers
v0x6000041be9a0_0 .net "q", 0 0, v0x6000041beac0_0;  alias, 1 drivers
v0x6000041bea30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041beac0_0 .var "state", 0 0;
v0x6000041beb50_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31cee260 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31d21730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041bf690_0 .net8 "Bitline1", 0 0, p0x7fcf32d59f28;  1 drivers, strength-aware
v0x6000041bf720_0 .net8 "Bitline2", 0 0, p0x7fcf32d59f58;  1 drivers, strength-aware
v0x6000041bf7b0_0 .net "D", 0 0, L_0x6000002b4fa0;  1 drivers
v0x6000041bf840_0 .net "ReadEnable1", 0 0, L_0x600000299860;  alias, 1 drivers
v0x6000041bf8d0_0 .net "ReadEnable2", 0 0, L_0x60000029a260;  alias, 1 drivers
v0x6000041bf960_0 .net "WriteEnable", 0 0, L_0x600000298e60;  alias, 1 drivers
v0x6000041bf9f0_0 .net *"_ivl_0", 0 0, L_0x6000002b43c0;  1 drivers
o0x7fcf32d59fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bfa80_0 name=_ivl_2
v0x6000041bfb10_0 .net *"_ivl_6", 0 0, L_0x6000002b4500;  1 drivers
o0x7fcf32d5a018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041bfba0_0 name=_ivl_8
v0x6000041bfc30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bfcc0_0 .net "dffOut", 0 0, v0x6000041bf570_0;  1 drivers
v0x6000041bfd50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b43c0 .functor MUXZ 1, v0x6000041bf570_0, L_0x6000002b4fa0, L_0x600000298e60, C4<>;
L_0x6000002b4460 .functor MUXZ 1, o0x7fcf32d59fb8, L_0x6000002b43c0, L_0x600000299860, C4<>;
L_0x6000002b4500 .functor MUXZ 1, v0x6000041bf570_0, L_0x6000002b4fa0, L_0x600000298e60, C4<>;
L_0x6000002b45a0 .functor MUXZ 1, o0x7fcf32d5a018, L_0x6000002b4500, L_0x60000029a260, C4<>;
S_0x7fcf31cee3d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cee260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041bf330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041bf3c0_0 .net "d", 0 0, L_0x6000002b4fa0;  alias, 1 drivers
v0x6000041bf450_0 .net "q", 0 0, v0x6000041bf570_0;  alias, 1 drivers
v0x6000041bf4e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041bf570_0 .var "state", 0 0;
v0x6000041bf600_0 .net "wen", 0 0, L_0x600000298e60;  alias, 1 drivers
S_0x7fcf31cee940 .scope module, "regArray[9]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000041938d0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x600004193960_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x6000041939f0_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x600004193a80_0 .net "ReadEnable1", 0 0, L_0x600000299900;  1 drivers
v0x600004193b10_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  1 drivers
v0x600004193ba0_0 .net "WriteReg", 0 0, L_0x600000298f00;  1 drivers
v0x600004193c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004193cc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b7840 .part L_0x600000578140, 0, 1;
L_0x6000002b78e0 .part L_0x600000578140, 1, 1;
L_0x6000002b7980 .part L_0x600000578140, 2, 1;
L_0x6000002b7a20 .part L_0x600000578140, 3, 1;
L_0x6000002b7ac0 .part L_0x600000578140, 4, 1;
L_0x6000002b7b60 .part L_0x600000578140, 5, 1;
L_0x6000002b7c00 .part L_0x600000578140, 6, 1;
L_0x6000002b7ca0 .part L_0x600000578140, 7, 1;
L_0x6000002b7d40 .part L_0x600000578140, 8, 1;
L_0x6000002b7de0 .part L_0x600000578140, 9, 1;
L_0x6000002b7e80 .part L_0x600000578140, 10, 1;
L_0x6000002b7f20 .part L_0x600000578140, 11, 1;
L_0x600000288000 .part L_0x600000578140, 12, 1;
L_0x6000002880a0 .part L_0x600000578140, 13, 1;
L_0x600000288140 .part L_0x600000578140, 14, 1;
L_0x6000002881e0 .part L_0x600000578140, 15, 1;
p0x7fcf32d5a4f8 .port I0x600003206120, L_0x6000002b50e0;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5a4f8;
p0x7fcf32d5a978 .port I0x600003206120, L_0x6000002b5360;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5a978;
p0x7fcf32d5ad98 .port I0x600003206120, L_0x6000002b55e0;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5ad98;
p0x7fcf32d5b1b8 .port I0x600003206120, L_0x6000002b5860;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5b1b8;
p0x7fcf32d5b5d8 .port I0x600003206120, L_0x6000002b5ae0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5b5d8;
p0x7fcf32d5b9f8 .port I0x600003206120, L_0x6000002b5d60;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5b9f8;
p0x7fcf32d5be18 .port I0x600003206120, L_0x6000002b5fe0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5be18;
p0x7fcf32d5c238 .port I0x600003206120, L_0x6000002b6260;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5c238;
p0x7fcf32d5c658 .port I0x600003206120, L_0x6000002b64e0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5c658;
p0x7fcf32d5ca78 .port I0x600003206120, L_0x6000002b6760;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5ca78;
p0x7fcf32d5ce98 .port I0x600003206120, L_0x6000002b69e0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5ce98;
p0x7fcf32d5d2b8 .port I0x600003206120, L_0x6000002b6c60;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5d2b8;
p0x7fcf32d5d6d8 .port I0x600003206120, L_0x6000002b6ee0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5d6d8;
p0x7fcf32d5daf8 .port I0x600003206120, L_0x6000002b7160;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5daf8;
p0x7fcf32d5df18 .port I0x600003206120, L_0x6000002b73e0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5df18;
p0x7fcf32d5e338 .port I0x600003206120, L_0x6000002b7660;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5e338;
p0x7fcf32d5a528 .port I0x60000321dfe0, L_0x6000002b5220;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5a528;
p0x7fcf32d5a9a8 .port I0x60000321dfe0, L_0x6000002b54a0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5a9a8;
p0x7fcf32d5adc8 .port I0x60000321dfe0, L_0x6000002b5720;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5adc8;
p0x7fcf32d5b1e8 .port I0x60000321dfe0, L_0x6000002b59a0;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5b1e8;
p0x7fcf32d5b608 .port I0x60000321dfe0, L_0x6000002b5c20;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5b608;
p0x7fcf32d5ba28 .port I0x60000321dfe0, L_0x6000002b5ea0;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5ba28;
p0x7fcf32d5be48 .port I0x60000321dfe0, L_0x6000002b6120;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5be48;
p0x7fcf32d5c268 .port I0x60000321dfe0, L_0x6000002b63a0;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5c268;
p0x7fcf32d5c688 .port I0x60000321dfe0, L_0x6000002b6620;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5c688;
p0x7fcf32d5caa8 .port I0x60000321dfe0, L_0x6000002b68a0;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5caa8;
p0x7fcf32d5cec8 .port I0x60000321dfe0, L_0x6000002b6b20;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5cec8;
p0x7fcf32d5d2e8 .port I0x60000321dfe0, L_0x6000002b6da0;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5d2e8;
p0x7fcf32d5d708 .port I0x60000321dfe0, L_0x6000002b7020;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5d708;
p0x7fcf32d5db28 .port I0x60000321dfe0, L_0x6000002b72a0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5db28;
p0x7fcf32d5df48 .port I0x60000321dfe0, L_0x6000002b7520;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5df48;
p0x7fcf32d5e368 .port I0x60000321dfe0, L_0x6000002b77a0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5e368;
S_0x7fcf31ceeab0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004198630_0 .net8 "Bitline1", 0 0, p0x7fcf32d5a4f8;  1 drivers, strength-aware
v0x6000041986c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5a528;  1 drivers, strength-aware
v0x600004198750_0 .net "D", 0 0, L_0x6000002b7840;  1 drivers
v0x6000041987e0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x600004198870_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x600004198900_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x600004198990_0 .net *"_ivl_0", 0 0, L_0x6000002b5040;  1 drivers
o0x7fcf32d5a5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004198a20_0 name=_ivl_2
v0x600004198ab0_0 .net *"_ivl_6", 0 0, L_0x6000002b5180;  1 drivers
o0x7fcf32d5a648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004198b40_0 name=_ivl_8
v0x600004198bd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004198c60_0 .net "dffOut", 0 0, v0x600004198510_0;  1 drivers
v0x600004198cf0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b5040 .functor MUXZ 1, v0x600004198510_0, L_0x6000002b7840, L_0x600000298f00, C4<>;
L_0x6000002b50e0 .functor MUXZ 1, o0x7fcf32d5a5e8, L_0x6000002b5040, L_0x600000299900, C4<>;
L_0x6000002b5180 .functor MUXZ 1, v0x600004198510_0, L_0x6000002b7840, L_0x600000298f00, C4<>;
L_0x6000002b5220 .functor MUXZ 1, o0x7fcf32d5a648, L_0x6000002b5180, L_0x60000029a300, C4<>;
S_0x7fcf31ceec20 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceeab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041982d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004198360_0 .net "d", 0 0, L_0x6000002b7840;  alias, 1 drivers
v0x6000041983f0_0 .net "q", 0 0, v0x600004198510_0;  alias, 1 drivers
v0x600004198480_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004198510_0 .var "state", 0 0;
v0x6000041985a0_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf31ceed90 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041990e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5a978;  1 drivers, strength-aware
v0x600004199170_0 .net8 "Bitline2", 0 0, p0x7fcf32d5a9a8;  1 drivers, strength-aware
v0x600004199200_0 .net "D", 0 0, L_0x6000002b78e0;  1 drivers
v0x600004199290_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x600004199320_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x6000041993b0_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x600004199440_0 .net *"_ivl_0", 0 0, L_0x6000002b52c0;  1 drivers
o0x7fcf32d5aa08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041994d0_0 name=_ivl_2
v0x600004199560_0 .net *"_ivl_6", 0 0, L_0x6000002b5400;  1 drivers
o0x7fcf32d5aa68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041995f0_0 name=_ivl_8
v0x600004199680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004199710_0 .net "dffOut", 0 0, v0x600004198fc0_0;  1 drivers
v0x6000041997a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b52c0 .functor MUXZ 1, v0x600004198fc0_0, L_0x6000002b78e0, L_0x600000298f00, C4<>;
L_0x6000002b5360 .functor MUXZ 1, o0x7fcf32d5aa08, L_0x6000002b52c0, L_0x600000299900, C4<>;
L_0x6000002b5400 .functor MUXZ 1, v0x600004198fc0_0, L_0x6000002b78e0, L_0x600000298f00, C4<>;
L_0x6000002b54a0 .functor MUXZ 1, o0x7fcf32d5aa68, L_0x6000002b5400, L_0x60000029a300, C4<>;
S_0x7fcf31ceef00 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31ceed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004198d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004198e10_0 .net "d", 0 0, L_0x6000002b78e0;  alias, 1 drivers
v0x600004198ea0_0 .net "q", 0 0, v0x600004198fc0_0;  alias, 1 drivers
v0x600004198f30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004198fc0_0 .var "state", 0 0;
v0x600004199050_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf31cef070 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004199b90_0 .net8 "Bitline1", 0 0, p0x7fcf32d5ad98;  1 drivers, strength-aware
v0x600004199c20_0 .net8 "Bitline2", 0 0, p0x7fcf32d5adc8;  1 drivers, strength-aware
v0x600004199cb0_0 .net "D", 0 0, L_0x6000002b7980;  1 drivers
v0x600004199d40_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x600004199dd0_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x600004199e60_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x600004199ef0_0 .net *"_ivl_0", 0 0, L_0x6000002b5540;  1 drivers
o0x7fcf32d5ae28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004199f80_0 name=_ivl_2
v0x60000419a010_0 .net *"_ivl_6", 0 0, L_0x6000002b5680;  1 drivers
o0x7fcf32d5ae88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419a0a0_0 name=_ivl_8
v0x60000419a130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419a1c0_0 .net "dffOut", 0 0, v0x600004199a70_0;  1 drivers
v0x60000419a250_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b5540 .functor MUXZ 1, v0x600004199a70_0, L_0x6000002b7980, L_0x600000298f00, C4<>;
L_0x6000002b55e0 .functor MUXZ 1, o0x7fcf32d5ae28, L_0x6000002b5540, L_0x600000299900, C4<>;
L_0x6000002b5680 .functor MUXZ 1, v0x600004199a70_0, L_0x6000002b7980, L_0x600000298f00, C4<>;
L_0x6000002b5720 .functor MUXZ 1, o0x7fcf32d5ae88, L_0x6000002b5680, L_0x60000029a300, C4<>;
S_0x7fcf31cef1e0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cef070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004199830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041998c0_0 .net "d", 0 0, L_0x6000002b7980;  alias, 1 drivers
v0x600004199950_0 .net "q", 0 0, v0x600004199a70_0;  alias, 1 drivers
v0x6000041999e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004199a70_0 .var "state", 0 0;
v0x600004199b00_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf31cef350 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419a640_0 .net8 "Bitline1", 0 0, p0x7fcf32d5b1b8;  1 drivers, strength-aware
v0x60000419a6d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5b1e8;  1 drivers, strength-aware
v0x60000419a760_0 .net "D", 0 0, L_0x6000002b7a20;  1 drivers
v0x60000419a7f0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419a880_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419a910_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419a9a0_0 .net *"_ivl_0", 0 0, L_0x6000002b57c0;  1 drivers
o0x7fcf32d5b248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419aa30_0 name=_ivl_2
v0x60000419aac0_0 .net *"_ivl_6", 0 0, L_0x6000002b5900;  1 drivers
o0x7fcf32d5b2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419ab50_0 name=_ivl_8
v0x60000419abe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419ac70_0 .net "dffOut", 0 0, v0x60000419a520_0;  1 drivers
v0x60000419ad00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b57c0 .functor MUXZ 1, v0x60000419a520_0, L_0x6000002b7a20, L_0x600000298f00, C4<>;
L_0x6000002b5860 .functor MUXZ 1, o0x7fcf32d5b248, L_0x6000002b57c0, L_0x600000299900, C4<>;
L_0x6000002b5900 .functor MUXZ 1, v0x60000419a520_0, L_0x6000002b7a20, L_0x600000298f00, C4<>;
L_0x6000002b59a0 .functor MUXZ 1, o0x7fcf32d5b2a8, L_0x6000002b5900, L_0x60000029a300, C4<>;
S_0x7fcf31cef4c0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cef350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419a2e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419a370_0 .net "d", 0 0, L_0x6000002b7a20;  alias, 1 drivers
v0x60000419a400_0 .net "q", 0 0, v0x60000419a520_0;  alias, 1 drivers
v0x60000419a490_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419a520_0 .var "state", 0 0;
v0x60000419a5b0_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf31cef630 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419b0f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5b5d8;  1 drivers, strength-aware
v0x60000419b180_0 .net8 "Bitline2", 0 0, p0x7fcf32d5b608;  1 drivers, strength-aware
v0x60000419b210_0 .net "D", 0 0, L_0x6000002b7ac0;  1 drivers
v0x6000041a3cc0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x6000041a3d50_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x6000041a3de0_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x6000041a3e70_0 .net *"_ivl_0", 0 0, L_0x6000002b5a40;  1 drivers
o0x7fcf32d5b668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041a3f00_0 name=_ivl_2
v0x60000419c000_0 .net *"_ivl_6", 0 0, L_0x6000002b5b80;  1 drivers
o0x7fcf32d5b6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419c090_0 name=_ivl_8
v0x60000419c120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419c1b0_0 .net "dffOut", 0 0, v0x60000419afd0_0;  1 drivers
v0x60000419c240_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b5a40 .functor MUXZ 1, v0x60000419afd0_0, L_0x6000002b7ac0, L_0x600000298f00, C4<>;
L_0x6000002b5ae0 .functor MUXZ 1, o0x7fcf32d5b668, L_0x6000002b5a40, L_0x600000299900, C4<>;
L_0x6000002b5b80 .functor MUXZ 1, v0x60000419afd0_0, L_0x6000002b7ac0, L_0x600000298f00, C4<>;
L_0x6000002b5c20 .functor MUXZ 1, o0x7fcf32d5b6c8, L_0x6000002b5b80, L_0x60000029a300, C4<>;
S_0x7fcf31cef7a0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf31cef630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419ad90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419ae20_0 .net "d", 0 0, L_0x6000002b7ac0;  alias, 1 drivers
v0x60000419aeb0_0 .net "q", 0 0, v0x60000419afd0_0;  alias, 1 drivers
v0x60000419af40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419afd0_0 .var "state", 0 0;
v0x60000419b060_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aab920 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419c630_0 .net8 "Bitline1", 0 0, p0x7fcf32d5b9f8;  1 drivers, strength-aware
v0x60000419c6c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5ba28;  1 drivers, strength-aware
v0x60000419c750_0 .net "D", 0 0, L_0x6000002b7b60;  1 drivers
v0x60000419c7e0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419c870_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419c900_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419c990_0 .net *"_ivl_0", 0 0, L_0x6000002b5cc0;  1 drivers
o0x7fcf32d5ba88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419ca20_0 name=_ivl_2
v0x60000419cab0_0 .net *"_ivl_6", 0 0, L_0x6000002b5e00;  1 drivers
o0x7fcf32d5bae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419cb40_0 name=_ivl_8
v0x60000419cbd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419cc60_0 .net "dffOut", 0 0, v0x60000419c510_0;  1 drivers
v0x60000419ccf0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b5cc0 .functor MUXZ 1, v0x60000419c510_0, L_0x6000002b7b60, L_0x600000298f00, C4<>;
L_0x6000002b5d60 .functor MUXZ 1, o0x7fcf32d5ba88, L_0x6000002b5cc0, L_0x600000299900, C4<>;
L_0x6000002b5e00 .functor MUXZ 1, v0x60000419c510_0, L_0x6000002b7b60, L_0x600000298f00, C4<>;
L_0x6000002b5ea0 .functor MUXZ 1, o0x7fcf32d5bae8, L_0x6000002b5e00, L_0x60000029a300, C4<>;
S_0x7fcf32aaba90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aab920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419c2d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419c360_0 .net "d", 0 0, L_0x6000002b7b60;  alias, 1 drivers
v0x60000419c3f0_0 .net "q", 0 0, v0x60000419c510_0;  alias, 1 drivers
v0x60000419c480_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419c510_0 .var "state", 0 0;
v0x60000419c5a0_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aabc00 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419d0e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5be18;  1 drivers, strength-aware
v0x60000419d170_0 .net8 "Bitline2", 0 0, p0x7fcf32d5be48;  1 drivers, strength-aware
v0x60000419d200_0 .net "D", 0 0, L_0x6000002b7c00;  1 drivers
v0x60000419d290_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419d320_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419d3b0_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419d440_0 .net *"_ivl_0", 0 0, L_0x6000002b5f40;  1 drivers
o0x7fcf32d5bea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419d4d0_0 name=_ivl_2
v0x60000419d560_0 .net *"_ivl_6", 0 0, L_0x6000002b6080;  1 drivers
o0x7fcf32d5bf08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419d5f0_0 name=_ivl_8
v0x60000419d680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419d710_0 .net "dffOut", 0 0, v0x60000419cfc0_0;  1 drivers
v0x60000419d7a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b5f40 .functor MUXZ 1, v0x60000419cfc0_0, L_0x6000002b7c00, L_0x600000298f00, C4<>;
L_0x6000002b5fe0 .functor MUXZ 1, o0x7fcf32d5bea8, L_0x6000002b5f40, L_0x600000299900, C4<>;
L_0x6000002b6080 .functor MUXZ 1, v0x60000419cfc0_0, L_0x6000002b7c00, L_0x600000298f00, C4<>;
L_0x6000002b6120 .functor MUXZ 1, o0x7fcf32d5bf08, L_0x6000002b6080, L_0x60000029a300, C4<>;
S_0x7fcf32aabd70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aabc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419cd80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419ce10_0 .net "d", 0 0, L_0x6000002b7c00;  alias, 1 drivers
v0x60000419cea0_0 .net "q", 0 0, v0x60000419cfc0_0;  alias, 1 drivers
v0x60000419cf30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419cfc0_0 .var "state", 0 0;
v0x60000419d050_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aabee0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419db90_0 .net8 "Bitline1", 0 0, p0x7fcf32d5c238;  1 drivers, strength-aware
v0x60000419dc20_0 .net8 "Bitline2", 0 0, p0x7fcf32d5c268;  1 drivers, strength-aware
v0x60000419dcb0_0 .net "D", 0 0, L_0x6000002b7ca0;  1 drivers
v0x60000419dd40_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419ddd0_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419de60_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419def0_0 .net *"_ivl_0", 0 0, L_0x6000002b61c0;  1 drivers
o0x7fcf32d5c2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419df80_0 name=_ivl_2
v0x60000419e010_0 .net *"_ivl_6", 0 0, L_0x6000002b6300;  1 drivers
o0x7fcf32d5c328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419e0a0_0 name=_ivl_8
v0x60000419e130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419e1c0_0 .net "dffOut", 0 0, v0x60000419da70_0;  1 drivers
v0x60000419e250_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b61c0 .functor MUXZ 1, v0x60000419da70_0, L_0x6000002b7ca0, L_0x600000298f00, C4<>;
L_0x6000002b6260 .functor MUXZ 1, o0x7fcf32d5c2c8, L_0x6000002b61c0, L_0x600000299900, C4<>;
L_0x6000002b6300 .functor MUXZ 1, v0x60000419da70_0, L_0x6000002b7ca0, L_0x600000298f00, C4<>;
L_0x6000002b63a0 .functor MUXZ 1, o0x7fcf32d5c328, L_0x6000002b6300, L_0x60000029a300, C4<>;
S_0x7fcf32aac050 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aabee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419d830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419d8c0_0 .net "d", 0 0, L_0x6000002b7ca0;  alias, 1 drivers
v0x60000419d950_0 .net "q", 0 0, v0x60000419da70_0;  alias, 1 drivers
v0x60000419d9e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419da70_0 .var "state", 0 0;
v0x60000419db00_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aac1c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419e640_0 .net8 "Bitline1", 0 0, p0x7fcf32d5c658;  1 drivers, strength-aware
v0x60000419e6d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5c688;  1 drivers, strength-aware
v0x60000419e760_0 .net "D", 0 0, L_0x6000002b7d40;  1 drivers
v0x60000419e7f0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419e880_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419e910_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419e9a0_0 .net *"_ivl_0", 0 0, L_0x6000002b6440;  1 drivers
o0x7fcf32d5c6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419ea30_0 name=_ivl_2
v0x60000419eac0_0 .net *"_ivl_6", 0 0, L_0x6000002b6580;  1 drivers
o0x7fcf32d5c748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419eb50_0 name=_ivl_8
v0x60000419ebe0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419ec70_0 .net "dffOut", 0 0, v0x60000419e520_0;  1 drivers
v0x60000419ed00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b6440 .functor MUXZ 1, v0x60000419e520_0, L_0x6000002b7d40, L_0x600000298f00, C4<>;
L_0x6000002b64e0 .functor MUXZ 1, o0x7fcf32d5c6e8, L_0x6000002b6440, L_0x600000299900, C4<>;
L_0x6000002b6580 .functor MUXZ 1, v0x60000419e520_0, L_0x6000002b7d40, L_0x600000298f00, C4<>;
L_0x6000002b6620 .functor MUXZ 1, o0x7fcf32d5c748, L_0x6000002b6580, L_0x60000029a300, C4<>;
S_0x7fcf32aac330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aac1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419e2e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419e370_0 .net "d", 0 0, L_0x6000002b7d40;  alias, 1 drivers
v0x60000419e400_0 .net "q", 0 0, v0x60000419e520_0;  alias, 1 drivers
v0x60000419e490_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419e520_0 .var "state", 0 0;
v0x60000419e5b0_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aac6a0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419f0f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5ca78;  1 drivers, strength-aware
v0x60000419f180_0 .net8 "Bitline2", 0 0, p0x7fcf32d5caa8;  1 drivers, strength-aware
v0x60000419f210_0 .net "D", 0 0, L_0x6000002b7de0;  1 drivers
v0x60000419f2a0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419f330_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419f3c0_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419f450_0 .net *"_ivl_0", 0 0, L_0x6000002b66c0;  1 drivers
o0x7fcf32d5cb08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419f4e0_0 name=_ivl_2
v0x60000419f570_0 .net *"_ivl_6", 0 0, L_0x6000002b6800;  1 drivers
o0x7fcf32d5cb68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000419f600_0 name=_ivl_8
v0x60000419f690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419f720_0 .net "dffOut", 0 0, v0x60000419efd0_0;  1 drivers
v0x60000419f7b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b66c0 .functor MUXZ 1, v0x60000419efd0_0, L_0x6000002b7de0, L_0x600000298f00, C4<>;
L_0x6000002b6760 .functor MUXZ 1, o0x7fcf32d5cb08, L_0x6000002b66c0, L_0x600000299900, C4<>;
L_0x6000002b6800 .functor MUXZ 1, v0x60000419efd0_0, L_0x6000002b7de0, L_0x600000298f00, C4<>;
L_0x6000002b68a0 .functor MUXZ 1, o0x7fcf32d5cb68, L_0x6000002b6800, L_0x60000029a300, C4<>;
S_0x7fcf32aac810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aac6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419ed90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419ee20_0 .net "d", 0 0, L_0x6000002b7de0;  alias, 1 drivers
v0x60000419eeb0_0 .net "q", 0 0, v0x60000419efd0_0;  alias, 1 drivers
v0x60000419ef40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419efd0_0 .var "state", 0 0;
v0x60000419f060_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aac980 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000419fba0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5ce98;  1 drivers, strength-aware
v0x60000419fc30_0 .net8 "Bitline2", 0 0, p0x7fcf32d5cec8;  1 drivers, strength-aware
v0x60000419fcc0_0 .net "D", 0 0, L_0x6000002b7e80;  1 drivers
v0x60000419fd50_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x60000419fde0_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x60000419fe70_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x60000419ff00_0 .net *"_ivl_0", 0 0, L_0x6000002b6940;  1 drivers
o0x7fcf32d5cf28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004190000_0 name=_ivl_2
v0x600004190090_0 .net *"_ivl_6", 0 0, L_0x6000002b6a80;  1 drivers
o0x7fcf32d5cf88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004190120_0 name=_ivl_8
v0x6000041901b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004190240_0 .net "dffOut", 0 0, v0x60000419fa80_0;  1 drivers
v0x6000041902d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b6940 .functor MUXZ 1, v0x60000419fa80_0, L_0x6000002b7e80, L_0x600000298f00, C4<>;
L_0x6000002b69e0 .functor MUXZ 1, o0x7fcf32d5cf28, L_0x6000002b6940, L_0x600000299900, C4<>;
L_0x6000002b6a80 .functor MUXZ 1, v0x60000419fa80_0, L_0x6000002b7e80, L_0x600000298f00, C4<>;
L_0x6000002b6b20 .functor MUXZ 1, o0x7fcf32d5cf88, L_0x6000002b6a80, L_0x60000029a300, C4<>;
S_0x7fcf32aacaf0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aac980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000419f840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000419f8d0_0 .net "d", 0 0, L_0x6000002b7e80;  alias, 1 drivers
v0x60000419f960_0 .net "q", 0 0, v0x60000419fa80_0;  alias, 1 drivers
v0x60000419f9f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000419fa80_0 .var "state", 0 0;
v0x60000419fb10_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aacc60 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041906c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5d2b8;  1 drivers, strength-aware
v0x600004190750_0 .net8 "Bitline2", 0 0, p0x7fcf32d5d2e8;  1 drivers, strength-aware
v0x6000041907e0_0 .net "D", 0 0, L_0x6000002b7f20;  1 drivers
v0x600004190870_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x600004190900_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x600004190990_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x600004190a20_0 .net *"_ivl_0", 0 0, L_0x6000002b6bc0;  1 drivers
o0x7fcf32d5d348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004190ab0_0 name=_ivl_2
v0x600004190b40_0 .net *"_ivl_6", 0 0, L_0x6000002b6d00;  1 drivers
o0x7fcf32d5d3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004190bd0_0 name=_ivl_8
v0x600004190c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004190cf0_0 .net "dffOut", 0 0, v0x6000041905a0_0;  1 drivers
v0x600004190d80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b6bc0 .functor MUXZ 1, v0x6000041905a0_0, L_0x6000002b7f20, L_0x600000298f00, C4<>;
L_0x6000002b6c60 .functor MUXZ 1, o0x7fcf32d5d348, L_0x6000002b6bc0, L_0x600000299900, C4<>;
L_0x6000002b6d00 .functor MUXZ 1, v0x6000041905a0_0, L_0x6000002b7f20, L_0x600000298f00, C4<>;
L_0x6000002b6da0 .functor MUXZ 1, o0x7fcf32d5d3a8, L_0x6000002b6d00, L_0x60000029a300, C4<>;
S_0x7fcf32aacdd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aacc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004190360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041903f0_0 .net "d", 0 0, L_0x6000002b7f20;  alias, 1 drivers
v0x600004190480_0 .net "q", 0 0, v0x6000041905a0_0;  alias, 1 drivers
v0x600004190510_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041905a0_0 .var "state", 0 0;
v0x600004190630_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aacf40 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004191170_0 .net8 "Bitline1", 0 0, p0x7fcf32d5d6d8;  1 drivers, strength-aware
v0x600004191200_0 .net8 "Bitline2", 0 0, p0x7fcf32d5d708;  1 drivers, strength-aware
v0x600004191290_0 .net "D", 0 0, L_0x600000288000;  1 drivers
v0x600004191320_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x6000041913b0_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x600004191440_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x6000041914d0_0 .net *"_ivl_0", 0 0, L_0x6000002b6e40;  1 drivers
o0x7fcf32d5d768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004191560_0 name=_ivl_2
v0x6000041915f0_0 .net *"_ivl_6", 0 0, L_0x6000002b6f80;  1 drivers
o0x7fcf32d5d7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004191680_0 name=_ivl_8
v0x600004191710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041917a0_0 .net "dffOut", 0 0, v0x600004191050_0;  1 drivers
v0x600004191830_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b6e40 .functor MUXZ 1, v0x600004191050_0, L_0x600000288000, L_0x600000298f00, C4<>;
L_0x6000002b6ee0 .functor MUXZ 1, o0x7fcf32d5d768, L_0x6000002b6e40, L_0x600000299900, C4<>;
L_0x6000002b6f80 .functor MUXZ 1, v0x600004191050_0, L_0x600000288000, L_0x600000298f00, C4<>;
L_0x6000002b7020 .functor MUXZ 1, o0x7fcf32d5d7c8, L_0x6000002b6f80, L_0x60000029a300, C4<>;
S_0x7fcf32aad0b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aacf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004190e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004190ea0_0 .net "d", 0 0, L_0x600000288000;  alias, 1 drivers
v0x600004190f30_0 .net "q", 0 0, v0x600004191050_0;  alias, 1 drivers
v0x600004190fc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004191050_0 .var "state", 0 0;
v0x6000041910e0_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aad220 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004191c20_0 .net8 "Bitline1", 0 0, p0x7fcf32d5daf8;  1 drivers, strength-aware
v0x600004191cb0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5db28;  1 drivers, strength-aware
v0x600004191d40_0 .net "D", 0 0, L_0x6000002880a0;  1 drivers
v0x600004191dd0_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x600004191e60_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x600004191ef0_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x600004191f80_0 .net *"_ivl_0", 0 0, L_0x6000002b70c0;  1 drivers
o0x7fcf32d5db88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004192010_0 name=_ivl_2
v0x6000041920a0_0 .net *"_ivl_6", 0 0, L_0x6000002b7200;  1 drivers
o0x7fcf32d5dbe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004192130_0 name=_ivl_8
v0x6000041921c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004192250_0 .net "dffOut", 0 0, v0x600004191b00_0;  1 drivers
v0x6000041922e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b70c0 .functor MUXZ 1, v0x600004191b00_0, L_0x6000002880a0, L_0x600000298f00, C4<>;
L_0x6000002b7160 .functor MUXZ 1, o0x7fcf32d5db88, L_0x6000002b70c0, L_0x600000299900, C4<>;
L_0x6000002b7200 .functor MUXZ 1, v0x600004191b00_0, L_0x6000002880a0, L_0x600000298f00, C4<>;
L_0x6000002b72a0 .functor MUXZ 1, o0x7fcf32d5dbe8, L_0x6000002b7200, L_0x60000029a300, C4<>;
S_0x7fcf32aad390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aad220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000041918c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004191950_0 .net "d", 0 0, L_0x6000002880a0;  alias, 1 drivers
v0x6000041919e0_0 .net "q", 0 0, v0x600004191b00_0;  alias, 1 drivers
v0x600004191a70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004191b00_0 .var "state", 0 0;
v0x600004191b90_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aad500 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000041926d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5df18;  1 drivers, strength-aware
v0x600004192760_0 .net8 "Bitline2", 0 0, p0x7fcf32d5df48;  1 drivers, strength-aware
v0x6000041927f0_0 .net "D", 0 0, L_0x600000288140;  1 drivers
v0x600004192880_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x600004192910_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x6000041929a0_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x600004192a30_0 .net *"_ivl_0", 0 0, L_0x6000002b7340;  1 drivers
o0x7fcf32d5dfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004192ac0_0 name=_ivl_2
v0x600004192b50_0 .net *"_ivl_6", 0 0, L_0x6000002b7480;  1 drivers
o0x7fcf32d5e008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004192be0_0 name=_ivl_8
v0x600004192c70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004192d00_0 .net "dffOut", 0 0, v0x6000041925b0_0;  1 drivers
v0x600004192d90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b7340 .functor MUXZ 1, v0x6000041925b0_0, L_0x600000288140, L_0x600000298f00, C4<>;
L_0x6000002b73e0 .functor MUXZ 1, o0x7fcf32d5dfa8, L_0x6000002b7340, L_0x600000299900, C4<>;
L_0x6000002b7480 .functor MUXZ 1, v0x6000041925b0_0, L_0x600000288140, L_0x600000298f00, C4<>;
L_0x6000002b7520 .functor MUXZ 1, o0x7fcf32d5e008, L_0x6000002b7480, L_0x60000029a300, C4<>;
S_0x7fcf32aad670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aad500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004192370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004192400_0 .net "d", 0 0, L_0x600000288140;  alias, 1 drivers
v0x600004192490_0 .net "q", 0 0, v0x6000041925b0_0;  alias, 1 drivers
v0x600004192520_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000041925b0_0 .var "state", 0 0;
v0x600004192640_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aad7e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf31cee940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004193180_0 .net8 "Bitline1", 0 0, p0x7fcf32d5e338;  1 drivers, strength-aware
v0x600004193210_0 .net8 "Bitline2", 0 0, p0x7fcf32d5e368;  1 drivers, strength-aware
v0x6000041932a0_0 .net "D", 0 0, L_0x6000002881e0;  1 drivers
v0x600004193330_0 .net "ReadEnable1", 0 0, L_0x600000299900;  alias, 1 drivers
v0x6000041933c0_0 .net "ReadEnable2", 0 0, L_0x60000029a300;  alias, 1 drivers
v0x600004193450_0 .net "WriteEnable", 0 0, L_0x600000298f00;  alias, 1 drivers
v0x6000041934e0_0 .net *"_ivl_0", 0 0, L_0x6000002b75c0;  1 drivers
o0x7fcf32d5e3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004193570_0 name=_ivl_2
v0x600004193600_0 .net *"_ivl_6", 0 0, L_0x6000002b7700;  1 drivers
o0x7fcf32d5e428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004193690_0 name=_ivl_8
v0x600004193720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041937b0_0 .net "dffOut", 0 0, v0x600004193060_0;  1 drivers
v0x600004193840_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002b75c0 .functor MUXZ 1, v0x600004193060_0, L_0x6000002881e0, L_0x600000298f00, C4<>;
L_0x6000002b7660 .functor MUXZ 1, o0x7fcf32d5e3c8, L_0x6000002b75c0, L_0x600000299900, C4<>;
L_0x6000002b7700 .functor MUXZ 1, v0x600004193060_0, L_0x6000002881e0, L_0x600000298f00, C4<>;
L_0x6000002b77a0 .functor MUXZ 1, o0x7fcf32d5e428, L_0x6000002b7700, L_0x60000029a300, C4<>;
S_0x7fcf32aad950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aad7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004192e20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004192eb0_0 .net "d", 0 0, L_0x6000002881e0;  alias, 1 drivers
v0x600004192f40_0 .net "q", 0 0, v0x600004193060_0;  alias, 1 drivers
v0x600004192fd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004193060_0 .var "state", 0 0;
v0x6000041930f0_0 .net "wen", 0 0, L_0x600000298f00;  alias, 1 drivers
S_0x7fcf32aac4a0 .scope module, "regArray[10]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000406e9a0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x60000406ea30_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x60000406eac0_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x60000406eb50_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  1 drivers
v0x60000406ebe0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  1 drivers
v0x60000406ec70_0 .net "WriteReg", 0 0, L_0x600000298fa0;  1 drivers
v0x60000406ed00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406ed90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025a3a0 .part L_0x600000578140, 0, 1;
L_0x60000025a300 .part L_0x600000578140, 1, 1;
L_0x60000025a260 .part L_0x600000578140, 2, 1;
L_0x60000025a1c0 .part L_0x600000578140, 3, 1;
L_0x60000025a120 .part L_0x600000578140, 4, 1;
L_0x60000025a080 .part L_0x600000578140, 5, 1;
L_0x600000259fe0 .part L_0x600000578140, 6, 1;
L_0x600000259f40 .part L_0x600000578140, 7, 1;
L_0x600000259ea0 .part L_0x600000578140, 8, 1;
L_0x600000259e00 .part L_0x600000578140, 9, 1;
L_0x600000259cc0 .part L_0x600000578140, 10, 1;
L_0x600000259c20 .part L_0x600000578140, 11, 1;
L_0x600000259b80 .part L_0x600000578140, 12, 1;
L_0x600000259ae0 .part L_0x600000578140, 13, 1;
L_0x600000259a40 .part L_0x600000578140, 14, 1;
L_0x6000002599a0 .part L_0x600000578140, 15, 1;
p0x7fcf32d5e908 .port I0x600003206120, L_0x600000288320;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5e908;
p0x7fcf32d5ed88 .port I0x600003206120, L_0x6000002885a0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5ed88;
p0x7fcf32d5f1a8 .port I0x600003206120, L_0x600000288820;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5f1a8;
p0x7fcf32d5f5c8 .port I0x600003206120, L_0x600000288aa0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5f5c8;
p0x7fcf32d5f9e8 .port I0x600003206120, L_0x600000288d20;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5f9e8;
p0x7fcf32d5fe08 .port I0x600003206120, L_0x600000288fa0;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d5fe08;
p0x7fcf32d60228 .port I0x600003206120, L_0x6000002252c0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d60228;
p0x7fcf32d60648 .port I0x600003206120, L_0x600000225040;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d60648;
p0x7fcf32d60a68 .port I0x600003206120, L_0x600000224dc0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d60a68;
p0x7fcf32d60e88 .port I0x600003206120, L_0x600000225b80;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d60e88;
p0x7fcf32d622a8 .port I0x600003206120, L_0x600000260280;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d622a8;
p0x7fcf32d626c8 .port I0x600003206120, L_0x600000260500;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d626c8;
p0x7fcf32d62ae8 .port I0x600003206120, L_0x600000260780;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d62ae8;
p0x7fcf32d62f08 .port I0x600003206120, L_0x600000260a00;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d62f08;
p0x7fcf32d63328 .port I0x600003206120, L_0x600000260c80;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d63328;
p0x7fcf32d63748 .port I0x600003206120, L_0x600000260f00;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d63748;
p0x7fcf32d5e938 .port I0x60000321dfe0, L_0x600000288460;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5e938;
p0x7fcf32d5edb8 .port I0x60000321dfe0, L_0x6000002886e0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5edb8;
p0x7fcf32d5f1d8 .port I0x60000321dfe0, L_0x600000288960;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5f1d8;
p0x7fcf32d5f5f8 .port I0x60000321dfe0, L_0x600000288be0;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5f5f8;
p0x7fcf32d5fa18 .port I0x60000321dfe0, L_0x600000288e60;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5fa18;
p0x7fcf32d5fe38 .port I0x60000321dfe0, L_0x6000002890e0;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d5fe38;
p0x7fcf32d60258 .port I0x60000321dfe0, L_0x600000225180;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d60258;
p0x7fcf32d60678 .port I0x60000321dfe0, L_0x600000224f00;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d60678;
p0x7fcf32d60a98 .port I0x60000321dfe0, L_0x600000224c80;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d60a98;
p0x7fcf32d60eb8 .port I0x60000321dfe0, L_0x6000002600a0;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d60eb8;
p0x7fcf32d622d8 .port I0x60000321dfe0, L_0x6000002603c0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d622d8;
p0x7fcf32d626f8 .port I0x60000321dfe0, L_0x600000260640;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d626f8;
p0x7fcf32d62b18 .port I0x60000321dfe0, L_0x6000002608c0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d62b18;
p0x7fcf32d62f38 .port I0x60000321dfe0, L_0x600000260b40;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d62f38;
p0x7fcf32d63358 .port I0x60000321dfe0, L_0x600000260dc0;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d63358;
p0x7fcf32d63778 .port I0x60000321dfe0, L_0x600000261040;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d63778;
S_0x7fcf32aadec0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004194120_0 .net8 "Bitline1", 0 0, p0x7fcf32d5e908;  1 drivers, strength-aware
v0x6000041941b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5e938;  1 drivers, strength-aware
v0x600004194240_0 .net "D", 0 0, L_0x60000025a3a0;  1 drivers
v0x6000041942d0_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x600004194360_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x6000041943f0_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004194480_0 .net *"_ivl_0", 0 0, L_0x600000288280;  1 drivers
o0x7fcf32d5e9f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004194510_0 name=_ivl_2
v0x6000041945a0_0 .net *"_ivl_6", 0 0, L_0x6000002883c0;  1 drivers
o0x7fcf32d5ea58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004194630_0 name=_ivl_8
v0x6000041946c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004194750_0 .net "dffOut", 0 0, v0x600004194000_0;  1 drivers
v0x6000041947e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000288280 .functor MUXZ 1, v0x600004194000_0, L_0x60000025a3a0, L_0x600000298fa0, C4<>;
L_0x600000288320 .functor MUXZ 1, o0x7fcf32d5e9f8, L_0x600000288280, L_0x6000002999a0, C4<>;
L_0x6000002883c0 .functor MUXZ 1, v0x600004194000_0, L_0x60000025a3a0, L_0x600000298fa0, C4<>;
L_0x600000288460 .functor MUXZ 1, o0x7fcf32d5ea58, L_0x6000002883c0, L_0x60000029a3a0, C4<>;
S_0x7fcf32aae030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aadec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004193d50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004193de0_0 .net "d", 0 0, L_0x60000025a3a0;  alias, 1 drivers
v0x600004193e70_0 .net "q", 0 0, v0x600004194000_0;  alias, 1 drivers
v0x600004193f00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004194000_0 .var "state", 0 0;
v0x600004194090_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aae1a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004194bd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5ed88;  1 drivers, strength-aware
v0x600004194c60_0 .net8 "Bitline2", 0 0, p0x7fcf32d5edb8;  1 drivers, strength-aware
v0x600004194cf0_0 .net "D", 0 0, L_0x60000025a300;  1 drivers
v0x600004194d80_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x600004194e10_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004194ea0_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004194f30_0 .net *"_ivl_0", 0 0, L_0x600000288500;  1 drivers
o0x7fcf32d5ee18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004194fc0_0 name=_ivl_2
v0x600004195050_0 .net *"_ivl_6", 0 0, L_0x600000288640;  1 drivers
o0x7fcf32d5ee78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041950e0_0 name=_ivl_8
v0x600004195170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004195200_0 .net "dffOut", 0 0, v0x600004194ab0_0;  1 drivers
v0x600004195290_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000288500 .functor MUXZ 1, v0x600004194ab0_0, L_0x60000025a300, L_0x600000298fa0, C4<>;
L_0x6000002885a0 .functor MUXZ 1, o0x7fcf32d5ee18, L_0x600000288500, L_0x6000002999a0, C4<>;
L_0x600000288640 .functor MUXZ 1, v0x600004194ab0_0, L_0x60000025a300, L_0x600000298fa0, C4<>;
L_0x6000002886e0 .functor MUXZ 1, o0x7fcf32d5ee78, L_0x600000288640, L_0x60000029a3a0, C4<>;
S_0x7fcf32aae310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aae1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004194870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004194900_0 .net "d", 0 0, L_0x60000025a300;  alias, 1 drivers
v0x600004194990_0 .net "q", 0 0, v0x600004194ab0_0;  alias, 1 drivers
v0x600004194a20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004194ab0_0 .var "state", 0 0;
v0x600004194b40_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aae480 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004195680_0 .net8 "Bitline1", 0 0, p0x7fcf32d5f1a8;  1 drivers, strength-aware
v0x600004195710_0 .net8 "Bitline2", 0 0, p0x7fcf32d5f1d8;  1 drivers, strength-aware
v0x6000041957a0_0 .net "D", 0 0, L_0x60000025a260;  1 drivers
v0x600004195830_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x6000041958c0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004195950_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x6000041959e0_0 .net *"_ivl_0", 0 0, L_0x600000288780;  1 drivers
o0x7fcf32d5f238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004195a70_0 name=_ivl_2
v0x600004195b00_0 .net *"_ivl_6", 0 0, L_0x6000002888c0;  1 drivers
o0x7fcf32d5f298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004195b90_0 name=_ivl_8
v0x600004195c20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004195cb0_0 .net "dffOut", 0 0, v0x600004195560_0;  1 drivers
v0x600004195d40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000288780 .functor MUXZ 1, v0x600004195560_0, L_0x60000025a260, L_0x600000298fa0, C4<>;
L_0x600000288820 .functor MUXZ 1, o0x7fcf32d5f238, L_0x600000288780, L_0x6000002999a0, C4<>;
L_0x6000002888c0 .functor MUXZ 1, v0x600004195560_0, L_0x60000025a260, L_0x600000298fa0, C4<>;
L_0x600000288960 .functor MUXZ 1, o0x7fcf32d5f298, L_0x6000002888c0, L_0x60000029a3a0, C4<>;
S_0x7fcf32aae5f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aae480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004195320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041953b0_0 .net "d", 0 0, L_0x60000025a260;  alias, 1 drivers
v0x600004195440_0 .net "q", 0 0, v0x600004195560_0;  alias, 1 drivers
v0x6000041954d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004195560_0 .var "state", 0 0;
v0x6000041955f0_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aae760 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004196130_0 .net8 "Bitline1", 0 0, p0x7fcf32d5f5c8;  1 drivers, strength-aware
v0x6000041961c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d5f5f8;  1 drivers, strength-aware
v0x600004196250_0 .net "D", 0 0, L_0x60000025a1c0;  1 drivers
v0x6000041962e0_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x600004196370_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004196400_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004196490_0 .net *"_ivl_0", 0 0, L_0x600000288a00;  1 drivers
o0x7fcf32d5f658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004196520_0 name=_ivl_2
v0x6000041965b0_0 .net *"_ivl_6", 0 0, L_0x600000288b40;  1 drivers
o0x7fcf32d5f6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004196640_0 name=_ivl_8
v0x6000041966d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004196760_0 .net "dffOut", 0 0, v0x600004196010_0;  1 drivers
v0x6000041967f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000288a00 .functor MUXZ 1, v0x600004196010_0, L_0x60000025a1c0, L_0x600000298fa0, C4<>;
L_0x600000288aa0 .functor MUXZ 1, o0x7fcf32d5f658, L_0x600000288a00, L_0x6000002999a0, C4<>;
L_0x600000288b40 .functor MUXZ 1, v0x600004196010_0, L_0x60000025a1c0, L_0x600000298fa0, C4<>;
L_0x600000288be0 .functor MUXZ 1, o0x7fcf32d5f6b8, L_0x600000288b40, L_0x60000029a3a0, C4<>;
S_0x7fcf32aae8d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aae760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004195dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004195e60_0 .net "d", 0 0, L_0x60000025a1c0;  alias, 1 drivers
v0x600004195ef0_0 .net "q", 0 0, v0x600004196010_0;  alias, 1 drivers
v0x600004195f80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004196010_0 .var "state", 0 0;
v0x6000041960a0_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aaea40 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004196be0_0 .net8 "Bitline1", 0 0, p0x7fcf32d5f9e8;  1 drivers, strength-aware
v0x600004196c70_0 .net8 "Bitline2", 0 0, p0x7fcf32d5fa18;  1 drivers, strength-aware
v0x600004196d00_0 .net "D", 0 0, L_0x60000025a120;  1 drivers
v0x600004196d90_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x600004196e20_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004196eb0_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004196f40_0 .net *"_ivl_0", 0 0, L_0x600000288c80;  1 drivers
o0x7fcf32d5fa78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004196fd0_0 name=_ivl_2
v0x600004197060_0 .net *"_ivl_6", 0 0, L_0x600000288dc0;  1 drivers
o0x7fcf32d5fad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000041970f0_0 name=_ivl_8
v0x600004197180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004197210_0 .net "dffOut", 0 0, v0x600004196ac0_0;  1 drivers
v0x6000041972a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000288c80 .functor MUXZ 1, v0x600004196ac0_0, L_0x60000025a120, L_0x600000298fa0, C4<>;
L_0x600000288d20 .functor MUXZ 1, o0x7fcf32d5fa78, L_0x600000288c80, L_0x6000002999a0, C4<>;
L_0x600000288dc0 .functor MUXZ 1, v0x600004196ac0_0, L_0x60000025a120, L_0x600000298fa0, C4<>;
L_0x600000288e60 .functor MUXZ 1, o0x7fcf32d5fad8, L_0x600000288dc0, L_0x60000029a3a0, C4<>;
S_0x7fcf32aaebb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaea40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004196880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004196910_0 .net "d", 0 0, L_0x60000025a120;  alias, 1 drivers
v0x6000041969a0_0 .net "q", 0 0, v0x600004196ac0_0;  alias, 1 drivers
v0x600004196a30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004196ac0_0 .var "state", 0 0;
v0x600004196b50_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aaed20 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004197690_0 .net8 "Bitline1", 0 0, p0x7fcf32d5fe08;  1 drivers, strength-aware
v0x600004197720_0 .net8 "Bitline2", 0 0, p0x7fcf32d5fe38;  1 drivers, strength-aware
v0x6000041977b0_0 .net "D", 0 0, L_0x60000025a080;  1 drivers
v0x600004197840_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x6000041978d0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004197960_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x6000041979f0_0 .net *"_ivl_0", 0 0, L_0x600000288f00;  1 drivers
o0x7fcf32d5fe98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004197a80_0 name=_ivl_2
v0x600004197b10_0 .net *"_ivl_6", 0 0, L_0x600000289040;  1 drivers
o0x7fcf32d5fef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004197ba0_0 name=_ivl_8
v0x600004197c30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004197cc0_0 .net "dffOut", 0 0, v0x600004197570_0;  1 drivers
v0x600004197d50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000288f00 .functor MUXZ 1, v0x600004197570_0, L_0x60000025a080, L_0x600000298fa0, C4<>;
L_0x600000288fa0 .functor MUXZ 1, o0x7fcf32d5fe98, L_0x600000288f00, L_0x6000002999a0, C4<>;
L_0x600000289040 .functor MUXZ 1, v0x600004197570_0, L_0x60000025a080, L_0x600000298fa0, C4<>;
L_0x6000002890e0 .functor MUXZ 1, o0x7fcf32d5fef8, L_0x600000289040, L_0x60000029a3a0, C4<>;
S_0x7fcf32aaee90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaed20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004197330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000041973c0_0 .net "d", 0 0, L_0x60000025a080;  alias, 1 drivers
v0x600004197450_0 .net "q", 0 0, v0x600004197570_0;  alias, 1 drivers
v0x6000041974e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004197570_0 .var "state", 0 0;
v0x600004197600_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aaf000 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040681b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d60228;  1 drivers, strength-aware
v0x600004068240_0 .net8 "Bitline2", 0 0, p0x7fcf32d60258;  1 drivers, strength-aware
v0x6000040682d0_0 .net "D", 0 0, L_0x600000259fe0;  1 drivers
v0x600004068360_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x6000040683f0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004068480_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004068510_0 .net *"_ivl_0", 0 0, L_0x600000225360;  1 drivers
o0x7fcf32d602b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040685a0_0 name=_ivl_2
v0x600004068630_0 .net *"_ivl_6", 0 0, L_0x600000225220;  1 drivers
o0x7fcf32d60318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040686c0_0 name=_ivl_8
v0x600004068750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040687e0_0 .net "dffOut", 0 0, v0x600004068090_0;  1 drivers
v0x600004068870_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000225360 .functor MUXZ 1, v0x600004068090_0, L_0x600000259fe0, L_0x600000298fa0, C4<>;
L_0x6000002252c0 .functor MUXZ 1, o0x7fcf32d602b8, L_0x600000225360, L_0x6000002999a0, C4<>;
L_0x600000225220 .functor MUXZ 1, v0x600004068090_0, L_0x600000259fe0, L_0x600000298fa0, C4<>;
L_0x600000225180 .functor MUXZ 1, o0x7fcf32d60318, L_0x600000225220, L_0x60000029a3a0, C4<>;
S_0x7fcf32aaf170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaf000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004197de0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004197e70_0 .net "d", 0 0, L_0x600000259fe0;  alias, 1 drivers
v0x600004197f00_0 .net "q", 0 0, v0x600004068090_0;  alias, 1 drivers
v0x600004068000_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004068090_0 .var "state", 0 0;
v0x600004068120_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aaf2e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004068c60_0 .net8 "Bitline1", 0 0, p0x7fcf32d60648;  1 drivers, strength-aware
v0x600004068cf0_0 .net8 "Bitline2", 0 0, p0x7fcf32d60678;  1 drivers, strength-aware
v0x600004068d80_0 .net "D", 0 0, L_0x600000259f40;  1 drivers
v0x600004068e10_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x600004068ea0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x600004068f30_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004068fc0_0 .net *"_ivl_0", 0 0, L_0x6000002250e0;  1 drivers
o0x7fcf32d606d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004069050_0 name=_ivl_2
v0x6000040690e0_0 .net *"_ivl_6", 0 0, L_0x600000224fa0;  1 drivers
o0x7fcf32d60738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004069170_0 name=_ivl_8
v0x600004069200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004069290_0 .net "dffOut", 0 0, v0x600004068b40_0;  1 drivers
v0x600004069320_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002250e0 .functor MUXZ 1, v0x600004068b40_0, L_0x600000259f40, L_0x600000298fa0, C4<>;
L_0x600000225040 .functor MUXZ 1, o0x7fcf32d606d8, L_0x6000002250e0, L_0x6000002999a0, C4<>;
L_0x600000224fa0 .functor MUXZ 1, v0x600004068b40_0, L_0x600000259f40, L_0x600000298fa0, C4<>;
L_0x600000224f00 .functor MUXZ 1, o0x7fcf32d60738, L_0x600000224fa0, L_0x60000029a3a0, C4<>;
S_0x7fcf32aaf450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaf2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004068900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004068990_0 .net "d", 0 0, L_0x600000259f40;  alias, 1 drivers
v0x600004068a20_0 .net "q", 0 0, v0x600004068b40_0;  alias, 1 drivers
v0x600004068ab0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004068b40_0 .var "state", 0 0;
v0x600004068bd0_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aaf5c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004069710_0 .net8 "Bitline1", 0 0, p0x7fcf32d60a68;  1 drivers, strength-aware
v0x6000040697a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d60a98;  1 drivers, strength-aware
v0x600004069830_0 .net "D", 0 0, L_0x600000259ea0;  1 drivers
v0x6000040698c0_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x600004069950_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x6000040699e0_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x600004069a70_0 .net *"_ivl_0", 0 0, L_0x600000224e60;  1 drivers
o0x7fcf32d60af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004069b00_0 name=_ivl_2
v0x600004069b90_0 .net *"_ivl_6", 0 0, L_0x600000224d20;  1 drivers
o0x7fcf32d60b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004069c20_0 name=_ivl_8
v0x600004069cb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004069d40_0 .net "dffOut", 0 0, v0x6000040695f0_0;  1 drivers
v0x600004069dd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000224e60 .functor MUXZ 1, v0x6000040695f0_0, L_0x600000259ea0, L_0x600000298fa0, C4<>;
L_0x600000224dc0 .functor MUXZ 1, o0x7fcf32d60af8, L_0x600000224e60, L_0x6000002999a0, C4<>;
L_0x600000224d20 .functor MUXZ 1, v0x6000040695f0_0, L_0x600000259ea0, L_0x600000298fa0, C4<>;
L_0x600000224c80 .functor MUXZ 1, o0x7fcf32d60b58, L_0x600000224d20, L_0x60000029a3a0, C4<>;
S_0x7fcf32aaf730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aaf5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040693b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004069440_0 .net "d", 0 0, L_0x600000259ea0;  alias, 1 drivers
v0x6000040694d0_0 .net "q", 0 0, v0x6000040695f0_0;  alias, 1 drivers
v0x600004069560_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040695f0_0 .var "state", 0 0;
v0x600004069680_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aafaa0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406a1c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d60e88;  1 drivers, strength-aware
v0x60000406a250_0 .net8 "Bitline2", 0 0, p0x7fcf32d60eb8;  1 drivers, strength-aware
v0x60000406a2e0_0 .net "D", 0 0, L_0x600000259e00;  1 drivers
v0x60000406a370_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406a400_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406a490_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406a520_0 .net *"_ivl_0", 0 0, L_0x600000224be0;  1 drivers
o0x7fcf32d60f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406a5b0_0 name=_ivl_2
v0x60000406a640_0 .net *"_ivl_6", 0 0, L_0x600000260140;  1 drivers
o0x7fcf32d60f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406a6d0_0 name=_ivl_8
v0x60000406a760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406a7f0_0 .net "dffOut", 0 0, v0x60000406a0a0_0;  1 drivers
v0x60000406a880_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000224be0 .functor MUXZ 1, v0x60000406a0a0_0, L_0x600000259e00, L_0x600000298fa0, C4<>;
L_0x600000225b80 .functor MUXZ 1, o0x7fcf32d60f18, L_0x600000224be0, L_0x6000002999a0, C4<>;
L_0x600000260140 .functor MUXZ 1, v0x60000406a0a0_0, L_0x600000259e00, L_0x600000298fa0, C4<>;
L_0x6000002600a0 .functor MUXZ 1, o0x7fcf32d60f78, L_0x600000260140, L_0x60000029a3a0, C4<>;
S_0x7fcf32aafc10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aafaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004069e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004069ef0_0 .net "d", 0 0, L_0x600000259e00;  alias, 1 drivers
v0x600004069f80_0 .net "q", 0 0, v0x60000406a0a0_0;  alias, 1 drivers
v0x60000406a010_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406a0a0_0 .var "state", 0 0;
v0x60000406a130_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aafd80 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406ac70_0 .net8 "Bitline1", 0 0, p0x7fcf32d622a8;  1 drivers, strength-aware
v0x60000406ad00_0 .net8 "Bitline2", 0 0, p0x7fcf32d622d8;  1 drivers, strength-aware
v0x60000406ad90_0 .net "D", 0 0, L_0x600000259cc0;  1 drivers
v0x60000406ae20_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406aeb0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406af40_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406afd0_0 .net *"_ivl_0", 0 0, L_0x6000002601e0;  1 drivers
o0x7fcf32d62338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406b060_0 name=_ivl_2
v0x60000406b0f0_0 .net *"_ivl_6", 0 0, L_0x600000260320;  1 drivers
o0x7fcf32d62398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406b180_0 name=_ivl_8
v0x60000406b210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406b2a0_0 .net "dffOut", 0 0, v0x60000406ab50_0;  1 drivers
v0x60000406b330_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002601e0 .functor MUXZ 1, v0x60000406ab50_0, L_0x600000259cc0, L_0x600000298fa0, C4<>;
L_0x600000260280 .functor MUXZ 1, o0x7fcf32d62338, L_0x6000002601e0, L_0x6000002999a0, C4<>;
L_0x600000260320 .functor MUXZ 1, v0x60000406ab50_0, L_0x600000259cc0, L_0x600000298fa0, C4<>;
L_0x6000002603c0 .functor MUXZ 1, o0x7fcf32d62398, L_0x600000260320, L_0x60000029a3a0, C4<>;
S_0x7fcf32aafef0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aafd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406a910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406a9a0_0 .net "d", 0 0, L_0x600000259cc0;  alias, 1 drivers
v0x60000406aa30_0 .net "q", 0 0, v0x60000406ab50_0;  alias, 1 drivers
v0x60000406aac0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406ab50_0 .var "state", 0 0;
v0x60000406abe0_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32ab0060 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406b720_0 .net8 "Bitline1", 0 0, p0x7fcf32d626c8;  1 drivers, strength-aware
v0x60000406b7b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d626f8;  1 drivers, strength-aware
v0x60000406b840_0 .net "D", 0 0, L_0x600000259c20;  1 drivers
v0x60000406b8d0_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406b960_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406b9f0_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406ba80_0 .net *"_ivl_0", 0 0, L_0x600000260460;  1 drivers
o0x7fcf32d62758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406bb10_0 name=_ivl_2
v0x60000406bba0_0 .net *"_ivl_6", 0 0, L_0x6000002605a0;  1 drivers
o0x7fcf32d627b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406bc30_0 name=_ivl_8
v0x60000406bcc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406bd50_0 .net "dffOut", 0 0, v0x60000406b600_0;  1 drivers
v0x60000406bde0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000260460 .functor MUXZ 1, v0x60000406b600_0, L_0x600000259c20, L_0x600000298fa0, C4<>;
L_0x600000260500 .functor MUXZ 1, o0x7fcf32d62758, L_0x600000260460, L_0x6000002999a0, C4<>;
L_0x6000002605a0 .functor MUXZ 1, v0x60000406b600_0, L_0x600000259c20, L_0x600000298fa0, C4<>;
L_0x600000260640 .functor MUXZ 1, o0x7fcf32d627b8, L_0x6000002605a0, L_0x60000029a3a0, C4<>;
S_0x7fcf32ab01d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab0060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406b3c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406b450_0 .net "d", 0 0, L_0x600000259c20;  alias, 1 drivers
v0x60000406b4e0_0 .net "q", 0 0, v0x60000406b600_0;  alias, 1 drivers
v0x60000406b570_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406b600_0 .var "state", 0 0;
v0x60000406b690_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32ab0340 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406c240_0 .net8 "Bitline1", 0 0, p0x7fcf32d62ae8;  1 drivers, strength-aware
v0x60000406c2d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d62b18;  1 drivers, strength-aware
v0x60000406c360_0 .net "D", 0 0, L_0x600000259b80;  1 drivers
v0x60000406c3f0_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406c480_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406c510_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406c5a0_0 .net *"_ivl_0", 0 0, L_0x6000002606e0;  1 drivers
o0x7fcf32d62b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406c630_0 name=_ivl_2
v0x60000406c6c0_0 .net *"_ivl_6", 0 0, L_0x600000260820;  1 drivers
o0x7fcf32d62bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406c750_0 name=_ivl_8
v0x60000406c7e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406c870_0 .net "dffOut", 0 0, v0x60000406c120_0;  1 drivers
v0x60000406c900_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002606e0 .functor MUXZ 1, v0x60000406c120_0, L_0x600000259b80, L_0x600000298fa0, C4<>;
L_0x600000260780 .functor MUXZ 1, o0x7fcf32d62b78, L_0x6000002606e0, L_0x6000002999a0, C4<>;
L_0x600000260820 .functor MUXZ 1, v0x60000406c120_0, L_0x600000259b80, L_0x600000298fa0, C4<>;
L_0x6000002608c0 .functor MUXZ 1, o0x7fcf32d62bd8, L_0x600000260820, L_0x60000029a3a0, C4<>;
S_0x7fcf32ab04b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab0340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406be70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406bf00_0 .net "d", 0 0, L_0x600000259b80;  alias, 1 drivers
v0x60000406c000_0 .net "q", 0 0, v0x60000406c120_0;  alias, 1 drivers
v0x60000406c090_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406c120_0 .var "state", 0 0;
v0x60000406c1b0_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32ab0620 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406ccf0_0 .net8 "Bitline1", 0 0, p0x7fcf32d62f08;  1 drivers, strength-aware
v0x60000406cd80_0 .net8 "Bitline2", 0 0, p0x7fcf32d62f38;  1 drivers, strength-aware
v0x60000406ce10_0 .net "D", 0 0, L_0x600000259ae0;  1 drivers
v0x60000406cea0_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406cf30_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406cfc0_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406d050_0 .net *"_ivl_0", 0 0, L_0x600000260960;  1 drivers
o0x7fcf32d62f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406d0e0_0 name=_ivl_2
v0x60000406d170_0 .net *"_ivl_6", 0 0, L_0x600000260aa0;  1 drivers
o0x7fcf32d62ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406d200_0 name=_ivl_8
v0x60000406d290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406d320_0 .net "dffOut", 0 0, v0x60000406cbd0_0;  1 drivers
v0x60000406d3b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000260960 .functor MUXZ 1, v0x60000406cbd0_0, L_0x600000259ae0, L_0x600000298fa0, C4<>;
L_0x600000260a00 .functor MUXZ 1, o0x7fcf32d62f98, L_0x600000260960, L_0x6000002999a0, C4<>;
L_0x600000260aa0 .functor MUXZ 1, v0x60000406cbd0_0, L_0x600000259ae0, L_0x600000298fa0, C4<>;
L_0x600000260b40 .functor MUXZ 1, o0x7fcf32d62ff8, L_0x600000260aa0, L_0x60000029a3a0, C4<>;
S_0x7fcf32ab0790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab0620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406c990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406ca20_0 .net "d", 0 0, L_0x600000259ae0;  alias, 1 drivers
v0x60000406cab0_0 .net "q", 0 0, v0x60000406cbd0_0;  alias, 1 drivers
v0x60000406cb40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406cbd0_0 .var "state", 0 0;
v0x60000406cc60_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32ab0900 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406d7a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d63328;  1 drivers, strength-aware
v0x60000406d830_0 .net8 "Bitline2", 0 0, p0x7fcf32d63358;  1 drivers, strength-aware
v0x60000406d8c0_0 .net "D", 0 0, L_0x600000259a40;  1 drivers
v0x60000406d950_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406d9e0_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406da70_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406db00_0 .net *"_ivl_0", 0 0, L_0x600000260be0;  1 drivers
o0x7fcf32d633b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406db90_0 name=_ivl_2
v0x60000406dc20_0 .net *"_ivl_6", 0 0, L_0x600000260d20;  1 drivers
o0x7fcf32d63418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406dcb0_0 name=_ivl_8
v0x60000406dd40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406ddd0_0 .net "dffOut", 0 0, v0x60000406d680_0;  1 drivers
v0x60000406de60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000260be0 .functor MUXZ 1, v0x60000406d680_0, L_0x600000259a40, L_0x600000298fa0, C4<>;
L_0x600000260c80 .functor MUXZ 1, o0x7fcf32d633b8, L_0x600000260be0, L_0x6000002999a0, C4<>;
L_0x600000260d20 .functor MUXZ 1, v0x60000406d680_0, L_0x600000259a40, L_0x600000298fa0, C4<>;
L_0x600000260dc0 .functor MUXZ 1, o0x7fcf32d63418, L_0x600000260d20, L_0x60000029a3a0, C4<>;
S_0x7fcf32ab0a70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab0900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406d440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406d4d0_0 .net "d", 0 0, L_0x600000259a40;  alias, 1 drivers
v0x60000406d560_0 .net "q", 0 0, v0x60000406d680_0;  alias, 1 drivers
v0x60000406d5f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406d680_0 .var "state", 0 0;
v0x60000406d710_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32ab0be0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aac4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406e250_0 .net8 "Bitline1", 0 0, p0x7fcf32d63748;  1 drivers, strength-aware
v0x60000406e2e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d63778;  1 drivers, strength-aware
v0x60000406e370_0 .net "D", 0 0, L_0x6000002599a0;  1 drivers
v0x60000406e400_0 .net "ReadEnable1", 0 0, L_0x6000002999a0;  alias, 1 drivers
v0x60000406e490_0 .net "ReadEnable2", 0 0, L_0x60000029a3a0;  alias, 1 drivers
v0x60000406e520_0 .net "WriteEnable", 0 0, L_0x600000298fa0;  alias, 1 drivers
v0x60000406e5b0_0 .net *"_ivl_0", 0 0, L_0x600000260e60;  1 drivers
o0x7fcf32d637d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406e640_0 name=_ivl_2
v0x60000406e6d0_0 .net *"_ivl_6", 0 0, L_0x600000260fa0;  1 drivers
o0x7fcf32d63838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406e760_0 name=_ivl_8
v0x60000406e7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406e880_0 .net "dffOut", 0 0, v0x60000406e130_0;  1 drivers
v0x60000406e910_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000260e60 .functor MUXZ 1, v0x60000406e130_0, L_0x6000002599a0, L_0x600000298fa0, C4<>;
L_0x600000260f00 .functor MUXZ 1, o0x7fcf32d637d8, L_0x600000260e60, L_0x6000002999a0, C4<>;
L_0x600000260fa0 .functor MUXZ 1, v0x60000406e130_0, L_0x6000002599a0, L_0x600000298fa0, C4<>;
L_0x600000261040 .functor MUXZ 1, o0x7fcf32d63838, L_0x600000260fa0, L_0x60000029a3a0, C4<>;
S_0x7fcf32ab0d50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab0be0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406def0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406df80_0 .net "d", 0 0, L_0x6000002599a0;  alias, 1 drivers
v0x60000406e010_0 .net "q", 0 0, v0x60000406e130_0;  alias, 1 drivers
v0x60000406e0a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406e130_0 .var "state", 0 0;
v0x60000406e1c0_0 .net "wen", 0 0, L_0x600000298fa0;  alias, 1 drivers
S_0x7fcf32aaf8a0 .scope module, "regArray[11]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004079a70_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x600004079b00_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x600004079b90_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x600004079c20_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  1 drivers
v0x600004079cb0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  1 drivers
v0x600004079d40_0 .net "WriteReg", 0 0, L_0x600000299040;  1 drivers
v0x600004079dd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004079e60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028c640 .part L_0x600000578140, 0, 1;
L_0x60000028c6e0 .part L_0x600000578140, 1, 1;
L_0x60000028c780 .part L_0x600000578140, 2, 1;
L_0x60000028c820 .part L_0x600000578140, 3, 1;
L_0x60000028c8c0 .part L_0x600000578140, 4, 1;
L_0x60000028c960 .part L_0x600000578140, 5, 1;
L_0x60000028ca00 .part L_0x600000578140, 6, 1;
L_0x60000028caa0 .part L_0x600000578140, 7, 1;
L_0x60000028cb40 .part L_0x600000578140, 8, 1;
L_0x60000028cbe0 .part L_0x600000578140, 9, 1;
L_0x60000028cc80 .part L_0x600000578140, 10, 1;
L_0x60000028cd20 .part L_0x600000578140, 11, 1;
L_0x60000028cdc0 .part L_0x600000578140, 12, 1;
L_0x60000028ce60 .part L_0x600000578140, 13, 1;
L_0x60000028cf00 .part L_0x600000578140, 14, 1;
L_0x60000028cfa0 .part L_0x600000578140, 15, 1;
p0x7fcf32d63d18 .port I0x600003206120, L_0x600000259860;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d63d18;
p0x7fcf32d64198 .port I0x600003206120, L_0x6000002595e0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d64198;
p0x7fcf32d645b8 .port I0x600003206120, L_0x600000259d60;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d645b8;
p0x7fcf32d649d8 .port I0x600003206120, L_0x60000025a620;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d649d8;
p0x7fcf32d64df8 .port I0x600003206120, L_0x60000025a8a0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d64df8;
p0x7fcf32d65218 .port I0x600003206120, L_0x60000025ab20;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d65218;
p0x7fcf32d65638 .port I0x600003206120, L_0x60000025ada0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d65638;
p0x7fcf32d65a58 .port I0x600003206120, L_0x60000025b020;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d65a58;
p0x7fcf32d65e78 .port I0x600003206120, L_0x60000025b2a0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d65e78;
p0x7fcf32d66298 .port I0x600003206120, L_0x60000025b520;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d66298;
p0x7fcf32d666b8 .port I0x600003206120, L_0x60000025b7a0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d666b8;
p0x7fcf32d66ad8 .port I0x600003206120, L_0x60000025ba20;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d66ad8;
p0x7fcf32d66ef8 .port I0x600003206120, L_0x60000025bca0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d66ef8;
p0x7fcf32d67318 .port I0x600003206120, L_0x60000025bf20;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d67318;
p0x7fcf32d67738 .port I0x600003206120, L_0x60000028c1e0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d67738;
p0x7fcf32d67b58 .port I0x600003206120, L_0x60000028c460;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d67b58;
p0x7fcf32d63d48 .port I0x60000321dfe0, L_0x600000259720;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d63d48;
p0x7fcf32d641c8 .port I0x60000321dfe0, L_0x6000002594a0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d641c8;
p0x7fcf32d645e8 .port I0x60000321dfe0, L_0x60000025a4e0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d645e8;
p0x7fcf32d64a08 .port I0x60000321dfe0, L_0x60000025a760;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d64a08;
p0x7fcf32d64e28 .port I0x60000321dfe0, L_0x60000025a9e0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d64e28;
p0x7fcf32d65248 .port I0x60000321dfe0, L_0x60000025ac60;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d65248;
p0x7fcf32d65668 .port I0x60000321dfe0, L_0x60000025aee0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d65668;
p0x7fcf32d65a88 .port I0x60000321dfe0, L_0x60000025b160;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d65a88;
p0x7fcf32d65ea8 .port I0x60000321dfe0, L_0x60000025b3e0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d65ea8;
p0x7fcf32d662c8 .port I0x60000321dfe0, L_0x60000025b660;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d662c8;
p0x7fcf32d666e8 .port I0x60000321dfe0, L_0x60000025b8e0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d666e8;
p0x7fcf32d66b08 .port I0x60000321dfe0, L_0x60000025bb60;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d66b08;
p0x7fcf32d66f28 .port I0x60000321dfe0, L_0x60000025bde0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d66f28;
p0x7fcf32d67348 .port I0x60000321dfe0, L_0x60000028c0a0;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d67348;
p0x7fcf32d67768 .port I0x60000321dfe0, L_0x60000028c320;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d67768;
p0x7fcf32d67b88 .port I0x60000321dfe0, L_0x60000028c5a0;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d67b88;
S_0x7fcf32ab12c0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406f180_0 .net8 "Bitline1", 0 0, p0x7fcf32d63d18;  1 drivers, strength-aware
v0x60000406f210_0 .net8 "Bitline2", 0 0, p0x7fcf32d63d48;  1 drivers, strength-aware
v0x60000406f2a0_0 .net "D", 0 0, L_0x60000028c640;  1 drivers
v0x60000406f330_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x60000406f3c0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x60000406f450_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x60000406f4e0_0 .net *"_ivl_0", 0 0, L_0x600000259900;  1 drivers
o0x7fcf32d63e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406f570_0 name=_ivl_2
v0x60000406f600_0 .net *"_ivl_6", 0 0, L_0x6000002597c0;  1 drivers
o0x7fcf32d63e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000406f690_0 name=_ivl_8
v0x60000406f720_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406f7b0_0 .net "dffOut", 0 0, v0x60000406f060_0;  1 drivers
v0x60000406f840_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000259900 .functor MUXZ 1, v0x60000406f060_0, L_0x60000028c640, L_0x600000299040, C4<>;
L_0x600000259860 .functor MUXZ 1, o0x7fcf32d63e08, L_0x600000259900, L_0x600000299a40, C4<>;
L_0x6000002597c0 .functor MUXZ 1, v0x60000406f060_0, L_0x60000028c640, L_0x600000299040, C4<>;
L_0x600000259720 .functor MUXZ 1, o0x7fcf32d63e68, L_0x6000002597c0, L_0x60000029a440, C4<>;
S_0x7fcf32ab1430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab12c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406ee20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406eeb0_0 .net "d", 0 0, L_0x60000028c640;  alias, 1 drivers
v0x60000406ef40_0 .net "q", 0 0, v0x60000406f060_0;  alias, 1 drivers
v0x60000406efd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406f060_0 .var "state", 0 0;
v0x60000406f0f0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab15a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000406fc30_0 .net8 "Bitline1", 0 0, p0x7fcf32d64198;  1 drivers, strength-aware
v0x60000406fcc0_0 .net8 "Bitline2", 0 0, p0x7fcf32d641c8;  1 drivers, strength-aware
v0x60000406fd50_0 .net "D", 0 0, L_0x60000028c6e0;  1 drivers
v0x60000406fde0_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x60000406fe70_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x60000406ff00_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004060000_0 .net *"_ivl_0", 0 0, L_0x600000259680;  1 drivers
o0x7fcf32d64228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004060090_0 name=_ivl_2
v0x600004060120_0 .net *"_ivl_6", 0 0, L_0x600000259540;  1 drivers
o0x7fcf32d64288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040601b0_0 name=_ivl_8
v0x600004060240_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040602d0_0 .net "dffOut", 0 0, v0x60000406fb10_0;  1 drivers
v0x600004060360_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000259680 .functor MUXZ 1, v0x60000406fb10_0, L_0x60000028c6e0, L_0x600000299040, C4<>;
L_0x6000002595e0 .functor MUXZ 1, o0x7fcf32d64228, L_0x600000259680, L_0x600000299a40, C4<>;
L_0x600000259540 .functor MUXZ 1, v0x60000406fb10_0, L_0x60000028c6e0, L_0x600000299040, C4<>;
L_0x6000002594a0 .functor MUXZ 1, o0x7fcf32d64288, L_0x600000259540, L_0x60000029a440, C4<>;
S_0x7fcf32ab1710 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab15a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000406f8d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000406f960_0 .net "d", 0 0, L_0x60000028c6e0;  alias, 1 drivers
v0x60000406f9f0_0 .net "q", 0 0, v0x60000406fb10_0;  alias, 1 drivers
v0x60000406fa80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000406fb10_0 .var "state", 0 0;
v0x60000406fba0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab1880 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004060750_0 .net8 "Bitline1", 0 0, p0x7fcf32d645b8;  1 drivers, strength-aware
v0x6000040607e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d645e8;  1 drivers, strength-aware
v0x600004060870_0 .net "D", 0 0, L_0x60000028c780;  1 drivers
v0x600004060900_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004060990_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004060a20_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004060ab0_0 .net *"_ivl_0", 0 0, L_0x600000258000;  1 drivers
o0x7fcf32d64648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004060b40_0 name=_ivl_2
v0x600004060bd0_0 .net *"_ivl_6", 0 0, L_0x60000025a440;  1 drivers
o0x7fcf32d646a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004060c60_0 name=_ivl_8
v0x600004060cf0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004060d80_0 .net "dffOut", 0 0, v0x600004060630_0;  1 drivers
v0x600004060e10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000258000 .functor MUXZ 1, v0x600004060630_0, L_0x60000028c780, L_0x600000299040, C4<>;
L_0x600000259d60 .functor MUXZ 1, o0x7fcf32d64648, L_0x600000258000, L_0x600000299a40, C4<>;
L_0x60000025a440 .functor MUXZ 1, v0x600004060630_0, L_0x60000028c780, L_0x600000299040, C4<>;
L_0x60000025a4e0 .functor MUXZ 1, o0x7fcf32d646a8, L_0x60000025a440, L_0x60000029a440, C4<>;
S_0x7fcf32ab19f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab1880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040603f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004060480_0 .net "d", 0 0, L_0x60000028c780;  alias, 1 drivers
v0x600004060510_0 .net "q", 0 0, v0x600004060630_0;  alias, 1 drivers
v0x6000040605a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004060630_0 .var "state", 0 0;
v0x6000040606c0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab1b60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004061200_0 .net8 "Bitline1", 0 0, p0x7fcf32d649d8;  1 drivers, strength-aware
v0x600004061290_0 .net8 "Bitline2", 0 0, p0x7fcf32d64a08;  1 drivers, strength-aware
v0x600004061320_0 .net "D", 0 0, L_0x60000028c820;  1 drivers
v0x6000040613b0_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004061440_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x6000040614d0_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004061560_0 .net *"_ivl_0", 0 0, L_0x60000025a580;  1 drivers
o0x7fcf32d64a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040615f0_0 name=_ivl_2
v0x600004061680_0 .net *"_ivl_6", 0 0, L_0x60000025a6c0;  1 drivers
o0x7fcf32d64ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004061710_0 name=_ivl_8
v0x6000040617a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004061830_0 .net "dffOut", 0 0, v0x6000040610e0_0;  1 drivers
v0x6000040618c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025a580 .functor MUXZ 1, v0x6000040610e0_0, L_0x60000028c820, L_0x600000299040, C4<>;
L_0x60000025a620 .functor MUXZ 1, o0x7fcf32d64a68, L_0x60000025a580, L_0x600000299a40, C4<>;
L_0x60000025a6c0 .functor MUXZ 1, v0x6000040610e0_0, L_0x60000028c820, L_0x600000299040, C4<>;
L_0x60000025a760 .functor MUXZ 1, o0x7fcf32d64ac8, L_0x60000025a6c0, L_0x60000029a440, C4<>;
S_0x7fcf32ab1cd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab1b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004060ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004060f30_0 .net "d", 0 0, L_0x60000028c820;  alias, 1 drivers
v0x600004060fc0_0 .net "q", 0 0, v0x6000040610e0_0;  alias, 1 drivers
v0x600004061050_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040610e0_0 .var "state", 0 0;
v0x600004061170_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab1e40 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004061cb0_0 .net8 "Bitline1", 0 0, p0x7fcf32d64df8;  1 drivers, strength-aware
v0x600004061d40_0 .net8 "Bitline2", 0 0, p0x7fcf32d64e28;  1 drivers, strength-aware
v0x600004061dd0_0 .net "D", 0 0, L_0x60000028c8c0;  1 drivers
v0x600004061e60_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004061ef0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004061f80_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004062010_0 .net *"_ivl_0", 0 0, L_0x60000025a800;  1 drivers
o0x7fcf32d64e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040620a0_0 name=_ivl_2
v0x600004062130_0 .net *"_ivl_6", 0 0, L_0x60000025a940;  1 drivers
o0x7fcf32d64ee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040621c0_0 name=_ivl_8
v0x600004062250_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040622e0_0 .net "dffOut", 0 0, v0x600004061b90_0;  1 drivers
v0x600004062370_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025a800 .functor MUXZ 1, v0x600004061b90_0, L_0x60000028c8c0, L_0x600000299040, C4<>;
L_0x60000025a8a0 .functor MUXZ 1, o0x7fcf32d64e88, L_0x60000025a800, L_0x600000299a40, C4<>;
L_0x60000025a940 .functor MUXZ 1, v0x600004061b90_0, L_0x60000028c8c0, L_0x600000299040, C4<>;
L_0x60000025a9e0 .functor MUXZ 1, o0x7fcf32d64ee8, L_0x60000025a940, L_0x60000029a440, C4<>;
S_0x7fcf32ab1fb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab1e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004061950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040619e0_0 .net "d", 0 0, L_0x60000028c8c0;  alias, 1 drivers
v0x600004061a70_0 .net "q", 0 0, v0x600004061b90_0;  alias, 1 drivers
v0x600004061b00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004061b90_0 .var "state", 0 0;
v0x600004061c20_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab2120 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004062760_0 .net8 "Bitline1", 0 0, p0x7fcf32d65218;  1 drivers, strength-aware
v0x6000040627f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d65248;  1 drivers, strength-aware
v0x600004062880_0 .net "D", 0 0, L_0x60000028c960;  1 drivers
v0x600004062910_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x6000040629a0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004062a30_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004062ac0_0 .net *"_ivl_0", 0 0, L_0x60000025aa80;  1 drivers
o0x7fcf32d652a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004062b50_0 name=_ivl_2
v0x600004062be0_0 .net *"_ivl_6", 0 0, L_0x60000025abc0;  1 drivers
o0x7fcf32d65308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004062c70_0 name=_ivl_8
v0x600004062d00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004062d90_0 .net "dffOut", 0 0, v0x600004062640_0;  1 drivers
v0x600004062e20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025aa80 .functor MUXZ 1, v0x600004062640_0, L_0x60000028c960, L_0x600000299040, C4<>;
L_0x60000025ab20 .functor MUXZ 1, o0x7fcf32d652a8, L_0x60000025aa80, L_0x600000299a40, C4<>;
L_0x60000025abc0 .functor MUXZ 1, v0x600004062640_0, L_0x60000028c960, L_0x600000299040, C4<>;
L_0x60000025ac60 .functor MUXZ 1, o0x7fcf32d65308, L_0x60000025abc0, L_0x60000029a440, C4<>;
S_0x7fcf32ab2290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab2120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004062400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004062490_0 .net "d", 0 0, L_0x60000028c960;  alias, 1 drivers
v0x600004062520_0 .net "q", 0 0, v0x600004062640_0;  alias, 1 drivers
v0x6000040625b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004062640_0 .var "state", 0 0;
v0x6000040626d0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab2400 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004063210_0 .net8 "Bitline1", 0 0, p0x7fcf32d65638;  1 drivers, strength-aware
v0x6000040632a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d65668;  1 drivers, strength-aware
v0x600004063330_0 .net "D", 0 0, L_0x60000028ca00;  1 drivers
v0x6000040633c0_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004063450_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x6000040634e0_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004063570_0 .net *"_ivl_0", 0 0, L_0x60000025ad00;  1 drivers
o0x7fcf32d656c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004063600_0 name=_ivl_2
v0x600004063690_0 .net *"_ivl_6", 0 0, L_0x60000025ae40;  1 drivers
o0x7fcf32d65728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004063720_0 name=_ivl_8
v0x6000040637b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004063840_0 .net "dffOut", 0 0, v0x6000040630f0_0;  1 drivers
v0x6000040638d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025ad00 .functor MUXZ 1, v0x6000040630f0_0, L_0x60000028ca00, L_0x600000299040, C4<>;
L_0x60000025ada0 .functor MUXZ 1, o0x7fcf32d656c8, L_0x60000025ad00, L_0x600000299a40, C4<>;
L_0x60000025ae40 .functor MUXZ 1, v0x6000040630f0_0, L_0x60000028ca00, L_0x600000299040, C4<>;
L_0x60000025aee0 .functor MUXZ 1, o0x7fcf32d65728, L_0x60000025ae40, L_0x60000029a440, C4<>;
S_0x7fcf32ab2570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab2400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004062eb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004062f40_0 .net "d", 0 0, L_0x60000028ca00;  alias, 1 drivers
v0x600004062fd0_0 .net "q", 0 0, v0x6000040630f0_0;  alias, 1 drivers
v0x600004063060_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040630f0_0 .var "state", 0 0;
v0x600004063180_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab26e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004063cc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d65a58;  1 drivers, strength-aware
v0x600004063d50_0 .net8 "Bitline2", 0 0, p0x7fcf32d65a88;  1 drivers, strength-aware
v0x600004063de0_0 .net "D", 0 0, L_0x60000028caa0;  1 drivers
v0x600004063e70_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004063f00_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004064000_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004064090_0 .net *"_ivl_0", 0 0, L_0x60000025af80;  1 drivers
o0x7fcf32d65ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004064120_0 name=_ivl_2
v0x6000040641b0_0 .net *"_ivl_6", 0 0, L_0x60000025b0c0;  1 drivers
o0x7fcf32d65b48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004064240_0 name=_ivl_8
v0x6000040642d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004064360_0 .net "dffOut", 0 0, v0x600004063ba0_0;  1 drivers
v0x6000040643f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025af80 .functor MUXZ 1, v0x600004063ba0_0, L_0x60000028caa0, L_0x600000299040, C4<>;
L_0x60000025b020 .functor MUXZ 1, o0x7fcf32d65ae8, L_0x60000025af80, L_0x600000299a40, C4<>;
L_0x60000025b0c0 .functor MUXZ 1, v0x600004063ba0_0, L_0x60000028caa0, L_0x600000299040, C4<>;
L_0x60000025b160 .functor MUXZ 1, o0x7fcf32d65b48, L_0x60000025b0c0, L_0x60000029a440, C4<>;
S_0x7fcf32ab2850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab26e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004063960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040639f0_0 .net "d", 0 0, L_0x60000028caa0;  alias, 1 drivers
v0x600004063a80_0 .net "q", 0 0, v0x600004063ba0_0;  alias, 1 drivers
v0x600004063b10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004063ba0_0 .var "state", 0 0;
v0x600004063c30_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab29c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040647e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d65e78;  1 drivers, strength-aware
v0x600004064870_0 .net8 "Bitline2", 0 0, p0x7fcf32d65ea8;  1 drivers, strength-aware
v0x600004064900_0 .net "D", 0 0, L_0x60000028cb40;  1 drivers
v0x600004064990_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004064a20_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004064ab0_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004064b40_0 .net *"_ivl_0", 0 0, L_0x60000025b200;  1 drivers
o0x7fcf32d65f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004064bd0_0 name=_ivl_2
v0x600004064c60_0 .net *"_ivl_6", 0 0, L_0x60000025b340;  1 drivers
o0x7fcf32d65f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004064cf0_0 name=_ivl_8
v0x600004064d80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004064e10_0 .net "dffOut", 0 0, v0x6000040646c0_0;  1 drivers
v0x600004064ea0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025b200 .functor MUXZ 1, v0x6000040646c0_0, L_0x60000028cb40, L_0x600000299040, C4<>;
L_0x60000025b2a0 .functor MUXZ 1, o0x7fcf32d65f08, L_0x60000025b200, L_0x600000299a40, C4<>;
L_0x60000025b340 .functor MUXZ 1, v0x6000040646c0_0, L_0x60000028cb40, L_0x600000299040, C4<>;
L_0x60000025b3e0 .functor MUXZ 1, o0x7fcf32d65f68, L_0x60000025b340, L_0x60000029a440, C4<>;
S_0x7fcf32ab2b30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004064480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004064510_0 .net "d", 0 0, L_0x60000028cb40;  alias, 1 drivers
v0x6000040645a0_0 .net "q", 0 0, v0x6000040646c0_0;  alias, 1 drivers
v0x600004064630_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040646c0_0 .var "state", 0 0;
v0x600004064750_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab2ea0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004065290_0 .net8 "Bitline1", 0 0, p0x7fcf32d66298;  1 drivers, strength-aware
v0x600004065320_0 .net8 "Bitline2", 0 0, p0x7fcf32d662c8;  1 drivers, strength-aware
v0x6000040653b0_0 .net "D", 0 0, L_0x60000028cbe0;  1 drivers
v0x600004065440_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x6000040654d0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004065560_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x6000040655f0_0 .net *"_ivl_0", 0 0, L_0x60000025b480;  1 drivers
o0x7fcf32d66328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004065680_0 name=_ivl_2
v0x600004065710_0 .net *"_ivl_6", 0 0, L_0x60000025b5c0;  1 drivers
o0x7fcf32d66388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040657a0_0 name=_ivl_8
v0x600004065830_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040658c0_0 .net "dffOut", 0 0, v0x600004065170_0;  1 drivers
v0x600004065950_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025b480 .functor MUXZ 1, v0x600004065170_0, L_0x60000028cbe0, L_0x600000299040, C4<>;
L_0x60000025b520 .functor MUXZ 1, o0x7fcf32d66328, L_0x60000025b480, L_0x600000299a40, C4<>;
L_0x60000025b5c0 .functor MUXZ 1, v0x600004065170_0, L_0x60000028cbe0, L_0x600000299040, C4<>;
L_0x60000025b660 .functor MUXZ 1, o0x7fcf32d66388, L_0x60000025b5c0, L_0x60000029a440, C4<>;
S_0x7fcf32ab3010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab2ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004064f30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004064fc0_0 .net "d", 0 0, L_0x60000028cbe0;  alias, 1 drivers
v0x600004065050_0 .net "q", 0 0, v0x600004065170_0;  alias, 1 drivers
v0x6000040650e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004065170_0 .var "state", 0 0;
v0x600004065200_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab3180 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004065d40_0 .net8 "Bitline1", 0 0, p0x7fcf32d666b8;  1 drivers, strength-aware
v0x600004065dd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d666e8;  1 drivers, strength-aware
v0x600004065e60_0 .net "D", 0 0, L_0x60000028cc80;  1 drivers
v0x600004065ef0_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004065f80_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004066010_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x6000040660a0_0 .net *"_ivl_0", 0 0, L_0x60000025b700;  1 drivers
o0x7fcf32d66748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004066130_0 name=_ivl_2
v0x6000040661c0_0 .net *"_ivl_6", 0 0, L_0x60000025b840;  1 drivers
o0x7fcf32d667a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004066250_0 name=_ivl_8
v0x6000040662e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004066370_0 .net "dffOut", 0 0, v0x600004065c20_0;  1 drivers
v0x600004066400_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025b700 .functor MUXZ 1, v0x600004065c20_0, L_0x60000028cc80, L_0x600000299040, C4<>;
L_0x60000025b7a0 .functor MUXZ 1, o0x7fcf32d66748, L_0x60000025b700, L_0x600000299a40, C4<>;
L_0x60000025b840 .functor MUXZ 1, v0x600004065c20_0, L_0x60000028cc80, L_0x600000299040, C4<>;
L_0x60000025b8e0 .functor MUXZ 1, o0x7fcf32d667a8, L_0x60000025b840, L_0x60000029a440, C4<>;
S_0x7fcf32ab32f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab3180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040659e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004065a70_0 .net "d", 0 0, L_0x60000028cc80;  alias, 1 drivers
v0x600004065b00_0 .net "q", 0 0, v0x600004065c20_0;  alias, 1 drivers
v0x600004065b90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004065c20_0 .var "state", 0 0;
v0x600004065cb0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab3460 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040667f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d66ad8;  1 drivers, strength-aware
v0x600004066880_0 .net8 "Bitline2", 0 0, p0x7fcf32d66b08;  1 drivers, strength-aware
v0x600004066910_0 .net "D", 0 0, L_0x60000028cd20;  1 drivers
v0x6000040669a0_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004066a30_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004066ac0_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004066b50_0 .net *"_ivl_0", 0 0, L_0x60000025b980;  1 drivers
o0x7fcf32d66b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004066be0_0 name=_ivl_2
v0x600004066c70_0 .net *"_ivl_6", 0 0, L_0x60000025bac0;  1 drivers
o0x7fcf32d66bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004066d00_0 name=_ivl_8
v0x600004066d90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004066e20_0 .net "dffOut", 0 0, v0x6000040666d0_0;  1 drivers
v0x600004066eb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025b980 .functor MUXZ 1, v0x6000040666d0_0, L_0x60000028cd20, L_0x600000299040, C4<>;
L_0x60000025ba20 .functor MUXZ 1, o0x7fcf32d66b68, L_0x60000025b980, L_0x600000299a40, C4<>;
L_0x60000025bac0 .functor MUXZ 1, v0x6000040666d0_0, L_0x60000028cd20, L_0x600000299040, C4<>;
L_0x60000025bb60 .functor MUXZ 1, o0x7fcf32d66bc8, L_0x60000025bac0, L_0x60000029a440, C4<>;
S_0x7fcf32ab35d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab3460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004066490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004066520_0 .net "d", 0 0, L_0x60000028cd20;  alias, 1 drivers
v0x6000040665b0_0 .net "q", 0 0, v0x6000040666d0_0;  alias, 1 drivers
v0x600004066640_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040666d0_0 .var "state", 0 0;
v0x600004066760_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab3740 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040672a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d66ef8;  1 drivers, strength-aware
v0x600004067330_0 .net8 "Bitline2", 0 0, p0x7fcf32d66f28;  1 drivers, strength-aware
v0x6000040673c0_0 .net "D", 0 0, L_0x60000028cdc0;  1 drivers
v0x600004067450_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x6000040674e0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004067570_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004067600_0 .net *"_ivl_0", 0 0, L_0x60000025bc00;  1 drivers
o0x7fcf32d66f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004067690_0 name=_ivl_2
v0x600004067720_0 .net *"_ivl_6", 0 0, L_0x60000025bd40;  1 drivers
o0x7fcf32d66fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040677b0_0 name=_ivl_8
v0x600004067840_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040678d0_0 .net "dffOut", 0 0, v0x600004067180_0;  1 drivers
v0x600004067960_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025bc00 .functor MUXZ 1, v0x600004067180_0, L_0x60000028cdc0, L_0x600000299040, C4<>;
L_0x60000025bca0 .functor MUXZ 1, o0x7fcf32d66f88, L_0x60000025bc00, L_0x600000299a40, C4<>;
L_0x60000025bd40 .functor MUXZ 1, v0x600004067180_0, L_0x60000028cdc0, L_0x600000299040, C4<>;
L_0x60000025bde0 .functor MUXZ 1, o0x7fcf32d66fe8, L_0x60000025bd40, L_0x60000029a440, C4<>;
S_0x7fcf32ab38b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab3740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004066f40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004066fd0_0 .net "d", 0 0, L_0x60000028cdc0;  alias, 1 drivers
v0x600004067060_0 .net "q", 0 0, v0x600004067180_0;  alias, 1 drivers
v0x6000040670f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004067180_0 .var "state", 0 0;
v0x600004067210_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab3a20 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004067d50_0 .net8 "Bitline1", 0 0, p0x7fcf32d67318;  1 drivers, strength-aware
v0x600004067de0_0 .net8 "Bitline2", 0 0, p0x7fcf32d67348;  1 drivers, strength-aware
v0x600004067e70_0 .net "D", 0 0, L_0x60000028ce60;  1 drivers
v0x600004067f00_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004078000_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004078090_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004078120_0 .net *"_ivl_0", 0 0, L_0x60000025be80;  1 drivers
o0x7fcf32d673a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040781b0_0 name=_ivl_2
v0x600004078240_0 .net *"_ivl_6", 0 0, L_0x60000028c000;  1 drivers
o0x7fcf32d67408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040782d0_0 name=_ivl_8
v0x600004078360_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040783f0_0 .net "dffOut", 0 0, v0x600004067c30_0;  1 drivers
v0x600004078480_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000025be80 .functor MUXZ 1, v0x600004067c30_0, L_0x60000028ce60, L_0x600000299040, C4<>;
L_0x60000025bf20 .functor MUXZ 1, o0x7fcf32d673a8, L_0x60000025be80, L_0x600000299a40, C4<>;
L_0x60000028c000 .functor MUXZ 1, v0x600004067c30_0, L_0x60000028ce60, L_0x600000299040, C4<>;
L_0x60000028c0a0 .functor MUXZ 1, o0x7fcf32d67408, L_0x60000028c000, L_0x60000029a440, C4<>;
S_0x7fcf32ab3b90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab3a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040679f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004067a80_0 .net "d", 0 0, L_0x60000028ce60;  alias, 1 drivers
v0x600004067b10_0 .net "q", 0 0, v0x600004067c30_0;  alias, 1 drivers
v0x600004067ba0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004067c30_0 .var "state", 0 0;
v0x600004067cc0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab3d00 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004078870_0 .net8 "Bitline1", 0 0, p0x7fcf32d67738;  1 drivers, strength-aware
v0x600004078900_0 .net8 "Bitline2", 0 0, p0x7fcf32d67768;  1 drivers, strength-aware
v0x600004078990_0 .net "D", 0 0, L_0x60000028cf00;  1 drivers
v0x600004078a20_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004078ab0_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x600004078b40_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004078bd0_0 .net *"_ivl_0", 0 0, L_0x60000028c140;  1 drivers
o0x7fcf32d677c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004078c60_0 name=_ivl_2
v0x600004078cf0_0 .net *"_ivl_6", 0 0, L_0x60000028c280;  1 drivers
o0x7fcf32d67828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004078d80_0 name=_ivl_8
v0x600004078e10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004078ea0_0 .net "dffOut", 0 0, v0x600004078750_0;  1 drivers
v0x600004078f30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028c140 .functor MUXZ 1, v0x600004078750_0, L_0x60000028cf00, L_0x600000299040, C4<>;
L_0x60000028c1e0 .functor MUXZ 1, o0x7fcf32d677c8, L_0x60000028c140, L_0x600000299a40, C4<>;
L_0x60000028c280 .functor MUXZ 1, v0x600004078750_0, L_0x60000028cf00, L_0x600000299040, C4<>;
L_0x60000028c320 .functor MUXZ 1, o0x7fcf32d67828, L_0x60000028c280, L_0x60000029a440, C4<>;
S_0x7fcf32ab3e70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab3d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004078510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040785a0_0 .net "d", 0 0, L_0x60000028cf00;  alias, 1 drivers
v0x600004078630_0 .net "q", 0 0, v0x600004078750_0;  alias, 1 drivers
v0x6000040786c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004078750_0 .var "state", 0 0;
v0x6000040787e0_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab3fe0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32aaf8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004079320_0 .net8 "Bitline1", 0 0, p0x7fcf32d67b58;  1 drivers, strength-aware
v0x6000040793b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d67b88;  1 drivers, strength-aware
v0x600004079440_0 .net "D", 0 0, L_0x60000028cfa0;  1 drivers
v0x6000040794d0_0 .net "ReadEnable1", 0 0, L_0x600000299a40;  alias, 1 drivers
v0x600004079560_0 .net "ReadEnable2", 0 0, L_0x60000029a440;  alias, 1 drivers
v0x6000040795f0_0 .net "WriteEnable", 0 0, L_0x600000299040;  alias, 1 drivers
v0x600004079680_0 .net *"_ivl_0", 0 0, L_0x60000028c3c0;  1 drivers
o0x7fcf32d67be8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004079710_0 name=_ivl_2
v0x6000040797a0_0 .net *"_ivl_6", 0 0, L_0x60000028c500;  1 drivers
o0x7fcf32d67c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004079830_0 name=_ivl_8
v0x6000040798c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004079950_0 .net "dffOut", 0 0, v0x600004079200_0;  1 drivers
v0x6000040799e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028c3c0 .functor MUXZ 1, v0x600004079200_0, L_0x60000028cfa0, L_0x600000299040, C4<>;
L_0x60000028c460 .functor MUXZ 1, o0x7fcf32d67be8, L_0x60000028c3c0, L_0x600000299a40, C4<>;
L_0x60000028c500 .functor MUXZ 1, v0x600004079200_0, L_0x60000028cfa0, L_0x600000299040, C4<>;
L_0x60000028c5a0 .functor MUXZ 1, o0x7fcf32d67c48, L_0x60000028c500, L_0x60000029a440, C4<>;
S_0x7fcf32ab4150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab3fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004078fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004079050_0 .net "d", 0 0, L_0x60000028cfa0;  alias, 1 drivers
v0x6000040790e0_0 .net "q", 0 0, v0x600004079200_0;  alias, 1 drivers
v0x600004079170_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004079200_0 .var "state", 0 0;
v0x600004079290_0 .net "wen", 0 0, L_0x600000299040;  alias, 1 drivers
S_0x7fcf32ab2ca0 .scope module, "regArray[12]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004074b40_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x600004074bd0_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x600004074c60_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x600004074cf0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  1 drivers
v0x600004074d80_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  1 drivers
v0x600004074e10_0 .net "WriteReg", 0 0, L_0x6000002990e0;  1 drivers
v0x600004074ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004074f30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002268a0 .part L_0x600000578140, 0, 1;
L_0x600000226940 .part L_0x600000578140, 1, 1;
L_0x6000002269e0 .part L_0x600000578140, 2, 1;
L_0x600000226a80 .part L_0x600000578140, 3, 1;
L_0x600000226b20 .part L_0x600000578140, 4, 1;
L_0x600000226bc0 .part L_0x600000578140, 5, 1;
L_0x600000226c60 .part L_0x600000578140, 6, 1;
L_0x600000226d00 .part L_0x600000578140, 7, 1;
L_0x600000226da0 .part L_0x600000578140, 8, 1;
L_0x600000226e40 .part L_0x600000578140, 9, 1;
L_0x600000226ee0 .part L_0x600000578140, 10, 1;
L_0x600000226f80 .part L_0x600000578140, 11, 1;
L_0x600000227020 .part L_0x600000578140, 12, 1;
L_0x6000002270c0 .part L_0x600000578140, 13, 1;
L_0x600000227160 .part L_0x600000578140, 14, 1;
L_0x600000227200 .part L_0x600000578140, 15, 1;
p0x7fcf32d68128 .port I0x600003206120, L_0x60000028d0e0;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d68128;
p0x7fcf32d685a8 .port I0x600003206120, L_0x60000028d360;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d685a8;
p0x7fcf32d689c8 .port I0x600003206120, L_0x60000028d5e0;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d689c8;
p0x7fcf32d68de8 .port I0x600003206120, L_0x60000028d860;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d68de8;
p0x7fcf32d69208 .port I0x600003206120, L_0x60000028dae0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d69208;
p0x7fcf32d69628 .port I0x600003206120, L_0x60000028dd60;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d69628;
p0x7fcf32d69a48 .port I0x600003206120, L_0x60000028dfe0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d69a48;
p0x7fcf32d69e68 .port I0x600003206120, L_0x60000028e260;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d69e68;
p0x7fcf32d6a288 .port I0x600003206120, L_0x600000225a40;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6a288;
p0x7fcf32d6a6a8 .port I0x600003206120, L_0x6000002257c0;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6a6a8;
p0x7fcf32d6aac8 .port I0x600003206120, L_0x600000225540;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6aac8;
p0x7fcf32d6aee8 .port I0x600003206120, L_0x600000225cc0;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6aee8;
p0x7fcf32d6b308 .port I0x600003206120, L_0x600000225f40;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6b308;
p0x7fcf32d6b728 .port I0x600003206120, L_0x6000002261c0;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6b728;
p0x7fcf32d6bb48 .port I0x600003206120, L_0x600000226440;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6bb48;
p0x7fcf32d6bf68 .port I0x600003206120, L_0x6000002266c0;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6bf68;
p0x7fcf32d68158 .port I0x60000321dfe0, L_0x60000028d220;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d68158;
p0x7fcf32d685d8 .port I0x60000321dfe0, L_0x60000028d4a0;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d685d8;
p0x7fcf32d689f8 .port I0x60000321dfe0, L_0x60000028d720;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d689f8;
p0x7fcf32d68e18 .port I0x60000321dfe0, L_0x60000028d9a0;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d68e18;
p0x7fcf32d69238 .port I0x60000321dfe0, L_0x60000028dc20;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d69238;
p0x7fcf32d69658 .port I0x60000321dfe0, L_0x60000028dea0;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d69658;
p0x7fcf32d69a78 .port I0x60000321dfe0, L_0x60000028e120;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d69a78;
p0x7fcf32d69e98 .port I0x60000321dfe0, L_0x60000028e3a0;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d69e98;
p0x7fcf32d6a2b8 .port I0x60000321dfe0, L_0x600000225900;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6a2b8;
p0x7fcf32d6a6d8 .port I0x60000321dfe0, L_0x600000225680;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6a6d8;
p0x7fcf32d6aaf8 .port I0x60000321dfe0, L_0x600000225400;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6aaf8;
p0x7fcf32d6af18 .port I0x60000321dfe0, L_0x600000225e00;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6af18;
p0x7fcf32d6b338 .port I0x60000321dfe0, L_0x600000226080;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6b338;
p0x7fcf32d6b758 .port I0x60000321dfe0, L_0x600000226300;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6b758;
p0x7fcf32d6bb78 .port I0x60000321dfe0, L_0x600000226580;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6bb78;
p0x7fcf32d6bf98 .port I0x60000321dfe0, L_0x600000226800;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6bf98;
S_0x7fcf32ab46c0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407a250_0 .net8 "Bitline1", 0 0, p0x7fcf32d68128;  1 drivers, strength-aware
v0x60000407a2e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d68158;  1 drivers, strength-aware
v0x60000407a370_0 .net "D", 0 0, L_0x6000002268a0;  1 drivers
v0x60000407a400_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407a490_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407a520_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407a5b0_0 .net *"_ivl_0", 0 0, L_0x60000028d040;  1 drivers
o0x7fcf32d68218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407a640_0 name=_ivl_2
v0x60000407a6d0_0 .net *"_ivl_6", 0 0, L_0x60000028d180;  1 drivers
o0x7fcf32d68278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407a760_0 name=_ivl_8
v0x60000407a7f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407a880_0 .net "dffOut", 0 0, v0x60000407a130_0;  1 drivers
v0x60000407a910_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028d040 .functor MUXZ 1, v0x60000407a130_0, L_0x6000002268a0, L_0x6000002990e0, C4<>;
L_0x60000028d0e0 .functor MUXZ 1, o0x7fcf32d68218, L_0x60000028d040, L_0x600000299ae0, C4<>;
L_0x60000028d180 .functor MUXZ 1, v0x60000407a130_0, L_0x6000002268a0, L_0x6000002990e0, C4<>;
L_0x60000028d220 .functor MUXZ 1, o0x7fcf32d68278, L_0x60000028d180, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab4830 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab46c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004079ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004079f80_0 .net "d", 0 0, L_0x6000002268a0;  alias, 1 drivers
v0x60000407a010_0 .net "q", 0 0, v0x60000407a130_0;  alias, 1 drivers
v0x60000407a0a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407a130_0 .var "state", 0 0;
v0x60000407a1c0_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab49a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407ad00_0 .net8 "Bitline1", 0 0, p0x7fcf32d685a8;  1 drivers, strength-aware
v0x60000407ad90_0 .net8 "Bitline2", 0 0, p0x7fcf32d685d8;  1 drivers, strength-aware
v0x60000407ae20_0 .net "D", 0 0, L_0x600000226940;  1 drivers
v0x60000407aeb0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407af40_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407afd0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407b060_0 .net *"_ivl_0", 0 0, L_0x60000028d2c0;  1 drivers
o0x7fcf32d68638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407b0f0_0 name=_ivl_2
v0x60000407b180_0 .net *"_ivl_6", 0 0, L_0x60000028d400;  1 drivers
o0x7fcf32d68698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407b210_0 name=_ivl_8
v0x60000407b2a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407b330_0 .net "dffOut", 0 0, v0x60000407abe0_0;  1 drivers
v0x60000407b3c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028d2c0 .functor MUXZ 1, v0x60000407abe0_0, L_0x600000226940, L_0x6000002990e0, C4<>;
L_0x60000028d360 .functor MUXZ 1, o0x7fcf32d68638, L_0x60000028d2c0, L_0x600000299ae0, C4<>;
L_0x60000028d400 .functor MUXZ 1, v0x60000407abe0_0, L_0x600000226940, L_0x6000002990e0, C4<>;
L_0x60000028d4a0 .functor MUXZ 1, o0x7fcf32d68698, L_0x60000028d400, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab4b10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab49a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407a9a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407aa30_0 .net "d", 0 0, L_0x600000226940;  alias, 1 drivers
v0x60000407aac0_0 .net "q", 0 0, v0x60000407abe0_0;  alias, 1 drivers
v0x60000407ab50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407abe0_0 .var "state", 0 0;
v0x60000407ac70_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab4c80 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407b7b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d689c8;  1 drivers, strength-aware
v0x60000407b840_0 .net8 "Bitline2", 0 0, p0x7fcf32d689f8;  1 drivers, strength-aware
v0x60000407b8d0_0 .net "D", 0 0, L_0x6000002269e0;  1 drivers
v0x60000407b960_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407b9f0_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407ba80_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407bb10_0 .net *"_ivl_0", 0 0, L_0x60000028d540;  1 drivers
o0x7fcf32d68a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407bba0_0 name=_ivl_2
v0x60000407bc30_0 .net *"_ivl_6", 0 0, L_0x60000028d680;  1 drivers
o0x7fcf32d68ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407bcc0_0 name=_ivl_8
v0x60000407bd50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407bde0_0 .net "dffOut", 0 0, v0x60000407b690_0;  1 drivers
v0x60000407be70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028d540 .functor MUXZ 1, v0x60000407b690_0, L_0x6000002269e0, L_0x6000002990e0, C4<>;
L_0x60000028d5e0 .functor MUXZ 1, o0x7fcf32d68a58, L_0x60000028d540, L_0x600000299ae0, C4<>;
L_0x60000028d680 .functor MUXZ 1, v0x60000407b690_0, L_0x6000002269e0, L_0x6000002990e0, C4<>;
L_0x60000028d720 .functor MUXZ 1, o0x7fcf32d68ab8, L_0x60000028d680, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab4df0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab4c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407b450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407b4e0_0 .net "d", 0 0, L_0x6000002269e0;  alias, 1 drivers
v0x60000407b570_0 .net "q", 0 0, v0x60000407b690_0;  alias, 1 drivers
v0x60000407b600_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407b690_0 .var "state", 0 0;
v0x60000407b720_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab4f60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407c2d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d68de8;  1 drivers, strength-aware
v0x60000407c360_0 .net8 "Bitline2", 0 0, p0x7fcf32d68e18;  1 drivers, strength-aware
v0x60000407c3f0_0 .net "D", 0 0, L_0x600000226a80;  1 drivers
v0x60000407c480_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407c510_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407c5a0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407c630_0 .net *"_ivl_0", 0 0, L_0x60000028d7c0;  1 drivers
o0x7fcf32d68e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407c6c0_0 name=_ivl_2
v0x60000407c750_0 .net *"_ivl_6", 0 0, L_0x60000028d900;  1 drivers
o0x7fcf32d68ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407c7e0_0 name=_ivl_8
v0x60000407c870_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407c900_0 .net "dffOut", 0 0, v0x60000407c1b0_0;  1 drivers
v0x60000407c990_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028d7c0 .functor MUXZ 1, v0x60000407c1b0_0, L_0x600000226a80, L_0x6000002990e0, C4<>;
L_0x60000028d860 .functor MUXZ 1, o0x7fcf32d68e78, L_0x60000028d7c0, L_0x600000299ae0, C4<>;
L_0x60000028d900 .functor MUXZ 1, v0x60000407c1b0_0, L_0x600000226a80, L_0x6000002990e0, C4<>;
L_0x60000028d9a0 .functor MUXZ 1, o0x7fcf32d68ed8, L_0x60000028d900, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab50d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab4f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407bf00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407c000_0 .net "d", 0 0, L_0x600000226a80;  alias, 1 drivers
v0x60000407c090_0 .net "q", 0 0, v0x60000407c1b0_0;  alias, 1 drivers
v0x60000407c120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407c1b0_0 .var "state", 0 0;
v0x60000407c240_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab5240 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407cd80_0 .net8 "Bitline1", 0 0, p0x7fcf32d69208;  1 drivers, strength-aware
v0x60000407ce10_0 .net8 "Bitline2", 0 0, p0x7fcf32d69238;  1 drivers, strength-aware
v0x60000407cea0_0 .net "D", 0 0, L_0x600000226b20;  1 drivers
v0x60000407cf30_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407cfc0_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407d050_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407d0e0_0 .net *"_ivl_0", 0 0, L_0x60000028da40;  1 drivers
o0x7fcf32d69298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407d170_0 name=_ivl_2
v0x60000407d200_0 .net *"_ivl_6", 0 0, L_0x60000028db80;  1 drivers
o0x7fcf32d692f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407d290_0 name=_ivl_8
v0x60000407d320_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407d3b0_0 .net "dffOut", 0 0, v0x60000407cc60_0;  1 drivers
v0x60000407d440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028da40 .functor MUXZ 1, v0x60000407cc60_0, L_0x600000226b20, L_0x6000002990e0, C4<>;
L_0x60000028dae0 .functor MUXZ 1, o0x7fcf32d69298, L_0x60000028da40, L_0x600000299ae0, C4<>;
L_0x60000028db80 .functor MUXZ 1, v0x60000407cc60_0, L_0x600000226b20, L_0x6000002990e0, C4<>;
L_0x60000028dc20 .functor MUXZ 1, o0x7fcf32d692f8, L_0x60000028db80, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab53b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab5240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407ca20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407cab0_0 .net "d", 0 0, L_0x600000226b20;  alias, 1 drivers
v0x60000407cb40_0 .net "q", 0 0, v0x60000407cc60_0;  alias, 1 drivers
v0x60000407cbd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407cc60_0 .var "state", 0 0;
v0x60000407ccf0_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab5520 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407d830_0 .net8 "Bitline1", 0 0, p0x7fcf32d69628;  1 drivers, strength-aware
v0x60000407d8c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d69658;  1 drivers, strength-aware
v0x60000407d950_0 .net "D", 0 0, L_0x600000226bc0;  1 drivers
v0x60000407d9e0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407da70_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407db00_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407db90_0 .net *"_ivl_0", 0 0, L_0x60000028dcc0;  1 drivers
o0x7fcf32d696b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407dc20_0 name=_ivl_2
v0x60000407dcb0_0 .net *"_ivl_6", 0 0, L_0x60000028de00;  1 drivers
o0x7fcf32d69718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407dd40_0 name=_ivl_8
v0x60000407ddd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407de60_0 .net "dffOut", 0 0, v0x60000407d710_0;  1 drivers
v0x60000407def0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028dcc0 .functor MUXZ 1, v0x60000407d710_0, L_0x600000226bc0, L_0x6000002990e0, C4<>;
L_0x60000028dd60 .functor MUXZ 1, o0x7fcf32d696b8, L_0x60000028dcc0, L_0x600000299ae0, C4<>;
L_0x60000028de00 .functor MUXZ 1, v0x60000407d710_0, L_0x600000226bc0, L_0x6000002990e0, C4<>;
L_0x60000028dea0 .functor MUXZ 1, o0x7fcf32d69718, L_0x60000028de00, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab5690 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab5520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407d4d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407d560_0 .net "d", 0 0, L_0x600000226bc0;  alias, 1 drivers
v0x60000407d5f0_0 .net "q", 0 0, v0x60000407d710_0;  alias, 1 drivers
v0x60000407d680_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407d710_0 .var "state", 0 0;
v0x60000407d7a0_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab5800 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407e2e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d69a48;  1 drivers, strength-aware
v0x60000407e370_0 .net8 "Bitline2", 0 0, p0x7fcf32d69a78;  1 drivers, strength-aware
v0x60000407e400_0 .net "D", 0 0, L_0x600000226c60;  1 drivers
v0x60000407e490_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407e520_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407e5b0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407e640_0 .net *"_ivl_0", 0 0, L_0x60000028df40;  1 drivers
o0x7fcf32d69ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407e6d0_0 name=_ivl_2
v0x60000407e760_0 .net *"_ivl_6", 0 0, L_0x60000028e080;  1 drivers
o0x7fcf32d69b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407e7f0_0 name=_ivl_8
v0x60000407e880_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407e910_0 .net "dffOut", 0 0, v0x60000407e1c0_0;  1 drivers
v0x60000407e9a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028df40 .functor MUXZ 1, v0x60000407e1c0_0, L_0x600000226c60, L_0x6000002990e0, C4<>;
L_0x60000028dfe0 .functor MUXZ 1, o0x7fcf32d69ad8, L_0x60000028df40, L_0x600000299ae0, C4<>;
L_0x60000028e080 .functor MUXZ 1, v0x60000407e1c0_0, L_0x600000226c60, L_0x6000002990e0, C4<>;
L_0x60000028e120 .functor MUXZ 1, o0x7fcf32d69b38, L_0x60000028e080, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab5970 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407df80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407e010_0 .net "d", 0 0, L_0x600000226c60;  alias, 1 drivers
v0x60000407e0a0_0 .net "q", 0 0, v0x60000407e1c0_0;  alias, 1 drivers
v0x60000407e130_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407e1c0_0 .var "state", 0 0;
v0x60000407e250_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab5ae0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407ed90_0 .net8 "Bitline1", 0 0, p0x7fcf32d69e68;  1 drivers, strength-aware
v0x60000407ee20_0 .net8 "Bitline2", 0 0, p0x7fcf32d69e98;  1 drivers, strength-aware
v0x60000407eeb0_0 .net "D", 0 0, L_0x600000226d00;  1 drivers
v0x60000407ef40_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407efd0_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407f060_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407f0f0_0 .net *"_ivl_0", 0 0, L_0x60000028e1c0;  1 drivers
o0x7fcf32d69ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407f180_0 name=_ivl_2
v0x60000407f210_0 .net *"_ivl_6", 0 0, L_0x60000028e300;  1 drivers
o0x7fcf32d69f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407f2a0_0 name=_ivl_8
v0x60000407f330_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407f3c0_0 .net "dffOut", 0 0, v0x60000407ec70_0;  1 drivers
v0x60000407f450_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x60000028e1c0 .functor MUXZ 1, v0x60000407ec70_0, L_0x600000226d00, L_0x6000002990e0, C4<>;
L_0x60000028e260 .functor MUXZ 1, o0x7fcf32d69ef8, L_0x60000028e1c0, L_0x600000299ae0, C4<>;
L_0x60000028e300 .functor MUXZ 1, v0x60000407ec70_0, L_0x600000226d00, L_0x6000002990e0, C4<>;
L_0x60000028e3a0 .functor MUXZ 1, o0x7fcf32d69f58, L_0x60000028e300, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab5c50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab5ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407ea30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407eac0_0 .net "d", 0 0, L_0x600000226d00;  alias, 1 drivers
v0x60000407eb50_0 .net "q", 0 0, v0x60000407ec70_0;  alias, 1 drivers
v0x60000407ebe0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407ec70_0 .var "state", 0 0;
v0x60000407ed00_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab5dc0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000407f840_0 .net8 "Bitline1", 0 0, p0x7fcf32d6a288;  1 drivers, strength-aware
v0x60000407f8d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6a2b8;  1 drivers, strength-aware
v0x60000407f960_0 .net "D", 0 0, L_0x600000226da0;  1 drivers
v0x60000407f9f0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x60000407fa80_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x60000407fb10_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x60000407fba0_0 .net *"_ivl_0", 0 0, L_0x600000225ae0;  1 drivers
o0x7fcf32d6a318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407fc30_0 name=_ivl_2
v0x60000407fcc0_0 .net *"_ivl_6", 0 0, L_0x6000002259a0;  1 drivers
o0x7fcf32d6a378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000407fd50_0 name=_ivl_8
v0x60000407fde0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407fe70_0 .net "dffOut", 0 0, v0x60000407f720_0;  1 drivers
v0x60000407ff00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000225ae0 .functor MUXZ 1, v0x60000407f720_0, L_0x600000226da0, L_0x6000002990e0, C4<>;
L_0x600000225a40 .functor MUXZ 1, o0x7fcf32d6a318, L_0x600000225ae0, L_0x600000299ae0, C4<>;
L_0x6000002259a0 .functor MUXZ 1, v0x60000407f720_0, L_0x600000226da0, L_0x6000002990e0, C4<>;
L_0x600000225900 .functor MUXZ 1, o0x7fcf32d6a378, L_0x6000002259a0, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab5f30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab5dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000407f4e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000407f570_0 .net "d", 0 0, L_0x600000226da0;  alias, 1 drivers
v0x60000407f600_0 .net "q", 0 0, v0x60000407f720_0;  alias, 1 drivers
v0x60000407f690_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000407f720_0 .var "state", 0 0;
v0x60000407f7b0_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab62a0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004070360_0 .net8 "Bitline1", 0 0, p0x7fcf32d6a6a8;  1 drivers, strength-aware
v0x6000040703f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6a6d8;  1 drivers, strength-aware
v0x600004070480_0 .net "D", 0 0, L_0x600000226e40;  1 drivers
v0x600004070510_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x6000040705a0_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x600004070630_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x6000040706c0_0 .net *"_ivl_0", 0 0, L_0x600000225860;  1 drivers
o0x7fcf32d6a738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004070750_0 name=_ivl_2
v0x6000040707e0_0 .net *"_ivl_6", 0 0, L_0x600000225720;  1 drivers
o0x7fcf32d6a798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004070870_0 name=_ivl_8
v0x600004070900_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004070990_0 .net "dffOut", 0 0, v0x600004070240_0;  1 drivers
v0x600004070a20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000225860 .functor MUXZ 1, v0x600004070240_0, L_0x600000226e40, L_0x6000002990e0, C4<>;
L_0x6000002257c0 .functor MUXZ 1, o0x7fcf32d6a738, L_0x600000225860, L_0x600000299ae0, C4<>;
L_0x600000225720 .functor MUXZ 1, v0x600004070240_0, L_0x600000226e40, L_0x6000002990e0, C4<>;
L_0x600000225680 .functor MUXZ 1, o0x7fcf32d6a798, L_0x600000225720, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab6410 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab62a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004070000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004070090_0 .net "d", 0 0, L_0x600000226e40;  alias, 1 drivers
v0x600004070120_0 .net "q", 0 0, v0x600004070240_0;  alias, 1 drivers
v0x6000040701b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004070240_0 .var "state", 0 0;
v0x6000040702d0_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab6580 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004070e10_0 .net8 "Bitline1", 0 0, p0x7fcf32d6aac8;  1 drivers, strength-aware
v0x600004070ea0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6aaf8;  1 drivers, strength-aware
v0x600004070f30_0 .net "D", 0 0, L_0x600000226ee0;  1 drivers
v0x600004070fc0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x600004071050_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x6000040710e0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x600004071170_0 .net *"_ivl_0", 0 0, L_0x6000002255e0;  1 drivers
o0x7fcf32d6ab58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004071200_0 name=_ivl_2
v0x600004071290_0 .net *"_ivl_6", 0 0, L_0x6000002254a0;  1 drivers
o0x7fcf32d6abb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004071320_0 name=_ivl_8
v0x6000040713b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004071440_0 .net "dffOut", 0 0, v0x600004070cf0_0;  1 drivers
v0x6000040714d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002255e0 .functor MUXZ 1, v0x600004070cf0_0, L_0x600000226ee0, L_0x6000002990e0, C4<>;
L_0x600000225540 .functor MUXZ 1, o0x7fcf32d6ab58, L_0x6000002255e0, L_0x600000299ae0, C4<>;
L_0x6000002254a0 .functor MUXZ 1, v0x600004070cf0_0, L_0x600000226ee0, L_0x6000002990e0, C4<>;
L_0x600000225400 .functor MUXZ 1, o0x7fcf32d6abb8, L_0x6000002254a0, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab66f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004070ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004070b40_0 .net "d", 0 0, L_0x600000226ee0;  alias, 1 drivers
v0x600004070bd0_0 .net "q", 0 0, v0x600004070cf0_0;  alias, 1 drivers
v0x600004070c60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004070cf0_0 .var "state", 0 0;
v0x600004070d80_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab6860 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040718c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6aee8;  1 drivers, strength-aware
v0x600004071950_0 .net8 "Bitline2", 0 0, p0x7fcf32d6af18;  1 drivers, strength-aware
v0x6000040719e0_0 .net "D", 0 0, L_0x600000226f80;  1 drivers
v0x600004071a70_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x600004071b00_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x600004071b90_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x600004071c20_0 .net *"_ivl_0", 0 0, L_0x600000225c20;  1 drivers
o0x7fcf32d6af78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004071cb0_0 name=_ivl_2
v0x600004071d40_0 .net *"_ivl_6", 0 0, L_0x600000225d60;  1 drivers
o0x7fcf32d6afd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004071dd0_0 name=_ivl_8
v0x600004071e60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004071ef0_0 .net "dffOut", 0 0, v0x6000040717a0_0;  1 drivers
v0x600004071f80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000225c20 .functor MUXZ 1, v0x6000040717a0_0, L_0x600000226f80, L_0x6000002990e0, C4<>;
L_0x600000225cc0 .functor MUXZ 1, o0x7fcf32d6af78, L_0x600000225c20, L_0x600000299ae0, C4<>;
L_0x600000225d60 .functor MUXZ 1, v0x6000040717a0_0, L_0x600000226f80, L_0x6000002990e0, C4<>;
L_0x600000225e00 .functor MUXZ 1, o0x7fcf32d6afd8, L_0x600000225d60, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab69d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab6860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004071560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040715f0_0 .net "d", 0 0, L_0x600000226f80;  alias, 1 drivers
v0x600004071680_0 .net "q", 0 0, v0x6000040717a0_0;  alias, 1 drivers
v0x600004071710_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040717a0_0 .var "state", 0 0;
v0x600004071830_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab6b40 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004072370_0 .net8 "Bitline1", 0 0, p0x7fcf32d6b308;  1 drivers, strength-aware
v0x600004072400_0 .net8 "Bitline2", 0 0, p0x7fcf32d6b338;  1 drivers, strength-aware
v0x600004072490_0 .net "D", 0 0, L_0x600000227020;  1 drivers
v0x600004072520_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x6000040725b0_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x600004072640_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x6000040726d0_0 .net *"_ivl_0", 0 0, L_0x600000225ea0;  1 drivers
o0x7fcf32d6b398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004072760_0 name=_ivl_2
v0x6000040727f0_0 .net *"_ivl_6", 0 0, L_0x600000225fe0;  1 drivers
o0x7fcf32d6b3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004072880_0 name=_ivl_8
v0x600004072910_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040729a0_0 .net "dffOut", 0 0, v0x600004072250_0;  1 drivers
v0x600004072a30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000225ea0 .functor MUXZ 1, v0x600004072250_0, L_0x600000227020, L_0x6000002990e0, C4<>;
L_0x600000225f40 .functor MUXZ 1, o0x7fcf32d6b398, L_0x600000225ea0, L_0x600000299ae0, C4<>;
L_0x600000225fe0 .functor MUXZ 1, v0x600004072250_0, L_0x600000227020, L_0x6000002990e0, C4<>;
L_0x600000226080 .functor MUXZ 1, o0x7fcf32d6b3f8, L_0x600000225fe0, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab6cb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab6b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004072010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040720a0_0 .net "d", 0 0, L_0x600000227020;  alias, 1 drivers
v0x600004072130_0 .net "q", 0 0, v0x600004072250_0;  alias, 1 drivers
v0x6000040721c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004072250_0 .var "state", 0 0;
v0x6000040722e0_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab6e20 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004072e20_0 .net8 "Bitline1", 0 0, p0x7fcf32d6b728;  1 drivers, strength-aware
v0x600004072eb0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6b758;  1 drivers, strength-aware
v0x600004072f40_0 .net "D", 0 0, L_0x6000002270c0;  1 drivers
v0x600004072fd0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x600004073060_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x6000040730f0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x600004073180_0 .net *"_ivl_0", 0 0, L_0x600000226120;  1 drivers
o0x7fcf32d6b7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004073210_0 name=_ivl_2
v0x6000040732a0_0 .net *"_ivl_6", 0 0, L_0x600000226260;  1 drivers
o0x7fcf32d6b818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004073330_0 name=_ivl_8
v0x6000040733c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004073450_0 .net "dffOut", 0 0, v0x600004072d00_0;  1 drivers
v0x6000040734e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000226120 .functor MUXZ 1, v0x600004072d00_0, L_0x6000002270c0, L_0x6000002990e0, C4<>;
L_0x6000002261c0 .functor MUXZ 1, o0x7fcf32d6b7b8, L_0x600000226120, L_0x600000299ae0, C4<>;
L_0x600000226260 .functor MUXZ 1, v0x600004072d00_0, L_0x6000002270c0, L_0x6000002990e0, C4<>;
L_0x600000226300 .functor MUXZ 1, o0x7fcf32d6b818, L_0x600000226260, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab6f90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab6e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004072ac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004072b50_0 .net "d", 0 0, L_0x6000002270c0;  alias, 1 drivers
v0x600004072be0_0 .net "q", 0 0, v0x600004072d00_0;  alias, 1 drivers
v0x600004072c70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004072d00_0 .var "state", 0 0;
v0x600004072d90_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab7100 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040738d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6bb48;  1 drivers, strength-aware
v0x600004073960_0 .net8 "Bitline2", 0 0, p0x7fcf32d6bb78;  1 drivers, strength-aware
v0x6000040739f0_0 .net "D", 0 0, L_0x600000227160;  1 drivers
v0x600004073a80_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x600004073b10_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x600004073ba0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x600004073c30_0 .net *"_ivl_0", 0 0, L_0x6000002263a0;  1 drivers
o0x7fcf32d6bbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004073cc0_0 name=_ivl_2
v0x600004073d50_0 .net *"_ivl_6", 0 0, L_0x6000002264e0;  1 drivers
o0x7fcf32d6bc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004073de0_0 name=_ivl_8
v0x600004073e70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004073f00_0 .net "dffOut", 0 0, v0x6000040737b0_0;  1 drivers
v0x600004074000_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002263a0 .functor MUXZ 1, v0x6000040737b0_0, L_0x600000227160, L_0x6000002990e0, C4<>;
L_0x600000226440 .functor MUXZ 1, o0x7fcf32d6bbd8, L_0x6000002263a0, L_0x600000299ae0, C4<>;
L_0x6000002264e0 .functor MUXZ 1, v0x6000040737b0_0, L_0x600000227160, L_0x6000002990e0, C4<>;
L_0x600000226580 .functor MUXZ 1, o0x7fcf32d6bc38, L_0x6000002264e0, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab7270 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab7100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004073570_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004073600_0 .net "d", 0 0, L_0x600000227160;  alias, 1 drivers
v0x600004073690_0 .net "q", 0 0, v0x6000040737b0_0;  alias, 1 drivers
v0x600004073720_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040737b0_0 .var "state", 0 0;
v0x600004073840_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab73e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab2ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040743f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6bf68;  1 drivers, strength-aware
v0x600004074480_0 .net8 "Bitline2", 0 0, p0x7fcf32d6bf98;  1 drivers, strength-aware
v0x600004074510_0 .net "D", 0 0, L_0x600000227200;  1 drivers
v0x6000040745a0_0 .net "ReadEnable1", 0 0, L_0x600000299ae0;  alias, 1 drivers
v0x600004074630_0 .net "ReadEnable2", 0 0, L_0x60000029a4e0;  alias, 1 drivers
v0x6000040746c0_0 .net "WriteEnable", 0 0, L_0x6000002990e0;  alias, 1 drivers
v0x600004074750_0 .net *"_ivl_0", 0 0, L_0x600000226620;  1 drivers
o0x7fcf32d6bff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040747e0_0 name=_ivl_2
v0x600004074870_0 .net *"_ivl_6", 0 0, L_0x600000226760;  1 drivers
o0x7fcf32d6c058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004074900_0 name=_ivl_8
v0x600004074990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004074a20_0 .net "dffOut", 0 0, v0x6000040742d0_0;  1 drivers
v0x600004074ab0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000226620 .functor MUXZ 1, v0x6000040742d0_0, L_0x600000227200, L_0x6000002990e0, C4<>;
L_0x6000002266c0 .functor MUXZ 1, o0x7fcf32d6bff8, L_0x600000226620, L_0x600000299ae0, C4<>;
L_0x600000226760 .functor MUXZ 1, v0x6000040742d0_0, L_0x600000227200, L_0x6000002990e0, C4<>;
L_0x600000226800 .functor MUXZ 1, o0x7fcf32d6c058, L_0x600000226760, L_0x60000029a4e0, C4<>;
S_0x7fcf32ab7550 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab73e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004074090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004074120_0 .net "d", 0 0, L_0x600000227200;  alias, 1 drivers
v0x6000040741b0_0 .net "q", 0 0, v0x6000040742d0_0;  alias, 1 drivers
v0x600004074240_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040742d0_0 .var "state", 0 0;
v0x600004074360_0 .net "wen", 0 0, L_0x6000002990e0;  alias, 1 drivers
S_0x7fcf32ab60a0 .scope module, "regArray[13]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000404fba0_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x60000404fc30_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x60000404fcc0_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x60000404fd50_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  1 drivers
v0x60000404fde0_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  1 drivers
v0x60000404fe70_0 .net "WriteReg", 0 0, L_0x600000299180;  1 drivers
v0x60000404ff00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004040000_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000281ae0 .part L_0x600000578140, 0, 1;
L_0x600000281b80 .part L_0x600000578140, 1, 1;
L_0x600000281c20 .part L_0x600000578140, 2, 1;
L_0x600000281cc0 .part L_0x600000578140, 3, 1;
L_0x600000281d60 .part L_0x600000578140, 4, 1;
L_0x600000281e00 .part L_0x600000578140, 5, 1;
L_0x600000281ea0 .part L_0x600000578140, 6, 1;
L_0x600000281f40 .part L_0x600000578140, 7, 1;
L_0x600000281fe0 .part L_0x600000578140, 8, 1;
L_0x600000282080 .part L_0x600000578140, 9, 1;
L_0x600000282120 .part L_0x600000578140, 10, 1;
L_0x6000002821c0 .part L_0x600000578140, 11, 1;
L_0x600000282260 .part L_0x600000578140, 12, 1;
L_0x600000282300 .part L_0x600000578140, 13, 1;
L_0x6000002823a0 .part L_0x600000578140, 14, 1;
L_0x600000282440 .part L_0x600000578140, 15, 1;
p0x7fcf32d6c538 .port I0x600003206120, L_0x600000227340;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6c538;
p0x7fcf32d6c9b8 .port I0x600003206120, L_0x6000002275c0;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6c9b8;
p0x7fcf32d6cdd8 .port I0x600003206120, L_0x600000227840;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6cdd8;
p0x7fcf32d6d1f8 .port I0x600003206120, L_0x600000227ac0;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6d1f8;
p0x7fcf32d6d618 .port I0x600003206120, L_0x600000227d40;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6d618;
p0x7fcf32d6da38 .port I0x600003206120, L_0x600000280000;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6da38;
p0x7fcf32d6de58 .port I0x600003206120, L_0x600000280280;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6de58;
p0x7fcf32d6e278 .port I0x600003206120, L_0x600000280500;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6e278;
p0x7fcf32d6e698 .port I0x600003206120, L_0x600000280780;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6e698;
p0x7fcf32d6eab8 .port I0x600003206120, L_0x600000280a00;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6eab8;
p0x7fcf32d6eed8 .port I0x600003206120, L_0x600000280c80;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6eed8;
p0x7fcf32d6f2f8 .port I0x600003206120, L_0x600000280f00;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6f2f8;
p0x7fcf32d6f718 .port I0x600003206120, L_0x600000281180;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6f718;
p0x7fcf32d6fb38 .port I0x600003206120, L_0x600000281400;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6fb38;
p0x7fcf32d6ff58 .port I0x600003206120, L_0x600000281680;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d6ff58;
p0x7fcf32d70378 .port I0x600003206120, L_0x600000281900;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d70378;
p0x7fcf32d6c568 .port I0x60000321dfe0, L_0x600000227480;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6c568;
p0x7fcf32d6c9e8 .port I0x60000321dfe0, L_0x600000227700;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6c9e8;
p0x7fcf32d6ce08 .port I0x60000321dfe0, L_0x600000227980;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6ce08;
p0x7fcf32d6d228 .port I0x60000321dfe0, L_0x600000227c00;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6d228;
p0x7fcf32d6d648 .port I0x60000321dfe0, L_0x600000227e80;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6d648;
p0x7fcf32d6da68 .port I0x60000321dfe0, L_0x600000280140;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6da68;
p0x7fcf32d6de88 .port I0x60000321dfe0, L_0x6000002803c0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6de88;
p0x7fcf32d6e2a8 .port I0x60000321dfe0, L_0x600000280640;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6e2a8;
p0x7fcf32d6e6c8 .port I0x60000321dfe0, L_0x6000002808c0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6e6c8;
p0x7fcf32d6eae8 .port I0x60000321dfe0, L_0x600000280b40;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6eae8;
p0x7fcf32d6ef08 .port I0x60000321dfe0, L_0x600000280dc0;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6ef08;
p0x7fcf32d6f328 .port I0x60000321dfe0, L_0x600000281040;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6f328;
p0x7fcf32d6f748 .port I0x60000321dfe0, L_0x6000002812c0;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6f748;
p0x7fcf32d6fb68 .port I0x60000321dfe0, L_0x600000281540;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6fb68;
p0x7fcf32d6ff88 .port I0x60000321dfe0, L_0x6000002817c0;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d6ff88;
p0x7fcf32d703a8 .port I0x60000321dfe0, L_0x600000281a40;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d703a8;
S_0x7fcf32ab7ac0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004075320_0 .net8 "Bitline1", 0 0, p0x7fcf32d6c538;  1 drivers, strength-aware
v0x6000040753b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6c568;  1 drivers, strength-aware
v0x600004075440_0 .net "D", 0 0, L_0x600000281ae0;  1 drivers
v0x6000040754d0_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x600004075560_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x6000040755f0_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x600004075680_0 .net *"_ivl_0", 0 0, L_0x6000002272a0;  1 drivers
o0x7fcf32d6c628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004075710_0 name=_ivl_2
v0x6000040757a0_0 .net *"_ivl_6", 0 0, L_0x6000002273e0;  1 drivers
o0x7fcf32d6c688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004075830_0 name=_ivl_8
v0x6000040758c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004075950_0 .net "dffOut", 0 0, v0x600004075200_0;  1 drivers
v0x6000040759e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002272a0 .functor MUXZ 1, v0x600004075200_0, L_0x600000281ae0, L_0x600000299180, C4<>;
L_0x600000227340 .functor MUXZ 1, o0x7fcf32d6c628, L_0x6000002272a0, L_0x600000299b80, C4<>;
L_0x6000002273e0 .functor MUXZ 1, v0x600004075200_0, L_0x600000281ae0, L_0x600000299180, C4<>;
L_0x600000227480 .functor MUXZ 1, o0x7fcf32d6c688, L_0x6000002273e0, L_0x60000029a580, C4<>;
S_0x7fcf32ab7c30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab7ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004074fc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004075050_0 .net "d", 0 0, L_0x600000281ae0;  alias, 1 drivers
v0x6000040750e0_0 .net "q", 0 0, v0x600004075200_0;  alias, 1 drivers
v0x600004075170_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004075200_0 .var "state", 0 0;
v0x600004075290_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab7da0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004075dd0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6c9b8;  1 drivers, strength-aware
v0x600004075e60_0 .net8 "Bitline2", 0 0, p0x7fcf32d6c9e8;  1 drivers, strength-aware
v0x600004075ef0_0 .net "D", 0 0, L_0x600000281b80;  1 drivers
v0x600004075f80_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x600004076010_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x6000040760a0_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x600004076130_0 .net *"_ivl_0", 0 0, L_0x600000227520;  1 drivers
o0x7fcf32d6ca48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040761c0_0 name=_ivl_2
v0x600004076250_0 .net *"_ivl_6", 0 0, L_0x600000227660;  1 drivers
o0x7fcf32d6caa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040762e0_0 name=_ivl_8
v0x600004076370_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004076400_0 .net "dffOut", 0 0, v0x600004075cb0_0;  1 drivers
v0x600004076490_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000227520 .functor MUXZ 1, v0x600004075cb0_0, L_0x600000281b80, L_0x600000299180, C4<>;
L_0x6000002275c0 .functor MUXZ 1, o0x7fcf32d6ca48, L_0x600000227520, L_0x600000299b80, C4<>;
L_0x600000227660 .functor MUXZ 1, v0x600004075cb0_0, L_0x600000281b80, L_0x600000299180, C4<>;
L_0x600000227700 .functor MUXZ 1, o0x7fcf32d6caa8, L_0x600000227660, L_0x60000029a580, C4<>;
S_0x7fcf32ab7f10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab7da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004075a70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004075b00_0 .net "d", 0 0, L_0x600000281b80;  alias, 1 drivers
v0x600004075b90_0 .net "q", 0 0, v0x600004075cb0_0;  alias, 1 drivers
v0x600004075c20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004075cb0_0 .var "state", 0 0;
v0x600004075d40_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab8080 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004076880_0 .net8 "Bitline1", 0 0, p0x7fcf32d6cdd8;  1 drivers, strength-aware
v0x600004076910_0 .net8 "Bitline2", 0 0, p0x7fcf32d6ce08;  1 drivers, strength-aware
v0x6000040769a0_0 .net "D", 0 0, L_0x600000281c20;  1 drivers
v0x600004076a30_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x600004076ac0_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x600004076b50_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x600004076be0_0 .net *"_ivl_0", 0 0, L_0x6000002277a0;  1 drivers
o0x7fcf32d6ce68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004076c70_0 name=_ivl_2
v0x600004076d00_0 .net *"_ivl_6", 0 0, L_0x6000002278e0;  1 drivers
o0x7fcf32d6cec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004076d90_0 name=_ivl_8
v0x600004076e20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004076eb0_0 .net "dffOut", 0 0, v0x600004076760_0;  1 drivers
v0x600004076f40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002277a0 .functor MUXZ 1, v0x600004076760_0, L_0x600000281c20, L_0x600000299180, C4<>;
L_0x600000227840 .functor MUXZ 1, o0x7fcf32d6ce68, L_0x6000002277a0, L_0x600000299b80, C4<>;
L_0x6000002278e0 .functor MUXZ 1, v0x600004076760_0, L_0x600000281c20, L_0x600000299180, C4<>;
L_0x600000227980 .functor MUXZ 1, o0x7fcf32d6cec8, L_0x6000002278e0, L_0x60000029a580, C4<>;
S_0x7fcf32ab81f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab8080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004076520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040765b0_0 .net "d", 0 0, L_0x600000281c20;  alias, 1 drivers
v0x600004076640_0 .net "q", 0 0, v0x600004076760_0;  alias, 1 drivers
v0x6000040766d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004076760_0 .var "state", 0 0;
v0x6000040767f0_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab8360 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004077330_0 .net8 "Bitline1", 0 0, p0x7fcf32d6d1f8;  1 drivers, strength-aware
v0x6000040773c0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6d228;  1 drivers, strength-aware
v0x600004077450_0 .net "D", 0 0, L_0x600000281cc0;  1 drivers
v0x6000040774e0_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x600004077570_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x600004077600_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x600004077690_0 .net *"_ivl_0", 0 0, L_0x600000227a20;  1 drivers
o0x7fcf32d6d288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004077720_0 name=_ivl_2
v0x6000040777b0_0 .net *"_ivl_6", 0 0, L_0x600000227b60;  1 drivers
o0x7fcf32d6d2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004077840_0 name=_ivl_8
v0x6000040778d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004077960_0 .net "dffOut", 0 0, v0x600004077210_0;  1 drivers
v0x6000040779f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000227a20 .functor MUXZ 1, v0x600004077210_0, L_0x600000281cc0, L_0x600000299180, C4<>;
L_0x600000227ac0 .functor MUXZ 1, o0x7fcf32d6d288, L_0x600000227a20, L_0x600000299b80, C4<>;
L_0x600000227b60 .functor MUXZ 1, v0x600004077210_0, L_0x600000281cc0, L_0x600000299180, C4<>;
L_0x600000227c00 .functor MUXZ 1, o0x7fcf32d6d2e8, L_0x600000227b60, L_0x60000029a580, C4<>;
S_0x7fcf32ab84d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab8360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004076fd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004077060_0 .net "d", 0 0, L_0x600000281cc0;  alias, 1 drivers
v0x6000040770f0_0 .net "q", 0 0, v0x600004077210_0;  alias, 1 drivers
v0x600004077180_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004077210_0 .var "state", 0 0;
v0x6000040772a0_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab8640 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004077de0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6d618;  1 drivers, strength-aware
v0x600004077e70_0 .net8 "Bitline2", 0 0, p0x7fcf32d6d648;  1 drivers, strength-aware
v0x600004077f00_0 .net "D", 0 0, L_0x600000281d60;  1 drivers
v0x600004048000_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x600004048090_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x600004048120_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x6000040481b0_0 .net *"_ivl_0", 0 0, L_0x600000227ca0;  1 drivers
o0x7fcf32d6d6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004048240_0 name=_ivl_2
v0x6000040482d0_0 .net *"_ivl_6", 0 0, L_0x600000227de0;  1 drivers
o0x7fcf32d6d708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004048360_0 name=_ivl_8
v0x6000040483f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004048480_0 .net "dffOut", 0 0, v0x600004077cc0_0;  1 drivers
v0x600004048510_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000227ca0 .functor MUXZ 1, v0x600004077cc0_0, L_0x600000281d60, L_0x600000299180, C4<>;
L_0x600000227d40 .functor MUXZ 1, o0x7fcf32d6d6a8, L_0x600000227ca0, L_0x600000299b80, C4<>;
L_0x600000227de0 .functor MUXZ 1, v0x600004077cc0_0, L_0x600000281d60, L_0x600000299180, C4<>;
L_0x600000227e80 .functor MUXZ 1, o0x7fcf32d6d708, L_0x600000227de0, L_0x60000029a580, C4<>;
S_0x7fcf32ab87b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004077a80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004077b10_0 .net "d", 0 0, L_0x600000281d60;  alias, 1 drivers
v0x600004077ba0_0 .net "q", 0 0, v0x600004077cc0_0;  alias, 1 drivers
v0x600004077c30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004077cc0_0 .var "state", 0 0;
v0x600004077d50_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab8920 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004048900_0 .net8 "Bitline1", 0 0, p0x7fcf32d6da38;  1 drivers, strength-aware
v0x600004048990_0 .net8 "Bitline2", 0 0, p0x7fcf32d6da68;  1 drivers, strength-aware
v0x600004048a20_0 .net "D", 0 0, L_0x600000281e00;  1 drivers
v0x600004048ab0_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x600004048b40_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x600004048bd0_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x600004048c60_0 .net *"_ivl_0", 0 0, L_0x600000227f20;  1 drivers
o0x7fcf32d6dac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004048cf0_0 name=_ivl_2
v0x600004048d80_0 .net *"_ivl_6", 0 0, L_0x6000002800a0;  1 drivers
o0x7fcf32d6db28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004048e10_0 name=_ivl_8
v0x600004048ea0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004048f30_0 .net "dffOut", 0 0, v0x6000040487e0_0;  1 drivers
v0x600004048fc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000227f20 .functor MUXZ 1, v0x6000040487e0_0, L_0x600000281e00, L_0x600000299180, C4<>;
L_0x600000280000 .functor MUXZ 1, o0x7fcf32d6dac8, L_0x600000227f20, L_0x600000299b80, C4<>;
L_0x6000002800a0 .functor MUXZ 1, v0x6000040487e0_0, L_0x600000281e00, L_0x600000299180, C4<>;
L_0x600000280140 .functor MUXZ 1, o0x7fcf32d6db28, L_0x6000002800a0, L_0x60000029a580, C4<>;
S_0x7fcf32ab8a90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab8920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040485a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004048630_0 .net "d", 0 0, L_0x600000281e00;  alias, 1 drivers
v0x6000040486c0_0 .net "q", 0 0, v0x6000040487e0_0;  alias, 1 drivers
v0x600004048750_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040487e0_0 .var "state", 0 0;
v0x600004048870_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab8c00 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040493b0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6de58;  1 drivers, strength-aware
v0x600004049440_0 .net8 "Bitline2", 0 0, p0x7fcf32d6de88;  1 drivers, strength-aware
v0x6000040494d0_0 .net "D", 0 0, L_0x600000281ea0;  1 drivers
v0x600004049560_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x6000040495f0_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x600004049680_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x600004049710_0 .net *"_ivl_0", 0 0, L_0x6000002801e0;  1 drivers
o0x7fcf32d6dee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040497a0_0 name=_ivl_2
v0x600004049830_0 .net *"_ivl_6", 0 0, L_0x600000280320;  1 drivers
o0x7fcf32d6df48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040498c0_0 name=_ivl_8
v0x600004049950_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040499e0_0 .net "dffOut", 0 0, v0x600004049290_0;  1 drivers
v0x600004049a70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002801e0 .functor MUXZ 1, v0x600004049290_0, L_0x600000281ea0, L_0x600000299180, C4<>;
L_0x600000280280 .functor MUXZ 1, o0x7fcf32d6dee8, L_0x6000002801e0, L_0x600000299b80, C4<>;
L_0x600000280320 .functor MUXZ 1, v0x600004049290_0, L_0x600000281ea0, L_0x600000299180, C4<>;
L_0x6000002803c0 .functor MUXZ 1, o0x7fcf32d6df48, L_0x600000280320, L_0x60000029a580, C4<>;
S_0x7fcf32ab8d70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab8c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004049050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040490e0_0 .net "d", 0 0, L_0x600000281ea0;  alias, 1 drivers
v0x600004049170_0 .net "q", 0 0, v0x600004049290_0;  alias, 1 drivers
v0x600004049200_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004049290_0 .var "state", 0 0;
v0x600004049320_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab8ee0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004049e60_0 .net8 "Bitline1", 0 0, p0x7fcf32d6e278;  1 drivers, strength-aware
v0x600004049ef0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6e2a8;  1 drivers, strength-aware
v0x600004049f80_0 .net "D", 0 0, L_0x600000281f40;  1 drivers
v0x60000404a010_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404a0a0_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404a130_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404a1c0_0 .net *"_ivl_0", 0 0, L_0x600000280460;  1 drivers
o0x7fcf32d6e308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404a250_0 name=_ivl_2
v0x60000404a2e0_0 .net *"_ivl_6", 0 0, L_0x6000002805a0;  1 drivers
o0x7fcf32d6e368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404a370_0 name=_ivl_8
v0x60000404a400_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404a490_0 .net "dffOut", 0 0, v0x600004049d40_0;  1 drivers
v0x60000404a520_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000280460 .functor MUXZ 1, v0x600004049d40_0, L_0x600000281f40, L_0x600000299180, C4<>;
L_0x600000280500 .functor MUXZ 1, o0x7fcf32d6e308, L_0x600000280460, L_0x600000299b80, C4<>;
L_0x6000002805a0 .functor MUXZ 1, v0x600004049d40_0, L_0x600000281f40, L_0x600000299180, C4<>;
L_0x600000280640 .functor MUXZ 1, o0x7fcf32d6e368, L_0x6000002805a0, L_0x60000029a580, C4<>;
S_0x7fcf32ab9050 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab8ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004049b00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004049b90_0 .net "d", 0 0, L_0x600000281f40;  alias, 1 drivers
v0x600004049c20_0 .net "q", 0 0, v0x600004049d40_0;  alias, 1 drivers
v0x600004049cb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004049d40_0 .var "state", 0 0;
v0x600004049dd0_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab91c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404a910_0 .net8 "Bitline1", 0 0, p0x7fcf32d6e698;  1 drivers, strength-aware
v0x60000404a9a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6e6c8;  1 drivers, strength-aware
v0x60000404aa30_0 .net "D", 0 0, L_0x600000281fe0;  1 drivers
v0x60000404aac0_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404ab50_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404abe0_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404ac70_0 .net *"_ivl_0", 0 0, L_0x6000002806e0;  1 drivers
o0x7fcf32d6e728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404ad00_0 name=_ivl_2
v0x60000404ad90_0 .net *"_ivl_6", 0 0, L_0x600000280820;  1 drivers
o0x7fcf32d6e788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404ae20_0 name=_ivl_8
v0x60000404aeb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404af40_0 .net "dffOut", 0 0, v0x60000404a7f0_0;  1 drivers
v0x60000404afd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002806e0 .functor MUXZ 1, v0x60000404a7f0_0, L_0x600000281fe0, L_0x600000299180, C4<>;
L_0x600000280780 .functor MUXZ 1, o0x7fcf32d6e728, L_0x6000002806e0, L_0x600000299b80, C4<>;
L_0x600000280820 .functor MUXZ 1, v0x60000404a7f0_0, L_0x600000281fe0, L_0x600000299180, C4<>;
L_0x6000002808c0 .functor MUXZ 1, o0x7fcf32d6e788, L_0x600000280820, L_0x60000029a580, C4<>;
S_0x7fcf32ab9330 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab91c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404a5b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404a640_0 .net "d", 0 0, L_0x600000281fe0;  alias, 1 drivers
v0x60000404a6d0_0 .net "q", 0 0, v0x60000404a7f0_0;  alias, 1 drivers
v0x60000404a760_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404a7f0_0 .var "state", 0 0;
v0x60000404a880_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab96a0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404b3c0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6eab8;  1 drivers, strength-aware
v0x60000404b450_0 .net8 "Bitline2", 0 0, p0x7fcf32d6eae8;  1 drivers, strength-aware
v0x60000404b4e0_0 .net "D", 0 0, L_0x600000282080;  1 drivers
v0x60000404b570_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404b600_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404b690_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404b720_0 .net *"_ivl_0", 0 0, L_0x600000280960;  1 drivers
o0x7fcf32d6eb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404b7b0_0 name=_ivl_2
v0x60000404b840_0 .net *"_ivl_6", 0 0, L_0x600000280aa0;  1 drivers
o0x7fcf32d6eba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404b8d0_0 name=_ivl_8
v0x60000404b960_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404b9f0_0 .net "dffOut", 0 0, v0x60000404b2a0_0;  1 drivers
v0x60000404ba80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000280960 .functor MUXZ 1, v0x60000404b2a0_0, L_0x600000282080, L_0x600000299180, C4<>;
L_0x600000280a00 .functor MUXZ 1, o0x7fcf32d6eb48, L_0x600000280960, L_0x600000299b80, C4<>;
L_0x600000280aa0 .functor MUXZ 1, v0x60000404b2a0_0, L_0x600000282080, L_0x600000299180, C4<>;
L_0x600000280b40 .functor MUXZ 1, o0x7fcf32d6eba8, L_0x600000280aa0, L_0x60000029a580, C4<>;
S_0x7fcf32ab9810 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab96a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404b060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404b0f0_0 .net "d", 0 0, L_0x600000282080;  alias, 1 drivers
v0x60000404b180_0 .net "q", 0 0, v0x60000404b2a0_0;  alias, 1 drivers
v0x60000404b210_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404b2a0_0 .var "state", 0 0;
v0x60000404b330_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab9980 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404be70_0 .net8 "Bitline1", 0 0, p0x7fcf32d6eed8;  1 drivers, strength-aware
v0x60000404bf00_0 .net8 "Bitline2", 0 0, p0x7fcf32d6ef08;  1 drivers, strength-aware
v0x60000404c000_0 .net "D", 0 0, L_0x600000282120;  1 drivers
v0x60000404c090_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404c120_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404c1b0_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404c240_0 .net *"_ivl_0", 0 0, L_0x600000280be0;  1 drivers
o0x7fcf32d6ef68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404c2d0_0 name=_ivl_2
v0x60000404c360_0 .net *"_ivl_6", 0 0, L_0x600000280d20;  1 drivers
o0x7fcf32d6efc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404c3f0_0 name=_ivl_8
v0x60000404c480_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404c510_0 .net "dffOut", 0 0, v0x60000404bd50_0;  1 drivers
v0x60000404c5a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000280be0 .functor MUXZ 1, v0x60000404bd50_0, L_0x600000282120, L_0x600000299180, C4<>;
L_0x600000280c80 .functor MUXZ 1, o0x7fcf32d6ef68, L_0x600000280be0, L_0x600000299b80, C4<>;
L_0x600000280d20 .functor MUXZ 1, v0x60000404bd50_0, L_0x600000282120, L_0x600000299180, C4<>;
L_0x600000280dc0 .functor MUXZ 1, o0x7fcf32d6efc8, L_0x600000280d20, L_0x60000029a580, C4<>;
S_0x7fcf32ab9af0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab9980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404bb10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404bba0_0 .net "d", 0 0, L_0x600000282120;  alias, 1 drivers
v0x60000404bc30_0 .net "q", 0 0, v0x60000404bd50_0;  alias, 1 drivers
v0x60000404bcc0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404bd50_0 .var "state", 0 0;
v0x60000404bde0_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab9c60 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404c990_0 .net8 "Bitline1", 0 0, p0x7fcf32d6f2f8;  1 drivers, strength-aware
v0x60000404ca20_0 .net8 "Bitline2", 0 0, p0x7fcf32d6f328;  1 drivers, strength-aware
v0x60000404cab0_0 .net "D", 0 0, L_0x6000002821c0;  1 drivers
v0x60000404cb40_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404cbd0_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404cc60_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404ccf0_0 .net *"_ivl_0", 0 0, L_0x600000280e60;  1 drivers
o0x7fcf32d6f388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404cd80_0 name=_ivl_2
v0x60000404ce10_0 .net *"_ivl_6", 0 0, L_0x600000280fa0;  1 drivers
o0x7fcf32d6f3e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404cea0_0 name=_ivl_8
v0x60000404cf30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404cfc0_0 .net "dffOut", 0 0, v0x60000404c870_0;  1 drivers
v0x60000404d050_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000280e60 .functor MUXZ 1, v0x60000404c870_0, L_0x6000002821c0, L_0x600000299180, C4<>;
L_0x600000280f00 .functor MUXZ 1, o0x7fcf32d6f388, L_0x600000280e60, L_0x600000299b80, C4<>;
L_0x600000280fa0 .functor MUXZ 1, v0x60000404c870_0, L_0x6000002821c0, L_0x600000299180, C4<>;
L_0x600000281040 .functor MUXZ 1, o0x7fcf32d6f3e8, L_0x600000280fa0, L_0x60000029a580, C4<>;
S_0x7fcf32ab9dd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab9c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404c630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404c6c0_0 .net "d", 0 0, L_0x6000002821c0;  alias, 1 drivers
v0x60000404c750_0 .net "q", 0 0, v0x60000404c870_0;  alias, 1 drivers
v0x60000404c7e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404c870_0 .var "state", 0 0;
v0x60000404c900_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab9f40 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404d440_0 .net8 "Bitline1", 0 0, p0x7fcf32d6f718;  1 drivers, strength-aware
v0x60000404d4d0_0 .net8 "Bitline2", 0 0, p0x7fcf32d6f748;  1 drivers, strength-aware
v0x60000404d560_0 .net "D", 0 0, L_0x600000282260;  1 drivers
v0x60000404d5f0_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404d680_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404d710_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404d7a0_0 .net *"_ivl_0", 0 0, L_0x6000002810e0;  1 drivers
o0x7fcf32d6f7a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404d830_0 name=_ivl_2
v0x60000404d8c0_0 .net *"_ivl_6", 0 0, L_0x600000281220;  1 drivers
o0x7fcf32d6f808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404d950_0 name=_ivl_8
v0x60000404d9e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404da70_0 .net "dffOut", 0 0, v0x60000404d320_0;  1 drivers
v0x60000404db00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002810e0 .functor MUXZ 1, v0x60000404d320_0, L_0x600000282260, L_0x600000299180, C4<>;
L_0x600000281180 .functor MUXZ 1, o0x7fcf32d6f7a8, L_0x6000002810e0, L_0x600000299b80, C4<>;
L_0x600000281220 .functor MUXZ 1, v0x60000404d320_0, L_0x600000282260, L_0x600000299180, C4<>;
L_0x6000002812c0 .functor MUXZ 1, o0x7fcf32d6f808, L_0x600000281220, L_0x60000029a580, C4<>;
S_0x7fcf32aba0b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ab9f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404d0e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404d170_0 .net "d", 0 0, L_0x600000282260;  alias, 1 drivers
v0x60000404d200_0 .net "q", 0 0, v0x60000404d320_0;  alias, 1 drivers
v0x60000404d290_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404d320_0 .var "state", 0 0;
v0x60000404d3b0_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32aba220 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404def0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6fb38;  1 drivers, strength-aware
v0x60000404df80_0 .net8 "Bitline2", 0 0, p0x7fcf32d6fb68;  1 drivers, strength-aware
v0x60000404e010_0 .net "D", 0 0, L_0x600000282300;  1 drivers
v0x60000404e0a0_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404e130_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404e1c0_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404e250_0 .net *"_ivl_0", 0 0, L_0x600000281360;  1 drivers
o0x7fcf32d6fbc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404e2e0_0 name=_ivl_2
v0x60000404e370_0 .net *"_ivl_6", 0 0, L_0x6000002814a0;  1 drivers
o0x7fcf32d6fc28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404e400_0 name=_ivl_8
v0x60000404e490_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404e520_0 .net "dffOut", 0 0, v0x60000404ddd0_0;  1 drivers
v0x60000404e5b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000281360 .functor MUXZ 1, v0x60000404ddd0_0, L_0x600000282300, L_0x600000299180, C4<>;
L_0x600000281400 .functor MUXZ 1, o0x7fcf32d6fbc8, L_0x600000281360, L_0x600000299b80, C4<>;
L_0x6000002814a0 .functor MUXZ 1, v0x60000404ddd0_0, L_0x600000282300, L_0x600000299180, C4<>;
L_0x600000281540 .functor MUXZ 1, o0x7fcf32d6fc28, L_0x6000002814a0, L_0x60000029a580, C4<>;
S_0x7fcf32aba390 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aba220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404db90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404dc20_0 .net "d", 0 0, L_0x600000282300;  alias, 1 drivers
v0x60000404dcb0_0 .net "q", 0 0, v0x60000404ddd0_0;  alias, 1 drivers
v0x60000404dd40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404ddd0_0 .var "state", 0 0;
v0x60000404de60_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32aba500 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404e9a0_0 .net8 "Bitline1", 0 0, p0x7fcf32d6ff58;  1 drivers, strength-aware
v0x60000404ea30_0 .net8 "Bitline2", 0 0, p0x7fcf32d6ff88;  1 drivers, strength-aware
v0x60000404eac0_0 .net "D", 0 0, L_0x6000002823a0;  1 drivers
v0x60000404eb50_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404ebe0_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404ec70_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404ed00_0 .net *"_ivl_0", 0 0, L_0x6000002815e0;  1 drivers
o0x7fcf32d6ffe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404ed90_0 name=_ivl_2
v0x60000404ee20_0 .net *"_ivl_6", 0 0, L_0x600000281720;  1 drivers
o0x7fcf32d70048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404eeb0_0 name=_ivl_8
v0x60000404ef40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404efd0_0 .net "dffOut", 0 0, v0x60000404e880_0;  1 drivers
v0x60000404f060_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002815e0 .functor MUXZ 1, v0x60000404e880_0, L_0x6000002823a0, L_0x600000299180, C4<>;
L_0x600000281680 .functor MUXZ 1, o0x7fcf32d6ffe8, L_0x6000002815e0, L_0x600000299b80, C4<>;
L_0x600000281720 .functor MUXZ 1, v0x60000404e880_0, L_0x6000002823a0, L_0x600000299180, C4<>;
L_0x6000002817c0 .functor MUXZ 1, o0x7fcf32d70048, L_0x600000281720, L_0x60000029a580, C4<>;
S_0x7fcf32aba670 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aba500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404e640_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404e6d0_0 .net "d", 0 0, L_0x6000002823a0;  alias, 1 drivers
v0x60000404e760_0 .net "q", 0 0, v0x60000404e880_0;  alias, 1 drivers
v0x60000404e7f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404e880_0 .var "state", 0 0;
v0x60000404e910_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32aba7e0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000404f450_0 .net8 "Bitline1", 0 0, p0x7fcf32d70378;  1 drivers, strength-aware
v0x60000404f4e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d703a8;  1 drivers, strength-aware
v0x60000404f570_0 .net "D", 0 0, L_0x600000282440;  1 drivers
v0x60000404f600_0 .net "ReadEnable1", 0 0, L_0x600000299b80;  alias, 1 drivers
v0x60000404f690_0 .net "ReadEnable2", 0 0, L_0x60000029a580;  alias, 1 drivers
v0x60000404f720_0 .net "WriteEnable", 0 0, L_0x600000299180;  alias, 1 drivers
v0x60000404f7b0_0 .net *"_ivl_0", 0 0, L_0x600000281860;  1 drivers
o0x7fcf32d70408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404f840_0 name=_ivl_2
v0x60000404f8d0_0 .net *"_ivl_6", 0 0, L_0x6000002819a0;  1 drivers
o0x7fcf32d70468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000404f960_0 name=_ivl_8
v0x60000404f9f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404fa80_0 .net "dffOut", 0 0, v0x60000404f330_0;  1 drivers
v0x60000404fb10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000281860 .functor MUXZ 1, v0x60000404f330_0, L_0x600000282440, L_0x600000299180, C4<>;
L_0x600000281900 .functor MUXZ 1, o0x7fcf32d70408, L_0x600000281860, L_0x600000299b80, C4<>;
L_0x6000002819a0 .functor MUXZ 1, v0x60000404f330_0, L_0x600000282440, L_0x600000299180, C4<>;
L_0x600000281a40 .functor MUXZ 1, o0x7fcf32d70468, L_0x6000002819a0, L_0x60000029a580, C4<>;
S_0x7fcf32aba950 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32aba7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000404f0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000404f180_0 .net "d", 0 0, L_0x600000282440;  alias, 1 drivers
v0x60000404f210_0 .net "q", 0 0, v0x60000404f330_0;  alias, 1 drivers
v0x60000404f2a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000404f330_0 .var "state", 0 0;
v0x60000404f3c0_0 .net "wen", 0 0, L_0x600000299180;  alias, 1 drivers
S_0x7fcf32ab94a0 .scope module, "regArray[14]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000405ac70_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x60000405ad00_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x60000405ad90_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x60000405ae20_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  1 drivers
v0x60000405aeb0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  1 drivers
v0x60000405af40_0 .net "WriteReg", 0 0, L_0x600000299220;  1 drivers
v0x60000405afd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405b060_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000284d20 .part L_0x600000578140, 0, 1;
L_0x600000284dc0 .part L_0x600000578140, 1, 1;
L_0x600000284e60 .part L_0x600000578140, 2, 1;
L_0x600000284f00 .part L_0x600000578140, 3, 1;
L_0x600000284fa0 .part L_0x600000578140, 4, 1;
L_0x600000285040 .part L_0x600000578140, 5, 1;
L_0x6000002850e0 .part L_0x600000578140, 6, 1;
L_0x600000285180 .part L_0x600000578140, 7, 1;
L_0x600000285220 .part L_0x600000578140, 8, 1;
L_0x6000002852c0 .part L_0x600000578140, 9, 1;
L_0x600000285360 .part L_0x600000578140, 10, 1;
L_0x600000285400 .part L_0x600000578140, 11, 1;
L_0x6000002854a0 .part L_0x600000578140, 12, 1;
L_0x600000285540 .part L_0x600000578140, 13, 1;
L_0x6000002855e0 .part L_0x600000578140, 14, 1;
L_0x600000285680 .part L_0x600000578140, 15, 1;
p0x7fcf32d70948 .port I0x600003206120, L_0x600000282580;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d70948;
p0x7fcf32d70dc8 .port I0x600003206120, L_0x600000282800;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d70dc8;
p0x7fcf32d711e8 .port I0x600003206120, L_0x600000282a80;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d711e8;
p0x7fcf32d71608 .port I0x600003206120, L_0x600000282d00;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d71608;
p0x7fcf32d71a28 .port I0x600003206120, L_0x600000282f80;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d71a28;
p0x7fcf32d71e48 .port I0x600003206120, L_0x600000283200;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d71e48;
p0x7fcf32d72268 .port I0x600003206120, L_0x600000283480;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d72268;
p0x7fcf32d72688 .port I0x600003206120, L_0x600000283700;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d72688;
p0x7fcf32d72aa8 .port I0x600003206120, L_0x600000283980;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d72aa8;
p0x7fcf32d72ec8 .port I0x600003206120, L_0x600000283c00;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d72ec8;
p0x7fcf32d732e8 .port I0x600003206120, L_0x600000283e80;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d732e8;
p0x7fcf32d73708 .port I0x600003206120, L_0x600000284140;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d73708;
p0x7fcf32d73b28 .port I0x600003206120, L_0x6000002843c0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d73b28;
p0x7fcf32d73f48 .port I0x600003206120, L_0x600000284640;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d73f48;
p0x7fcf32d74368 .port I0x600003206120, L_0x6000002848c0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d74368;
p0x7fcf32d74788 .port I0x600003206120, L_0x600000284b40;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d74788;
p0x7fcf32d70978 .port I0x60000321dfe0, L_0x6000002826c0;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d70978;
p0x7fcf32d70df8 .port I0x60000321dfe0, L_0x600000282940;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d70df8;
p0x7fcf32d71218 .port I0x60000321dfe0, L_0x600000282bc0;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d71218;
p0x7fcf32d71638 .port I0x60000321dfe0, L_0x600000282e40;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d71638;
p0x7fcf32d71a58 .port I0x60000321dfe0, L_0x6000002830c0;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d71a58;
p0x7fcf32d71e78 .port I0x60000321dfe0, L_0x600000283340;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d71e78;
p0x7fcf32d72298 .port I0x60000321dfe0, L_0x6000002835c0;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d72298;
p0x7fcf32d726b8 .port I0x60000321dfe0, L_0x600000283840;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d726b8;
p0x7fcf32d72ad8 .port I0x60000321dfe0, L_0x600000283ac0;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d72ad8;
p0x7fcf32d72ef8 .port I0x60000321dfe0, L_0x600000283d40;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d72ef8;
p0x7fcf32d73318 .port I0x60000321dfe0, L_0x600000284000;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d73318;
p0x7fcf32d73738 .port I0x60000321dfe0, L_0x600000284280;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d73738;
p0x7fcf32d73b58 .port I0x60000321dfe0, L_0x600000284500;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d73b58;
p0x7fcf32d73f78 .port I0x60000321dfe0, L_0x600000284780;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d73f78;
p0x7fcf32d74398 .port I0x60000321dfe0, L_0x600000284a00;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d74398;
p0x7fcf32d747b8 .port I0x60000321dfe0, L_0x600000284c80;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d747b8;
S_0x7fcf32abaec0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040403f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d70948;  1 drivers, strength-aware
v0x600004040480_0 .net8 "Bitline2", 0 0, p0x7fcf32d70978;  1 drivers, strength-aware
v0x600004040510_0 .net "D", 0 0, L_0x600000284d20;  1 drivers
v0x6000040405a0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004040630_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x6000040406c0_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004040750_0 .net *"_ivl_0", 0 0, L_0x6000002824e0;  1 drivers
o0x7fcf32d70a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040407e0_0 name=_ivl_2
v0x600004040870_0 .net *"_ivl_6", 0 0, L_0x600000282620;  1 drivers
o0x7fcf32d70a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004040900_0 name=_ivl_8
v0x600004040990_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004040a20_0 .net "dffOut", 0 0, v0x6000040402d0_0;  1 drivers
v0x600004040ab0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002824e0 .functor MUXZ 1, v0x6000040402d0_0, L_0x600000284d20, L_0x600000299220, C4<>;
L_0x600000282580 .functor MUXZ 1, o0x7fcf32d70a38, L_0x6000002824e0, L_0x600000299c20, C4<>;
L_0x600000282620 .functor MUXZ 1, v0x6000040402d0_0, L_0x600000284d20, L_0x600000299220, C4<>;
L_0x6000002826c0 .functor MUXZ 1, o0x7fcf32d70a98, L_0x600000282620, L_0x60000029a620, C4<>;
S_0x7fcf32abb030 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abaec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004040090_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004040120_0 .net "d", 0 0, L_0x600000284d20;  alias, 1 drivers
v0x6000040401b0_0 .net "q", 0 0, v0x6000040402d0_0;  alias, 1 drivers
v0x600004040240_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040402d0_0 .var "state", 0 0;
v0x600004040360_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abb1a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004040ea0_0 .net8 "Bitline1", 0 0, p0x7fcf32d70dc8;  1 drivers, strength-aware
v0x600004040f30_0 .net8 "Bitline2", 0 0, p0x7fcf32d70df8;  1 drivers, strength-aware
v0x600004040fc0_0 .net "D", 0 0, L_0x600000284dc0;  1 drivers
v0x600004041050_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x6000040410e0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004041170_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004041200_0 .net *"_ivl_0", 0 0, L_0x600000282760;  1 drivers
o0x7fcf32d70e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004041290_0 name=_ivl_2
v0x600004041320_0 .net *"_ivl_6", 0 0, L_0x6000002828a0;  1 drivers
o0x7fcf32d70eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040413b0_0 name=_ivl_8
v0x600004041440_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040414d0_0 .net "dffOut", 0 0, v0x600004040d80_0;  1 drivers
v0x600004041560_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000282760 .functor MUXZ 1, v0x600004040d80_0, L_0x600000284dc0, L_0x600000299220, C4<>;
L_0x600000282800 .functor MUXZ 1, o0x7fcf32d70e58, L_0x600000282760, L_0x600000299c20, C4<>;
L_0x6000002828a0 .functor MUXZ 1, v0x600004040d80_0, L_0x600000284dc0, L_0x600000299220, C4<>;
L_0x600000282940 .functor MUXZ 1, o0x7fcf32d70eb8, L_0x6000002828a0, L_0x60000029a620, C4<>;
S_0x7fcf32abb310 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abb1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004040b40_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004040bd0_0 .net "d", 0 0, L_0x600000284dc0;  alias, 1 drivers
v0x600004040c60_0 .net "q", 0 0, v0x600004040d80_0;  alias, 1 drivers
v0x600004040cf0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004040d80_0 .var "state", 0 0;
v0x600004040e10_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abb480 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004041950_0 .net8 "Bitline1", 0 0, p0x7fcf32d711e8;  1 drivers, strength-aware
v0x6000040419e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d71218;  1 drivers, strength-aware
v0x600004041a70_0 .net "D", 0 0, L_0x600000284e60;  1 drivers
v0x600004041b00_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004041b90_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004041c20_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004041cb0_0 .net *"_ivl_0", 0 0, L_0x6000002829e0;  1 drivers
o0x7fcf32d71278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004041d40_0 name=_ivl_2
v0x600004041dd0_0 .net *"_ivl_6", 0 0, L_0x600000282b20;  1 drivers
o0x7fcf32d712d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004041e60_0 name=_ivl_8
v0x600004041ef0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004041f80_0 .net "dffOut", 0 0, v0x600004041830_0;  1 drivers
v0x600004042010_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002829e0 .functor MUXZ 1, v0x600004041830_0, L_0x600000284e60, L_0x600000299220, C4<>;
L_0x600000282a80 .functor MUXZ 1, o0x7fcf32d71278, L_0x6000002829e0, L_0x600000299c20, C4<>;
L_0x600000282b20 .functor MUXZ 1, v0x600004041830_0, L_0x600000284e60, L_0x600000299220, C4<>;
L_0x600000282bc0 .functor MUXZ 1, o0x7fcf32d712d8, L_0x600000282b20, L_0x60000029a620, C4<>;
S_0x7fcf32abb5f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abb480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040415f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004041680_0 .net "d", 0 0, L_0x600000284e60;  alias, 1 drivers
v0x600004041710_0 .net "q", 0 0, v0x600004041830_0;  alias, 1 drivers
v0x6000040417a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004041830_0 .var "state", 0 0;
v0x6000040418c0_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abb760 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004042400_0 .net8 "Bitline1", 0 0, p0x7fcf32d71608;  1 drivers, strength-aware
v0x600004042490_0 .net8 "Bitline2", 0 0, p0x7fcf32d71638;  1 drivers, strength-aware
v0x600004042520_0 .net "D", 0 0, L_0x600000284f00;  1 drivers
v0x6000040425b0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004042640_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x6000040426d0_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004042760_0 .net *"_ivl_0", 0 0, L_0x600000282c60;  1 drivers
o0x7fcf32d71698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040427f0_0 name=_ivl_2
v0x600004042880_0 .net *"_ivl_6", 0 0, L_0x600000282da0;  1 drivers
o0x7fcf32d716f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004042910_0 name=_ivl_8
v0x6000040429a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004042a30_0 .net "dffOut", 0 0, v0x6000040422e0_0;  1 drivers
v0x600004042ac0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000282c60 .functor MUXZ 1, v0x6000040422e0_0, L_0x600000284f00, L_0x600000299220, C4<>;
L_0x600000282d00 .functor MUXZ 1, o0x7fcf32d71698, L_0x600000282c60, L_0x600000299c20, C4<>;
L_0x600000282da0 .functor MUXZ 1, v0x6000040422e0_0, L_0x600000284f00, L_0x600000299220, C4<>;
L_0x600000282e40 .functor MUXZ 1, o0x7fcf32d716f8, L_0x600000282da0, L_0x60000029a620, C4<>;
S_0x7fcf32abb8d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abb760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040420a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004042130_0 .net "d", 0 0, L_0x600000284f00;  alias, 1 drivers
v0x6000040421c0_0 .net "q", 0 0, v0x6000040422e0_0;  alias, 1 drivers
v0x600004042250_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040422e0_0 .var "state", 0 0;
v0x600004042370_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abba40 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004042eb0_0 .net8 "Bitline1", 0 0, p0x7fcf32d71a28;  1 drivers, strength-aware
v0x600004042f40_0 .net8 "Bitline2", 0 0, p0x7fcf32d71a58;  1 drivers, strength-aware
v0x600004042fd0_0 .net "D", 0 0, L_0x600000284fa0;  1 drivers
v0x600004043060_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x6000040430f0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004043180_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004043210_0 .net *"_ivl_0", 0 0, L_0x600000282ee0;  1 drivers
o0x7fcf32d71ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040432a0_0 name=_ivl_2
v0x600004043330_0 .net *"_ivl_6", 0 0, L_0x600000283020;  1 drivers
o0x7fcf32d71b18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040433c0_0 name=_ivl_8
v0x600004043450_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040434e0_0 .net "dffOut", 0 0, v0x600004042d90_0;  1 drivers
v0x600004043570_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000282ee0 .functor MUXZ 1, v0x600004042d90_0, L_0x600000284fa0, L_0x600000299220, C4<>;
L_0x600000282f80 .functor MUXZ 1, o0x7fcf32d71ab8, L_0x600000282ee0, L_0x600000299c20, C4<>;
L_0x600000283020 .functor MUXZ 1, v0x600004042d90_0, L_0x600000284fa0, L_0x600000299220, C4<>;
L_0x6000002830c0 .functor MUXZ 1, o0x7fcf32d71b18, L_0x600000283020, L_0x60000029a620, C4<>;
S_0x7fcf32abbbb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004042b50_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004042be0_0 .net "d", 0 0, L_0x600000284fa0;  alias, 1 drivers
v0x600004042c70_0 .net "q", 0 0, v0x600004042d90_0;  alias, 1 drivers
v0x600004042d00_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004042d90_0 .var "state", 0 0;
v0x600004042e20_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abbd20 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004043960_0 .net8 "Bitline1", 0 0, p0x7fcf32d71e48;  1 drivers, strength-aware
v0x6000040439f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d71e78;  1 drivers, strength-aware
v0x600004043a80_0 .net "D", 0 0, L_0x600000285040;  1 drivers
v0x600004043b10_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004043ba0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004043c30_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004043cc0_0 .net *"_ivl_0", 0 0, L_0x600000283160;  1 drivers
o0x7fcf32d71ed8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004043d50_0 name=_ivl_2
v0x600004043de0_0 .net *"_ivl_6", 0 0, L_0x6000002832a0;  1 drivers
o0x7fcf32d71f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004043e70_0 name=_ivl_8
v0x600004043f00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004044000_0 .net "dffOut", 0 0, v0x600004043840_0;  1 drivers
v0x600004044090_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000283160 .functor MUXZ 1, v0x600004043840_0, L_0x600000285040, L_0x600000299220, C4<>;
L_0x600000283200 .functor MUXZ 1, o0x7fcf32d71ed8, L_0x600000283160, L_0x600000299c20, C4<>;
L_0x6000002832a0 .functor MUXZ 1, v0x600004043840_0, L_0x600000285040, L_0x600000299220, C4<>;
L_0x600000283340 .functor MUXZ 1, o0x7fcf32d71f38, L_0x6000002832a0, L_0x60000029a620, C4<>;
S_0x7fcf32abbe90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abbd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004043600_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004043690_0 .net "d", 0 0, L_0x600000285040;  alias, 1 drivers
v0x600004043720_0 .net "q", 0 0, v0x600004043840_0;  alias, 1 drivers
v0x6000040437b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004043840_0 .var "state", 0 0;
v0x6000040438d0_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abc000 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004044480_0 .net8 "Bitline1", 0 0, p0x7fcf32d72268;  1 drivers, strength-aware
v0x600004044510_0 .net8 "Bitline2", 0 0, p0x7fcf32d72298;  1 drivers, strength-aware
v0x6000040445a0_0 .net "D", 0 0, L_0x6000002850e0;  1 drivers
v0x600004044630_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x6000040446c0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004044750_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x6000040447e0_0 .net *"_ivl_0", 0 0, L_0x6000002833e0;  1 drivers
o0x7fcf32d722f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004044870_0 name=_ivl_2
v0x600004044900_0 .net *"_ivl_6", 0 0, L_0x600000283520;  1 drivers
o0x7fcf32d72358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004044990_0 name=_ivl_8
v0x600004044a20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004044ab0_0 .net "dffOut", 0 0, v0x600004044360_0;  1 drivers
v0x600004044b40_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002833e0 .functor MUXZ 1, v0x600004044360_0, L_0x6000002850e0, L_0x600000299220, C4<>;
L_0x600000283480 .functor MUXZ 1, o0x7fcf32d722f8, L_0x6000002833e0, L_0x600000299c20, C4<>;
L_0x600000283520 .functor MUXZ 1, v0x600004044360_0, L_0x6000002850e0, L_0x600000299220, C4<>;
L_0x6000002835c0 .functor MUXZ 1, o0x7fcf32d72358, L_0x600000283520, L_0x60000029a620, C4<>;
S_0x7fcf32abc170 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abc000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004044120_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040441b0_0 .net "d", 0 0, L_0x6000002850e0;  alias, 1 drivers
v0x600004044240_0 .net "q", 0 0, v0x600004044360_0;  alias, 1 drivers
v0x6000040442d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004044360_0 .var "state", 0 0;
v0x6000040443f0_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abc2e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004044f30_0 .net8 "Bitline1", 0 0, p0x7fcf32d72688;  1 drivers, strength-aware
v0x600004044fc0_0 .net8 "Bitline2", 0 0, p0x7fcf32d726b8;  1 drivers, strength-aware
v0x600004045050_0 .net "D", 0 0, L_0x600000285180;  1 drivers
v0x6000040450e0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004045170_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004045200_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004045290_0 .net *"_ivl_0", 0 0, L_0x600000283660;  1 drivers
o0x7fcf32d72718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004045320_0 name=_ivl_2
v0x6000040453b0_0 .net *"_ivl_6", 0 0, L_0x6000002837a0;  1 drivers
o0x7fcf32d72778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004045440_0 name=_ivl_8
v0x6000040454d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004045560_0 .net "dffOut", 0 0, v0x600004044e10_0;  1 drivers
v0x6000040455f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000283660 .functor MUXZ 1, v0x600004044e10_0, L_0x600000285180, L_0x600000299220, C4<>;
L_0x600000283700 .functor MUXZ 1, o0x7fcf32d72718, L_0x600000283660, L_0x600000299c20, C4<>;
L_0x6000002837a0 .functor MUXZ 1, v0x600004044e10_0, L_0x600000285180, L_0x600000299220, C4<>;
L_0x600000283840 .functor MUXZ 1, o0x7fcf32d72778, L_0x6000002837a0, L_0x60000029a620, C4<>;
S_0x7fcf32abc450 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abc2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004044bd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004044c60_0 .net "d", 0 0, L_0x600000285180;  alias, 1 drivers
v0x600004044cf0_0 .net "q", 0 0, v0x600004044e10_0;  alias, 1 drivers
v0x600004044d80_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004044e10_0 .var "state", 0 0;
v0x600004044ea0_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abc5c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040459e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d72aa8;  1 drivers, strength-aware
v0x600004045a70_0 .net8 "Bitline2", 0 0, p0x7fcf32d72ad8;  1 drivers, strength-aware
v0x600004045b00_0 .net "D", 0 0, L_0x600000285220;  1 drivers
v0x600004045b90_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004045c20_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004045cb0_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004045d40_0 .net *"_ivl_0", 0 0, L_0x6000002838e0;  1 drivers
o0x7fcf32d72b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004045dd0_0 name=_ivl_2
v0x600004045e60_0 .net *"_ivl_6", 0 0, L_0x600000283a20;  1 drivers
o0x7fcf32d72b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004045ef0_0 name=_ivl_8
v0x600004045f80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004046010_0 .net "dffOut", 0 0, v0x6000040458c0_0;  1 drivers
v0x6000040460a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002838e0 .functor MUXZ 1, v0x6000040458c0_0, L_0x600000285220, L_0x600000299220, C4<>;
L_0x600000283980 .functor MUXZ 1, o0x7fcf32d72b38, L_0x6000002838e0, L_0x600000299c20, C4<>;
L_0x600000283a20 .functor MUXZ 1, v0x6000040458c0_0, L_0x600000285220, L_0x600000299220, C4<>;
L_0x600000283ac0 .functor MUXZ 1, o0x7fcf32d72b98, L_0x600000283a20, L_0x60000029a620, C4<>;
S_0x7fcf32abc730 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abc5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004045680_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004045710_0 .net "d", 0 0, L_0x600000285220;  alias, 1 drivers
v0x6000040457a0_0 .net "q", 0 0, v0x6000040458c0_0;  alias, 1 drivers
v0x600004045830_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040458c0_0 .var "state", 0 0;
v0x600004045950_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abcaa0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004046490_0 .net8 "Bitline1", 0 0, p0x7fcf32d72ec8;  1 drivers, strength-aware
v0x600004046520_0 .net8 "Bitline2", 0 0, p0x7fcf32d72ef8;  1 drivers, strength-aware
v0x6000040465b0_0 .net "D", 0 0, L_0x6000002852c0;  1 drivers
v0x600004046640_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x6000040466d0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004046760_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x6000040467f0_0 .net *"_ivl_0", 0 0, L_0x600000283b60;  1 drivers
o0x7fcf32d72f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004046880_0 name=_ivl_2
v0x600004046910_0 .net *"_ivl_6", 0 0, L_0x600000283ca0;  1 drivers
o0x7fcf32d72fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040469a0_0 name=_ivl_8
v0x600004046a30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004046ac0_0 .net "dffOut", 0 0, v0x600004046370_0;  1 drivers
v0x600004046b50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000283b60 .functor MUXZ 1, v0x600004046370_0, L_0x6000002852c0, L_0x600000299220, C4<>;
L_0x600000283c00 .functor MUXZ 1, o0x7fcf32d72f58, L_0x600000283b60, L_0x600000299c20, C4<>;
L_0x600000283ca0 .functor MUXZ 1, v0x600004046370_0, L_0x6000002852c0, L_0x600000299220, C4<>;
L_0x600000283d40 .functor MUXZ 1, o0x7fcf32d72fb8, L_0x600000283ca0, L_0x60000029a620, C4<>;
S_0x7fcf32abcc10 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abcaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004046130_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040461c0_0 .net "d", 0 0, L_0x6000002852c0;  alias, 1 drivers
v0x600004046250_0 .net "q", 0 0, v0x600004046370_0;  alias, 1 drivers
v0x6000040462e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004046370_0 .var "state", 0 0;
v0x600004046400_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abcd80 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004046f40_0 .net8 "Bitline1", 0 0, p0x7fcf32d732e8;  1 drivers, strength-aware
v0x600004046fd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d73318;  1 drivers, strength-aware
v0x600004047060_0 .net "D", 0 0, L_0x600000285360;  1 drivers
v0x6000040470f0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004047180_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004047210_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x6000040472a0_0 .net *"_ivl_0", 0 0, L_0x600000283de0;  1 drivers
o0x7fcf32d73378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004047330_0 name=_ivl_2
v0x6000040473c0_0 .net *"_ivl_6", 0 0, L_0x600000283f20;  1 drivers
o0x7fcf32d733d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004047450_0 name=_ivl_8
v0x6000040474e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004047570_0 .net "dffOut", 0 0, v0x600004046e20_0;  1 drivers
v0x600004047600_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000283de0 .functor MUXZ 1, v0x600004046e20_0, L_0x600000285360, L_0x600000299220, C4<>;
L_0x600000283e80 .functor MUXZ 1, o0x7fcf32d73378, L_0x600000283de0, L_0x600000299c20, C4<>;
L_0x600000283f20 .functor MUXZ 1, v0x600004046e20_0, L_0x600000285360, L_0x600000299220, C4<>;
L_0x600000284000 .functor MUXZ 1, o0x7fcf32d733d8, L_0x600000283f20, L_0x60000029a620, C4<>;
S_0x7fcf32abcef0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abcd80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004046be0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004046c70_0 .net "d", 0 0, L_0x600000285360;  alias, 1 drivers
v0x600004046d00_0 .net "q", 0 0, v0x600004046e20_0;  alias, 1 drivers
v0x600004046d90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004046e20_0 .var "state", 0 0;
v0x600004046eb0_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abd060 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040479f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d73708;  1 drivers, strength-aware
v0x600004047a80_0 .net8 "Bitline2", 0 0, p0x7fcf32d73738;  1 drivers, strength-aware
v0x600004047b10_0 .net "D", 0 0, L_0x600000285400;  1 drivers
v0x600004047ba0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004047c30_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004047cc0_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004047d50_0 .net *"_ivl_0", 0 0, L_0x6000002840a0;  1 drivers
o0x7fcf32d73798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004047de0_0 name=_ivl_2
v0x600004047e70_0 .net *"_ivl_6", 0 0, L_0x6000002841e0;  1 drivers
o0x7fcf32d737f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004047f00_0 name=_ivl_8
v0x600004058000_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004058090_0 .net "dffOut", 0 0, v0x6000040478d0_0;  1 drivers
v0x600004058120_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002840a0 .functor MUXZ 1, v0x6000040478d0_0, L_0x600000285400, L_0x600000299220, C4<>;
L_0x600000284140 .functor MUXZ 1, o0x7fcf32d73798, L_0x6000002840a0, L_0x600000299c20, C4<>;
L_0x6000002841e0 .functor MUXZ 1, v0x6000040478d0_0, L_0x600000285400, L_0x600000299220, C4<>;
L_0x600000284280 .functor MUXZ 1, o0x7fcf32d737f8, L_0x6000002841e0, L_0x60000029a620, C4<>;
S_0x7fcf32abd1d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004047690_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004047720_0 .net "d", 0 0, L_0x600000285400;  alias, 1 drivers
v0x6000040477b0_0 .net "q", 0 0, v0x6000040478d0_0;  alias, 1 drivers
v0x600004047840_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040478d0_0 .var "state", 0 0;
v0x600004047960_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abd340 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004058510_0 .net8 "Bitline1", 0 0, p0x7fcf32d73b28;  1 drivers, strength-aware
v0x6000040585a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d73b58;  1 drivers, strength-aware
v0x600004058630_0 .net "D", 0 0, L_0x6000002854a0;  1 drivers
v0x6000040586c0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004058750_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x6000040587e0_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004058870_0 .net *"_ivl_0", 0 0, L_0x600000284320;  1 drivers
o0x7fcf32d73bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004058900_0 name=_ivl_2
v0x600004058990_0 .net *"_ivl_6", 0 0, L_0x600000284460;  1 drivers
o0x7fcf32d73c18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004058a20_0 name=_ivl_8
v0x600004058ab0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004058b40_0 .net "dffOut", 0 0, v0x6000040583f0_0;  1 drivers
v0x600004058bd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000284320 .functor MUXZ 1, v0x6000040583f0_0, L_0x6000002854a0, L_0x600000299220, C4<>;
L_0x6000002843c0 .functor MUXZ 1, o0x7fcf32d73bb8, L_0x600000284320, L_0x600000299c20, C4<>;
L_0x600000284460 .functor MUXZ 1, v0x6000040583f0_0, L_0x6000002854a0, L_0x600000299220, C4<>;
L_0x600000284500 .functor MUXZ 1, o0x7fcf32d73c18, L_0x600000284460, L_0x60000029a620, C4<>;
S_0x7fcf32abd4b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abd340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040581b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004058240_0 .net "d", 0 0, L_0x6000002854a0;  alias, 1 drivers
v0x6000040582d0_0 .net "q", 0 0, v0x6000040583f0_0;  alias, 1 drivers
v0x600004058360_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040583f0_0 .var "state", 0 0;
v0x600004058480_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abd620 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004058fc0_0 .net8 "Bitline1", 0 0, p0x7fcf32d73f48;  1 drivers, strength-aware
v0x600004059050_0 .net8 "Bitline2", 0 0, p0x7fcf32d73f78;  1 drivers, strength-aware
v0x6000040590e0_0 .net "D", 0 0, L_0x600000285540;  1 drivers
v0x600004059170_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004059200_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004059290_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004059320_0 .net *"_ivl_0", 0 0, L_0x6000002845a0;  1 drivers
o0x7fcf32d73fd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040593b0_0 name=_ivl_2
v0x600004059440_0 .net *"_ivl_6", 0 0, L_0x6000002846e0;  1 drivers
o0x7fcf32d74038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040594d0_0 name=_ivl_8
v0x600004059560_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040595f0_0 .net "dffOut", 0 0, v0x600004058ea0_0;  1 drivers
v0x600004059680_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002845a0 .functor MUXZ 1, v0x600004058ea0_0, L_0x600000285540, L_0x600000299220, C4<>;
L_0x600000284640 .functor MUXZ 1, o0x7fcf32d73fd8, L_0x6000002845a0, L_0x600000299c20, C4<>;
L_0x6000002846e0 .functor MUXZ 1, v0x600004058ea0_0, L_0x600000285540, L_0x600000299220, C4<>;
L_0x600000284780 .functor MUXZ 1, o0x7fcf32d74038, L_0x6000002846e0, L_0x60000029a620, C4<>;
S_0x7fcf32abd790 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abd620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004058c60_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004058cf0_0 .net "d", 0 0, L_0x600000285540;  alias, 1 drivers
v0x600004058d80_0 .net "q", 0 0, v0x600004058ea0_0;  alias, 1 drivers
v0x600004058e10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004058ea0_0 .var "state", 0 0;
v0x600004058f30_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abd900 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004059a70_0 .net8 "Bitline1", 0 0, p0x7fcf32d74368;  1 drivers, strength-aware
v0x600004059b00_0 .net8 "Bitline2", 0 0, p0x7fcf32d74398;  1 drivers, strength-aware
v0x600004059b90_0 .net "D", 0 0, L_0x6000002855e0;  1 drivers
v0x600004059c20_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x600004059cb0_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x600004059d40_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x600004059dd0_0 .net *"_ivl_0", 0 0, L_0x600000284820;  1 drivers
o0x7fcf32d743f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004059e60_0 name=_ivl_2
v0x600004059ef0_0 .net *"_ivl_6", 0 0, L_0x600000284960;  1 drivers
o0x7fcf32d74458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004059f80_0 name=_ivl_8
v0x60000405a010_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405a0a0_0 .net "dffOut", 0 0, v0x600004059950_0;  1 drivers
v0x60000405a130_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000284820 .functor MUXZ 1, v0x600004059950_0, L_0x6000002855e0, L_0x600000299220, C4<>;
L_0x6000002848c0 .functor MUXZ 1, o0x7fcf32d743f8, L_0x600000284820, L_0x600000299c20, C4<>;
L_0x600000284960 .functor MUXZ 1, v0x600004059950_0, L_0x6000002855e0, L_0x600000299220, C4<>;
L_0x600000284a00 .functor MUXZ 1, o0x7fcf32d74458, L_0x600000284960, L_0x60000029a620, C4<>;
S_0x7fcf32abda70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abd900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004059710_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040597a0_0 .net "d", 0 0, L_0x6000002855e0;  alias, 1 drivers
v0x600004059830_0 .net "q", 0 0, v0x600004059950_0;  alias, 1 drivers
v0x6000040598c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004059950_0 .var "state", 0 0;
v0x6000040599e0_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abdbe0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32ab94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405a520_0 .net8 "Bitline1", 0 0, p0x7fcf32d74788;  1 drivers, strength-aware
v0x60000405a5b0_0 .net8 "Bitline2", 0 0, p0x7fcf32d747b8;  1 drivers, strength-aware
v0x60000405a640_0 .net "D", 0 0, L_0x600000285680;  1 drivers
v0x60000405a6d0_0 .net "ReadEnable1", 0 0, L_0x600000299c20;  alias, 1 drivers
v0x60000405a760_0 .net "ReadEnable2", 0 0, L_0x60000029a620;  alias, 1 drivers
v0x60000405a7f0_0 .net "WriteEnable", 0 0, L_0x600000299220;  alias, 1 drivers
v0x60000405a880_0 .net *"_ivl_0", 0 0, L_0x600000284aa0;  1 drivers
o0x7fcf32d74818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405a910_0 name=_ivl_2
v0x60000405a9a0_0 .net *"_ivl_6", 0 0, L_0x600000284be0;  1 drivers
o0x7fcf32d74878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405aa30_0 name=_ivl_8
v0x60000405aac0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405ab50_0 .net "dffOut", 0 0, v0x60000405a400_0;  1 drivers
v0x60000405abe0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000284aa0 .functor MUXZ 1, v0x60000405a400_0, L_0x600000285680, L_0x600000299220, C4<>;
L_0x600000284b40 .functor MUXZ 1, o0x7fcf32d74818, L_0x600000284aa0, L_0x600000299c20, C4<>;
L_0x600000284be0 .functor MUXZ 1, v0x60000405a400_0, L_0x600000285680, L_0x600000299220, C4<>;
L_0x600000284c80 .functor MUXZ 1, o0x7fcf32d74878, L_0x600000284be0, L_0x60000029a620, C4<>;
S_0x7fcf32abdd50 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abdbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405a1c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405a250_0 .net "d", 0 0, L_0x600000285680;  alias, 1 drivers
v0x60000405a2e0_0 .net "q", 0 0, v0x60000405a400_0;  alias, 1 drivers
v0x60000405a370_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405a400_0 .var "state", 0 0;
v0x60000405a490_0 .net "wen", 0 0, L_0x600000299220;  alias, 1 drivers
S_0x7fcf32abc8a0 .scope module, "regArray[15]" "Register" 4 24, 5 98 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600004055d40_0 .net8 "Bitline1", 15 0, p0x7fcf32d380b8;  alias, 0 drivers, strength-aware
v0x600004055dd0_0 .net8 "Bitline2", 15 0, p0x7fcf32d380e8;  alias, 0 drivers, strength-aware
v0x600004055e60_0 .net "D", 15 0, L_0x600000578140;  alias, 1 drivers
v0x600004055ef0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  1 drivers
v0x600004055f80_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  1 drivers
v0x600004056010_0 .net "WriteReg", 0 0, L_0x6000002992c0;  1 drivers
v0x6000040560a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004056130_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000287f20 .part L_0x600000578140, 0, 1;
L_0x600000298000 .part L_0x600000578140, 1, 1;
L_0x6000002980a0 .part L_0x600000578140, 2, 1;
L_0x600000298140 .part L_0x600000578140, 3, 1;
L_0x6000002981e0 .part L_0x600000578140, 4, 1;
L_0x600000298280 .part L_0x600000578140, 5, 1;
L_0x600000298320 .part L_0x600000578140, 6, 1;
L_0x6000002983c0 .part L_0x600000578140, 7, 1;
L_0x600000298460 .part L_0x600000578140, 8, 1;
L_0x600000298500 .part L_0x600000578140, 9, 1;
L_0x6000002985a0 .part L_0x600000578140, 10, 1;
L_0x600000298640 .part L_0x600000578140, 11, 1;
L_0x6000002986e0 .part L_0x600000578140, 12, 1;
L_0x600000298780 .part L_0x600000578140, 13, 1;
L_0x600000298820 .part L_0x600000578140, 14, 1;
L_0x6000002988c0 .part L_0x600000578140, 15, 1;
p0x7fcf32d74d58 .port I0x600003206120, L_0x6000002857c0;
 .tranvp 16 1 0, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d74d58;
p0x7fcf32d751d8 .port I0x600003206120, L_0x600000285a40;
 .tranvp 16 1 1, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d751d8;
p0x7fcf32d755f8 .port I0x600003206120, L_0x600000285cc0;
 .tranvp 16 1 2, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d755f8;
p0x7fcf32d75a18 .port I0x600003206120, L_0x600000285f40;
 .tranvp 16 1 3, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d75a18;
p0x7fcf32d75e38 .port I0x600003206120, L_0x6000002861c0;
 .tranvp 16 1 4, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d75e38;
p0x7fcf32d76258 .port I0x600003206120, L_0x600000286440;
 .tranvp 16 1 5, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d76258;
p0x7fcf32d76678 .port I0x600003206120, L_0x6000002866c0;
 .tranvp 16 1 6, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d76678;
p0x7fcf32d76a98 .port I0x600003206120, L_0x600000286940;
 .tranvp 16 1 7, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d76a98;
p0x7fcf32d76eb8 .port I0x600003206120, L_0x600000286bc0;
 .tranvp 16 1 8, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d76eb8;
p0x7fcf32d772d8 .port I0x600003206120, L_0x600000286e40;
 .tranvp 16 1 9, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d772d8;
p0x7fcf32d776f8 .port I0x600003206120, L_0x6000002870c0;
 .tranvp 16 1 10, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d776f8;
p0x7fcf32d77b18 .port I0x600003206120, L_0x600000287340;
 .tranvp 16 1 11, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d77b18;
p0x7fcf32d77f38 .port I0x600003206120, L_0x6000002875c0;
 .tranvp 16 1 12, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d77f38;
p0x7fcf32d78358 .port I0x600003206120, L_0x600000287840;
 .tranvp 16 1 13, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d78358;
p0x7fcf32d78778 .port I0x600003206120, L_0x600000287ac0;
 .tranvp 16 1 14, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d78778;
p0x7fcf32d78b98 .port I0x600003206120, L_0x600000287d40;
 .tranvp 16 1 15, I0x600003206120, p0x7fcf32d380b8 p0x7fcf32d78b98;
p0x7fcf32d74d88 .port I0x60000321dfe0, L_0x600000285900;
 .tranvp 16 1 0, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d74d88;
p0x7fcf32d75208 .port I0x60000321dfe0, L_0x600000285b80;
 .tranvp 16 1 1, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d75208;
p0x7fcf32d75628 .port I0x60000321dfe0, L_0x600000285e00;
 .tranvp 16 1 2, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d75628;
p0x7fcf32d75a48 .port I0x60000321dfe0, L_0x600000286080;
 .tranvp 16 1 3, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d75a48;
p0x7fcf32d75e68 .port I0x60000321dfe0, L_0x600000286300;
 .tranvp 16 1 4, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d75e68;
p0x7fcf32d76288 .port I0x60000321dfe0, L_0x600000286580;
 .tranvp 16 1 5, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d76288;
p0x7fcf32d766a8 .port I0x60000321dfe0, L_0x600000286800;
 .tranvp 16 1 6, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d766a8;
p0x7fcf32d76ac8 .port I0x60000321dfe0, L_0x600000286a80;
 .tranvp 16 1 7, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d76ac8;
p0x7fcf32d76ee8 .port I0x60000321dfe0, L_0x600000286d00;
 .tranvp 16 1 8, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d76ee8;
p0x7fcf32d77308 .port I0x60000321dfe0, L_0x600000286f80;
 .tranvp 16 1 9, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d77308;
p0x7fcf32d77728 .port I0x60000321dfe0, L_0x600000287200;
 .tranvp 16 1 10, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d77728;
p0x7fcf32d77b48 .port I0x60000321dfe0, L_0x600000287480;
 .tranvp 16 1 11, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d77b48;
p0x7fcf32d77f68 .port I0x60000321dfe0, L_0x600000287700;
 .tranvp 16 1 12, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d77f68;
p0x7fcf32d78388 .port I0x60000321dfe0, L_0x600000287980;
 .tranvp 16 1 13, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d78388;
p0x7fcf32d787a8 .port I0x60000321dfe0, L_0x600000287c00;
 .tranvp 16 1 14, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d787a8;
p0x7fcf32d78bc8 .port I0x60000321dfe0, L_0x600000287e80;
 .tranvp 16 1 15, I0x60000321dfe0, p0x7fcf32d380e8 p0x7fcf32d78bc8;
S_0x7fcf32abe2c0 .scope module, "bitArray[0]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405b450_0 .net8 "Bitline1", 0 0, p0x7fcf32d74d58;  1 drivers, strength-aware
v0x60000405b4e0_0 .net8 "Bitline2", 0 0, p0x7fcf32d74d88;  1 drivers, strength-aware
v0x60000405b570_0 .net "D", 0 0, L_0x600000287f20;  1 drivers
v0x60000405b600_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405b690_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405b720_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405b7b0_0 .net *"_ivl_0", 0 0, L_0x600000285720;  1 drivers
o0x7fcf32d74e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405b840_0 name=_ivl_2
v0x60000405b8d0_0 .net *"_ivl_6", 0 0, L_0x600000285860;  1 drivers
o0x7fcf32d74ea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405b960_0 name=_ivl_8
v0x60000405b9f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405ba80_0 .net "dffOut", 0 0, v0x60000405b330_0;  1 drivers
v0x60000405bb10_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000285720 .functor MUXZ 1, v0x60000405b330_0, L_0x600000287f20, L_0x6000002992c0, C4<>;
L_0x6000002857c0 .functor MUXZ 1, o0x7fcf32d74e48, L_0x600000285720, L_0x600000299cc0, C4<>;
L_0x600000285860 .functor MUXZ 1, v0x60000405b330_0, L_0x600000287f20, L_0x6000002992c0, C4<>;
L_0x600000285900 .functor MUXZ 1, o0x7fcf32d74ea8, L_0x600000285860, L_0x60000029a6c0, C4<>;
S_0x7fcf32abe430 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abe2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405b0f0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405b180_0 .net "d", 0 0, L_0x600000287f20;  alias, 1 drivers
v0x60000405b210_0 .net "q", 0 0, v0x60000405b330_0;  alias, 1 drivers
v0x60000405b2a0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405b330_0 .var "state", 0 0;
v0x60000405b3c0_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abe5a0 .scope module, "bitArray[1]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405bf00_0 .net8 "Bitline1", 0 0, p0x7fcf32d751d8;  1 drivers, strength-aware
v0x60000405c000_0 .net8 "Bitline2", 0 0, p0x7fcf32d75208;  1 drivers, strength-aware
v0x60000405c090_0 .net "D", 0 0, L_0x600000298000;  1 drivers
v0x60000405c120_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405c1b0_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405c240_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405c2d0_0 .net *"_ivl_0", 0 0, L_0x6000002859a0;  1 drivers
o0x7fcf32d75268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405c360_0 name=_ivl_2
v0x60000405c3f0_0 .net *"_ivl_6", 0 0, L_0x600000285ae0;  1 drivers
o0x7fcf32d752c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405c480_0 name=_ivl_8
v0x60000405c510_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405c5a0_0 .net "dffOut", 0 0, v0x60000405bde0_0;  1 drivers
v0x60000405c630_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002859a0 .functor MUXZ 1, v0x60000405bde0_0, L_0x600000298000, L_0x6000002992c0, C4<>;
L_0x600000285a40 .functor MUXZ 1, o0x7fcf32d75268, L_0x6000002859a0, L_0x600000299cc0, C4<>;
L_0x600000285ae0 .functor MUXZ 1, v0x60000405bde0_0, L_0x600000298000, L_0x6000002992c0, C4<>;
L_0x600000285b80 .functor MUXZ 1, o0x7fcf32d752c8, L_0x600000285ae0, L_0x60000029a6c0, C4<>;
S_0x7fcf32abe710 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abe5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405bba0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405bc30_0 .net "d", 0 0, L_0x600000298000;  alias, 1 drivers
v0x60000405bcc0_0 .net "q", 0 0, v0x60000405bde0_0;  alias, 1 drivers
v0x60000405bd50_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405bde0_0 .var "state", 0 0;
v0x60000405be70_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abe880 .scope module, "bitArray[2]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405ca20_0 .net8 "Bitline1", 0 0, p0x7fcf32d755f8;  1 drivers, strength-aware
v0x60000405cab0_0 .net8 "Bitline2", 0 0, p0x7fcf32d75628;  1 drivers, strength-aware
v0x60000405cb40_0 .net "D", 0 0, L_0x6000002980a0;  1 drivers
v0x60000405cbd0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405cc60_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405ccf0_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405cd80_0 .net *"_ivl_0", 0 0, L_0x600000285c20;  1 drivers
o0x7fcf32d75688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405ce10_0 name=_ivl_2
v0x60000405cea0_0 .net *"_ivl_6", 0 0, L_0x600000285d60;  1 drivers
o0x7fcf32d756e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405cf30_0 name=_ivl_8
v0x60000405cfc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405d050_0 .net "dffOut", 0 0, v0x60000405c900_0;  1 drivers
v0x60000405d0e0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000285c20 .functor MUXZ 1, v0x60000405c900_0, L_0x6000002980a0, L_0x6000002992c0, C4<>;
L_0x600000285cc0 .functor MUXZ 1, o0x7fcf32d75688, L_0x600000285c20, L_0x600000299cc0, C4<>;
L_0x600000285d60 .functor MUXZ 1, v0x60000405c900_0, L_0x6000002980a0, L_0x6000002992c0, C4<>;
L_0x600000285e00 .functor MUXZ 1, o0x7fcf32d756e8, L_0x600000285d60, L_0x60000029a6c0, C4<>;
S_0x7fcf32abe9f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abe880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405c6c0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405c750_0 .net "d", 0 0, L_0x6000002980a0;  alias, 1 drivers
v0x60000405c7e0_0 .net "q", 0 0, v0x60000405c900_0;  alias, 1 drivers
v0x60000405c870_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405c900_0 .var "state", 0 0;
v0x60000405c990_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abeb60 .scope module, "bitArray[3]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405d4d0_0 .net8 "Bitline1", 0 0, p0x7fcf32d75a18;  1 drivers, strength-aware
v0x60000405d560_0 .net8 "Bitline2", 0 0, p0x7fcf32d75a48;  1 drivers, strength-aware
v0x60000405d5f0_0 .net "D", 0 0, L_0x600000298140;  1 drivers
v0x60000405d680_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405d710_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405d7a0_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405d830_0 .net *"_ivl_0", 0 0, L_0x600000285ea0;  1 drivers
o0x7fcf32d75aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405d8c0_0 name=_ivl_2
v0x60000405d950_0 .net *"_ivl_6", 0 0, L_0x600000285fe0;  1 drivers
o0x7fcf32d75b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405d9e0_0 name=_ivl_8
v0x60000405da70_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405db00_0 .net "dffOut", 0 0, v0x60000405d3b0_0;  1 drivers
v0x60000405db90_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000285ea0 .functor MUXZ 1, v0x60000405d3b0_0, L_0x600000298140, L_0x6000002992c0, C4<>;
L_0x600000285f40 .functor MUXZ 1, o0x7fcf32d75aa8, L_0x600000285ea0, L_0x600000299cc0, C4<>;
L_0x600000285fe0 .functor MUXZ 1, v0x60000405d3b0_0, L_0x600000298140, L_0x6000002992c0, C4<>;
L_0x600000286080 .functor MUXZ 1, o0x7fcf32d75b08, L_0x600000285fe0, L_0x60000029a6c0, C4<>;
S_0x7fcf32abecd0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abeb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405d170_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405d200_0 .net "d", 0 0, L_0x600000298140;  alias, 1 drivers
v0x60000405d290_0 .net "q", 0 0, v0x60000405d3b0_0;  alias, 1 drivers
v0x60000405d320_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405d3b0_0 .var "state", 0 0;
v0x60000405d440_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abee40 .scope module, "bitArray[4]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405df80_0 .net8 "Bitline1", 0 0, p0x7fcf32d75e38;  1 drivers, strength-aware
v0x60000405e010_0 .net8 "Bitline2", 0 0, p0x7fcf32d75e68;  1 drivers, strength-aware
v0x60000405e0a0_0 .net "D", 0 0, L_0x6000002981e0;  1 drivers
v0x60000405e130_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405e1c0_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405e250_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405e2e0_0 .net *"_ivl_0", 0 0, L_0x600000286120;  1 drivers
o0x7fcf32d75ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405e370_0 name=_ivl_2
v0x60000405e400_0 .net *"_ivl_6", 0 0, L_0x600000286260;  1 drivers
o0x7fcf32d75f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405e490_0 name=_ivl_8
v0x60000405e520_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405e5b0_0 .net "dffOut", 0 0, v0x60000405de60_0;  1 drivers
v0x60000405e640_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000286120 .functor MUXZ 1, v0x60000405de60_0, L_0x6000002981e0, L_0x6000002992c0, C4<>;
L_0x6000002861c0 .functor MUXZ 1, o0x7fcf32d75ec8, L_0x600000286120, L_0x600000299cc0, C4<>;
L_0x600000286260 .functor MUXZ 1, v0x60000405de60_0, L_0x6000002981e0, L_0x6000002992c0, C4<>;
L_0x600000286300 .functor MUXZ 1, o0x7fcf32d75f28, L_0x600000286260, L_0x60000029a6c0, C4<>;
S_0x7fcf32abefb0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405dc20_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405dcb0_0 .net "d", 0 0, L_0x6000002981e0;  alias, 1 drivers
v0x60000405dd40_0 .net "q", 0 0, v0x60000405de60_0;  alias, 1 drivers
v0x60000405ddd0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405de60_0 .var "state", 0 0;
v0x60000405def0_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abf120 .scope module, "bitArray[5]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405ea30_0 .net8 "Bitline1", 0 0, p0x7fcf32d76258;  1 drivers, strength-aware
v0x60000405eac0_0 .net8 "Bitline2", 0 0, p0x7fcf32d76288;  1 drivers, strength-aware
v0x60000405eb50_0 .net "D", 0 0, L_0x600000298280;  1 drivers
v0x60000405ebe0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405ec70_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405ed00_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405ed90_0 .net *"_ivl_0", 0 0, L_0x6000002863a0;  1 drivers
o0x7fcf32d762e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405ee20_0 name=_ivl_2
v0x60000405eeb0_0 .net *"_ivl_6", 0 0, L_0x6000002864e0;  1 drivers
o0x7fcf32d76348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405ef40_0 name=_ivl_8
v0x60000405efd0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405f060_0 .net "dffOut", 0 0, v0x60000405e910_0;  1 drivers
v0x60000405f0f0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002863a0 .functor MUXZ 1, v0x60000405e910_0, L_0x600000298280, L_0x6000002992c0, C4<>;
L_0x600000286440 .functor MUXZ 1, o0x7fcf32d762e8, L_0x6000002863a0, L_0x600000299cc0, C4<>;
L_0x6000002864e0 .functor MUXZ 1, v0x60000405e910_0, L_0x600000298280, L_0x6000002992c0, C4<>;
L_0x600000286580 .functor MUXZ 1, o0x7fcf32d76348, L_0x6000002864e0, L_0x60000029a6c0, C4<>;
S_0x7fcf32abf290 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abf120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405e6d0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405e760_0 .net "d", 0 0, L_0x600000298280;  alias, 1 drivers
v0x60000405e7f0_0 .net "q", 0 0, v0x60000405e910_0;  alias, 1 drivers
v0x60000405e880_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405e910_0 .var "state", 0 0;
v0x60000405e9a0_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abf400 .scope module, "bitArray[6]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000405f4e0_0 .net8 "Bitline1", 0 0, p0x7fcf32d76678;  1 drivers, strength-aware
v0x60000405f570_0 .net8 "Bitline2", 0 0, p0x7fcf32d766a8;  1 drivers, strength-aware
v0x60000405f600_0 .net "D", 0 0, L_0x600000298320;  1 drivers
v0x60000405f690_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x60000405f720_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x60000405f7b0_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x60000405f840_0 .net *"_ivl_0", 0 0, L_0x600000286620;  1 drivers
o0x7fcf32d76708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405f8d0_0 name=_ivl_2
v0x60000405f960_0 .net *"_ivl_6", 0 0, L_0x600000286760;  1 drivers
o0x7fcf32d76768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000405f9f0_0 name=_ivl_8
v0x60000405fa80_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405fb10_0 .net "dffOut", 0 0, v0x60000405f3c0_0;  1 drivers
v0x60000405fba0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000286620 .functor MUXZ 1, v0x60000405f3c0_0, L_0x600000298320, L_0x6000002992c0, C4<>;
L_0x6000002866c0 .functor MUXZ 1, o0x7fcf32d76708, L_0x600000286620, L_0x600000299cc0, C4<>;
L_0x600000286760 .functor MUXZ 1, v0x60000405f3c0_0, L_0x600000298320, L_0x6000002992c0, C4<>;
L_0x600000286800 .functor MUXZ 1, o0x7fcf32d76768, L_0x600000286760, L_0x60000029a6c0, C4<>;
S_0x7fcf32abf570 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abf400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405f180_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405f210_0 .net "d", 0 0, L_0x600000298320;  alias, 1 drivers
v0x60000405f2a0_0 .net "q", 0 0, v0x60000405f3c0_0;  alias, 1 drivers
v0x60000405f330_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405f3c0_0 .var "state", 0 0;
v0x60000405f450_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abf6e0 .scope module, "bitArray[7]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004050000_0 .net8 "Bitline1", 0 0, p0x7fcf32d76a98;  1 drivers, strength-aware
v0x600004050090_0 .net8 "Bitline2", 0 0, p0x7fcf32d76ac8;  1 drivers, strength-aware
v0x600004050120_0 .net "D", 0 0, L_0x6000002983c0;  1 drivers
v0x6000040501b0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x600004050240_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x6000040502d0_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x600004050360_0 .net *"_ivl_0", 0 0, L_0x6000002868a0;  1 drivers
o0x7fcf32d76b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040503f0_0 name=_ivl_2
v0x600004050480_0 .net *"_ivl_6", 0 0, L_0x6000002869e0;  1 drivers
o0x7fcf32d76b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004050510_0 name=_ivl_8
v0x6000040505a0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004050630_0 .net "dffOut", 0 0, v0x60000405fe70_0;  1 drivers
v0x6000040506c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002868a0 .functor MUXZ 1, v0x60000405fe70_0, L_0x6000002983c0, L_0x6000002992c0, C4<>;
L_0x600000286940 .functor MUXZ 1, o0x7fcf32d76b28, L_0x6000002868a0, L_0x600000299cc0, C4<>;
L_0x6000002869e0 .functor MUXZ 1, v0x60000405fe70_0, L_0x6000002983c0, L_0x6000002992c0, C4<>;
L_0x600000286a80 .functor MUXZ 1, o0x7fcf32d76b88, L_0x6000002869e0, L_0x60000029a6c0, C4<>;
S_0x7fcf32abf850 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abf6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000405fc30_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x60000405fcc0_0 .net "d", 0 0, L_0x6000002983c0;  alias, 1 drivers
v0x60000405fd50_0 .net "q", 0 0, v0x60000405fe70_0;  alias, 1 drivers
v0x60000405fde0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x60000405fe70_0 .var "state", 0 0;
v0x60000405ff00_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abf9c0 .scope module, "bitArray[8]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004050ab0_0 .net8 "Bitline1", 0 0, p0x7fcf32d76eb8;  1 drivers, strength-aware
v0x600004050b40_0 .net8 "Bitline2", 0 0, p0x7fcf32d76ee8;  1 drivers, strength-aware
v0x600004050bd0_0 .net "D", 0 0, L_0x600000298460;  1 drivers
v0x600004050c60_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x600004050cf0_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x600004050d80_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x600004050e10_0 .net *"_ivl_0", 0 0, L_0x600000286b20;  1 drivers
o0x7fcf32d76f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004050ea0_0 name=_ivl_2
v0x600004050f30_0 .net *"_ivl_6", 0 0, L_0x600000286c60;  1 drivers
o0x7fcf32d76fa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004050fc0_0 name=_ivl_8
v0x600004051050_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040510e0_0 .net "dffOut", 0 0, v0x600004050990_0;  1 drivers
v0x600004051170_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000286b20 .functor MUXZ 1, v0x600004050990_0, L_0x600000298460, L_0x6000002992c0, C4<>;
L_0x600000286bc0 .functor MUXZ 1, o0x7fcf32d76f48, L_0x600000286b20, L_0x600000299cc0, C4<>;
L_0x600000286c60 .functor MUXZ 1, v0x600004050990_0, L_0x600000298460, L_0x6000002992c0, C4<>;
L_0x600000286d00 .functor MUXZ 1, o0x7fcf32d76fa8, L_0x600000286c60, L_0x60000029a6c0, C4<>;
S_0x7fcf32abfb30 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abf9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004050750_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040507e0_0 .net "d", 0 0, L_0x600000298460;  alias, 1 drivers
v0x600004050870_0 .net "q", 0 0, v0x600004050990_0;  alias, 1 drivers
v0x600004050900_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004050990_0 .var "state", 0 0;
v0x600004050a20_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abfea0 .scope module, "bitArray[9]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004051560_0 .net8 "Bitline1", 0 0, p0x7fcf32d772d8;  1 drivers, strength-aware
v0x6000040515f0_0 .net8 "Bitline2", 0 0, p0x7fcf32d77308;  1 drivers, strength-aware
v0x600004051680_0 .net "D", 0 0, L_0x600000298500;  1 drivers
v0x600004051710_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x6000040517a0_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x600004051830_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x6000040518c0_0 .net *"_ivl_0", 0 0, L_0x600000286da0;  1 drivers
o0x7fcf32d77368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004051950_0 name=_ivl_2
v0x6000040519e0_0 .net *"_ivl_6", 0 0, L_0x600000286ee0;  1 drivers
o0x7fcf32d773c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004051a70_0 name=_ivl_8
v0x600004051b00_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004051b90_0 .net "dffOut", 0 0, v0x600004051440_0;  1 drivers
v0x600004051c20_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000286da0 .functor MUXZ 1, v0x600004051440_0, L_0x600000298500, L_0x6000002992c0, C4<>;
L_0x600000286e40 .functor MUXZ 1, o0x7fcf32d77368, L_0x600000286da0, L_0x600000299cc0, C4<>;
L_0x600000286ee0 .functor MUXZ 1, v0x600004051440_0, L_0x600000298500, L_0x6000002992c0, C4<>;
L_0x600000286f80 .functor MUXZ 1, o0x7fcf32d773c8, L_0x600000286ee0, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac0010 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32abfea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004051200_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004051290_0 .net "d", 0 0, L_0x600000298500;  alias, 1 drivers
v0x600004051320_0 .net "q", 0 0, v0x600004051440_0;  alias, 1 drivers
v0x6000040513b0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004051440_0 .var "state", 0 0;
v0x6000040514d0_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32ac0180 .scope module, "bitArray[10]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004052010_0 .net8 "Bitline1", 0 0, p0x7fcf32d776f8;  1 drivers, strength-aware
v0x6000040520a0_0 .net8 "Bitline2", 0 0, p0x7fcf32d77728;  1 drivers, strength-aware
v0x600004052130_0 .net "D", 0 0, L_0x6000002985a0;  1 drivers
v0x6000040521c0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x600004052250_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x6000040522e0_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x600004052370_0 .net *"_ivl_0", 0 0, L_0x600000287020;  1 drivers
o0x7fcf32d77788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004052400_0 name=_ivl_2
v0x600004052490_0 .net *"_ivl_6", 0 0, L_0x600000287160;  1 drivers
o0x7fcf32d777e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004052520_0 name=_ivl_8
v0x6000040525b0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004052640_0 .net "dffOut", 0 0, v0x600004051ef0_0;  1 drivers
v0x6000040526d0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000287020 .functor MUXZ 1, v0x600004051ef0_0, L_0x6000002985a0, L_0x6000002992c0, C4<>;
L_0x6000002870c0 .functor MUXZ 1, o0x7fcf32d77788, L_0x600000287020, L_0x600000299cc0, C4<>;
L_0x600000287160 .functor MUXZ 1, v0x600004051ef0_0, L_0x6000002985a0, L_0x6000002992c0, C4<>;
L_0x600000287200 .functor MUXZ 1, o0x7fcf32d777e8, L_0x600000287160, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac02f0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ac0180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004051cb0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004051d40_0 .net "d", 0 0, L_0x6000002985a0;  alias, 1 drivers
v0x600004051dd0_0 .net "q", 0 0, v0x600004051ef0_0;  alias, 1 drivers
v0x600004051e60_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004051ef0_0 .var "state", 0 0;
v0x600004051f80_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32ac0460 .scope module, "bitArray[11]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004052ac0_0 .net8 "Bitline1", 0 0, p0x7fcf32d77b18;  1 drivers, strength-aware
v0x600004052b50_0 .net8 "Bitline2", 0 0, p0x7fcf32d77b48;  1 drivers, strength-aware
v0x600004052be0_0 .net "D", 0 0, L_0x600000298640;  1 drivers
v0x600004052c70_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x600004052d00_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x600004052d90_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x600004052e20_0 .net *"_ivl_0", 0 0, L_0x6000002872a0;  1 drivers
o0x7fcf32d77ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004052eb0_0 name=_ivl_2
v0x600004052f40_0 .net *"_ivl_6", 0 0, L_0x6000002873e0;  1 drivers
o0x7fcf32d77c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004052fd0_0 name=_ivl_8
v0x600004053060_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040530f0_0 .net "dffOut", 0 0, v0x6000040529a0_0;  1 drivers
v0x600004053180_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002872a0 .functor MUXZ 1, v0x6000040529a0_0, L_0x600000298640, L_0x6000002992c0, C4<>;
L_0x600000287340 .functor MUXZ 1, o0x7fcf32d77ba8, L_0x6000002872a0, L_0x600000299cc0, C4<>;
L_0x6000002873e0 .functor MUXZ 1, v0x6000040529a0_0, L_0x600000298640, L_0x6000002992c0, C4<>;
L_0x600000287480 .functor MUXZ 1, o0x7fcf32d77c08, L_0x6000002873e0, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac05d0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ac0460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004052760_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040527f0_0 .net "d", 0 0, L_0x600000298640;  alias, 1 drivers
v0x600004052880_0 .net "q", 0 0, v0x6000040529a0_0;  alias, 1 drivers
v0x600004052910_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040529a0_0 .var "state", 0 0;
v0x600004052a30_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32ac0740 .scope module, "bitArray[12]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004053570_0 .net8 "Bitline1", 0 0, p0x7fcf32d77f38;  1 drivers, strength-aware
v0x600004053600_0 .net8 "Bitline2", 0 0, p0x7fcf32d77f68;  1 drivers, strength-aware
v0x600004053690_0 .net "D", 0 0, L_0x6000002986e0;  1 drivers
v0x600004053720_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x6000040537b0_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x600004053840_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x6000040538d0_0 .net *"_ivl_0", 0 0, L_0x600000287520;  1 drivers
o0x7fcf32d77fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004053960_0 name=_ivl_2
v0x6000040539f0_0 .net *"_ivl_6", 0 0, L_0x600000287660;  1 drivers
o0x7fcf32d78028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004053a80_0 name=_ivl_8
v0x600004053b10_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004053ba0_0 .net "dffOut", 0 0, v0x600004053450_0;  1 drivers
v0x600004053c30_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000287520 .functor MUXZ 1, v0x600004053450_0, L_0x6000002986e0, L_0x6000002992c0, C4<>;
L_0x6000002875c0 .functor MUXZ 1, o0x7fcf32d77fc8, L_0x600000287520, L_0x600000299cc0, C4<>;
L_0x600000287660 .functor MUXZ 1, v0x600004053450_0, L_0x6000002986e0, L_0x6000002992c0, C4<>;
L_0x600000287700 .functor MUXZ 1, o0x7fcf32d78028, L_0x600000287660, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac08b0 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ac0740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004053210_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040532a0_0 .net "d", 0 0, L_0x6000002986e0;  alias, 1 drivers
v0x600004053330_0 .net "q", 0 0, v0x600004053450_0;  alias, 1 drivers
v0x6000040533c0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004053450_0 .var "state", 0 0;
v0x6000040534e0_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32ac0a20 .scope module, "bitArray[13]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004054090_0 .net8 "Bitline1", 0 0, p0x7fcf32d78358;  1 drivers, strength-aware
v0x600004054120_0 .net8 "Bitline2", 0 0, p0x7fcf32d78388;  1 drivers, strength-aware
v0x6000040541b0_0 .net "D", 0 0, L_0x600000298780;  1 drivers
v0x600004054240_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x6000040542d0_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x600004054360_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x6000040543f0_0 .net *"_ivl_0", 0 0, L_0x6000002877a0;  1 drivers
o0x7fcf32d783e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004054480_0 name=_ivl_2
v0x600004054510_0 .net *"_ivl_6", 0 0, L_0x6000002878e0;  1 drivers
o0x7fcf32d78448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040545a0_0 name=_ivl_8
v0x600004054630_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x6000040546c0_0 .net "dffOut", 0 0, v0x600004053f00_0;  1 drivers
v0x600004054750_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x6000002877a0 .functor MUXZ 1, v0x600004053f00_0, L_0x600000298780, L_0x6000002992c0, C4<>;
L_0x600000287840 .functor MUXZ 1, o0x7fcf32d783e8, L_0x6000002877a0, L_0x600000299cc0, C4<>;
L_0x6000002878e0 .functor MUXZ 1, v0x600004053f00_0, L_0x600000298780, L_0x6000002992c0, C4<>;
L_0x600000287980 .functor MUXZ 1, o0x7fcf32d78448, L_0x6000002878e0, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac0b90 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ac0a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004053cc0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004053d50_0 .net "d", 0 0, L_0x600000298780;  alias, 1 drivers
v0x600004053de0_0 .net "q", 0 0, v0x600004053f00_0;  alias, 1 drivers
v0x600004053e70_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004053f00_0 .var "state", 0 0;
v0x600004054000_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32ac0d00 .scope module, "bitArray[14]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600004054b40_0 .net8 "Bitline1", 0 0, p0x7fcf32d78778;  1 drivers, strength-aware
v0x600004054bd0_0 .net8 "Bitline2", 0 0, p0x7fcf32d787a8;  1 drivers, strength-aware
v0x600004054c60_0 .net "D", 0 0, L_0x600000298820;  1 drivers
v0x600004054cf0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x600004054d80_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x600004054e10_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x600004054ea0_0 .net *"_ivl_0", 0 0, L_0x600000287a20;  1 drivers
o0x7fcf32d78808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004054f30_0 name=_ivl_2
v0x600004054fc0_0 .net *"_ivl_6", 0 0, L_0x600000287b60;  1 drivers
o0x7fcf32d78868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004055050_0 name=_ivl_8
v0x6000040550e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004055170_0 .net "dffOut", 0 0, v0x600004054a20_0;  1 drivers
v0x600004055200_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000287a20 .functor MUXZ 1, v0x600004054a20_0, L_0x600000298820, L_0x6000002992c0, C4<>;
L_0x600000287ac0 .functor MUXZ 1, o0x7fcf32d78808, L_0x600000287a20, L_0x600000299cc0, C4<>;
L_0x600000287b60 .functor MUXZ 1, v0x600004054a20_0, L_0x600000298820, L_0x6000002992c0, C4<>;
L_0x600000287c00 .functor MUXZ 1, o0x7fcf32d78868, L_0x600000287b60, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac0e70 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ac0d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000040547e0_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004054870_0 .net "d", 0 0, L_0x600000298820;  alias, 1 drivers
v0x600004054900_0 .net "q", 0 0, v0x600004054a20_0;  alias, 1 drivers
v0x600004054990_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x600004054a20_0 .var "state", 0 0;
v0x600004054ab0_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32ac0fe0 .scope module, "bitArray[15]" "BitCell" 5 113, 5 31 0, S_0x7fcf32abc8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000040555f0_0 .net8 "Bitline1", 0 0, p0x7fcf32d78b98;  1 drivers, strength-aware
v0x600004055680_0 .net8 "Bitline2", 0 0, p0x7fcf32d78bc8;  1 drivers, strength-aware
v0x600004055710_0 .net "D", 0 0, L_0x6000002988c0;  1 drivers
v0x6000040557a0_0 .net "ReadEnable1", 0 0, L_0x600000299cc0;  alias, 1 drivers
v0x600004055830_0 .net "ReadEnable2", 0 0, L_0x60000029a6c0;  alias, 1 drivers
v0x6000040558c0_0 .net "WriteEnable", 0 0, L_0x6000002992c0;  alias, 1 drivers
v0x600004055950_0 .net *"_ivl_0", 0 0, L_0x600000287ca0;  1 drivers
o0x7fcf32d78c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000040559e0_0 name=_ivl_2
v0x600004055a70_0 .net *"_ivl_6", 0 0, L_0x600000287de0;  1 drivers
o0x7fcf32d78c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600004055b00_0 name=_ivl_8
v0x600004055b90_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004055c20_0 .net "dffOut", 0 0, v0x6000040554d0_0;  1 drivers
v0x600004055cb0_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
L_0x600000287ca0 .functor MUXZ 1, v0x6000040554d0_0, L_0x6000002988c0, L_0x6000002992c0, C4<>;
L_0x600000287d40 .functor MUXZ 1, o0x7fcf32d78c28, L_0x600000287ca0, L_0x600000299cc0, C4<>;
L_0x600000287de0 .functor MUXZ 1, v0x6000040554d0_0, L_0x6000002988c0, L_0x6000002992c0, C4<>;
L_0x600000287e80 .functor MUXZ 1, o0x7fcf32d78c88, L_0x600000287de0, L_0x60000029a6c0, C4<>;
S_0x7fcf32ac1150 .scope module, "floppy" "dff" 5 43, 5 2 0, S_0x7fcf32ac0fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600004055290_0 .net "clk", 0 0, v0x6000040226d0_0;  alias, 1 drivers
v0x600004055320_0 .net "d", 0 0, L_0x6000002988c0;  alias, 1 drivers
v0x6000040553b0_0 .net "q", 0 0, v0x6000040554d0_0;  alias, 1 drivers
v0x600004055440_0 .net "rst", 0 0, L_0x600001826a00;  alias, 1 drivers
v0x6000040554d0_0 .var "state", 0 0;
v0x600004055560_0 .net "wen", 0 0, L_0x6000002992c0;  alias, 1 drivers
S_0x7fcf32abfca0 .scope module, "writeDecoder2" "WriteDecoder_4_16" 4 20, 5 74 0, S_0x7fcf31bf6f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x600001833720 .functor AND 1, L_0x6000002d4fa0, L_0x6000002d5040, C4<1>, C4<1>;
L_0x600001833790 .functor AND 1, L_0x600001833720, L_0x6000002d50e0, C4<1>, C4<1>;
L_0x600001833800 .functor AND 1, L_0x600001833790, L_0x6000002d5180, C4<1>, C4<1>;
L_0x600001833870 .functor AND 1, L_0x600001833800, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x6000018338e0 .functor AND 1, L_0x6000002d5220, L_0x6000002d52c0, C4<1>, C4<1>;
L_0x600001833950 .functor AND 1, L_0x6000018338e0, L_0x6000002d5360, C4<1>, C4<1>;
L_0x6000018339c0 .functor AND 1, L_0x600001833950, L_0x6000002d54a0, C4<1>, C4<1>;
L_0x600001833a30 .functor AND 1, L_0x6000018339c0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001833aa0 .functor AND 1, L_0x6000002d5540, L_0x6000002d55e0, C4<1>, C4<1>;
L_0x600001833b80 .functor AND 1, L_0x600001833aa0, L_0x6000002d5720, C4<1>, C4<1>;
L_0x600001833bf0 .functor AND 1, L_0x600001833b80, L_0x6000002d57c0, C4<1>, C4<1>;
L_0x600001833c60 .functor AND 1, L_0x600001833bf0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001833b10 .functor AND 1, L_0x6000002d5860, L_0x6000002d5900, C4<1>, C4<1>;
L_0x600001833d40 .functor AND 1, L_0x600001833b10, L_0x6000002d5a40, C4<1>, C4<1>;
L_0x600001833db0 .functor AND 1, L_0x600001833d40, L_0x6000002d5c20, C4<1>, C4<1>;
L_0x600001833cd0 .functor AND 1, L_0x600001833db0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001833e20 .functor AND 1, L_0x6000002d5cc0, L_0x6000002d5d60, C4<1>, C4<1>;
L_0x600001833e90 .functor AND 1, L_0x600001833e20, L_0x6000002d5e00, C4<1>, C4<1>;
L_0x600001833f00 .functor AND 1, L_0x600001833e90, L_0x6000002d5ea0, C4<1>, C4<1>;
L_0x600001833f70 .functor AND 1, L_0x600001833f00, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834000 .functor AND 1, L_0x6000002d5fe0, L_0x6000002d6120, C4<1>, C4<1>;
L_0x600001834070 .functor AND 1, L_0x600001834000, L_0x6000002d5f40, C4<1>, C4<1>;
L_0x6000018340e0 .functor AND 1, L_0x600001834070, L_0x6000002d6260, C4<1>, C4<1>;
L_0x600001834150 .functor AND 1, L_0x6000018340e0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x6000018341c0 .functor AND 1, L_0x6000002d6300, L_0x6000002d6440, C4<1>, C4<1>;
L_0x600001834230 .functor AND 1, L_0x6000018341c0, L_0x6000002d6580, C4<1>, C4<1>;
L_0x6000018342a0 .functor AND 1, L_0x600001834230, L_0x6000002d6620, C4<1>, C4<1>;
L_0x600001834310 .functor AND 1, L_0x6000018342a0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834380 .functor AND 1, L_0x6000002d66c0, L_0x6000002d6800, C4<1>, C4<1>;
L_0x6000018343f0 .functor AND 1, L_0x600001834380, L_0x6000002d6940, C4<1>, C4<1>;
L_0x600001834460 .functor AND 1, L_0x6000018343f0, L_0x6000002d6a80, C4<1>, C4<1>;
L_0x6000018344d0 .functor AND 1, L_0x600001834460, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834540 .functor AND 1, L_0x6000002d6bc0, L_0x6000002d6c60, C4<1>, C4<1>;
L_0x6000018345b0 .functor AND 1, L_0x600001834540, L_0x6000002d6d00, C4<1>, C4<1>;
L_0x600001834620 .functor AND 1, L_0x6000018345b0, L_0x6000002d6da0, C4<1>, C4<1>;
L_0x600001834690 .functor AND 1, L_0x600001834620, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834700 .functor AND 1, L_0x6000002d6ee0, L_0x6000002d6f80, C4<1>, C4<1>;
L_0x600001834770 .functor AND 1, L_0x600001834700, L_0x6000002d7020, C4<1>, C4<1>;
L_0x6000018347e0 .functor AND 1, L_0x600001834770, L_0x6000002d7160, C4<1>, C4<1>;
L_0x600001834850 .functor AND 1, L_0x6000018347e0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x6000018348c0 .functor AND 1, L_0x6000002d72a0, L_0x6000002d7340, C4<1>, C4<1>;
L_0x600001834930 .functor AND 1, L_0x6000018348c0, L_0x6000002d7480, C4<1>, C4<1>;
L_0x6000018349a0 .functor AND 1, L_0x600001834930, L_0x6000002d7520, C4<1>, C4<1>;
L_0x600001834a10 .functor AND 1, L_0x6000018349a0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834a80 .functor AND 1, L_0x6000002d7660, L_0x6000002d7700, C4<1>, C4<1>;
L_0x600001834af0 .functor AND 1, L_0x600001834a80, L_0x6000002d7840, C4<1>, C4<1>;
L_0x600001834b60 .functor AND 1, L_0x600001834af0, L_0x6000002d7980, C4<1>, C4<1>;
L_0x600001834bd0 .functor AND 1, L_0x600001834b60, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834c40 .functor AND 1, L_0x6000002d7ac0, L_0x6000002d7c00, C4<1>, C4<1>;
L_0x600001834cb0 .functor AND 1, L_0x600001834c40, L_0x6000002d7ca0, C4<1>, C4<1>;
L_0x600001834d20 .functor AND 1, L_0x600001834cb0, L_0x6000002d7d40, C4<1>, C4<1>;
L_0x600001834d90 .functor AND 1, L_0x600001834d20, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834e00 .functor AND 1, L_0x6000002d7e80, L_0x6000002a8000, C4<1>, C4<1>;
L_0x600001834e70 .functor AND 1, L_0x600001834e00, L_0x6000002a80a0, C4<1>, C4<1>;
L_0x600001834ee0 .functor AND 1, L_0x600001834e70, L_0x6000002a81e0, C4<1>, C4<1>;
L_0x600001834f50 .functor AND 1, L_0x600001834ee0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001834fc0 .functor AND 1, L_0x6000002a8320, L_0x6000002a8460, C4<1>, C4<1>;
L_0x600001835030 .functor AND 1, L_0x600001834fc0, L_0x6000002a85a0, C4<1>, C4<1>;
L_0x6000018350a0 .functor AND 1, L_0x600001835030, L_0x6000002a8640, C4<1>, C4<1>;
L_0x600001835110 .functor AND 1, L_0x6000018350a0, v0x6000003a55f0_0, C4<1>, C4<1>;
L_0x600001835180 .functor AND 1, L_0x6000002a8820, L_0x6000002a8960, C4<1>, C4<1>;
L_0x6000018351f0 .functor AND 1, L_0x600001835180, L_0x6000002a8aa0, C4<1>, C4<1>;
L_0x600001835260 .functor AND 1, L_0x6000018351f0, L_0x6000002a8be0, C4<1>, C4<1>;
L_0x6000018352d0 .functor AND 1, L_0x600001835260, v0x6000003a55f0_0, C4<1>, C4<1>;
v0x6000040561c0_0 .net "RegId", 3 0, L_0x600000564780;  alias, 1 drivers
v0x600004056250_0 .net "Wordline", 15 0, L_0x6000002a86e0;  alias, 1 drivers
v0x6000040562e0_0 .net "WriteReg", 0 0, v0x6000003a55f0_0;  alias, 1 drivers
v0x600004056370_0 .net *"_ivl_103", 0 0, L_0x6000002d5fe0;  1 drivers
v0x600004056400_0 .net *"_ivl_105", 0 0, L_0x6000002d6080;  1 drivers
v0x600004056490_0 .net *"_ivl_107", 0 0, L_0x6000002d6120;  1 drivers
v0x600004056520_0 .net *"_ivl_109", 0 0, L_0x600001834000;  1 drivers
v0x6000040565b0_0 .net *"_ivl_11", 0 0, L_0x600001833790;  1 drivers
v0x600004056640_0 .net *"_ivl_111", 0 0, L_0x6000002d5f40;  1 drivers
v0x6000040566d0_0 .net *"_ivl_113", 0 0, L_0x600001834070;  1 drivers
v0x600004056760_0 .net *"_ivl_115", 0 0, L_0x6000002d61c0;  1 drivers
v0x6000040567f0_0 .net *"_ivl_117", 0 0, L_0x6000002d6260;  1 drivers
v0x600004056880_0 .net *"_ivl_119", 0 0, L_0x6000018340e0;  1 drivers
v0x600004056910_0 .net *"_ivl_121", 0 0, L_0x600001834150;  1 drivers
v0x6000040569a0_0 .net *"_ivl_125", 0 0, L_0x6000002d6300;  1 drivers
v0x600004056a30_0 .net *"_ivl_127", 0 0, L_0x6000002d63a0;  1 drivers
v0x600004056ac0_0 .net *"_ivl_129", 0 0, L_0x6000002d6440;  1 drivers
v0x600004056b50_0 .net *"_ivl_13", 0 0, L_0x6000002d5180;  1 drivers
v0x600004056be0_0 .net *"_ivl_131", 0 0, L_0x6000018341c0;  1 drivers
v0x600004056c70_0 .net *"_ivl_133", 0 0, L_0x6000002d64e0;  1 drivers
v0x600004056d00_0 .net *"_ivl_135", 0 0, L_0x6000002d6580;  1 drivers
v0x600004056d90_0 .net *"_ivl_137", 0 0, L_0x600001834230;  1 drivers
v0x600004056e20_0 .net *"_ivl_139", 0 0, L_0x6000002d6620;  1 drivers
v0x600004056eb0_0 .net *"_ivl_141", 0 0, L_0x6000018342a0;  1 drivers
v0x600004056f40_0 .net *"_ivl_143", 0 0, L_0x600001834310;  1 drivers
v0x600004056fd0_0 .net *"_ivl_147", 0 0, L_0x6000002d66c0;  1 drivers
v0x600004057060_0 .net *"_ivl_149", 0 0, L_0x6000002d6760;  1 drivers
v0x6000040570f0_0 .net *"_ivl_15", 0 0, L_0x600001833800;  1 drivers
v0x600004057180_0 .net *"_ivl_151", 0 0, L_0x6000002d6800;  1 drivers
v0x600004057210_0 .net *"_ivl_153", 0 0, L_0x600001834380;  1 drivers
v0x6000040572a0_0 .net *"_ivl_155", 0 0, L_0x6000002d68a0;  1 drivers
v0x600004057330_0 .net *"_ivl_157", 0 0, L_0x6000002d6940;  1 drivers
v0x6000040573c0_0 .net *"_ivl_159", 0 0, L_0x6000018343f0;  1 drivers
v0x600004057450_0 .net *"_ivl_161", 0 0, L_0x6000002d69e0;  1 drivers
v0x6000040574e0_0 .net *"_ivl_163", 0 0, L_0x6000002d6a80;  1 drivers
v0x600004057570_0 .net *"_ivl_165", 0 0, L_0x600001834460;  1 drivers
v0x600004057600_0 .net *"_ivl_167", 0 0, L_0x6000018344d0;  1 drivers
v0x600004057690_0 .net *"_ivl_17", 0 0, L_0x600001833870;  1 drivers
v0x600004057720_0 .net *"_ivl_171", 0 0, L_0x6000002d6b20;  1 drivers
v0x6000040577b0_0 .net *"_ivl_173", 0 0, L_0x6000002d6bc0;  1 drivers
v0x600004057840_0 .net *"_ivl_175", 0 0, L_0x6000002d6c60;  1 drivers
v0x6000040578d0_0 .net *"_ivl_177", 0 0, L_0x600001834540;  1 drivers
v0x600004057960_0 .net *"_ivl_179", 0 0, L_0x6000002d6d00;  1 drivers
v0x6000040579f0_0 .net *"_ivl_181", 0 0, L_0x6000018345b0;  1 drivers
v0x600004057a80_0 .net *"_ivl_183", 0 0, L_0x6000002d6da0;  1 drivers
v0x600004057b10_0 .net *"_ivl_185", 0 0, L_0x600001834620;  1 drivers
v0x600004057ba0_0 .net *"_ivl_187", 0 0, L_0x600001834690;  1 drivers
v0x600004057c30_0 .net *"_ivl_191", 0 0, L_0x6000002d6e40;  1 drivers
v0x600004057cc0_0 .net *"_ivl_193", 0 0, L_0x6000002d6ee0;  1 drivers
v0x600004057d50_0 .net *"_ivl_195", 0 0, L_0x6000002d6f80;  1 drivers
v0x600004057de0_0 .net *"_ivl_197", 0 0, L_0x600001834700;  1 drivers
v0x600004057e70_0 .net *"_ivl_199", 0 0, L_0x6000002d7020;  1 drivers
v0x600004057f00_0 .net *"_ivl_201", 0 0, L_0x600001834770;  1 drivers
v0x600004028000_0 .net *"_ivl_203", 0 0, L_0x6000002d70c0;  1 drivers
v0x600004028090_0 .net *"_ivl_205", 0 0, L_0x6000002d7160;  1 drivers
v0x600004028120_0 .net *"_ivl_207", 0 0, L_0x6000018347e0;  1 drivers
v0x6000040281b0_0 .net *"_ivl_209", 0 0, L_0x600001834850;  1 drivers
v0x600004028240_0 .net *"_ivl_21", 0 0, L_0x6000002d5220;  1 drivers
v0x6000040282d0_0 .net *"_ivl_213", 0 0, L_0x6000002d7200;  1 drivers
v0x600004028360_0 .net *"_ivl_215", 0 0, L_0x6000002d72a0;  1 drivers
v0x6000040283f0_0 .net *"_ivl_217", 0 0, L_0x6000002d7340;  1 drivers
v0x600004028480_0 .net *"_ivl_219", 0 0, L_0x6000018348c0;  1 drivers
v0x600004028510_0 .net *"_ivl_221", 0 0, L_0x6000002d73e0;  1 drivers
v0x6000040285a0_0 .net *"_ivl_223", 0 0, L_0x6000002d7480;  1 drivers
v0x600004028630_0 .net *"_ivl_225", 0 0, L_0x600001834930;  1 drivers
v0x6000040286c0_0 .net *"_ivl_227", 0 0, L_0x6000002d7520;  1 drivers
v0x600004028750_0 .net *"_ivl_229", 0 0, L_0x6000018349a0;  1 drivers
v0x6000040287e0_0 .net *"_ivl_23", 0 0, L_0x6000002d52c0;  1 drivers
v0x600004028870_0 .net *"_ivl_231", 0 0, L_0x600001834a10;  1 drivers
v0x600004028900_0 .net *"_ivl_235", 0 0, L_0x6000002d75c0;  1 drivers
v0x600004028990_0 .net *"_ivl_237", 0 0, L_0x6000002d7660;  1 drivers
v0x600004028a20_0 .net *"_ivl_239", 0 0, L_0x6000002d7700;  1 drivers
v0x600004028ab0_0 .net *"_ivl_241", 0 0, L_0x600001834a80;  1 drivers
v0x600004028b40_0 .net *"_ivl_243", 0 0, L_0x6000002d77a0;  1 drivers
v0x600004028bd0_0 .net *"_ivl_245", 0 0, L_0x6000002d7840;  1 drivers
v0x600004028c60_0 .net *"_ivl_247", 0 0, L_0x600001834af0;  1 drivers
v0x600004028cf0_0 .net *"_ivl_249", 0 0, L_0x6000002d78e0;  1 drivers
v0x600004028d80_0 .net *"_ivl_25", 0 0, L_0x6000018338e0;  1 drivers
v0x600004028e10_0 .net *"_ivl_251", 0 0, L_0x6000002d7980;  1 drivers
v0x600004028ea0_0 .net *"_ivl_253", 0 0, L_0x600001834b60;  1 drivers
v0x600004028f30_0 .net *"_ivl_255", 0 0, L_0x600001834bd0;  1 drivers
v0x600004028fc0_0 .net *"_ivl_259", 0 0, L_0x6000002d7a20;  1 drivers
v0x600004029050_0 .net *"_ivl_261", 0 0, L_0x6000002d7ac0;  1 drivers
v0x6000040290e0_0 .net *"_ivl_263", 0 0, L_0x6000002d7b60;  1 drivers
v0x600004029170_0 .net *"_ivl_265", 0 0, L_0x6000002d7c00;  1 drivers
v0x600004029200_0 .net *"_ivl_267", 0 0, L_0x600001834c40;  1 drivers
v0x600004029290_0 .net *"_ivl_269", 0 0, L_0x6000002d7ca0;  1 drivers
v0x600004029320_0 .net *"_ivl_27", 0 0, L_0x6000002d5360;  1 drivers
v0x6000040293b0_0 .net *"_ivl_271", 0 0, L_0x600001834cb0;  1 drivers
v0x600004029440_0 .net *"_ivl_273", 0 0, L_0x6000002d7d40;  1 drivers
v0x6000040294d0_0 .net *"_ivl_275", 0 0, L_0x600001834d20;  1 drivers
v0x600004029560_0 .net *"_ivl_277", 0 0, L_0x600001834d90;  1 drivers
v0x6000040295f0_0 .net *"_ivl_281", 0 0, L_0x6000002d7de0;  1 drivers
v0x600004029680_0 .net *"_ivl_283", 0 0, L_0x6000002d7e80;  1 drivers
v0x600004029710_0 .net *"_ivl_285", 0 0, L_0x6000002d7f20;  1 drivers
v0x6000040297a0_0 .net *"_ivl_287", 0 0, L_0x6000002a8000;  1 drivers
v0x600004029830_0 .net *"_ivl_289", 0 0, L_0x600001834e00;  1 drivers
v0x6000040298c0_0 .net *"_ivl_29", 0 0, L_0x600001833950;  1 drivers
v0x600004029950_0 .net *"_ivl_291", 0 0, L_0x6000002a80a0;  1 drivers
v0x6000040299e0_0 .net *"_ivl_293", 0 0, L_0x600001834e70;  1 drivers
v0x600004029a70_0 .net *"_ivl_295", 0 0, L_0x6000002a8140;  1 drivers
v0x600004029b00_0 .net *"_ivl_297", 0 0, L_0x6000002a81e0;  1 drivers
v0x600004029b90_0 .net *"_ivl_299", 0 0, L_0x600001834ee0;  1 drivers
v0x600004029c20_0 .net *"_ivl_3", 0 0, L_0x6000002d4fa0;  1 drivers
v0x600004029cb0_0 .net *"_ivl_301", 0 0, L_0x600001834f50;  1 drivers
v0x600004029d40_0 .net *"_ivl_305", 0 0, L_0x6000002a8280;  1 drivers
v0x600004029dd0_0 .net *"_ivl_307", 0 0, L_0x6000002a8320;  1 drivers
v0x600004029e60_0 .net *"_ivl_309", 0 0, L_0x6000002a83c0;  1 drivers
v0x600004029ef0_0 .net *"_ivl_31", 0 0, L_0x6000002d5400;  1 drivers
v0x600004029f80_0 .net *"_ivl_311", 0 0, L_0x6000002a8460;  1 drivers
v0x60000402a010_0 .net *"_ivl_313", 0 0, L_0x600001834fc0;  1 drivers
v0x60000402a0a0_0 .net *"_ivl_315", 0 0, L_0x6000002a8500;  1 drivers
v0x60000402a130_0 .net *"_ivl_317", 0 0, L_0x6000002a85a0;  1 drivers
v0x60000402a1c0_0 .net *"_ivl_319", 0 0, L_0x600001835030;  1 drivers
v0x60000402a250_0 .net *"_ivl_321", 0 0, L_0x6000002a8640;  1 drivers
v0x60000402a2e0_0 .net *"_ivl_323", 0 0, L_0x6000018350a0;  1 drivers
v0x60000402a370_0 .net *"_ivl_325", 0 0, L_0x600001835110;  1 drivers
v0x60000402a400_0 .net *"_ivl_33", 0 0, L_0x6000002d54a0;  1 drivers
v0x60000402a490_0 .net *"_ivl_330", 0 0, L_0x6000002a8780;  1 drivers
v0x60000402a520_0 .net *"_ivl_332", 0 0, L_0x6000002a8820;  1 drivers
v0x60000402a5b0_0 .net *"_ivl_334", 0 0, L_0x6000002a88c0;  1 drivers
v0x60000402a640_0 .net *"_ivl_336", 0 0, L_0x6000002a8960;  1 drivers
v0x60000402a6d0_0 .net *"_ivl_338", 0 0, L_0x600001835180;  1 drivers
v0x60000402a760_0 .net *"_ivl_340", 0 0, L_0x6000002a8a00;  1 drivers
v0x60000402a7f0_0 .net *"_ivl_342", 0 0, L_0x6000002a8aa0;  1 drivers
v0x60000402a880_0 .net *"_ivl_344", 0 0, L_0x6000018351f0;  1 drivers
v0x60000402a910_0 .net *"_ivl_346", 0 0, L_0x6000002a8b40;  1 drivers
v0x60000402a9a0_0 .net *"_ivl_348", 0 0, L_0x6000002a8be0;  1 drivers
v0x60000402aa30_0 .net *"_ivl_35", 0 0, L_0x6000018339c0;  1 drivers
v0x60000402aac0_0 .net *"_ivl_350", 0 0, L_0x600001835260;  1 drivers
v0x60000402ab50_0 .net *"_ivl_352", 0 0, L_0x6000018352d0;  1 drivers
v0x60000402abe0_0 .net *"_ivl_37", 0 0, L_0x600001833a30;  1 drivers
v0x60000402ac70_0 .net *"_ivl_41", 0 0, L_0x6000002d5540;  1 drivers
v0x60000402ad00_0 .net *"_ivl_43", 0 0, L_0x6000002d55e0;  1 drivers
v0x60000402ad90_0 .net *"_ivl_45", 0 0, L_0x600001833aa0;  1 drivers
v0x60000402ae20_0 .net *"_ivl_47", 0 0, L_0x6000002d5680;  1 drivers
v0x60000402aeb0_0 .net *"_ivl_49", 0 0, L_0x6000002d5720;  1 drivers
v0x60000402af40_0 .net *"_ivl_5", 0 0, L_0x6000002d5040;  1 drivers
v0x60000402afd0_0 .net *"_ivl_51", 0 0, L_0x600001833b80;  1 drivers
v0x60000402b060_0 .net *"_ivl_53", 0 0, L_0x6000002d57c0;  1 drivers
v0x60000402b0f0_0 .net *"_ivl_55", 0 0, L_0x600001833bf0;  1 drivers
v0x60000402b180_0 .net *"_ivl_57", 0 0, L_0x600001833c60;  1 drivers
v0x60000402b210_0 .net *"_ivl_61", 0 0, L_0x6000002d5860;  1 drivers
v0x60000402b2a0_0 .net *"_ivl_63", 0 0, L_0x6000002d5900;  1 drivers
v0x60000402b330_0 .net *"_ivl_65", 0 0, L_0x600001833b10;  1 drivers
v0x60000402b3c0_0 .net *"_ivl_67", 0 0, L_0x6000002d59a0;  1 drivers
v0x60000402b450_0 .net *"_ivl_69", 0 0, L_0x6000002d5a40;  1 drivers
v0x60000402b4e0_0 .net *"_ivl_7", 0 0, L_0x600001833720;  1 drivers
v0x60000402b570_0 .net *"_ivl_71", 0 0, L_0x600001833d40;  1 drivers
v0x60000402b600_0 .net *"_ivl_73", 0 0, L_0x6000002d5ae0;  1 drivers
v0x60000402b690_0 .net *"_ivl_75", 0 0, L_0x6000002d5c20;  1 drivers
v0x60000402b720_0 .net *"_ivl_77", 0 0, L_0x600001833db0;  1 drivers
v0x60000402b7b0_0 .net *"_ivl_79", 0 0, L_0x600001833cd0;  1 drivers
v0x60000402b840_0 .net *"_ivl_83", 0 0, L_0x6000002d5cc0;  1 drivers
v0x60000402b8d0_0 .net *"_ivl_85", 0 0, L_0x6000002d5b80;  1 drivers
v0x60000402b960_0 .net *"_ivl_87", 0 0, L_0x6000002d5d60;  1 drivers
v0x60000402b9f0_0 .net *"_ivl_89", 0 0, L_0x600001833e20;  1 drivers
v0x60000402ba80_0 .net *"_ivl_9", 0 0, L_0x6000002d50e0;  1 drivers
v0x60000402bb10_0 .net *"_ivl_91", 0 0, L_0x6000002d5e00;  1 drivers
v0x60000402bba0_0 .net *"_ivl_93", 0 0, L_0x600001833e90;  1 drivers
v0x60000402bc30_0 .net *"_ivl_95", 0 0, L_0x6000002d5ea0;  1 drivers
v0x60000402bcc0_0 .net *"_ivl_97", 0 0, L_0x600001833f00;  1 drivers
v0x60000402bd50_0 .net *"_ivl_99", 0 0, L_0x600001833f70;  1 drivers
L_0x6000002d4fa0 .part L_0x600000564780, 3, 1;
L_0x6000002d5040 .part L_0x600000564780, 2, 1;
L_0x6000002d50e0 .part L_0x600000564780, 1, 1;
L_0x6000002d5180 .part L_0x600000564780, 0, 1;
L_0x6000002d5220 .part L_0x600000564780, 3, 1;
L_0x6000002d52c0 .part L_0x600000564780, 2, 1;
L_0x6000002d5360 .part L_0x600000564780, 1, 1;
L_0x6000002d5400 .part L_0x600000564780, 0, 1;
L_0x6000002d54a0 .reduce/nor L_0x6000002d5400;
L_0x6000002d5540 .part L_0x600000564780, 3, 1;
L_0x6000002d55e0 .part L_0x600000564780, 2, 1;
L_0x6000002d5680 .part L_0x600000564780, 1, 1;
L_0x6000002d5720 .reduce/nor L_0x6000002d5680;
L_0x6000002d57c0 .part L_0x600000564780, 0, 1;
L_0x6000002d5860 .part L_0x600000564780, 3, 1;
L_0x6000002d5900 .part L_0x600000564780, 2, 1;
L_0x6000002d59a0 .part L_0x600000564780, 1, 1;
L_0x6000002d5a40 .reduce/nor L_0x6000002d59a0;
L_0x6000002d5ae0 .part L_0x600000564780, 0, 1;
L_0x6000002d5c20 .reduce/nor L_0x6000002d5ae0;
L_0x6000002d5cc0 .part L_0x600000564780, 3, 1;
L_0x6000002d5b80 .part L_0x600000564780, 2, 1;
L_0x6000002d5d60 .reduce/nor L_0x6000002d5b80;
L_0x6000002d5e00 .part L_0x600000564780, 1, 1;
L_0x6000002d5ea0 .part L_0x600000564780, 0, 1;
L_0x6000002d5fe0 .part L_0x600000564780, 3, 1;
L_0x6000002d6080 .part L_0x600000564780, 2, 1;
L_0x6000002d6120 .reduce/nor L_0x6000002d6080;
L_0x6000002d5f40 .part L_0x600000564780, 1, 1;
L_0x6000002d61c0 .part L_0x600000564780, 0, 1;
L_0x6000002d6260 .reduce/nor L_0x6000002d61c0;
L_0x6000002d6300 .part L_0x600000564780, 3, 1;
L_0x6000002d63a0 .part L_0x600000564780, 2, 1;
L_0x6000002d6440 .reduce/nor L_0x6000002d63a0;
L_0x6000002d64e0 .part L_0x600000564780, 1, 1;
L_0x6000002d6580 .reduce/nor L_0x6000002d64e0;
L_0x6000002d6620 .part L_0x600000564780, 0, 1;
L_0x6000002d66c0 .part L_0x600000564780, 3, 1;
L_0x6000002d6760 .part L_0x600000564780, 2, 1;
L_0x6000002d6800 .reduce/nor L_0x6000002d6760;
L_0x6000002d68a0 .part L_0x600000564780, 1, 1;
L_0x6000002d6940 .reduce/nor L_0x6000002d68a0;
L_0x6000002d69e0 .part L_0x600000564780, 0, 1;
L_0x6000002d6a80 .reduce/nor L_0x6000002d69e0;
L_0x6000002d6b20 .part L_0x600000564780, 3, 1;
L_0x6000002d6bc0 .reduce/nor L_0x6000002d6b20;
L_0x6000002d6c60 .part L_0x600000564780, 2, 1;
L_0x6000002d6d00 .part L_0x600000564780, 1, 1;
L_0x6000002d6da0 .part L_0x600000564780, 0, 1;
L_0x6000002d6e40 .part L_0x600000564780, 3, 1;
L_0x6000002d6ee0 .reduce/nor L_0x6000002d6e40;
L_0x6000002d6f80 .part L_0x600000564780, 2, 1;
L_0x6000002d7020 .part L_0x600000564780, 1, 1;
L_0x6000002d70c0 .part L_0x600000564780, 0, 1;
L_0x6000002d7160 .reduce/nor L_0x6000002d70c0;
L_0x6000002d7200 .part L_0x600000564780, 3, 1;
L_0x6000002d72a0 .reduce/nor L_0x6000002d7200;
L_0x6000002d7340 .part L_0x600000564780, 2, 1;
L_0x6000002d73e0 .part L_0x600000564780, 1, 1;
L_0x6000002d7480 .reduce/nor L_0x6000002d73e0;
L_0x6000002d7520 .part L_0x600000564780, 0, 1;
L_0x6000002d75c0 .part L_0x600000564780, 3, 1;
L_0x6000002d7660 .reduce/nor L_0x6000002d75c0;
L_0x6000002d7700 .part L_0x600000564780, 2, 1;
L_0x6000002d77a0 .part L_0x600000564780, 1, 1;
L_0x6000002d7840 .reduce/nor L_0x6000002d77a0;
L_0x6000002d78e0 .part L_0x600000564780, 0, 1;
L_0x6000002d7980 .reduce/nor L_0x6000002d78e0;
L_0x6000002d7a20 .part L_0x600000564780, 3, 1;
L_0x6000002d7ac0 .reduce/nor L_0x6000002d7a20;
L_0x6000002d7b60 .part L_0x600000564780, 2, 1;
L_0x6000002d7c00 .reduce/nor L_0x6000002d7b60;
L_0x6000002d7ca0 .part L_0x600000564780, 1, 1;
L_0x6000002d7d40 .part L_0x600000564780, 0, 1;
L_0x6000002d7de0 .part L_0x600000564780, 3, 1;
L_0x6000002d7e80 .reduce/nor L_0x6000002d7de0;
L_0x6000002d7f20 .part L_0x600000564780, 2, 1;
L_0x6000002a8000 .reduce/nor L_0x6000002d7f20;
L_0x6000002a80a0 .part L_0x600000564780, 1, 1;
L_0x6000002a8140 .part L_0x600000564780, 0, 1;
L_0x6000002a81e0 .reduce/nor L_0x6000002a8140;
L_0x6000002a8280 .part L_0x600000564780, 3, 1;
L_0x6000002a8320 .reduce/nor L_0x6000002a8280;
L_0x6000002a83c0 .part L_0x600000564780, 2, 1;
L_0x6000002a8460 .reduce/nor L_0x6000002a83c0;
L_0x6000002a8500 .part L_0x600000564780, 1, 1;
L_0x6000002a85a0 .reduce/nor L_0x6000002a8500;
L_0x6000002a8640 .part L_0x600000564780, 0, 1;
LS_0x6000002a86e0_0_0 .concat8 [ 1 1 1 1], L_0x6000018352d0, L_0x600001835110, L_0x600001834f50, L_0x600001834d90;
LS_0x6000002a86e0_0_4 .concat8 [ 1 1 1 1], L_0x600001834bd0, L_0x600001834a10, L_0x600001834850, L_0x600001834690;
LS_0x6000002a86e0_0_8 .concat8 [ 1 1 1 1], L_0x6000018344d0, L_0x600001834310, L_0x600001834150, L_0x600001833f70;
LS_0x6000002a86e0_0_12 .concat8 [ 1 1 1 1], L_0x600001833cd0, L_0x600001833c60, L_0x600001833a30, L_0x600001833870;
L_0x6000002a86e0 .concat8 [ 4 4 4 4], LS_0x6000002a86e0_0_0, LS_0x6000002a86e0_0_4, LS_0x6000002a86e0_0_8, LS_0x6000002a86e0_0_12;
L_0x6000002a8780 .part L_0x600000564780, 3, 1;
L_0x6000002a8820 .reduce/nor L_0x6000002a8780;
L_0x6000002a88c0 .part L_0x600000564780, 2, 1;
L_0x6000002a8960 .reduce/nor L_0x6000002a88c0;
L_0x6000002a8a00 .part L_0x600000564780, 1, 1;
L_0x6000002a8aa0 .reduce/nor L_0x6000002a8a00;
L_0x6000002a8b40 .part L_0x600000564780, 0, 1;
L_0x6000002a8be0 .reduce/nor L_0x6000002a8b40;
    .scope S_0x7fcf31eff3f0;
T_0 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000020360_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x60000002fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x600000020990_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x600000020090_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x600000020090_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fcf31efe510;
T_1 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000002c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x60000002c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x60000002cea0_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x60000002c510_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x60000002c510_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcf31efd630;
T_2 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000283f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x600000057d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x600000028a20_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x600000028120_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x600000028120_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fcf31efc750;
T_3 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000053f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x6000000538d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x6000000545a0_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x600000053c30_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x600000053c30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fcf31efb870;
T_4 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000005fb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x60000005f4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x6000000501b0_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x60000005f7b0_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x60000005f7b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fcf31efa990;
T_5 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000005b690_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x60000005b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x60000005bcc0_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x60000005b3c0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x60000005b3c0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fcf31ef9ab0;
T_6 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000046880_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x600000046250_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x600000046eb0_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x600000046520_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x600000046520_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fcf31ef8bd0;
T_7 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000042d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x6000000426d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x600000043330_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0x600000042a30_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x600000042a30_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fcf31ef7cf0;
T_8 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000004a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x60000004a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x60000004aeb0_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x60000004a520_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x60000004a520_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fcf31ef57c0;
T_9 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000076d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x6000000766d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x600000077330_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0x600000076a30_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x600000076a30_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fcf31ef48e0;
T_10 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000007f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x60000007ee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x60000007fa80_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x60000007f180_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x60000007f180_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fcf31ef3a00;
T_11 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000007ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x60000007b450_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x60000007c120_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x60000007b720_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x60000007b720_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fcf31ef2b20;
T_12 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000678d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x600000067450_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x600000067f00_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x600000067600_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x600000067600_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fcf31ef1c40;
T_13 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000063e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x600000063840_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x600000064510_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0x600000063ba0_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x600000063ba0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fcf31ef0d60;
T_14 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000006f960_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x60000006f330_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x600000060120_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x60000006f600_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x60000006f600_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fcf31eefe80;
T_15 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000019cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x60000019c870_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x6000001958c0_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x60000019cbd0_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x60000019cbd0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fcf31ef66a0;
T_16 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000184d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x600000184750_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x600000198000_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x600000184a20_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x600000184a20_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fcf31eee0c0;
T_17 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000181050_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x600000180a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x600000181680_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x600000180cf0_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x600000180cf0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fcf31eed1e0;
T_18 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000018ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x60000018c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x60000018d0e0_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x60000018c750_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x60000018c750_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fcf31eec300;
T_19 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000188510_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x6000001b79f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x600000189560_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0x6000001881b0_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x6000001881b0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fcf31eeb420;
T_20 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001b3e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x6000001b3840_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x6000001b42d0_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0x6000001b3b10_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x6000001b3b10_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fcf31eea540;
T_21 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001b0240_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x6000001bf180_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x6000001b0870_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0x6000001bf450_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x6000001bf450_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fcf31ee9660;
T_22 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001bbc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x6000001bb600_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x6000001bc2d0_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0x6000001bb960_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x6000001bb960_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fcf31ee8780;
T_23 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001b81b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x6000001a7960_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x6000001b87e0_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0x6000001a7c30_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x6000001a7c30_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fcf31ee78a0;
T_24 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001db060_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x6000001daa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x6000001db720_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0x6000001dad90_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x6000001dad90_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fcf31ee6250;
T_25 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001c7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x6000001c6f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x6000001c7ba0_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0x6000001c7210_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x6000001c7210_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fcf31ee5370;
T_26 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001c2d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x6000001c2760_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x6000001c33c0_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0x6000001c2ac0_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x6000001c2ac0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fcf31ee4490;
T_27 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001cf2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x6000001cec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x6000001cf8d0_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0x6000001cef40_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x6000001cef40_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fcf31ee35b0;
T_28 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001cab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x6000001ca520_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x6000001cb180_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x6000001ca880_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x6000001ca880_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fcf31ee26d0;
T_29 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001f1320_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x6000001f0cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x6000001f1950_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0x6000001f0fc0_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x6000001f0fc0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fcf31ee17f0;
T_30 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001fcd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x6000001fc750_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x6000001fd3b0_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x6000001fcab0_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0x6000001fcab0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fcf31ee0910;
T_31 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001f87e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x6000001f81b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x6000001f8e10_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x6000001f8510_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x6000001f8510_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fcf31edeb50;
T_32 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001e0480_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x6000001efde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x6000001e0ab0_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x6000001e01b0_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x6000001e01b0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fcf31eddc70;
T_33 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001eca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x6000001ec3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x6000001ed050_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0x6000001ec750_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x6000001ec750_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fcf31edcd90;
T_34 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001e86c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x6000001e8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x6000001e8cf0_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0x6000001e8360_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0x6000001e8360_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fcf31edbeb0;
T_35 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001142d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x600000113c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x600000114900_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0x600000113f00_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x600000113f00_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fcf31edafd0;
T_36 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000011fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x60000011f7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x600000110480_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x60000011fb10_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0x60000011fb10_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fcf31eda0f0;
T_37 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000011c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x60000011b210_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0x60000011c7e0_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0x60000011b4e0_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x60000011b4e0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fcf31ed9210;
T_38 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000107cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x600000107690_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x600000118360_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0x6000001079f0_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x6000001079f0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fcf31ed8330;
T_39 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001038d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x6000001032a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x600000103f00_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x600000103570_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x600000103570_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fcf31ed7120;
T_40 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000010fd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x60000010f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0x6000001003f0_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0x60000010fa80_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x60000010fa80_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fcf31ed5ad0;
T_41 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000010bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x60000010b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x60000010c000_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0x60000010b840_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x60000010b840_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fcf31ed4bf0;
T_42 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000108090_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x6000001379f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x6000001086c0_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0x600000137cc0_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x600000137cc0_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fcf31ed3d10;
T_43 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000133ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x600000133570_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0x600000134240_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0x6000001338d0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x6000001338d0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fcf31ed2e30;
T_44 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000130120_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x60000013fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x600000130750_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0x60000013fd50_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x60000013fd50_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fcf31ed1f50;
T_45 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000013c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x60000013bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0x60000013ca20_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0x60000013c120_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x60000013c120_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fcf31ed1070;
T_46 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000138900_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x600000127960_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x600000138f30_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0x600000127c30_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x600000127c30_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fcf31ed0190;
T_47 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000124480_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x600000123de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x600000124ab0_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x6000001241b0_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x6000001241b0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fcf31ece3d0;
T_48 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000012e760_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x60000012e130_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x60000012ed90_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0x60000012e400_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x60000012e400_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fcf31ecd4f0;
T_49 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000012a2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x600000129cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x60000012b210_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0x60000012a010_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x60000012a010_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fcf31ecc610;
T_50 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001567f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x6000001561c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x600000156e20_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0x600000156490_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x600000156490_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fcf31ecb730;
T_51 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000152370_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x600000151d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0x6000001529a0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0x6000001520a0_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0x6000001520a0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fcf31eca850;
T_52 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000015e880_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x60000015e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0x60000015eeb0_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0x60000015e5b0_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x60000015e5b0_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fcf31ec9970;
T_53 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000015a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x600000159e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x60000015aac0_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0x60000015a130_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0x60000015a130_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fcf31ec8a90;
T_54 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000146010_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0x6000001459e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0x600000146f40_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0x600000145d40_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0x600000145d40_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fcf319fcc00;
T_55 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000001f6640_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x6000001f6010_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x6000001f6c70_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0x6000001f62e0_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0x6000001f62e0_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fcf319fbd20;
T_56 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000014e6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x60000014e0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x60000014ed00_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0x60000014e400_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x60000014e400_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fcf319fa6d0;
T_57 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000014ac70_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x60000014a640_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0x60000014b2a0_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0x60000014a9a0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0x60000014a9a0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fcf319f97f0;
T_58 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000175290_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0x600000173cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0x6000001758c0_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0x600000174fc0_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x600000174fc0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fcf319f8910;
T_59 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000017a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x60000017a1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x60000017b330_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0x60000017a490_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x60000017a490_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fcf319f7a30;
T_60 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e2490_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x6000000e1e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x60000016e9a0_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0x6000000e21c0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x6000000e21c0_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fcf319f6b50;
T_61 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x6000000e1f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x6000000e22e0_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0x6000000e1ef0_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x6000000e1ef0_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fcf319f5c70;
T_62 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e10e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0x6000000e0fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x6000000e1290_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0x6000000e1170_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x6000000e1170_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fcf319f4d90;
T_63 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e03f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x6000000e0240_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0x6000000e0510_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0x6000000e01b0_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x6000000e01b0_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fcf32a93a10;
T_64 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e6b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0x6000000e6a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x6000000e6d00_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0x6000000e6be0_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x6000000e6be0_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fcf32a92b30;
T_65 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e5e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x6000000e5cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x6000000e5f80_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0x6000000e5c20_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x6000000e5c20_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fcf32a91c50;
T_66 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e4e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0x6000000e4c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x6000000e4fc0_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0x6000000e4ea0_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x6000000e4ea0_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fcf32a90d70;
T_67 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e4090_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x6000000ffb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x6000000e4240_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0x6000000ffe70_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0x6000000ffe70_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fcf32a8fe90;
T_68 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000ffd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x6000000ffba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x6000000fc2d0_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0x6000000ffde0_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0x6000000ffde0_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fcf32a8efb0;
T_69 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000fefd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x6000000fee20_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x6000000ff180_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0x6000000fed90_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x6000000fed90_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fcf32a8e0d0;
T_70 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000fd5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x6000000fd440_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x6000000fd710_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0x6000000fd680_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0x6000000fd680_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fcf32a8d1f0;
T_71 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000fc870_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x6000000fc6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x6000000fca20_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0x6000000fc630_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x6000000fc630_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fcf32a8c310;
T_72 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000fa640_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0x6000000fa010_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0x6000000fac70_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0x6000000fa370_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0x6000000fa370_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fcf32a8acc0;
T_73 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000fb960_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x6000000fb7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x6000000fbb10_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x6000000fb9f0_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x6000000fb9f0_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7fcf32a89de0;
T_74 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000fabe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x6000000faac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x6000000fad90_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0x6000000faa30_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0x6000000faa30_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7fcf32a88f00;
T_75 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f9c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x6000000f9a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x6000000f9dd0_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x6000000f9cb0_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x6000000f9cb0_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7fcf32a88020;
T_76 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x6000000f8cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x6000000f9050_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0x6000000f8c60_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x6000000f8c60_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fcf32a87140;
T_77 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000c3cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x6000000c3690_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000000f8000_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0x6000000c39f0_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x6000000c39f0_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x7fcf32a86260;
T_78 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000c3ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0x6000000c3a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x6000000c3d50_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0x6000000c3c30_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0x6000000c3c30_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7fcf32a85380;
T_79 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000c2490_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x6000000c22e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x6000000c25b0_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x6000000c2250_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0x6000000c2250_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fcf32a835c0;
T_80 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000c0e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x6000000c0c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x6000000c0fc0_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0x6000000c0ea0_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0x6000000c0ea0_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7fcf32a826e0;
T_81 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f3330_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x6000000f2d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x6000000f3960_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0x6000000f3060_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x6000000f3060_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7fcf32a81800;
T_82 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f3d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_82.1, 8;
T_82.0 ; End of true expr.
    %load/vec4 v0x6000000f3ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_82.2, 9;
    %load/vec4 v0x6000000f3e70_0;
    %jmp/1 T_82.3, 9;
T_82.2 ; End of true expr.
    %load/vec4 v0x6000000f3de0_0;
    %jmp/0 T_82.3, 9;
 ; End of false expr.
    %blend;
T_82.3;
    %jmp/0 T_82.1, 8;
 ; End of false expr.
    %blend;
T_82.1;
    %store/vec4 v0x6000000f3de0_0, 0, 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0x7fcf32a80920;
T_83 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f2fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %load/vec4 v0x6000000f2e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x6000000f3180_0;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v0x6000000f2d90_0;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0x6000000f2d90_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7fcf32a7fa40;
T_84 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f1f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x6000000f1e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x6000000f2130_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0x6000000f2010_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0x6000000f2010_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7fcf32a7eb60;
T_85 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f1290_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x6000000f10e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0x6000000f13b0_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0x6000000f1050_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x6000000f1050_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7fcf32a7dc80;
T_86 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000f0240_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0x6000000f0090_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x6000000f03f0_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0x6000000f02d0_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0x6000000f02d0_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7fcf32a7cda0;
T_87 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000a7b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x6000000a74e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x6000000f4120_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x6000000a77b0_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0x6000000a77b0_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7fcf32a7bec0;
T_88 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000a7840_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x6000000a7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0x6000000a79f0_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0x6000000a78d0_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x6000000a78d0_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7fcf32a7a870;
T_89 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000a6ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x6000000a69a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x6000000a6c70_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0x6000000a6910_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0x6000000a6910_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0x7fcf32a79990;
T_90 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000a5b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0x6000000bfe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0x6000000a5cb0_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0x6000000a5b90_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x6000000a5b90_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x7fcf32a78ab0;
T_91 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000bca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x6000000bfd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0x6000000bd050_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0x6000000bff00_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0x6000000bff00_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7fcf32a77bd0;
T_92 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000bf180_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0x6000000bf060_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x6000000bf330_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0x6000000befd0_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0x6000000befd0_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7fcf32a76cf0;
T_93 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000be1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x6000000be010_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x6000000be370_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0x6000000be250_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0x6000000be250_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x7fcf32a75e10;
T_94 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000bd440_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0x6000000bd290_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0x6000000bd5f0_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0x6000000bd200_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x6000000bd200_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0x7fcf32a74f30;
T_95 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000bafd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x6000000ba9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x6000000bb600_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0x6000000bad00_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x6000000bad00_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fcf32a727e0;
T_96 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000bb570_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x6000000bb450_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0x6000000bb720_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0x6000000bb3c0_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x6000000bb3c0_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7fcf32a71900;
T_97 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000ba5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x6000000ba400_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x6000000ba760_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0x6000000ba640_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0x6000000ba640_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0x7fcf32a70a20;
T_98 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x6000000b9680_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x6000000b99e0_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0x6000000b95f0_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0x6000000b95f0_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x7fcf32a6fb40;
T_99 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b8870_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x6000000b86c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0x6000000b8990_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0x6000000b8900_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x6000000b8900_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7fcf32a6ec60;
T_100 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b27f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0x6000000b17a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0x6000000b2e20_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0x6000000b2520_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0x6000000b2520_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fcf32a6dd80;
T_101 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b38d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x6000000b3720_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x6000000b39f0_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0x6000000b3690_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0x6000000b3690_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0x7fcf32a6cea0;
T_102 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b2880_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0x6000000b26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0x6000000b2a30_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0x6000000b2910_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0x6000000b2910_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0x7fcf32a6bfc0;
T_103 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b10e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x6000000b0fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0x6000000b1290_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0x6000000b0f30_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0x6000000b0f30_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7fcf32a6b0e0;
T_104 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b0120_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0x6000000b0000_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0x6000000b02d0_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0x6000000b01b0_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0x6000000b01b0_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7fcf32a69a90;
T_105 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b4bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x6000000b7de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0x6000000b5200_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0x6000000b4900_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0x6000000b4900_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7fcf32a68ee0;
T_106 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b7210_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0x6000000b7060_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0x6000000b73c0_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0x6000000b6fd0_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0x6000000b6fd0_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0x7fcf32a68000;
T_107 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b6250_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x6000000b60a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0x6000000b6370_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0x6000000b62e0_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x6000000b62e0_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0x7fcf32a230b0;
T_108 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000b54d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0x6000000b5320_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x6000000b5680_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0x6000000b5290_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0x6000000b5290_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x7fcf32a22830;
T_109 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000089cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x600000089680_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0x60000008a2e0_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0x6000000899e0_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0x6000000899e0_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0x7fcf32a220c0;
T_110 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000089dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0x600000089c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0x600000089f80_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0x600000089b90_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0x600000089b90_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0x7fcf32a21950;
T_111 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000088e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x600000088c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x600000088f30_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0x600000088ea0_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x600000088ea0_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0x7fcf32a20a70;
T_112 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000082880_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0x600000082250_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x600000082eb0_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0x6000000825b0_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x6000000825b0_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0x7fcf32a20300;
T_113 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000839f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x6000000838d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x600000083ba0_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0x600000083a80_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x600000083a80_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0x7fcf32a1fb90;
T_114 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000082d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0x600000082b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0x600000082e20_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0x600000082ac0_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0x600000082ac0_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0x7fcf32a1f420;
T_115 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000081cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x600000081b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0x600000081e60_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0x600000081d40_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0x600000081d40_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x7fcf32a1e760;
T_116 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000080f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x600000080e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0x6000000810e0_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0x600000080d80_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x600000080d80_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0x7fcf32a1dff0;
T_117 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000080000_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x600000098090_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0x600000080120_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0x600000098000_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x600000098000_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x7fcf32a1d880;
T_118 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000098a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0x600000098b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x600000098900_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0x600000098ab0_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0x600000098ab0_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x7fcf32a1d110;
T_119 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000994d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x6000000995f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0x6000000993b0_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0x600000099560_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0x600000099560_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0x7fcf32a1c9a0;
T_120 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000099f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0x60000009a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x600000099e60_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0x60000009a010_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0x60000009a010_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0x7fcf32a320f0;
T_121 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009aa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x60000009ab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x60000009a910_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0x60000009aac0_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x60000009aac0_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0x7fcf32a43640;
T_122 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0x60000009b600_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0x60000009b3c0_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0x60000009b570_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0x60000009b570_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0x7fcf32a9a230;
T_123 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009c000_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x60000009c120_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0x60000009be70_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0x60000009c090_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x60000009c090_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x7fcf32a99ac0;
T_124 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0x60000009cbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0x60000009c990_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0x60000009cb40_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x60000009cb40_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x7fcf32a99350;
T_125 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x60000009d680_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x60000009d440_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0x60000009d5f0_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x60000009d5f0_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x7fcf32a98be0;
T_126 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000070480_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0x600000070ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0x60000009def0_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0x600000070a20_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0x600000070a20_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x7fcf31be66c0;
T_127 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000008d3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x60000008cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0x60000008d9e0_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0x60000008d0e0_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0x60000008d0e0_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0x7fcf31be4190;
T_128 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000008d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0x60000008cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0x60000008d290_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0x60000008d200_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x60000008d200_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0x7fcf31be32b0;
T_129 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000008c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x60000008c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0x60000008c5a0_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0x60000008c1b0_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0x60000008c1b0_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0x7fcf31be23d0;
T_130 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000008ea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0x60000008eb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0x60000008e910_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0x60000008eac0_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0x60000008eac0_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0x7fcf31be14f0;
T_131 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000008f4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x60000008f600_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0x60000008f3c0_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0x60000008f570_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x60000008f570_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0x7fcf31be0610;
T_132 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000090000_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x600000090120_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0x60000008fe70_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0x600000090090_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x600000090090_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0x7fcf32b22a50;
T_133 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000004c750_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x60000004c120_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0x60000004cd80_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0x60000004c3f0_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0x60000004c3f0_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x7fcf31bdf730;
T_134 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000090990_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x600000090ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0x600000090870_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0x600000090a20_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0x600000090a20_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0x7fcf31bde850;
T_135 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000091440_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x600000091560_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0x600000091320_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0x6000000914d0_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x6000000914d0_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x7fcf31bdd970;
T_136 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000091ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0x600000092010_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0x600000091dd0_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0x600000091f80_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0x600000091f80_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0x7fcf31bdc320;
T_137 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000929a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x600000092ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0x600000092880_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0x600000092a30_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x600000092a30_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0x7fcf31bdaef0;
T_138 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000093450_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0x600000093570_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0x600000093330_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0x6000000934e0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0x6000000934e0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0x7fcf31bda010;
T_139 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000093f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x600000094090_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x600000093de0_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0x600000094000_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0x600000094000_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0x7fcf31be86a0;
T_140 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000094a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0x600000094b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0x600000094900_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0x600000094ab0_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0x600000094ab0_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0x7fcf31be7f30;
T_141 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000954d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x6000000955f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0x6000000953b0_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0x600000095560_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x600000095560_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0x7fcf31be77c0;
T_142 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000095f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0x6000000960a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0x600000095e60_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0x600000096010_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0x600000096010_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x7fcf31bef520;
T_143 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000096a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x600000096b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0x600000096910_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0x600000096ac0_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x600000096ac0_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0x7fcf31bee640;
T_144 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000097960_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0x600000097a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x600000097840_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0x6000000979f0_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0x6000000979f0_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x7fcf31beded0;
T_145 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000368480_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x6000003685a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0x600000368360_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0x600000368510_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x600000368510_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7fcf31bed760;
T_146 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000368f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0x600000369050_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0x600000368e10_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0x600000368fc0_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0x600000368fc0_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0x7fcf31becff0;
T_147 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003699e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x600000369b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0x6000003698c0_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0x600000369a70_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0x600000369a70_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0x7fcf31bec880;
T_148 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0x60000036a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0x60000036a370_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0x60000036a520_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0x60000036a520_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0x7fcf31bec110;
T_149 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x60000036b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0x60000036ae20_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0x60000036afd0_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x60000036afd0_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0x7fcf31beb9a0;
T_150 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036b9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0x60000036bb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0x60000036b8d0_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0x60000036ba80_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0x60000036ba80_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0x7fcf31beb230;
T_151 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036c510_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x60000036c630_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0x60000036c3f0_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0x60000036c5a0_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0x60000036c5a0_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0x7fcf31beaac0;
T_152 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036cfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0x60000036d0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0x60000036cea0_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0x60000036d050_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0x60000036d050_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x7fcf31be9f10;
T_153 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x60000036db90_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x60000036d950_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0x60000036db00_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x60000036db00_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0x7fcf32804a10;
T_154 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x60000009e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0x60000009e010_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0x60000009e1c0_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0x60000009e1c0_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0x7fcf32aa13e0;
T_155 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x60000009ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0x60000009eac0_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0x60000009ec70_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0x60000009ec70_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0x7fcf32aa0c70;
T_156 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000009f690_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0x60000009f7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x60000009f570_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0x60000009f720_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0x60000009f720_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0x7fcf32aa0500;
T_157 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003601b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x6000003602d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0x600000360090_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0x600000360240_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x600000360240_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0x7fcf32a9fd90;
T_158 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000360c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0x600000360d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0x600000360b40_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0x600000360cf0_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x600000360cf0_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0x7fcf32a9f620;
T_159 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000361710_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x600000361830_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0x6000003615f0_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0x6000003617a0_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x6000003617a0_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x7fcf31ec7440;
T_160 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000142520_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0x600000141ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0x600000142b50_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0x6000001421c0_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0x6000001421c0_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0x7fcf31ec6560;
T_161 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000364360_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x600000364480_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0x600000364240_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0x6000003643f0_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x6000003643f0_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x7fcf31ec5680;
T_162 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000364e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0x600000364f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0x600000364cf0_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0x600000364ea0_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x600000364ea0_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0x7fcf31ec47a0;
T_163 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003658c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x6000003659e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0x6000003657a0_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0x600000365950_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x600000365950_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x7fcf31ec38c0;
T_164 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000366370_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0x600000366490_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0x600000366250_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0x600000366400_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0x600000366400_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0x7fcf31ec29e0;
T_165 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000366e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x600000366f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x600000366d00_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0x600000366eb0_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x600000366eb0_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0x7fcf31ec1b00;
T_166 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003678d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0x6000003679f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0x6000003677b0_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0x600000367960_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0x600000367960_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0x7fcf31ec0c20;
T_167 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003783f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x600000378510_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x6000003782d0_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0x600000378480_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x600000378480_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x7fcf31ebfd40;
T_168 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000378cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0x600000378e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0x600000378bd0_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0x600000378d80_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0x600000378d80_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x7fcf31ebe6f0;
T_169 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003797a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x6000003798c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0x600000379680_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0x600000379830_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0x600000379830_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x7fcf31ebd810;
T_170 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037a250_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x60000037a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0x60000037a130_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0x60000037a2e0_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x60000037a2e0_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0x7fcf32923c70;
T_171 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037ad00_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x60000037ae20_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0x60000037abe0_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0x60000037ad90_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x60000037ad90_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0x7fcf31d14b30;
T_172 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000071b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x600000071c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0x6000000719e0_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0x600000071b90_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0x600000071b90_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0x7fcf31d11fa0;
T_173 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000725b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x6000000726d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0x600000072490_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0x600000072640_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x600000072640_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0x7fcf32a9e740;
T_174 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000362640_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0x600000362760_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0x600000362520_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0x6000003626d0_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0x6000003626d0_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0x7fcf32a9dfd0;
T_175 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000362d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x600000362e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0x600000362be0_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0x600000362d90_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x600000362d90_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0x7fcf32a9cdc0;
T_176 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000363c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0x600000363d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600000363b10_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0x600000363cc0_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0x600000363cc0_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0x7fcf32a9c650;
T_177 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037c750_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x60000037c870_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0x60000037c630_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0x60000037c7e0_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0x60000037c7e0_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0x7fcf32a9bee0;
T_178 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037d200_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0x60000037d320_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0x60000037d0e0_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0x60000037d290_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0x60000037d290_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0x7fcf32a9b770;
T_179 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x60000037ddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0x60000037db90_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0x60000037dd40_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x60000037dd40_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0x7fcf32a9b000;
T_180 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037e760_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0x60000037e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0x60000037e640_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0x60000037e7f0_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0x60000037e7f0_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0x7fcf32a66240;
T_181 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037f210_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x60000037f330_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0x60000037f0f0_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0x60000037f2a0_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0x60000037f2a0_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0x7fcf32a65ad0;
T_182 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000037fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0x60000037fde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0x60000037fba0_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0x60000037fd50_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0x60000037fd50_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0x7fcf32a65360;
T_183 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003707e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x600000370900_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0x6000003706c0_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0x600000370870_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0x600000370870_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0x7fcf32a64bf0;
T_184 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000371290_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0x6000003713b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0x600000371170_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0x600000371320_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0x600000371320_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0x7fcf32a64150;
T_185 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000371d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x600000371e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0x600000371c20_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0x600000371dd0_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x600000371dd0_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0x7fcf32a639e0;
T_186 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003727f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0x600000372910_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0x6000003726d0_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0x600000372880_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0x600000372880_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0x7fcf32a63270;
T_187 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003732a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x6000003733c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0x600000373180_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0x600000373330_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0x600000373330_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0x7fcf32a62b00;
T_188 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000373d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0x600000373e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0x600000373c30_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0x600000373de0_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0x600000373de0_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0x7fcf32a62390;
T_189 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000374870_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x600000374990_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0x600000374750_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0x600000374900_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x600000374900_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0x7fcf32a61c20;
T_190 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000375320_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x600000375440_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0x600000375200_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0x6000003753b0_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x6000003753b0_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0x7fcf32a679a0;
T_191 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000375dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x600000375ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0x600000375cb0_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0x600000375e60_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0x600000375e60_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0x7fcf32a66ac0;
T_192 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000376d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0x600000376e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0x600000376be0_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0x600000376d90_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x600000376d90_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0x7fcf32a54360;
T_193 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003777b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x6000003778d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0x600000377690_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0x600000377840_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0x600000377840_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0x7fcf32a53bf0;
T_194 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003482d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0x6000003483f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0x6000003481b0_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0x600000348360_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0x600000348360_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0x7fcf32a53480;
T_195 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000348d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x600000348ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0x600000348c60_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0x600000348e10_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0x600000348e10_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0x7fcf32a52d10;
T_196 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000349830_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0x600000349950_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0x600000349710_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0x6000003498c0_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x6000003498c0_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0x7fcf32b21b70;
T_197 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000004fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x60000004fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0x60000004fa80_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0x60000004fc30_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0x60000004fc30_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0x7fcf31c82490;
T_198 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000084b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0x600000084510_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0x600000085170_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0x6000000847e0_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0x6000000847e0_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0x7fcf31cada70;
T_199 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000084ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x600000084900_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0x600000084c60_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0x600000084870_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0x600000084870_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0x7fcf31cacb90;
T_200 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000873c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0x6000000874e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0x6000000872a0_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0x600000087450_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0x600000087450_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0x7fcf31cab540;
T_201 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000087e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x600000340000_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0x600000087d50_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0x600000087f00_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0x600000087f00_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0x7fcf31caa660;
T_202 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000340990_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0x600000340ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0x600000340870_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0x600000340a20_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0x600000340a20_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0x7fcf31ca9780;
T_203 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000341440_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0x600000341560_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0x600000341320_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0x6000003414d0_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0x6000003414d0_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0x7fcf31ca88a0;
T_204 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000341ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0x600000342010_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0x600000341dd0_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0x600000341f80_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0x600000341f80_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0x7fcf31ca79c0;
T_205 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003429a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0x600000342ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0x600000342880_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0x600000342a30_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0x600000342a30_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0x7fcf31ca6ae0;
T_206 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000343450_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0x600000343570_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0x600000343330_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0x6000003434e0_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0x6000003434e0_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0x7fcf31ca5c00;
T_207 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000343f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0x600000344090_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0x600000343de0_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0x600000344000_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0x600000344000_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0x7fcf31ca4170;
T_208 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000344ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0x600000344fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0x600000344d80_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0x600000344f30_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0x600000344f30_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0x7fcf31ca3290;
T_209 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000345950_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0x600000345a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0x600000345830_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0x6000003459e0_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x6000003459e0_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0x7fcf31ca26e0;
T_210 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000346400_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x600000346520_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0x6000003462e0_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0x600000346490_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x600000346490_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0x7fcf31ca1800;
T_211 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000346eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0x600000346fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0x600000346d90_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0x600000346f40_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0x600000346f40_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0x7fcf31ca0920;
T_212 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000347960_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0x600000347a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0x600000347840_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0x6000003479f0_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0x6000003479f0_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0x7fcf31c9fa40;
T_213 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000358480_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0x6000003585a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0x600000358360_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0x600000358510_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x600000358510_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0x7fcf31c9eb60;
T_214 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000358f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0x600000359050_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0x600000358e10_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0x600000358fc0_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0x600000358fc0_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0x7fcf31c9dc80;
T_215 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003599e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0x600000359b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0x6000003598c0_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0x600000359a70_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0x600000359a70_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0x7fcf31c9cda0;
T_216 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0x60000035a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0x60000035a370_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0x60000035a520_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0x60000035a520_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0x7fcf31c9b750;
T_217 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0x60000035b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0x60000035ae20_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0x60000035afd0_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0x60000035afd0_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0x7fcf31f11e90;
T_218 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000ea0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0x6000000e9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0x6000000e8090_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0x6000000e9e60_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0x6000000e9e60_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0x7fcf31f10fb0;
T_219 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000000e90e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0x6000000e8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0x6000000e9200_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0x6000000e9170_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0x6000000e9170_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0x7fcf31d11830;
T_220 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000073690_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0x6000000737b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0x600000073570_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0x600000073720_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0x600000073720_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x7fcf31d131b0;
T_221 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035c1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0x60000035c2d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0x60000035c090_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0x60000035c240_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0x60000035c240_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x7fcf31d12a40;
T_222 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035cc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0x60000035cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0x60000035cb40_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0x60000035ccf0_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0x60000035ccf0_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0x7fcf31d122d0;
T_223 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035d710_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0x60000035d830_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0x60000035d5f0_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0x60000035d7a0_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0x60000035d7a0_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0x7fcf31d15890;
T_224 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035e640_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0x60000035e760_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0x60000035e520_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0x60000035e6d0_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0x60000035e6d0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x7fcf31d15b70;
T_225 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0x60000035f210_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0x60000035efd0_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0x60000035f180_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0x60000035f180_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0x7fcf31d15e50;
T_226 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000035fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0x60000035fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0x60000035fa80_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0x60000035fc30_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x60000035fc30_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0x7fcf31d16130;
T_227 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003506c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0x6000003507e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0x6000003505a0_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0x600000350750_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0x600000350750_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0x7fcf31d16410;
T_228 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000351170_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0x600000351290_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0x600000351050_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0x600000351200_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0x600000351200_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0x7fcf31d166f0;
T_229 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000351c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0x600000351d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0x600000351b00_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0x600000351cb0_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0x600000351cb0_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0x7fcf31d169d0;
T_230 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003526d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0x6000003527f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0x6000003525b0_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0x600000352760_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x600000352760_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0x7fcf31d16cb0;
T_231 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000353180_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0x6000003532a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0x600000353060_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0x600000353210_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0x600000353210_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0x7fcf31d16f90;
T_232 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000353c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0x600000353d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0x600000353b10_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0x600000353cc0_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0x600000353cc0_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0x7fcf31d17470;
T_233 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000354750_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0x600000354870_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0x600000354630_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0x6000003547e0_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0x6000003547e0_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0x7fcf31d17750;
T_234 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000355200_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0x600000355320_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0x6000003550e0_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0x600000355290_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0x600000355290_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0x7fcf31d17a30;
T_235 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036de60_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0x60000036df80_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0x60000036dd40_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0x60000036def0_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0x60000036def0_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0x7fcf31be9be0;
T_236 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0x60000036ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0x60000036e7f0_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0x60000036e9a0_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0x60000036e9a0_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0x7fcf31be9470;
T_237 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036f3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0x60000036f4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0x60000036f2a0_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0x60000036f450_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0x60000036f450_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0x7fcf31bd1e60;
T_238 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000036fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0x600000328000_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0x60000036fd50_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0x60000036ff00_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0x60000036ff00_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0x7fcf31bd16f0;
T_239 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000328990_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0x600000328ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0x600000328870_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0x600000328a20_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0x600000328a20_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0x7fcf31bd04e0;
T_240 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003298c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0x6000003299e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0x6000003297a0_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0x600000329950_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0x600000329950_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0x7fcf31bcfd70;
T_241 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0x60000032a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0x60000032a250_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0x60000032a400_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0x60000032a400_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0x7fcf31bcf600;
T_242 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0x60000032af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0x60000032ad00_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0x60000032aeb0_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0x60000032aeb0_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0x7fcf31bcee90;
T_243 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0x60000032b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x60000032b7b0_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0x60000032b960_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x60000032b960_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0x7fcf31bce1d0;
T_244 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0x60000032c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0x60000032c2d0_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0x60000032c480_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0x60000032c480_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0x7fcf31bcda60;
T_245 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0x60000032cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0x60000032cd80_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0x60000032cf30_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0x60000032cf30_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0x7fcf31bcd2f0;
T_246 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0x60000032da70_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0x60000032d830_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0x60000032d9e0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0x60000032d9e0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0x7fcf31bccb80;
T_247 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032e400_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0x60000032e520_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0x60000032e2e0_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0x60000032e490_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x60000032e490_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0x7fcf31bcc410;
T_248 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x60000032eeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0x60000032efd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0x60000032ed90_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0x60000032ef40_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0x60000032ef40_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0x7fcf31bcb860;
T_249 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000355b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0x600000355cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0x60000032f840_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0x600000355c20_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0x600000355c20_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0x7fcf31d17ba0;
T_250 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000356640_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0x600000356760_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0x600000356520_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0x6000003566d0_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0x6000003566d0_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0x7fcf31d17e80;
T_251 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003570f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0x600000357210_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0x600000356fd0_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0x600000357180_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0x600000357180_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0x7fcf31d18160;
T_252 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000357ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0x600000357cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0x600000357a80_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0x600000357c30_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0x600000357c30_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0x7fcf31d18440;
T_253 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x6000003206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0x6000003207e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0x6000003205a0_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0x600000320750_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0x600000320750_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0x7fcf31d18720;
T_254 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000321170_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0x600000321290_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x600000321050_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0x600000321200_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0x600000321200_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0x7fcf31d18a00;
T_255 ;
    %wait E_0x6000029df3c0;
    %load/vec4 v0x600000321c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0x600000321d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0x600000321b00_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0x600000321cb0_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0x600000321cb0_0, 0, 1;
    %jmp T_255;
    .thread T_255;
    .scope S_0x7fcf319ff130;
T_256 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003394d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003393b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000339440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003390e0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000339050_0, 0, 16;
    %load/vec4 v0x600000339170_0;
    %store/vec4 v0x600000339290_0, 0, 16;
    %load/vec4 v0x600000339200_0;
    %store/vec4 v0x600000339320_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003395f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %vpi_call/w 3 33 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x6000003395f0_0, v0x6000003394d0_0, v0x6000003393b0_0, v0x600000339290_0, v0x600000339170_0, v0x600000339440_0, v0x600000339320_0, v0x600000339200_0, v0x6000003390e0_0, v0x600000339050_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003393b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000339440_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6000003390e0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x600000339050_0, 0, 16;
    %load/vec4 v0x600000339170_0;
    %store/vec4 v0x600000339290_0, 0, 16;
    %load/vec4 v0x600000339200_0;
    %store/vec4 v0x600000339320_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003394d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003395f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %vpi_call/w 3 46 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x6000003395f0_0, v0x6000003394d0_0, v0x6000003393b0_0, v0x600000339290_0, v0x600000339170_0, v0x600000339440_0, v0x600000339320_0, v0x600000339200_0, v0x6000003390e0_0, v0x600000339050_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000003393b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000339440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003390e0_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x600000339050_0, 0, 16;
    %load/vec4 v0x600000339170_0;
    %store/vec4 v0x600000339290_0, 0, 16;
    %load/vec4 v0x600000339200_0;
    %store/vec4 v0x600000339320_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %vpi_call/w 3 58 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x6000003395f0_0, v0x6000003394d0_0, v0x6000003393b0_0, v0x600000339290_0, v0x600000339170_0, v0x600000339440_0, v0x600000339320_0, v0x600000339200_0, v0x6000003390e0_0, v0x600000339050_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003393b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600000339440_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6000003390e0_0, 0, 4;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x600000339050_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003394d0_0, 0, 1;
    %load/vec4 v0x600000339170_0;
    %store/vec4 v0x600000339290_0, 0, 16;
    %load/vec4 v0x600000339200_0;
    %store/vec4 v0x600000339320_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000339560_0, 0, 1;
    %vpi_call/w 3 71 "$display", "Reset = %b, WriteReg = %b, SrcData1(%b) - %h -> %h,  SrcData2(%b) - %h -> %h DstReg(%b) - %h", v0x6000003395f0_0, v0x6000003394d0_0, v0x6000003393b0_0, v0x600000339290_0, v0x600000339170_0, v0x600000339440_0, v0x600000339320_0, v0x600000339200_0, v0x6000003390e0_0, v0x600000339050_0 {0 0 0};
    %end;
    .thread T_256;
    .scope S_0x7fcf32926c40;
T_257 ;
    %wait E_0x60000298dcc0;
    %load/vec4 v0x600004138120_0;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %load/vec4 v0x600004138240_0;
    %flag_set/vec4 9;
    %jmp/0 T_257.2, 9;
    %load/vec4 v0x600004138000_0;
    %jmp/1 T_257.3, 9;
T_257.2 ; End of true expr.
    %load/vec4 v0x6000041381b0_0;
    %jmp/0 T_257.3, 9;
 ; End of false expr.
    %blend;
T_257.3;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %store/vec4 v0x6000041381b0_0, 0, 1;
    %jmp T_257;
    .thread T_257;
    .scope S_0x7fcf32926800;
T_258 ;
    %wait E_0x60000298e140;
    %load/vec4 v0x600004138480_0;
    %flag_set/vec4 8;
    %jmp/0 T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_258.1, 8;
T_258.0 ; End of true expr.
    %load/vec4 v0x6000041385a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_258.2, 9;
    %load/vec4 v0x600004138360_0;
    %jmp/1 T_258.3, 9;
T_258.2 ; End of true expr.
    %load/vec4 v0x600004138510_0;
    %jmp/0 T_258.3, 9;
 ; End of false expr.
    %blend;
T_258.3;
    %jmp/0 T_258.1, 8;
 ; End of false expr.
    %blend;
T_258.1;
    %store/vec4 v0x600004138510_0, 0, 1;
    %jmp T_258;
    .thread T_258;
    .scope S_0x7fcf32925d60;
T_259 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004138b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_259.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_259.1, 8;
T_259.0 ; End of true expr.
    %load/vec4 v0x600004138c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_259.2, 9;
    %load/vec4 v0x600004138a20_0;
    %jmp/1 T_259.3, 9;
T_259.2 ; End of true expr.
    %load/vec4 v0x600004138bd0_0;
    %jmp/0 T_259.3, 9;
 ; End of false expr.
    %blend;
T_259.3;
    %jmp/0 T_259.1, 8;
 ; End of false expr.
    %blend;
T_259.1;
    %store/vec4 v0x600004138bd0_0, 0, 1;
    %jmp T_259;
    .thread T_259;
    .scope S_0x7fcf329255f0;
T_260 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004139560_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v0x600004139680_0;
    %flag_set/vec4 9;
    %jmp/0 T_260.2, 9;
    %load/vec4 v0x600004139440_0;
    %jmp/1 T_260.3, 9;
T_260.2 ; End of true expr.
    %load/vec4 v0x6000041395f0_0;
    %jmp/0 T_260.3, 9;
 ; End of false expr.
    %blend;
T_260.3;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x6000041395f0_0, 0, 1;
    %jmp T_260;
    .thread T_260;
    .scope S_0x7fcf32924e80;
T_261 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004139f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %load/vec4 v0x60000413a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_261.2, 9;
    %load/vec4 v0x600004139e60_0;
    %jmp/1 T_261.3, 9;
T_261.2 ; End of true expr.
    %load/vec4 v0x60000413a010_0;
    %jmp/0 T_261.3, 9;
 ; End of false expr.
    %blend;
T_261.3;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %store/vec4 v0x60000413a010_0, 0, 1;
    %jmp T_261;
    .thread T_261;
    .scope S_0x7fcf32955a60;
T_262 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413a9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_262.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_262.1, 8;
T_262.0 ; End of true expr.
    %load/vec4 v0x60000413aac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_262.2, 9;
    %load/vec4 v0x60000413a880_0;
    %jmp/1 T_262.3, 9;
T_262.2 ; End of true expr.
    %load/vec4 v0x60000413aa30_0;
    %jmp/0 T_262.3, 9;
 ; End of false expr.
    %blend;
T_262.3;
    %jmp/0 T_262.1, 8;
 ; End of false expr.
    %blend;
T_262.1;
    %store/vec4 v0x60000413aa30_0, 0, 1;
    %jmp T_262;
    .thread T_262;
    .scope S_0x7fcf3290ded0;
T_263 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413b3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_263.1, 8;
T_263.0 ; End of true expr.
    %load/vec4 v0x60000413b4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_263.2, 9;
    %load/vec4 v0x60000413b2a0_0;
    %jmp/1 T_263.3, 9;
T_263.2 ; End of true expr.
    %load/vec4 v0x60000413b450_0;
    %jmp/0 T_263.3, 9;
 ; End of false expr.
    %blend;
T_263.3;
    %jmp/0 T_263.1, 8;
 ; End of false expr.
    %blend;
T_263.1;
    %store/vec4 v0x60000413b450_0, 0, 1;
    %jmp T_263;
    .thread T_263;
    .scope S_0x7fcf3290d760;
T_264 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %load/vec4 v0x60000413bf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_264.2, 9;
    %load/vec4 v0x60000413bcc0_0;
    %jmp/1 T_264.3, 9;
T_264.2 ; End of true expr.
    %load/vec4 v0x60000413be70_0;
    %jmp/0 T_264.3, 9;
 ; End of false expr.
    %blend;
T_264.3;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x60000413be70_0, 0, 1;
    %jmp T_264;
    .thread T_264;
    .scope S_0x7fcf3290cff0;
T_265 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_265.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_265.1, 8;
T_265.0 ; End of true expr.
    %load/vec4 v0x60000413c990_0;
    %flag_set/vec4 9;
    %jmp/0 T_265.2, 9;
    %load/vec4 v0x60000413c750_0;
    %jmp/1 T_265.3, 9;
T_265.2 ; End of true expr.
    %load/vec4 v0x60000413c900_0;
    %jmp/0 T_265.3, 9;
 ; End of false expr.
    %blend;
T_265.3;
    %jmp/0 T_265.1, 8;
 ; End of false expr.
    %blend;
T_265.1;
    %store/vec4 v0x60000413c900_0, 0, 1;
    %jmp T_265;
    .thread T_265;
    .scope S_0x7fcf3290fa70;
T_266 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_266.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_266.1, 8;
T_266.0 ; End of true expr.
    %load/vec4 v0x60000413d3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_266.2, 9;
    %load/vec4 v0x60000413d170_0;
    %jmp/1 T_266.3, 9;
T_266.2 ; End of true expr.
    %load/vec4 v0x60000413d320_0;
    %jmp/0 T_266.3, 9;
 ; End of false expr.
    %blend;
T_266.3;
    %jmp/0 T_266.1, 8;
 ; End of false expr.
    %blend;
T_266.1;
    %store/vec4 v0x60000413d320_0, 0, 1;
    %jmp T_266;
    .thread T_266;
    .scope S_0x7fcf3290f300;
T_267 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413dcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_267.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_267.1, 8;
T_267.0 ; End of true expr.
    %load/vec4 v0x60000413ddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_267.2, 9;
    %load/vec4 v0x60000413db90_0;
    %jmp/1 T_267.3, 9;
T_267.2 ; End of true expr.
    %load/vec4 v0x60000413dd40_0;
    %jmp/0 T_267.3, 9;
 ; End of false expr.
    %blend;
T_267.3;
    %jmp/0 T_267.1, 8;
 ; End of false expr.
    %blend;
T_267.1;
    %store/vec4 v0x60000413dd40_0, 0, 1;
    %jmp T_267;
    .thread T_267;
    .scope S_0x7fcf3290eb90;
T_268 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413e6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_268.1, 8;
T_268.0 ; End of true expr.
    %load/vec4 v0x60000413e7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_268.2, 9;
    %load/vec4 v0x60000413e5b0_0;
    %jmp/1 T_268.3, 9;
T_268.2 ; End of true expr.
    %load/vec4 v0x60000413e760_0;
    %jmp/0 T_268.3, 9;
 ; End of false expr.
    %blend;
T_268.3;
    %jmp/0 T_268.1, 8;
 ; End of false expr.
    %blend;
T_268.1;
    %store/vec4 v0x60000413e760_0, 0, 1;
    %jmp T_268;
    .thread T_268;
    .scope S_0x7fcf3294b8e0;
T_269 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_269.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_269.1, 8;
T_269.0 ; End of true expr.
    %load/vec4 v0x60000413f210_0;
    %flag_set/vec4 9;
    %jmp/0 T_269.2, 9;
    %load/vec4 v0x60000413efd0_0;
    %jmp/1 T_269.3, 9;
T_269.2 ; End of true expr.
    %load/vec4 v0x60000413f180_0;
    %jmp/0 T_269.3, 9;
 ; End of false expr.
    %blend;
T_269.3;
    %jmp/0 T_269.1, 8;
 ; End of false expr.
    %blend;
T_269.1;
    %store/vec4 v0x60000413f180_0, 0, 1;
    %jmp T_269;
    .thread T_269;
    .scope S_0x7fcf329310f0;
T_270 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000413fb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_270.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_270.1, 8;
T_270.0 ; End of true expr.
    %load/vec4 v0x60000413fc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_270.2, 9;
    %load/vec4 v0x60000413f9f0_0;
    %jmp/1 T_270.3, 9;
T_270.2 ; End of true expr.
    %load/vec4 v0x60000413fba0_0;
    %jmp/0 T_270.3, 9;
 ; End of false expr.
    %blend;
T_270.3;
    %jmp/0 T_270.1, 8;
 ; End of false expr.
    %blend;
T_270.1;
    %store/vec4 v0x60000413fba0_0, 0, 1;
    %jmp T_270;
    .thread T_270;
    .scope S_0x7fcf329394b0;
T_271 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041305a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_271.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_271.1, 8;
T_271.0 ; End of true expr.
    %load/vec4 v0x6000041306c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_271.2, 9;
    %load/vec4 v0x600004130480_0;
    %jmp/1 T_271.3, 9;
T_271.2 ; End of true expr.
    %load/vec4 v0x600004130630_0;
    %jmp/0 T_271.3, 9;
 ; End of false expr.
    %blend;
T_271.3;
    %jmp/0 T_271.1, 8;
 ; End of false expr.
    %blend;
T_271.1;
    %store/vec4 v0x600004130630_0, 0, 1;
    %jmp T_271;
    .thread T_271;
    .scope S_0x7fcf3292c8b0;
T_272 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004130fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_272.1, 8;
T_272.0 ; End of true expr.
    %load/vec4 v0x6000041310e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_272.2, 9;
    %load/vec4 v0x600004130ea0_0;
    %jmp/1 T_272.3, 9;
T_272.2 ; End of true expr.
    %load/vec4 v0x600004131050_0;
    %jmp/0 T_272.3, 9;
 ; End of false expr.
    %blend;
T_272.3;
    %jmp/0 T_272.1, 8;
 ; End of false expr.
    %blend;
T_272.1;
    %store/vec4 v0x600004131050_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_0x7fcf329077c0;
T_273 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041319e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_273.1, 8;
T_273.0 ; End of true expr.
    %load/vec4 v0x600004131b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_273.2, 9;
    %load/vec4 v0x6000041318c0_0;
    %jmp/1 T_273.3, 9;
T_273.2 ; End of true expr.
    %load/vec4 v0x600004131a70_0;
    %jmp/0 T_273.3, 9;
 ; End of false expr.
    %blend;
T_273.3;
    %jmp/0 T_273.1, 8;
 ; End of false expr.
    %blend;
T_273.1;
    %store/vec4 v0x600004131a70_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_0x7fcf32910620;
T_274 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004132400_0;
    %flag_set/vec4 8;
    %jmp/0 T_274.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_274.1, 8;
T_274.0 ; End of true expr.
    %load/vec4 v0x600004132520_0;
    %flag_set/vec4 9;
    %jmp/0 T_274.2, 9;
    %load/vec4 v0x6000041322e0_0;
    %jmp/1 T_274.3, 9;
T_274.2 ; End of true expr.
    %load/vec4 v0x600004132490_0;
    %jmp/0 T_274.3, 9;
 ; End of false expr.
    %blend;
T_274.3;
    %jmp/0 T_274.1, 8;
 ; End of false expr.
    %blend;
T_274.1;
    %store/vec4 v0x600004132490_0, 0, 1;
    %jmp T_274;
    .thread T_274;
    .scope S_0x7fcf31d1ef40;
T_275 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003cbe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %load/vec4 v0x60000410c000_0;
    %flag_set/vec4 9;
    %jmp/0 T_275.2, 9;
    %load/vec4 v0x6000003cbd50_0;
    %jmp/1 T_275.3, 9;
T_275.2 ; End of true expr.
    %load/vec4 v0x6000003cbf00_0;
    %jmp/0 T_275.3, 9;
 ; End of false expr.
    %blend;
T_275.3;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %store/vec4 v0x6000003cbf00_0, 0, 1;
    %jmp T_275;
    .thread T_275;
    .scope S_0x7fcf31d1f220;
T_276 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410c900_0;
    %flag_set/vec4 8;
    %jmp/0 T_276.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_276.1, 8;
T_276.0 ; End of true expr.
    %load/vec4 v0x60000410ca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_276.2, 9;
    %load/vec4 v0x60000410c7e0_0;
    %jmp/1 T_276.3, 9;
T_276.2 ; End of true expr.
    %load/vec4 v0x60000410c990_0;
    %jmp/0 T_276.3, 9;
 ; End of false expr.
    %blend;
T_276.3;
    %jmp/0 T_276.1, 8;
 ; End of false expr.
    %blend;
T_276.1;
    %store/vec4 v0x60000410c990_0, 0, 1;
    %jmp T_276;
    .thread T_276;
    .scope S_0x7fcf31d1f500;
T_277 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410d320_0;
    %flag_set/vec4 8;
    %jmp/0 T_277.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_277.1, 8;
T_277.0 ; End of true expr.
    %load/vec4 v0x60000410d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_277.2, 9;
    %load/vec4 v0x60000410d200_0;
    %jmp/1 T_277.3, 9;
T_277.2 ; End of true expr.
    %load/vec4 v0x60000410d3b0_0;
    %jmp/0 T_277.3, 9;
 ; End of false expr.
    %blend;
T_277.3;
    %jmp/0 T_277.1, 8;
 ; End of false expr.
    %blend;
T_277.1;
    %store/vec4 v0x60000410d3b0_0, 0, 1;
    %jmp T_277;
    .thread T_277;
    .scope S_0x7fcf31d1f7e0;
T_278 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_278.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_278.1, 8;
T_278.0 ; End of true expr.
    %load/vec4 v0x60000410de60_0;
    %flag_set/vec4 9;
    %jmp/0 T_278.2, 9;
    %load/vec4 v0x60000410dc20_0;
    %jmp/1 T_278.3, 9;
T_278.2 ; End of true expr.
    %load/vec4 v0x60000410ddd0_0;
    %jmp/0 T_278.3, 9;
 ; End of false expr.
    %blend;
T_278.3;
    %jmp/0 T_278.1, 8;
 ; End of false expr.
    %blend;
T_278.1;
    %store/vec4 v0x60000410ddd0_0, 0, 1;
    %jmp T_278;
    .thread T_278;
    .scope S_0x7fcf31d1fac0;
T_279 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410e760_0;
    %flag_set/vec4 8;
    %jmp/0 T_279.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_279.1, 8;
T_279.0 ; End of true expr.
    %load/vec4 v0x60000410e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_279.2, 9;
    %load/vec4 v0x60000410e640_0;
    %jmp/1 T_279.3, 9;
T_279.2 ; End of true expr.
    %load/vec4 v0x60000410e7f0_0;
    %jmp/0 T_279.3, 9;
 ; End of false expr.
    %blend;
T_279.3;
    %jmp/0 T_279.1, 8;
 ; End of false expr.
    %blend;
T_279.1;
    %store/vec4 v0x60000410e7f0_0, 0, 1;
    %jmp T_279;
    .thread T_279;
    .scope S_0x7fcf31d1fda0;
T_280 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410f180_0;
    %flag_set/vec4 8;
    %jmp/0 T_280.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_280.1, 8;
T_280.0 ; End of true expr.
    %load/vec4 v0x60000410f2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_280.2, 9;
    %load/vec4 v0x60000410f060_0;
    %jmp/1 T_280.3, 9;
T_280.2 ; End of true expr.
    %load/vec4 v0x60000410f210_0;
    %jmp/0 T_280.3, 9;
 ; End of false expr.
    %blend;
T_280.3;
    %jmp/0 T_280.1, 8;
 ; End of false expr.
    %blend;
T_280.1;
    %store/vec4 v0x60000410f210_0, 0, 1;
    %jmp T_280;
    .thread T_280;
    .scope S_0x7fcf31d20080;
T_281 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_281.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_281.1, 8;
T_281.0 ; End of true expr.
    %load/vec4 v0x60000410fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_281.2, 9;
    %load/vec4 v0x60000410fa80_0;
    %jmp/1 T_281.3, 9;
T_281.2 ; End of true expr.
    %load/vec4 v0x60000410fc30_0;
    %jmp/0 T_281.3, 9;
 ; End of false expr.
    %blend;
T_281.3;
    %jmp/0 T_281.1, 8;
 ; End of false expr.
    %blend;
T_281.1;
    %store/vec4 v0x60000410fc30_0, 0, 1;
    %jmp T_281;
    .thread T_281;
    .scope S_0x7fcf31d20360;
T_282 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004100630_0;
    %flag_set/vec4 8;
    %jmp/0 T_282.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_282.1, 8;
T_282.0 ; End of true expr.
    %load/vec4 v0x600004100750_0;
    %flag_set/vec4 9;
    %jmp/0 T_282.2, 9;
    %load/vec4 v0x600004100510_0;
    %jmp/1 T_282.3, 9;
T_282.2 ; End of true expr.
    %load/vec4 v0x6000041006c0_0;
    %jmp/0 T_282.3, 9;
 ; End of false expr.
    %blend;
T_282.3;
    %jmp/0 T_282.1, 8;
 ; End of false expr.
    %blend;
T_282.1;
    %store/vec4 v0x6000041006c0_0, 0, 1;
    %jmp T_282;
    .thread T_282;
    .scope S_0x7fcf31d20640;
T_283 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004101050_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_283.1, 8;
T_283.0 ; End of true expr.
    %load/vec4 v0x600004101170_0;
    %flag_set/vec4 9;
    %jmp/0 T_283.2, 9;
    %load/vec4 v0x600004100f30_0;
    %jmp/1 T_283.3, 9;
T_283.2 ; End of true expr.
    %load/vec4 v0x6000041010e0_0;
    %jmp/0 T_283.3, 9;
 ; End of false expr.
    %blend;
T_283.3;
    %jmp/0 T_283.1, 8;
 ; End of false expr.
    %blend;
T_283.1;
    %store/vec4 v0x6000041010e0_0, 0, 1;
    %jmp T_283;
    .thread T_283;
    .scope S_0x7fcf31d20920;
T_284 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004101a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_284.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_284.1, 8;
T_284.0 ; End of true expr.
    %load/vec4 v0x600004101b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_284.2, 9;
    %load/vec4 v0x600004101950_0;
    %jmp/1 T_284.3, 9;
T_284.2 ; End of true expr.
    %load/vec4 v0x600004101b00_0;
    %jmp/0 T_284.3, 9;
 ; End of false expr.
    %blend;
T_284.3;
    %jmp/0 T_284.1, 8;
 ; End of false expr.
    %blend;
T_284.1;
    %store/vec4 v0x600004101b00_0, 0, 1;
    %jmp T_284;
    .thread T_284;
    .scope S_0x7fcf32a970b0;
T_285 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000415b600_0;
    %flag_set/vec4 8;
    %jmp/0 T_285.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_285.1, 8;
T_285.0 ; End of true expr.
    %load/vec4 v0x60000415b720_0;
    %flag_set/vec4 9;
    %jmp/0 T_285.2, 9;
    %load/vec4 v0x60000415b4e0_0;
    %jmp/1 T_285.3, 9;
T_285.2 ; End of true expr.
    %load/vec4 v0x60000415b690_0;
    %jmp/0 T_285.3, 9;
 ; End of false expr.
    %blend;
T_285.3;
    %jmp/0 T_285.1, 8;
 ; End of false expr.
    %blend;
T_285.1;
    %store/vec4 v0x60000415b690_0, 0, 1;
    %jmp T_285;
    .thread T_285;
    .scope S_0x7fcf32a97390;
T_286 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004104090_0;
    %flag_set/vec4 8;
    %jmp/0 T_286.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_286.1, 8;
T_286.0 ; End of true expr.
    %load/vec4 v0x6000041041b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_286.2, 9;
    %load/vec4 v0x60000415bf00_0;
    %jmp/1 T_286.3, 9;
T_286.2 ; End of true expr.
    %load/vec4 v0x600004104120_0;
    %jmp/0 T_286.3, 9;
 ; End of false expr.
    %blend;
T_286.3;
    %jmp/0 T_286.1, 8;
 ; End of false expr.
    %blend;
T_286.1;
    %store/vec4 v0x600004104120_0, 0, 1;
    %jmp T_286;
    .thread T_286;
    .scope S_0x7fcf32a961c0;
T_287 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004104ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_287.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_287.1, 8;
T_287.0 ; End of true expr.
    %load/vec4 v0x600004104bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_287.2, 9;
    %load/vec4 v0x600004104990_0;
    %jmp/1 T_287.3, 9;
T_287.2 ; End of true expr.
    %load/vec4 v0x600004104b40_0;
    %jmp/0 T_287.3, 9;
 ; End of false expr.
    %blend;
T_287.3;
    %jmp/0 T_287.1, 8;
 ; End of false expr.
    %blend;
T_287.1;
    %store/vec4 v0x600004104b40_0, 0, 1;
    %jmp T_287;
    .thread T_287;
    .scope S_0x7fcf32a964a0;
T_288 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041054d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_288.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_288.1, 8;
T_288.0 ; End of true expr.
    %load/vec4 v0x6000041055f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_288.2, 9;
    %load/vec4 v0x6000041053b0_0;
    %jmp/1 T_288.3, 9;
T_288.2 ; End of true expr.
    %load/vec4 v0x600004105560_0;
    %jmp/0 T_288.3, 9;
 ; End of false expr.
    %blend;
T_288.3;
    %jmp/0 T_288.1, 8;
 ; End of false expr.
    %blend;
T_288.1;
    %store/vec4 v0x600004105560_0, 0, 1;
    %jmp T_288;
    .thread T_288;
    .scope S_0x7fcf32a956c0;
T_289 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004105ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_289.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_289.1, 8;
T_289.0 ; End of true expr.
    %load/vec4 v0x600004106010_0;
    %flag_set/vec4 9;
    %jmp/0 T_289.2, 9;
    %load/vec4 v0x600004105dd0_0;
    %jmp/1 T_289.3, 9;
T_289.2 ; End of true expr.
    %load/vec4 v0x600004105f80_0;
    %jmp/0 T_289.3, 9;
 ; End of false expr.
    %blend;
T_289.3;
    %jmp/0 T_289.1, 8;
 ; End of false expr.
    %blend;
T_289.1;
    %store/vec4 v0x600004105f80_0, 0, 1;
    %jmp T_289;
    .thread T_289;
    .scope S_0x7fcf32a959a0;
T_290 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004106910_0;
    %flag_set/vec4 8;
    %jmp/0 T_290.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_290.1, 8;
T_290.0 ; End of true expr.
    %load/vec4 v0x600004106a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_290.2, 9;
    %load/vec4 v0x6000041067f0_0;
    %jmp/1 T_290.3, 9;
T_290.2 ; End of true expr.
    %load/vec4 v0x6000041069a0_0;
    %jmp/0 T_290.3, 9;
 ; End of false expr.
    %blend;
T_290.3;
    %jmp/0 T_290.1, 8;
 ; End of false expr.
    %blend;
T_290.1;
    %store/vec4 v0x6000041069a0_0, 0, 1;
    %jmp T_290;
    .thread T_290;
    .scope S_0x7fcf32905290;
T_291 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041332a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_291.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_291.1, 8;
T_291.0 ; End of true expr.
    %load/vec4 v0x6000041333c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_291.2, 9;
    %load/vec4 v0x600004133180_0;
    %jmp/1 T_291.3, 9;
T_291.2 ; End of true expr.
    %load/vec4 v0x600004133330_0;
    %jmp/0 T_291.3, 9;
 ; End of false expr.
    %blend;
T_291.3;
    %jmp/0 T_291.1, 8;
 ; End of false expr.
    %blend;
T_291.1;
    %store/vec4 v0x600004133330_0, 0, 1;
    %jmp T_291;
    .thread T_291;
    .scope S_0x7fcf329043b0;
T_292 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004133cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_292.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_292.1, 8;
T_292.0 ; End of true expr.
    %load/vec4 v0x600004133de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_292.2, 9;
    %load/vec4 v0x600004133ba0_0;
    %jmp/1 T_292.3, 9;
T_292.2 ; End of true expr.
    %load/vec4 v0x600004133d50_0;
    %jmp/0 T_292.3, 9;
 ; End of false expr.
    %blend;
T_292.3;
    %jmp/0 T_292.1, 8;
 ; End of false expr.
    %blend;
T_292.1;
    %store/vec4 v0x600004133d50_0, 0, 1;
    %jmp T_292;
    .thread T_292;
    .scope S_0x7fcf30fa86a0;
T_293 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004134750_0;
    %flag_set/vec4 8;
    %jmp/0 T_293.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_293.1, 8;
T_293.0 ; End of true expr.
    %load/vec4 v0x600004134870_0;
    %flag_set/vec4 9;
    %jmp/0 T_293.2, 9;
    %load/vec4 v0x600004134630_0;
    %jmp/1 T_293.3, 9;
T_293.2 ; End of true expr.
    %load/vec4 v0x6000041347e0_0;
    %jmp/0 T_293.3, 9;
 ; End of false expr.
    %blend;
T_293.3;
    %jmp/0 T_293.1, 8;
 ; End of false expr.
    %blend;
T_293.1;
    %store/vec4 v0x6000041347e0_0, 0, 1;
    %jmp T_293;
    .thread T_293;
    .scope S_0x7fcf3294fc30;
T_294 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004135170_0;
    %flag_set/vec4 8;
    %jmp/0 T_294.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_294.1, 8;
T_294.0 ; End of true expr.
    %load/vec4 v0x600004135290_0;
    %flag_set/vec4 9;
    %jmp/0 T_294.2, 9;
    %load/vec4 v0x600004135050_0;
    %jmp/1 T_294.3, 9;
T_294.2 ; End of true expr.
    %load/vec4 v0x600004135200_0;
    %jmp/0 T_294.3, 9;
 ; End of false expr.
    %blend;
T_294.3;
    %jmp/0 T_294.1, 8;
 ; End of false expr.
    %blend;
T_294.1;
    %store/vec4 v0x600004135200_0, 0, 1;
    %jmp T_294;
    .thread T_294;
    .scope S_0x7fcf32947760;
T_295 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004135b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_295.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_295.1, 8;
T_295.0 ; End of true expr.
    %load/vec4 v0x600004135cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_295.2, 9;
    %load/vec4 v0x600004135a70_0;
    %jmp/1 T_295.3, 9;
T_295.2 ; End of true expr.
    %load/vec4 v0x600004135c20_0;
    %jmp/0 T_295.3, 9;
 ; End of false expr.
    %blend;
T_295.3;
    %jmp/0 T_295.1, 8;
 ; End of false expr.
    %blend;
T_295.1;
    %store/vec4 v0x600004135c20_0, 0, 1;
    %jmp T_295;
    .thread T_295;
    .scope S_0x7fcf329537b0;
T_296 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041365b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_296.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_296.1, 8;
T_296.0 ; End of true expr.
    %load/vec4 v0x6000041366d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_296.2, 9;
    %load/vec4 v0x600004136490_0;
    %jmp/1 T_296.3, 9;
T_296.2 ; End of true expr.
    %load/vec4 v0x600004136640_0;
    %jmp/0 T_296.3, 9;
 ; End of false expr.
    %blend;
T_296.3;
    %jmp/0 T_296.1, 8;
 ; End of false expr.
    %blend;
T_296.1;
    %store/vec4 v0x600004136640_0, 0, 1;
    %jmp T_296;
    .thread T_296;
    .scope S_0x7fcf3294f4c0;
T_297 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004136fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_297.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_297.1, 8;
T_297.0 ; End of true expr.
    %load/vec4 v0x6000041370f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_297.2, 9;
    %load/vec4 v0x600004136eb0_0;
    %jmp/1 T_297.3, 9;
T_297.2 ; End of true expr.
    %load/vec4 v0x600004137060_0;
    %jmp/0 T_297.3, 9;
 ; End of false expr.
    %blend;
T_297.3;
    %jmp/0 T_297.1, 8;
 ; End of false expr.
    %blend;
T_297.1;
    %store/vec4 v0x600004137060_0, 0, 1;
    %jmp T_297;
    .thread T_297;
    .scope S_0x7fcf3294b2e0;
T_298 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041379f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_298.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_298.1, 8;
T_298.0 ; End of true expr.
    %load/vec4 v0x600004137b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_298.2, 9;
    %load/vec4 v0x6000041378d0_0;
    %jmp/1 T_298.3, 9;
T_298.2 ; End of true expr.
    %load/vec4 v0x600004137a80_0;
    %jmp/0 T_298.3, 9;
 ; End of false expr.
    %blend;
T_298.3;
    %jmp/0 T_298.1, 8;
 ; End of false expr.
    %blend;
T_298.1;
    %store/vec4 v0x600004137a80_0, 0, 1;
    %jmp T_298;
    .thread T_298;
    .scope S_0x7fcf32946ff0;
T_299 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004108480_0;
    %flag_set/vec4 8;
    %jmp/0 T_299.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_299.1, 8;
T_299.0 ; End of true expr.
    %load/vec4 v0x6000041085a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_299.2, 9;
    %load/vec4 v0x600004108360_0;
    %jmp/1 T_299.3, 9;
T_299.2 ; End of true expr.
    %load/vec4 v0x600004108510_0;
    %jmp/0 T_299.3, 9;
 ; End of false expr.
    %blend;
T_299.3;
    %jmp/0 T_299.1, 8;
 ; End of false expr.
    %blend;
T_299.1;
    %store/vec4 v0x600004108510_0, 0, 1;
    %jmp T_299;
    .thread T_299;
    .scope S_0x7fcf32942e10;
T_300 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004108ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_300.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_300.1, 8;
T_300.0 ; End of true expr.
    %load/vec4 v0x600004108fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_300.2, 9;
    %load/vec4 v0x600004108d80_0;
    %jmp/1 T_300.3, 9;
T_300.2 ; End of true expr.
    %load/vec4 v0x600004108f30_0;
    %jmp/0 T_300.3, 9;
 ; End of false expr.
    %blend;
T_300.3;
    %jmp/0 T_300.1, 8;
 ; End of false expr.
    %blend;
T_300.1;
    %store/vec4 v0x600004108f30_0, 0, 1;
    %jmp T_300;
    .thread T_300;
    .scope S_0x7fcf31d1db70;
T_301 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c83f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_301.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_301.1, 8;
T_301.0 ; End of true expr.
    %load/vec4 v0x6000003c8510_0;
    %flag_set/vec4 9;
    %jmp/0 T_301.2, 9;
    %load/vec4 v0x6000003c82d0_0;
    %jmp/1 T_301.3, 9;
T_301.2 ; End of true expr.
    %load/vec4 v0x6000003c8480_0;
    %jmp/0 T_301.3, 9;
 ; End of false expr.
    %blend;
T_301.3;
    %jmp/0 T_301.1, 8;
 ; End of false expr.
    %blend;
T_301.1;
    %store/vec4 v0x6000003c8480_0, 0, 1;
    %jmp T_301;
    .thread T_301;
    .scope S_0x7fcf31d1de50;
T_302 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c8e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_302.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_302.1, 8;
T_302.0 ; End of true expr.
    %load/vec4 v0x6000003c8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_302.2, 9;
    %load/vec4 v0x6000003c8cf0_0;
    %jmp/1 T_302.3, 9;
T_302.2 ; End of true expr.
    %load/vec4 v0x6000003c8ea0_0;
    %jmp/0 T_302.3, 9;
 ; End of false expr.
    %blend;
T_302.3;
    %jmp/0 T_302.1, 8;
 ; End of false expr.
    %blend;
T_302.1;
    %store/vec4 v0x6000003c8ea0_0, 0, 1;
    %jmp T_302;
    .thread T_302;
    .scope S_0x7fcf31d1e130;
T_303 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_303.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_303.1, 8;
T_303.0 ; End of true expr.
    %load/vec4 v0x6000003c9950_0;
    %flag_set/vec4 9;
    %jmp/0 T_303.2, 9;
    %load/vec4 v0x6000003c9710_0;
    %jmp/1 T_303.3, 9;
T_303.2 ; End of true expr.
    %load/vec4 v0x6000003c98c0_0;
    %jmp/0 T_303.3, 9;
 ; End of false expr.
    %blend;
T_303.3;
    %jmp/0 T_303.1, 8;
 ; End of false expr.
    %blend;
T_303.1;
    %store/vec4 v0x6000003c98c0_0, 0, 1;
    %jmp T_303;
    .thread T_303;
    .scope S_0x7fcf31cec1a0;
T_304 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c9b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_304.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_304.1, 8;
T_304.0 ; End of true expr.
    %load/vec4 v0x6000003c9cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_304.2, 9;
    %load/vec4 v0x6000003c9a70_0;
    %jmp/1 T_304.3, 9;
T_304.2 ; End of true expr.
    %load/vec4 v0x6000003c9c20_0;
    %jmp/0 T_304.3, 9;
 ; End of false expr.
    %blend;
T_304.3;
    %jmp/0 T_304.1, 8;
 ; End of false expr.
    %blend;
T_304.1;
    %store/vec4 v0x6000003c9c20_0, 0, 1;
    %jmp T_304;
    .thread T_304;
    .scope S_0x7fcf31d1e410;
T_305 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ca5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_305.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_305.1, 8;
T_305.0 ; End of true expr.
    %load/vec4 v0x6000003ca6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_305.2, 9;
    %load/vec4 v0x6000003ca490_0;
    %jmp/1 T_305.3, 9;
T_305.2 ; End of true expr.
    %load/vec4 v0x6000003ca640_0;
    %jmp/0 T_305.3, 9;
 ; End of false expr.
    %blend;
T_305.3;
    %jmp/0 T_305.1, 8;
 ; End of false expr.
    %blend;
T_305.1;
    %store/vec4 v0x6000003ca640_0, 0, 1;
    %jmp T_305;
    .thread T_305;
    .scope S_0x7fcf31d1e6f0;
T_306 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003cafd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_306.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_306.1, 8;
T_306.0 ; End of true expr.
    %load/vec4 v0x6000003cb0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_306.2, 9;
    %load/vec4 v0x6000003caeb0_0;
    %jmp/1 T_306.3, 9;
T_306.2 ; End of true expr.
    %load/vec4 v0x6000003cb060_0;
    %jmp/0 T_306.3, 9;
 ; End of false expr.
    %blend;
T_306.3;
    %jmp/0 T_306.1, 8;
 ; End of false expr.
    %blend;
T_306.1;
    %store/vec4 v0x6000003cb060_0, 0, 1;
    %jmp T_306;
    .thread T_306;
    .scope S_0x7fcf32c11640;
T_307 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004126490_0;
    %flag_set/vec4 8;
    %jmp/0 T_307.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_307.1, 8;
T_307.0 ; End of true expr.
    %load/vec4 v0x6000041265b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_307.2, 9;
    %load/vec4 v0x600004126370_0;
    %jmp/1 T_307.3, 9;
T_307.2 ; End of true expr.
    %load/vec4 v0x600004126520_0;
    %jmp/0 T_307.3, 9;
 ; End of false expr.
    %blend;
T_307.3;
    %jmp/0 T_307.1, 8;
 ; End of false expr.
    %blend;
T_307.1;
    %store/vec4 v0x600004126520_0, 0, 1;
    %jmp T_307;
    .thread T_307;
    .scope S_0x7fcf32c10ed0;
T_308 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004126eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_308.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_308.1, 8;
T_308.0 ; End of true expr.
    %load/vec4 v0x600004126fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_308.2, 9;
    %load/vec4 v0x600004126d90_0;
    %jmp/1 T_308.3, 9;
T_308.2 ; End of true expr.
    %load/vec4 v0x600004126f40_0;
    %jmp/0 T_308.3, 9;
 ; End of false expr.
    %blend;
T_308.3;
    %jmp/0 T_308.1, 8;
 ; End of false expr.
    %blend;
T_308.1;
    %store/vec4 v0x600004126f40_0, 0, 1;
    %jmp T_308;
    .thread T_308;
    .scope S_0x7fcf32c10760;
T_309 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x6000041278d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_309.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_309.1, 8;
T_309.0 ; End of true expr.
    %load/vec4 v0x6000041279f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_309.2, 9;
    %load/vec4 v0x6000041277b0_0;
    %jmp/1 T_309.3, 9;
T_309.2 ; End of true expr.
    %load/vec4 v0x600004127960_0;
    %jmp/0 T_309.3, 9;
 ; End of false expr.
    %blend;
T_309.3;
    %jmp/0 T_309.1, 8;
 ; End of false expr.
    %blend;
T_309.1;
    %store/vec4 v0x600004127960_0, 0, 1;
    %jmp T_309;
    .thread T_309;
    .scope S_0x7fcf32c0fff0;
T_310 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x60000411c360_0;
    %flag_set/vec4 8;
    %jmp/0 T_310.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_310.1, 8;
T_310.0 ; End of true expr.
    %load/vec4 v0x60000411c480_0;
    %flag_set/vec4 9;
    %jmp/0 T_310.2, 9;
    %load/vec4 v0x60000411c240_0;
    %jmp/1 T_310.3, 9;
T_310.2 ; End of true expr.
    %load/vec4 v0x60000411c3f0_0;
    %jmp/0 T_310.3, 9;
 ; End of false expr.
    %blend;
T_310.3;
    %jmp/0 T_310.1, 8;
 ; End of false expr.
    %blend;
T_310.1;
    %store/vec4 v0x60000411c3f0_0, 0, 1;
    %jmp T_310;
    .thread T_310;
    .scope S_0x7fcf32c0f880;
T_311 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x60000411cd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_311.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_311.1, 8;
T_311.0 ; End of true expr.
    %load/vec4 v0x60000411cea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_311.2, 9;
    %load/vec4 v0x60000411cc60_0;
    %jmp/1 T_311.3, 9;
T_311.2 ; End of true expr.
    %load/vec4 v0x60000411ce10_0;
    %jmp/0 T_311.3, 9;
 ; End of false expr.
    %blend;
T_311.3;
    %jmp/0 T_311.1, 8;
 ; End of false expr.
    %blend;
T_311.1;
    %store/vec4 v0x60000411ce10_0, 0, 1;
    %jmp T_311;
    .thread T_311;
    .scope S_0x7fcf32c0f110;
T_312 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x60000411d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_312.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_312.1, 8;
T_312.0 ; End of true expr.
    %load/vec4 v0x60000411d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_312.2, 9;
    %load/vec4 v0x60000411d680_0;
    %jmp/1 T_312.3, 9;
T_312.2 ; End of true expr.
    %load/vec4 v0x60000411d830_0;
    %jmp/0 T_312.3, 9;
 ; End of false expr.
    %blend;
T_312.3;
    %jmp/0 T_312.1, 8;
 ; End of false expr.
    %blend;
T_312.1;
    %store/vec4 v0x60000411d830_0, 0, 1;
    %jmp T_312;
    .thread T_312;
    .scope S_0x7fcf32c0e9a0;
T_313 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x60000411e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_313.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_313.1, 8;
T_313.0 ; End of true expr.
    %load/vec4 v0x60000411e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_313.2, 9;
    %load/vec4 v0x60000411e0a0_0;
    %jmp/1 T_313.3, 9;
T_313.2 ; End of true expr.
    %load/vec4 v0x60000411e250_0;
    %jmp/0 T_313.3, 9;
 ; End of false expr.
    %blend;
T_313.3;
    %jmp/0 T_313.1, 8;
 ; End of false expr.
    %blend;
T_313.1;
    %store/vec4 v0x60000411e250_0, 0, 1;
    %jmp T_313;
    .thread T_313;
    .scope S_0x7fcf32c0dbd0;
T_314 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x60000411ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_314.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_314.1, 8;
T_314.0 ; End of true expr.
    %load/vec4 v0x60000411ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_314.2, 9;
    %load/vec4 v0x60000411eac0_0;
    %jmp/1 T_314.3, 9;
T_314.2 ; End of true expr.
    %load/vec4 v0x60000411ec70_0;
    %jmp/0 T_314.3, 9;
 ; End of false expr.
    %blend;
T_314.3;
    %jmp/0 T_314.1, 8;
 ; End of false expr.
    %blend;
T_314.1;
    %store/vec4 v0x60000411ec70_0, 0, 1;
    %jmp T_314;
    .thread T_314;
    .scope S_0x7fcf32c0d460;
T_315 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x60000411f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_315.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_315.1, 8;
T_315.0 ; End of true expr.
    %load/vec4 v0x60000411f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_315.2, 9;
    %load/vec4 v0x60000411f4e0_0;
    %jmp/1 T_315.3, 9;
T_315.2 ; End of true expr.
    %load/vec4 v0x60000411f690_0;
    %jmp/0 T_315.3, 9;
 ; End of false expr.
    %blend;
T_315.3;
    %jmp/0 T_315.1, 8;
 ; End of false expr.
    %blend;
T_315.1;
    %store/vec4 v0x60000411f690_0, 0, 1;
    %jmp T_315;
    .thread T_315;
    .scope S_0x7fcf32c0c250;
T_316 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004110090_0;
    %flag_set/vec4 8;
    %jmp/0 T_316.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_316.1, 8;
T_316.0 ; End of true expr.
    %load/vec4 v0x6000041101b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_316.2, 9;
    %load/vec4 v0x60000411ff00_0;
    %jmp/1 T_316.3, 9;
T_316.2 ; End of true expr.
    %load/vec4 v0x600004110120_0;
    %jmp/0 T_316.3, 9;
 ; End of false expr.
    %blend;
T_316.3;
    %jmp/0 T_316.1, 8;
 ; End of false expr.
    %blend;
T_316.1;
    %store/vec4 v0x600004110120_0, 0, 1;
    %jmp T_316;
    .thread T_316;
    .scope S_0x7fcf32c0bae0;
T_317 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004110ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_317.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_317.1, 8;
T_317.0 ; End of true expr.
    %load/vec4 v0x600004110bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_317.2, 9;
    %load/vec4 v0x600004110990_0;
    %jmp/1 T_317.3, 9;
T_317.2 ; End of true expr.
    %load/vec4 v0x600004110b40_0;
    %jmp/0 T_317.3, 9;
 ; End of false expr.
    %blend;
T_317.3;
    %jmp/0 T_317.1, 8;
 ; End of false expr.
    %blend;
T_317.1;
    %store/vec4 v0x600004110b40_0, 0, 1;
    %jmp T_317;
    .thread T_317;
    .scope S_0x7fcf32c0b370;
T_318 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x6000041114d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_318.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_318.1, 8;
T_318.0 ; End of true expr.
    %load/vec4 v0x6000041115f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_318.2, 9;
    %load/vec4 v0x6000041113b0_0;
    %jmp/1 T_318.3, 9;
T_318.2 ; End of true expr.
    %load/vec4 v0x600004111560_0;
    %jmp/0 T_318.3, 9;
 ; End of false expr.
    %blend;
T_318.3;
    %jmp/0 T_318.1, 8;
 ; End of false expr.
    %blend;
T_318.1;
    %store/vec4 v0x600004111560_0, 0, 1;
    %jmp T_318;
    .thread T_318;
    .scope S_0x7fcf32c0ac00;
T_319 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004111ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_319.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_319.1, 8;
T_319.0 ; End of true expr.
    %load/vec4 v0x600004112010_0;
    %flag_set/vec4 9;
    %jmp/0 T_319.2, 9;
    %load/vec4 v0x600004111dd0_0;
    %jmp/1 T_319.3, 9;
T_319.2 ; End of true expr.
    %load/vec4 v0x600004111f80_0;
    %jmp/0 T_319.3, 9;
 ; End of false expr.
    %blend;
T_319.3;
    %jmp/0 T_319.1, 8;
 ; End of false expr.
    %blend;
T_319.1;
    %store/vec4 v0x600004111f80_0, 0, 1;
    %jmp T_319;
    .thread T_319;
    .scope S_0x7fcf32c0a490;
T_320 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004112910_0;
    %flag_set/vec4 8;
    %jmp/0 T_320.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_320.1, 8;
T_320.0 ; End of true expr.
    %load/vec4 v0x600004112a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_320.2, 9;
    %load/vec4 v0x6000041127f0_0;
    %jmp/1 T_320.3, 9;
T_320.2 ; End of true expr.
    %load/vec4 v0x6000041129a0_0;
    %jmp/0 T_320.3, 9;
 ; End of false expr.
    %blend;
T_320.3;
    %jmp/0 T_320.1, 8;
 ; End of false expr.
    %blend;
T_320.1;
    %store/vec4 v0x6000041129a0_0, 0, 1;
    %jmp T_320;
    .thread T_320;
    .scope S_0x7fcf32c09d20;
T_321 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004113330_0;
    %flag_set/vec4 8;
    %jmp/0 T_321.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_321.1, 8;
T_321.0 ; End of true expr.
    %load/vec4 v0x600004113450_0;
    %flag_set/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x600004113210_0;
    %jmp/1 T_321.3, 9;
T_321.2 ; End of true expr.
    %load/vec4 v0x6000041133c0_0;
    %jmp/0 T_321.3, 9;
 ; End of false expr.
    %blend;
T_321.3;
    %jmp/0 T_321.1, 8;
 ; End of false expr.
    %blend;
T_321.1;
    %store/vec4 v0x6000041133c0_0, 0, 1;
    %jmp T_321;
    .thread T_321;
    .scope S_0x7fcf32c095b0;
T_322 ;
    %wait E_0x600002985bc0;
    %load/vec4 v0x600004113d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_322.1, 8;
T_322.0 ; End of true expr.
    %load/vec4 v0x600004113e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_322.2, 9;
    %load/vec4 v0x600004113c30_0;
    %jmp/1 T_322.3, 9;
T_322.2 ; End of true expr.
    %load/vec4 v0x600004113de0_0;
    %jmp/0 T_322.3, 9;
 ; End of false expr.
    %blend;
T_322.3;
    %jmp/0 T_322.1, 8;
 ; End of false expr.
    %blend;
T_322.1;
    %store/vec4 v0x600004113de0_0, 0, 1;
    %jmp T_322;
    .thread T_322;
    .scope S_0x7fcf32c0c9c0;
T_323 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004114c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_323.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_323.1, 8;
T_323.0 ; End of true expr.
    %load/vec4 v0x600004114d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_323.2, 9;
    %load/vec4 v0x600004114b40_0;
    %jmp/1 T_323.3, 9;
T_323.2 ; End of true expr.
    %load/vec4 v0x600004114cf0_0;
    %jmp/0 T_323.3, 9;
 ; End of false expr.
    %blend;
T_323.3;
    %jmp/0 T_323.1, 8;
 ; End of false expr.
    %blend;
T_323.1;
    %store/vec4 v0x600004114cf0_0, 0, 1;
    %jmp T_323;
    .thread T_323;
    .scope S_0x7fcf32c086d0;
T_324 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004115680_0;
    %flag_set/vec4 8;
    %jmp/0 T_324.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_324.1, 8;
T_324.0 ; End of true expr.
    %load/vec4 v0x6000041157a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_324.2, 9;
    %load/vec4 v0x600004115560_0;
    %jmp/1 T_324.3, 9;
T_324.2 ; End of true expr.
    %load/vec4 v0x600004115710_0;
    %jmp/0 T_324.3, 9;
 ; End of false expr.
    %blend;
T_324.3;
    %jmp/0 T_324.1, 8;
 ; End of false expr.
    %blend;
T_324.1;
    %store/vec4 v0x600004115710_0, 0, 1;
    %jmp T_324;
    .thread T_324;
    .scope S_0x7fcf32c07f60;
T_325 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041160a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_325.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_325.1, 8;
T_325.0 ; End of true expr.
    %load/vec4 v0x6000041161c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_325.2, 9;
    %load/vec4 v0x600004115f80_0;
    %jmp/1 T_325.3, 9;
T_325.2 ; End of true expr.
    %load/vec4 v0x600004116130_0;
    %jmp/0 T_325.3, 9;
 ; End of false expr.
    %blend;
T_325.3;
    %jmp/0 T_325.1, 8;
 ; End of false expr.
    %blend;
T_325.1;
    %store/vec4 v0x600004116130_0, 0, 1;
    %jmp T_325;
    .thread T_325;
    .scope S_0x7fcf32c077f0;
T_326 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004116ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_326.1, 8;
T_326.0 ; End of true expr.
    %load/vec4 v0x600004116be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_326.2, 9;
    %load/vec4 v0x6000041169a0_0;
    %jmp/1 T_326.3, 9;
T_326.2 ; End of true expr.
    %load/vec4 v0x600004116b50_0;
    %jmp/0 T_326.3, 9;
 ; End of false expr.
    %blend;
T_326.3;
    %jmp/0 T_326.1, 8;
 ; End of false expr.
    %blend;
T_326.1;
    %store/vec4 v0x600004116b50_0, 0, 1;
    %jmp T_326;
    .thread T_326;
    .scope S_0x7fcf32c07080;
T_327 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041174e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_327.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_327.1, 8;
T_327.0 ; End of true expr.
    %load/vec4 v0x600004117600_0;
    %flag_set/vec4 9;
    %jmp/0 T_327.2, 9;
    %load/vec4 v0x6000041173c0_0;
    %jmp/1 T_327.3, 9;
T_327.2 ; End of true expr.
    %load/vec4 v0x600004117570_0;
    %jmp/0 T_327.3, 9;
 ; End of false expr.
    %blend;
T_327.3;
    %jmp/0 T_327.1, 8;
 ; End of false expr.
    %blend;
T_327.1;
    %store/vec4 v0x600004117570_0, 0, 1;
    %jmp T_327;
    .thread T_327;
    .scope S_0x7fcf32c13ea0;
T_328 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004117f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_328.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_328.1, 8;
T_328.0 ; End of true expr.
    %load/vec4 v0x6000041e8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_328.2, 9;
    %load/vec4 v0x600004117de0_0;
    %jmp/1 T_328.3, 9;
T_328.2 ; End of true expr.
    %load/vec4 v0x6000041e8000_0;
    %jmp/0 T_328.3, 9;
 ; End of false expr.
    %blend;
T_328.3;
    %jmp/0 T_328.1, 8;
 ; End of false expr.
    %blend;
T_328.1;
    %store/vec4 v0x6000041e8000_0, 0, 1;
    %jmp T_328;
    .thread T_328;
    .scope S_0x7fcf31bc8c20;
T_329 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_329.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_329.1, 8;
T_329.0 ; End of true expr.
    %load/vec4 v0x6000041e8ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_329.2, 9;
    %load/vec4 v0x6000041e8870_0;
    %jmp/1 T_329.3, 9;
T_329.2 ; End of true expr.
    %load/vec4 v0x6000041e8a20_0;
    %jmp/0 T_329.3, 9;
 ; End of false expr.
    %blend;
T_329.3;
    %jmp/0 T_329.1, 8;
 ; End of false expr.
    %blend;
T_329.1;
    %store/vec4 v0x6000041e8a20_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x7fcf31bdbf40;
T_330 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e93b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_330.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_330.1, 8;
T_330.0 ; End of true expr.
    %load/vec4 v0x6000041e94d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_330.2, 9;
    %load/vec4 v0x6000041e9290_0;
    %jmp/1 T_330.3, 9;
T_330.2 ; End of true expr.
    %load/vec4 v0x6000041e9440_0;
    %jmp/0 T_330.3, 9;
 ; End of false expr.
    %blend;
T_330.3;
    %jmp/0 T_330.1, 8;
 ; End of false expr.
    %blend;
T_330.1;
    %store/vec4 v0x6000041e9440_0, 0, 1;
    %jmp T_330;
    .thread T_330;
    .scope S_0x7fcf31befe00;
T_331 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e9dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_331.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_331.1, 8;
T_331.0 ; End of true expr.
    %load/vec4 v0x6000041e9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_331.2, 9;
    %load/vec4 v0x6000041e9cb0_0;
    %jmp/1 T_331.3, 9;
T_331.2 ; End of true expr.
    %load/vec4 v0x6000041e9e60_0;
    %jmp/0 T_331.3, 9;
 ; End of false expr.
    %blend;
T_331.3;
    %jmp/0 T_331.1, 8;
 ; End of false expr.
    %blend;
T_331.1;
    %store/vec4 v0x6000041e9e60_0, 0, 1;
    %jmp T_331;
    .thread T_331;
    .scope S_0x7fcf31be6fa0;
T_332 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ea7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_332.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_332.1, 8;
T_332.0 ; End of true expr.
    %load/vec4 v0x6000041ea910_0;
    %flag_set/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x6000041ea6d0_0;
    %jmp/1 T_332.3, 9;
T_332.2 ; End of true expr.
    %load/vec4 v0x6000041ea880_0;
    %jmp/0 T_332.3, 9;
 ; End of false expr.
    %blend;
T_332.3;
    %jmp/0 T_332.1, 8;
 ; End of false expr.
    %blend;
T_332.1;
    %store/vec4 v0x6000041ea880_0, 0, 1;
    %jmp T_332;
    .thread T_332;
    .scope S_0x7fcf31be7280;
T_333 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041eb210_0;
    %flag_set/vec4 8;
    %jmp/0 T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_333.1, 8;
T_333.0 ; End of true expr.
    %load/vec4 v0x6000041eb330_0;
    %flag_set/vec4 9;
    %jmp/0 T_333.2, 9;
    %load/vec4 v0x6000041eb0f0_0;
    %jmp/1 T_333.3, 9;
T_333.2 ; End of true expr.
    %load/vec4 v0x6000041eb2a0_0;
    %jmp/0 T_333.3, 9;
 ; End of false expr.
    %blend;
T_333.3;
    %jmp/0 T_333.1, 8;
 ; End of false expr.
    %blend;
T_333.1;
    %store/vec4 v0x6000041eb2a0_0, 0, 1;
    %jmp T_333;
    .thread T_333;
    .scope S_0x7fcf31bc9390;
T_334 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ebc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_334.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_334.1, 8;
T_334.0 ; End of true expr.
    %load/vec4 v0x6000041ebd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_334.2, 9;
    %load/vec4 v0x6000041ebb10_0;
    %jmp/1 T_334.3, 9;
T_334.2 ; End of true expr.
    %load/vec4 v0x6000041ebcc0_0;
    %jmp/0 T_334.3, 9;
 ; End of false expr.
    %blend;
T_334.3;
    %jmp/0 T_334.1, 8;
 ; End of false expr.
    %blend;
T_334.1;
    %store/vec4 v0x6000041ebcc0_0, 0, 1;
    %jmp T_334;
    .thread T_334;
    .scope S_0x7fcf31be8ae0;
T_335 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ec6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_335.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_335.1, 8;
T_335.0 ; End of true expr.
    %load/vec4 v0x6000041ec7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_335.2, 9;
    %load/vec4 v0x6000041ec5a0_0;
    %jmp/1 T_335.3, 9;
T_335.2 ; End of true expr.
    %load/vec4 v0x6000041ec750_0;
    %jmp/0 T_335.3, 9;
 ; End of false expr.
    %blend;
T_335.3;
    %jmp/0 T_335.1, 8;
 ; End of false expr.
    %blend;
T_335.1;
    %store/vec4 v0x6000041ec750_0, 0, 1;
    %jmp T_335;
    .thread T_335;
    .scope S_0x7fcf31bce940;
T_336 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ed0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_336.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_336.1, 8;
T_336.0 ; End of true expr.
    %load/vec4 v0x6000041ed200_0;
    %flag_set/vec4 9;
    %jmp/0 T_336.2, 9;
    %load/vec4 v0x6000041ecfc0_0;
    %jmp/1 T_336.3, 9;
T_336.2 ; End of true expr.
    %load/vec4 v0x6000041ed170_0;
    %jmp/0 T_336.3, 9;
 ; End of false expr.
    %blend;
T_336.3;
    %jmp/0 T_336.1, 8;
 ; End of false expr.
    %blend;
T_336.1;
    %store/vec4 v0x6000041ed170_0, 0, 1;
    %jmp T_336;
    .thread T_336;
    .scope S_0x7fcf31bf22d0;
T_337 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041edb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_337.1, 8;
T_337.0 ; End of true expr.
    %load/vec4 v0x6000041edc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_337.2, 9;
    %load/vec4 v0x6000041ed9e0_0;
    %jmp/1 T_337.3, 9;
T_337.2 ; End of true expr.
    %load/vec4 v0x6000041edb90_0;
    %jmp/0 T_337.3, 9;
 ; End of false expr.
    %blend;
T_337.3;
    %jmp/0 T_337.1, 8;
 ; End of false expr.
    %blend;
T_337.1;
    %store/vec4 v0x6000041edb90_0, 0, 1;
    %jmp T_337;
    .thread T_337;
    .scope S_0x7fcf31bf25b0;
T_338 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ee520_0;
    %flag_set/vec4 8;
    %jmp/0 T_338.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_338.1, 8;
T_338.0 ; End of true expr.
    %load/vec4 v0x6000041ee640_0;
    %flag_set/vec4 9;
    %jmp/0 T_338.2, 9;
    %load/vec4 v0x6000041ee400_0;
    %jmp/1 T_338.3, 9;
T_338.2 ; End of true expr.
    %load/vec4 v0x6000041ee5b0_0;
    %jmp/0 T_338.3, 9;
 ; End of false expr.
    %blend;
T_338.3;
    %jmp/0 T_338.1, 8;
 ; End of false expr.
    %blend;
T_338.1;
    %store/vec4 v0x6000041ee5b0_0, 0, 1;
    %jmp T_338;
    .thread T_338;
    .scope S_0x7fcf32c12520;
T_339 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000041260a0_0, 0, 1;
    %end;
    .thread T_339;
    .scope S_0x7fcf32c12520;
T_340 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041261c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.0, 8;
    %load/vec4 v0x6000041260a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.2, 8;
    %vpi_call/w 22 56 "$readmemh", "test1.img", v0x600004126130 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000041260a0_0, 0, 1;
T_340.2 ;
    %jmp T_340.1;
T_340.0 ;
    %load/vec4 v0x600004126010_0;
    %load/vec4 v0x600004126250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.4, 8;
    %load/vec4 v0x600004125ef0_0;
    %load/vec4 v0x600004125dd0_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x600004126130, 4, 0;
T_340.4 ;
T_340.1 ;
    %jmp T_340;
    .thread T_340;
    .scope S_0x7fcf32a516c0;
T_341 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000302640_0;
    %flag_set/vec4 8;
    %jmp/0 T_341.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_341.1, 8;
T_341.0 ; End of true expr.
    %load/vec4 v0x60000034e760_0;
    %flag_set/vec4 9;
    %jmp/0 T_341.2, 9;
    %load/vec4 v0x600000302520_0;
    %jmp/1 T_341.3, 9;
T_341.2 ; End of true expr.
    %load/vec4 v0x6000003026d0_0;
    %jmp/0 T_341.3, 9;
 ; End of false expr.
    %blend;
T_341.3;
    %jmp/0 T_341.1, 8;
 ; End of false expr.
    %blend;
T_341.1;
    %store/vec4 v0x6000003026d0_0, 0, 1;
    %jmp T_341;
    .thread T_341;
    .scope S_0x7fcf31bcb0f0;
T_342 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003145a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_342.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_342.1, 8;
T_342.0 ; End of true expr.
    %load/vec4 v0x6000003146c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_342.2, 9;
    %load/vec4 v0x600000314480_0;
    %jmp/1 T_342.3, 9;
T_342.2 ; End of true expr.
    %load/vec4 v0x600000314630_0;
    %jmp/0 T_342.3, 9;
 ; End of false expr.
    %blend;
T_342.3;
    %jmp/0 T_342.1, 8;
 ; End of false expr.
    %blend;
T_342.1;
    %store/vec4 v0x600000314630_0, 0, 1;
    %jmp T_342;
    .thread T_342;
    .scope S_0x7fcf31bca980;
T_343 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000314c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_343.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_343.1, 8;
T_343.0 ; End of true expr.
    %load/vec4 v0x600000314d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x600000314b40_0;
    %jmp/1 T_343.3, 9;
T_343.2 ; End of true expr.
    %load/vec4 v0x600000314cf0_0;
    %jmp/0 T_343.3, 9;
 ; End of false expr.
    %blend;
T_343.3;
    %jmp/0 T_343.1, 8;
 ; End of false expr.
    %blend;
T_343.1;
    %store/vec4 v0x600000314cf0_0, 0, 1;
    %jmp T_343;
    .thread T_343;
    .scope S_0x7fcf31bcbfd0;
T_344 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000032fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_344.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_344.1, 8;
T_344.0 ; End of true expr.
    %load/vec4 v0x600000314000_0;
    %flag_set/vec4 9;
    %jmp/0 T_344.2, 9;
    %load/vec4 v0x60000032fd50_0;
    %jmp/1 T_344.3, 9;
T_344.2 ; End of true expr.
    %load/vec4 v0x60000032ff00_0;
    %jmp/0 T_344.3, 9;
 ; End of false expr.
    %blend;
T_344.3;
    %jmp/0 T_344.1, 8;
 ; End of false expr.
    %blend;
T_344.1;
    %store/vec4 v0x60000032ff00_0, 0, 1;
    %jmp T_344;
    .thread T_344;
    .scope S_0x7fcf31bcb530;
T_345 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000314240_0;
    %flag_set/vec4 8;
    %jmp/0 T_345.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_345.1, 8;
T_345.0 ; End of true expr.
    %load/vec4 v0x600000314360_0;
    %flag_set/vec4 9;
    %jmp/0 T_345.2, 9;
    %load/vec4 v0x600000314120_0;
    %jmp/1 T_345.3, 9;
T_345.2 ; End of true expr.
    %load/vec4 v0x6000003142d0_0;
    %jmp/0 T_345.3, 9;
 ; End of false expr.
    %blend;
T_345.3;
    %jmp/0 T_345.1, 8;
 ; End of false expr.
    %blend;
T_345.1;
    %store/vec4 v0x6000003142d0_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x7fcf32a5ff70;
T_346 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003faac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_346.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_346.1, 8;
T_346.0 ; End of true expr.
    %load/vec4 v0x6000003fabe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_346.2, 9;
    %load/vec4 v0x6000003fa9a0_0;
    %jmp/1 T_346.3, 9;
T_346.2 ; End of true expr.
    %load/vec4 v0x6000003fab50_0;
    %jmp/0 T_346.3, 9;
 ; End of false expr.
    %blend;
T_346.3;
    %jmp/0 T_346.1, 8;
 ; End of false expr.
    %blend;
T_346.1;
    %store/vec4 v0x6000003fab50_0, 0, 1;
    %jmp T_346;
    .thread T_346;
    .scope S_0x7fcf32a5fc40;
T_347 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_347.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_347.1, 8;
T_347.0 ; End of true expr.
    %load/vec4 v0x6000003faf40_0;
    %flag_set/vec4 9;
    %jmp/0 T_347.2, 9;
    %load/vec4 v0x6000003fad00_0;
    %jmp/1 T_347.3, 9;
T_347.2 ; End of true expr.
    %load/vec4 v0x6000003faeb0_0;
    %jmp/0 T_347.3, 9;
 ; End of false expr.
    %blend;
T_347.3;
    %jmp/0 T_347.1, 8;
 ; End of false expr.
    %blend;
T_347.1;
    %store/vec4 v0x6000003faeb0_0, 0, 1;
    %jmp T_347;
    .thread T_347;
    .scope S_0x7fcf31bcadc0;
T_348 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000314900_0;
    %flag_set/vec4 8;
    %jmp/0 T_348.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_348.1, 8;
T_348.0 ; End of true expr.
    %load/vec4 v0x600000314a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_348.2, 9;
    %load/vec4 v0x6000003147e0_0;
    %jmp/1 T_348.3, 9;
T_348.2 ; End of true expr.
    %load/vec4 v0x600000314990_0;
    %jmp/0 T_348.3, 9;
 ; End of false expr.
    %blend;
T_348.3;
    %jmp/0 T_348.1, 8;
 ; End of false expr.
    %blend;
T_348.1;
    %store/vec4 v0x600000314990_0, 0, 1;
    %jmp T_348;
    .thread T_348;
    .scope S_0x7fcf31bca650;
T_349 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000314fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_349.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_349.1, 8;
T_349.0 ; End of true expr.
    %load/vec4 v0x6000003150e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_349.2, 9;
    %load/vec4 v0x600000314ea0_0;
    %jmp/1 T_349.3, 9;
T_349.2 ; End of true expr.
    %load/vec4 v0x600000315050_0;
    %jmp/0 T_349.3, 9;
 ; End of false expr.
    %blend;
T_349.3;
    %jmp/0 T_349.1, 8;
 ; End of false expr.
    %blend;
T_349.1;
    %store/vec4 v0x600000315050_0, 0, 1;
    %jmp T_349;
    .thread T_349;
    .scope S_0x7fcf32a5f800;
T_350 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fb180_0;
    %flag_set/vec4 8;
    %jmp/0 T_350.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_350.1, 8;
T_350.0 ; End of true expr.
    %load/vec4 v0x6000003fb2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_350.2, 9;
    %load/vec4 v0x6000003fb060_0;
    %jmp/1 T_350.3, 9;
T_350.2 ; End of true expr.
    %load/vec4 v0x6000003fb210_0;
    %jmp/0 T_350.3, 9;
 ; End of false expr.
    %blend;
T_350.3;
    %jmp/0 T_350.1, 8;
 ; End of false expr.
    %blend;
T_350.1;
    %store/vec4 v0x6000003fb210_0, 0, 1;
    %jmp T_350;
    .thread T_350;
    .scope S_0x7fcf32922d90;
T_351 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000032fb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_351.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_351.1, 8;
T_351.0 ; End of true expr.
    %load/vec4 v0x60000032fc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_351.2, 9;
    %load/vec4 v0x60000032f9f0_0;
    %jmp/1 T_351.3, 9;
T_351.2 ; End of true expr.
    %load/vec4 v0x60000032fba0_0;
    %jmp/0 T_351.3, 9;
 ; End of false expr.
    %blend;
T_351.3;
    %jmp/0 T_351.1, 8;
 ; End of false expr.
    %blend;
T_351.1;
    %store/vec4 v0x60000032fba0_0, 0, 1;
    %jmp T_351;
    .thread T_351;
    .scope S_0x7fcf31caf720;
T_352 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a8480_0;
    %flag_set/vec4 8;
    %jmp/0 T_352.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_352.1, 8;
T_352.0 ; End of true expr.
    %load/vec4 v0x6000003a85a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_352.2, 9;
    %load/vec4 v0x6000003a8360_0;
    %jmp/1 T_352.3, 9;
T_352.2 ; End of true expr.
    %load/vec4 v0x6000003a8510_0;
    %jmp/0 T_352.3, 9;
 ; End of false expr.
    %blend;
T_352.3;
    %jmp/0 T_352.1, 8;
 ; End of false expr.
    %blend;
T_352.1;
    %store/vec4 v0x6000003a8510_0, 0, 1;
    %jmp T_352;
    .thread T_352;
    .scope S_0x7fcf31caf3f0;
T_353 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a87e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_353.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_353.1, 8;
T_353.0 ; End of true expr.
    %load/vec4 v0x6000003a8900_0;
    %flag_set/vec4 9;
    %jmp/0 T_353.2, 9;
    %load/vec4 v0x6000003a86c0_0;
    %jmp/1 T_353.3, 9;
T_353.2 ; End of true expr.
    %load/vec4 v0x6000003a8870_0;
    %jmp/0 T_353.3, 9;
 ; End of false expr.
    %blend;
T_353.3;
    %jmp/0 T_353.1, 8;
 ; End of false expr.
    %blend;
T_353.1;
    %store/vec4 v0x6000003a8870_0, 0, 1;
    %jmp T_353;
    .thread T_353;
    .scope S_0x7fcf31caefb0;
T_354 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a8b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_354.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_354.1, 8;
T_354.0 ; End of true expr.
    %load/vec4 v0x6000003a8c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_354.2, 9;
    %load/vec4 v0x6000003a8a20_0;
    %jmp/1 T_354.3, 9;
T_354.2 ; End of true expr.
    %load/vec4 v0x6000003a8bd0_0;
    %jmp/0 T_354.3, 9;
 ; End of false expr.
    %blend;
T_354.3;
    %jmp/0 T_354.1, 8;
 ; End of false expr.
    %blend;
T_354.1;
    %store/vec4 v0x6000003a8bd0_0, 0, 1;
    %jmp T_354;
    .thread T_354;
    .scope S_0x7fcf31caec80;
T_355 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a8ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_355.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_355.1, 8;
T_355.0 ; End of true expr.
    %load/vec4 v0x6000003a8fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_355.2, 9;
    %load/vec4 v0x6000003a8d80_0;
    %jmp/1 T_355.3, 9;
T_355.2 ; End of true expr.
    %load/vec4 v0x6000003a8f30_0;
    %jmp/0 T_355.3, 9;
 ; End of false expr.
    %blend;
T_355.3;
    %jmp/0 T_355.1, 8;
 ; End of false expr.
    %blend;
T_355.1;
    %store/vec4 v0x6000003a8f30_0, 0, 1;
    %jmp T_355;
    .thread T_355;
    .scope S_0x7fcf31bca210;
T_356 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000315320_0;
    %flag_set/vec4 8;
    %jmp/0 T_356.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_356.1, 8;
T_356.0 ; End of true expr.
    %load/vec4 v0x600000315440_0;
    %flag_set/vec4 9;
    %jmp/0 T_356.2, 9;
    %load/vec4 v0x600000315200_0;
    %jmp/1 T_356.3, 9;
T_356.2 ; End of true expr.
    %load/vec4 v0x6000003153b0_0;
    %jmp/0 T_356.3, 9;
 ; End of false expr.
    %blend;
T_356.3;
    %jmp/0 T_356.1, 8;
 ; End of false expr.
    %blend;
T_356.1;
    %store/vec4 v0x6000003153b0_0, 0, 1;
    %jmp T_356;
    .thread T_356;
    .scope S_0x7fcf31bc9ee0;
T_357 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000315680_0;
    %flag_set/vec4 8;
    %jmp/0 T_357.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_357.1, 8;
T_357.0 ; End of true expr.
    %load/vec4 v0x6000003157a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_357.2, 9;
    %load/vec4 v0x600000315560_0;
    %jmp/1 T_357.3, 9;
T_357.2 ; End of true expr.
    %load/vec4 v0x600000315710_0;
    %jmp/0 T_357.3, 9;
 ; End of false expr.
    %blend;
T_357.3;
    %jmp/0 T_357.1, 8;
 ; End of false expr.
    %blend;
T_357.1;
    %store/vec4 v0x600000315710_0, 0, 1;
    %jmp T_357;
    .thread T_357;
    .scope S_0x7fcf31bc9aa0;
T_358 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003159e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_358.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_358.1, 8;
T_358.0 ; End of true expr.
    %load/vec4 v0x600000315b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_358.2, 9;
    %load/vec4 v0x6000003158c0_0;
    %jmp/1 T_358.3, 9;
T_358.2 ; End of true expr.
    %load/vec4 v0x600000315a70_0;
    %jmp/0 T_358.3, 9;
 ; End of false expr.
    %blend;
T_358.3;
    %jmp/0 T_358.1, 8;
 ; End of false expr.
    %blend;
T_358.1;
    %store/vec4 v0x600000315a70_0, 0, 1;
    %jmp T_358;
    .thread T_358;
    .scope S_0x7fcf31bf8e40;
T_359 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000315d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_359.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_359.1, 8;
T_359.0 ; End of true expr.
    %load/vec4 v0x600000315e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_359.2, 9;
    %load/vec4 v0x600000315c20_0;
    %jmp/1 T_359.3, 9;
T_359.2 ; End of true expr.
    %load/vec4 v0x600000315dd0_0;
    %jmp/0 T_359.3, 9;
 ; End of false expr.
    %blend;
T_359.3;
    %jmp/0 T_359.1, 8;
 ; End of false expr.
    %blend;
T_359.1;
    %store/vec4 v0x600000315dd0_0, 0, 1;
    %jmp T_359;
    .thread T_359;
    .scope S_0x7fcf31bf1fa0;
T_360 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003160a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_360.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_360.1, 8;
T_360.0 ; End of true expr.
    %load/vec4 v0x6000003161c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_360.2, 9;
    %load/vec4 v0x600000315f80_0;
    %jmp/1 T_360.3, 9;
T_360.2 ; End of true expr.
    %load/vec4 v0x600000316130_0;
    %jmp/0 T_360.3, 9;
 ; End of false expr.
    %blend;
T_360.3;
    %jmp/0 T_360.1, 8;
 ; End of false expr.
    %blend;
T_360.1;
    %store/vec4 v0x600000316130_0, 0, 1;
    %jmp T_360;
    .thread T_360;
    .scope S_0x7fcf31bc7ce0;
T_361 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000316400_0;
    %flag_set/vec4 8;
    %jmp/0 T_361.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_361.1, 8;
T_361.0 ; End of true expr.
    %load/vec4 v0x600000316520_0;
    %flag_set/vec4 9;
    %jmp/0 T_361.2, 9;
    %load/vec4 v0x6000003162e0_0;
    %jmp/1 T_361.3, 9;
T_361.2 ; End of true expr.
    %load/vec4 v0x600000316490_0;
    %jmp/0 T_361.3, 9;
 ; End of false expr.
    %blend;
T_361.3;
    %jmp/0 T_361.1, 8;
 ; End of false expr.
    %blend;
T_361.1;
    %store/vec4 v0x600000316490_0, 0, 1;
    %jmp T_361;
    .thread T_361;
    .scope S_0x7fcf31bc7570;
T_362 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000316760_0;
    %flag_set/vec4 8;
    %jmp/0 T_362.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_362.1, 8;
T_362.0 ; End of true expr.
    %load/vec4 v0x600000316880_0;
    %flag_set/vec4 9;
    %jmp/0 T_362.2, 9;
    %load/vec4 v0x600000316640_0;
    %jmp/1 T_362.3, 9;
T_362.2 ; End of true expr.
    %load/vec4 v0x6000003167f0_0;
    %jmp/0 T_362.3, 9;
 ; End of false expr.
    %blend;
T_362.3;
    %jmp/0 T_362.1, 8;
 ; End of false expr.
    %blend;
T_362.1;
    %store/vec4 v0x6000003167f0_0, 0, 1;
    %jmp T_362;
    .thread T_362;
    .scope S_0x7fcf31bc6e00;
T_363 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000316ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_363.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_363.1, 8;
T_363.0 ; End of true expr.
    %load/vec4 v0x600000316be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_363.2, 9;
    %load/vec4 v0x6000003169a0_0;
    %jmp/1 T_363.3, 9;
T_363.2 ; End of true expr.
    %load/vec4 v0x600000316b50_0;
    %jmp/0 T_363.3, 9;
 ; End of false expr.
    %blend;
T_363.3;
    %jmp/0 T_363.1, 8;
 ; End of false expr.
    %blend;
T_363.1;
    %store/vec4 v0x600000316b50_0, 0, 1;
    %jmp T_363;
    .thread T_363;
    .scope S_0x7fcf31d1cff0;
T_364 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f5950_0;
    %flag_set/vec4 8;
    %jmp/0 T_364.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_364.1, 8;
T_364.0 ; End of true expr.
    %load/vec4 v0x6000003f5a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_364.2, 9;
    %load/vec4 v0x6000003f5830_0;
    %jmp/1 T_364.3, 9;
T_364.2 ; End of true expr.
    %load/vec4 v0x6000003f59e0_0;
    %jmp/0 T_364.3, 9;
 ; End of false expr.
    %blend;
T_364.3;
    %jmp/0 T_364.1, 8;
 ; End of false expr.
    %blend;
T_364.1;
    %store/vec4 v0x6000003f59e0_0, 0, 1;
    %jmp T_364;
    .thread T_364;
    .scope S_0x7fcf31d1d2d0;
T_365 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f6370_0;
    %flag_set/vec4 8;
    %jmp/0 T_365.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_365.1, 8;
T_365.0 ; End of true expr.
    %load/vec4 v0x6000003f6490_0;
    %flag_set/vec4 9;
    %jmp/0 T_365.2, 9;
    %load/vec4 v0x6000003f6250_0;
    %jmp/1 T_365.3, 9;
T_365.2 ; End of true expr.
    %load/vec4 v0x6000003f6400_0;
    %jmp/0 T_365.3, 9;
 ; End of false expr.
    %blend;
T_365.3;
    %jmp/0 T_365.1, 8;
 ; End of false expr.
    %blend;
T_365.1;
    %store/vec4 v0x6000003f6400_0, 0, 1;
    %jmp T_365;
    .thread T_365;
    .scope S_0x7fcf31d1d5b0;
T_366 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f6d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_366.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_366.1, 8;
T_366.0 ; End of true expr.
    %load/vec4 v0x6000003f6eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_366.2, 9;
    %load/vec4 v0x6000003f6c70_0;
    %jmp/1 T_366.3, 9;
T_366.2 ; End of true expr.
    %load/vec4 v0x6000003f6e20_0;
    %jmp/0 T_366.3, 9;
 ; End of false expr.
    %blend;
T_366.3;
    %jmp/0 T_366.1, 8;
 ; End of false expr.
    %blend;
T_366.1;
    %store/vec4 v0x6000003f6e20_0, 0, 1;
    %jmp T_366;
    .thread T_366;
    .scope S_0x7fcf31d1d890;
T_367 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f77b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_367.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_367.1, 8;
T_367.0 ; End of true expr.
    %load/vec4 v0x6000003f78d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_367.2, 9;
    %load/vec4 v0x6000003f7690_0;
    %jmp/1 T_367.3, 9;
T_367.2 ; End of true expr.
    %load/vec4 v0x6000003f7840_0;
    %jmp/0 T_367.3, 9;
 ; End of false expr.
    %blend;
T_367.3;
    %jmp/0 T_367.1, 8;
 ; End of false expr.
    %blend;
T_367.1;
    %store/vec4 v0x6000003f7840_0, 0, 1;
    %jmp T_367;
    .thread T_367;
    .scope S_0x7fcf31c9afe0;
T_368 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000035b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_368.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_368.1, 8;
T_368.0 ; End of true expr.
    %load/vec4 v0x60000035b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_368.2, 9;
    %load/vec4 v0x60000035b7b0_0;
    %jmp/1 T_368.3, 9;
T_368.2 ; End of true expr.
    %load/vec4 v0x60000035b960_0;
    %jmp/0 T_368.3, 9;
 ; End of false expr.
    %blend;
T_368.3;
    %jmp/0 T_368.1, 8;
 ; End of false expr.
    %blend;
T_368.1;
    %store/vec4 v0x60000035b960_0, 0, 1;
    %jmp T_368;
    .thread T_368;
    .scope S_0x7fcf31c9a100;
T_369 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003cc360_0;
    %flag_set/vec4 8;
    %jmp/0 T_369.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_369.1, 8;
T_369.0 ; End of true expr.
    %load/vec4 v0x6000003cc480_0;
    %flag_set/vec4 9;
    %jmp/0 T_369.2, 9;
    %load/vec4 v0x6000003cc240_0;
    %jmp/1 T_369.3, 9;
T_369.2 ; End of true expr.
    %load/vec4 v0x6000003cc3f0_0;
    %jmp/0 T_369.3, 9;
 ; End of false expr.
    %blend;
T_369.3;
    %jmp/0 T_369.1, 8;
 ; End of false expr.
    %blend;
T_369.1;
    %store/vec4 v0x6000003cc3f0_0, 0, 1;
    %jmp T_369;
    .thread T_369;
    .scope S_0x7fcf31c99220;
T_370 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ccd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_370.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_370.1, 8;
T_370.0 ; End of true expr.
    %load/vec4 v0x6000003ccea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_370.2, 9;
    %load/vec4 v0x6000003ccc60_0;
    %jmp/1 T_370.3, 9;
T_370.2 ; End of true expr.
    %load/vec4 v0x6000003cce10_0;
    %jmp/0 T_370.3, 9;
 ; End of false expr.
    %blend;
T_370.3;
    %jmp/0 T_370.1, 8;
 ; End of false expr.
    %blend;
T_370.1;
    %store/vec4 v0x6000003cce10_0, 0, 1;
    %jmp T_370;
    .thread T_370;
    .scope S_0x7fcf31c98340;
T_371 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003cd7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_371.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_371.1, 8;
T_371.0 ; End of true expr.
    %load/vec4 v0x6000003cd8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_371.2, 9;
    %load/vec4 v0x6000003cd680_0;
    %jmp/1 T_371.3, 9;
T_371.2 ; End of true expr.
    %load/vec4 v0x6000003cd830_0;
    %jmp/0 T_371.3, 9;
 ; End of false expr.
    %blend;
T_371.3;
    %jmp/0 T_371.1, 8;
 ; End of false expr.
    %blend;
T_371.1;
    %store/vec4 v0x6000003cd830_0, 0, 1;
    %jmp T_371;
    .thread T_371;
    .scope S_0x7fcf31c969c0;
T_372 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ce1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_372.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_372.1, 8;
T_372.0 ; End of true expr.
    %load/vec4 v0x6000003ce2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_372.2, 9;
    %load/vec4 v0x6000003ce0a0_0;
    %jmp/1 T_372.3, 9;
T_372.2 ; End of true expr.
    %load/vec4 v0x6000003ce250_0;
    %jmp/0 T_372.3, 9;
 ; End of false expr.
    %blend;
T_372.3;
    %jmp/0 T_372.1, 8;
 ; End of false expr.
    %blend;
T_372.1;
    %store/vec4 v0x6000003ce250_0, 0, 1;
    %jmp T_372;
    .thread T_372;
    .scope S_0x7fcf31c95ae0;
T_373 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003cebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_373.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_373.1, 8;
T_373.0 ; End of true expr.
    %load/vec4 v0x6000003ced00_0;
    %flag_set/vec4 9;
    %jmp/0 T_373.2, 9;
    %load/vec4 v0x6000003ceac0_0;
    %jmp/1 T_373.3, 9;
T_373.2 ; End of true expr.
    %load/vec4 v0x6000003cec70_0;
    %jmp/0 T_373.3, 9;
 ; End of false expr.
    %blend;
T_373.3;
    %jmp/0 T_373.1, 8;
 ; End of false expr.
    %blend;
T_373.1;
    %store/vec4 v0x6000003cec70_0, 0, 1;
    %jmp T_373;
    .thread T_373;
    .scope S_0x7fcf31c94c00;
T_374 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003cf600_0;
    %flag_set/vec4 8;
    %jmp/0 T_374.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_374.1, 8;
T_374.0 ; End of true expr.
    %load/vec4 v0x6000003cf720_0;
    %flag_set/vec4 9;
    %jmp/0 T_374.2, 9;
    %load/vec4 v0x6000003cf4e0_0;
    %jmp/1 T_374.3, 9;
T_374.2 ; End of true expr.
    %load/vec4 v0x6000003cf690_0;
    %jmp/0 T_374.3, 9;
 ; End of false expr.
    %blend;
T_374.3;
    %jmp/0 T_374.1, 8;
 ; End of false expr.
    %blend;
T_374.1;
    %store/vec4 v0x6000003cf690_0, 0, 1;
    %jmp T_374;
    .thread T_374;
    .scope S_0x7fcf31c93d20;
T_375 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c0090_0;
    %flag_set/vec4 8;
    %jmp/0 T_375.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_375.1, 8;
T_375.0 ; End of true expr.
    %load/vec4 v0x6000003c01b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_375.2, 9;
    %load/vec4 v0x6000003cff00_0;
    %jmp/1 T_375.3, 9;
T_375.2 ; End of true expr.
    %load/vec4 v0x6000003c0120_0;
    %jmp/0 T_375.3, 9;
 ; End of false expr.
    %blend;
T_375.3;
    %jmp/0 T_375.1, 8;
 ; End of false expr.
    %blend;
T_375.1;
    %store/vec4 v0x6000003c0120_0, 0, 1;
    %jmp T_375;
    .thread T_375;
    .scope S_0x7fcf31c92e40;
T_376 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c0ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_376.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_376.1, 8;
T_376.0 ; End of true expr.
    %load/vec4 v0x6000003c0bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_376.2, 9;
    %load/vec4 v0x6000003c0990_0;
    %jmp/1 T_376.3, 9;
T_376.2 ; End of true expr.
    %load/vec4 v0x6000003c0b40_0;
    %jmp/0 T_376.3, 9;
 ; End of false expr.
    %blend;
T_376.3;
    %jmp/0 T_376.1, 8;
 ; End of false expr.
    %blend;
T_376.1;
    %store/vec4 v0x6000003c0b40_0, 0, 1;
    %jmp T_376;
    .thread T_376;
    .scope S_0x7fcf31c91f60;
T_377 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c14d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_377.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_377.1, 8;
T_377.0 ; End of true expr.
    %load/vec4 v0x6000003c15f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_377.2, 9;
    %load/vec4 v0x6000003c13b0_0;
    %jmp/1 T_377.3, 9;
T_377.2 ; End of true expr.
    %load/vec4 v0x6000003c1560_0;
    %jmp/0 T_377.3, 9;
 ; End of false expr.
    %blend;
T_377.3;
    %jmp/0 T_377.1, 8;
 ; End of false expr.
    %blend;
T_377.1;
    %store/vec4 v0x6000003c1560_0, 0, 1;
    %jmp T_377;
    .thread T_377;
    .scope S_0x7fcf31c91080;
T_378 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c1ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_378.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_378.1, 8;
T_378.0 ; End of true expr.
    %load/vec4 v0x6000003c2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_378.2, 9;
    %load/vec4 v0x6000003c1dd0_0;
    %jmp/1 T_378.3, 9;
T_378.2 ; End of true expr.
    %load/vec4 v0x6000003c1f80_0;
    %jmp/0 T_378.3, 9;
 ; End of false expr.
    %blend;
T_378.3;
    %jmp/0 T_378.1, 8;
 ; End of false expr.
    %blend;
T_378.1;
    %store/vec4 v0x6000003c1f80_0, 0, 1;
    %jmp T_378;
    .thread T_378;
    .scope S_0x7fcf31c901a0;
T_379 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c2910_0;
    %flag_set/vec4 8;
    %jmp/0 T_379.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_379.1, 8;
T_379.0 ; End of true expr.
    %load/vec4 v0x6000003c2a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_379.2, 9;
    %load/vec4 v0x6000003c27f0_0;
    %jmp/1 T_379.3, 9;
T_379.2 ; End of true expr.
    %load/vec4 v0x6000003c29a0_0;
    %jmp/0 T_379.3, 9;
 ; End of false expr.
    %blend;
T_379.3;
    %jmp/0 T_379.1, 8;
 ; End of false expr.
    %blend;
T_379.1;
    %store/vec4 v0x6000003c29a0_0, 0, 1;
    %jmp T_379;
    .thread T_379;
    .scope S_0x7fcf31bc57b0;
T_380 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000316e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_380.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_380.1, 8;
T_380.0 ; End of true expr.
    %load/vec4 v0x600000316f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_380.2, 9;
    %load/vec4 v0x600000316d00_0;
    %jmp/1 T_380.3, 9;
T_380.2 ; End of true expr.
    %load/vec4 v0x600000316eb0_0;
    %jmp/0 T_380.3, 9;
 ; End of false expr.
    %blend;
T_380.3;
    %jmp/0 T_380.1, 8;
 ; End of false expr.
    %blend;
T_380.1;
    %store/vec4 v0x600000316eb0_0, 0, 1;
    %jmp T_380;
    .thread T_380;
    .scope S_0x7fcf31bc3280;
T_381 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000317840_0;
    %flag_set/vec4 8;
    %jmp/0 T_381.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_381.1, 8;
T_381.0 ; End of true expr.
    %load/vec4 v0x600000317960_0;
    %flag_set/vec4 9;
    %jmp/0 T_381.2, 9;
    %load/vec4 v0x600000317720_0;
    %jmp/1 T_381.3, 9;
T_381.2 ; End of true expr.
    %load/vec4 v0x6000003178d0_0;
    %jmp/0 T_381.3, 9;
 ; End of false expr.
    %blend;
T_381.3;
    %jmp/0 T_381.1, 8;
 ; End of false expr.
    %blend;
T_381.1;
    %store/vec4 v0x6000003178d0_0, 0, 1;
    %jmp T_381;
    .thread T_381;
    .scope S_0x7fcf31bc23a0;
T_382 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e82d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_382.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_382.1, 8;
T_382.0 ; End of true expr.
    %load/vec4 v0x6000003e83f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_382.2, 9;
    %load/vec4 v0x6000003e81b0_0;
    %jmp/1 T_382.3, 9;
T_382.2 ; End of true expr.
    %load/vec4 v0x6000003e8360_0;
    %jmp/0 T_382.3, 9;
 ; End of false expr.
    %blend;
T_382.3;
    %jmp/0 T_382.1, 8;
 ; End of false expr.
    %blend;
T_382.1;
    %store/vec4 v0x6000003e8360_0, 0, 1;
    %jmp T_382;
    .thread T_382;
    .scope S_0x7fcf32921eb0;
T_383 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000302910_0;
    %flag_set/vec4 8;
    %jmp/0 T_383.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_383.1, 8;
T_383.0 ; End of true expr.
    %load/vec4 v0x600000302a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_383.2, 9;
    %load/vec4 v0x6000003027f0_0;
    %jmp/1 T_383.3, 9;
T_383.2 ; End of true expr.
    %load/vec4 v0x6000003029a0_0;
    %jmp/0 T_383.3, 9;
 ; End of false expr.
    %blend;
T_383.3;
    %jmp/0 T_383.1, 8;
 ; End of false expr.
    %blend;
T_383.1;
    %store/vec4 v0x6000003029a0_0, 0, 1;
    %jmp T_383;
    .thread T_383;
    .scope S_0x7fcf32920fd0;
T_384 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000303330_0;
    %flag_set/vec4 8;
    %jmp/0 T_384.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_384.1, 8;
T_384.0 ; End of true expr.
    %load/vec4 v0x600000303450_0;
    %flag_set/vec4 9;
    %jmp/0 T_384.2, 9;
    %load/vec4 v0x600000303210_0;
    %jmp/1 T_384.3, 9;
T_384.2 ; End of true expr.
    %load/vec4 v0x6000003033c0_0;
    %jmp/0 T_384.3, 9;
 ; End of false expr.
    %blend;
T_384.3;
    %jmp/0 T_384.1, 8;
 ; End of false expr.
    %blend;
T_384.1;
    %store/vec4 v0x6000003033c0_0, 0, 1;
    %jmp T_384;
    .thread T_384;
    .scope S_0x7fcf329200f0;
T_385 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000303d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_385.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_385.1, 8;
T_385.0 ; End of true expr.
    %load/vec4 v0x600000303e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_385.2, 9;
    %load/vec4 v0x600000303c30_0;
    %jmp/1 T_385.3, 9;
T_385.2 ; End of true expr.
    %load/vec4 v0x600000303de0_0;
    %jmp/0 T_385.3, 9;
 ; End of false expr.
    %blend;
T_385.3;
    %jmp/0 T_385.1, 8;
 ; End of false expr.
    %blend;
T_385.1;
    %store/vec4 v0x600000303de0_0, 0, 1;
    %jmp T_385;
    .thread T_385;
    .scope S_0x7fcf3291f210;
T_386 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ec7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_386.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_386.1, 8;
T_386.0 ; End of true expr.
    %load/vec4 v0x6000003ec900_0;
    %flag_set/vec4 9;
    %jmp/0 T_386.2, 9;
    %load/vec4 v0x6000003ec6c0_0;
    %jmp/1 T_386.3, 9;
T_386.2 ; End of true expr.
    %load/vec4 v0x6000003ec870_0;
    %jmp/0 T_386.3, 9;
 ; End of false expr.
    %blend;
T_386.3;
    %jmp/0 T_386.1, 8;
 ; End of false expr.
    %blend;
T_386.1;
    %store/vec4 v0x6000003ec870_0, 0, 1;
    %jmp T_386;
    .thread T_386;
    .scope S_0x7fcf3291e330;
T_387 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ed200_0;
    %flag_set/vec4 8;
    %jmp/0 T_387.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_387.1, 8;
T_387.0 ; End of true expr.
    %load/vec4 v0x6000003ed320_0;
    %flag_set/vec4 9;
    %jmp/0 T_387.2, 9;
    %load/vec4 v0x6000003ed0e0_0;
    %jmp/1 T_387.3, 9;
T_387.2 ; End of true expr.
    %load/vec4 v0x6000003ed290_0;
    %jmp/0 T_387.3, 9;
 ; End of false expr.
    %blend;
T_387.3;
    %jmp/0 T_387.1, 8;
 ; End of false expr.
    %blend;
T_387.1;
    %store/vec4 v0x6000003ed290_0, 0, 1;
    %jmp T_387;
    .thread T_387;
    .scope S_0x7fcf3291d450;
T_388 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003edc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_388.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_388.1, 8;
T_388.0 ; End of true expr.
    %load/vec4 v0x6000003edd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_388.2, 9;
    %load/vec4 v0x6000003edb00_0;
    %jmp/1 T_388.3, 9;
T_388.2 ; End of true expr.
    %load/vec4 v0x6000003edcb0_0;
    %jmp/0 T_388.3, 9;
 ; End of false expr.
    %blend;
T_388.3;
    %jmp/0 T_388.1, 8;
 ; End of false expr.
    %blend;
T_388.1;
    %store/vec4 v0x6000003edcb0_0, 0, 1;
    %jmp T_388;
    .thread T_388;
    .scope S_0x7fcf3290c880;
T_389 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ee640_0;
    %flag_set/vec4 8;
    %jmp/0 T_389.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_389.1, 8;
T_389.0 ; End of true expr.
    %load/vec4 v0x6000003ee760_0;
    %flag_set/vec4 9;
    %jmp/0 T_389.2, 9;
    %load/vec4 v0x6000003ee520_0;
    %jmp/1 T_389.3, 9;
T_389.2 ; End of true expr.
    %load/vec4 v0x6000003ee6d0_0;
    %jmp/0 T_389.3, 9;
 ; End of false expr.
    %blend;
T_389.3;
    %jmp/0 T_389.1, 8;
 ; End of false expr.
    %blend;
T_389.1;
    %store/vec4 v0x6000003ee6d0_0, 0, 1;
    %jmp T_389;
    .thread T_389;
    .scope S_0x7fcf3290c110;
T_390 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ef060_0;
    %flag_set/vec4 8;
    %jmp/0 T_390.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_390.1, 8;
T_390.0 ; End of true expr.
    %load/vec4 v0x6000003ef180_0;
    %flag_set/vec4 9;
    %jmp/0 T_390.2, 9;
    %load/vec4 v0x6000003eef40_0;
    %jmp/1 T_390.3, 9;
T_390.2 ; End of true expr.
    %load/vec4 v0x6000003ef0f0_0;
    %jmp/0 T_390.3, 9;
 ; End of false expr.
    %blend;
T_390.3;
    %jmp/0 T_390.1, 8;
 ; End of false expr.
    %blend;
T_390.1;
    %store/vec4 v0x6000003ef0f0_0, 0, 1;
    %jmp T_390;
    .thread T_390;
    .scope S_0x7fcf3290b9a0;
T_391 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003efa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_391.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_391.1, 8;
T_391.0 ; End of true expr.
    %load/vec4 v0x6000003efba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_391.2, 9;
    %load/vec4 v0x6000003ef960_0;
    %jmp/1 T_391.3, 9;
T_391.2 ; End of true expr.
    %load/vec4 v0x6000003efb10_0;
    %jmp/0 T_391.3, 9;
 ; End of false expr.
    %blend;
T_391.3;
    %jmp/0 T_391.1, 8;
 ; End of false expr.
    %blend;
T_391.1;
    %store/vec4 v0x6000003efb10_0, 0, 1;
    %jmp T_391;
    .thread T_391;
    .scope S_0x7fcf3290b230;
T_392 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e0510_0;
    %flag_set/vec4 8;
    %jmp/0 T_392.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_392.1, 8;
T_392.0 ; End of true expr.
    %load/vec4 v0x6000003e0630_0;
    %flag_set/vec4 9;
    %jmp/0 T_392.2, 9;
    %load/vec4 v0x6000003e03f0_0;
    %jmp/1 T_392.3, 9;
T_392.2 ; End of true expr.
    %load/vec4 v0x6000003e05a0_0;
    %jmp/0 T_392.3, 9;
 ; End of false expr.
    %blend;
T_392.3;
    %jmp/0 T_392.1, 8;
 ; End of false expr.
    %blend;
T_392.1;
    %store/vec4 v0x6000003e05a0_0, 0, 1;
    %jmp T_392;
    .thread T_392;
    .scope S_0x7fcf3290aac0;
T_393 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_393.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_393.1, 8;
T_393.0 ; End of true expr.
    %load/vec4 v0x6000003e1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_393.2, 9;
    %load/vec4 v0x6000003e0e10_0;
    %jmp/1 T_393.3, 9;
T_393.2 ; End of true expr.
    %load/vec4 v0x6000003e0fc0_0;
    %jmp/0 T_393.3, 9;
 ; End of false expr.
    %blend;
T_393.3;
    %jmp/0 T_393.1, 8;
 ; End of false expr.
    %blend;
T_393.1;
    %store/vec4 v0x6000003e0fc0_0, 0, 1;
    %jmp T_393;
    .thread T_393;
    .scope S_0x7fcf3290a350;
T_394 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e1950_0;
    %flag_set/vec4 8;
    %jmp/0 T_394.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_394.1, 8;
T_394.0 ; End of true expr.
    %load/vec4 v0x6000003e1a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_394.2, 9;
    %load/vec4 v0x6000003e1830_0;
    %jmp/1 T_394.3, 9;
T_394.2 ; End of true expr.
    %load/vec4 v0x6000003e19e0_0;
    %jmp/0 T_394.3, 9;
 ; End of false expr.
    %blend;
T_394.3;
    %jmp/0 T_394.1, 8;
 ; End of false expr.
    %blend;
T_394.1;
    %store/vec4 v0x6000003e19e0_0, 0, 1;
    %jmp T_394;
    .thread T_394;
    .scope S_0x7fcf32909be0;
T_395 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e2370_0;
    %flag_set/vec4 8;
    %jmp/0 T_395.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_395.1, 8;
T_395.0 ; End of true expr.
    %load/vec4 v0x6000003e2490_0;
    %flag_set/vec4 9;
    %jmp/0 T_395.2, 9;
    %load/vec4 v0x6000003e2250_0;
    %jmp/1 T_395.3, 9;
T_395.2 ; End of true expr.
    %load/vec4 v0x6000003e2400_0;
    %jmp/0 T_395.3, 9;
 ; End of false expr.
    %blend;
T_395.3;
    %jmp/0 T_395.1, 8;
 ; End of false expr.
    %blend;
T_395.1;
    %store/vec4 v0x6000003e2400_0, 0, 1;
    %jmp T_395;
    .thread T_395;
    .scope S_0x7fcf3292a380;
T_396 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e3210_0;
    %flag_set/vec4 8;
    %jmp/0 T_396.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_396.1, 8;
T_396.0 ; End of true expr.
    %load/vec4 v0x6000003e3330_0;
    %flag_set/vec4 9;
    %jmp/0 T_396.2, 9;
    %load/vec4 v0x6000003e30f0_0;
    %jmp/1 T_396.3, 9;
T_396.2 ; End of true expr.
    %load/vec4 v0x6000003e32a0_0;
    %jmp/0 T_396.3, 9;
 ; End of false expr.
    %blend;
T_396.3;
    %jmp/0 T_396.1, 8;
 ; End of false expr.
    %blend;
T_396.1;
    %store/vec4 v0x6000003e32a0_0, 0, 1;
    %jmp T_396;
    .thread T_396;
    .scope S_0x7fcf32929c10;
T_397 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e3c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_397.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_397.1, 8;
T_397.0 ; End of true expr.
    %load/vec4 v0x6000003e3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_397.2, 9;
    %load/vec4 v0x6000003e3b10_0;
    %jmp/1 T_397.3, 9;
T_397.2 ; End of true expr.
    %load/vec4 v0x6000003e3cc0_0;
    %jmp/0 T_397.3, 9;
 ; End of false expr.
    %blend;
T_397.3;
    %jmp/0 T_397.1, 8;
 ; End of false expr.
    %blend;
T_397.1;
    %store/vec4 v0x6000003e3cc0_0, 0, 1;
    %jmp T_397;
    .thread T_397;
    .scope S_0x7fcf329294a0;
T_398 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e46c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_398.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_398.1, 8;
T_398.0 ; End of true expr.
    %load/vec4 v0x6000003e47e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_398.2, 9;
    %load/vec4 v0x6000003e45a0_0;
    %jmp/1 T_398.3, 9;
T_398.2 ; End of true expr.
    %load/vec4 v0x6000003e4750_0;
    %jmp/0 T_398.3, 9;
 ; End of false expr.
    %blend;
T_398.3;
    %jmp/0 T_398.1, 8;
 ; End of false expr.
    %blend;
T_398.1;
    %store/vec4 v0x6000003e4750_0, 0, 1;
    %jmp T_398;
    .thread T_398;
    .scope S_0x7fcf32928d30;
T_399 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e50e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_399.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_399.1, 8;
T_399.0 ; End of true expr.
    %load/vec4 v0x6000003e5200_0;
    %flag_set/vec4 9;
    %jmp/0 T_399.2, 9;
    %load/vec4 v0x6000003e4fc0_0;
    %jmp/1 T_399.3, 9;
T_399.2 ; End of true expr.
    %load/vec4 v0x6000003e5170_0;
    %jmp/0 T_399.3, 9;
 ; End of false expr.
    %blend;
T_399.3;
    %jmp/0 T_399.1, 8;
 ; End of false expr.
    %blend;
T_399.1;
    %store/vec4 v0x6000003e5170_0, 0, 1;
    %jmp T_399;
    .thread T_399;
    .scope S_0x7fcf329285c0;
T_400 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e5b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_400.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_400.1, 8;
T_400.0 ; End of true expr.
    %load/vec4 v0x6000003e5c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_400.2, 9;
    %load/vec4 v0x6000003e59e0_0;
    %jmp/1 T_400.3, 9;
T_400.2 ; End of true expr.
    %load/vec4 v0x6000003e5b90_0;
    %jmp/0 T_400.3, 9;
 ; End of false expr.
    %blend;
T_400.3;
    %jmp/0 T_400.1, 8;
 ; End of false expr.
    %blend;
T_400.1;
    %store/vec4 v0x6000003e5b90_0, 0, 1;
    %jmp T_400;
    .thread T_400;
    .scope S_0x7fcf32927e50;
T_401 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e6520_0;
    %flag_set/vec4 8;
    %jmp/0 T_401.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_401.1, 8;
T_401.0 ; End of true expr.
    %load/vec4 v0x6000003e6640_0;
    %flag_set/vec4 9;
    %jmp/0 T_401.2, 9;
    %load/vec4 v0x6000003e6400_0;
    %jmp/1 T_401.3, 9;
T_401.2 ; End of true expr.
    %load/vec4 v0x6000003e65b0_0;
    %jmp/0 T_401.3, 9;
 ; End of false expr.
    %blend;
T_401.3;
    %jmp/0 T_401.1, 8;
 ; End of false expr.
    %blend;
T_401.1;
    %store/vec4 v0x6000003e65b0_0, 0, 1;
    %jmp T_401;
    .thread T_401;
    .scope S_0x7fcf329276e0;
T_402 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e6f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_402.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_402.1, 8;
T_402.0 ; End of true expr.
    %load/vec4 v0x6000003e7060_0;
    %flag_set/vec4 9;
    %jmp/0 T_402.2, 9;
    %load/vec4 v0x6000003e6e20_0;
    %jmp/1 T_402.3, 9;
T_402.2 ; End of true expr.
    %load/vec4 v0x6000003e6fd0_0;
    %jmp/0 T_402.3, 9;
 ; End of false expr.
    %blend;
T_402.3;
    %jmp/0 T_402.1, 8;
 ; End of false expr.
    %blend;
T_402.1;
    %store/vec4 v0x6000003e6fd0_0, 0, 1;
    %jmp T_402;
    .thread T_402;
    .scope S_0x7fcf32a50f50;
T_403 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000310ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_403.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_403.1, 8;
T_403.0 ; End of true expr.
    %load/vec4 v0x600000310bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_403.2, 9;
    %load/vec4 v0x600000310990_0;
    %jmp/1 T_403.3, 9;
T_403.2 ; End of true expr.
    %load/vec4 v0x600000310b40_0;
    %jmp/0 T_403.3, 9;
 ; End of false expr.
    %blend;
T_403.3;
    %jmp/0 T_403.1, 8;
 ; End of false expr.
    %blend;
T_403.1;
    %store/vec4 v0x600000310b40_0, 0, 1;
    %jmp T_403;
    .thread T_403;
    .scope S_0x7fcf32a507e0;
T_404 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003114d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_404.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_404.1, 8;
T_404.0 ; End of true expr.
    %load/vec4 v0x6000003115f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_404.2, 9;
    %load/vec4 v0x6000003113b0_0;
    %jmp/1 T_404.3, 9;
T_404.2 ; End of true expr.
    %load/vec4 v0x600000311560_0;
    %jmp/0 T_404.3, 9;
 ; End of false expr.
    %blend;
T_404.3;
    %jmp/0 T_404.1, 8;
 ; End of false expr.
    %blend;
T_404.1;
    %store/vec4 v0x600000311560_0, 0, 1;
    %jmp T_404;
    .thread T_404;
    .scope S_0x7fcf32a50070;
T_405 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000311ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_405.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_405.1, 8;
T_405.0 ; End of true expr.
    %load/vec4 v0x600000312010_0;
    %flag_set/vec4 9;
    %jmp/0 T_405.2, 9;
    %load/vec4 v0x600000311dd0_0;
    %jmp/1 T_405.3, 9;
T_405.2 ; End of true expr.
    %load/vec4 v0x600000311f80_0;
    %jmp/0 T_405.3, 9;
 ; End of false expr.
    %blend;
T_405.3;
    %jmp/0 T_405.1, 8;
 ; End of false expr.
    %blend;
T_405.1;
    %store/vec4 v0x600000311f80_0, 0, 1;
    %jmp T_405;
    .thread T_405;
    .scope S_0x7fcf32a4f2a0;
T_406 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000312910_0;
    %flag_set/vec4 8;
    %jmp/0 T_406.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_406.1, 8;
T_406.0 ; End of true expr.
    %load/vec4 v0x600000312a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_406.2, 9;
    %load/vec4 v0x6000003127f0_0;
    %jmp/1 T_406.3, 9;
T_406.2 ; End of true expr.
    %load/vec4 v0x6000003129a0_0;
    %jmp/0 T_406.3, 9;
 ; End of false expr.
    %blend;
T_406.3;
    %jmp/0 T_406.1, 8;
 ; End of false expr.
    %blend;
T_406.1;
    %store/vec4 v0x6000003129a0_0, 0, 1;
    %jmp T_406;
    .thread T_406;
    .scope S_0x7fcf32a4eb30;
T_407 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000313330_0;
    %flag_set/vec4 8;
    %jmp/0 T_407.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_407.1, 8;
T_407.0 ; End of true expr.
    %load/vec4 v0x600000313450_0;
    %flag_set/vec4 9;
    %jmp/0 T_407.2, 9;
    %load/vec4 v0x600000313210_0;
    %jmp/1 T_407.3, 9;
T_407.2 ; End of true expr.
    %load/vec4 v0x6000003133c0_0;
    %jmp/0 T_407.3, 9;
 ; End of false expr.
    %blend;
T_407.3;
    %jmp/0 T_407.1, 8;
 ; End of false expr.
    %blend;
T_407.1;
    %store/vec4 v0x6000003133c0_0, 0, 1;
    %jmp T_407;
    .thread T_407;
    .scope S_0x7fcf32a4e3c0;
T_408 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000313d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_408.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_408.1, 8;
T_408.0 ; End of true expr.
    %load/vec4 v0x600000313e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_408.2, 9;
    %load/vec4 v0x600000313c30_0;
    %jmp/1 T_408.3, 9;
T_408.2 ; End of true expr.
    %load/vec4 v0x600000313de0_0;
    %jmp/0 T_408.3, 9;
 ; End of false expr.
    %blend;
T_408.3;
    %jmp/0 T_408.1, 8;
 ; End of false expr.
    %blend;
T_408.1;
    %store/vec4 v0x600000313de0_0, 0, 1;
    %jmp T_408;
    .thread T_408;
    .scope S_0x7fcf32a4dc50;
T_409 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f87e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_409.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_409.1, 8;
T_409.0 ; End of true expr.
    %load/vec4 v0x6000003f8900_0;
    %flag_set/vec4 9;
    %jmp/0 T_409.2, 9;
    %load/vec4 v0x6000003f86c0_0;
    %jmp/1 T_409.3, 9;
T_409.2 ; End of true expr.
    %load/vec4 v0x6000003f8870_0;
    %jmp/0 T_409.3, 9;
 ; End of false expr.
    %blend;
T_409.3;
    %jmp/0 T_409.1, 8;
 ; End of false expr.
    %blend;
T_409.1;
    %store/vec4 v0x6000003f8870_0, 0, 1;
    %jmp T_409;
    .thread T_409;
    .scope S_0x7fcf32a4d4e0;
T_410 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f9200_0;
    %flag_set/vec4 8;
    %jmp/0 T_410.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_410.1, 8;
T_410.0 ; End of true expr.
    %load/vec4 v0x6000003f9320_0;
    %flag_set/vec4 9;
    %jmp/0 T_410.2, 9;
    %load/vec4 v0x6000003f90e0_0;
    %jmp/1 T_410.3, 9;
T_410.2 ; End of true expr.
    %load/vec4 v0x6000003f9290_0;
    %jmp/0 T_410.3, 9;
 ; End of false expr.
    %blend;
T_410.3;
    %jmp/0 T_410.1, 8;
 ; End of false expr.
    %blend;
T_410.1;
    %store/vec4 v0x6000003f9290_0, 0, 1;
    %jmp T_410;
    .thread T_410;
    .scope S_0x7fcf32a60b20;
T_411 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f9c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_411.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_411.1, 8;
T_411.0 ; End of true expr.
    %load/vec4 v0x6000003f9d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_411.2, 9;
    %load/vec4 v0x6000003f9b00_0;
    %jmp/1 T_411.3, 9;
T_411.2 ; End of true expr.
    %load/vec4 v0x6000003f9cb0_0;
    %jmp/0 T_411.3, 9;
 ; End of false expr.
    %blend;
T_411.3;
    %jmp/0 T_411.1, 8;
 ; End of false expr.
    %blend;
T_411.1;
    %store/vec4 v0x6000003f9cb0_0, 0, 1;
    %jmp T_411;
    .thread T_411;
    .scope S_0x7fcf32a5ed60;
T_412 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_412.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_412.1, 8;
T_412.0 ; End of true expr.
    %load/vec4 v0x6000003fb600_0;
    %flag_set/vec4 9;
    %jmp/0 T_412.2, 9;
    %load/vec4 v0x6000003fb3c0_0;
    %jmp/1 T_412.3, 9;
T_412.2 ; End of true expr.
    %load/vec4 v0x6000003fb570_0;
    %jmp/0 T_412.3, 9;
 ; End of false expr.
    %blend;
T_412.3;
    %jmp/0 T_412.1, 8;
 ; End of false expr.
    %blend;
T_412.1;
    %store/vec4 v0x6000003fb570_0, 0, 1;
    %jmp T_412;
    .thread T_412;
    .scope S_0x7fcf32a5e0a0;
T_413 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fbf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_413.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_413.1, 8;
T_413.0 ; End of true expr.
    %load/vec4 v0x6000003fc090_0;
    %flag_set/vec4 9;
    %jmp/0 T_413.2, 9;
    %load/vec4 v0x6000003fbde0_0;
    %jmp/1 T_413.3, 9;
T_413.2 ; End of true expr.
    %load/vec4 v0x6000003fc000_0;
    %jmp/0 T_413.3, 9;
 ; End of false expr.
    %blend;
T_413.3;
    %jmp/0 T_413.1, 8;
 ; End of false expr.
    %blend;
T_413.1;
    %store/vec4 v0x6000003fc000_0, 0, 1;
    %jmp T_413;
    .thread T_413;
    .scope S_0x7fcf32a5d930;
T_414 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fc990_0;
    %flag_set/vec4 8;
    %jmp/0 T_414.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_414.1, 8;
T_414.0 ; End of true expr.
    %load/vec4 v0x6000003fcab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_414.2, 9;
    %load/vec4 v0x6000003fc870_0;
    %jmp/1 T_414.3, 9;
T_414.2 ; End of true expr.
    %load/vec4 v0x6000003fca20_0;
    %jmp/0 T_414.3, 9;
 ; End of false expr.
    %blend;
T_414.3;
    %jmp/0 T_414.1, 8;
 ; End of false expr.
    %blend;
T_414.1;
    %store/vec4 v0x6000003fca20_0, 0, 1;
    %jmp T_414;
    .thread T_414;
    .scope S_0x7fcf32a5d1c0;
T_415 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fd3b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_415.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_415.1, 8;
T_415.0 ; End of true expr.
    %load/vec4 v0x6000003fd4d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_415.2, 9;
    %load/vec4 v0x6000003fd290_0;
    %jmp/1 T_415.3, 9;
T_415.2 ; End of true expr.
    %load/vec4 v0x6000003fd440_0;
    %jmp/0 T_415.3, 9;
 ; End of false expr.
    %blend;
T_415.3;
    %jmp/0 T_415.1, 8;
 ; End of false expr.
    %blend;
T_415.1;
    %store/vec4 v0x6000003fd440_0, 0, 1;
    %jmp T_415;
    .thread T_415;
    .scope S_0x7fcf32a5ca50;
T_416 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fddd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_416.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_416.1, 8;
T_416.0 ; End of true expr.
    %load/vec4 v0x6000003fdef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_416.2, 9;
    %load/vec4 v0x6000003fdcb0_0;
    %jmp/1 T_416.3, 9;
T_416.2 ; End of true expr.
    %load/vec4 v0x6000003fde60_0;
    %jmp/0 T_416.3, 9;
 ; End of false expr.
    %blend;
T_416.3;
    %jmp/0 T_416.1, 8;
 ; End of false expr.
    %blend;
T_416.1;
    %store/vec4 v0x6000003fde60_0, 0, 1;
    %jmp T_416;
    .thread T_416;
    .scope S_0x7fcf32a5c2e0;
T_417 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003fe7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_417.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_417.1, 8;
T_417.0 ; End of true expr.
    %load/vec4 v0x6000003fe910_0;
    %flag_set/vec4 9;
    %jmp/0 T_417.2, 9;
    %load/vec4 v0x6000003fe6d0_0;
    %jmp/1 T_417.3, 9;
T_417.2 ; End of true expr.
    %load/vec4 v0x6000003fe880_0;
    %jmp/0 T_417.3, 9;
 ; End of false expr.
    %blend;
T_417.3;
    %jmp/0 T_417.1, 8;
 ; End of false expr.
    %blend;
T_417.1;
    %store/vec4 v0x6000003fe880_0, 0, 1;
    %jmp T_417;
    .thread T_417;
    .scope S_0x7fcf32a5bb70;
T_418 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ff210_0;
    %flag_set/vec4 8;
    %jmp/0 T_418.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_418.1, 8;
T_418.0 ; End of true expr.
    %load/vec4 v0x6000003ff330_0;
    %flag_set/vec4 9;
    %jmp/0 T_418.2, 9;
    %load/vec4 v0x6000003ff0f0_0;
    %jmp/1 T_418.3, 9;
T_418.2 ; End of true expr.
    %load/vec4 v0x6000003ff2a0_0;
    %jmp/0 T_418.3, 9;
 ; End of false expr.
    %blend;
T_418.3;
    %jmp/0 T_418.1, 8;
 ; End of false expr.
    %blend;
T_418.1;
    %store/vec4 v0x6000003ff2a0_0, 0, 1;
    %jmp T_418;
    .thread T_418;
    .scope S_0x7fcf32a5b400;
T_419 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ffc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_419.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_419.1, 8;
T_419.0 ; End of true expr.
    %load/vec4 v0x6000003ffd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_419.2, 9;
    %load/vec4 v0x6000003ffb10_0;
    %jmp/1 T_419.3, 9;
T_419.2 ; End of true expr.
    %load/vec4 v0x6000003ffcc0_0;
    %jmp/0 T_419.3, 9;
 ; End of false expr.
    %blend;
T_419.3;
    %jmp/0 T_419.1, 8;
 ; End of false expr.
    %blend;
T_419.1;
    %store/vec4 v0x6000003ffcc0_0, 0, 1;
    %jmp T_419;
    .thread T_419;
    .scope S_0x7fcf32a5ac90;
T_420 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f06c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_420.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_420.1, 8;
T_420.0 ; End of true expr.
    %load/vec4 v0x6000003f07e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_420.2, 9;
    %load/vec4 v0x6000003f05a0_0;
    %jmp/1 T_420.3, 9;
T_420.2 ; End of true expr.
    %load/vec4 v0x6000003f0750_0;
    %jmp/0 T_420.3, 9;
 ; End of false expr.
    %blend;
T_420.3;
    %jmp/0 T_420.1, 8;
 ; End of false expr.
    %blend;
T_420.1;
    %store/vec4 v0x6000003f0750_0, 0, 1;
    %jmp T_420;
    .thread T_420;
    .scope S_0x7fcf32a5a520;
T_421 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f10e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_421.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_421.1, 8;
T_421.0 ; End of true expr.
    %load/vec4 v0x6000003f1200_0;
    %flag_set/vec4 9;
    %jmp/0 T_421.2, 9;
    %load/vec4 v0x6000003f0fc0_0;
    %jmp/1 T_421.3, 9;
T_421.2 ; End of true expr.
    %load/vec4 v0x6000003f1170_0;
    %jmp/0 T_421.3, 9;
 ; End of false expr.
    %blend;
T_421.3;
    %jmp/0 T_421.1, 8;
 ; End of false expr.
    %blend;
T_421.1;
    %store/vec4 v0x6000003f1170_0, 0, 1;
    %jmp T_421;
    .thread T_421;
    .scope S_0x7fcf32a59860;
T_422 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f1b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_422.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_422.1, 8;
T_422.0 ; End of true expr.
    %load/vec4 v0x6000003f1c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_422.2, 9;
    %load/vec4 v0x6000003f19e0_0;
    %jmp/1 T_422.3, 9;
T_422.2 ; End of true expr.
    %load/vec4 v0x6000003f1b90_0;
    %jmp/0 T_422.3, 9;
 ; End of false expr.
    %blend;
T_422.3;
    %jmp/0 T_422.1, 8;
 ; End of false expr.
    %blend;
T_422.1;
    %store/vec4 v0x6000003f1b90_0, 0, 1;
    %jmp T_422;
    .thread T_422;
    .scope S_0x7fcf32a590f0;
T_423 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f2520_0;
    %flag_set/vec4 8;
    %jmp/0 T_423.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_423.1, 8;
T_423.0 ; End of true expr.
    %load/vec4 v0x6000003f2640_0;
    %flag_set/vec4 9;
    %jmp/0 T_423.2, 9;
    %load/vec4 v0x6000003f2400_0;
    %jmp/1 T_423.3, 9;
T_423.2 ; End of true expr.
    %load/vec4 v0x6000003f25b0_0;
    %jmp/0 T_423.3, 9;
 ; End of false expr.
    %blend;
T_423.3;
    %jmp/0 T_423.1, 8;
 ; End of false expr.
    %blend;
T_423.1;
    %store/vec4 v0x6000003f25b0_0, 0, 1;
    %jmp T_423;
    .thread T_423;
    .scope S_0x7fcf32a58980;
T_424 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000031ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_424.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_424.1, 8;
T_424.0 ; End of true expr.
    %load/vec4 v0x60000031ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_424.2, 9;
    %load/vec4 v0x60000031eac0_0;
    %jmp/1 T_424.3, 9;
T_424.2 ; End of true expr.
    %load/vec4 v0x60000031ec70_0;
    %jmp/0 T_424.3, 9;
 ; End of false expr.
    %blend;
T_424.3;
    %jmp/0 T_424.1, 8;
 ; End of false expr.
    %blend;
T_424.1;
    %store/vec4 v0x60000031ec70_0, 0, 1;
    %jmp T_424;
    .thread T_424;
    .scope S_0x7fcf31d1c1e0;
T_425 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000031f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_425.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_425.1, 8;
T_425.0 ; End of true expr.
    %load/vec4 v0x60000031f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_425.2, 9;
    %load/vec4 v0x60000031f4e0_0;
    %jmp/1 T_425.3, 9;
T_425.2 ; End of true expr.
    %load/vec4 v0x60000031f690_0;
    %jmp/0 T_425.3, 9;
 ; End of false expr.
    %blend;
T_425.3;
    %jmp/0 T_425.1, 8;
 ; End of false expr.
    %blend;
T_425.1;
    %store/vec4 v0x60000031f690_0, 0, 1;
    %jmp T_425;
    .thread T_425;
    .scope S_0x7fcf31d1c4c0;
T_426 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f4090_0;
    %flag_set/vec4 8;
    %jmp/0 T_426.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_426.1, 8;
T_426.0 ; End of true expr.
    %load/vec4 v0x6000003f41b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_426.2, 9;
    %load/vec4 v0x60000031ff00_0;
    %jmp/1 T_426.3, 9;
T_426.2 ; End of true expr.
    %load/vec4 v0x6000003f4120_0;
    %jmp/0 T_426.3, 9;
 ; End of false expr.
    %blend;
T_426.3;
    %jmp/0 T_426.1, 8;
 ; End of false expr.
    %blend;
T_426.1;
    %store/vec4 v0x6000003f4120_0, 0, 1;
    %jmp T_426;
    .thread T_426;
    .scope S_0x7fcf31d1c7a0;
T_427 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f4ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_427.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_427.1, 8;
T_427.0 ; End of true expr.
    %load/vec4 v0x6000003f4bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_427.2, 9;
    %load/vec4 v0x6000003f4990_0;
    %jmp/1 T_427.3, 9;
T_427.2 ; End of true expr.
    %load/vec4 v0x6000003f4b40_0;
    %jmp/0 T_427.3, 9;
 ; End of false expr.
    %blend;
T_427.3;
    %jmp/0 T_427.1, 8;
 ; End of false expr.
    %blend;
T_427.1;
    %store/vec4 v0x6000003f4b40_0, 0, 1;
    %jmp T_427;
    .thread T_427;
    .scope S_0x7fcf31cbe960;
T_428 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ddcb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_428.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_428.1, 8;
T_428.0 ; End of true expr.
    %load/vec4 v0x6000003dddd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_428.2, 9;
    %load/vec4 v0x6000003ddb90_0;
    %jmp/1 T_428.3, 9;
T_428.2 ; End of true expr.
    %load/vec4 v0x6000003ddd40_0;
    %jmp/0 T_428.3, 9;
 ; End of false expr.
    %blend;
T_428.3;
    %jmp/0 T_428.1, 8;
 ; End of false expr.
    %blend;
T_428.1;
    %store/vec4 v0x6000003ddd40_0, 0, 1;
    %jmp T_428;
    .thread T_428;
    .scope S_0x7fcf31cbe1f0;
T_429 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003de6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_429.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_429.1, 8;
T_429.0 ; End of true expr.
    %load/vec4 v0x6000003de7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_429.2, 9;
    %load/vec4 v0x6000003de5b0_0;
    %jmp/1 T_429.3, 9;
T_429.2 ; End of true expr.
    %load/vec4 v0x6000003de760_0;
    %jmp/0 T_429.3, 9;
 ; End of false expr.
    %blend;
T_429.3;
    %jmp/0 T_429.1, 8;
 ; End of false expr.
    %blend;
T_429.1;
    %store/vec4 v0x6000003de760_0, 0, 1;
    %jmp T_429;
    .thread T_429;
    .scope S_0x7fcf31cbda80;
T_430 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003df0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_430.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_430.1, 8;
T_430.0 ; End of true expr.
    %load/vec4 v0x6000003df210_0;
    %flag_set/vec4 9;
    %jmp/0 T_430.2, 9;
    %load/vec4 v0x6000003defd0_0;
    %jmp/1 T_430.3, 9;
T_430.2 ; End of true expr.
    %load/vec4 v0x6000003df180_0;
    %jmp/0 T_430.3, 9;
 ; End of false expr.
    %blend;
T_430.3;
    %jmp/0 T_430.1, 8;
 ; End of false expr.
    %blend;
T_430.1;
    %store/vec4 v0x6000003df180_0, 0, 1;
    %jmp T_430;
    .thread T_430;
    .scope S_0x7fcf31cbd310;
T_431 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003dfb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_431.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_431.1, 8;
T_431.0 ; End of true expr.
    %load/vec4 v0x6000003dfc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_431.2, 9;
    %load/vec4 v0x6000003df9f0_0;
    %jmp/1 T_431.3, 9;
T_431.2 ; End of true expr.
    %load/vec4 v0x6000003dfba0_0;
    %jmp/0 T_431.3, 9;
 ; End of false expr.
    %blend;
T_431.3;
    %jmp/0 T_431.1, 8;
 ; End of false expr.
    %blend;
T_431.1;
    %store/vec4 v0x6000003dfba0_0, 0, 1;
    %jmp T_431;
    .thread T_431;
    .scope S_0x7fcf31cbcba0;
T_432 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d05a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_432.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_432.1, 8;
T_432.0 ; End of true expr.
    %load/vec4 v0x6000003d06c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_432.2, 9;
    %load/vec4 v0x6000003d0480_0;
    %jmp/1 T_432.3, 9;
T_432.2 ; End of true expr.
    %load/vec4 v0x6000003d0630_0;
    %jmp/0 T_432.3, 9;
 ; End of false expr.
    %blend;
T_432.3;
    %jmp/0 T_432.1, 8;
 ; End of false expr.
    %blend;
T_432.1;
    %store/vec4 v0x6000003d0630_0, 0, 1;
    %jmp T_432;
    .thread T_432;
    .scope S_0x7fcf31cbc430;
T_433 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d0fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_433.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_433.1, 8;
T_433.0 ; End of true expr.
    %load/vec4 v0x6000003d10e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_433.2, 9;
    %load/vec4 v0x6000003d0ea0_0;
    %jmp/1 T_433.3, 9;
T_433.2 ; End of true expr.
    %load/vec4 v0x6000003d1050_0;
    %jmp/0 T_433.3, 9;
 ; End of false expr.
    %blend;
T_433.3;
    %jmp/0 T_433.1, 8;
 ; End of false expr.
    %blend;
T_433.1;
    %store/vec4 v0x6000003d1050_0, 0, 1;
    %jmp T_433;
    .thread T_433;
    .scope S_0x7fcf31cbbcc0;
T_434 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d19e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_434.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_434.1, 8;
T_434.0 ; End of true expr.
    %load/vec4 v0x6000003d1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_434.2, 9;
    %load/vec4 v0x6000003d18c0_0;
    %jmp/1 T_434.3, 9;
T_434.2 ; End of true expr.
    %load/vec4 v0x6000003d1a70_0;
    %jmp/0 T_434.3, 9;
 ; End of false expr.
    %blend;
T_434.3;
    %jmp/0 T_434.1, 8;
 ; End of false expr.
    %blend;
T_434.1;
    %store/vec4 v0x6000003d1a70_0, 0, 1;
    %jmp T_434;
    .thread T_434;
    .scope S_0x7fcf31cbb550;
T_435 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_435.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_435.1, 8;
T_435.0 ; End of true expr.
    %load/vec4 v0x6000003d2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_435.2, 9;
    %load/vec4 v0x6000003d22e0_0;
    %jmp/1 T_435.3, 9;
T_435.2 ; End of true expr.
    %load/vec4 v0x6000003d2490_0;
    %jmp/0 T_435.3, 9;
 ; End of false expr.
    %blend;
T_435.3;
    %jmp/0 T_435.1, 8;
 ; End of false expr.
    %blend;
T_435.1;
    %store/vec4 v0x6000003d2490_0, 0, 1;
    %jmp T_435;
    .thread T_435;
    .scope S_0x7fcf31cbade0;
T_436 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d2e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_436.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_436.1, 8;
T_436.0 ; End of true expr.
    %load/vec4 v0x6000003d2f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_436.2, 9;
    %load/vec4 v0x6000003d2d00_0;
    %jmp/1 T_436.3, 9;
T_436.2 ; End of true expr.
    %load/vec4 v0x6000003d2eb0_0;
    %jmp/0 T_436.3, 9;
 ; End of false expr.
    %blend;
T_436.3;
    %jmp/0 T_436.1, 8;
 ; End of false expr.
    %blend;
T_436.1;
    %store/vec4 v0x6000003d2eb0_0, 0, 1;
    %jmp T_436;
    .thread T_436;
    .scope S_0x7fcf31cba670;
T_437 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d3840_0;
    %flag_set/vec4 8;
    %jmp/0 T_437.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_437.1, 8;
T_437.0 ; End of true expr.
    %load/vec4 v0x6000003d3960_0;
    %flag_set/vec4 9;
    %jmp/0 T_437.2, 9;
    %load/vec4 v0x6000003d3720_0;
    %jmp/1 T_437.3, 9;
T_437.2 ; End of true expr.
    %load/vec4 v0x6000003d38d0_0;
    %jmp/0 T_437.3, 9;
 ; End of false expr.
    %blend;
T_437.3;
    %jmp/0 T_437.1, 8;
 ; End of false expr.
    %blend;
T_437.1;
    %store/vec4 v0x6000003d38d0_0, 0, 1;
    %jmp T_437;
    .thread T_437;
    .scope S_0x7fcf31cb9f00;
T_438 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d42d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_438.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_438.1, 8;
T_438.0 ; End of true expr.
    %load/vec4 v0x6000003d43f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_438.2, 9;
    %load/vec4 v0x6000003d41b0_0;
    %jmp/1 T_438.3, 9;
T_438.2 ; End of true expr.
    %load/vec4 v0x6000003d4360_0;
    %jmp/0 T_438.3, 9;
 ; End of false expr.
    %blend;
T_438.3;
    %jmp/0 T_438.1, 8;
 ; End of false expr.
    %blend;
T_438.1;
    %store/vec4 v0x6000003d4360_0, 0, 1;
    %jmp T_438;
    .thread T_438;
    .scope S_0x7fcf31cb9790;
T_439 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d4cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_439.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_439.1, 8;
T_439.0 ; End of true expr.
    %load/vec4 v0x6000003d4e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_439.2, 9;
    %load/vec4 v0x6000003d4bd0_0;
    %jmp/1 T_439.3, 9;
T_439.2 ; End of true expr.
    %load/vec4 v0x6000003d4d80_0;
    %jmp/0 T_439.3, 9;
 ; End of false expr.
    %blend;
T_439.3;
    %jmp/0 T_439.1, 8;
 ; End of false expr.
    %blend;
T_439.1;
    %store/vec4 v0x6000003d4d80_0, 0, 1;
    %jmp T_439;
    .thread T_439;
    .scope S_0x7fcf31cb9020;
T_440 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d5710_0;
    %flag_set/vec4 8;
    %jmp/0 T_440.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_440.1, 8;
T_440.0 ; End of true expr.
    %load/vec4 v0x6000003d5830_0;
    %flag_set/vec4 9;
    %jmp/0 T_440.2, 9;
    %load/vec4 v0x6000003d55f0_0;
    %jmp/1 T_440.3, 9;
T_440.2 ; End of true expr.
    %load/vec4 v0x6000003d57a0_0;
    %jmp/0 T_440.3, 9;
 ; End of false expr.
    %blend;
T_440.3;
    %jmp/0 T_440.1, 8;
 ; End of false expr.
    %blend;
T_440.1;
    %store/vec4 v0x6000003d57a0_0, 0, 1;
    %jmp T_440;
    .thread T_440;
    .scope S_0x7fcf31cb88b0;
T_441 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d6130_0;
    %flag_set/vec4 8;
    %jmp/0 T_441.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_441.1, 8;
T_441.0 ; End of true expr.
    %load/vec4 v0x6000003d6250_0;
    %flag_set/vec4 9;
    %jmp/0 T_441.2, 9;
    %load/vec4 v0x6000003d6010_0;
    %jmp/1 T_441.3, 9;
T_441.2 ; End of true expr.
    %load/vec4 v0x6000003d61c0_0;
    %jmp/0 T_441.3, 9;
 ; End of false expr.
    %blend;
T_441.3;
    %jmp/0 T_441.1, 8;
 ; End of false expr.
    %blend;
T_441.1;
    %store/vec4 v0x6000003d61c0_0, 0, 1;
    %jmp T_441;
    .thread T_441;
    .scope S_0x7fcf31cb8140;
T_442 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d6b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_442.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_442.1, 8;
T_442.0 ; End of true expr.
    %load/vec4 v0x6000003d6c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_442.2, 9;
    %load/vec4 v0x6000003d6a30_0;
    %jmp/1 T_442.3, 9;
T_442.2 ; End of true expr.
    %load/vec4 v0x6000003d6be0_0;
    %jmp/0 T_442.3, 9;
 ; End of false expr.
    %blend;
T_442.3;
    %jmp/0 T_442.1, 8;
 ; End of false expr.
    %blend;
T_442.1;
    %store/vec4 v0x6000003d6be0_0, 0, 1;
    %jmp T_442;
    .thread T_442;
    .scope S_0x7fcf31cae510;
T_443 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_443.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_443.1, 8;
T_443.0 ; End of true expr.
    %load/vec4 v0x6000003d7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_443.2, 9;
    %load/vec4 v0x6000003d7450_0;
    %jmp/1 T_443.3, 9;
T_443.2 ; End of true expr.
    %load/vec4 v0x6000003d7600_0;
    %jmp/0 T_443.3, 9;
 ; End of false expr.
    %blend;
T_443.3;
    %jmp/0 T_443.1, 8;
 ; End of false expr.
    %blend;
T_443.1;
    %store/vec4 v0x6000003d7600_0, 0, 1;
    %jmp T_443;
    .thread T_443;
    .scope S_0x7fcf31c8d720;
T_444 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c37b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_444.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_444.1, 8;
T_444.0 ; End of true expr.
    %load/vec4 v0x6000003c38d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_444.2, 9;
    %load/vec4 v0x6000003c3690_0;
    %jmp/1 T_444.3, 9;
T_444.2 ; End of true expr.
    %load/vec4 v0x6000003c3840_0;
    %jmp/0 T_444.3, 9;
 ; End of false expr.
    %blend;
T_444.3;
    %jmp/0 T_444.1, 8;
 ; End of false expr.
    %blend;
T_444.1;
    %store/vec4 v0x6000003c3840_0, 0, 1;
    %jmp T_444;
    .thread T_444;
    .scope S_0x7fcf31cb7480;
T_445 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c4240_0;
    %flag_set/vec4 8;
    %jmp/0 T_445.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_445.1, 8;
T_445.0 ; End of true expr.
    %load/vec4 v0x6000003c4360_0;
    %flag_set/vec4 9;
    %jmp/0 T_445.2, 9;
    %load/vec4 v0x6000003c4120_0;
    %jmp/1 T_445.3, 9;
T_445.2 ; End of true expr.
    %load/vec4 v0x6000003c42d0_0;
    %jmp/0 T_445.3, 9;
 ; End of false expr.
    %blend;
T_445.3;
    %jmp/0 T_445.1, 8;
 ; End of false expr.
    %blend;
T_445.1;
    %store/vec4 v0x6000003c42d0_0, 0, 1;
    %jmp T_445;
    .thread T_445;
    .scope S_0x7fcf31cb6d10;
T_446 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c4c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_446.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_446.1, 8;
T_446.0 ; End of true expr.
    %load/vec4 v0x6000003c4d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_446.2, 9;
    %load/vec4 v0x6000003c4b40_0;
    %jmp/1 T_446.3, 9;
T_446.2 ; End of true expr.
    %load/vec4 v0x6000003c4cf0_0;
    %jmp/0 T_446.3, 9;
 ; End of false expr.
    %blend;
T_446.3;
    %jmp/0 T_446.1, 8;
 ; End of false expr.
    %blend;
T_446.1;
    %store/vec4 v0x6000003c4cf0_0, 0, 1;
    %jmp T_446;
    .thread T_446;
    .scope S_0x7fcf31cb65a0;
T_447 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c5680_0;
    %flag_set/vec4 8;
    %jmp/0 T_447.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_447.1, 8;
T_447.0 ; End of true expr.
    %load/vec4 v0x6000003c57a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_447.2, 9;
    %load/vec4 v0x6000003c5560_0;
    %jmp/1 T_447.3, 9;
T_447.2 ; End of true expr.
    %load/vec4 v0x6000003c5710_0;
    %jmp/0 T_447.3, 9;
 ; End of false expr.
    %blend;
T_447.3;
    %jmp/0 T_447.1, 8;
 ; End of false expr.
    %blend;
T_447.1;
    %store/vec4 v0x6000003c5710_0, 0, 1;
    %jmp T_447;
    .thread T_447;
    .scope S_0x7fcf31cb5e30;
T_448 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c60a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_448.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_448.1, 8;
T_448.0 ; End of true expr.
    %load/vec4 v0x6000003c61c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_448.2, 9;
    %load/vec4 v0x6000003c5f80_0;
    %jmp/1 T_448.3, 9;
T_448.2 ; End of true expr.
    %load/vec4 v0x6000003c6130_0;
    %jmp/0 T_448.3, 9;
 ; End of false expr.
    %blend;
T_448.3;
    %jmp/0 T_448.1, 8;
 ; End of false expr.
    %blend;
T_448.1;
    %store/vec4 v0x6000003c6130_0, 0, 1;
    %jmp T_448;
    .thread T_448;
    .scope S_0x7fcf31cb56c0;
T_449 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c6ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_449.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_449.1, 8;
T_449.0 ; End of true expr.
    %load/vec4 v0x6000003c6be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_449.2, 9;
    %load/vec4 v0x6000003c69a0_0;
    %jmp/1 T_449.3, 9;
T_449.2 ; End of true expr.
    %load/vec4 v0x6000003c6b50_0;
    %jmp/0 T_449.3, 9;
 ; End of false expr.
    %blend;
T_449.3;
    %jmp/0 T_449.1, 8;
 ; End of false expr.
    %blend;
T_449.1;
    %store/vec4 v0x6000003c6b50_0, 0, 1;
    %jmp T_449;
    .thread T_449;
    .scope S_0x7fcf31cb4f50;
T_450 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c74e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_450.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_450.1, 8;
T_450.0 ; End of true expr.
    %load/vec4 v0x6000003c7600_0;
    %flag_set/vec4 9;
    %jmp/0 T_450.2, 9;
    %load/vec4 v0x6000003c73c0_0;
    %jmp/1 T_450.3, 9;
T_450.2 ; End of true expr.
    %load/vec4 v0x6000003c7570_0;
    %jmp/0 T_450.3, 9;
 ; End of false expr.
    %blend;
T_450.3;
    %jmp/0 T_450.1, 8;
 ; End of false expr.
    %blend;
T_450.1;
    %store/vec4 v0x6000003c7570_0, 0, 1;
    %jmp T_450;
    .thread T_450;
    .scope S_0x7fcf31cb47e0;
T_451 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003c7f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_451.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_451.1, 8;
T_451.0 ; End of true expr.
    %load/vec4 v0x6000003d8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_451.2, 9;
    %load/vec4 v0x6000003c7de0_0;
    %jmp/1 T_451.3, 9;
T_451.2 ; End of true expr.
    %load/vec4 v0x6000003d8000_0;
    %jmp/0 T_451.3, 9;
 ; End of false expr.
    %blend;
T_451.3;
    %jmp/0 T_451.1, 8;
 ; End of false expr.
    %blend;
T_451.1;
    %store/vec4 v0x6000003d8000_0, 0, 1;
    %jmp T_451;
    .thread T_451;
    .scope S_0x7fcf32a58540;
T_452 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f2f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_452.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_452.1, 8;
T_452.0 ; End of true expr.
    %load/vec4 v0x6000003d87e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_452.2, 9;
    %load/vec4 v0x6000003f2e20_0;
    %jmp/1 T_452.3, 9;
T_452.2 ; End of true expr.
    %load/vec4 v0x6000003f2fd0_0;
    %jmp/0 T_452.3, 9;
 ; End of false expr.
    %blend;
T_452.3;
    %jmp/0 T_452.1, 8;
 ; End of false expr.
    %blend;
T_452.1;
    %store/vec4 v0x6000003f2fd0_0, 0, 1;
    %jmp T_452;
    .thread T_452;
    .scope S_0x7fcf31cb3c30;
T_453 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d90e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_453.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_453.1, 8;
T_453.0 ; End of true expr.
    %load/vec4 v0x6000003d9200_0;
    %flag_set/vec4 9;
    %jmp/0 T_453.2, 9;
    %load/vec4 v0x6000003d8fc0_0;
    %jmp/1 T_453.3, 9;
T_453.2 ; End of true expr.
    %load/vec4 v0x6000003d9170_0;
    %jmp/0 T_453.3, 9;
 ; End of false expr.
    %blend;
T_453.3;
    %jmp/0 T_453.1, 8;
 ; End of false expr.
    %blend;
T_453.1;
    %store/vec4 v0x6000003d9170_0, 0, 1;
    %jmp T_453;
    .thread T_453;
    .scope S_0x7fcf31cb34c0;
T_454 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003d9b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_454.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_454.1, 8;
T_454.0 ; End of true expr.
    %load/vec4 v0x6000003d9c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_454.2, 9;
    %load/vec4 v0x6000003d99e0_0;
    %jmp/1 T_454.3, 9;
T_454.2 ; End of true expr.
    %load/vec4 v0x6000003d9b90_0;
    %jmp/0 T_454.3, 9;
 ; End of false expr.
    %blend;
T_454.3;
    %jmp/0 T_454.1, 8;
 ; End of false expr.
    %blend;
T_454.1;
    %store/vec4 v0x6000003d9b90_0, 0, 1;
    %jmp T_454;
    .thread T_454;
    .scope S_0x7fcf31cb2d50;
T_455 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003da520_0;
    %flag_set/vec4 8;
    %jmp/0 T_455.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_455.1, 8;
T_455.0 ; End of true expr.
    %load/vec4 v0x6000003da640_0;
    %flag_set/vec4 9;
    %jmp/0 T_455.2, 9;
    %load/vec4 v0x6000003da400_0;
    %jmp/1 T_455.3, 9;
T_455.2 ; End of true expr.
    %load/vec4 v0x6000003da5b0_0;
    %jmp/0 T_455.3, 9;
 ; End of false expr.
    %blend;
T_455.3;
    %jmp/0 T_455.1, 8;
 ; End of false expr.
    %blend;
T_455.1;
    %store/vec4 v0x6000003da5b0_0, 0, 1;
    %jmp T_455;
    .thread T_455;
    .scope S_0x7fcf31cb25e0;
T_456 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003daf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_456.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_456.1, 8;
T_456.0 ; End of true expr.
    %load/vec4 v0x6000003db060_0;
    %flag_set/vec4 9;
    %jmp/0 T_456.2, 9;
    %load/vec4 v0x6000003dae20_0;
    %jmp/1 T_456.3, 9;
T_456.2 ; End of true expr.
    %load/vec4 v0x6000003dafd0_0;
    %jmp/0 T_456.3, 9;
 ; End of false expr.
    %blend;
T_456.3;
    %jmp/0 T_456.1, 8;
 ; End of false expr.
    %blend;
T_456.1;
    %store/vec4 v0x6000003dafd0_0, 0, 1;
    %jmp T_456;
    .thread T_456;
    .scope S_0x7fcf31cb1e70;
T_457 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003db960_0;
    %flag_set/vec4 8;
    %jmp/0 T_457.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_457.1, 8;
T_457.0 ; End of true expr.
    %load/vec4 v0x6000003dba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_457.2, 9;
    %load/vec4 v0x6000003db840_0;
    %jmp/1 T_457.3, 9;
T_457.2 ; End of true expr.
    %load/vec4 v0x6000003db9f0_0;
    %jmp/0 T_457.3, 9;
 ; End of false expr.
    %blend;
T_457.3;
    %jmp/0 T_457.1, 8;
 ; End of false expr.
    %blend;
T_457.1;
    %store/vec4 v0x6000003db9f0_0, 0, 1;
    %jmp T_457;
    .thread T_457;
    .scope S_0x7fcf31cb1700;
T_458 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003dc3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_458.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_458.1, 8;
T_458.0 ; End of true expr.
    %load/vec4 v0x6000003dc510_0;
    %flag_set/vec4 9;
    %jmp/0 T_458.2, 9;
    %load/vec4 v0x6000003dc2d0_0;
    %jmp/1 T_458.3, 9;
T_458.2 ; End of true expr.
    %load/vec4 v0x6000003dc480_0;
    %jmp/0 T_458.3, 9;
 ; End of false expr.
    %blend;
T_458.3;
    %jmp/0 T_458.1, 8;
 ; End of false expr.
    %blend;
T_458.1;
    %store/vec4 v0x6000003dc480_0, 0, 1;
    %jmp T_458;
    .thread T_458;
    .scope S_0x7fcf31cb0f90;
T_459 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003dce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_459.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_459.1, 8;
T_459.0 ; End of true expr.
    %load/vec4 v0x6000003dcf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_459.2, 9;
    %load/vec4 v0x6000003dccf0_0;
    %jmp/1 T_459.3, 9;
T_459.2 ; End of true expr.
    %load/vec4 v0x6000003dcea0_0;
    %jmp/0 T_459.3, 9;
 ; End of false expr.
    %blend;
T_459.3;
    %jmp/0 T_459.1, 8;
 ; End of false expr.
    %blend;
T_459.1;
    %store/vec4 v0x6000003dcea0_0, 0, 1;
    %jmp T_459;
    .thread T_459;
    .scope S_0x7fcf32b1ddd0;
T_460 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041fb210_0;
    %flag_set/vec4 8;
    %jmp/0 T_460.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_460.1, 8;
T_460.0 ; End of true expr.
    %load/vec4 v0x6000041fb330_0;
    %flag_set/vec4 9;
    %jmp/0 T_460.2, 9;
    %load/vec4 v0x6000041fb0f0_0;
    %jmp/1 T_460.3, 9;
T_460.2 ; End of true expr.
    %load/vec4 v0x6000041fb2a0_0;
    %jmp/0 T_460.3, 9;
 ; End of false expr.
    %blend;
T_460.3;
    %jmp/0 T_460.1, 8;
 ; End of false expr.
    %blend;
T_460.1;
    %store/vec4 v0x6000041fb2a0_0, 0, 1;
    %jmp T_460;
    .thread T_460;
    .scope S_0x7fcf32b1d660;
T_461 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041fbcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_461.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_461.1, 8;
T_461.0 ; End of true expr.
    %load/vec4 v0x6000041fbde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_461.2, 9;
    %load/vec4 v0x6000041fbba0_0;
    %jmp/1 T_461.3, 9;
T_461.2 ; End of true expr.
    %load/vec4 v0x6000041fbd50_0;
    %jmp/0 T_461.3, 9;
 ; End of false expr.
    %blend;
T_461.3;
    %jmp/0 T_461.1, 8;
 ; End of false expr.
    %blend;
T_461.1;
    %store/vec4 v0x6000041fbd50_0, 0, 1;
    %jmp T_461;
    .thread T_461;
    .scope S_0x7fcf32b1cef0;
T_462 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041fc7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_462.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_462.1, 8;
T_462.0 ; End of true expr.
    %load/vec4 v0x6000041fc900_0;
    %flag_set/vec4 9;
    %jmp/0 T_462.2, 9;
    %load/vec4 v0x6000041fc6c0_0;
    %jmp/1 T_462.3, 9;
T_462.2 ; End of true expr.
    %load/vec4 v0x6000041fc870_0;
    %jmp/0 T_462.3, 9;
 ; End of false expr.
    %blend;
T_462.3;
    %jmp/0 T_462.1, 8;
 ; End of false expr.
    %blend;
T_462.1;
    %store/vec4 v0x6000041fc870_0, 0, 1;
    %jmp T_462;
    .thread T_462;
    .scope S_0x7fcf32b1c780;
T_463 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041fd290_0;
    %flag_set/vec4 8;
    %jmp/0 T_463.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_463.1, 8;
T_463.0 ; End of true expr.
    %load/vec4 v0x6000041fd3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_463.2, 9;
    %load/vec4 v0x6000041fd170_0;
    %jmp/1 T_463.3, 9;
T_463.2 ; End of true expr.
    %load/vec4 v0x6000041fd320_0;
    %jmp/0 T_463.3, 9;
 ; End of false expr.
    %blend;
T_463.3;
    %jmp/0 T_463.1, 8;
 ; End of false expr.
    %blend;
T_463.1;
    %store/vec4 v0x6000041fd320_0, 0, 1;
    %jmp T_463;
    .thread T_463;
    .scope S_0x7fcf32b1c010;
T_464 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041fdd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_464.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_464.1, 8;
T_464.0 ; End of true expr.
    %load/vec4 v0x6000041fde60_0;
    %flag_set/vec4 9;
    %jmp/0 T_464.2, 9;
    %load/vec4 v0x6000041fdc20_0;
    %jmp/1 T_464.3, 9;
T_464.2 ; End of true expr.
    %load/vec4 v0x6000041fddd0_0;
    %jmp/0 T_464.3, 9;
 ; End of false expr.
    %blend;
T_464.3;
    %jmp/0 T_464.1, 8;
 ; End of false expr.
    %blend;
T_464.1;
    %store/vec4 v0x6000041fddd0_0, 0, 1;
    %jmp T_464;
    .thread T_464;
    .scope S_0x7fcf32b1b8a0;
T_465 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041fe7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_465.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_465.1, 8;
T_465.0 ; End of true expr.
    %load/vec4 v0x6000041fe910_0;
    %flag_set/vec4 9;
    %jmp/0 T_465.2, 9;
    %load/vec4 v0x6000041fe6d0_0;
    %jmp/1 T_465.3, 9;
T_465.2 ; End of true expr.
    %load/vec4 v0x6000041fe880_0;
    %jmp/0 T_465.3, 9;
 ; End of false expr.
    %blend;
T_465.3;
    %jmp/0 T_465.1, 8;
 ; End of false expr.
    %blend;
T_465.1;
    %store/vec4 v0x6000041fe880_0, 0, 1;
    %jmp T_465;
    .thread T_465;
    .scope S_0x7fcf32b1b130;
T_466 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ff2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_466.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_466.1, 8;
T_466.0 ; End of true expr.
    %load/vec4 v0x6000041ff3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_466.2, 9;
    %load/vec4 v0x6000041ff180_0;
    %jmp/1 T_466.3, 9;
T_466.2 ; End of true expr.
    %load/vec4 v0x6000041ff330_0;
    %jmp/0 T_466.3, 9;
 ; End of false expr.
    %blend;
T_466.3;
    %jmp/0 T_466.1, 8;
 ; End of false expr.
    %blend;
T_466.1;
    %store/vec4 v0x6000041ff330_0, 0, 1;
    %jmp T_466;
    .thread T_466;
    .scope S_0x7fcf32b1a9c0;
T_467 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ffd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_467.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_467.1, 8;
T_467.0 ; End of true expr.
    %load/vec4 v0x6000041ffe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_467.2, 9;
    %load/vec4 v0x6000041ffc30_0;
    %jmp/1 T_467.3, 9;
T_467.2 ; End of true expr.
    %load/vec4 v0x6000041ffde0_0;
    %jmp/0 T_467.3, 9;
 ; End of false expr.
    %blend;
T_467.3;
    %jmp/0 T_467.1, 8;
 ; End of false expr.
    %blend;
T_467.1;
    %store/vec4 v0x6000041ffde0_0, 0, 1;
    %jmp T_467;
    .thread T_467;
    .scope S_0x7fcf32b1a250;
T_468 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f0870_0;
    %flag_set/vec4 8;
    %jmp/0 T_468.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_468.1, 8;
T_468.0 ; End of true expr.
    %load/vec4 v0x6000041f0990_0;
    %flag_set/vec4 9;
    %jmp/0 T_468.2, 9;
    %load/vec4 v0x6000041f0750_0;
    %jmp/1 T_468.3, 9;
T_468.2 ; End of true expr.
    %load/vec4 v0x6000041f0900_0;
    %jmp/0 T_468.3, 9;
 ; End of false expr.
    %blend;
T_468.3;
    %jmp/0 T_468.1, 8;
 ; End of false expr.
    %blend;
T_468.1;
    %store/vec4 v0x6000041f0900_0, 0, 1;
    %jmp T_468;
    .thread T_468;
    .scope S_0x7fcf32b19370;
T_469 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f1320_0;
    %flag_set/vec4 8;
    %jmp/0 T_469.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_469.1, 8;
T_469.0 ; End of true expr.
    %load/vec4 v0x6000041f1440_0;
    %flag_set/vec4 9;
    %jmp/0 T_469.2, 9;
    %load/vec4 v0x6000041f1200_0;
    %jmp/1 T_469.3, 9;
T_469.2 ; End of true expr.
    %load/vec4 v0x6000041f13b0_0;
    %jmp/0 T_469.3, 9;
 ; End of false expr.
    %blend;
T_469.3;
    %jmp/0 T_469.1, 8;
 ; End of false expr.
    %blend;
T_469.1;
    %store/vec4 v0x6000041f13b0_0, 0, 1;
    %jmp T_469;
    .thread T_469;
    .scope S_0x7fcf32b18c00;
T_470 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f1dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_470.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_470.1, 8;
T_470.0 ; End of true expr.
    %load/vec4 v0x6000041f1ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_470.2, 9;
    %load/vec4 v0x6000041f1cb0_0;
    %jmp/1 T_470.3, 9;
T_470.2 ; End of true expr.
    %load/vec4 v0x6000041f1e60_0;
    %jmp/0 T_470.3, 9;
 ; End of false expr.
    %blend;
T_470.3;
    %jmp/0 T_470.1, 8;
 ; End of false expr.
    %blend;
T_470.1;
    %store/vec4 v0x6000041f1e60_0, 0, 1;
    %jmp T_470;
    .thread T_470;
    .scope S_0x7fcf32b18490;
T_471 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f2880_0;
    %flag_set/vec4 8;
    %jmp/0 T_471.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_471.1, 8;
T_471.0 ; End of true expr.
    %load/vec4 v0x6000041f29a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_471.2, 9;
    %load/vec4 v0x6000041f2760_0;
    %jmp/1 T_471.3, 9;
T_471.2 ; End of true expr.
    %load/vec4 v0x6000041f2910_0;
    %jmp/0 T_471.3, 9;
 ; End of false expr.
    %blend;
T_471.3;
    %jmp/0 T_471.1, 8;
 ; End of false expr.
    %blend;
T_471.1;
    %store/vec4 v0x6000041f2910_0, 0, 1;
    %jmp T_471;
    .thread T_471;
    .scope S_0x7fcf32b17d20;
T_472 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f3330_0;
    %flag_set/vec4 8;
    %jmp/0 T_472.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_472.1, 8;
T_472.0 ; End of true expr.
    %load/vec4 v0x6000041f3450_0;
    %flag_set/vec4 9;
    %jmp/0 T_472.2, 9;
    %load/vec4 v0x6000041f3210_0;
    %jmp/1 T_472.3, 9;
T_472.2 ; End of true expr.
    %load/vec4 v0x6000041f33c0_0;
    %jmp/0 T_472.3, 9;
 ; End of false expr.
    %blend;
T_472.3;
    %jmp/0 T_472.1, 8;
 ; End of false expr.
    %blend;
T_472.1;
    %store/vec4 v0x6000041f33c0_0, 0, 1;
    %jmp T_472;
    .thread T_472;
    .scope S_0x7fcf32b16b10;
T_473 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f3de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_473.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_473.1, 8;
T_473.0 ; End of true expr.
    %load/vec4 v0x6000041f3f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_473.2, 9;
    %load/vec4 v0x6000041f3cc0_0;
    %jmp/1 T_473.3, 9;
T_473.2 ; End of true expr.
    %load/vec4 v0x6000041f3e70_0;
    %jmp/0 T_473.3, 9;
 ; End of false expr.
    %blend;
T_473.3;
    %jmp/0 T_473.1, 8;
 ; End of false expr.
    %blend;
T_473.1;
    %store/vec4 v0x6000041f3e70_0, 0, 1;
    %jmp T_473;
    .thread T_473;
    .scope S_0x7fcf32b163a0;
T_474 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f4900_0;
    %flag_set/vec4 8;
    %jmp/0 T_474.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_474.1, 8;
T_474.0 ; End of true expr.
    %load/vec4 v0x6000041f4a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_474.2, 9;
    %load/vec4 v0x6000041f47e0_0;
    %jmp/1 T_474.3, 9;
T_474.2 ; End of true expr.
    %load/vec4 v0x6000041f4990_0;
    %jmp/0 T_474.3, 9;
 ; End of false expr.
    %blend;
T_474.3;
    %jmp/0 T_474.1, 8;
 ; End of false expr.
    %blend;
T_474.1;
    %store/vec4 v0x6000041f4990_0, 0, 1;
    %jmp T_474;
    .thread T_474;
    .scope S_0x7fcf32b15c30;
T_475 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f53b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_475.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_475.1, 8;
T_475.0 ; End of true expr.
    %load/vec4 v0x6000041f54d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_475.2, 9;
    %load/vec4 v0x6000041f5290_0;
    %jmp/1 T_475.3, 9;
T_475.2 ; End of true expr.
    %load/vec4 v0x6000041f5440_0;
    %jmp/0 T_475.3, 9;
 ; End of false expr.
    %blend;
T_475.3;
    %jmp/0 T_475.1, 8;
 ; End of false expr.
    %blend;
T_475.1;
    %store/vec4 v0x6000041f5440_0, 0, 1;
    %jmp T_475;
    .thread T_475;
    .scope S_0x7fcf32b15190;
T_476 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f62e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_476.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_476.1, 8;
T_476.0 ; End of true expr.
    %load/vec4 v0x6000041f6400_0;
    %flag_set/vec4 9;
    %jmp/0 T_476.2, 9;
    %load/vec4 v0x6000041f61c0_0;
    %jmp/1 T_476.3, 9;
T_476.2 ; End of true expr.
    %load/vec4 v0x6000041f6370_0;
    %jmp/0 T_476.3, 9;
 ; End of false expr.
    %blend;
T_476.3;
    %jmp/0 T_476.1, 8;
 ; End of false expr.
    %blend;
T_476.1;
    %store/vec4 v0x6000041f6370_0, 0, 1;
    %jmp T_476;
    .thread T_476;
    .scope S_0x7fcf32b14a20;
T_477 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f6d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_477.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_477.1, 8;
T_477.0 ; End of true expr.
    %load/vec4 v0x6000041f6eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_477.2, 9;
    %load/vec4 v0x6000041f6c70_0;
    %jmp/1 T_477.3, 9;
T_477.2 ; End of true expr.
    %load/vec4 v0x6000041f6e20_0;
    %jmp/0 T_477.3, 9;
 ; End of false expr.
    %blend;
T_477.3;
    %jmp/0 T_477.1, 8;
 ; End of false expr.
    %blend;
T_477.1;
    %store/vec4 v0x6000041f6e20_0, 0, 1;
    %jmp T_477;
    .thread T_477;
    .scope S_0x7fcf32b142b0;
T_478 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041f7840_0;
    %flag_set/vec4 8;
    %jmp/0 T_478.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_478.1, 8;
T_478.0 ; End of true expr.
    %load/vec4 v0x6000041f7960_0;
    %flag_set/vec4 9;
    %jmp/0 T_478.2, 9;
    %load/vec4 v0x6000041f7720_0;
    %jmp/1 T_478.3, 9;
T_478.2 ; End of true expr.
    %load/vec4 v0x6000041f78d0_0;
    %jmp/0 T_478.3, 9;
 ; End of false expr.
    %blend;
T_478.3;
    %jmp/0 T_478.1, 8;
 ; End of false expr.
    %blend;
T_478.1;
    %store/vec4 v0x6000041f78d0_0, 0, 1;
    %jmp T_478;
    .thread T_478;
    .scope S_0x7fcf32b13b40;
T_479 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c8360_0;
    %flag_set/vec4 8;
    %jmp/0 T_479.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_479.1, 8;
T_479.0 ; End of true expr.
    %load/vec4 v0x6000041c8480_0;
    %flag_set/vec4 9;
    %jmp/0 T_479.2, 9;
    %load/vec4 v0x6000041c8240_0;
    %jmp/1 T_479.3, 9;
T_479.2 ; End of true expr.
    %load/vec4 v0x6000041c83f0_0;
    %jmp/0 T_479.3, 9;
 ; End of false expr.
    %blend;
T_479.3;
    %jmp/0 T_479.1, 8;
 ; End of false expr.
    %blend;
T_479.1;
    %store/vec4 v0x6000041c83f0_0, 0, 1;
    %jmp T_479;
    .thread T_479;
    .scope S_0x7fcf32b133d0;
T_480 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c8e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_480.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_480.1, 8;
T_480.0 ; End of true expr.
    %load/vec4 v0x6000041c8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_480.2, 9;
    %load/vec4 v0x6000041c8cf0_0;
    %jmp/1 T_480.3, 9;
T_480.2 ; End of true expr.
    %load/vec4 v0x6000041c8ea0_0;
    %jmp/0 T_480.3, 9;
 ; End of false expr.
    %blend;
T_480.3;
    %jmp/0 T_480.1, 8;
 ; End of false expr.
    %blend;
T_480.1;
    %store/vec4 v0x6000041c8ea0_0, 0, 1;
    %jmp T_480;
    .thread T_480;
    .scope S_0x7fcf32b12c60;
T_481 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c98c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_481.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_481.1, 8;
T_481.0 ; End of true expr.
    %load/vec4 v0x6000041c99e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_481.2, 9;
    %load/vec4 v0x6000041c97a0_0;
    %jmp/1 T_481.3, 9;
T_481.2 ; End of true expr.
    %load/vec4 v0x6000041c9950_0;
    %jmp/0 T_481.3, 9;
 ; End of false expr.
    %blend;
T_481.3;
    %jmp/0 T_481.1, 8;
 ; End of false expr.
    %blend;
T_481.1;
    %store/vec4 v0x6000041c9950_0, 0, 1;
    %jmp T_481;
    .thread T_481;
    .scope S_0x7fcf32b124f0;
T_482 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ca370_0;
    %flag_set/vec4 8;
    %jmp/0 T_482.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_482.1, 8;
T_482.0 ; End of true expr.
    %load/vec4 v0x6000041ca490_0;
    %flag_set/vec4 9;
    %jmp/0 T_482.2, 9;
    %load/vec4 v0x6000041ca250_0;
    %jmp/1 T_482.3, 9;
T_482.2 ; End of true expr.
    %load/vec4 v0x6000041ca400_0;
    %jmp/0 T_482.3, 9;
 ; End of false expr.
    %blend;
T_482.3;
    %jmp/0 T_482.1, 8;
 ; End of false expr.
    %blend;
T_482.1;
    %store/vec4 v0x6000041ca400_0, 0, 1;
    %jmp T_482;
    .thread T_482;
    .scope S_0x7fcf32b11d80;
T_483 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041cae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_483.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_483.1, 8;
T_483.0 ; End of true expr.
    %load/vec4 v0x6000041caf40_0;
    %flag_set/vec4 9;
    %jmp/0 T_483.2, 9;
    %load/vec4 v0x6000041cad00_0;
    %jmp/1 T_483.3, 9;
T_483.2 ; End of true expr.
    %load/vec4 v0x6000041caeb0_0;
    %jmp/0 T_483.3, 9;
 ; End of false expr.
    %blend;
T_483.3;
    %jmp/0 T_483.1, 8;
 ; End of false expr.
    %blend;
T_483.1;
    %store/vec4 v0x6000041caeb0_0, 0, 1;
    %jmp T_483;
    .thread T_483;
    .scope S_0x7fcf31f100d0;
T_484 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000000e8ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_484.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_484.1, 8;
T_484.0 ; End of true expr.
    %load/vec4 v0x6000000e8900_0;
    %flag_set/vec4 9;
    %jmp/0 T_484.2, 9;
    %load/vec4 v0x6000000e8bd0_0;
    %jmp/1 T_484.3, 9;
T_484.2 ; End of true expr.
    %load/vec4 v0x6000000e8b40_0;
    %jmp/0 T_484.3, 9;
 ; End of false expr.
    %blend;
T_484.3;
    %jmp/0 T_484.1, 8;
 ; End of false expr.
    %blend;
T_484.1;
    %store/vec4 v0x6000000e8b40_0, 0, 1;
    %jmp T_484;
    .thread T_484;
    .scope S_0x7fcf32a5a140;
T_485 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000411aeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_485.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_485.1, 8;
T_485.0 ; End of true expr.
    %load/vec4 v0x60000411afd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_485.2, 9;
    %load/vec4 v0x60000411ad90_0;
    %jmp/1 T_485.3, 9;
T_485.2 ; End of true expr.
    %load/vec4 v0x60000411af40_0;
    %jmp/0 T_485.3, 9;
 ; End of false expr.
    %blend;
T_485.3;
    %jmp/0 T_485.1, 8;
 ; End of false expr.
    %blend;
T_485.1;
    %store/vec4 v0x60000411af40_0, 0, 1;
    %jmp T_485;
    .thread T_485;
    .scope S_0x7fcf32a54910;
T_486 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000411b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_486.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_486.1, 8;
T_486.0 ; End of true expr.
    %load/vec4 v0x60000411ba80_0;
    %flag_set/vec4 9;
    %jmp/0 T_486.2, 9;
    %load/vec4 v0x60000411b840_0;
    %jmp/1 T_486.3, 9;
T_486.2 ; End of true expr.
    %load/vec4 v0x60000411b9f0_0;
    %jmp/0 T_486.3, 9;
 ; End of false expr.
    %blend;
T_486.3;
    %jmp/0 T_486.1, 8;
 ; End of false expr.
    %blend;
T_486.1;
    %store/vec4 v0x60000411b9f0_0, 0, 1;
    %jmp T_486;
    .thread T_486;
    .scope S_0x7fcf32a4f850;
T_487 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041cc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_487.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_487.1, 8;
T_487.0 ; End of true expr.
    %load/vec4 v0x6000041cc5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_487.2, 9;
    %load/vec4 v0x6000041cc360_0;
    %jmp/1 T_487.3, 9;
T_487.2 ; End of true expr.
    %load/vec4 v0x6000041cc510_0;
    %jmp/0 T_487.3, 9;
 ; End of false expr.
    %blend;
T_487.3;
    %jmp/0 T_487.1, 8;
 ; End of false expr.
    %blend;
T_487.1;
    %store/vec4 v0x6000041cc510_0, 0, 1;
    %jmp T_487;
    .thread T_487;
    .scope S_0x7fcf32a4bb70;
T_488 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ccf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_488.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_488.1, 8;
T_488.0 ; End of true expr.
    %load/vec4 v0x6000041cd050_0;
    %flag_set/vec4 9;
    %jmp/0 T_488.2, 9;
    %load/vec4 v0x6000041cce10_0;
    %jmp/1 T_488.3, 9;
T_488.2 ; End of true expr.
    %load/vec4 v0x6000041ccfc0_0;
    %jmp/0 T_488.3, 9;
 ; End of false expr.
    %blend;
T_488.3;
    %jmp/0 T_488.1, 8;
 ; End of false expr.
    %blend;
T_488.1;
    %store/vec4 v0x6000041ccfc0_0, 0, 1;
    %jmp T_488;
    .thread T_488;
    .scope S_0x7fcf32a4be50;
T_489 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041cd9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_489.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_489.1, 8;
T_489.0 ; End of true expr.
    %load/vec4 v0x6000041cdb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_489.2, 9;
    %load/vec4 v0x6000041cd8c0_0;
    %jmp/1 T_489.3, 9;
T_489.2 ; End of true expr.
    %load/vec4 v0x6000041cda70_0;
    %jmp/0 T_489.3, 9;
 ; End of false expr.
    %blend;
T_489.3;
    %jmp/0 T_489.1, 8;
 ; End of false expr.
    %blend;
T_489.1;
    %store/vec4 v0x6000041cda70_0, 0, 1;
    %jmp T_489;
    .thread T_489;
    .scope S_0x7fcf32a4c130;
T_490 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ce490_0;
    %flag_set/vec4 8;
    %jmp/0 T_490.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_490.1, 8;
T_490.0 ; End of true expr.
    %load/vec4 v0x6000041ce5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_490.2, 9;
    %load/vec4 v0x6000041ce370_0;
    %jmp/1 T_490.3, 9;
T_490.2 ; End of true expr.
    %load/vec4 v0x6000041ce520_0;
    %jmp/0 T_490.3, 9;
 ; End of false expr.
    %blend;
T_490.3;
    %jmp/0 T_490.1, 8;
 ; End of false expr.
    %blend;
T_490.1;
    %store/vec4 v0x6000041ce520_0, 0, 1;
    %jmp T_490;
    .thread T_490;
    .scope S_0x7fcf32a4c410;
T_491 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041cef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_491.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_491.1, 8;
T_491.0 ; End of true expr.
    %load/vec4 v0x6000041cf060_0;
    %flag_set/vec4 9;
    %jmp/0 T_491.2, 9;
    %load/vec4 v0x6000041cee20_0;
    %jmp/1 T_491.3, 9;
T_491.2 ; End of true expr.
    %load/vec4 v0x6000041cefd0_0;
    %jmp/0 T_491.3, 9;
 ; End of false expr.
    %blend;
T_491.3;
    %jmp/0 T_491.1, 8;
 ; End of false expr.
    %blend;
T_491.1;
    %store/vec4 v0x6000041cefd0_0, 0, 1;
    %jmp T_491;
    .thread T_491;
    .scope S_0x7fcf32a4cc60;
T_492 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041cfe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_492.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_492.1, 8;
T_492.0 ; End of true expr.
    %load/vec4 v0x6000041c0000_0;
    %flag_set/vec4 9;
    %jmp/0 T_492.2, 9;
    %load/vec4 v0x6000041cfd50_0;
    %jmp/1 T_492.3, 9;
T_492.2 ; End of true expr.
    %load/vec4 v0x6000041cff00_0;
    %jmp/0 T_492.3, 9;
 ; End of false expr.
    %blend;
T_492.3;
    %jmp/0 T_492.1, 8;
 ; End of false expr.
    %blend;
T_492.1;
    %store/vec4 v0x6000041cff00_0, 0, 1;
    %jmp T_492;
    .thread T_492;
    .scope S_0x7fcf32a4cf40;
T_493 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c0990_0;
    %flag_set/vec4 8;
    %jmp/0 T_493.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_493.1, 8;
T_493.0 ; End of true expr.
    %load/vec4 v0x6000041c0ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_493.2, 9;
    %load/vec4 v0x6000041c0870_0;
    %jmp/1 T_493.3, 9;
T_493.2 ; End of true expr.
    %load/vec4 v0x6000041c0a20_0;
    %jmp/0 T_493.3, 9;
 ; End of false expr.
    %blend;
T_493.3;
    %jmp/0 T_493.1, 8;
 ; End of false expr.
    %blend;
T_493.1;
    %store/vec4 v0x6000041c0a20_0, 0, 1;
    %jmp T_493;
    .thread T_493;
    .scope S_0x7fcf32a4d220;
T_494 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c1440_0;
    %flag_set/vec4 8;
    %jmp/0 T_494.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_494.1, 8;
T_494.0 ; End of true expr.
    %load/vec4 v0x6000041c1560_0;
    %flag_set/vec4 9;
    %jmp/0 T_494.2, 9;
    %load/vec4 v0x6000041c1320_0;
    %jmp/1 T_494.3, 9;
T_494.2 ; End of true expr.
    %load/vec4 v0x6000041c14d0_0;
    %jmp/0 T_494.3, 9;
 ; End of false expr.
    %blend;
T_494.3;
    %jmp/0 T_494.1, 8;
 ; End of false expr.
    %blend;
T_494.1;
    %store/vec4 v0x6000041c14d0_0, 0, 1;
    %jmp T_494;
    .thread T_494;
    .scope S_0x7fcf32a0c8e0;
T_495 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c1ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_495.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_495.1, 8;
T_495.0 ; End of true expr.
    %load/vec4 v0x6000041c2010_0;
    %flag_set/vec4 9;
    %jmp/0 T_495.2, 9;
    %load/vec4 v0x6000041c1dd0_0;
    %jmp/1 T_495.3, 9;
T_495.2 ; End of true expr.
    %load/vec4 v0x6000041c1f80_0;
    %jmp/0 T_495.3, 9;
 ; End of false expr.
    %blend;
T_495.3;
    %jmp/0 T_495.1, 8;
 ; End of false expr.
    %blend;
T_495.1;
    %store/vec4 v0x6000041c1f80_0, 0, 1;
    %jmp T_495;
    .thread T_495;
    .scope S_0x7fcf32aa1bb0;
T_496 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c29a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_496.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_496.1, 8;
T_496.0 ; End of true expr.
    %load/vec4 v0x6000041c2ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_496.2, 9;
    %load/vec4 v0x6000041c2880_0;
    %jmp/1 T_496.3, 9;
T_496.2 ; End of true expr.
    %load/vec4 v0x6000041c2a30_0;
    %jmp/0 T_496.3, 9;
 ; End of false expr.
    %blend;
T_496.3;
    %jmp/0 T_496.1, 8;
 ; End of false expr.
    %blend;
T_496.1;
    %store/vec4 v0x6000041c2a30_0, 0, 1;
    %jmp T_496;
    .thread T_496;
    .scope S_0x7fcf32aa1e90;
T_497 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c3450_0;
    %flag_set/vec4 8;
    %jmp/0 T_497.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_497.1, 8;
T_497.0 ; End of true expr.
    %load/vec4 v0x6000041c3570_0;
    %flag_set/vec4 9;
    %jmp/0 T_497.2, 9;
    %load/vec4 v0x6000041c3330_0;
    %jmp/1 T_497.3, 9;
T_497.2 ; End of true expr.
    %load/vec4 v0x6000041c34e0_0;
    %jmp/0 T_497.3, 9;
 ; End of false expr.
    %blend;
T_497.3;
    %jmp/0 T_497.1, 8;
 ; End of false expr.
    %blend;
T_497.1;
    %store/vec4 v0x6000041c34e0_0, 0, 1;
    %jmp T_497;
    .thread T_497;
    .scope S_0x7fcf32aa2170;
T_498 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c3f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_498.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_498.1, 8;
T_498.0 ; End of true expr.
    %load/vec4 v0x6000041c4090_0;
    %flag_set/vec4 9;
    %jmp/0 T_498.2, 9;
    %load/vec4 v0x6000041c3de0_0;
    %jmp/1 T_498.3, 9;
T_498.2 ; End of true expr.
    %load/vec4 v0x6000041c4000_0;
    %jmp/0 T_498.3, 9;
 ; End of false expr.
    %blend;
T_498.3;
    %jmp/0 T_498.1, 8;
 ; End of false expr.
    %blend;
T_498.1;
    %store/vec4 v0x6000041c4000_0, 0, 1;
    %jmp T_498;
    .thread T_498;
    .scope S_0x7fcf32aa2450;
T_499 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c4a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_499.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_499.1, 8;
T_499.0 ; End of true expr.
    %load/vec4 v0x6000041c4b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_499.2, 9;
    %load/vec4 v0x6000041c4900_0;
    %jmp/1 T_499.3, 9;
T_499.2 ; End of true expr.
    %load/vec4 v0x6000041c4ab0_0;
    %jmp/0 T_499.3, 9;
 ; End of false expr.
    %blend;
T_499.3;
    %jmp/0 T_499.1, 8;
 ; End of false expr.
    %blend;
T_499.1;
    %store/vec4 v0x6000041c4ab0_0, 0, 1;
    %jmp T_499;
    .thread T_499;
    .scope S_0x7fcf32aa2730;
T_500 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c54d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_500.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_500.1, 8;
T_500.0 ; End of true expr.
    %load/vec4 v0x6000041c55f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_500.2, 9;
    %load/vec4 v0x6000041c53b0_0;
    %jmp/1 T_500.3, 9;
T_500.2 ; End of true expr.
    %load/vec4 v0x6000041c5560_0;
    %jmp/0 T_500.3, 9;
 ; End of false expr.
    %blend;
T_500.3;
    %jmp/0 T_500.1, 8;
 ; End of false expr.
    %blend;
T_500.1;
    %store/vec4 v0x6000041c5560_0, 0, 1;
    %jmp T_500;
    .thread T_500;
    .scope S_0x7fcf32aa2c10;
T_501 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c5f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_501.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_501.1, 8;
T_501.0 ; End of true expr.
    %load/vec4 v0x6000041c60a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_501.2, 9;
    %load/vec4 v0x6000041c5e60_0;
    %jmp/1 T_501.3, 9;
T_501.2 ; End of true expr.
    %load/vec4 v0x6000041c6010_0;
    %jmp/0 T_501.3, 9;
 ; End of false expr.
    %blend;
T_501.3;
    %jmp/0 T_501.1, 8;
 ; End of false expr.
    %blend;
T_501.1;
    %store/vec4 v0x6000041c6010_0, 0, 1;
    %jmp T_501;
    .thread T_501;
    .scope S_0x7fcf32aa2ef0;
T_502 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c6a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_502.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_502.1, 8;
T_502.0 ; End of true expr.
    %load/vec4 v0x6000041c6b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_502.2, 9;
    %load/vec4 v0x6000041c6910_0;
    %jmp/1 T_502.3, 9;
T_502.2 ; End of true expr.
    %load/vec4 v0x6000041c6ac0_0;
    %jmp/0 T_502.3, 9;
 ; End of false expr.
    %blend;
T_502.3;
    %jmp/0 T_502.1, 8;
 ; End of false expr.
    %blend;
T_502.1;
    %store/vec4 v0x6000041c6ac0_0, 0, 1;
    %jmp T_502;
    .thread T_502;
    .scope S_0x7fcf32aa31d0;
T_503 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041c74e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_503.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_503.1, 8;
T_503.0 ; End of true expr.
    %load/vec4 v0x6000041c7600_0;
    %flag_set/vec4 9;
    %jmp/0 T_503.2, 9;
    %load/vec4 v0x6000041c73c0_0;
    %jmp/1 T_503.3, 9;
T_503.2 ; End of true expr.
    %load/vec4 v0x6000041c7570_0;
    %jmp/0 T_503.3, 9;
 ; End of false expr.
    %blend;
T_503.3;
    %jmp/0 T_503.1, 8;
 ; End of false expr.
    %blend;
T_503.1;
    %store/vec4 v0x6000041c7570_0, 0, 1;
    %jmp T_503;
    .thread T_503;
    .scope S_0x7fcf32aa34b0;
T_504 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_504.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_504.1, 8;
T_504.0 ; End of true expr.
    %load/vec4 v0x6000041d8120_0;
    %flag_set/vec4 9;
    %jmp/0 T_504.2, 9;
    %load/vec4 v0x6000041c7e70_0;
    %jmp/1 T_504.3, 9;
T_504.2 ; End of true expr.
    %load/vec4 v0x6000041d8090_0;
    %jmp/0 T_504.3, 9;
 ; End of false expr.
    %blend;
T_504.3;
    %jmp/0 T_504.1, 8;
 ; End of false expr.
    %blend;
T_504.1;
    %store/vec4 v0x6000041d8090_0, 0, 1;
    %jmp T_504;
    .thread T_504;
    .scope S_0x7fcf32aa3790;
T_505 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d8ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_505.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_505.1, 8;
T_505.0 ; End of true expr.
    %load/vec4 v0x6000041d8bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_505.2, 9;
    %load/vec4 v0x6000041d8990_0;
    %jmp/1 T_505.3, 9;
T_505.2 ; End of true expr.
    %load/vec4 v0x6000041d8b40_0;
    %jmp/0 T_505.3, 9;
 ; End of false expr.
    %blend;
T_505.3;
    %jmp/0 T_505.1, 8;
 ; End of false expr.
    %blend;
T_505.1;
    %store/vec4 v0x6000041d8b40_0, 0, 1;
    %jmp T_505;
    .thread T_505;
    .scope S_0x7fcf32aa3a70;
T_506 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d9560_0;
    %flag_set/vec4 8;
    %jmp/0 T_506.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_506.1, 8;
T_506.0 ; End of true expr.
    %load/vec4 v0x6000041d9680_0;
    %flag_set/vec4 9;
    %jmp/0 T_506.2, 9;
    %load/vec4 v0x6000041d9440_0;
    %jmp/1 T_506.3, 9;
T_506.2 ; End of true expr.
    %load/vec4 v0x6000041d95f0_0;
    %jmp/0 T_506.3, 9;
 ; End of false expr.
    %blend;
T_506.3;
    %jmp/0 T_506.1, 8;
 ; End of false expr.
    %blend;
T_506.1;
    %store/vec4 v0x6000041d95f0_0, 0, 1;
    %jmp T_506;
    .thread T_506;
    .scope S_0x7fcf32aa3d50;
T_507 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041da010_0;
    %flag_set/vec4 8;
    %jmp/0 T_507.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_507.1, 8;
T_507.0 ; End of true expr.
    %load/vec4 v0x6000041da130_0;
    %flag_set/vec4 9;
    %jmp/0 T_507.2, 9;
    %load/vec4 v0x6000041d9ef0_0;
    %jmp/1 T_507.3, 9;
T_507.2 ; End of true expr.
    %load/vec4 v0x6000041da0a0_0;
    %jmp/0 T_507.3, 9;
 ; End of false expr.
    %blend;
T_507.3;
    %jmp/0 T_507.1, 8;
 ; End of false expr.
    %blend;
T_507.1;
    %store/vec4 v0x6000041da0a0_0, 0, 1;
    %jmp T_507;
    .thread T_507;
    .scope S_0x7fcf32aa4430;
T_508 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041daf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_508.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_508.1, 8;
T_508.0 ; End of true expr.
    %load/vec4 v0x6000041db060_0;
    %flag_set/vec4 9;
    %jmp/0 T_508.2, 9;
    %load/vec4 v0x6000041dae20_0;
    %jmp/1 T_508.3, 9;
T_508.2 ; End of true expr.
    %load/vec4 v0x6000041dafd0_0;
    %jmp/0 T_508.3, 9;
 ; End of false expr.
    %blend;
T_508.3;
    %jmp/0 T_508.1, 8;
 ; End of false expr.
    %blend;
T_508.1;
    %store/vec4 v0x6000041dafd0_0, 0, 1;
    %jmp T_508;
    .thread T_508;
    .scope S_0x7fcf32aa4710;
T_509 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041db9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_509.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_509.1, 8;
T_509.0 ; End of true expr.
    %load/vec4 v0x6000041dbb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_509.2, 9;
    %load/vec4 v0x6000041db8d0_0;
    %jmp/1 T_509.3, 9;
T_509.2 ; End of true expr.
    %load/vec4 v0x6000041dba80_0;
    %jmp/0 T_509.3, 9;
 ; End of false expr.
    %blend;
T_509.3;
    %jmp/0 T_509.1, 8;
 ; End of false expr.
    %blend;
T_509.1;
    %store/vec4 v0x6000041dba80_0, 0, 1;
    %jmp T_509;
    .thread T_509;
    .scope S_0x7fcf32aa49f0;
T_510 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041dc510_0;
    %flag_set/vec4 8;
    %jmp/0 T_510.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_510.1, 8;
T_510.0 ; End of true expr.
    %load/vec4 v0x6000041dc630_0;
    %flag_set/vec4 9;
    %jmp/0 T_510.2, 9;
    %load/vec4 v0x6000041dc3f0_0;
    %jmp/1 T_510.3, 9;
T_510.2 ; End of true expr.
    %load/vec4 v0x6000041dc5a0_0;
    %jmp/0 T_510.3, 9;
 ; End of false expr.
    %blend;
T_510.3;
    %jmp/0 T_510.1, 8;
 ; End of false expr.
    %blend;
T_510.1;
    %store/vec4 v0x6000041dc5a0_0, 0, 1;
    %jmp T_510;
    .thread T_510;
    .scope S_0x7fcf32aa4cd0;
T_511 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041dcfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_511.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_511.1, 8;
T_511.0 ; End of true expr.
    %load/vec4 v0x6000041dd0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_511.2, 9;
    %load/vec4 v0x6000041dcea0_0;
    %jmp/1 T_511.3, 9;
T_511.2 ; End of true expr.
    %load/vec4 v0x6000041dd050_0;
    %jmp/0 T_511.3, 9;
 ; End of false expr.
    %blend;
T_511.3;
    %jmp/0 T_511.1, 8;
 ; End of false expr.
    %blend;
T_511.1;
    %store/vec4 v0x6000041dd050_0, 0, 1;
    %jmp T_511;
    .thread T_511;
    .scope S_0x7fcf32aa4fb0;
T_512 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041dda70_0;
    %flag_set/vec4 8;
    %jmp/0 T_512.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_512.1, 8;
T_512.0 ; End of true expr.
    %load/vec4 v0x6000041ddb90_0;
    %flag_set/vec4 9;
    %jmp/0 T_512.2, 9;
    %load/vec4 v0x6000041dd950_0;
    %jmp/1 T_512.3, 9;
T_512.2 ; End of true expr.
    %load/vec4 v0x6000041ddb00_0;
    %jmp/0 T_512.3, 9;
 ; End of false expr.
    %blend;
T_512.3;
    %jmp/0 T_512.1, 8;
 ; End of false expr.
    %blend;
T_512.1;
    %store/vec4 v0x6000041ddb00_0, 0, 1;
    %jmp T_512;
    .thread T_512;
    .scope S_0x7fcf32aa5290;
T_513 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041de520_0;
    %flag_set/vec4 8;
    %jmp/0 T_513.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_513.1, 8;
T_513.0 ; End of true expr.
    %load/vec4 v0x6000041de640_0;
    %flag_set/vec4 9;
    %jmp/0 T_513.2, 9;
    %load/vec4 v0x6000041de400_0;
    %jmp/1 T_513.3, 9;
T_513.2 ; End of true expr.
    %load/vec4 v0x6000041de5b0_0;
    %jmp/0 T_513.3, 9;
 ; End of false expr.
    %blend;
T_513.3;
    %jmp/0 T_513.1, 8;
 ; End of false expr.
    %blend;
T_513.1;
    %store/vec4 v0x6000041de5b0_0, 0, 1;
    %jmp T_513;
    .thread T_513;
    .scope S_0x7fcf32aa5570;
T_514 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041defd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_514.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_514.1, 8;
T_514.0 ; End of true expr.
    %load/vec4 v0x6000041df0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_514.2, 9;
    %load/vec4 v0x6000041deeb0_0;
    %jmp/1 T_514.3, 9;
T_514.2 ; End of true expr.
    %load/vec4 v0x6000041df060_0;
    %jmp/0 T_514.3, 9;
 ; End of false expr.
    %blend;
T_514.3;
    %jmp/0 T_514.1, 8;
 ; End of false expr.
    %blend;
T_514.1;
    %store/vec4 v0x6000041df060_0, 0, 1;
    %jmp T_514;
    .thread T_514;
    .scope S_0x7fcf32aa5850;
T_515 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041dfa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_515.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_515.1, 8;
T_515.0 ; End of true expr.
    %load/vec4 v0x6000041dfba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_515.2, 9;
    %load/vec4 v0x6000041df960_0;
    %jmp/1 T_515.3, 9;
T_515.2 ; End of true expr.
    %load/vec4 v0x6000041dfb10_0;
    %jmp/0 T_515.3, 9;
 ; End of false expr.
    %blend;
T_515.3;
    %jmp/0 T_515.1, 8;
 ; End of false expr.
    %blend;
T_515.1;
    %store/vec4 v0x6000041dfb10_0, 0, 1;
    %jmp T_515;
    .thread T_515;
    .scope S_0x7fcf32aa5b30;
T_516 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d05a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_516.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_516.1, 8;
T_516.0 ; End of true expr.
    %load/vec4 v0x6000041d06c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_516.2, 9;
    %load/vec4 v0x6000041d0480_0;
    %jmp/1 T_516.3, 9;
T_516.2 ; End of true expr.
    %load/vec4 v0x6000041d0630_0;
    %jmp/0 T_516.3, 9;
 ; End of false expr.
    %blend;
T_516.3;
    %jmp/0 T_516.1, 8;
 ; End of false expr.
    %blend;
T_516.1;
    %store/vec4 v0x6000041d0630_0, 0, 1;
    %jmp T_516;
    .thread T_516;
    .scope S_0x7fcf32aa6010;
T_517 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d1050_0;
    %flag_set/vec4 8;
    %jmp/0 T_517.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_517.1, 8;
T_517.0 ; End of true expr.
    %load/vec4 v0x6000041d1170_0;
    %flag_set/vec4 9;
    %jmp/0 T_517.2, 9;
    %load/vec4 v0x6000041d0f30_0;
    %jmp/1 T_517.3, 9;
T_517.2 ; End of true expr.
    %load/vec4 v0x6000041d10e0_0;
    %jmp/0 T_517.3, 9;
 ; End of false expr.
    %blend;
T_517.3;
    %jmp/0 T_517.1, 8;
 ; End of false expr.
    %blend;
T_517.1;
    %store/vec4 v0x6000041d10e0_0, 0, 1;
    %jmp T_517;
    .thread T_517;
    .scope S_0x7fcf32aa62f0;
T_518 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d1b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_518.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_518.1, 8;
T_518.0 ; End of true expr.
    %load/vec4 v0x6000041d1c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_518.2, 9;
    %load/vec4 v0x6000041d19e0_0;
    %jmp/1 T_518.3, 9;
T_518.2 ; End of true expr.
    %load/vec4 v0x6000041d1b90_0;
    %jmp/0 T_518.3, 9;
 ; End of false expr.
    %blend;
T_518.3;
    %jmp/0 T_518.1, 8;
 ; End of false expr.
    %blend;
T_518.1;
    %store/vec4 v0x6000041d1b90_0, 0, 1;
    %jmp T_518;
    .thread T_518;
    .scope S_0x7fcf32aa65d0;
T_519 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_519.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_519.1, 8;
T_519.0 ; End of true expr.
    %load/vec4 v0x6000041d26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_519.2, 9;
    %load/vec4 v0x6000041d2490_0;
    %jmp/1 T_519.3, 9;
T_519.2 ; End of true expr.
    %load/vec4 v0x6000041d2640_0;
    %jmp/0 T_519.3, 9;
 ; End of false expr.
    %blend;
T_519.3;
    %jmp/0 T_519.1, 8;
 ; End of false expr.
    %blend;
T_519.1;
    %store/vec4 v0x6000041d2640_0, 0, 1;
    %jmp T_519;
    .thread T_519;
    .scope S_0x7fcf32aa68b0;
T_520 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d3060_0;
    %flag_set/vec4 8;
    %jmp/0 T_520.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_520.1, 8;
T_520.0 ; End of true expr.
    %load/vec4 v0x6000041d3180_0;
    %flag_set/vec4 9;
    %jmp/0 T_520.2, 9;
    %load/vec4 v0x6000041d2f40_0;
    %jmp/1 T_520.3, 9;
T_520.2 ; End of true expr.
    %load/vec4 v0x6000041d30f0_0;
    %jmp/0 T_520.3, 9;
 ; End of false expr.
    %blend;
T_520.3;
    %jmp/0 T_520.1, 8;
 ; End of false expr.
    %blend;
T_520.1;
    %store/vec4 v0x6000041d30f0_0, 0, 1;
    %jmp T_520;
    .thread T_520;
    .scope S_0x7fcf32aa6b90;
T_521 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d3b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_521.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_521.1, 8;
T_521.0 ; End of true expr.
    %load/vec4 v0x6000041d3c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_521.2, 9;
    %load/vec4 v0x6000041d39f0_0;
    %jmp/1 T_521.3, 9;
T_521.2 ; End of true expr.
    %load/vec4 v0x6000041d3ba0_0;
    %jmp/0 T_521.3, 9;
 ; End of false expr.
    %blend;
T_521.3;
    %jmp/0 T_521.1, 8;
 ; End of false expr.
    %blend;
T_521.1;
    %store/vec4 v0x6000041d3ba0_0, 0, 1;
    %jmp T_521;
    .thread T_521;
    .scope S_0x7fcf32aa6e70;
T_522 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d4630_0;
    %flag_set/vec4 8;
    %jmp/0 T_522.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_522.1, 8;
T_522.0 ; End of true expr.
    %load/vec4 v0x6000041d4750_0;
    %flag_set/vec4 9;
    %jmp/0 T_522.2, 9;
    %load/vec4 v0x6000041d4510_0;
    %jmp/1 T_522.3, 9;
T_522.2 ; End of true expr.
    %load/vec4 v0x6000041d46c0_0;
    %jmp/0 T_522.3, 9;
 ; End of false expr.
    %blend;
T_522.3;
    %jmp/0 T_522.1, 8;
 ; End of false expr.
    %blend;
T_522.1;
    %store/vec4 v0x6000041d46c0_0, 0, 1;
    %jmp T_522;
    .thread T_522;
    .scope S_0x7fcf32aa7150;
T_523 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d50e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_523.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_523.1, 8;
T_523.0 ; End of true expr.
    %load/vec4 v0x6000041d5200_0;
    %flag_set/vec4 9;
    %jmp/0 T_523.2, 9;
    %load/vec4 v0x6000041d4fc0_0;
    %jmp/1 T_523.3, 9;
T_523.2 ; End of true expr.
    %load/vec4 v0x6000041d5170_0;
    %jmp/0 T_523.3, 9;
 ; End of false expr.
    %blend;
T_523.3;
    %jmp/0 T_523.1, 8;
 ; End of false expr.
    %blend;
T_523.1;
    %store/vec4 v0x6000041d5170_0, 0, 1;
    %jmp T_523;
    .thread T_523;
    .scope S_0x7fcf32aa7830;
T_524 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d6010_0;
    %flag_set/vec4 8;
    %jmp/0 T_524.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_524.1, 8;
T_524.0 ; End of true expr.
    %load/vec4 v0x6000041d6130_0;
    %flag_set/vec4 9;
    %jmp/0 T_524.2, 9;
    %load/vec4 v0x6000041d5ef0_0;
    %jmp/1 T_524.3, 9;
T_524.2 ; End of true expr.
    %load/vec4 v0x6000041d60a0_0;
    %jmp/0 T_524.3, 9;
 ; End of false expr.
    %blend;
T_524.3;
    %jmp/0 T_524.1, 8;
 ; End of false expr.
    %blend;
T_524.1;
    %store/vec4 v0x6000041d60a0_0, 0, 1;
    %jmp T_524;
    .thread T_524;
    .scope S_0x7fcf32aa7b10;
T_525 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d6ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_525.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_525.1, 8;
T_525.0 ; End of true expr.
    %load/vec4 v0x6000041d6be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_525.2, 9;
    %load/vec4 v0x6000041d69a0_0;
    %jmp/1 T_525.3, 9;
T_525.2 ; End of true expr.
    %load/vec4 v0x6000041d6b50_0;
    %jmp/0 T_525.3, 9;
 ; End of false expr.
    %blend;
T_525.3;
    %jmp/0 T_525.1, 8;
 ; End of false expr.
    %blend;
T_525.1;
    %store/vec4 v0x6000041d6b50_0, 0, 1;
    %jmp T_525;
    .thread T_525;
    .scope S_0x7fcf32aa7df0;
T_526 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041d7570_0;
    %flag_set/vec4 8;
    %jmp/0 T_526.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_526.1, 8;
T_526.0 ; End of true expr.
    %load/vec4 v0x6000041d7690_0;
    %flag_set/vec4 9;
    %jmp/0 T_526.2, 9;
    %load/vec4 v0x6000041d7450_0;
    %jmp/1 T_526.3, 9;
T_526.2 ; End of true expr.
    %load/vec4 v0x6000041d7600_0;
    %jmp/0 T_526.3, 9;
 ; End of false expr.
    %blend;
T_526.3;
    %jmp/0 T_526.1, 8;
 ; End of false expr.
    %blend;
T_526.1;
    %store/vec4 v0x6000041d7600_0, 0, 1;
    %jmp T_526;
    .thread T_526;
    .scope S_0x7fcf32aa80d0;
T_527 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a8090_0;
    %flag_set/vec4 8;
    %jmp/0 T_527.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_527.1, 8;
T_527.0 ; End of true expr.
    %load/vec4 v0x6000041a81b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_527.2, 9;
    %load/vec4 v0x6000041d7f00_0;
    %jmp/1 T_527.3, 9;
T_527.2 ; End of true expr.
    %load/vec4 v0x6000041a8120_0;
    %jmp/0 T_527.3, 9;
 ; End of false expr.
    %blend;
T_527.3;
    %jmp/0 T_527.1, 8;
 ; End of false expr.
    %blend;
T_527.1;
    %store/vec4 v0x6000041a8120_0, 0, 1;
    %jmp T_527;
    .thread T_527;
    .scope S_0x7fcf32aa83b0;
T_528 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a8b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_528.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_528.1, 8;
T_528.0 ; End of true expr.
    %load/vec4 v0x6000041a8c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_528.2, 9;
    %load/vec4 v0x6000041a8a20_0;
    %jmp/1 T_528.3, 9;
T_528.2 ; End of true expr.
    %load/vec4 v0x6000041a8bd0_0;
    %jmp/0 T_528.3, 9;
 ; End of false expr.
    %blend;
T_528.3;
    %jmp/0 T_528.1, 8;
 ; End of false expr.
    %blend;
T_528.1;
    %store/vec4 v0x6000041a8bd0_0, 0, 1;
    %jmp T_528;
    .thread T_528;
    .scope S_0x7fcf32aa8690;
T_529 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a95f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_529.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_529.1, 8;
T_529.0 ; End of true expr.
    %load/vec4 v0x6000041a9710_0;
    %flag_set/vec4 9;
    %jmp/0 T_529.2, 9;
    %load/vec4 v0x6000041a94d0_0;
    %jmp/1 T_529.3, 9;
T_529.2 ; End of true expr.
    %load/vec4 v0x6000041a9680_0;
    %jmp/0 T_529.3, 9;
 ; End of false expr.
    %blend;
T_529.3;
    %jmp/0 T_529.1, 8;
 ; End of false expr.
    %blend;
T_529.1;
    %store/vec4 v0x6000041a9680_0, 0, 1;
    %jmp T_529;
    .thread T_529;
    .scope S_0x7fcf32aa8970;
T_530 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041aa0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_530.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_530.1, 8;
T_530.0 ; End of true expr.
    %load/vec4 v0x6000041aa1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_530.2, 9;
    %load/vec4 v0x6000041a9f80_0;
    %jmp/1 T_530.3, 9;
T_530.2 ; End of true expr.
    %load/vec4 v0x6000041aa130_0;
    %jmp/0 T_530.3, 9;
 ; End of false expr.
    %blend;
T_530.3;
    %jmp/0 T_530.1, 8;
 ; End of false expr.
    %blend;
T_530.1;
    %store/vec4 v0x6000041aa130_0, 0, 1;
    %jmp T_530;
    .thread T_530;
    .scope S_0x7fcf32aa8c50;
T_531 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041aab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_531.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_531.1, 8;
T_531.0 ; End of true expr.
    %load/vec4 v0x6000041aac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_531.2, 9;
    %load/vec4 v0x6000041aaa30_0;
    %jmp/1 T_531.3, 9;
T_531.2 ; End of true expr.
    %load/vec4 v0x6000041aabe0_0;
    %jmp/0 T_531.3, 9;
 ; End of false expr.
    %blend;
T_531.3;
    %jmp/0 T_531.1, 8;
 ; End of false expr.
    %blend;
T_531.1;
    %store/vec4 v0x6000041aabe0_0, 0, 1;
    %jmp T_531;
    .thread T_531;
    .scope S_0x7fcf32aa8f30;
T_532 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ab600_0;
    %flag_set/vec4 8;
    %jmp/0 T_532.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_532.1, 8;
T_532.0 ; End of true expr.
    %load/vec4 v0x6000041ab720_0;
    %flag_set/vec4 9;
    %jmp/0 T_532.2, 9;
    %load/vec4 v0x6000041ab4e0_0;
    %jmp/1 T_532.3, 9;
T_532.2 ; End of true expr.
    %load/vec4 v0x6000041ab690_0;
    %jmp/0 T_532.3, 9;
 ; End of false expr.
    %blend;
T_532.3;
    %jmp/0 T_532.1, 8;
 ; End of false expr.
    %blend;
T_532.1;
    %store/vec4 v0x6000041ab690_0, 0, 1;
    %jmp T_532;
    .thread T_532;
    .scope S_0x7fcf32aa9410;
T_533 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ac120_0;
    %flag_set/vec4 8;
    %jmp/0 T_533.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_533.1, 8;
T_533.0 ; End of true expr.
    %load/vec4 v0x6000041ac240_0;
    %flag_set/vec4 9;
    %jmp/0 T_533.2, 9;
    %load/vec4 v0x6000041ac000_0;
    %jmp/1 T_533.3, 9;
T_533.2 ; End of true expr.
    %load/vec4 v0x6000041ac1b0_0;
    %jmp/0 T_533.3, 9;
 ; End of false expr.
    %blend;
T_533.3;
    %jmp/0 T_533.1, 8;
 ; End of false expr.
    %blend;
T_533.1;
    %store/vec4 v0x6000041ac1b0_0, 0, 1;
    %jmp T_533;
    .thread T_533;
    .scope S_0x7fcf32aa96f0;
T_534 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041acbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_534.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_534.1, 8;
T_534.0 ; End of true expr.
    %load/vec4 v0x6000041accf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_534.2, 9;
    %load/vec4 v0x6000041acab0_0;
    %jmp/1 T_534.3, 9;
T_534.2 ; End of true expr.
    %load/vec4 v0x6000041acc60_0;
    %jmp/0 T_534.3, 9;
 ; End of false expr.
    %blend;
T_534.3;
    %jmp/0 T_534.1, 8;
 ; End of false expr.
    %blend;
T_534.1;
    %store/vec4 v0x6000041acc60_0, 0, 1;
    %jmp T_534;
    .thread T_534;
    .scope S_0x7fcf32aa99d0;
T_535 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ad680_0;
    %flag_set/vec4 8;
    %jmp/0 T_535.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_535.1, 8;
T_535.0 ; End of true expr.
    %load/vec4 v0x6000041ad7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_535.2, 9;
    %load/vec4 v0x6000041ad560_0;
    %jmp/1 T_535.3, 9;
T_535.2 ; End of true expr.
    %load/vec4 v0x6000041ad710_0;
    %jmp/0 T_535.3, 9;
 ; End of false expr.
    %blend;
T_535.3;
    %jmp/0 T_535.1, 8;
 ; End of false expr.
    %blend;
T_535.1;
    %store/vec4 v0x6000041ad710_0, 0, 1;
    %jmp T_535;
    .thread T_535;
    .scope S_0x7fcf32aa9cb0;
T_536 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041ae130_0;
    %flag_set/vec4 8;
    %jmp/0 T_536.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_536.1, 8;
T_536.0 ; End of true expr.
    %load/vec4 v0x6000041ae250_0;
    %flag_set/vec4 9;
    %jmp/0 T_536.2, 9;
    %load/vec4 v0x6000041ae010_0;
    %jmp/1 T_536.3, 9;
T_536.2 ; End of true expr.
    %load/vec4 v0x6000041ae1c0_0;
    %jmp/0 T_536.3, 9;
 ; End of false expr.
    %blend;
T_536.3;
    %jmp/0 T_536.1, 8;
 ; End of false expr.
    %blend;
T_536.1;
    %store/vec4 v0x6000041ae1c0_0, 0, 1;
    %jmp T_536;
    .thread T_536;
    .scope S_0x7fcf32aa9f90;
T_537 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041aebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_537.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_537.1, 8;
T_537.0 ; End of true expr.
    %load/vec4 v0x6000041aed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_537.2, 9;
    %load/vec4 v0x6000041aeac0_0;
    %jmp/1 T_537.3, 9;
T_537.2 ; End of true expr.
    %load/vec4 v0x6000041aec70_0;
    %jmp/0 T_537.3, 9;
 ; End of false expr.
    %blend;
T_537.3;
    %jmp/0 T_537.1, 8;
 ; End of false expr.
    %blend;
T_537.1;
    %store/vec4 v0x6000041aec70_0, 0, 1;
    %jmp T_537;
    .thread T_537;
    .scope S_0x7fcf32aaa270;
T_538 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041af690_0;
    %flag_set/vec4 8;
    %jmp/0 T_538.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_538.1, 8;
T_538.0 ; End of true expr.
    %load/vec4 v0x6000041af7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_538.2, 9;
    %load/vec4 v0x6000041af570_0;
    %jmp/1 T_538.3, 9;
T_538.2 ; End of true expr.
    %load/vec4 v0x6000041af720_0;
    %jmp/0 T_538.3, 9;
 ; End of false expr.
    %blend;
T_538.3;
    %jmp/0 T_538.1, 8;
 ; End of false expr.
    %blend;
T_538.1;
    %store/vec4 v0x6000041af720_0, 0, 1;
    %jmp T_538;
    .thread T_538;
    .scope S_0x7fcf32aaa550;
T_539 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_539.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_539.1, 8;
T_539.0 ; End of true expr.
    %load/vec4 v0x6000041a02d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_539.2, 9;
    %load/vec4 v0x6000041a0090_0;
    %jmp/1 T_539.3, 9;
T_539.2 ; End of true expr.
    %load/vec4 v0x6000041a0240_0;
    %jmp/0 T_539.3, 9;
 ; End of false expr.
    %blend;
T_539.3;
    %jmp/0 T_539.1, 8;
 ; End of false expr.
    %blend;
T_539.1;
    %store/vec4 v0x6000041a0240_0, 0, 1;
    %jmp T_539;
    .thread T_539;
    .scope S_0x7fcf32aaac30;
T_540 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a10e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_540.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_540.1, 8;
T_540.0 ; End of true expr.
    %load/vec4 v0x6000041a1200_0;
    %flag_set/vec4 9;
    %jmp/0 T_540.2, 9;
    %load/vec4 v0x6000041a0fc0_0;
    %jmp/1 T_540.3, 9;
T_540.2 ; End of true expr.
    %load/vec4 v0x6000041a1170_0;
    %jmp/0 T_540.3, 9;
 ; End of false expr.
    %blend;
T_540.3;
    %jmp/0 T_540.1, 8;
 ; End of false expr.
    %blend;
T_540.1;
    %store/vec4 v0x6000041a1170_0, 0, 1;
    %jmp T_540;
    .thread T_540;
    .scope S_0x7fcf32aaaf10;
T_541 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a1b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_541.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_541.1, 8;
T_541.0 ; End of true expr.
    %load/vec4 v0x6000041a1cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_541.2, 9;
    %load/vec4 v0x6000041a1a70_0;
    %jmp/1 T_541.3, 9;
T_541.2 ; End of true expr.
    %load/vec4 v0x6000041a1c20_0;
    %jmp/0 T_541.3, 9;
 ; End of false expr.
    %blend;
T_541.3;
    %jmp/0 T_541.1, 8;
 ; End of false expr.
    %blend;
T_541.1;
    %store/vec4 v0x6000041a1c20_0, 0, 1;
    %jmp T_541;
    .thread T_541;
    .scope S_0x7fcf32aab1f0;
T_542 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a2640_0;
    %flag_set/vec4 8;
    %jmp/0 T_542.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_542.1, 8;
T_542.0 ; End of true expr.
    %load/vec4 v0x6000041a2760_0;
    %flag_set/vec4 9;
    %jmp/0 T_542.2, 9;
    %load/vec4 v0x6000041a2520_0;
    %jmp/1 T_542.3, 9;
T_542.2 ; End of true expr.
    %load/vec4 v0x6000041a26d0_0;
    %jmp/0 T_542.3, 9;
 ; End of false expr.
    %blend;
T_542.3;
    %jmp/0 T_542.1, 8;
 ; End of false expr.
    %blend;
T_542.1;
    %store/vec4 v0x6000041a26d0_0, 0, 1;
    %jmp T_542;
    .thread T_542;
    .scope S_0x7fcf32aab4d0;
T_543 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a30f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_543.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_543.1, 8;
T_543.0 ; End of true expr.
    %load/vec4 v0x6000041a3210_0;
    %flag_set/vec4 9;
    %jmp/0 T_543.2, 9;
    %load/vec4 v0x6000041a2fd0_0;
    %jmp/1 T_543.3, 9;
T_543.2 ; End of true expr.
    %load/vec4 v0x6000041a3180_0;
    %jmp/0 T_543.3, 9;
 ; End of false expr.
    %blend;
T_543.3;
    %jmp/0 T_543.1, 8;
 ; End of false expr.
    %blend;
T_543.1;
    %store/vec4 v0x6000041a3180_0, 0, 1;
    %jmp T_543;
    .thread T_543;
    .scope S_0x7fcf32aab7b0;
T_544 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e1830_0;
    %flag_set/vec4 8;
    %jmp/0 T_544.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_544.1, 8;
T_544.0 ; End of true expr.
    %load/vec4 v0x6000041e1950_0;
    %flag_set/vec4 9;
    %jmp/0 T_544.2, 9;
    %load/vec4 v0x6000041a3a80_0;
    %jmp/1 T_544.3, 9;
T_544.2 ; End of true expr.
    %load/vec4 v0x6000041e18c0_0;
    %jmp/0 T_544.3, 9;
 ; End of false expr.
    %blend;
T_544.3;
    %jmp/0 T_544.1, 8;
 ; End of false expr.
    %blend;
T_544.1;
    %store/vec4 v0x6000041e18c0_0, 0, 1;
    %jmp T_544;
    .thread T_544;
    .scope S_0x7fcf31bf1230;
T_545 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e22e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_545.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_545.1, 8;
T_545.0 ; End of true expr.
    %load/vec4 v0x6000041e2400_0;
    %flag_set/vec4 9;
    %jmp/0 T_545.2, 9;
    %load/vec4 v0x6000041e21c0_0;
    %jmp/1 T_545.3, 9;
T_545.2 ; End of true expr.
    %load/vec4 v0x6000041e2370_0;
    %jmp/0 T_545.3, 9;
 ; End of false expr.
    %blend;
T_545.3;
    %jmp/0 T_545.1, 8;
 ; End of false expr.
    %blend;
T_545.1;
    %store/vec4 v0x6000041e2370_0, 0, 1;
    %jmp T_545;
    .thread T_545;
    .scope S_0x7fcf31bf19a0;
T_546 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e2d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_546.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_546.1, 8;
T_546.0 ; End of true expr.
    %load/vec4 v0x6000041e2eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_546.2, 9;
    %load/vec4 v0x6000041e2c70_0;
    %jmp/1 T_546.3, 9;
T_546.2 ; End of true expr.
    %load/vec4 v0x6000041e2e20_0;
    %jmp/0 T_546.3, 9;
 ; End of false expr.
    %blend;
T_546.3;
    %jmp/0 T_546.1, 8;
 ; End of false expr.
    %blend;
T_546.1;
    %store/vec4 v0x6000041e2e20_0, 0, 1;
    %jmp T_546;
    .thread T_546;
    .scope S_0x7fcf31bf1c80;
T_547 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041e3840_0;
    %flag_set/vec4 8;
    %jmp/0 T_547.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_547.1, 8;
T_547.0 ; End of true expr.
    %load/vec4 v0x6000041e3960_0;
    %flag_set/vec4 9;
    %jmp/0 T_547.2, 9;
    %load/vec4 v0x6000041e3720_0;
    %jmp/1 T_547.3, 9;
T_547.2 ; End of true expr.
    %load/vec4 v0x6000041e38d0_0;
    %jmp/0 T_547.3, 9;
 ; End of false expr.
    %blend;
T_547.3;
    %jmp/0 T_547.1, 8;
 ; End of false expr.
    %blend;
T_547.1;
    %store/vec4 v0x6000041e38d0_0, 0, 1;
    %jmp T_547;
    .thread T_547;
    .scope S_0x7fcf32c0e180;
T_548 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a4360_0;
    %flag_set/vec4 8;
    %jmp/0 T_548.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_548.1, 8;
T_548.0 ; End of true expr.
    %load/vec4 v0x6000041a4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_548.2, 9;
    %load/vec4 v0x6000041a4240_0;
    %jmp/1 T_548.3, 9;
T_548.2 ; End of true expr.
    %load/vec4 v0x6000041a43f0_0;
    %jmp/0 T_548.3, 9;
 ; End of false expr.
    %blend;
T_548.3;
    %jmp/0 T_548.1, 8;
 ; End of false expr.
    %blend;
T_548.1;
    %store/vec4 v0x6000041a43f0_0, 0, 1;
    %jmp T_548;
    .thread T_548;
    .scope S_0x7fcf32c06090;
T_549 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a4e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_549.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_549.1, 8;
T_549.0 ; End of true expr.
    %load/vec4 v0x6000041a4f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_549.2, 9;
    %load/vec4 v0x6000041a4cf0_0;
    %jmp/1 T_549.3, 9;
T_549.2 ; End of true expr.
    %load/vec4 v0x6000041a4ea0_0;
    %jmp/0 T_549.3, 9;
 ; End of false expr.
    %blend;
T_549.3;
    %jmp/0 T_549.1, 8;
 ; End of false expr.
    %blend;
T_549.1;
    %store/vec4 v0x6000041a4ea0_0, 0, 1;
    %jmp T_549;
    .thread T_549;
    .scope S_0x7fcf32c06370;
T_550 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_550.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_550.1, 8;
T_550.0 ; End of true expr.
    %load/vec4 v0x6000041a59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_550.2, 9;
    %load/vec4 v0x6000041a57a0_0;
    %jmp/1 T_550.3, 9;
T_550.2 ; End of true expr.
    %load/vec4 v0x6000041a5950_0;
    %jmp/0 T_550.3, 9;
 ; End of false expr.
    %blend;
T_550.3;
    %jmp/0 T_550.1, 8;
 ; End of false expr.
    %blend;
T_550.1;
    %store/vec4 v0x6000041a5950_0, 0, 1;
    %jmp T_550;
    .thread T_550;
    .scope S_0x7fcf32c06650;
T_551 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a61c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_551.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_551.1, 8;
T_551.0 ; End of true expr.
    %load/vec4 v0x6000041a62e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_551.2, 9;
    %load/vec4 v0x6000041a60a0_0;
    %jmp/1 T_551.3, 9;
T_551.2 ; End of true expr.
    %load/vec4 v0x6000041a6250_0;
    %jmp/0 T_551.3, 9;
 ; End of false expr.
    %blend;
T_551.3;
    %jmp/0 T_551.1, 8;
 ; End of false expr.
    %blend;
T_551.1;
    %store/vec4 v0x6000041a6250_0, 0, 1;
    %jmp T_551;
    .thread T_551;
    .scope S_0x7fcf32c06930;
T_552 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a6c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_552.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_552.1, 8;
T_552.0 ; End of true expr.
    %load/vec4 v0x6000041a6d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_552.2, 9;
    %load/vec4 v0x6000041a6b50_0;
    %jmp/1 T_552.3, 9;
T_552.2 ; End of true expr.
    %load/vec4 v0x6000041a6d00_0;
    %jmp/0 T_552.3, 9;
 ; End of false expr.
    %blend;
T_552.3;
    %jmp/0 T_552.1, 8;
 ; End of false expr.
    %blend;
T_552.1;
    %store/vec4 v0x6000041a6d00_0, 0, 1;
    %jmp T_552;
    .thread T_552;
    .scope S_0x7fcf32c192f0;
T_553 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041a7720_0;
    %flag_set/vec4 8;
    %jmp/0 T_553.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_553.1, 8;
T_553.0 ; End of true expr.
    %load/vec4 v0x6000041a7840_0;
    %flag_set/vec4 9;
    %jmp/0 T_553.2, 9;
    %load/vec4 v0x6000041a7600_0;
    %jmp/1 T_553.3, 9;
T_553.2 ; End of true expr.
    %load/vec4 v0x6000041a77b0_0;
    %jmp/0 T_553.3, 9;
 ; End of false expr.
    %blend;
T_553.3;
    %jmp/0 T_553.1, 8;
 ; End of false expr.
    %blend;
T_553.1;
    %store/vec4 v0x6000041a77b0_0, 0, 1;
    %jmp T_553;
    .thread T_553;
    .scope S_0x7fcf32c195d0;
T_554 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004161ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_554.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_554.1, 8;
T_554.0 ; End of true expr.
    %load/vec4 v0x600004162010_0;
    %flag_set/vec4 9;
    %jmp/0 T_554.2, 9;
    %load/vec4 v0x6000041b8120_0;
    %jmp/1 T_554.3, 9;
T_554.2 ; End of true expr.
    %load/vec4 v0x600004161f80_0;
    %jmp/0 T_554.3, 9;
 ; End of false expr.
    %blend;
T_554.3;
    %jmp/0 T_554.1, 8;
 ; End of false expr.
    %blend;
T_554.1;
    %store/vec4 v0x600004161f80_0, 0, 1;
    %jmp T_554;
    .thread T_554;
    .scope S_0x7fcf32807010;
T_555 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041629a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_555.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_555.1, 8;
T_555.0 ; End of true expr.
    %load/vec4 v0x600004162ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_555.2, 9;
    %load/vec4 v0x600004162880_0;
    %jmp/1 T_555.3, 9;
T_555.2 ; End of true expr.
    %load/vec4 v0x600004162a30_0;
    %jmp/0 T_555.3, 9;
 ; End of false expr.
    %blend;
T_555.3;
    %jmp/0 T_555.1, 8;
 ; End of false expr.
    %blend;
T_555.1;
    %store/vec4 v0x600004162a30_0, 0, 1;
    %jmp T_555;
    .thread T_555;
    .scope S_0x7fcf31cec9f0;
T_556 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_556.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_556.1, 8;
T_556.0 ; End of true expr.
    %load/vec4 v0x60000416d560_0;
    %flag_set/vec4 9;
    %jmp/0 T_556.2, 9;
    %load/vec4 v0x60000416d320_0;
    %jmp/1 T_556.3, 9;
T_556.2 ; End of true expr.
    %load/vec4 v0x60000416d4d0_0;
    %jmp/0 T_556.3, 9;
 ; End of false expr.
    %blend;
T_556.3;
    %jmp/0 T_556.1, 8;
 ; End of false expr.
    %blend;
T_556.1;
    %store/vec4 v0x60000416d4d0_0, 0, 1;
    %jmp T_556;
    .thread T_556;
    .scope S_0x7fcf31ceccd0;
T_557 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_557.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_557.1, 8;
T_557.0 ; End of true expr.
    %load/vec4 v0x60000416e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_557.2, 9;
    %load/vec4 v0x60000416ddd0_0;
    %jmp/1 T_557.3, 9;
T_557.2 ; End of true expr.
    %load/vec4 v0x60000416df80_0;
    %jmp/0 T_557.3, 9;
 ; End of false expr.
    %blend;
T_557.3;
    %jmp/0 T_557.1, 8;
 ; End of false expr.
    %blend;
T_557.1;
    %store/vec4 v0x60000416df80_0, 0, 1;
    %jmp T_557;
    .thread T_557;
    .scope S_0x7fcf31cecfb0;
T_558 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_558.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_558.1, 8;
T_558.0 ; End of true expr.
    %load/vec4 v0x60000416eac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_558.2, 9;
    %load/vec4 v0x60000416e880_0;
    %jmp/1 T_558.3, 9;
T_558.2 ; End of true expr.
    %load/vec4 v0x60000416ea30_0;
    %jmp/0 T_558.3, 9;
 ; End of false expr.
    %blend;
T_558.3;
    %jmp/0 T_558.1, 8;
 ; End of false expr.
    %blend;
T_558.1;
    %store/vec4 v0x60000416ea30_0, 0, 1;
    %jmp T_558;
    .thread T_558;
    .scope S_0x7fcf31ced290;
T_559 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_559.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_559.1, 8;
T_559.0 ; End of true expr.
    %load/vec4 v0x60000416f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_559.2, 9;
    %load/vec4 v0x60000416f330_0;
    %jmp/1 T_559.3, 9;
T_559.2 ; End of true expr.
    %load/vec4 v0x60000416f4e0_0;
    %jmp/0 T_559.3, 9;
 ; End of false expr.
    %blend;
T_559.3;
    %jmp/0 T_559.1, 8;
 ; End of false expr.
    %blend;
T_559.1;
    %store/vec4 v0x60000416f4e0_0, 0, 1;
    %jmp T_559;
    .thread T_559;
    .scope S_0x7fcf31d20c00;
T_560 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041026d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_560.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_560.1, 8;
T_560.0 ; End of true expr.
    %load/vec4 v0x6000041027f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_560.2, 9;
    %load/vec4 v0x6000041025b0_0;
    %jmp/1 T_560.3, 9;
T_560.2 ; End of true expr.
    %load/vec4 v0x600004102760_0;
    %jmp/0 T_560.3, 9;
 ; End of false expr.
    %blend;
T_560.3;
    %jmp/0 T_560.1, 8;
 ; End of false expr.
    %blend;
T_560.1;
    %store/vec4 v0x600004102760_0, 0, 1;
    %jmp T_560;
    .thread T_560;
    .scope S_0x7fcf31d20ee0;
T_561 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004103180_0;
    %flag_set/vec4 8;
    %jmp/0 T_561.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_561.1, 8;
T_561.0 ; End of true expr.
    %load/vec4 v0x6000041032a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_561.2, 9;
    %load/vec4 v0x600004103060_0;
    %jmp/1 T_561.3, 9;
T_561.2 ; End of true expr.
    %load/vec4 v0x600004103210_0;
    %jmp/0 T_561.3, 9;
 ; End of false expr.
    %blend;
T_561.3;
    %jmp/0 T_561.1, 8;
 ; End of false expr.
    %blend;
T_561.1;
    %store/vec4 v0x600004103210_0, 0, 1;
    %jmp T_561;
    .thread T_561;
    .scope S_0x7fcf31d211c0;
T_562 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b82d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_562.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_562.1, 8;
T_562.0 ; End of true expr.
    %load/vec4 v0x6000041b83f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_562.2, 9;
    %load/vec4 v0x600004103b10_0;
    %jmp/1 T_562.3, 9;
T_562.2 ; End of true expr.
    %load/vec4 v0x6000041b8360_0;
    %jmp/0 T_562.3, 9;
 ; End of false expr.
    %blend;
T_562.3;
    %jmp/0 T_562.1, 8;
 ; End of false expr.
    %blend;
T_562.1;
    %store/vec4 v0x6000041b8360_0, 0, 1;
    %jmp T_562;
    .thread T_562;
    .scope S_0x7fcf32c19740;
T_563 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b8d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_563.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_563.1, 8;
T_563.0 ; End of true expr.
    %load/vec4 v0x6000041b8ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_563.2, 9;
    %load/vec4 v0x6000041b8c60_0;
    %jmp/1 T_563.3, 9;
T_563.2 ; End of true expr.
    %load/vec4 v0x6000041b8e10_0;
    %jmp/0 T_563.3, 9;
 ; End of false expr.
    %blend;
T_563.3;
    %jmp/0 T_563.1, 8;
 ; End of false expr.
    %blend;
T_563.1;
    %store/vec4 v0x6000041b8e10_0, 0, 1;
    %jmp T_563;
    .thread T_563;
    .scope S_0x7fcf32c19a20;
T_564 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_564.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_564.1, 8;
T_564.0 ; End of true expr.
    %load/vec4 v0x6000041b9950_0;
    %flag_set/vec4 9;
    %jmp/0 T_564.2, 9;
    %load/vec4 v0x6000041b9710_0;
    %jmp/1 T_564.3, 9;
T_564.2 ; End of true expr.
    %load/vec4 v0x6000041b98c0_0;
    %jmp/0 T_564.3, 9;
 ; End of false expr.
    %blend;
T_564.3;
    %jmp/0 T_564.1, 8;
 ; End of false expr.
    %blend;
T_564.1;
    %store/vec4 v0x6000041b98c0_0, 0, 1;
    %jmp T_564;
    .thread T_564;
    .scope S_0x7fcf32930af0;
T_565 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041097a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_565.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_565.1, 8;
T_565.0 ; End of true expr.
    %load/vec4 v0x6000041098c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_565.2, 9;
    %load/vec4 v0x600004109680_0;
    %jmp/1 T_565.3, 9;
T_565.2 ; End of true expr.
    %load/vec4 v0x600004109830_0;
    %jmp/0 T_565.3, 9;
 ; End of false expr.
    %blend;
T_565.3;
    %jmp/0 T_565.1, 8;
 ; End of false expr.
    %blend;
T_565.1;
    %store/vec4 v0x600004109830_0, 0, 1;
    %jmp T_565;
    .thread T_565;
    .scope S_0x7fcf32938eb0;
T_566 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410a250_0;
    %flag_set/vec4 8;
    %jmp/0 T_566.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_566.1, 8;
T_566.0 ; End of true expr.
    %load/vec4 v0x60000416f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_566.2, 9;
    %load/vec4 v0x60000410a130_0;
    %jmp/1 T_566.3, 9;
T_566.2 ; End of true expr.
    %load/vec4 v0x60000410a2e0_0;
    %jmp/0 T_566.3, 9;
 ; End of false expr.
    %blend;
T_566.3;
    %jmp/0 T_566.1, 8;
 ; End of false expr.
    %blend;
T_566.1;
    %store/vec4 v0x60000410a2e0_0, 0, 1;
    %jmp T_566;
    .thread T_566;
    .scope S_0x7fcf31ced570;
T_567 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bc120_0;
    %flag_set/vec4 8;
    %jmp/0 T_567.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_567.1, 8;
T_567.0 ; End of true expr.
    %load/vec4 v0x6000041bc240_0;
    %flag_set/vec4 9;
    %jmp/0 T_567.2, 9;
    %load/vec4 v0x6000041bc000_0;
    %jmp/1 T_567.3, 9;
T_567.2 ; End of true expr.
    %load/vec4 v0x6000041bc1b0_0;
    %jmp/0 T_567.3, 9;
 ; End of false expr.
    %blend;
T_567.3;
    %jmp/0 T_567.1, 8;
 ; End of false expr.
    %blend;
T_567.1;
    %store/vec4 v0x6000041bc1b0_0, 0, 1;
    %jmp T_567;
    .thread T_567;
    .scope S_0x7fcf32934cd0;
T_568 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000410a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_568.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_568.1, 8;
T_568.0 ; End of true expr.
    %load/vec4 v0x60000410a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_568.2, 9;
    %load/vec4 v0x60000410a5b0_0;
    %jmp/1 T_568.3, 9;
T_568.2 ; End of true expr.
    %load/vec4 v0x60000410a760_0;
    %jmp/0 T_568.3, 9;
 ; End of false expr.
    %blend;
T_568.3;
    %jmp/0 T_568.1, 8;
 ; End of false expr.
    %blend;
T_568.1;
    %store/vec4 v0x60000410a760_0, 0, 1;
    %jmp T_568;
    .thread T_568;
    .scope S_0x7fcf32c19f00;
T_569 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041baa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_569.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_569.1, 8;
T_569.0 ; End of true expr.
    %load/vec4 v0x6000041bab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_569.2, 9;
    %load/vec4 v0x6000041ba910_0;
    %jmp/1 T_569.3, 9;
T_569.2 ; End of true expr.
    %load/vec4 v0x6000041baac0_0;
    %jmp/0 T_569.3, 9;
 ; End of false expr.
    %blend;
T_569.3;
    %jmp/0 T_569.1, 8;
 ; End of false expr.
    %blend;
T_569.1;
    %store/vec4 v0x6000041baac0_0, 0, 1;
    %jmp T_569;
    .thread T_569;
    .scope S_0x7fcf32c1a1e0;
T_570 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bb4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_570.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_570.1, 8;
T_570.0 ; End of true expr.
    %load/vec4 v0x6000041bb600_0;
    %flag_set/vec4 9;
    %jmp/0 T_570.2, 9;
    %load/vec4 v0x6000041bb3c0_0;
    %jmp/1 T_570.3, 9;
T_570.2 ; End of true expr.
    %load/vec4 v0x6000041bb570_0;
    %jmp/0 T_570.3, 9;
 ; End of false expr.
    %blend;
T_570.3;
    %jmp/0 T_570.1, 8;
 ; End of false expr.
    %blend;
T_570.1;
    %store/vec4 v0x6000041bb570_0, 0, 1;
    %jmp T_570;
    .thread T_570;
    .scope S_0x7fcf32c1a4c0;
T_571 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b0000_0;
    %flag_set/vec4 8;
    %jmp/0 T_571.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_571.1, 8;
T_571.0 ; End of true expr.
    %load/vec4 v0x6000041b0120_0;
    %flag_set/vec4 9;
    %jmp/0 T_571.2, 9;
    %load/vec4 v0x6000041bbe70_0;
    %jmp/1 T_571.3, 9;
T_571.2 ; End of true expr.
    %load/vec4 v0x6000041b0090_0;
    %jmp/0 T_571.3, 9;
 ; End of false expr.
    %blend;
T_571.3;
    %jmp/0 T_571.1, 8;
 ; End of false expr.
    %blend;
T_571.1;
    %store/vec4 v0x6000041b0090_0, 0, 1;
    %jmp T_571;
    .thread T_571;
    .scope S_0x7fcf32c1aba0;
T_572 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_572.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_572.1, 8;
T_572.0 ; End of true expr.
    %load/vec4 v0x6000041b1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_572.2, 9;
    %load/vec4 v0x6000041b0e10_0;
    %jmp/1 T_572.3, 9;
T_572.2 ; End of true expr.
    %load/vec4 v0x6000041b0fc0_0;
    %jmp/0 T_572.3, 9;
 ; End of false expr.
    %blend;
T_572.3;
    %jmp/0 T_572.1, 8;
 ; End of false expr.
    %blend;
T_572.1;
    %store/vec4 v0x6000041b0fc0_0, 0, 1;
    %jmp T_572;
    .thread T_572;
    .scope S_0x7fcf32b11610;
T_573 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041cbde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_573.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_573.1, 8;
T_573.0 ; End of true expr.
    %load/vec4 v0x6000041cbf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_573.2, 9;
    %load/vec4 v0x6000041cbcc0_0;
    %jmp/1 T_573.3, 9;
T_573.2 ; End of true expr.
    %load/vec4 v0x6000041cbe70_0;
    %jmp/0 T_573.3, 9;
 ; End of false expr.
    %blend;
T_573.3;
    %jmp/0 T_573.1, 8;
 ; End of false expr.
    %blend;
T_573.1;
    %store/vec4 v0x6000041cbe70_0, 0, 1;
    %jmp T_573;
    .thread T_573;
    .scope S_0x7fcf32b10ea0;
T_574 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b4900_0;
    %flag_set/vec4 8;
    %jmp/0 T_574.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_574.1, 8;
T_574.0 ; End of true expr.
    %load/vec4 v0x6000041b4a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_574.2, 9;
    %load/vec4 v0x6000041b47e0_0;
    %jmp/1 T_574.3, 9;
T_574.2 ; End of true expr.
    %load/vec4 v0x6000041b4990_0;
    %jmp/0 T_574.3, 9;
 ; End of false expr.
    %blend;
T_574.3;
    %jmp/0 T_574.1, 8;
 ; End of false expr.
    %blend;
T_574.1;
    %store/vec4 v0x6000041b4990_0, 0, 1;
    %jmp T_574;
    .thread T_574;
    .scope S_0x7fcf32b10730;
T_575 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b53b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_575.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_575.1, 8;
T_575.0 ; End of true expr.
    %load/vec4 v0x6000041b54d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_575.2, 9;
    %load/vec4 v0x6000041b5290_0;
    %jmp/1 T_575.3, 9;
T_575.2 ; End of true expr.
    %load/vec4 v0x6000041b5440_0;
    %jmp/0 T_575.3, 9;
 ; End of false expr.
    %blend;
T_575.3;
    %jmp/0 T_575.1, 8;
 ; End of false expr.
    %blend;
T_575.1;
    %store/vec4 v0x6000041b5440_0, 0, 1;
    %jmp T_575;
    .thread T_575;
    .scope S_0x7fcf32b0ffc0;
T_576 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b5e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_576.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_576.1, 8;
T_576.0 ; End of true expr.
    %load/vec4 v0x6000041b5f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_576.2, 9;
    %load/vec4 v0x6000041b5d40_0;
    %jmp/1 T_576.3, 9;
T_576.2 ; End of true expr.
    %load/vec4 v0x6000041b5ef0_0;
    %jmp/0 T_576.3, 9;
 ; End of false expr.
    %blend;
T_576.3;
    %jmp/0 T_576.1, 8;
 ; End of false expr.
    %blend;
T_576.1;
    %store/vec4 v0x6000041b5ef0_0, 0, 1;
    %jmp T_576;
    .thread T_576;
    .scope S_0x7fcf32b075a0;
T_577 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b6910_0;
    %flag_set/vec4 8;
    %jmp/0 T_577.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_577.1, 8;
T_577.0 ; End of true expr.
    %load/vec4 v0x6000041b6a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_577.2, 9;
    %load/vec4 v0x6000041b67f0_0;
    %jmp/1 T_577.3, 9;
T_577.2 ; End of true expr.
    %load/vec4 v0x6000041b69a0_0;
    %jmp/0 T_577.3, 9;
 ; End of false expr.
    %blend;
T_577.3;
    %jmp/0 T_577.1, 8;
 ; End of false expr.
    %blend;
T_577.1;
    %store/vec4 v0x6000041b69a0_0, 0, 1;
    %jmp T_577;
    .thread T_577;
    .scope S_0x7fcf32b06e30;
T_578 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b73c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_578.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_578.1, 8;
T_578.0 ; End of true expr.
    %load/vec4 v0x6000041b74e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_578.2, 9;
    %load/vec4 v0x6000041b72a0_0;
    %jmp/1 T_578.3, 9;
T_578.2 ; End of true expr.
    %load/vec4 v0x6000041b7450_0;
    %jmp/0 T_578.3, 9;
 ; End of false expr.
    %blend;
T_578.3;
    %jmp/0 T_578.1, 8;
 ; End of false expr.
    %blend;
T_578.1;
    %store/vec4 v0x6000041b7450_0, 0, 1;
    %jmp T_578;
    .thread T_578;
    .scope S_0x7fcf32b066c0;
T_579 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041b7e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_579.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_579.1, 8;
T_579.0 ; End of true expr.
    %load/vec4 v0x600004188000_0;
    %flag_set/vec4 9;
    %jmp/0 T_579.2, 9;
    %load/vec4 v0x6000041b7d50_0;
    %jmp/1 T_579.3, 9;
T_579.2 ; End of true expr.
    %load/vec4 v0x6000041b7f00_0;
    %jmp/0 T_579.3, 9;
 ; End of false expr.
    %blend;
T_579.3;
    %jmp/0 T_579.1, 8;
 ; End of false expr.
    %blend;
T_579.1;
    %store/vec4 v0x6000041b7f00_0, 0, 1;
    %jmp T_579;
    .thread T_579;
    .scope S_0x7fcf32b05f50;
T_580 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004188990_0;
    %flag_set/vec4 8;
    %jmp/0 T_580.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_580.1, 8;
T_580.0 ; End of true expr.
    %load/vec4 v0x600004188ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_580.2, 9;
    %load/vec4 v0x600004188870_0;
    %jmp/1 T_580.3, 9;
T_580.2 ; End of true expr.
    %load/vec4 v0x600004188a20_0;
    %jmp/0 T_580.3, 9;
 ; End of false expr.
    %blend;
T_580.3;
    %jmp/0 T_580.1, 8;
 ; End of false expr.
    %blend;
T_580.1;
    %store/vec4 v0x600004188a20_0, 0, 1;
    %jmp T_580;
    .thread T_580;
    .scope S_0x7fcf32b054b0;
T_581 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004189440_0;
    %flag_set/vec4 8;
    %jmp/0 T_581.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_581.1, 8;
T_581.0 ; End of true expr.
    %load/vec4 v0x600004189560_0;
    %flag_set/vec4 9;
    %jmp/0 T_581.2, 9;
    %load/vec4 v0x600004189320_0;
    %jmp/1 T_581.3, 9;
T_581.2 ; End of true expr.
    %load/vec4 v0x6000041894d0_0;
    %jmp/0 T_581.3, 9;
 ; End of false expr.
    %blend;
T_581.3;
    %jmp/0 T_581.1, 8;
 ; End of false expr.
    %blend;
T_581.1;
    %store/vec4 v0x6000041894d0_0, 0, 1;
    %jmp T_581;
    .thread T_581;
    .scope S_0x7fcf32b04d40;
T_582 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004189ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_582.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_582.1, 8;
T_582.0 ; End of true expr.
    %load/vec4 v0x60000418a010_0;
    %flag_set/vec4 9;
    %jmp/0 T_582.2, 9;
    %load/vec4 v0x600004189dd0_0;
    %jmp/1 T_582.3, 9;
T_582.2 ; End of true expr.
    %load/vec4 v0x600004189f80_0;
    %jmp/0 T_582.3, 9;
 ; End of false expr.
    %blend;
T_582.3;
    %jmp/0 T_582.1, 8;
 ; End of false expr.
    %blend;
T_582.1;
    %store/vec4 v0x600004189f80_0, 0, 1;
    %jmp T_582;
    .thread T_582;
    .scope S_0x7fcf32b045d0;
T_583 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000418a9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_583.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_583.1, 8;
T_583.0 ; End of true expr.
    %load/vec4 v0x60000418aac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_583.2, 9;
    %load/vec4 v0x60000418a880_0;
    %jmp/1 T_583.3, 9;
T_583.2 ; End of true expr.
    %load/vec4 v0x60000418aa30_0;
    %jmp/0 T_583.3, 9;
 ; End of false expr.
    %blend;
T_583.3;
    %jmp/0 T_583.1, 8;
 ; End of false expr.
    %blend;
T_583.1;
    %store/vec4 v0x60000418aa30_0, 0, 1;
    %jmp T_583;
    .thread T_583;
    .scope S_0x7fcf32b0eec0;
T_584 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000418b450_0;
    %flag_set/vec4 8;
    %jmp/0 T_584.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_584.1, 8;
T_584.0 ; End of true expr.
    %load/vec4 v0x60000418b570_0;
    %flag_set/vec4 9;
    %jmp/0 T_584.2, 9;
    %load/vec4 v0x60000418b330_0;
    %jmp/1 T_584.3, 9;
T_584.2 ; End of true expr.
    %load/vec4 v0x60000418b4e0_0;
    %jmp/0 T_584.3, 9;
 ; End of false expr.
    %blend;
T_584.3;
    %jmp/0 T_584.1, 8;
 ; End of false expr.
    %blend;
T_584.1;
    %store/vec4 v0x60000418b4e0_0, 0, 1;
    %jmp T_584;
    .thread T_584;
    .scope S_0x7fcf32b0e750;
T_585 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000418bf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_585.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_585.1, 8;
T_585.0 ; End of true expr.
    %load/vec4 v0x60000418c090_0;
    %flag_set/vec4 9;
    %jmp/0 T_585.2, 9;
    %load/vec4 v0x60000418bde0_0;
    %jmp/1 T_585.3, 9;
T_585.2 ; End of true expr.
    %load/vec4 v0x60000418c000_0;
    %jmp/0 T_585.3, 9;
 ; End of false expr.
    %blend;
T_585.3;
    %jmp/0 T_585.1, 8;
 ; End of false expr.
    %blend;
T_585.1;
    %store/vec4 v0x60000418c000_0, 0, 1;
    %jmp T_585;
    .thread T_585;
    .scope S_0x7fcf32b0dfe0;
T_586 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000418ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_586.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_586.1, 8;
T_586.0 ; End of true expr.
    %load/vec4 v0x60000418cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_586.2, 9;
    %load/vec4 v0x60000418c900_0;
    %jmp/1 T_586.3, 9;
T_586.2 ; End of true expr.
    %load/vec4 v0x60000418cab0_0;
    %jmp/0 T_586.3, 9;
 ; End of false expr.
    %blend;
T_586.3;
    %jmp/0 T_586.1, 8;
 ; End of false expr.
    %blend;
T_586.1;
    %store/vec4 v0x60000418cab0_0, 0, 1;
    %jmp T_586;
    .thread T_586;
    .scope S_0x7fcf32b0d870;
T_587 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000418d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_587.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_587.1, 8;
T_587.0 ; End of true expr.
    %load/vec4 v0x60000418d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_587.2, 9;
    %load/vec4 v0x60000418d3b0_0;
    %jmp/1 T_587.3, 9;
T_587.2 ; End of true expr.
    %load/vec4 v0x60000418d560_0;
    %jmp/0 T_587.3, 9;
 ; End of false expr.
    %blend;
T_587.3;
    %jmp/0 T_587.1, 8;
 ; End of false expr.
    %blend;
T_587.1;
    %store/vec4 v0x60000418d560_0, 0, 1;
    %jmp T_587;
    .thread T_587;
    .scope S_0x7fcf31d21a10;
T_588 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004180120_0;
    %flag_set/vec4 8;
    %jmp/0 T_588.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_588.1, 8;
T_588.0 ; End of true expr.
    %load/vec4 v0x600004180240_0;
    %flag_set/vec4 9;
    %jmp/0 T_588.2, 9;
    %load/vec4 v0x600004180000_0;
    %jmp/1 T_588.3, 9;
T_588.2 ; End of true expr.
    %load/vec4 v0x6000041801b0_0;
    %jmp/0 T_588.3, 9;
 ; End of false expr.
    %blend;
T_588.3;
    %jmp/0 T_588.1, 8;
 ; End of false expr.
    %blend;
T_588.1;
    %store/vec4 v0x6000041801b0_0, 0, 1;
    %jmp T_588;
    .thread T_588;
    .scope S_0x7fcf31d21cf0;
T_589 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004180bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_589.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_589.1, 8;
T_589.0 ; End of true expr.
    %load/vec4 v0x600004180cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_589.2, 9;
    %load/vec4 v0x600004180ab0_0;
    %jmp/1 T_589.3, 9;
T_589.2 ; End of true expr.
    %load/vec4 v0x600004180c60_0;
    %jmp/0 T_589.3, 9;
 ; End of false expr.
    %blend;
T_589.3;
    %jmp/0 T_589.1, 8;
 ; End of false expr.
    %blend;
T_589.1;
    %store/vec4 v0x600004180c60_0, 0, 1;
    %jmp T_589;
    .thread T_589;
    .scope S_0x7fcf31d21fd0;
T_590 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004181680_0;
    %flag_set/vec4 8;
    %jmp/0 T_590.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_590.1, 8;
T_590.0 ; End of true expr.
    %load/vec4 v0x6000041817a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_590.2, 9;
    %load/vec4 v0x600004181560_0;
    %jmp/1 T_590.3, 9;
T_590.2 ; End of true expr.
    %load/vec4 v0x600004181710_0;
    %jmp/0 T_590.3, 9;
 ; End of false expr.
    %blend;
T_590.3;
    %jmp/0 T_590.1, 8;
 ; End of false expr.
    %blend;
T_590.1;
    %store/vec4 v0x600004181710_0, 0, 1;
    %jmp T_590;
    .thread T_590;
    .scope S_0x7fcf31d222b0;
T_591 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004182130_0;
    %flag_set/vec4 8;
    %jmp/0 T_591.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_591.1, 8;
T_591.0 ; End of true expr.
    %load/vec4 v0x600004182250_0;
    %flag_set/vec4 9;
    %jmp/0 T_591.2, 9;
    %load/vec4 v0x600004182010_0;
    %jmp/1 T_591.3, 9;
T_591.2 ; End of true expr.
    %load/vec4 v0x6000041821c0_0;
    %jmp/0 T_591.3, 9;
 ; End of false expr.
    %blend;
T_591.3;
    %jmp/0 T_591.1, 8;
 ; End of false expr.
    %blend;
T_591.1;
    %store/vec4 v0x6000041821c0_0, 0, 1;
    %jmp T_591;
    .thread T_591;
    .scope S_0x7fcf31d22590;
T_592 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004182be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_592.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_592.1, 8;
T_592.0 ; End of true expr.
    %load/vec4 v0x600004182d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_592.2, 9;
    %load/vec4 v0x600004182ac0_0;
    %jmp/1 T_592.3, 9;
T_592.2 ; End of true expr.
    %load/vec4 v0x600004182c70_0;
    %jmp/0 T_592.3, 9;
 ; End of false expr.
    %blend;
T_592.3;
    %jmp/0 T_592.1, 8;
 ; End of false expr.
    %blend;
T_592.1;
    %store/vec4 v0x600004182c70_0, 0, 1;
    %jmp T_592;
    .thread T_592;
    .scope S_0x7fcf31d22870;
T_593 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004183690_0;
    %flag_set/vec4 8;
    %jmp/0 T_593.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_593.1, 8;
T_593.0 ; End of true expr.
    %load/vec4 v0x6000041837b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_593.2, 9;
    %load/vec4 v0x600004183570_0;
    %jmp/1 T_593.3, 9;
T_593.2 ; End of true expr.
    %load/vec4 v0x600004183720_0;
    %jmp/0 T_593.3, 9;
 ; End of false expr.
    %blend;
T_593.3;
    %jmp/0 T_593.1, 8;
 ; End of false expr.
    %blend;
T_593.1;
    %store/vec4 v0x600004183720_0, 0, 1;
    %jmp T_593;
    .thread T_593;
    .scope S_0x7fcf31d22b50;
T_594 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041841b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_594.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_594.1, 8;
T_594.0 ; End of true expr.
    %load/vec4 v0x6000041842d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_594.2, 9;
    %load/vec4 v0x600004184090_0;
    %jmp/1 T_594.3, 9;
T_594.2 ; End of true expr.
    %load/vec4 v0x600004184240_0;
    %jmp/0 T_594.3, 9;
 ; End of false expr.
    %blend;
T_594.3;
    %jmp/0 T_594.1, 8;
 ; End of false expr.
    %blend;
T_594.1;
    %store/vec4 v0x600004184240_0, 0, 1;
    %jmp T_594;
    .thread T_594;
    .scope S_0x7fcf31d22e30;
T_595 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004184c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_595.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_595.1, 8;
T_595.0 ; End of true expr.
    %load/vec4 v0x600004184d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_595.2, 9;
    %load/vec4 v0x600004184b40_0;
    %jmp/1 T_595.3, 9;
T_595.2 ; End of true expr.
    %load/vec4 v0x600004184cf0_0;
    %jmp/0 T_595.3, 9;
 ; End of false expr.
    %blend;
T_595.3;
    %jmp/0 T_595.1, 8;
 ; End of false expr.
    %blend;
T_595.1;
    %store/vec4 v0x600004184cf0_0, 0, 1;
    %jmp T_595;
    .thread T_595;
    .scope S_0x7fcf31d23110;
T_596 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004185710_0;
    %flag_set/vec4 8;
    %jmp/0 T_596.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_596.1, 8;
T_596.0 ; End of true expr.
    %load/vec4 v0x600004185830_0;
    %flag_set/vec4 9;
    %jmp/0 T_596.2, 9;
    %load/vec4 v0x6000041855f0_0;
    %jmp/1 T_596.3, 9;
T_596.2 ; End of true expr.
    %load/vec4 v0x6000041857a0_0;
    %jmp/0 T_596.3, 9;
 ; End of false expr.
    %blend;
T_596.3;
    %jmp/0 T_596.1, 8;
 ; End of false expr.
    %blend;
T_596.1;
    %store/vec4 v0x6000041857a0_0, 0, 1;
    %jmp T_596;
    .thread T_596;
    .scope S_0x7fcf31d235f0;
T_597 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041861c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_597.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_597.1, 8;
T_597.0 ; End of true expr.
    %load/vec4 v0x6000041862e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_597.2, 9;
    %load/vec4 v0x6000041860a0_0;
    %jmp/1 T_597.3, 9;
T_597.2 ; End of true expr.
    %load/vec4 v0x600004186250_0;
    %jmp/0 T_597.3, 9;
 ; End of false expr.
    %blend;
T_597.3;
    %jmp/0 T_597.1, 8;
 ; End of false expr.
    %blend;
T_597.1;
    %store/vec4 v0x600004186250_0, 0, 1;
    %jmp T_597;
    .thread T_597;
    .scope S_0x7fcf31d238d0;
T_598 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004186c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_598.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_598.1, 8;
T_598.0 ; End of true expr.
    %load/vec4 v0x600004186d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_598.2, 9;
    %load/vec4 v0x600004186b50_0;
    %jmp/1 T_598.3, 9;
T_598.2 ; End of true expr.
    %load/vec4 v0x600004186d00_0;
    %jmp/0 T_598.3, 9;
 ; End of false expr.
    %blend;
T_598.3;
    %jmp/0 T_598.1, 8;
 ; End of false expr.
    %blend;
T_598.1;
    %store/vec4 v0x600004186d00_0, 0, 1;
    %jmp T_598;
    .thread T_598;
    .scope S_0x7fcf31ced850;
T_599 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_599.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_599.1, 8;
T_599.0 ; End of true expr.
    %load/vec4 v0x6000041bcb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_599.2, 9;
    %load/vec4 v0x6000041bc900_0;
    %jmp/1 T_599.3, 9;
T_599.2 ; End of true expr.
    %load/vec4 v0x6000041bcab0_0;
    %jmp/0 T_599.3, 9;
 ; End of false expr.
    %blend;
T_599.3;
    %jmp/0 T_599.1, 8;
 ; End of false expr.
    %blend;
T_599.1;
    %store/vec4 v0x6000041bcab0_0, 0, 1;
    %jmp T_599;
    .thread T_599;
    .scope S_0x7fcf31cedb30;
T_600 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bd4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_600.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_600.1, 8;
T_600.0 ; End of true expr.
    %load/vec4 v0x6000041bd5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_600.2, 9;
    %load/vec4 v0x6000041bd3b0_0;
    %jmp/1 T_600.3, 9;
T_600.2 ; End of true expr.
    %load/vec4 v0x6000041bd560_0;
    %jmp/0 T_600.3, 9;
 ; End of false expr.
    %blend;
T_600.3;
    %jmp/0 T_600.1, 8;
 ; End of false expr.
    %blend;
T_600.1;
    %store/vec4 v0x6000041bd560_0, 0, 1;
    %jmp T_600;
    .thread T_600;
    .scope S_0x7fcf31cede10;
T_601 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bdf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_601.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_601.1, 8;
T_601.0 ; End of true expr.
    %load/vec4 v0x6000041be0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_601.2, 9;
    %load/vec4 v0x6000041bde60_0;
    %jmp/1 T_601.3, 9;
T_601.2 ; End of true expr.
    %load/vec4 v0x6000041be010_0;
    %jmp/0 T_601.3, 9;
 ; End of false expr.
    %blend;
T_601.3;
    %jmp/0 T_601.1, 8;
 ; End of false expr.
    %blend;
T_601.1;
    %store/vec4 v0x6000041be010_0, 0, 1;
    %jmp T_601;
    .thread T_601;
    .scope S_0x7fcf31cee0f0;
T_602 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_602.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_602.1, 8;
T_602.0 ; End of true expr.
    %load/vec4 v0x6000041beb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_602.2, 9;
    %load/vec4 v0x6000041be910_0;
    %jmp/1 T_602.3, 9;
T_602.2 ; End of true expr.
    %load/vec4 v0x6000041beac0_0;
    %jmp/0 T_602.3, 9;
 ; End of false expr.
    %blend;
T_602.3;
    %jmp/0 T_602.1, 8;
 ; End of false expr.
    %blend;
T_602.1;
    %store/vec4 v0x6000041beac0_0, 0, 1;
    %jmp T_602;
    .thread T_602;
    .scope S_0x7fcf31cee3d0;
T_603 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041bf4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_603.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_603.1, 8;
T_603.0 ; End of true expr.
    %load/vec4 v0x6000041bf600_0;
    %flag_set/vec4 9;
    %jmp/0 T_603.2, 9;
    %load/vec4 v0x6000041bf3c0_0;
    %jmp/1 T_603.3, 9;
T_603.2 ; End of true expr.
    %load/vec4 v0x6000041bf570_0;
    %jmp/0 T_603.3, 9;
 ; End of false expr.
    %blend;
T_603.3;
    %jmp/0 T_603.1, 8;
 ; End of false expr.
    %blend;
T_603.1;
    %store/vec4 v0x6000041bf570_0, 0, 1;
    %jmp T_603;
    .thread T_603;
    .scope S_0x7fcf31ceec20;
T_604 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004198480_0;
    %flag_set/vec4 8;
    %jmp/0 T_604.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_604.1, 8;
T_604.0 ; End of true expr.
    %load/vec4 v0x6000041985a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_604.2, 9;
    %load/vec4 v0x600004198360_0;
    %jmp/1 T_604.3, 9;
T_604.2 ; End of true expr.
    %load/vec4 v0x600004198510_0;
    %jmp/0 T_604.3, 9;
 ; End of false expr.
    %blend;
T_604.3;
    %jmp/0 T_604.1, 8;
 ; End of false expr.
    %blend;
T_604.1;
    %store/vec4 v0x600004198510_0, 0, 1;
    %jmp T_604;
    .thread T_604;
    .scope S_0x7fcf31ceef00;
T_605 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004198f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_605.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_605.1, 8;
T_605.0 ; End of true expr.
    %load/vec4 v0x600004199050_0;
    %flag_set/vec4 9;
    %jmp/0 T_605.2, 9;
    %load/vec4 v0x600004198e10_0;
    %jmp/1 T_605.3, 9;
T_605.2 ; End of true expr.
    %load/vec4 v0x600004198fc0_0;
    %jmp/0 T_605.3, 9;
 ; End of false expr.
    %blend;
T_605.3;
    %jmp/0 T_605.1, 8;
 ; End of false expr.
    %blend;
T_605.1;
    %store/vec4 v0x600004198fc0_0, 0, 1;
    %jmp T_605;
    .thread T_605;
    .scope S_0x7fcf31cef1e0;
T_606 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041999e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_606.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_606.1, 8;
T_606.0 ; End of true expr.
    %load/vec4 v0x600004199b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_606.2, 9;
    %load/vec4 v0x6000041998c0_0;
    %jmp/1 T_606.3, 9;
T_606.2 ; End of true expr.
    %load/vec4 v0x600004199a70_0;
    %jmp/0 T_606.3, 9;
 ; End of false expr.
    %blend;
T_606.3;
    %jmp/0 T_606.1, 8;
 ; End of false expr.
    %blend;
T_606.1;
    %store/vec4 v0x600004199a70_0, 0, 1;
    %jmp T_606;
    .thread T_606;
    .scope S_0x7fcf31cef4c0;
T_607 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_607.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_607.1, 8;
T_607.0 ; End of true expr.
    %load/vec4 v0x60000419a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_607.2, 9;
    %load/vec4 v0x60000419a370_0;
    %jmp/1 T_607.3, 9;
T_607.2 ; End of true expr.
    %load/vec4 v0x60000419a520_0;
    %jmp/0 T_607.3, 9;
 ; End of false expr.
    %blend;
T_607.3;
    %jmp/0 T_607.1, 8;
 ; End of false expr.
    %blend;
T_607.1;
    %store/vec4 v0x60000419a520_0, 0, 1;
    %jmp T_607;
    .thread T_607;
    .scope S_0x7fcf31cef7a0;
T_608 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_608.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_608.1, 8;
T_608.0 ; End of true expr.
    %load/vec4 v0x60000419b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_608.2, 9;
    %load/vec4 v0x60000419ae20_0;
    %jmp/1 T_608.3, 9;
T_608.2 ; End of true expr.
    %load/vec4 v0x60000419afd0_0;
    %jmp/0 T_608.3, 9;
 ; End of false expr.
    %blend;
T_608.3;
    %jmp/0 T_608.1, 8;
 ; End of false expr.
    %blend;
T_608.1;
    %store/vec4 v0x60000419afd0_0, 0, 1;
    %jmp T_608;
    .thread T_608;
    .scope S_0x7fcf32aaba90;
T_609 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419c480_0;
    %flag_set/vec4 8;
    %jmp/0 T_609.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_609.1, 8;
T_609.0 ; End of true expr.
    %load/vec4 v0x60000419c5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_609.2, 9;
    %load/vec4 v0x60000419c360_0;
    %jmp/1 T_609.3, 9;
T_609.2 ; End of true expr.
    %load/vec4 v0x60000419c510_0;
    %jmp/0 T_609.3, 9;
 ; End of false expr.
    %blend;
T_609.3;
    %jmp/0 T_609.1, 8;
 ; End of false expr.
    %blend;
T_609.1;
    %store/vec4 v0x60000419c510_0, 0, 1;
    %jmp T_609;
    .thread T_609;
    .scope S_0x7fcf32aabd70;
T_610 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_610.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_610.1, 8;
T_610.0 ; End of true expr.
    %load/vec4 v0x60000419d050_0;
    %flag_set/vec4 9;
    %jmp/0 T_610.2, 9;
    %load/vec4 v0x60000419ce10_0;
    %jmp/1 T_610.3, 9;
T_610.2 ; End of true expr.
    %load/vec4 v0x60000419cfc0_0;
    %jmp/0 T_610.3, 9;
 ; End of false expr.
    %blend;
T_610.3;
    %jmp/0 T_610.1, 8;
 ; End of false expr.
    %blend;
T_610.1;
    %store/vec4 v0x60000419cfc0_0, 0, 1;
    %jmp T_610;
    .thread T_610;
    .scope S_0x7fcf32aac050;
T_611 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419d9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_611.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_611.1, 8;
T_611.0 ; End of true expr.
    %load/vec4 v0x60000419db00_0;
    %flag_set/vec4 9;
    %jmp/0 T_611.2, 9;
    %load/vec4 v0x60000419d8c0_0;
    %jmp/1 T_611.3, 9;
T_611.2 ; End of true expr.
    %load/vec4 v0x60000419da70_0;
    %jmp/0 T_611.3, 9;
 ; End of false expr.
    %blend;
T_611.3;
    %jmp/0 T_611.1, 8;
 ; End of false expr.
    %blend;
T_611.1;
    %store/vec4 v0x60000419da70_0, 0, 1;
    %jmp T_611;
    .thread T_611;
    .scope S_0x7fcf32aac330;
T_612 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419e490_0;
    %flag_set/vec4 8;
    %jmp/0 T_612.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_612.1, 8;
T_612.0 ; End of true expr.
    %load/vec4 v0x60000419e5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_612.2, 9;
    %load/vec4 v0x60000419e370_0;
    %jmp/1 T_612.3, 9;
T_612.2 ; End of true expr.
    %load/vec4 v0x60000419e520_0;
    %jmp/0 T_612.3, 9;
 ; End of false expr.
    %blend;
T_612.3;
    %jmp/0 T_612.1, 8;
 ; End of false expr.
    %blend;
T_612.1;
    %store/vec4 v0x60000419e520_0, 0, 1;
    %jmp T_612;
    .thread T_612;
    .scope S_0x7fcf32aac810;
T_613 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_613.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_613.1, 8;
T_613.0 ; End of true expr.
    %load/vec4 v0x60000419f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_613.2, 9;
    %load/vec4 v0x60000419ee20_0;
    %jmp/1 T_613.3, 9;
T_613.2 ; End of true expr.
    %load/vec4 v0x60000419efd0_0;
    %jmp/0 T_613.3, 9;
 ; End of false expr.
    %blend;
T_613.3;
    %jmp/0 T_613.1, 8;
 ; End of false expr.
    %blend;
T_613.1;
    %store/vec4 v0x60000419efd0_0, 0, 1;
    %jmp T_613;
    .thread T_613;
    .scope S_0x7fcf32aacaf0;
T_614 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000419f9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_614.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_614.1, 8;
T_614.0 ; End of true expr.
    %load/vec4 v0x60000419fb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_614.2, 9;
    %load/vec4 v0x60000419f8d0_0;
    %jmp/1 T_614.3, 9;
T_614.2 ; End of true expr.
    %load/vec4 v0x60000419fa80_0;
    %jmp/0 T_614.3, 9;
 ; End of false expr.
    %blend;
T_614.3;
    %jmp/0 T_614.1, 8;
 ; End of false expr.
    %blend;
T_614.1;
    %store/vec4 v0x60000419fa80_0, 0, 1;
    %jmp T_614;
    .thread T_614;
    .scope S_0x7fcf32aacdd0;
T_615 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004190510_0;
    %flag_set/vec4 8;
    %jmp/0 T_615.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_615.1, 8;
T_615.0 ; End of true expr.
    %load/vec4 v0x600004190630_0;
    %flag_set/vec4 9;
    %jmp/0 T_615.2, 9;
    %load/vec4 v0x6000041903f0_0;
    %jmp/1 T_615.3, 9;
T_615.2 ; End of true expr.
    %load/vec4 v0x6000041905a0_0;
    %jmp/0 T_615.3, 9;
 ; End of false expr.
    %blend;
T_615.3;
    %jmp/0 T_615.1, 8;
 ; End of false expr.
    %blend;
T_615.1;
    %store/vec4 v0x6000041905a0_0, 0, 1;
    %jmp T_615;
    .thread T_615;
    .scope S_0x7fcf32aad0b0;
T_616 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004190fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_616.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_616.1, 8;
T_616.0 ; End of true expr.
    %load/vec4 v0x6000041910e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_616.2, 9;
    %load/vec4 v0x600004190ea0_0;
    %jmp/1 T_616.3, 9;
T_616.2 ; End of true expr.
    %load/vec4 v0x600004191050_0;
    %jmp/0 T_616.3, 9;
 ; End of false expr.
    %blend;
T_616.3;
    %jmp/0 T_616.1, 8;
 ; End of false expr.
    %blend;
T_616.1;
    %store/vec4 v0x600004191050_0, 0, 1;
    %jmp T_616;
    .thread T_616;
    .scope S_0x7fcf32aad390;
T_617 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004191a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_617.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_617.1, 8;
T_617.0 ; End of true expr.
    %load/vec4 v0x600004191b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_617.2, 9;
    %load/vec4 v0x600004191950_0;
    %jmp/1 T_617.3, 9;
T_617.2 ; End of true expr.
    %load/vec4 v0x600004191b00_0;
    %jmp/0 T_617.3, 9;
 ; End of false expr.
    %blend;
T_617.3;
    %jmp/0 T_617.1, 8;
 ; End of false expr.
    %blend;
T_617.1;
    %store/vec4 v0x600004191b00_0, 0, 1;
    %jmp T_617;
    .thread T_617;
    .scope S_0x7fcf32aad670;
T_618 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004192520_0;
    %flag_set/vec4 8;
    %jmp/0 T_618.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_618.1, 8;
T_618.0 ; End of true expr.
    %load/vec4 v0x600004192640_0;
    %flag_set/vec4 9;
    %jmp/0 T_618.2, 9;
    %load/vec4 v0x600004192400_0;
    %jmp/1 T_618.3, 9;
T_618.2 ; End of true expr.
    %load/vec4 v0x6000041925b0_0;
    %jmp/0 T_618.3, 9;
 ; End of false expr.
    %blend;
T_618.3;
    %jmp/0 T_618.1, 8;
 ; End of false expr.
    %blend;
T_618.1;
    %store/vec4 v0x6000041925b0_0, 0, 1;
    %jmp T_618;
    .thread T_618;
    .scope S_0x7fcf32aad950;
T_619 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004192fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_619.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_619.1, 8;
T_619.0 ; End of true expr.
    %load/vec4 v0x6000041930f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_619.2, 9;
    %load/vec4 v0x600004192eb0_0;
    %jmp/1 T_619.3, 9;
T_619.2 ; End of true expr.
    %load/vec4 v0x600004193060_0;
    %jmp/0 T_619.3, 9;
 ; End of false expr.
    %blend;
T_619.3;
    %jmp/0 T_619.1, 8;
 ; End of false expr.
    %blend;
T_619.1;
    %store/vec4 v0x600004193060_0, 0, 1;
    %jmp T_619;
    .thread T_619;
    .scope S_0x7fcf32aae030;
T_620 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004193f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_620.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_620.1, 8;
T_620.0 ; End of true expr.
    %load/vec4 v0x600004194090_0;
    %flag_set/vec4 9;
    %jmp/0 T_620.2, 9;
    %load/vec4 v0x600004193de0_0;
    %jmp/1 T_620.3, 9;
T_620.2 ; End of true expr.
    %load/vec4 v0x600004194000_0;
    %jmp/0 T_620.3, 9;
 ; End of false expr.
    %blend;
T_620.3;
    %jmp/0 T_620.1, 8;
 ; End of false expr.
    %blend;
T_620.1;
    %store/vec4 v0x600004194000_0, 0, 1;
    %jmp T_620;
    .thread T_620;
    .scope S_0x7fcf32aae310;
T_621 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004194a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_621.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_621.1, 8;
T_621.0 ; End of true expr.
    %load/vec4 v0x600004194b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_621.2, 9;
    %load/vec4 v0x600004194900_0;
    %jmp/1 T_621.3, 9;
T_621.2 ; End of true expr.
    %load/vec4 v0x600004194ab0_0;
    %jmp/0 T_621.3, 9;
 ; End of false expr.
    %blend;
T_621.3;
    %jmp/0 T_621.1, 8;
 ; End of false expr.
    %blend;
T_621.1;
    %store/vec4 v0x600004194ab0_0, 0, 1;
    %jmp T_621;
    .thread T_621;
    .scope S_0x7fcf32aae5f0;
T_622 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041954d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_622.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_622.1, 8;
T_622.0 ; End of true expr.
    %load/vec4 v0x6000041955f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_622.2, 9;
    %load/vec4 v0x6000041953b0_0;
    %jmp/1 T_622.3, 9;
T_622.2 ; End of true expr.
    %load/vec4 v0x600004195560_0;
    %jmp/0 T_622.3, 9;
 ; End of false expr.
    %blend;
T_622.3;
    %jmp/0 T_622.1, 8;
 ; End of false expr.
    %blend;
T_622.1;
    %store/vec4 v0x600004195560_0, 0, 1;
    %jmp T_622;
    .thread T_622;
    .scope S_0x7fcf32aae8d0;
T_623 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004195f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_623.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_623.1, 8;
T_623.0 ; End of true expr.
    %load/vec4 v0x6000041960a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_623.2, 9;
    %load/vec4 v0x600004195e60_0;
    %jmp/1 T_623.3, 9;
T_623.2 ; End of true expr.
    %load/vec4 v0x600004196010_0;
    %jmp/0 T_623.3, 9;
 ; End of false expr.
    %blend;
T_623.3;
    %jmp/0 T_623.1, 8;
 ; End of false expr.
    %blend;
T_623.1;
    %store/vec4 v0x600004196010_0, 0, 1;
    %jmp T_623;
    .thread T_623;
    .scope S_0x7fcf32aaebb0;
T_624 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004196a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_624.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_624.1, 8;
T_624.0 ; End of true expr.
    %load/vec4 v0x600004196b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_624.2, 9;
    %load/vec4 v0x600004196910_0;
    %jmp/1 T_624.3, 9;
T_624.2 ; End of true expr.
    %load/vec4 v0x600004196ac0_0;
    %jmp/0 T_624.3, 9;
 ; End of false expr.
    %blend;
T_624.3;
    %jmp/0 T_624.1, 8;
 ; End of false expr.
    %blend;
T_624.1;
    %store/vec4 v0x600004196ac0_0, 0, 1;
    %jmp T_624;
    .thread T_624;
    .scope S_0x7fcf32aaee90;
T_625 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041974e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_625.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_625.1, 8;
T_625.0 ; End of true expr.
    %load/vec4 v0x600004197600_0;
    %flag_set/vec4 9;
    %jmp/0 T_625.2, 9;
    %load/vec4 v0x6000041973c0_0;
    %jmp/1 T_625.3, 9;
T_625.2 ; End of true expr.
    %load/vec4 v0x600004197570_0;
    %jmp/0 T_625.3, 9;
 ; End of false expr.
    %blend;
T_625.3;
    %jmp/0 T_625.1, 8;
 ; End of false expr.
    %blend;
T_625.1;
    %store/vec4 v0x600004197570_0, 0, 1;
    %jmp T_625;
    .thread T_625;
    .scope S_0x7fcf32aaf170;
T_626 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004068000_0;
    %flag_set/vec4 8;
    %jmp/0 T_626.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_626.1, 8;
T_626.0 ; End of true expr.
    %load/vec4 v0x600004068120_0;
    %flag_set/vec4 9;
    %jmp/0 T_626.2, 9;
    %load/vec4 v0x600004197e70_0;
    %jmp/1 T_626.3, 9;
T_626.2 ; End of true expr.
    %load/vec4 v0x600004068090_0;
    %jmp/0 T_626.3, 9;
 ; End of false expr.
    %blend;
T_626.3;
    %jmp/0 T_626.1, 8;
 ; End of false expr.
    %blend;
T_626.1;
    %store/vec4 v0x600004068090_0, 0, 1;
    %jmp T_626;
    .thread T_626;
    .scope S_0x7fcf32aaf450;
T_627 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004068ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_627.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_627.1, 8;
T_627.0 ; End of true expr.
    %load/vec4 v0x600004068bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_627.2, 9;
    %load/vec4 v0x600004068990_0;
    %jmp/1 T_627.3, 9;
T_627.2 ; End of true expr.
    %load/vec4 v0x600004068b40_0;
    %jmp/0 T_627.3, 9;
 ; End of false expr.
    %blend;
T_627.3;
    %jmp/0 T_627.1, 8;
 ; End of false expr.
    %blend;
T_627.1;
    %store/vec4 v0x600004068b40_0, 0, 1;
    %jmp T_627;
    .thread T_627;
    .scope S_0x7fcf32aaf730;
T_628 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004069560_0;
    %flag_set/vec4 8;
    %jmp/0 T_628.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_628.1, 8;
T_628.0 ; End of true expr.
    %load/vec4 v0x600004069680_0;
    %flag_set/vec4 9;
    %jmp/0 T_628.2, 9;
    %load/vec4 v0x600004069440_0;
    %jmp/1 T_628.3, 9;
T_628.2 ; End of true expr.
    %load/vec4 v0x6000040695f0_0;
    %jmp/0 T_628.3, 9;
 ; End of false expr.
    %blend;
T_628.3;
    %jmp/0 T_628.1, 8;
 ; End of false expr.
    %blend;
T_628.1;
    %store/vec4 v0x6000040695f0_0, 0, 1;
    %jmp T_628;
    .thread T_628;
    .scope S_0x7fcf32aafc10;
T_629 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406a010_0;
    %flag_set/vec4 8;
    %jmp/0 T_629.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_629.1, 8;
T_629.0 ; End of true expr.
    %load/vec4 v0x60000406a130_0;
    %flag_set/vec4 9;
    %jmp/0 T_629.2, 9;
    %load/vec4 v0x600004069ef0_0;
    %jmp/1 T_629.3, 9;
T_629.2 ; End of true expr.
    %load/vec4 v0x60000406a0a0_0;
    %jmp/0 T_629.3, 9;
 ; End of false expr.
    %blend;
T_629.3;
    %jmp/0 T_629.1, 8;
 ; End of false expr.
    %blend;
T_629.1;
    %store/vec4 v0x60000406a0a0_0, 0, 1;
    %jmp T_629;
    .thread T_629;
    .scope S_0x7fcf32aafef0;
T_630 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406aac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_630.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_630.1, 8;
T_630.0 ; End of true expr.
    %load/vec4 v0x60000406abe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_630.2, 9;
    %load/vec4 v0x60000406a9a0_0;
    %jmp/1 T_630.3, 9;
T_630.2 ; End of true expr.
    %load/vec4 v0x60000406ab50_0;
    %jmp/0 T_630.3, 9;
 ; End of false expr.
    %blend;
T_630.3;
    %jmp/0 T_630.1, 8;
 ; End of false expr.
    %blend;
T_630.1;
    %store/vec4 v0x60000406ab50_0, 0, 1;
    %jmp T_630;
    .thread T_630;
    .scope S_0x7fcf32ab01d0;
T_631 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_631.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_631.1, 8;
T_631.0 ; End of true expr.
    %load/vec4 v0x60000406b690_0;
    %flag_set/vec4 9;
    %jmp/0 T_631.2, 9;
    %load/vec4 v0x60000406b450_0;
    %jmp/1 T_631.3, 9;
T_631.2 ; End of true expr.
    %load/vec4 v0x60000406b600_0;
    %jmp/0 T_631.3, 9;
 ; End of false expr.
    %blend;
T_631.3;
    %jmp/0 T_631.1, 8;
 ; End of false expr.
    %blend;
T_631.1;
    %store/vec4 v0x60000406b600_0, 0, 1;
    %jmp T_631;
    .thread T_631;
    .scope S_0x7fcf32ab04b0;
T_632 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406c090_0;
    %flag_set/vec4 8;
    %jmp/0 T_632.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_632.1, 8;
T_632.0 ; End of true expr.
    %load/vec4 v0x60000406c1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_632.2, 9;
    %load/vec4 v0x60000406bf00_0;
    %jmp/1 T_632.3, 9;
T_632.2 ; End of true expr.
    %load/vec4 v0x60000406c120_0;
    %jmp/0 T_632.3, 9;
 ; End of false expr.
    %blend;
T_632.3;
    %jmp/0 T_632.1, 8;
 ; End of false expr.
    %blend;
T_632.1;
    %store/vec4 v0x60000406c120_0, 0, 1;
    %jmp T_632;
    .thread T_632;
    .scope S_0x7fcf32ab0790;
T_633 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406cb40_0;
    %flag_set/vec4 8;
    %jmp/0 T_633.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_633.1, 8;
T_633.0 ; End of true expr.
    %load/vec4 v0x60000406cc60_0;
    %flag_set/vec4 9;
    %jmp/0 T_633.2, 9;
    %load/vec4 v0x60000406ca20_0;
    %jmp/1 T_633.3, 9;
T_633.2 ; End of true expr.
    %load/vec4 v0x60000406cbd0_0;
    %jmp/0 T_633.3, 9;
 ; End of false expr.
    %blend;
T_633.3;
    %jmp/0 T_633.1, 8;
 ; End of false expr.
    %blend;
T_633.1;
    %store/vec4 v0x60000406cbd0_0, 0, 1;
    %jmp T_633;
    .thread T_633;
    .scope S_0x7fcf32ab0a70;
T_634 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_634.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_634.1, 8;
T_634.0 ; End of true expr.
    %load/vec4 v0x60000406d710_0;
    %flag_set/vec4 9;
    %jmp/0 T_634.2, 9;
    %load/vec4 v0x60000406d4d0_0;
    %jmp/1 T_634.3, 9;
T_634.2 ; End of true expr.
    %load/vec4 v0x60000406d680_0;
    %jmp/0 T_634.3, 9;
 ; End of false expr.
    %blend;
T_634.3;
    %jmp/0 T_634.1, 8;
 ; End of false expr.
    %blend;
T_634.1;
    %store/vec4 v0x60000406d680_0, 0, 1;
    %jmp T_634;
    .thread T_634;
    .scope S_0x7fcf32ab0d50;
T_635 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406e0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_635.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_635.1, 8;
T_635.0 ; End of true expr.
    %load/vec4 v0x60000406e1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_635.2, 9;
    %load/vec4 v0x60000406df80_0;
    %jmp/1 T_635.3, 9;
T_635.2 ; End of true expr.
    %load/vec4 v0x60000406e130_0;
    %jmp/0 T_635.3, 9;
 ; End of false expr.
    %blend;
T_635.3;
    %jmp/0 T_635.1, 8;
 ; End of false expr.
    %blend;
T_635.1;
    %store/vec4 v0x60000406e130_0, 0, 1;
    %jmp T_635;
    .thread T_635;
    .scope S_0x7fcf32ab1430;
T_636 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406efd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_636.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_636.1, 8;
T_636.0 ; End of true expr.
    %load/vec4 v0x60000406f0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_636.2, 9;
    %load/vec4 v0x60000406eeb0_0;
    %jmp/1 T_636.3, 9;
T_636.2 ; End of true expr.
    %load/vec4 v0x60000406f060_0;
    %jmp/0 T_636.3, 9;
 ; End of false expr.
    %blend;
T_636.3;
    %jmp/0 T_636.1, 8;
 ; End of false expr.
    %blend;
T_636.1;
    %store/vec4 v0x60000406f060_0, 0, 1;
    %jmp T_636;
    .thread T_636;
    .scope S_0x7fcf32ab1710;
T_637 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000406fa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_637.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_637.1, 8;
T_637.0 ; End of true expr.
    %load/vec4 v0x60000406fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_637.2, 9;
    %load/vec4 v0x60000406f960_0;
    %jmp/1 T_637.3, 9;
T_637.2 ; End of true expr.
    %load/vec4 v0x60000406fb10_0;
    %jmp/0 T_637.3, 9;
 ; End of false expr.
    %blend;
T_637.3;
    %jmp/0 T_637.1, 8;
 ; End of false expr.
    %blend;
T_637.1;
    %store/vec4 v0x60000406fb10_0, 0, 1;
    %jmp T_637;
    .thread T_637;
    .scope S_0x7fcf32ab19f0;
T_638 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040605a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_638.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_638.1, 8;
T_638.0 ; End of true expr.
    %load/vec4 v0x6000040606c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_638.2, 9;
    %load/vec4 v0x600004060480_0;
    %jmp/1 T_638.3, 9;
T_638.2 ; End of true expr.
    %load/vec4 v0x600004060630_0;
    %jmp/0 T_638.3, 9;
 ; End of false expr.
    %blend;
T_638.3;
    %jmp/0 T_638.1, 8;
 ; End of false expr.
    %blend;
T_638.1;
    %store/vec4 v0x600004060630_0, 0, 1;
    %jmp T_638;
    .thread T_638;
    .scope S_0x7fcf32ab1cd0;
T_639 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004061050_0;
    %flag_set/vec4 8;
    %jmp/0 T_639.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_639.1, 8;
T_639.0 ; End of true expr.
    %load/vec4 v0x600004061170_0;
    %flag_set/vec4 9;
    %jmp/0 T_639.2, 9;
    %load/vec4 v0x600004060f30_0;
    %jmp/1 T_639.3, 9;
T_639.2 ; End of true expr.
    %load/vec4 v0x6000040610e0_0;
    %jmp/0 T_639.3, 9;
 ; End of false expr.
    %blend;
T_639.3;
    %jmp/0 T_639.1, 8;
 ; End of false expr.
    %blend;
T_639.1;
    %store/vec4 v0x6000040610e0_0, 0, 1;
    %jmp T_639;
    .thread T_639;
    .scope S_0x7fcf32ab1fb0;
T_640 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004061b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_640.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_640.1, 8;
T_640.0 ; End of true expr.
    %load/vec4 v0x600004061c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_640.2, 9;
    %load/vec4 v0x6000040619e0_0;
    %jmp/1 T_640.3, 9;
T_640.2 ; End of true expr.
    %load/vec4 v0x600004061b90_0;
    %jmp/0 T_640.3, 9;
 ; End of false expr.
    %blend;
T_640.3;
    %jmp/0 T_640.1, 8;
 ; End of false expr.
    %blend;
T_640.1;
    %store/vec4 v0x600004061b90_0, 0, 1;
    %jmp T_640;
    .thread T_640;
    .scope S_0x7fcf32ab2290;
T_641 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040625b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_641.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_641.1, 8;
T_641.0 ; End of true expr.
    %load/vec4 v0x6000040626d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_641.2, 9;
    %load/vec4 v0x600004062490_0;
    %jmp/1 T_641.3, 9;
T_641.2 ; End of true expr.
    %load/vec4 v0x600004062640_0;
    %jmp/0 T_641.3, 9;
 ; End of false expr.
    %blend;
T_641.3;
    %jmp/0 T_641.1, 8;
 ; End of false expr.
    %blend;
T_641.1;
    %store/vec4 v0x600004062640_0, 0, 1;
    %jmp T_641;
    .thread T_641;
    .scope S_0x7fcf32ab2570;
T_642 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004063060_0;
    %flag_set/vec4 8;
    %jmp/0 T_642.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_642.1, 8;
T_642.0 ; End of true expr.
    %load/vec4 v0x600004063180_0;
    %flag_set/vec4 9;
    %jmp/0 T_642.2, 9;
    %load/vec4 v0x600004062f40_0;
    %jmp/1 T_642.3, 9;
T_642.2 ; End of true expr.
    %load/vec4 v0x6000040630f0_0;
    %jmp/0 T_642.3, 9;
 ; End of false expr.
    %blend;
T_642.3;
    %jmp/0 T_642.1, 8;
 ; End of false expr.
    %blend;
T_642.1;
    %store/vec4 v0x6000040630f0_0, 0, 1;
    %jmp T_642;
    .thread T_642;
    .scope S_0x7fcf32ab2850;
T_643 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004063b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_643.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_643.1, 8;
T_643.0 ; End of true expr.
    %load/vec4 v0x600004063c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_643.2, 9;
    %load/vec4 v0x6000040639f0_0;
    %jmp/1 T_643.3, 9;
T_643.2 ; End of true expr.
    %load/vec4 v0x600004063ba0_0;
    %jmp/0 T_643.3, 9;
 ; End of false expr.
    %blend;
T_643.3;
    %jmp/0 T_643.1, 8;
 ; End of false expr.
    %blend;
T_643.1;
    %store/vec4 v0x600004063ba0_0, 0, 1;
    %jmp T_643;
    .thread T_643;
    .scope S_0x7fcf32ab2b30;
T_644 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004064630_0;
    %flag_set/vec4 8;
    %jmp/0 T_644.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_644.1, 8;
T_644.0 ; End of true expr.
    %load/vec4 v0x600004064750_0;
    %flag_set/vec4 9;
    %jmp/0 T_644.2, 9;
    %load/vec4 v0x600004064510_0;
    %jmp/1 T_644.3, 9;
T_644.2 ; End of true expr.
    %load/vec4 v0x6000040646c0_0;
    %jmp/0 T_644.3, 9;
 ; End of false expr.
    %blend;
T_644.3;
    %jmp/0 T_644.1, 8;
 ; End of false expr.
    %blend;
T_644.1;
    %store/vec4 v0x6000040646c0_0, 0, 1;
    %jmp T_644;
    .thread T_644;
    .scope S_0x7fcf32ab3010;
T_645 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040650e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_645.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_645.1, 8;
T_645.0 ; End of true expr.
    %load/vec4 v0x600004065200_0;
    %flag_set/vec4 9;
    %jmp/0 T_645.2, 9;
    %load/vec4 v0x600004064fc0_0;
    %jmp/1 T_645.3, 9;
T_645.2 ; End of true expr.
    %load/vec4 v0x600004065170_0;
    %jmp/0 T_645.3, 9;
 ; End of false expr.
    %blend;
T_645.3;
    %jmp/0 T_645.1, 8;
 ; End of false expr.
    %blend;
T_645.1;
    %store/vec4 v0x600004065170_0, 0, 1;
    %jmp T_645;
    .thread T_645;
    .scope S_0x7fcf32ab32f0;
T_646 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004065b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_646.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_646.1, 8;
T_646.0 ; End of true expr.
    %load/vec4 v0x600004065cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_646.2, 9;
    %load/vec4 v0x600004065a70_0;
    %jmp/1 T_646.3, 9;
T_646.2 ; End of true expr.
    %load/vec4 v0x600004065c20_0;
    %jmp/0 T_646.3, 9;
 ; End of false expr.
    %blend;
T_646.3;
    %jmp/0 T_646.1, 8;
 ; End of false expr.
    %blend;
T_646.1;
    %store/vec4 v0x600004065c20_0, 0, 1;
    %jmp T_646;
    .thread T_646;
    .scope S_0x7fcf32ab35d0;
T_647 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004066640_0;
    %flag_set/vec4 8;
    %jmp/0 T_647.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_647.1, 8;
T_647.0 ; End of true expr.
    %load/vec4 v0x600004066760_0;
    %flag_set/vec4 9;
    %jmp/0 T_647.2, 9;
    %load/vec4 v0x600004066520_0;
    %jmp/1 T_647.3, 9;
T_647.2 ; End of true expr.
    %load/vec4 v0x6000040666d0_0;
    %jmp/0 T_647.3, 9;
 ; End of false expr.
    %blend;
T_647.3;
    %jmp/0 T_647.1, 8;
 ; End of false expr.
    %blend;
T_647.1;
    %store/vec4 v0x6000040666d0_0, 0, 1;
    %jmp T_647;
    .thread T_647;
    .scope S_0x7fcf32ab38b0;
T_648 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040670f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_648.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_648.1, 8;
T_648.0 ; End of true expr.
    %load/vec4 v0x600004067210_0;
    %flag_set/vec4 9;
    %jmp/0 T_648.2, 9;
    %load/vec4 v0x600004066fd0_0;
    %jmp/1 T_648.3, 9;
T_648.2 ; End of true expr.
    %load/vec4 v0x600004067180_0;
    %jmp/0 T_648.3, 9;
 ; End of false expr.
    %blend;
T_648.3;
    %jmp/0 T_648.1, 8;
 ; End of false expr.
    %blend;
T_648.1;
    %store/vec4 v0x600004067180_0, 0, 1;
    %jmp T_648;
    .thread T_648;
    .scope S_0x7fcf32ab3b90;
T_649 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004067ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_649.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_649.1, 8;
T_649.0 ; End of true expr.
    %load/vec4 v0x600004067cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_649.2, 9;
    %load/vec4 v0x600004067a80_0;
    %jmp/1 T_649.3, 9;
T_649.2 ; End of true expr.
    %load/vec4 v0x600004067c30_0;
    %jmp/0 T_649.3, 9;
 ; End of false expr.
    %blend;
T_649.3;
    %jmp/0 T_649.1, 8;
 ; End of false expr.
    %blend;
T_649.1;
    %store/vec4 v0x600004067c30_0, 0, 1;
    %jmp T_649;
    .thread T_649;
    .scope S_0x7fcf32ab3e70;
T_650 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040786c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_650.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_650.1, 8;
T_650.0 ; End of true expr.
    %load/vec4 v0x6000040787e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_650.2, 9;
    %load/vec4 v0x6000040785a0_0;
    %jmp/1 T_650.3, 9;
T_650.2 ; End of true expr.
    %load/vec4 v0x600004078750_0;
    %jmp/0 T_650.3, 9;
 ; End of false expr.
    %blend;
T_650.3;
    %jmp/0 T_650.1, 8;
 ; End of false expr.
    %blend;
T_650.1;
    %store/vec4 v0x600004078750_0, 0, 1;
    %jmp T_650;
    .thread T_650;
    .scope S_0x7fcf32ab4150;
T_651 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004079170_0;
    %flag_set/vec4 8;
    %jmp/0 T_651.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_651.1, 8;
T_651.0 ; End of true expr.
    %load/vec4 v0x600004079290_0;
    %flag_set/vec4 9;
    %jmp/0 T_651.2, 9;
    %load/vec4 v0x600004079050_0;
    %jmp/1 T_651.3, 9;
T_651.2 ; End of true expr.
    %load/vec4 v0x600004079200_0;
    %jmp/0 T_651.3, 9;
 ; End of false expr.
    %blend;
T_651.3;
    %jmp/0 T_651.1, 8;
 ; End of false expr.
    %blend;
T_651.1;
    %store/vec4 v0x600004079200_0, 0, 1;
    %jmp T_651;
    .thread T_651;
    .scope S_0x7fcf32ab4830;
T_652 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407a0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_652.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_652.1, 8;
T_652.0 ; End of true expr.
    %load/vec4 v0x60000407a1c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_652.2, 9;
    %load/vec4 v0x600004079f80_0;
    %jmp/1 T_652.3, 9;
T_652.2 ; End of true expr.
    %load/vec4 v0x60000407a130_0;
    %jmp/0 T_652.3, 9;
 ; End of false expr.
    %blend;
T_652.3;
    %jmp/0 T_652.1, 8;
 ; End of false expr.
    %blend;
T_652.1;
    %store/vec4 v0x60000407a130_0, 0, 1;
    %jmp T_652;
    .thread T_652;
    .scope S_0x7fcf32ab4b10;
T_653 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407ab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_653.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_653.1, 8;
T_653.0 ; End of true expr.
    %load/vec4 v0x60000407ac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_653.2, 9;
    %load/vec4 v0x60000407aa30_0;
    %jmp/1 T_653.3, 9;
T_653.2 ; End of true expr.
    %load/vec4 v0x60000407abe0_0;
    %jmp/0 T_653.3, 9;
 ; End of false expr.
    %blend;
T_653.3;
    %jmp/0 T_653.1, 8;
 ; End of false expr.
    %blend;
T_653.1;
    %store/vec4 v0x60000407abe0_0, 0, 1;
    %jmp T_653;
    .thread T_653;
    .scope S_0x7fcf32ab4df0;
T_654 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407b600_0;
    %flag_set/vec4 8;
    %jmp/0 T_654.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_654.1, 8;
T_654.0 ; End of true expr.
    %load/vec4 v0x60000407b720_0;
    %flag_set/vec4 9;
    %jmp/0 T_654.2, 9;
    %load/vec4 v0x60000407b4e0_0;
    %jmp/1 T_654.3, 9;
T_654.2 ; End of true expr.
    %load/vec4 v0x60000407b690_0;
    %jmp/0 T_654.3, 9;
 ; End of false expr.
    %blend;
T_654.3;
    %jmp/0 T_654.1, 8;
 ; End of false expr.
    %blend;
T_654.1;
    %store/vec4 v0x60000407b690_0, 0, 1;
    %jmp T_654;
    .thread T_654;
    .scope S_0x7fcf32ab50d0;
T_655 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_655.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_655.1, 8;
T_655.0 ; End of true expr.
    %load/vec4 v0x60000407c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_655.2, 9;
    %load/vec4 v0x60000407c000_0;
    %jmp/1 T_655.3, 9;
T_655.2 ; End of true expr.
    %load/vec4 v0x60000407c1b0_0;
    %jmp/0 T_655.3, 9;
 ; End of false expr.
    %blend;
T_655.3;
    %jmp/0 T_655.1, 8;
 ; End of false expr.
    %blend;
T_655.1;
    %store/vec4 v0x60000407c1b0_0, 0, 1;
    %jmp T_655;
    .thread T_655;
    .scope S_0x7fcf32ab53b0;
T_656 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_656.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_656.1, 8;
T_656.0 ; End of true expr.
    %load/vec4 v0x60000407ccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_656.2, 9;
    %load/vec4 v0x60000407cab0_0;
    %jmp/1 T_656.3, 9;
T_656.2 ; End of true expr.
    %load/vec4 v0x60000407cc60_0;
    %jmp/0 T_656.3, 9;
 ; End of false expr.
    %blend;
T_656.3;
    %jmp/0 T_656.1, 8;
 ; End of false expr.
    %blend;
T_656.1;
    %store/vec4 v0x60000407cc60_0, 0, 1;
    %jmp T_656;
    .thread T_656;
    .scope S_0x7fcf32ab5690;
T_657 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407d680_0;
    %flag_set/vec4 8;
    %jmp/0 T_657.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_657.1, 8;
T_657.0 ; End of true expr.
    %load/vec4 v0x60000407d7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_657.2, 9;
    %load/vec4 v0x60000407d560_0;
    %jmp/1 T_657.3, 9;
T_657.2 ; End of true expr.
    %load/vec4 v0x60000407d710_0;
    %jmp/0 T_657.3, 9;
 ; End of false expr.
    %blend;
T_657.3;
    %jmp/0 T_657.1, 8;
 ; End of false expr.
    %blend;
T_657.1;
    %store/vec4 v0x60000407d710_0, 0, 1;
    %jmp T_657;
    .thread T_657;
    .scope S_0x7fcf32ab5970;
T_658 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_658.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_658.1, 8;
T_658.0 ; End of true expr.
    %load/vec4 v0x60000407e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_658.2, 9;
    %load/vec4 v0x60000407e010_0;
    %jmp/1 T_658.3, 9;
T_658.2 ; End of true expr.
    %load/vec4 v0x60000407e1c0_0;
    %jmp/0 T_658.3, 9;
 ; End of false expr.
    %blend;
T_658.3;
    %jmp/0 T_658.1, 8;
 ; End of false expr.
    %blend;
T_658.1;
    %store/vec4 v0x60000407e1c0_0, 0, 1;
    %jmp T_658;
    .thread T_658;
    .scope S_0x7fcf32ab5c50;
T_659 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_659.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_659.1, 8;
T_659.0 ; End of true expr.
    %load/vec4 v0x60000407ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_659.2, 9;
    %load/vec4 v0x60000407eac0_0;
    %jmp/1 T_659.3, 9;
T_659.2 ; End of true expr.
    %load/vec4 v0x60000407ec70_0;
    %jmp/0 T_659.3, 9;
 ; End of false expr.
    %blend;
T_659.3;
    %jmp/0 T_659.1, 8;
 ; End of false expr.
    %blend;
T_659.1;
    %store/vec4 v0x60000407ec70_0, 0, 1;
    %jmp T_659;
    .thread T_659;
    .scope S_0x7fcf32ab5f30;
T_660 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000407f690_0;
    %flag_set/vec4 8;
    %jmp/0 T_660.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_660.1, 8;
T_660.0 ; End of true expr.
    %load/vec4 v0x60000407f7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_660.2, 9;
    %load/vec4 v0x60000407f570_0;
    %jmp/1 T_660.3, 9;
T_660.2 ; End of true expr.
    %load/vec4 v0x60000407f720_0;
    %jmp/0 T_660.3, 9;
 ; End of false expr.
    %blend;
T_660.3;
    %jmp/0 T_660.1, 8;
 ; End of false expr.
    %blend;
T_660.1;
    %store/vec4 v0x60000407f720_0, 0, 1;
    %jmp T_660;
    .thread T_660;
    .scope S_0x7fcf32ab6410;
T_661 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040701b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_661.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_661.1, 8;
T_661.0 ; End of true expr.
    %load/vec4 v0x6000040702d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_661.2, 9;
    %load/vec4 v0x600004070090_0;
    %jmp/1 T_661.3, 9;
T_661.2 ; End of true expr.
    %load/vec4 v0x600004070240_0;
    %jmp/0 T_661.3, 9;
 ; End of false expr.
    %blend;
T_661.3;
    %jmp/0 T_661.1, 8;
 ; End of false expr.
    %blend;
T_661.1;
    %store/vec4 v0x600004070240_0, 0, 1;
    %jmp T_661;
    .thread T_661;
    .scope S_0x7fcf32ab66f0;
T_662 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004070c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_662.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_662.1, 8;
T_662.0 ; End of true expr.
    %load/vec4 v0x600004070d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_662.2, 9;
    %load/vec4 v0x600004070b40_0;
    %jmp/1 T_662.3, 9;
T_662.2 ; End of true expr.
    %load/vec4 v0x600004070cf0_0;
    %jmp/0 T_662.3, 9;
 ; End of false expr.
    %blend;
T_662.3;
    %jmp/0 T_662.1, 8;
 ; End of false expr.
    %blend;
T_662.1;
    %store/vec4 v0x600004070cf0_0, 0, 1;
    %jmp T_662;
    .thread T_662;
    .scope S_0x7fcf32ab69d0;
T_663 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004071710_0;
    %flag_set/vec4 8;
    %jmp/0 T_663.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_663.1, 8;
T_663.0 ; End of true expr.
    %load/vec4 v0x600004071830_0;
    %flag_set/vec4 9;
    %jmp/0 T_663.2, 9;
    %load/vec4 v0x6000040715f0_0;
    %jmp/1 T_663.3, 9;
T_663.2 ; End of true expr.
    %load/vec4 v0x6000040717a0_0;
    %jmp/0 T_663.3, 9;
 ; End of false expr.
    %blend;
T_663.3;
    %jmp/0 T_663.1, 8;
 ; End of false expr.
    %blend;
T_663.1;
    %store/vec4 v0x6000040717a0_0, 0, 1;
    %jmp T_663;
    .thread T_663;
    .scope S_0x7fcf32ab6cb0;
T_664 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040721c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_664.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_664.1, 8;
T_664.0 ; End of true expr.
    %load/vec4 v0x6000040722e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_664.2, 9;
    %load/vec4 v0x6000040720a0_0;
    %jmp/1 T_664.3, 9;
T_664.2 ; End of true expr.
    %load/vec4 v0x600004072250_0;
    %jmp/0 T_664.3, 9;
 ; End of false expr.
    %blend;
T_664.3;
    %jmp/0 T_664.1, 8;
 ; End of false expr.
    %blend;
T_664.1;
    %store/vec4 v0x600004072250_0, 0, 1;
    %jmp T_664;
    .thread T_664;
    .scope S_0x7fcf32ab6f90;
T_665 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004072c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_665.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_665.1, 8;
T_665.0 ; End of true expr.
    %load/vec4 v0x600004072d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_665.2, 9;
    %load/vec4 v0x600004072b50_0;
    %jmp/1 T_665.3, 9;
T_665.2 ; End of true expr.
    %load/vec4 v0x600004072d00_0;
    %jmp/0 T_665.3, 9;
 ; End of false expr.
    %blend;
T_665.3;
    %jmp/0 T_665.1, 8;
 ; End of false expr.
    %blend;
T_665.1;
    %store/vec4 v0x600004072d00_0, 0, 1;
    %jmp T_665;
    .thread T_665;
    .scope S_0x7fcf32ab7270;
T_666 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004073720_0;
    %flag_set/vec4 8;
    %jmp/0 T_666.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_666.1, 8;
T_666.0 ; End of true expr.
    %load/vec4 v0x600004073840_0;
    %flag_set/vec4 9;
    %jmp/0 T_666.2, 9;
    %load/vec4 v0x600004073600_0;
    %jmp/1 T_666.3, 9;
T_666.2 ; End of true expr.
    %load/vec4 v0x6000040737b0_0;
    %jmp/0 T_666.3, 9;
 ; End of false expr.
    %blend;
T_666.3;
    %jmp/0 T_666.1, 8;
 ; End of false expr.
    %blend;
T_666.1;
    %store/vec4 v0x6000040737b0_0, 0, 1;
    %jmp T_666;
    .thread T_666;
    .scope S_0x7fcf32ab7550;
T_667 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004074240_0;
    %flag_set/vec4 8;
    %jmp/0 T_667.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_667.1, 8;
T_667.0 ; End of true expr.
    %load/vec4 v0x600004074360_0;
    %flag_set/vec4 9;
    %jmp/0 T_667.2, 9;
    %load/vec4 v0x600004074120_0;
    %jmp/1 T_667.3, 9;
T_667.2 ; End of true expr.
    %load/vec4 v0x6000040742d0_0;
    %jmp/0 T_667.3, 9;
 ; End of false expr.
    %blend;
T_667.3;
    %jmp/0 T_667.1, 8;
 ; End of false expr.
    %blend;
T_667.1;
    %store/vec4 v0x6000040742d0_0, 0, 1;
    %jmp T_667;
    .thread T_667;
    .scope S_0x7fcf32ab7c30;
T_668 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004075170_0;
    %flag_set/vec4 8;
    %jmp/0 T_668.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_668.1, 8;
T_668.0 ; End of true expr.
    %load/vec4 v0x600004075290_0;
    %flag_set/vec4 9;
    %jmp/0 T_668.2, 9;
    %load/vec4 v0x600004075050_0;
    %jmp/1 T_668.3, 9;
T_668.2 ; End of true expr.
    %load/vec4 v0x600004075200_0;
    %jmp/0 T_668.3, 9;
 ; End of false expr.
    %blend;
T_668.3;
    %jmp/0 T_668.1, 8;
 ; End of false expr.
    %blend;
T_668.1;
    %store/vec4 v0x600004075200_0, 0, 1;
    %jmp T_668;
    .thread T_668;
    .scope S_0x7fcf32ab7f10;
T_669 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004075c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_669.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_669.1, 8;
T_669.0 ; End of true expr.
    %load/vec4 v0x600004075d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_669.2, 9;
    %load/vec4 v0x600004075b00_0;
    %jmp/1 T_669.3, 9;
T_669.2 ; End of true expr.
    %load/vec4 v0x600004075cb0_0;
    %jmp/0 T_669.3, 9;
 ; End of false expr.
    %blend;
T_669.3;
    %jmp/0 T_669.1, 8;
 ; End of false expr.
    %blend;
T_669.1;
    %store/vec4 v0x600004075cb0_0, 0, 1;
    %jmp T_669;
    .thread T_669;
    .scope S_0x7fcf32ab81f0;
T_670 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040766d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_670.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_670.1, 8;
T_670.0 ; End of true expr.
    %load/vec4 v0x6000040767f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_670.2, 9;
    %load/vec4 v0x6000040765b0_0;
    %jmp/1 T_670.3, 9;
T_670.2 ; End of true expr.
    %load/vec4 v0x600004076760_0;
    %jmp/0 T_670.3, 9;
 ; End of false expr.
    %blend;
T_670.3;
    %jmp/0 T_670.1, 8;
 ; End of false expr.
    %blend;
T_670.1;
    %store/vec4 v0x600004076760_0, 0, 1;
    %jmp T_670;
    .thread T_670;
    .scope S_0x7fcf32ab84d0;
T_671 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004077180_0;
    %flag_set/vec4 8;
    %jmp/0 T_671.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_671.1, 8;
T_671.0 ; End of true expr.
    %load/vec4 v0x6000040772a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_671.2, 9;
    %load/vec4 v0x600004077060_0;
    %jmp/1 T_671.3, 9;
T_671.2 ; End of true expr.
    %load/vec4 v0x600004077210_0;
    %jmp/0 T_671.3, 9;
 ; End of false expr.
    %blend;
T_671.3;
    %jmp/0 T_671.1, 8;
 ; End of false expr.
    %blend;
T_671.1;
    %store/vec4 v0x600004077210_0, 0, 1;
    %jmp T_671;
    .thread T_671;
    .scope S_0x7fcf32ab87b0;
T_672 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004077c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_672.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_672.1, 8;
T_672.0 ; End of true expr.
    %load/vec4 v0x600004077d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_672.2, 9;
    %load/vec4 v0x600004077b10_0;
    %jmp/1 T_672.3, 9;
T_672.2 ; End of true expr.
    %load/vec4 v0x600004077cc0_0;
    %jmp/0 T_672.3, 9;
 ; End of false expr.
    %blend;
T_672.3;
    %jmp/0 T_672.1, 8;
 ; End of false expr.
    %blend;
T_672.1;
    %store/vec4 v0x600004077cc0_0, 0, 1;
    %jmp T_672;
    .thread T_672;
    .scope S_0x7fcf32ab8a90;
T_673 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004048750_0;
    %flag_set/vec4 8;
    %jmp/0 T_673.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_673.1, 8;
T_673.0 ; End of true expr.
    %load/vec4 v0x600004048870_0;
    %flag_set/vec4 9;
    %jmp/0 T_673.2, 9;
    %load/vec4 v0x600004048630_0;
    %jmp/1 T_673.3, 9;
T_673.2 ; End of true expr.
    %load/vec4 v0x6000040487e0_0;
    %jmp/0 T_673.3, 9;
 ; End of false expr.
    %blend;
T_673.3;
    %jmp/0 T_673.1, 8;
 ; End of false expr.
    %blend;
T_673.1;
    %store/vec4 v0x6000040487e0_0, 0, 1;
    %jmp T_673;
    .thread T_673;
    .scope S_0x7fcf32ab8d70;
T_674 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004049200_0;
    %flag_set/vec4 8;
    %jmp/0 T_674.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_674.1, 8;
T_674.0 ; End of true expr.
    %load/vec4 v0x600004049320_0;
    %flag_set/vec4 9;
    %jmp/0 T_674.2, 9;
    %load/vec4 v0x6000040490e0_0;
    %jmp/1 T_674.3, 9;
T_674.2 ; End of true expr.
    %load/vec4 v0x600004049290_0;
    %jmp/0 T_674.3, 9;
 ; End of false expr.
    %blend;
T_674.3;
    %jmp/0 T_674.1, 8;
 ; End of false expr.
    %blend;
T_674.1;
    %store/vec4 v0x600004049290_0, 0, 1;
    %jmp T_674;
    .thread T_674;
    .scope S_0x7fcf32ab9050;
T_675 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004049cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_675.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_675.1, 8;
T_675.0 ; End of true expr.
    %load/vec4 v0x600004049dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_675.2, 9;
    %load/vec4 v0x600004049b90_0;
    %jmp/1 T_675.3, 9;
T_675.2 ; End of true expr.
    %load/vec4 v0x600004049d40_0;
    %jmp/0 T_675.3, 9;
 ; End of false expr.
    %blend;
T_675.3;
    %jmp/0 T_675.1, 8;
 ; End of false expr.
    %blend;
T_675.1;
    %store/vec4 v0x600004049d40_0, 0, 1;
    %jmp T_675;
    .thread T_675;
    .scope S_0x7fcf32ab9330;
T_676 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404a760_0;
    %flag_set/vec4 8;
    %jmp/0 T_676.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_676.1, 8;
T_676.0 ; End of true expr.
    %load/vec4 v0x60000404a880_0;
    %flag_set/vec4 9;
    %jmp/0 T_676.2, 9;
    %load/vec4 v0x60000404a640_0;
    %jmp/1 T_676.3, 9;
T_676.2 ; End of true expr.
    %load/vec4 v0x60000404a7f0_0;
    %jmp/0 T_676.3, 9;
 ; End of false expr.
    %blend;
T_676.3;
    %jmp/0 T_676.1, 8;
 ; End of false expr.
    %blend;
T_676.1;
    %store/vec4 v0x60000404a7f0_0, 0, 1;
    %jmp T_676;
    .thread T_676;
    .scope S_0x7fcf32ab9810;
T_677 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404b210_0;
    %flag_set/vec4 8;
    %jmp/0 T_677.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_677.1, 8;
T_677.0 ; End of true expr.
    %load/vec4 v0x60000404b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_677.2, 9;
    %load/vec4 v0x60000404b0f0_0;
    %jmp/1 T_677.3, 9;
T_677.2 ; End of true expr.
    %load/vec4 v0x60000404b2a0_0;
    %jmp/0 T_677.3, 9;
 ; End of false expr.
    %blend;
T_677.3;
    %jmp/0 T_677.1, 8;
 ; End of false expr.
    %blend;
T_677.1;
    %store/vec4 v0x60000404b2a0_0, 0, 1;
    %jmp T_677;
    .thread T_677;
    .scope S_0x7fcf32ab9af0;
T_678 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404bcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_678.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_678.1, 8;
T_678.0 ; End of true expr.
    %load/vec4 v0x60000404bde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_678.2, 9;
    %load/vec4 v0x60000404bba0_0;
    %jmp/1 T_678.3, 9;
T_678.2 ; End of true expr.
    %load/vec4 v0x60000404bd50_0;
    %jmp/0 T_678.3, 9;
 ; End of false expr.
    %blend;
T_678.3;
    %jmp/0 T_678.1, 8;
 ; End of false expr.
    %blend;
T_678.1;
    %store/vec4 v0x60000404bd50_0, 0, 1;
    %jmp T_678;
    .thread T_678;
    .scope S_0x7fcf32ab9dd0;
T_679 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_679.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_679.1, 8;
T_679.0 ; End of true expr.
    %load/vec4 v0x60000404c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_679.2, 9;
    %load/vec4 v0x60000404c6c0_0;
    %jmp/1 T_679.3, 9;
T_679.2 ; End of true expr.
    %load/vec4 v0x60000404c870_0;
    %jmp/0 T_679.3, 9;
 ; End of false expr.
    %blend;
T_679.3;
    %jmp/0 T_679.1, 8;
 ; End of false expr.
    %blend;
T_679.1;
    %store/vec4 v0x60000404c870_0, 0, 1;
    %jmp T_679;
    .thread T_679;
    .scope S_0x7fcf32aba0b0;
T_680 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404d290_0;
    %flag_set/vec4 8;
    %jmp/0 T_680.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_680.1, 8;
T_680.0 ; End of true expr.
    %load/vec4 v0x60000404d3b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_680.2, 9;
    %load/vec4 v0x60000404d170_0;
    %jmp/1 T_680.3, 9;
T_680.2 ; End of true expr.
    %load/vec4 v0x60000404d320_0;
    %jmp/0 T_680.3, 9;
 ; End of false expr.
    %blend;
T_680.3;
    %jmp/0 T_680.1, 8;
 ; End of false expr.
    %blend;
T_680.1;
    %store/vec4 v0x60000404d320_0, 0, 1;
    %jmp T_680;
    .thread T_680;
    .scope S_0x7fcf32aba390;
T_681 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404dd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_681.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_681.1, 8;
T_681.0 ; End of true expr.
    %load/vec4 v0x60000404de60_0;
    %flag_set/vec4 9;
    %jmp/0 T_681.2, 9;
    %load/vec4 v0x60000404dc20_0;
    %jmp/1 T_681.3, 9;
T_681.2 ; End of true expr.
    %load/vec4 v0x60000404ddd0_0;
    %jmp/0 T_681.3, 9;
 ; End of false expr.
    %blend;
T_681.3;
    %jmp/0 T_681.1, 8;
 ; End of false expr.
    %blend;
T_681.1;
    %store/vec4 v0x60000404ddd0_0, 0, 1;
    %jmp T_681;
    .thread T_681;
    .scope S_0x7fcf32aba670;
T_682 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404e7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_682.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_682.1, 8;
T_682.0 ; End of true expr.
    %load/vec4 v0x60000404e910_0;
    %flag_set/vec4 9;
    %jmp/0 T_682.2, 9;
    %load/vec4 v0x60000404e6d0_0;
    %jmp/1 T_682.3, 9;
T_682.2 ; End of true expr.
    %load/vec4 v0x60000404e880_0;
    %jmp/0 T_682.3, 9;
 ; End of false expr.
    %blend;
T_682.3;
    %jmp/0 T_682.1, 8;
 ; End of false expr.
    %blend;
T_682.1;
    %store/vec4 v0x60000404e880_0, 0, 1;
    %jmp T_682;
    .thread T_682;
    .scope S_0x7fcf32aba950;
T_683 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000404f2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_683.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_683.1, 8;
T_683.0 ; End of true expr.
    %load/vec4 v0x60000404f3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_683.2, 9;
    %load/vec4 v0x60000404f180_0;
    %jmp/1 T_683.3, 9;
T_683.2 ; End of true expr.
    %load/vec4 v0x60000404f330_0;
    %jmp/0 T_683.3, 9;
 ; End of false expr.
    %blend;
T_683.3;
    %jmp/0 T_683.1, 8;
 ; End of false expr.
    %blend;
T_683.1;
    %store/vec4 v0x60000404f330_0, 0, 1;
    %jmp T_683;
    .thread T_683;
    .scope S_0x7fcf32abb030;
T_684 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004040240_0;
    %flag_set/vec4 8;
    %jmp/0 T_684.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_684.1, 8;
T_684.0 ; End of true expr.
    %load/vec4 v0x600004040360_0;
    %flag_set/vec4 9;
    %jmp/0 T_684.2, 9;
    %load/vec4 v0x600004040120_0;
    %jmp/1 T_684.3, 9;
T_684.2 ; End of true expr.
    %load/vec4 v0x6000040402d0_0;
    %jmp/0 T_684.3, 9;
 ; End of false expr.
    %blend;
T_684.3;
    %jmp/0 T_684.1, 8;
 ; End of false expr.
    %blend;
T_684.1;
    %store/vec4 v0x6000040402d0_0, 0, 1;
    %jmp T_684;
    .thread T_684;
    .scope S_0x7fcf32abb310;
T_685 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004040cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_685.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_685.1, 8;
T_685.0 ; End of true expr.
    %load/vec4 v0x600004040e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_685.2, 9;
    %load/vec4 v0x600004040bd0_0;
    %jmp/1 T_685.3, 9;
T_685.2 ; End of true expr.
    %load/vec4 v0x600004040d80_0;
    %jmp/0 T_685.3, 9;
 ; End of false expr.
    %blend;
T_685.3;
    %jmp/0 T_685.1, 8;
 ; End of false expr.
    %blend;
T_685.1;
    %store/vec4 v0x600004040d80_0, 0, 1;
    %jmp T_685;
    .thread T_685;
    .scope S_0x7fcf32abb5f0;
T_686 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040417a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_686.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_686.1, 8;
T_686.0 ; End of true expr.
    %load/vec4 v0x6000040418c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_686.2, 9;
    %load/vec4 v0x600004041680_0;
    %jmp/1 T_686.3, 9;
T_686.2 ; End of true expr.
    %load/vec4 v0x600004041830_0;
    %jmp/0 T_686.3, 9;
 ; End of false expr.
    %blend;
T_686.3;
    %jmp/0 T_686.1, 8;
 ; End of false expr.
    %blend;
T_686.1;
    %store/vec4 v0x600004041830_0, 0, 1;
    %jmp T_686;
    .thread T_686;
    .scope S_0x7fcf32abb8d0;
T_687 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004042250_0;
    %flag_set/vec4 8;
    %jmp/0 T_687.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_687.1, 8;
T_687.0 ; End of true expr.
    %load/vec4 v0x600004042370_0;
    %flag_set/vec4 9;
    %jmp/0 T_687.2, 9;
    %load/vec4 v0x600004042130_0;
    %jmp/1 T_687.3, 9;
T_687.2 ; End of true expr.
    %load/vec4 v0x6000040422e0_0;
    %jmp/0 T_687.3, 9;
 ; End of false expr.
    %blend;
T_687.3;
    %jmp/0 T_687.1, 8;
 ; End of false expr.
    %blend;
T_687.1;
    %store/vec4 v0x6000040422e0_0, 0, 1;
    %jmp T_687;
    .thread T_687;
    .scope S_0x7fcf32abbbb0;
T_688 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004042d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_688.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_688.1, 8;
T_688.0 ; End of true expr.
    %load/vec4 v0x600004042e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_688.2, 9;
    %load/vec4 v0x600004042be0_0;
    %jmp/1 T_688.3, 9;
T_688.2 ; End of true expr.
    %load/vec4 v0x600004042d90_0;
    %jmp/0 T_688.3, 9;
 ; End of false expr.
    %blend;
T_688.3;
    %jmp/0 T_688.1, 8;
 ; End of false expr.
    %blend;
T_688.1;
    %store/vec4 v0x600004042d90_0, 0, 1;
    %jmp T_688;
    .thread T_688;
    .scope S_0x7fcf32abbe90;
T_689 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040437b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_689.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_689.1, 8;
T_689.0 ; End of true expr.
    %load/vec4 v0x6000040438d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_689.2, 9;
    %load/vec4 v0x600004043690_0;
    %jmp/1 T_689.3, 9;
T_689.2 ; End of true expr.
    %load/vec4 v0x600004043840_0;
    %jmp/0 T_689.3, 9;
 ; End of false expr.
    %blend;
T_689.3;
    %jmp/0 T_689.1, 8;
 ; End of false expr.
    %blend;
T_689.1;
    %store/vec4 v0x600004043840_0, 0, 1;
    %jmp T_689;
    .thread T_689;
    .scope S_0x7fcf32abc170;
T_690 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040442d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_690.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_690.1, 8;
T_690.0 ; End of true expr.
    %load/vec4 v0x6000040443f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_690.2, 9;
    %load/vec4 v0x6000040441b0_0;
    %jmp/1 T_690.3, 9;
T_690.2 ; End of true expr.
    %load/vec4 v0x600004044360_0;
    %jmp/0 T_690.3, 9;
 ; End of false expr.
    %blend;
T_690.3;
    %jmp/0 T_690.1, 8;
 ; End of false expr.
    %blend;
T_690.1;
    %store/vec4 v0x600004044360_0, 0, 1;
    %jmp T_690;
    .thread T_690;
    .scope S_0x7fcf32abc450;
T_691 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004044d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_691.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_691.1, 8;
T_691.0 ; End of true expr.
    %load/vec4 v0x600004044ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_691.2, 9;
    %load/vec4 v0x600004044c60_0;
    %jmp/1 T_691.3, 9;
T_691.2 ; End of true expr.
    %load/vec4 v0x600004044e10_0;
    %jmp/0 T_691.3, 9;
 ; End of false expr.
    %blend;
T_691.3;
    %jmp/0 T_691.1, 8;
 ; End of false expr.
    %blend;
T_691.1;
    %store/vec4 v0x600004044e10_0, 0, 1;
    %jmp T_691;
    .thread T_691;
    .scope S_0x7fcf32abc730;
T_692 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004045830_0;
    %flag_set/vec4 8;
    %jmp/0 T_692.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_692.1, 8;
T_692.0 ; End of true expr.
    %load/vec4 v0x600004045950_0;
    %flag_set/vec4 9;
    %jmp/0 T_692.2, 9;
    %load/vec4 v0x600004045710_0;
    %jmp/1 T_692.3, 9;
T_692.2 ; End of true expr.
    %load/vec4 v0x6000040458c0_0;
    %jmp/0 T_692.3, 9;
 ; End of false expr.
    %blend;
T_692.3;
    %jmp/0 T_692.1, 8;
 ; End of false expr.
    %blend;
T_692.1;
    %store/vec4 v0x6000040458c0_0, 0, 1;
    %jmp T_692;
    .thread T_692;
    .scope S_0x7fcf32abcc10;
T_693 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040462e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_693.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_693.1, 8;
T_693.0 ; End of true expr.
    %load/vec4 v0x600004046400_0;
    %flag_set/vec4 9;
    %jmp/0 T_693.2, 9;
    %load/vec4 v0x6000040461c0_0;
    %jmp/1 T_693.3, 9;
T_693.2 ; End of true expr.
    %load/vec4 v0x600004046370_0;
    %jmp/0 T_693.3, 9;
 ; End of false expr.
    %blend;
T_693.3;
    %jmp/0 T_693.1, 8;
 ; End of false expr.
    %blend;
T_693.1;
    %store/vec4 v0x600004046370_0, 0, 1;
    %jmp T_693;
    .thread T_693;
    .scope S_0x7fcf32abcef0;
T_694 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004046d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_694.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_694.1, 8;
T_694.0 ; End of true expr.
    %load/vec4 v0x600004046eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_694.2, 9;
    %load/vec4 v0x600004046c70_0;
    %jmp/1 T_694.3, 9;
T_694.2 ; End of true expr.
    %load/vec4 v0x600004046e20_0;
    %jmp/0 T_694.3, 9;
 ; End of false expr.
    %blend;
T_694.3;
    %jmp/0 T_694.1, 8;
 ; End of false expr.
    %blend;
T_694.1;
    %store/vec4 v0x600004046e20_0, 0, 1;
    %jmp T_694;
    .thread T_694;
    .scope S_0x7fcf32abd1d0;
T_695 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004047840_0;
    %flag_set/vec4 8;
    %jmp/0 T_695.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_695.1, 8;
T_695.0 ; End of true expr.
    %load/vec4 v0x600004047960_0;
    %flag_set/vec4 9;
    %jmp/0 T_695.2, 9;
    %load/vec4 v0x600004047720_0;
    %jmp/1 T_695.3, 9;
T_695.2 ; End of true expr.
    %load/vec4 v0x6000040478d0_0;
    %jmp/0 T_695.3, 9;
 ; End of false expr.
    %blend;
T_695.3;
    %jmp/0 T_695.1, 8;
 ; End of false expr.
    %blend;
T_695.1;
    %store/vec4 v0x6000040478d0_0, 0, 1;
    %jmp T_695;
    .thread T_695;
    .scope S_0x7fcf32abd4b0;
T_696 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004058360_0;
    %flag_set/vec4 8;
    %jmp/0 T_696.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_696.1, 8;
T_696.0 ; End of true expr.
    %load/vec4 v0x600004058480_0;
    %flag_set/vec4 9;
    %jmp/0 T_696.2, 9;
    %load/vec4 v0x600004058240_0;
    %jmp/1 T_696.3, 9;
T_696.2 ; End of true expr.
    %load/vec4 v0x6000040583f0_0;
    %jmp/0 T_696.3, 9;
 ; End of false expr.
    %blend;
T_696.3;
    %jmp/0 T_696.1, 8;
 ; End of false expr.
    %blend;
T_696.1;
    %store/vec4 v0x6000040583f0_0, 0, 1;
    %jmp T_696;
    .thread T_696;
    .scope S_0x7fcf32abd790;
T_697 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004058e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_697.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_697.1, 8;
T_697.0 ; End of true expr.
    %load/vec4 v0x600004058f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_697.2, 9;
    %load/vec4 v0x600004058cf0_0;
    %jmp/1 T_697.3, 9;
T_697.2 ; End of true expr.
    %load/vec4 v0x600004058ea0_0;
    %jmp/0 T_697.3, 9;
 ; End of false expr.
    %blend;
T_697.3;
    %jmp/0 T_697.1, 8;
 ; End of false expr.
    %blend;
T_697.1;
    %store/vec4 v0x600004058ea0_0, 0, 1;
    %jmp T_697;
    .thread T_697;
    .scope S_0x7fcf32abda70;
T_698 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040598c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_698.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_698.1, 8;
T_698.0 ; End of true expr.
    %load/vec4 v0x6000040599e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_698.2, 9;
    %load/vec4 v0x6000040597a0_0;
    %jmp/1 T_698.3, 9;
T_698.2 ; End of true expr.
    %load/vec4 v0x600004059950_0;
    %jmp/0 T_698.3, 9;
 ; End of false expr.
    %blend;
T_698.3;
    %jmp/0 T_698.1, 8;
 ; End of false expr.
    %blend;
T_698.1;
    %store/vec4 v0x600004059950_0, 0, 1;
    %jmp T_698;
    .thread T_698;
    .scope S_0x7fcf32abdd50;
T_699 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_699.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_699.1, 8;
T_699.0 ; End of true expr.
    %load/vec4 v0x60000405a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_699.2, 9;
    %load/vec4 v0x60000405a250_0;
    %jmp/1 T_699.3, 9;
T_699.2 ; End of true expr.
    %load/vec4 v0x60000405a400_0;
    %jmp/0 T_699.3, 9;
 ; End of false expr.
    %blend;
T_699.3;
    %jmp/0 T_699.1, 8;
 ; End of false expr.
    %blend;
T_699.1;
    %store/vec4 v0x60000405a400_0, 0, 1;
    %jmp T_699;
    .thread T_699;
    .scope S_0x7fcf32abe430;
T_700 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_700.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_700.1, 8;
T_700.0 ; End of true expr.
    %load/vec4 v0x60000405b3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_700.2, 9;
    %load/vec4 v0x60000405b180_0;
    %jmp/1 T_700.3, 9;
T_700.2 ; End of true expr.
    %load/vec4 v0x60000405b330_0;
    %jmp/0 T_700.3, 9;
 ; End of false expr.
    %blend;
T_700.3;
    %jmp/0 T_700.1, 8;
 ; End of false expr.
    %blend;
T_700.1;
    %store/vec4 v0x60000405b330_0, 0, 1;
    %jmp T_700;
    .thread T_700;
    .scope S_0x7fcf32abe710;
T_701 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405bd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_701.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_701.1, 8;
T_701.0 ; End of true expr.
    %load/vec4 v0x60000405be70_0;
    %flag_set/vec4 9;
    %jmp/0 T_701.2, 9;
    %load/vec4 v0x60000405bc30_0;
    %jmp/1 T_701.3, 9;
T_701.2 ; End of true expr.
    %load/vec4 v0x60000405bde0_0;
    %jmp/0 T_701.3, 9;
 ; End of false expr.
    %blend;
T_701.3;
    %jmp/0 T_701.1, 8;
 ; End of false expr.
    %blend;
T_701.1;
    %store/vec4 v0x60000405bde0_0, 0, 1;
    %jmp T_701;
    .thread T_701;
    .scope S_0x7fcf32abe9f0;
T_702 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405c870_0;
    %flag_set/vec4 8;
    %jmp/0 T_702.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_702.1, 8;
T_702.0 ; End of true expr.
    %load/vec4 v0x60000405c990_0;
    %flag_set/vec4 9;
    %jmp/0 T_702.2, 9;
    %load/vec4 v0x60000405c750_0;
    %jmp/1 T_702.3, 9;
T_702.2 ; End of true expr.
    %load/vec4 v0x60000405c900_0;
    %jmp/0 T_702.3, 9;
 ; End of false expr.
    %blend;
T_702.3;
    %jmp/0 T_702.1, 8;
 ; End of false expr.
    %blend;
T_702.1;
    %store/vec4 v0x60000405c900_0, 0, 1;
    %jmp T_702;
    .thread T_702;
    .scope S_0x7fcf32abecd0;
T_703 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405d320_0;
    %flag_set/vec4 8;
    %jmp/0 T_703.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_703.1, 8;
T_703.0 ; End of true expr.
    %load/vec4 v0x60000405d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_703.2, 9;
    %load/vec4 v0x60000405d200_0;
    %jmp/1 T_703.3, 9;
T_703.2 ; End of true expr.
    %load/vec4 v0x60000405d3b0_0;
    %jmp/0 T_703.3, 9;
 ; End of false expr.
    %blend;
T_703.3;
    %jmp/0 T_703.1, 8;
 ; End of false expr.
    %blend;
T_703.1;
    %store/vec4 v0x60000405d3b0_0, 0, 1;
    %jmp T_703;
    .thread T_703;
    .scope S_0x7fcf32abefb0;
T_704 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405ddd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_704.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_704.1, 8;
T_704.0 ; End of true expr.
    %load/vec4 v0x60000405def0_0;
    %flag_set/vec4 9;
    %jmp/0 T_704.2, 9;
    %load/vec4 v0x60000405dcb0_0;
    %jmp/1 T_704.3, 9;
T_704.2 ; End of true expr.
    %load/vec4 v0x60000405de60_0;
    %jmp/0 T_704.3, 9;
 ; End of false expr.
    %blend;
T_704.3;
    %jmp/0 T_704.1, 8;
 ; End of false expr.
    %blend;
T_704.1;
    %store/vec4 v0x60000405de60_0, 0, 1;
    %jmp T_704;
    .thread T_704;
    .scope S_0x7fcf32abf290;
T_705 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405e880_0;
    %flag_set/vec4 8;
    %jmp/0 T_705.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_705.1, 8;
T_705.0 ; End of true expr.
    %load/vec4 v0x60000405e9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_705.2, 9;
    %load/vec4 v0x60000405e760_0;
    %jmp/1 T_705.3, 9;
T_705.2 ; End of true expr.
    %load/vec4 v0x60000405e910_0;
    %jmp/0 T_705.3, 9;
 ; End of false expr.
    %blend;
T_705.3;
    %jmp/0 T_705.1, 8;
 ; End of false expr.
    %blend;
T_705.1;
    %store/vec4 v0x60000405e910_0, 0, 1;
    %jmp T_705;
    .thread T_705;
    .scope S_0x7fcf32abf570;
T_706 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405f330_0;
    %flag_set/vec4 8;
    %jmp/0 T_706.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_706.1, 8;
T_706.0 ; End of true expr.
    %load/vec4 v0x60000405f450_0;
    %flag_set/vec4 9;
    %jmp/0 T_706.2, 9;
    %load/vec4 v0x60000405f210_0;
    %jmp/1 T_706.3, 9;
T_706.2 ; End of true expr.
    %load/vec4 v0x60000405f3c0_0;
    %jmp/0 T_706.3, 9;
 ; End of false expr.
    %blend;
T_706.3;
    %jmp/0 T_706.1, 8;
 ; End of false expr.
    %blend;
T_706.1;
    %store/vec4 v0x60000405f3c0_0, 0, 1;
    %jmp T_706;
    .thread T_706;
    .scope S_0x7fcf32abf850;
T_707 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000405fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_707.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_707.1, 8;
T_707.0 ; End of true expr.
    %load/vec4 v0x60000405ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_707.2, 9;
    %load/vec4 v0x60000405fcc0_0;
    %jmp/1 T_707.3, 9;
T_707.2 ; End of true expr.
    %load/vec4 v0x60000405fe70_0;
    %jmp/0 T_707.3, 9;
 ; End of false expr.
    %blend;
T_707.3;
    %jmp/0 T_707.1, 8;
 ; End of false expr.
    %blend;
T_707.1;
    %store/vec4 v0x60000405fe70_0, 0, 1;
    %jmp T_707;
    .thread T_707;
    .scope S_0x7fcf32abfb30;
T_708 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004050900_0;
    %flag_set/vec4 8;
    %jmp/0 T_708.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_708.1, 8;
T_708.0 ; End of true expr.
    %load/vec4 v0x600004050a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_708.2, 9;
    %load/vec4 v0x6000040507e0_0;
    %jmp/1 T_708.3, 9;
T_708.2 ; End of true expr.
    %load/vec4 v0x600004050990_0;
    %jmp/0 T_708.3, 9;
 ; End of false expr.
    %blend;
T_708.3;
    %jmp/0 T_708.1, 8;
 ; End of false expr.
    %blend;
T_708.1;
    %store/vec4 v0x600004050990_0, 0, 1;
    %jmp T_708;
    .thread T_708;
    .scope S_0x7fcf32ac0010;
T_709 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040513b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_709.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_709.1, 8;
T_709.0 ; End of true expr.
    %load/vec4 v0x6000040514d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_709.2, 9;
    %load/vec4 v0x600004051290_0;
    %jmp/1 T_709.3, 9;
T_709.2 ; End of true expr.
    %load/vec4 v0x600004051440_0;
    %jmp/0 T_709.3, 9;
 ; End of false expr.
    %blend;
T_709.3;
    %jmp/0 T_709.1, 8;
 ; End of false expr.
    %blend;
T_709.1;
    %store/vec4 v0x600004051440_0, 0, 1;
    %jmp T_709;
    .thread T_709;
    .scope S_0x7fcf32ac02f0;
T_710 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004051e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_710.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_710.1, 8;
T_710.0 ; End of true expr.
    %load/vec4 v0x600004051f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_710.2, 9;
    %load/vec4 v0x600004051d40_0;
    %jmp/1 T_710.3, 9;
T_710.2 ; End of true expr.
    %load/vec4 v0x600004051ef0_0;
    %jmp/0 T_710.3, 9;
 ; End of false expr.
    %blend;
T_710.3;
    %jmp/0 T_710.1, 8;
 ; End of false expr.
    %blend;
T_710.1;
    %store/vec4 v0x600004051ef0_0, 0, 1;
    %jmp T_710;
    .thread T_710;
    .scope S_0x7fcf32ac05d0;
T_711 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004052910_0;
    %flag_set/vec4 8;
    %jmp/0 T_711.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_711.1, 8;
T_711.0 ; End of true expr.
    %load/vec4 v0x600004052a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_711.2, 9;
    %load/vec4 v0x6000040527f0_0;
    %jmp/1 T_711.3, 9;
T_711.2 ; End of true expr.
    %load/vec4 v0x6000040529a0_0;
    %jmp/0 T_711.3, 9;
 ; End of false expr.
    %blend;
T_711.3;
    %jmp/0 T_711.1, 8;
 ; End of false expr.
    %blend;
T_711.1;
    %store/vec4 v0x6000040529a0_0, 0, 1;
    %jmp T_711;
    .thread T_711;
    .scope S_0x7fcf32ac08b0;
T_712 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000040533c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_712.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_712.1, 8;
T_712.0 ; End of true expr.
    %load/vec4 v0x6000040534e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_712.2, 9;
    %load/vec4 v0x6000040532a0_0;
    %jmp/1 T_712.3, 9;
T_712.2 ; End of true expr.
    %load/vec4 v0x600004053450_0;
    %jmp/0 T_712.3, 9;
 ; End of false expr.
    %blend;
T_712.3;
    %jmp/0 T_712.1, 8;
 ; End of false expr.
    %blend;
T_712.1;
    %store/vec4 v0x600004053450_0, 0, 1;
    %jmp T_712;
    .thread T_712;
    .scope S_0x7fcf32ac0b90;
T_713 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004053e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_713.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_713.1, 8;
T_713.0 ; End of true expr.
    %load/vec4 v0x600004054000_0;
    %flag_set/vec4 9;
    %jmp/0 T_713.2, 9;
    %load/vec4 v0x600004053d50_0;
    %jmp/1 T_713.3, 9;
T_713.2 ; End of true expr.
    %load/vec4 v0x600004053f00_0;
    %jmp/0 T_713.3, 9;
 ; End of false expr.
    %blend;
T_713.3;
    %jmp/0 T_713.1, 8;
 ; End of false expr.
    %blend;
T_713.1;
    %store/vec4 v0x600004053f00_0, 0, 1;
    %jmp T_713;
    .thread T_713;
    .scope S_0x7fcf32ac0e70;
T_714 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004054990_0;
    %flag_set/vec4 8;
    %jmp/0 T_714.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_714.1, 8;
T_714.0 ; End of true expr.
    %load/vec4 v0x600004054ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_714.2, 9;
    %load/vec4 v0x600004054870_0;
    %jmp/1 T_714.3, 9;
T_714.2 ; End of true expr.
    %load/vec4 v0x600004054a20_0;
    %jmp/0 T_714.3, 9;
 ; End of false expr.
    %blend;
T_714.3;
    %jmp/0 T_714.1, 8;
 ; End of false expr.
    %blend;
T_714.1;
    %store/vec4 v0x600004054a20_0, 0, 1;
    %jmp T_714;
    .thread T_714;
    .scope S_0x7fcf32ac1150;
T_715 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004055440_0;
    %flag_set/vec4 8;
    %jmp/0 T_715.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_715.1, 8;
T_715.0 ; End of true expr.
    %load/vec4 v0x600004055560_0;
    %flag_set/vec4 9;
    %jmp/0 T_715.2, 9;
    %load/vec4 v0x600004055320_0;
    %jmp/1 T_715.3, 9;
T_715.2 ; End of true expr.
    %load/vec4 v0x6000040554d0_0;
    %jmp/0 T_715.3, 9;
 ; End of false expr.
    %blend;
T_715.3;
    %jmp/0 T_715.1, 8;
 ; End of false expr.
    %blend;
T_715.1;
    %store/vec4 v0x6000040554d0_0, 0, 1;
    %jmp T_715;
    .thread T_715;
    .scope S_0x7fcf32a2dd50;
T_716 ;
    %wait E_0x60000299d2c0;
    %load/vec4 v0x600004107f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_716.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_716.1, 8;
T_716.0 ; End of true expr.
    %load/vec4 v0x600004118090_0;
    %flag_set/vec4 9;
    %jmp/0 T_716.2, 9;
    %load/vec4 v0x600004107de0_0;
    %jmp/1 T_716.3, 9;
T_716.2 ; End of true expr.
    %load/vec4 v0x600004118000_0;
    %jmp/0 T_716.3, 9;
 ; End of false expr.
    %blend;
T_716.3;
    %jmp/0 T_716.1, 8;
 ; End of false expr.
    %blend;
T_716.1;
    %store/vec4 v0x600004118000_0, 0, 1;
    %jmp T_716;
    .thread T_716;
    .scope S_0x7fcf32a2dec0;
T_717 ;
    %wait E_0x60000299d340;
    %load/vec4 v0x6000041182d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_717.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_717.1, 8;
T_717.0 ; End of true expr.
    %load/vec4 v0x6000041183f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_717.2, 9;
    %load/vec4 v0x6000041181b0_0;
    %jmp/1 T_717.3, 9;
T_717.2 ; End of true expr.
    %load/vec4 v0x600004118360_0;
    %jmp/0 T_717.3, 9;
 ; End of false expr.
    %blend;
T_717.3;
    %jmp/0 T_717.1, 8;
 ; End of false expr.
    %blend;
T_717.1;
    %store/vec4 v0x600004118360_0, 0, 1;
    %jmp T_717;
    .thread T_717;
    .scope S_0x7fcf32a3f2a0;
T_718 ;
    %wait E_0x60000299d4c0;
    %load/vec4 v0x600004118990_0;
    %flag_set/vec4 8;
    %jmp/0 T_718.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_718.1, 8;
T_718.0 ; End of true expr.
    %load/vec4 v0x600004118ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_718.2, 9;
    %load/vec4 v0x600004118870_0;
    %jmp/1 T_718.3, 9;
T_718.2 ; End of true expr.
    %load/vec4 v0x600004118a20_0;
    %jmp/0 T_718.3, 9;
 ; End of false expr.
    %blend;
T_718.3;
    %jmp/0 T_718.1, 8;
 ; End of false expr.
    %blend;
T_718.1;
    %store/vec4 v0x600004118a20_0, 0, 1;
    %jmp T_718;
    .thread T_718;
    .scope S_0x7fcf32a3f410;
T_719 ;
    %wait E_0x60000299d540;
    %load/vec4 v0x600004118cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_719.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_719.1, 8;
T_719.0 ; End of true expr.
    %load/vec4 v0x600004118e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_719.2, 9;
    %load/vec4 v0x600004118bd0_0;
    %jmp/1 T_719.3, 9;
T_719.2 ; End of true expr.
    %load/vec4 v0x600004118d80_0;
    %jmp/0 T_719.3, 9;
 ; End of false expr.
    %blend;
T_719.3;
    %jmp/0 T_719.1, 8;
 ; End of false expr.
    %blend;
T_719.1;
    %store/vec4 v0x600004118d80_0, 0, 1;
    %jmp T_719;
    .thread T_719;
    .scope S_0x7fcf32a9a7e0;
T_720 ;
    %wait E_0x60000299d6c0;
    %load/vec4 v0x6000041193b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_720.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_720.1, 8;
T_720.0 ; End of true expr.
    %load/vec4 v0x6000041194d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_720.2, 9;
    %load/vec4 v0x600004119290_0;
    %jmp/1 T_720.3, 9;
T_720.2 ; End of true expr.
    %load/vec4 v0x600004119440_0;
    %jmp/0 T_720.3, 9;
 ; End of false expr.
    %blend;
T_720.3;
    %jmp/0 T_720.1, 8;
 ; End of false expr.
    %blend;
T_720.1;
    %store/vec4 v0x600004119440_0, 0, 1;
    %jmp T_720;
    .thread T_720;
    .scope S_0x7fcf32a61290;
T_721 ;
    %wait E_0x60000299d740;
    %load/vec4 v0x600004119710_0;
    %flag_set/vec4 8;
    %jmp/0 T_721.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_721.1, 8;
T_721.0 ; End of true expr.
    %load/vec4 v0x600004119830_0;
    %flag_set/vec4 9;
    %jmp/0 T_721.2, 9;
    %load/vec4 v0x6000041195f0_0;
    %jmp/1 T_721.3, 9;
T_721.2 ; End of true expr.
    %load/vec4 v0x6000041197a0_0;
    %jmp/0 T_721.3, 9;
 ; End of false expr.
    %blend;
T_721.3;
    %jmp/0 T_721.1, 8;
 ; End of false expr.
    %blend;
T_721.1;
    %store/vec4 v0x6000041197a0_0, 0, 1;
    %jmp T_721;
    .thread T_721;
    .scope S_0x7fcf32805ed0;
T_722 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000030bba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_722.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_722.1, 8;
T_722.0 ; End of true expr.
    %load/vec4 v0x60000030bcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_722.2, 9;
    %load/vec4 v0x60000030ba80_0;
    %jmp/1 T_722.3, 9;
T_722.2 ; End of true expr.
    %load/vec4 v0x60000030bc30_0;
    %jmp/0 T_722.3, 9;
 ; End of false expr.
    %blend;
T_722.3;
    %jmp/0 T_722.1, 8;
 ; End of false expr.
    %blend;
T_722.1;
    %store/vec4 v0x60000030bc30_0, 0, 1;
    %jmp T_722;
    .thread T_722;
    .scope S_0x7fcf31cea580;
T_723 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416c090_0;
    %flag_set/vec4 8;
    %jmp/0 T_723.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_723.1, 8;
T_723.0 ; End of true expr.
    %load/vec4 v0x60000416c1b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_723.2, 9;
    %load/vec4 v0x60000416bf00_0;
    %jmp/1 T_723.3, 9;
T_723.2 ; End of true expr.
    %load/vec4 v0x60000416c120_0;
    %jmp/0 T_723.3, 9;
 ; End of false expr.
    %blend;
T_723.3;
    %jmp/0 T_723.1, 8;
 ; End of false expr.
    %blend;
T_723.1;
    %store/vec4 v0x60000416c120_0, 0, 1;
    %jmp T_723;
    .thread T_723;
    .scope S_0x7fcf32805bf0;
T_724 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000030b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_724.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_724.1, 8;
T_724.0 ; End of true expr.
    %load/vec4 v0x60000030b600_0;
    %flag_set/vec4 9;
    %jmp/0 T_724.2, 9;
    %load/vec4 v0x60000030b3c0_0;
    %jmp/1 T_724.3, 9;
T_724.2 ; End of true expr.
    %load/vec4 v0x60000030b570_0;
    %jmp/0 T_724.3, 9;
 ; End of false expr.
    %blend;
T_724.3;
    %jmp/0 T_724.1, 8;
 ; End of false expr.
    %blend;
T_724.1;
    %store/vec4 v0x60000030b570_0, 0, 1;
    %jmp T_724;
    .thread T_724;
    .scope S_0x7fcf32805d60;
T_725 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000030b840_0;
    %flag_set/vec4 8;
    %jmp/0 T_725.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_725.1, 8;
T_725.0 ; End of true expr.
    %load/vec4 v0x60000030b960_0;
    %flag_set/vec4 9;
    %jmp/0 T_725.2, 9;
    %load/vec4 v0x60000030b720_0;
    %jmp/1 T_725.3, 9;
T_725.2 ; End of true expr.
    %load/vec4 v0x60000030b8d0_0;
    %jmp/0 T_725.3, 9;
 ; End of false expr.
    %blend;
T_725.3;
    %jmp/0 T_725.1, 8;
 ; End of false expr.
    %blend;
T_725.1;
    %store/vec4 v0x60000030b8d0_0, 0, 1;
    %jmp T_725;
    .thread T_725;
    .scope S_0x7fcf32806040;
T_726 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000030bf00_0;
    %flag_set/vec4 8;
    %jmp/0 T_726.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_726.1, 8;
T_726.0 ; End of true expr.
    %load/vec4 v0x600004160090_0;
    %flag_set/vec4 9;
    %jmp/0 T_726.2, 9;
    %load/vec4 v0x60000030bde0_0;
    %jmp/1 T_726.3, 9;
T_726.2 ; End of true expr.
    %load/vec4 v0x600004160000_0;
    %jmp/0 T_726.3, 9;
 ; End of false expr.
    %blend;
T_726.3;
    %jmp/0 T_726.1, 8;
 ; End of false expr.
    %blend;
T_726.1;
    %store/vec4 v0x600004160000_0, 0, 1;
    %jmp T_726;
    .thread T_726;
    .scope S_0x7fcf32a14800;
T_727 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_727.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_727.1, 8;
T_727.0 ; End of true expr.
    %load/vec4 v0x60000417d560_0;
    %flag_set/vec4 9;
    %jmp/0 T_727.2, 9;
    %load/vec4 v0x60000417d320_0;
    %jmp/1 T_727.3, 9;
T_727.2 ; End of true expr.
    %load/vec4 v0x60000417d4d0_0;
    %jmp/0 T_727.3, 9;
 ; End of false expr.
    %blend;
T_727.3;
    %jmp/0 T_727.1, 8;
 ; End of false expr.
    %blend;
T_727.1;
    %store/vec4 v0x60000417d4d0_0, 0, 1;
    %jmp T_727;
    .thread T_727;
    .scope S_0x7fcf31bc05e0;
T_728 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ea5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_728.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_728.1, 8;
T_728.0 ; End of true expr.
    %load/vec4 v0x6000003ea6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_728.2, 9;
    %load/vec4 v0x6000003ea490_0;
    %jmp/1 T_728.3, 9;
T_728.2 ; End of true expr.
    %load/vec4 v0x6000003ea640_0;
    %jmp/0 T_728.3, 9;
 ; End of false expr.
    %blend;
T_728.3;
    %jmp/0 T_728.1, 8;
 ; End of false expr.
    %blend;
T_728.1;
    %store/vec4 v0x6000003ea640_0, 0, 1;
    %jmp T_728;
    .thread T_728;
    .scope S_0x7fcf31bbfe70;
T_729 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ea910_0;
    %flag_set/vec4 8;
    %jmp/0 T_729.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_729.1, 8;
T_729.0 ; End of true expr.
    %load/vec4 v0x6000003eaa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_729.2, 9;
    %load/vec4 v0x6000003ea7f0_0;
    %jmp/1 T_729.3, 9;
T_729.2 ; End of true expr.
    %load/vec4 v0x6000003ea9a0_0;
    %jmp/0 T_729.3, 9;
 ; End of false expr.
    %blend;
T_729.3;
    %jmp/0 T_729.1, 8;
 ; End of false expr.
    %blend;
T_729.1;
    %store/vec4 v0x6000003ea9a0_0, 0, 1;
    %jmp T_729;
    .thread T_729;
    .scope S_0x7fcf31bbf700;
T_730 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003eac70_0;
    %flag_set/vec4 8;
    %jmp/0 T_730.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_730.1, 8;
T_730.0 ; End of true expr.
    %load/vec4 v0x6000003ead90_0;
    %flag_set/vec4 9;
    %jmp/0 T_730.2, 9;
    %load/vec4 v0x6000003eab50_0;
    %jmp/1 T_730.3, 9;
T_730.2 ; End of true expr.
    %load/vec4 v0x6000003ead00_0;
    %jmp/0 T_730.3, 9;
 ; End of false expr.
    %blend;
T_730.3;
    %jmp/0 T_730.1, 8;
 ; End of false expr.
    %blend;
T_730.1;
    %store/vec4 v0x6000003ead00_0, 0, 1;
    %jmp T_730;
    .thread T_730;
    .scope S_0x7fcf31bbef90;
T_731 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003eafd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_731.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_731.1, 8;
T_731.0 ; End of true expr.
    %load/vec4 v0x6000003eb0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_731.2, 9;
    %load/vec4 v0x6000003eaeb0_0;
    %jmp/1 T_731.3, 9;
T_731.2 ; End of true expr.
    %load/vec4 v0x6000003eb060_0;
    %jmp/0 T_731.3, 9;
 ; End of false expr.
    %blend;
T_731.3;
    %jmp/0 T_731.1, 8;
 ; End of false expr.
    %blend;
T_731.1;
    %store/vec4 v0x6000003eb060_0, 0, 1;
    %jmp T_731;
    .thread T_731;
    .scope S_0x7fcf328061b0;
T_732 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041602d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_732.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_732.1, 8;
T_732.0 ; End of true expr.
    %load/vec4 v0x6000041603f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_732.2, 9;
    %load/vec4 v0x6000041601b0_0;
    %jmp/1 T_732.3, 9;
T_732.2 ; End of true expr.
    %load/vec4 v0x600004160360_0;
    %jmp/0 T_732.3, 9;
 ; End of false expr.
    %blend;
T_732.3;
    %jmp/0 T_732.1, 8;
 ; End of false expr.
    %blend;
T_732.1;
    %store/vec4 v0x600004160360_0, 0, 1;
    %jmp T_732;
    .thread T_732;
    .scope S_0x7fcf32806320;
T_733 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004160630_0;
    %flag_set/vec4 8;
    %jmp/0 T_733.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_733.1, 8;
T_733.0 ; End of true expr.
    %load/vec4 v0x600004160750_0;
    %flag_set/vec4 9;
    %jmp/0 T_733.2, 9;
    %load/vec4 v0x600004160510_0;
    %jmp/1 T_733.3, 9;
T_733.2 ; End of true expr.
    %load/vec4 v0x6000041606c0_0;
    %jmp/0 T_733.3, 9;
 ; End of false expr.
    %blend;
T_733.3;
    %jmp/0 T_733.1, 8;
 ; End of false expr.
    %blend;
T_733.1;
    %store/vec4 v0x6000041606c0_0, 0, 1;
    %jmp T_733;
    .thread T_733;
    .scope S_0x7fcf32806490;
T_734 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004160990_0;
    %flag_set/vec4 8;
    %jmp/0 T_734.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_734.1, 8;
T_734.0 ; End of true expr.
    %load/vec4 v0x600004160ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_734.2, 9;
    %load/vec4 v0x600004160870_0;
    %jmp/1 T_734.3, 9;
T_734.2 ; End of true expr.
    %load/vec4 v0x600004160a20_0;
    %jmp/0 T_734.3, 9;
 ; End of false expr.
    %blend;
T_734.3;
    %jmp/0 T_734.1, 8;
 ; End of false expr.
    %blend;
T_734.1;
    %store/vec4 v0x600004160a20_0, 0, 1;
    %jmp T_734;
    .thread T_734;
    .scope S_0x7fcf32806600;
T_735 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004160cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_735.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_735.1, 8;
T_735.0 ; End of true expr.
    %load/vec4 v0x600004160e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_735.2, 9;
    %load/vec4 v0x600004160bd0_0;
    %jmp/1 T_735.3, 9;
T_735.2 ; End of true expr.
    %load/vec4 v0x600004160d80_0;
    %jmp/0 T_735.3, 9;
 ; End of false expr.
    %blend;
T_735.3;
    %jmp/0 T_735.1, 8;
 ; End of false expr.
    %blend;
T_735.1;
    %store/vec4 v0x600004160d80_0, 0, 1;
    %jmp T_735;
    .thread T_735;
    .scope S_0x7fcf32a131b0;
T_736 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_736.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_736.1, 8;
T_736.0 ; End of true expr.
    %load/vec4 v0x60000417d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_736.2, 9;
    %load/vec4 v0x60000417d680_0;
    %jmp/1 T_736.3, 9;
T_736.2 ; End of true expr.
    %load/vec4 v0x60000417d830_0;
    %jmp/0 T_736.3, 9;
 ; End of false expr.
    %blend;
T_736.3;
    %jmp/0 T_736.1, 8;
 ; End of false expr.
    %blend;
T_736.1;
    %store/vec4 v0x60000417d830_0, 0, 1;
    %jmp T_736;
    .thread T_736;
    .scope S_0x7fcf32a122d0;
T_737 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_737.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_737.1, 8;
T_737.0 ; End of true expr.
    %load/vec4 v0x60000417e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_737.2, 9;
    %load/vec4 v0x60000417e0a0_0;
    %jmp/1 T_737.3, 9;
T_737.2 ; End of true expr.
    %load/vec4 v0x60000417e250_0;
    %jmp/0 T_737.3, 9;
 ; End of false expr.
    %blend;
T_737.3;
    %jmp/0 T_737.1, 8;
 ; End of false expr.
    %blend;
T_737.1;
    %store/vec4 v0x60000417e250_0, 0, 1;
    %jmp T_737;
    .thread T_737;
    .scope S_0x7fcf32a113f0;
T_738 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_738.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_738.1, 8;
T_738.0 ; End of true expr.
    %load/vec4 v0x60000417ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_738.2, 9;
    %load/vec4 v0x60000417eac0_0;
    %jmp/1 T_738.3, 9;
T_738.2 ; End of true expr.
    %load/vec4 v0x60000417ec70_0;
    %jmp/0 T_738.3, 9;
 ; End of false expr.
    %blend;
T_738.3;
    %jmp/0 T_738.1, 8;
 ; End of false expr.
    %blend;
T_738.1;
    %store/vec4 v0x60000417ec70_0, 0, 1;
    %jmp T_738;
    .thread T_738;
    .scope S_0x7fcf32a10510;
T_739 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_739.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_739.1, 8;
T_739.0 ; End of true expr.
    %load/vec4 v0x60000417f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_739.2, 9;
    %load/vec4 v0x60000417f4e0_0;
    %jmp/1 T_739.3, 9;
T_739.2 ; End of true expr.
    %load/vec4 v0x60000417f690_0;
    %jmp/0 T_739.3, 9;
 ; End of false expr.
    %blend;
T_739.3;
    %jmp/0 T_739.1, 8;
 ; End of false expr.
    %blend;
T_739.1;
    %store/vec4 v0x60000417f690_0, 0, 1;
    %jmp T_739;
    .thread T_739;
    .scope S_0x7fcf32a0f630;
T_740 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004170090_0;
    %flag_set/vec4 8;
    %jmp/0 T_740.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_740.1, 8;
T_740.0 ; End of true expr.
    %load/vec4 v0x6000041701b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_740.2, 9;
    %load/vec4 v0x60000417ff00_0;
    %jmp/1 T_740.3, 9;
T_740.2 ; End of true expr.
    %load/vec4 v0x600004170120_0;
    %jmp/0 T_740.3, 9;
 ; End of false expr.
    %blend;
T_740.3;
    %jmp/0 T_740.1, 8;
 ; End of false expr.
    %blend;
T_740.1;
    %store/vec4 v0x600004170120_0, 0, 1;
    %jmp T_740;
    .thread T_740;
    .scope S_0x7fcf32a0e750;
T_741 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004170ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_741.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_741.1, 8;
T_741.0 ; End of true expr.
    %load/vec4 v0x600004170bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_741.2, 9;
    %load/vec4 v0x600004170990_0;
    %jmp/1 T_741.3, 9;
T_741.2 ; End of true expr.
    %load/vec4 v0x600004170b40_0;
    %jmp/0 T_741.3, 9;
 ; End of false expr.
    %blend;
T_741.3;
    %jmp/0 T_741.1, 8;
 ; End of false expr.
    %blend;
T_741.1;
    %store/vec4 v0x600004170b40_0, 0, 1;
    %jmp T_741;
    .thread T_741;
    .scope S_0x7fcf32a0d870;
T_742 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041714d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_742.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_742.1, 8;
T_742.0 ; End of true expr.
    %load/vec4 v0x6000041715f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_742.2, 9;
    %load/vec4 v0x6000041713b0_0;
    %jmp/1 T_742.3, 9;
T_742.2 ; End of true expr.
    %load/vec4 v0x600004171560_0;
    %jmp/0 T_742.3, 9;
 ; End of false expr.
    %blend;
T_742.3;
    %jmp/0 T_742.1, 8;
 ; End of false expr.
    %blend;
T_742.1;
    %store/vec4 v0x600004171560_0, 0, 1;
    %jmp T_742;
    .thread T_742;
    .scope S_0x7fcf32a0c000;
T_743 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004171ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_743.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_743.1, 8;
T_743.0 ; End of true expr.
    %load/vec4 v0x600004172010_0;
    %flag_set/vec4 9;
    %jmp/0 T_743.2, 9;
    %load/vec4 v0x600004171dd0_0;
    %jmp/1 T_743.3, 9;
T_743.2 ; End of true expr.
    %load/vec4 v0x600004171f80_0;
    %jmp/0 T_743.3, 9;
 ; End of false expr.
    %blend;
T_743.3;
    %jmp/0 T_743.1, 8;
 ; End of false expr.
    %blend;
T_743.1;
    %store/vec4 v0x600004171f80_0, 0, 1;
    %jmp T_743;
    .thread T_743;
    .scope S_0x7fcf32a0b120;
T_744 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004172910_0;
    %flag_set/vec4 8;
    %jmp/0 T_744.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_744.1, 8;
T_744.0 ; End of true expr.
    %load/vec4 v0x600004172a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_744.2, 9;
    %load/vec4 v0x6000041727f0_0;
    %jmp/1 T_744.3, 9;
T_744.2 ; End of true expr.
    %load/vec4 v0x6000041729a0_0;
    %jmp/0 T_744.3, 9;
 ; End of false expr.
    %blend;
T_744.3;
    %jmp/0 T_744.1, 8;
 ; End of false expr.
    %blend;
T_744.1;
    %store/vec4 v0x6000041729a0_0, 0, 1;
    %jmp T_744;
    .thread T_744;
    .scope S_0x7fcf32a0a240;
T_745 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004173330_0;
    %flag_set/vec4 8;
    %jmp/0 T_745.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_745.1, 8;
T_745.0 ; End of true expr.
    %load/vec4 v0x600004173450_0;
    %flag_set/vec4 9;
    %jmp/0 T_745.2, 9;
    %load/vec4 v0x600004173210_0;
    %jmp/1 T_745.3, 9;
T_745.2 ; End of true expr.
    %load/vec4 v0x6000041733c0_0;
    %jmp/0 T_745.3, 9;
 ; End of false expr.
    %blend;
T_745.3;
    %jmp/0 T_745.1, 8;
 ; End of false expr.
    %blend;
T_745.1;
    %store/vec4 v0x6000041733c0_0, 0, 1;
    %jmp T_745;
    .thread T_745;
    .scope S_0x7fcf32a09360;
T_746 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004173d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_746.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_746.1, 8;
T_746.0 ; End of true expr.
    %load/vec4 v0x600004173e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_746.2, 9;
    %load/vec4 v0x600004173c30_0;
    %jmp/1 T_746.3, 9;
T_746.2 ; End of true expr.
    %load/vec4 v0x600004173de0_0;
    %jmp/0 T_746.3, 9;
 ; End of false expr.
    %blend;
T_746.3;
    %jmp/0 T_746.1, 8;
 ; End of false expr.
    %blend;
T_746.1;
    %store/vec4 v0x600004173de0_0, 0, 1;
    %jmp T_746;
    .thread T_746;
    .scope S_0x7fcf32a08480;
T_747 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041747e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_747.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_747.1, 8;
T_747.0 ; End of true expr.
    %load/vec4 v0x600004174900_0;
    %flag_set/vec4 9;
    %jmp/0 T_747.2, 9;
    %load/vec4 v0x6000041746c0_0;
    %jmp/1 T_747.3, 9;
T_747.2 ; End of true expr.
    %load/vec4 v0x600004174870_0;
    %jmp/0 T_747.3, 9;
 ; End of false expr.
    %blend;
T_747.3;
    %jmp/0 T_747.1, 8;
 ; End of false expr.
    %blend;
T_747.1;
    %store/vec4 v0x600004174870_0, 0, 1;
    %jmp T_747;
    .thread T_747;
    .scope S_0x7fcf32a075a0;
T_748 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004175200_0;
    %flag_set/vec4 8;
    %jmp/0 T_748.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_748.1, 8;
T_748.0 ; End of true expr.
    %load/vec4 v0x600004175320_0;
    %flag_set/vec4 9;
    %jmp/0 T_748.2, 9;
    %load/vec4 v0x6000041750e0_0;
    %jmp/1 T_748.3, 9;
T_748.2 ; End of true expr.
    %load/vec4 v0x600004175290_0;
    %jmp/0 T_748.3, 9;
 ; End of false expr.
    %blend;
T_748.3;
    %jmp/0 T_748.1, 8;
 ; End of false expr.
    %blend;
T_748.1;
    %store/vec4 v0x600004175290_0, 0, 1;
    %jmp T_748;
    .thread T_748;
    .scope S_0x7fcf32a066c0;
T_749 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004175c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_749.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_749.1, 8;
T_749.0 ; End of true expr.
    %load/vec4 v0x600004175d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_749.2, 9;
    %load/vec4 v0x600004175b00_0;
    %jmp/1 T_749.3, 9;
T_749.2 ; End of true expr.
    %load/vec4 v0x600004175cb0_0;
    %jmp/0 T_749.3, 9;
 ; End of false expr.
    %blend;
T_749.3;
    %jmp/0 T_749.1, 8;
 ; End of false expr.
    %blend;
T_749.1;
    %store/vec4 v0x600004175cb0_0, 0, 1;
    %jmp T_749;
    .thread T_749;
    .scope S_0x7fcf32a057e0;
T_750 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004176640_0;
    %flag_set/vec4 8;
    %jmp/0 T_750.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_750.1, 8;
T_750.0 ; End of true expr.
    %load/vec4 v0x600004176760_0;
    %flag_set/vec4 9;
    %jmp/0 T_750.2, 9;
    %load/vec4 v0x600004176520_0;
    %jmp/1 T_750.3, 9;
T_750.2 ; End of true expr.
    %load/vec4 v0x6000041766d0_0;
    %jmp/0 T_750.3, 9;
 ; End of false expr.
    %blend;
T_750.3;
    %jmp/0 T_750.1, 8;
 ; End of false expr.
    %blend;
T_750.1;
    %store/vec4 v0x6000041766d0_0, 0, 1;
    %jmp T_750;
    .thread T_750;
    .scope S_0x7fcf32a04900;
T_751 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004177060_0;
    %flag_set/vec4 8;
    %jmp/0 T_751.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_751.1, 8;
T_751.0 ; End of true expr.
    %load/vec4 v0x600004177180_0;
    %flag_set/vec4 9;
    %jmp/0 T_751.2, 9;
    %load/vec4 v0x600004176f40_0;
    %jmp/1 T_751.3, 9;
T_751.2 ; End of true expr.
    %load/vec4 v0x6000041770f0_0;
    %jmp/0 T_751.3, 9;
 ; End of false expr.
    %blend;
T_751.3;
    %jmp/0 T_751.1, 8;
 ; End of false expr.
    %blend;
T_751.1;
    %store/vec4 v0x6000041770f0_0, 0, 1;
    %jmp T_751;
    .thread T_751;
    .scope S_0x7fcf32806a50;
T_752 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004161050_0;
    %flag_set/vec4 8;
    %jmp/0 T_752.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_752.1, 8;
T_752.0 ; End of true expr.
    %load/vec4 v0x600004161170_0;
    %flag_set/vec4 9;
    %jmp/0 T_752.2, 9;
    %load/vec4 v0x600004160f30_0;
    %jmp/1 T_752.3, 9;
T_752.2 ; End of true expr.
    %load/vec4 v0x6000041610e0_0;
    %jmp/0 T_752.3, 9;
 ; End of false expr.
    %blend;
T_752.3;
    %jmp/0 T_752.1, 8;
 ; End of false expr.
    %blend;
T_752.1;
    %store/vec4 v0x6000041610e0_0, 0, 1;
    %jmp T_752;
    .thread T_752;
    .scope S_0x7fcf32a58210;
T_753 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003f3690_0;
    %flag_set/vec4 8;
    %jmp/0 T_753.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_753.1, 8;
T_753.0 ; End of true expr.
    %load/vec4 v0x6000003f37b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_753.2, 9;
    %load/vec4 v0x6000003f3570_0;
    %jmp/1 T_753.3, 9;
T_753.2 ; End of true expr.
    %load/vec4 v0x6000003f3720_0;
    %jmp/0 T_753.3, 9;
 ; End of false expr.
    %blend;
T_753.3;
    %jmp/0 T_753.1, 8;
 ; End of false expr.
    %blend;
T_753.1;
    %store/vec4 v0x6000003f3720_0, 0, 1;
    %jmp T_753;
    .thread T_753;
    .scope S_0x7fcf32a57aa0;
T_754 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004164120_0;
    %flag_set/vec4 8;
    %jmp/0 T_754.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_754.1, 8;
T_754.0 ; End of true expr.
    %load/vec4 v0x600004164240_0;
    %flag_set/vec4 9;
    %jmp/0 T_754.2, 9;
    %load/vec4 v0x600004164000_0;
    %jmp/1 T_754.3, 9;
T_754.2 ; End of true expr.
    %load/vec4 v0x6000041641b0_0;
    %jmp/0 T_754.3, 9;
 ; End of false expr.
    %blend;
T_754.3;
    %jmp/0 T_754.1, 8;
 ; End of false expr.
    %blend;
T_754.1;
    %store/vec4 v0x6000041641b0_0, 0, 1;
    %jmp T_754;
    .thread T_754;
    .scope S_0x7fcf32a57330;
T_755 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004164b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_755.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_755.1, 8;
T_755.0 ; End of true expr.
    %load/vec4 v0x600004164c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_755.2, 9;
    %load/vec4 v0x600004164a20_0;
    %jmp/1 T_755.3, 9;
T_755.2 ; End of true expr.
    %load/vec4 v0x600004164bd0_0;
    %jmp/0 T_755.3, 9;
 ; End of false expr.
    %blend;
T_755.3;
    %jmp/0 T_755.1, 8;
 ; End of false expr.
    %blend;
T_755.1;
    %store/vec4 v0x600004164bd0_0, 0, 1;
    %jmp T_755;
    .thread T_755;
    .scope S_0x7fcf32a56bc0;
T_756 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004165560_0;
    %flag_set/vec4 8;
    %jmp/0 T_756.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_756.1, 8;
T_756.0 ; End of true expr.
    %load/vec4 v0x600004165680_0;
    %flag_set/vec4 9;
    %jmp/0 T_756.2, 9;
    %load/vec4 v0x600004165440_0;
    %jmp/1 T_756.3, 9;
T_756.2 ; End of true expr.
    %load/vec4 v0x6000041655f0_0;
    %jmp/0 T_756.3, 9;
 ; End of false expr.
    %blend;
T_756.3;
    %jmp/0 T_756.1, 8;
 ; End of false expr.
    %blend;
T_756.1;
    %store/vec4 v0x6000041655f0_0, 0, 1;
    %jmp T_756;
    .thread T_756;
    .scope S_0x7fcf32a56340;
T_757 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004165f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_757.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_757.1, 8;
T_757.0 ; End of true expr.
    %load/vec4 v0x6000041660a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_757.2, 9;
    %load/vec4 v0x600004165e60_0;
    %jmp/1 T_757.3, 9;
T_757.2 ; End of true expr.
    %load/vec4 v0x600004166010_0;
    %jmp/0 T_757.3, 9;
 ; End of false expr.
    %blend;
T_757.3;
    %jmp/0 T_757.1, 8;
 ; End of false expr.
    %blend;
T_757.1;
    %store/vec4 v0x600004166010_0, 0, 1;
    %jmp T_757;
    .thread T_757;
    .scope S_0x7fcf32a55bd0;
T_758 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041669a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_758.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_758.1, 8;
T_758.0 ; End of true expr.
    %load/vec4 v0x600004166ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_758.2, 9;
    %load/vec4 v0x600004166880_0;
    %jmp/1 T_758.3, 9;
T_758.2 ; End of true expr.
    %load/vec4 v0x600004166a30_0;
    %jmp/0 T_758.3, 9;
 ; End of false expr.
    %blend;
T_758.3;
    %jmp/0 T_758.1, 8;
 ; End of false expr.
    %blend;
T_758.1;
    %store/vec4 v0x600004166a30_0, 0, 1;
    %jmp T_758;
    .thread T_758;
    .scope S_0x7fcf32a55460;
T_759 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041673c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_759.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_759.1, 8;
T_759.0 ; End of true expr.
    %load/vec4 v0x6000041674e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_759.2, 9;
    %load/vec4 v0x6000041672a0_0;
    %jmp/1 T_759.3, 9;
T_759.2 ; End of true expr.
    %load/vec4 v0x600004167450_0;
    %jmp/0 T_759.3, 9;
 ; End of false expr.
    %blend;
T_759.3;
    %jmp/0 T_759.1, 8;
 ; End of false expr.
    %blend;
T_759.1;
    %store/vec4 v0x600004167450_0, 0, 1;
    %jmp T_759;
    .thread T_759;
    .scope S_0x7fcf32a54cf0;
T_760 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004167de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_760.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_760.1, 8;
T_760.0 ; End of true expr.
    %load/vec4 v0x600004167f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_760.2, 9;
    %load/vec4 v0x600004167cc0_0;
    %jmp/1 T_760.3, 9;
T_760.2 ; End of true expr.
    %load/vec4 v0x600004167e70_0;
    %jmp/0 T_760.3, 9;
 ; End of false expr.
    %blend;
T_760.3;
    %jmp/0 T_760.1, 8;
 ; End of false expr.
    %blend;
T_760.1;
    %store/vec4 v0x600004167e70_0, 0, 1;
    %jmp T_760;
    .thread T_760;
    .scope S_0x7fcf32a1b350;
T_761 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004178870_0;
    %flag_set/vec4 8;
    %jmp/0 T_761.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_761.1, 8;
T_761.0 ; End of true expr.
    %load/vec4 v0x600004178990_0;
    %flag_set/vec4 9;
    %jmp/0 T_761.2, 9;
    %load/vec4 v0x600004178750_0;
    %jmp/1 T_761.3, 9;
T_761.2 ; End of true expr.
    %load/vec4 v0x600004178900_0;
    %jmp/0 T_761.3, 9;
 ; End of false expr.
    %blend;
T_761.3;
    %jmp/0 T_761.1, 8;
 ; End of false expr.
    %blend;
T_761.1;
    %store/vec4 v0x600004178900_0, 0, 1;
    %jmp T_761;
    .thread T_761;
    .scope S_0x7fcf32a1a470;
T_762 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004179290_0;
    %flag_set/vec4 8;
    %jmp/0 T_762.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_762.1, 8;
T_762.0 ; End of true expr.
    %load/vec4 v0x6000041793b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_762.2, 9;
    %load/vec4 v0x600004179170_0;
    %jmp/1 T_762.3, 9;
T_762.2 ; End of true expr.
    %load/vec4 v0x600004179320_0;
    %jmp/0 T_762.3, 9;
 ; End of false expr.
    %blend;
T_762.3;
    %jmp/0 T_762.1, 8;
 ; End of false expr.
    %blend;
T_762.1;
    %store/vec4 v0x600004179320_0, 0, 1;
    %jmp T_762;
    .thread T_762;
    .scope S_0x7fcf32a19590;
T_763 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004179cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_763.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_763.1, 8;
T_763.0 ; End of true expr.
    %load/vec4 v0x600004179dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_763.2, 9;
    %load/vec4 v0x600004179b90_0;
    %jmp/1 T_763.3, 9;
T_763.2 ; End of true expr.
    %load/vec4 v0x600004179d40_0;
    %jmp/0 T_763.3, 9;
 ; End of false expr.
    %blend;
T_763.3;
    %jmp/0 T_763.1, 8;
 ; End of false expr.
    %blend;
T_763.1;
    %store/vec4 v0x600004179d40_0, 0, 1;
    %jmp T_763;
    .thread T_763;
    .scope S_0x7fcf32a186b0;
T_764 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_764.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_764.1, 8;
T_764.0 ; End of true expr.
    %load/vec4 v0x60000417a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_764.2, 9;
    %load/vec4 v0x60000417a5b0_0;
    %jmp/1 T_764.3, 9;
T_764.2 ; End of true expr.
    %load/vec4 v0x60000417a760_0;
    %jmp/0 T_764.3, 9;
 ; End of false expr.
    %blend;
T_764.3;
    %jmp/0 T_764.1, 8;
 ; End of false expr.
    %blend;
T_764.1;
    %store/vec4 v0x60000417a760_0, 0, 1;
    %jmp T_764;
    .thread T_764;
    .scope S_0x7fcf32a177d0;
T_765 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417b0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_765.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_765.1, 8;
T_765.0 ; End of true expr.
    %load/vec4 v0x60000417b210_0;
    %flag_set/vec4 9;
    %jmp/0 T_765.2, 9;
    %load/vec4 v0x60000417afd0_0;
    %jmp/1 T_765.3, 9;
T_765.2 ; End of true expr.
    %load/vec4 v0x60000417b180_0;
    %jmp/0 T_765.3, 9;
 ; End of false expr.
    %blend;
T_765.3;
    %jmp/0 T_765.1, 8;
 ; End of false expr.
    %blend;
T_765.1;
    %store/vec4 v0x60000417b180_0, 0, 1;
    %jmp T_765;
    .thread T_765;
    .scope S_0x7fcf32a168f0;
T_766 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417bb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_766.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_766.1, 8;
T_766.0 ; End of true expr.
    %load/vec4 v0x60000417bc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_766.2, 9;
    %load/vec4 v0x60000417b9f0_0;
    %jmp/1 T_766.3, 9;
T_766.2 ; End of true expr.
    %load/vec4 v0x60000417bba0_0;
    %jmp/0 T_766.3, 9;
 ; End of false expr.
    %blend;
T_766.3;
    %jmp/0 T_766.1, 8;
 ; End of false expr.
    %blend;
T_766.1;
    %store/vec4 v0x60000417bba0_0, 0, 1;
    %jmp T_766;
    .thread T_766;
    .scope S_0x7fcf32a15a10;
T_767 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000417c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_767.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_767.1, 8;
T_767.0 ; End of true expr.
    %load/vec4 v0x60000417c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_767.2, 9;
    %load/vec4 v0x60000417c480_0;
    %jmp/1 T_767.3, 9;
T_767.2 ; End of true expr.
    %load/vec4 v0x60000417c630_0;
    %jmp/0 T_767.3, 9;
 ; End of false expr.
    %blend;
T_767.3;
    %jmp/0 T_767.1, 8;
 ; End of false expr.
    %blend;
T_767.1;
    %store/vec4 v0x60000417c630_0, 0, 1;
    %jmp T_767;
    .thread T_767;
    .scope S_0x7fcf31ce8d10;
T_768 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003918c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_768.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_768.1, 8;
T_768.0 ; End of true expr.
    %load/vec4 v0x6000003919e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_768.2, 9;
    %load/vec4 v0x6000003917a0_0;
    %jmp/1 T_768.3, 9;
T_768.2 ; End of true expr.
    %load/vec4 v0x600000391950_0;
    %jmp/0 T_768.3, 9;
 ; End of false expr.
    %blend;
T_768.3;
    %jmp/0 T_768.1, 8;
 ; End of false expr.
    %blend;
T_768.1;
    %store/vec4 v0x600000391950_0, 0, 1;
    %jmp T_768;
    .thread T_768;
    .scope S_0x7fcf31ce8ff0;
T_769 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003922e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_769.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_769.1, 8;
T_769.0 ; End of true expr.
    %load/vec4 v0x600000392400_0;
    %flag_set/vec4 9;
    %jmp/0 T_769.2, 9;
    %load/vec4 v0x6000003921c0_0;
    %jmp/1 T_769.3, 9;
T_769.2 ; End of true expr.
    %load/vec4 v0x600000392370_0;
    %jmp/0 T_769.3, 9;
 ; End of false expr.
    %blend;
T_769.3;
    %jmp/0 T_769.1, 8;
 ; End of false expr.
    %blend;
T_769.1;
    %store/vec4 v0x600000392370_0, 0, 1;
    %jmp T_769;
    .thread T_769;
    .scope S_0x7fcf31ce92d0;
T_770 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000392d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_770.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_770.1, 8;
T_770.0 ; End of true expr.
    %load/vec4 v0x600000392e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_770.2, 9;
    %load/vec4 v0x600000392be0_0;
    %jmp/1 T_770.3, 9;
T_770.2 ; End of true expr.
    %load/vec4 v0x600000392d90_0;
    %jmp/0 T_770.3, 9;
 ; End of false expr.
    %blend;
T_770.3;
    %jmp/0 T_770.1, 8;
 ; End of false expr.
    %blend;
T_770.1;
    %store/vec4 v0x600000392d90_0, 0, 1;
    %jmp T_770;
    .thread T_770;
    .scope S_0x7fcf31ce95b0;
T_771 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000393720_0;
    %flag_set/vec4 8;
    %jmp/0 T_771.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_771.1, 8;
T_771.0 ; End of true expr.
    %load/vec4 v0x600000393840_0;
    %flag_set/vec4 9;
    %jmp/0 T_771.2, 9;
    %load/vec4 v0x600000393600_0;
    %jmp/1 T_771.3, 9;
T_771.2 ; End of true expr.
    %load/vec4 v0x6000003937b0_0;
    %jmp/0 T_771.3, 9;
 ; End of false expr.
    %blend;
T_771.3;
    %jmp/0 T_771.1, 8;
 ; End of false expr.
    %blend;
T_771.1;
    %store/vec4 v0x6000003937b0_0, 0, 1;
    %jmp T_771;
    .thread T_771;
    .scope S_0x7fcf31ce9890;
T_772 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003941b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_772.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_772.1, 8;
T_772.0 ; End of true expr.
    %load/vec4 v0x6000003942d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_772.2, 9;
    %load/vec4 v0x600000394090_0;
    %jmp/1 T_772.3, 9;
T_772.2 ; End of true expr.
    %load/vec4 v0x600000394240_0;
    %jmp/0 T_772.3, 9;
 ; End of false expr.
    %blend;
T_772.3;
    %jmp/0 T_772.1, 8;
 ; End of false expr.
    %blend;
T_772.1;
    %store/vec4 v0x600000394240_0, 0, 1;
    %jmp T_772;
    .thread T_772;
    .scope S_0x7fcf31ce9b70;
T_773 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000394bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_773.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_773.1, 8;
T_773.0 ; End of true expr.
    %load/vec4 v0x600000394cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_773.2, 9;
    %load/vec4 v0x600000394ab0_0;
    %jmp/1 T_773.3, 9;
T_773.2 ; End of true expr.
    %load/vec4 v0x600000394c60_0;
    %jmp/0 T_773.3, 9;
 ; End of false expr.
    %blend;
T_773.3;
    %jmp/0 T_773.1, 8;
 ; End of false expr.
    %blend;
T_773.1;
    %store/vec4 v0x600000394c60_0, 0, 1;
    %jmp T_773;
    .thread T_773;
    .scope S_0x7fcf31ce9e50;
T_774 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003955f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_774.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_774.1, 8;
T_774.0 ; End of true expr.
    %load/vec4 v0x600000395710_0;
    %flag_set/vec4 9;
    %jmp/0 T_774.2, 9;
    %load/vec4 v0x6000003954d0_0;
    %jmp/1 T_774.3, 9;
T_774.2 ; End of true expr.
    %load/vec4 v0x600000395680_0;
    %jmp/0 T_774.3, 9;
 ; End of false expr.
    %blend;
T_774.3;
    %jmp/0 T_774.1, 8;
 ; End of false expr.
    %blend;
T_774.1;
    %store/vec4 v0x600000395680_0, 0, 1;
    %jmp T_774;
    .thread T_774;
    .scope S_0x7fcf31cea130;
T_775 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000396010_0;
    %flag_set/vec4 8;
    %jmp/0 T_775.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_775.1, 8;
T_775.0 ; End of true expr.
    %load/vec4 v0x600000396130_0;
    %flag_set/vec4 9;
    %jmp/0 T_775.2, 9;
    %load/vec4 v0x600000395ef0_0;
    %jmp/1 T_775.3, 9;
T_775.2 ; End of true expr.
    %load/vec4 v0x6000003960a0_0;
    %jmp/0 T_775.3, 9;
 ; End of false expr.
    %blend;
T_775.3;
    %jmp/0 T_775.1, 8;
 ; End of false expr.
    %blend;
T_775.1;
    %store/vec4 v0x6000003960a0_0, 0, 1;
    %jmp T_775;
    .thread T_775;
    .scope S_0x7fcf31cea410;
T_776 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000396a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_776.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_776.1, 8;
T_776.0 ; End of true expr.
    %load/vec4 v0x600000396b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_776.2, 9;
    %load/vec4 v0x600000396910_0;
    %jmp/1 T_776.3, 9;
T_776.2 ; End of true expr.
    %load/vec4 v0x600000396ac0_0;
    %jmp/0 T_776.3, 9;
 ; End of false expr.
    %blend;
T_776.3;
    %jmp/0 T_776.1, 8;
 ; End of false expr.
    %blend;
T_776.1;
    %store/vec4 v0x600000396ac0_0, 0, 1;
    %jmp T_776;
    .thread T_776;
    .scope S_0x7fcf31ceaaf0;
T_777 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000397450_0;
    %flag_set/vec4 8;
    %jmp/0 T_777.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_777.1, 8;
T_777.0 ; End of true expr.
    %load/vec4 v0x600000397570_0;
    %flag_set/vec4 9;
    %jmp/0 T_777.2, 9;
    %load/vec4 v0x600000397330_0;
    %jmp/1 T_777.3, 9;
T_777.2 ; End of true expr.
    %load/vec4 v0x6000003974e0_0;
    %jmp/0 T_777.3, 9;
 ; End of false expr.
    %blend;
T_777.3;
    %jmp/0 T_777.1, 8;
 ; End of false expr.
    %blend;
T_777.1;
    %store/vec4 v0x6000003974e0_0, 0, 1;
    %jmp T_777;
    .thread T_777;
    .scope S_0x7fcf31ceadd0;
T_778 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000397e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_778.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_778.1, 8;
T_778.0 ; End of true expr.
    %load/vec4 v0x600004168000_0;
    %flag_set/vec4 9;
    %jmp/0 T_778.2, 9;
    %load/vec4 v0x600000397d50_0;
    %jmp/1 T_778.3, 9;
T_778.2 ; End of true expr.
    %load/vec4 v0x600000397f00_0;
    %jmp/0 T_778.3, 9;
 ; End of false expr.
    %blend;
T_778.3;
    %jmp/0 T_778.1, 8;
 ; End of false expr.
    %blend;
T_778.1;
    %store/vec4 v0x600000397f00_0, 0, 1;
    %jmp T_778;
    .thread T_778;
    .scope S_0x7fcf31ceb0b0;
T_779 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004168900_0;
    %flag_set/vec4 8;
    %jmp/0 T_779.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_779.1, 8;
T_779.0 ; End of true expr.
    %load/vec4 v0x600004168a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_779.2, 9;
    %load/vec4 v0x6000041687e0_0;
    %jmp/1 T_779.3, 9;
T_779.2 ; End of true expr.
    %load/vec4 v0x600004168990_0;
    %jmp/0 T_779.3, 9;
 ; End of false expr.
    %blend;
T_779.3;
    %jmp/0 T_779.1, 8;
 ; End of false expr.
    %blend;
T_779.1;
    %store/vec4 v0x600004168990_0, 0, 1;
    %jmp T_779;
    .thread T_779;
    .scope S_0x7fcf31ceb390;
T_780 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004169320_0;
    %flag_set/vec4 8;
    %jmp/0 T_780.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_780.1, 8;
T_780.0 ; End of true expr.
    %load/vec4 v0x600004169440_0;
    %flag_set/vec4 9;
    %jmp/0 T_780.2, 9;
    %load/vec4 v0x600004169200_0;
    %jmp/1 T_780.3, 9;
T_780.2 ; End of true expr.
    %load/vec4 v0x6000041693b0_0;
    %jmp/0 T_780.3, 9;
 ; End of false expr.
    %blend;
T_780.3;
    %jmp/0 T_780.1, 8;
 ; End of false expr.
    %blend;
T_780.1;
    %store/vec4 v0x6000041693b0_0, 0, 1;
    %jmp T_780;
    .thread T_780;
    .scope S_0x7fcf31ceb670;
T_781 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004169d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_781.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_781.1, 8;
T_781.0 ; End of true expr.
    %load/vec4 v0x600004169e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_781.2, 9;
    %load/vec4 v0x600004169c20_0;
    %jmp/1 T_781.3, 9;
T_781.2 ; End of true expr.
    %load/vec4 v0x600004169dd0_0;
    %jmp/0 T_781.3, 9;
 ; End of false expr.
    %blend;
T_781.3;
    %jmp/0 T_781.1, 8;
 ; End of false expr.
    %blend;
T_781.1;
    %store/vec4 v0x600004169dd0_0, 0, 1;
    %jmp T_781;
    .thread T_781;
    .scope S_0x7fcf31ceb950;
T_782 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416a760_0;
    %flag_set/vec4 8;
    %jmp/0 T_782.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_782.1, 8;
T_782.0 ; End of true expr.
    %load/vec4 v0x60000416a880_0;
    %flag_set/vec4 9;
    %jmp/0 T_782.2, 9;
    %load/vec4 v0x60000416a640_0;
    %jmp/1 T_782.3, 9;
T_782.2 ; End of true expr.
    %load/vec4 v0x60000416a7f0_0;
    %jmp/0 T_782.3, 9;
 ; End of false expr.
    %blend;
T_782.3;
    %jmp/0 T_782.1, 8;
 ; End of false expr.
    %blend;
T_782.1;
    %store/vec4 v0x60000416a7f0_0, 0, 1;
    %jmp T_782;
    .thread T_782;
    .scope S_0x7fcf31cebc30;
T_783 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000416b180_0;
    %flag_set/vec4 8;
    %jmp/0 T_783.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_783.1, 8;
T_783.0 ; End of true expr.
    %load/vec4 v0x60000416b2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_783.2, 9;
    %load/vec4 v0x60000416b060_0;
    %jmp/1 T_783.3, 9;
T_783.2 ; End of true expr.
    %load/vec4 v0x60000416b210_0;
    %jmp/0 T_783.3, 9;
 ; End of false expr.
    %blend;
T_783.3;
    %jmp/0 T_783.1, 8;
 ; End of false expr.
    %blend;
T_783.1;
    %store/vec4 v0x60000416b210_0, 0, 1;
    %jmp T_783;
    .thread T_783;
    .scope S_0x7fcf319056e0;
T_784 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004142370_0;
    %flag_set/vec4 8;
    %jmp/0 T_784.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_784.1, 8;
T_784.0 ; End of true expr.
    %load/vec4 v0x600004142490_0;
    %flag_set/vec4 9;
    %jmp/0 T_784.2, 9;
    %load/vec4 v0x600004142250_0;
    %jmp/1 T_784.3, 9;
T_784.2 ; End of true expr.
    %load/vec4 v0x600004142400_0;
    %jmp/0 T_784.3, 9;
 ; End of false expr.
    %blend;
T_784.3;
    %jmp/0 T_784.1, 8;
 ; End of false expr.
    %blend;
T_784.1;
    %store/vec4 v0x600004142400_0, 0, 1;
    %jmp T_784;
    .thread T_784;
    .scope S_0x7fcf319059c0;
T_785 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004142d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_785.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_785.1, 8;
T_785.0 ; End of true expr.
    %load/vec4 v0x600004142eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_785.2, 9;
    %load/vec4 v0x600004142c70_0;
    %jmp/1 T_785.3, 9;
T_785.2 ; End of true expr.
    %load/vec4 v0x600004142e20_0;
    %jmp/0 T_785.3, 9;
 ; End of false expr.
    %blend;
T_785.3;
    %jmp/0 T_785.1, 8;
 ; End of false expr.
    %blend;
T_785.1;
    %store/vec4 v0x600004142e20_0, 0, 1;
    %jmp T_785;
    .thread T_785;
    .scope S_0x7fcf31905ca0;
T_786 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041437b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_786.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_786.1, 8;
T_786.0 ; End of true expr.
    %load/vec4 v0x6000041438d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_786.2, 9;
    %load/vec4 v0x600004143690_0;
    %jmp/1 T_786.3, 9;
T_786.2 ; End of true expr.
    %load/vec4 v0x600004143840_0;
    %jmp/0 T_786.3, 9;
 ; End of false expr.
    %blend;
T_786.3;
    %jmp/0 T_786.1, 8;
 ; End of false expr.
    %blend;
T_786.1;
    %store/vec4 v0x600004143840_0, 0, 1;
    %jmp T_786;
    .thread T_786;
    .scope S_0x7fcf31905f80;
T_787 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004144240_0;
    %flag_set/vec4 8;
    %jmp/0 T_787.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_787.1, 8;
T_787.0 ; End of true expr.
    %load/vec4 v0x600004144360_0;
    %flag_set/vec4 9;
    %jmp/0 T_787.2, 9;
    %load/vec4 v0x600004144120_0;
    %jmp/1 T_787.3, 9;
T_787.2 ; End of true expr.
    %load/vec4 v0x6000041442d0_0;
    %jmp/0 T_787.3, 9;
 ; End of false expr.
    %blend;
T_787.3;
    %jmp/0 T_787.1, 8;
 ; End of false expr.
    %blend;
T_787.1;
    %store/vec4 v0x6000041442d0_0, 0, 1;
    %jmp T_787;
    .thread T_787;
    .scope S_0x7fcf31906260;
T_788 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004144c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_788.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_788.1, 8;
T_788.0 ; End of true expr.
    %load/vec4 v0x600004144d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_788.2, 9;
    %load/vec4 v0x600004144b40_0;
    %jmp/1 T_788.3, 9;
T_788.2 ; End of true expr.
    %load/vec4 v0x600004144cf0_0;
    %jmp/0 T_788.3, 9;
 ; End of false expr.
    %blend;
T_788.3;
    %jmp/0 T_788.1, 8;
 ; End of false expr.
    %blend;
T_788.1;
    %store/vec4 v0x600004144cf0_0, 0, 1;
    %jmp T_788;
    .thread T_788;
    .scope S_0x7fcf31906540;
T_789 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004145680_0;
    %flag_set/vec4 8;
    %jmp/0 T_789.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_789.1, 8;
T_789.0 ; End of true expr.
    %load/vec4 v0x6000041457a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_789.2, 9;
    %load/vec4 v0x600004145560_0;
    %jmp/1 T_789.3, 9;
T_789.2 ; End of true expr.
    %load/vec4 v0x600004145710_0;
    %jmp/0 T_789.3, 9;
 ; End of false expr.
    %blend;
T_789.3;
    %jmp/0 T_789.1, 8;
 ; End of false expr.
    %blend;
T_789.1;
    %store/vec4 v0x600004145710_0, 0, 1;
    %jmp T_789;
    .thread T_789;
    .scope S_0x7fcf32a47820;
T_790 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041460a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_790.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_790.1, 8;
T_790.0 ; End of true expr.
    %load/vec4 v0x6000041461c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_790.2, 9;
    %load/vec4 v0x600004145f80_0;
    %jmp/1 T_790.3, 9;
T_790.2 ; End of true expr.
    %load/vec4 v0x600004146130_0;
    %jmp/0 T_790.3, 9;
 ; End of false expr.
    %blend;
T_790.3;
    %jmp/0 T_790.1, 8;
 ; End of false expr.
    %blend;
T_790.1;
    %store/vec4 v0x600004146130_0, 0, 1;
    %jmp T_790;
    .thread T_790;
    .scope S_0x7fcf32a47b00;
T_791 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004146ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_791.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_791.1, 8;
T_791.0 ; End of true expr.
    %load/vec4 v0x600004146be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_791.2, 9;
    %load/vec4 v0x6000041469a0_0;
    %jmp/1 T_791.3, 9;
T_791.2 ; End of true expr.
    %load/vec4 v0x600004146b50_0;
    %jmp/0 T_791.3, 9;
 ; End of false expr.
    %blend;
T_791.3;
    %jmp/0 T_791.1, 8;
 ; End of false expr.
    %blend;
T_791.1;
    %store/vec4 v0x600004146b50_0, 0, 1;
    %jmp T_791;
    .thread T_791;
    .scope S_0x7fcf32a362d0;
T_792 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041474e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_792.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_792.1, 8;
T_792.0 ; End of true expr.
    %load/vec4 v0x600004147600_0;
    %flag_set/vec4 9;
    %jmp/0 T_792.2, 9;
    %load/vec4 v0x6000041473c0_0;
    %jmp/1 T_792.3, 9;
T_792.2 ; End of true expr.
    %load/vec4 v0x600004147570_0;
    %jmp/0 T_792.3, 9;
 ; End of false expr.
    %blend;
T_792.3;
    %jmp/0 T_792.1, 8;
 ; End of false expr.
    %blend;
T_792.1;
    %store/vec4 v0x600004147570_0, 0, 1;
    %jmp T_792;
    .thread T_792;
    .scope S_0x7fcf32a365b0;
T_793 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004147f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_793.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_793.1, 8;
T_793.0 ; End of true expr.
    %load/vec4 v0x600004158090_0;
    %flag_set/vec4 9;
    %jmp/0 T_793.2, 9;
    %load/vec4 v0x600004147de0_0;
    %jmp/1 T_793.3, 9;
T_793.2 ; End of true expr.
    %load/vec4 v0x600004158000_0;
    %jmp/0 T_793.3, 9;
 ; End of false expr.
    %blend;
T_793.3;
    %jmp/0 T_793.1, 8;
 ; End of false expr.
    %blend;
T_793.1;
    %store/vec4 v0x600004158000_0, 0, 1;
    %jmp T_793;
    .thread T_793;
    .scope S_0x7fcf32a36890;
T_794 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004158990_0;
    %flag_set/vec4 8;
    %jmp/0 T_794.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_794.1, 8;
T_794.0 ; End of true expr.
    %load/vec4 v0x600004158ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_794.2, 9;
    %load/vec4 v0x600004158870_0;
    %jmp/1 T_794.3, 9;
T_794.2 ; End of true expr.
    %load/vec4 v0x600004158a20_0;
    %jmp/0 T_794.3, 9;
 ; End of false expr.
    %blend;
T_794.3;
    %jmp/0 T_794.1, 8;
 ; End of false expr.
    %blend;
T_794.1;
    %store/vec4 v0x600004158a20_0, 0, 1;
    %jmp T_794;
    .thread T_794;
    .scope S_0x7fcf32a23990;
T_795 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041593b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_795.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_795.1, 8;
T_795.0 ; End of true expr.
    %load/vec4 v0x6000041594d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_795.2, 9;
    %load/vec4 v0x600004159290_0;
    %jmp/1 T_795.3, 9;
T_795.2 ; End of true expr.
    %load/vec4 v0x600004159440_0;
    %jmp/0 T_795.3, 9;
 ; End of false expr.
    %blend;
T_795.3;
    %jmp/0 T_795.1, 8;
 ; End of false expr.
    %blend;
T_795.1;
    %store/vec4 v0x600004159440_0, 0, 1;
    %jmp T_795;
    .thread T_795;
    .scope S_0x7fcf32a96af0;
T_796 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004159dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_796.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_796.1, 8;
T_796.0 ; End of true expr.
    %load/vec4 v0x600004159ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_796.2, 9;
    %load/vec4 v0x600004159cb0_0;
    %jmp/1 T_796.3, 9;
T_796.2 ; End of true expr.
    %load/vec4 v0x600004159e60_0;
    %jmp/0 T_796.3, 9;
 ; End of false expr.
    %blend;
T_796.3;
    %jmp/0 T_796.1, 8;
 ; End of false expr.
    %blend;
T_796.1;
    %store/vec4 v0x600004159e60_0, 0, 1;
    %jmp T_796;
    .thread T_796;
    .scope S_0x7fcf32a96dd0;
T_797 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000415a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_797.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_797.1, 8;
T_797.0 ; End of true expr.
    %load/vec4 v0x60000415a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_797.2, 9;
    %load/vec4 v0x60000415a6d0_0;
    %jmp/1 T_797.3, 9;
T_797.2 ; End of true expr.
    %load/vec4 v0x60000415a880_0;
    %jmp/0 T_797.3, 9;
 ; End of false expr.
    %blend;
T_797.3;
    %jmp/0 T_797.1, 8;
 ; End of false expr.
    %blend;
T_797.1;
    %store/vec4 v0x60000415a880_0, 0, 1;
    %jmp T_797;
    .thread T_797;
    .scope S_0x7fcf31bc48d0;
T_798 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e8cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_798.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_798.1, 8;
T_798.0 ; End of true expr.
    %load/vec4 v0x6000003e8e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_798.2, 9;
    %load/vec4 v0x6000003e8bd0_0;
    %jmp/1 T_798.3, 9;
T_798.2 ; End of true expr.
    %load/vec4 v0x6000003e8d80_0;
    %jmp/0 T_798.3, 9;
 ; End of false expr.
    %blend;
T_798.3;
    %jmp/0 T_798.1, 8;
 ; End of false expr.
    %blend;
T_798.1;
    %store/vec4 v0x6000003e8d80_0, 0, 1;
    %jmp T_798;
    .thread T_798;
    .scope S_0x7fcf31bc1c30;
T_799 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e9710_0;
    %flag_set/vec4 8;
    %jmp/0 T_799.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_799.1, 8;
T_799.0 ; End of true expr.
    %load/vec4 v0x6000003e9830_0;
    %flag_set/vec4 9;
    %jmp/0 T_799.2, 9;
    %load/vec4 v0x6000003e95f0_0;
    %jmp/1 T_799.3, 9;
T_799.2 ; End of true expr.
    %load/vec4 v0x6000003e97a0_0;
    %jmp/0 T_799.3, 9;
 ; End of false expr.
    %blend;
T_799.3;
    %jmp/0 T_799.1, 8;
 ; End of false expr.
    %blend;
T_799.1;
    %store/vec4 v0x6000003e97a0_0, 0, 1;
    %jmp T_799;
    .thread T_799;
    .scope S_0x7fcf31904400;
T_800 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004177f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_800.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_800.1, 8;
T_800.0 ; End of true expr.
    %load/vec4 v0x600004148090_0;
    %flag_set/vec4 9;
    %jmp/0 T_800.2, 9;
    %load/vec4 v0x600004177de0_0;
    %jmp/1 T_800.3, 9;
T_800.2 ; End of true expr.
    %load/vec4 v0x600004148000_0;
    %jmp/0 T_800.3, 9;
 ; End of false expr.
    %blend;
T_800.3;
    %jmp/0 T_800.1, 8;
 ; End of false expr.
    %blend;
T_800.1;
    %store/vec4 v0x600004148000_0, 0, 1;
    %jmp T_800;
    .thread T_800;
    .scope S_0x7fcf32a252d0;
T_801 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004148990_0;
    %flag_set/vec4 8;
    %jmp/0 T_801.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_801.1, 8;
T_801.0 ; End of true expr.
    %load/vec4 v0x600004148ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_801.2, 9;
    %load/vec4 v0x600004148870_0;
    %jmp/1 T_801.3, 9;
T_801.2 ; End of true expr.
    %load/vec4 v0x600004148a20_0;
    %jmp/0 T_801.3, 9;
 ; End of false expr.
    %blend;
T_801.3;
    %jmp/0 T_801.1, 8;
 ; End of false expr.
    %blend;
T_801.1;
    %store/vec4 v0x600004148a20_0, 0, 1;
    %jmp T_801;
    .thread T_801;
    .scope S_0x7fcf32a35b60;
T_802 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041493b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_802.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_802.1, 8;
T_802.0 ; End of true expr.
    %load/vec4 v0x6000041494d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_802.2, 9;
    %load/vec4 v0x600004149290_0;
    %jmp/1 T_802.3, 9;
T_802.2 ; End of true expr.
    %load/vec4 v0x600004149440_0;
    %jmp/0 T_802.3, 9;
 ; End of false expr.
    %blend;
T_802.3;
    %jmp/0 T_802.1, 8;
 ; End of false expr.
    %blend;
T_802.1;
    %store/vec4 v0x600004149440_0, 0, 1;
    %jmp T_802;
    .thread T_802;
    .scope S_0x7fcf32a31980;
T_803 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004149dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_803.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_803.1, 8;
T_803.0 ; End of true expr.
    %load/vec4 v0x600004149ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_803.2, 9;
    %load/vec4 v0x600004149cb0_0;
    %jmp/1 T_803.3, 9;
T_803.2 ; End of true expr.
    %load/vec4 v0x600004149e60_0;
    %jmp/0 T_803.3, 9;
 ; End of false expr.
    %blend;
T_803.3;
    %jmp/0 T_803.1, 8;
 ; End of false expr.
    %blend;
T_803.1;
    %store/vec4 v0x600004149e60_0, 0, 1;
    %jmp T_803;
    .thread T_803;
    .scope S_0x7fcf32a2d470;
T_804 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_804.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_804.1, 8;
T_804.0 ; End of true expr.
    %load/vec4 v0x60000414a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_804.2, 9;
    %load/vec4 v0x60000414a6d0_0;
    %jmp/1 T_804.3, 9;
T_804.2 ; End of true expr.
    %load/vec4 v0x60000414a880_0;
    %jmp/0 T_804.3, 9;
 ; End of false expr.
    %blend;
T_804.3;
    %jmp/0 T_804.1, 8;
 ; End of false expr.
    %blend;
T_804.1;
    %store/vec4 v0x60000414a880_0, 0, 1;
    %jmp T_804;
    .thread T_804;
    .scope S_0x7fcf32a29290;
T_805 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414b210_0;
    %flag_set/vec4 8;
    %jmp/0 T_805.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_805.1, 8;
T_805.0 ; End of true expr.
    %load/vec4 v0x60000414b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_805.2, 9;
    %load/vec4 v0x60000414b0f0_0;
    %jmp/1 T_805.3, 9;
T_805.2 ; End of true expr.
    %load/vec4 v0x60000414b2a0_0;
    %jmp/0 T_805.3, 9;
 ; End of false expr.
    %blend;
T_805.3;
    %jmp/0 T_805.1, 8;
 ; End of false expr.
    %blend;
T_805.1;
    %store/vec4 v0x60000414b2a0_0, 0, 1;
    %jmp T_805;
    .thread T_805;
    .scope S_0x7fcf32a470b0;
T_806 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_806.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_806.1, 8;
T_806.0 ; End of true expr.
    %load/vec4 v0x60000414bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_806.2, 9;
    %load/vec4 v0x60000414bb10_0;
    %jmp/1 T_806.3, 9;
T_806.2 ; End of true expr.
    %load/vec4 v0x60000414bcc0_0;
    %jmp/0 T_806.3, 9;
 ; End of false expr.
    %blend;
T_806.3;
    %jmp/0 T_806.1, 8;
 ; End of false expr.
    %blend;
T_806.1;
    %store/vec4 v0x60000414bcc0_0, 0, 1;
    %jmp T_806;
    .thread T_806;
    .scope S_0x7fcf32a42ed0;
T_807 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414c6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_807.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_807.1, 8;
T_807.0 ; End of true expr.
    %load/vec4 v0x60000414c7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_807.2, 9;
    %load/vec4 v0x60000414c5a0_0;
    %jmp/1 T_807.3, 9;
T_807.2 ; End of true expr.
    %load/vec4 v0x60000414c750_0;
    %jmp/0 T_807.3, 9;
 ; End of false expr.
    %blend;
T_807.3;
    %jmp/0 T_807.1, 8;
 ; End of false expr.
    %blend;
T_807.1;
    %store/vec4 v0x60000414c750_0, 0, 1;
    %jmp T_807;
    .thread T_807;
    .scope S_0x7fcf32a3e9c0;
T_808 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414d0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_808.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_808.1, 8;
T_808.0 ; End of true expr.
    %load/vec4 v0x60000414d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_808.2, 9;
    %load/vec4 v0x60000414cfc0_0;
    %jmp/1 T_808.3, 9;
T_808.2 ; End of true expr.
    %load/vec4 v0x60000414d170_0;
    %jmp/0 T_808.3, 9;
 ; End of false expr.
    %blend;
T_808.3;
    %jmp/0 T_808.1, 8;
 ; End of false expr.
    %blend;
T_808.1;
    %store/vec4 v0x60000414d170_0, 0, 1;
    %jmp T_808;
    .thread T_808;
    .scope S_0x7fcf32a3a7e0;
T_809 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_809.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_809.1, 8;
T_809.0 ; End of true expr.
    %load/vec4 v0x60000414dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_809.2, 9;
    %load/vec4 v0x60000414d9e0_0;
    %jmp/1 T_809.3, 9;
T_809.2 ; End of true expr.
    %load/vec4 v0x60000414db90_0;
    %jmp/0 T_809.3, 9;
 ; End of false expr.
    %blend;
T_809.3;
    %jmp/0 T_809.1, 8;
 ; End of false expr.
    %blend;
T_809.1;
    %store/vec4 v0x60000414db90_0, 0, 1;
    %jmp T_809;
    .thread T_809;
    .scope S_0x7fcf32a5e4e0;
T_810 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414e520_0;
    %flag_set/vec4 8;
    %jmp/0 T_810.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_810.1, 8;
T_810.0 ; End of true expr.
    %load/vec4 v0x60000414e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_810.2, 9;
    %load/vec4 v0x60000414e400_0;
    %jmp/1 T_810.3, 9;
T_810.2 ; End of true expr.
    %load/vec4 v0x60000414e5b0_0;
    %jmp/0 T_810.3, 9;
 ; End of false expr.
    %blend;
T_810.3;
    %jmp/0 T_810.1, 8;
 ; End of false expr.
    %blend;
T_810.1;
    %store/vec4 v0x60000414e5b0_0, 0, 1;
    %jmp T_810;
    .thread T_810;
    .scope S_0x7fcf31906ce0;
T_811 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000414ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_811.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_811.1, 8;
T_811.0 ; End of true expr.
    %load/vec4 v0x60000414f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_811.2, 9;
    %load/vec4 v0x60000414ee20_0;
    %jmp/1 T_811.3, 9;
T_811.2 ; End of true expr.
    %load/vec4 v0x60000414efd0_0;
    %jmp/0 T_811.3, 9;
 ; End of false expr.
    %blend;
T_811.3;
    %jmp/0 T_811.1, 8;
 ; End of false expr.
    %blend;
T_811.1;
    %store/vec4 v0x60000414efd0_0, 0, 1;
    %jmp T_811;
    .thread T_811;
    .scope S_0x7fcf32806d30;
T_812 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041615f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_812.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_812.1, 8;
T_812.0 ; End of true expr.
    %load/vec4 v0x6000003c8090_0;
    %flag_set/vec4 9;
    %jmp/0 T_812.2, 9;
    %load/vec4 v0x6000041614d0_0;
    %jmp/1 T_812.3, 9;
T_812.2 ; End of true expr.
    %load/vec4 v0x600004161680_0;
    %jmp/0 T_812.3, 9;
 ; End of false expr.
    %blend;
T_812.3;
    %jmp/0 T_812.1, 8;
 ; End of false expr.
    %blend;
T_812.1;
    %store/vec4 v0x600004161680_0, 0, 1;
    %jmp T_812;
    .thread T_812;
    .scope S_0x7fcf31906fc0;
T_813 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004140090_0;
    %flag_set/vec4 8;
    %jmp/0 T_813.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_813.1, 8;
T_813.0 ; End of true expr.
    %load/vec4 v0x6000041401b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_813.2, 9;
    %load/vec4 v0x60000414ff00_0;
    %jmp/1 T_813.3, 9;
T_813.2 ; End of true expr.
    %load/vec4 v0x600004140120_0;
    %jmp/0 T_813.3, 9;
 ; End of false expr.
    %blend;
T_813.3;
    %jmp/0 T_813.1, 8;
 ; End of false expr.
    %blend;
T_813.1;
    %store/vec4 v0x600004140120_0, 0, 1;
    %jmp T_813;
    .thread T_813;
    .scope S_0x7fcf319072a0;
T_814 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004140ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_814.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_814.1, 8;
T_814.0 ; End of true expr.
    %load/vec4 v0x600004140bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_814.2, 9;
    %load/vec4 v0x600004140990_0;
    %jmp/1 T_814.3, 9;
T_814.2 ; End of true expr.
    %load/vec4 v0x600004140b40_0;
    %jmp/0 T_814.3, 9;
 ; End of false expr.
    %blend;
T_814.3;
    %jmp/0 T_814.1, 8;
 ; End of false expr.
    %blend;
T_814.1;
    %store/vec4 v0x600004140b40_0, 0, 1;
    %jmp T_814;
    .thread T_814;
    .scope S_0x7fcf31904e90;
T_815 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000041414d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_815.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_815.1, 8;
T_815.0 ; End of true expr.
    %load/vec4 v0x6000041415f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_815.2, 9;
    %load/vec4 v0x6000041413b0_0;
    %jmp/1 T_815.3, 9;
T_815.2 ; End of true expr.
    %load/vec4 v0x600004141560_0;
    %jmp/0 T_815.3, 9;
 ; End of false expr.
    %blend;
T_815.3;
    %jmp/0 T_815.1, 8;
 ; End of false expr.
    %blend;
T_815.1;
    %store/vec4 v0x600004141560_0, 0, 1;
    %jmp T_815;
    .thread T_815;
    .scope S_0x7fcf31c7ee80;
T_816 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a5c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_816.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_816.1, 8;
T_816.0 ; End of true expr.
    %load/vec4 v0x6000003a5d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_816.2, 9;
    %load/vec4 v0x6000003a5b00_0;
    %jmp/1 T_816.3, 9;
T_816.2 ; End of true expr.
    %load/vec4 v0x6000003a5cb0_0;
    %jmp/0 T_816.3, 9;
 ; End of false expr.
    %blend;
T_816.3;
    %jmp/0 T_816.1, 8;
 ; End of false expr.
    %blend;
T_816.1;
    %store/vec4 v0x6000003a5cb0_0, 0, 1;
    %jmp T_816;
    .thread T_816;
    .scope S_0x7fcf31cdb2e0;
T_817 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a5200_0;
    %flag_set/vec4 8;
    %jmp/0 T_817.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_817.1, 8;
T_817.0 ; End of true expr.
    %load/vec4 v0x6000003a5320_0;
    %flag_set/vec4 9;
    %jmp/0 T_817.2, 9;
    %load/vec4 v0x6000003a50e0_0;
    %jmp/1 T_817.3, 9;
T_817.2 ; End of true expr.
    %load/vec4 v0x6000003a5290_0;
    %jmp/0 T_817.3, 9;
 ; End of false expr.
    %blend;
T_817.3;
    %jmp/0 T_817.1, 8;
 ; End of false expr.
    %blend;
T_817.1;
    %store/vec4 v0x6000003a5290_0, 0, 1;
    %jmp T_817;
    .thread T_817;
    .scope S_0x7fcf31cdafb0;
T_818 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a5560_0;
    %flag_set/vec4 8;
    %jmp/0 T_818.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_818.1, 8;
T_818.0 ; End of true expr.
    %load/vec4 v0x6000003a5680_0;
    %flag_set/vec4 9;
    %jmp/0 T_818.2, 9;
    %load/vec4 v0x6000003a5440_0;
    %jmp/1 T_818.3, 9;
T_818.2 ; End of true expr.
    %load/vec4 v0x6000003a55f0_0;
    %jmp/0 T_818.3, 9;
 ; End of false expr.
    %blend;
T_818.3;
    %jmp/0 T_818.1, 8;
 ; End of false expr.
    %blend;
T_818.1;
    %store/vec4 v0x6000003a55f0_0, 0, 1;
    %jmp T_818;
    .thread T_818;
    .scope S_0x7fcf31cd6ff0;
T_819 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_819.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_819.1, 8;
T_819.0 ; End of true expr.
    %load/vec4 v0x6000003a59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_819.2, 9;
    %load/vec4 v0x6000003a57a0_0;
    %jmp/1 T_819.3, 9;
T_819.2 ; End of true expr.
    %load/vec4 v0x6000003a5950_0;
    %jmp/0 T_819.3, 9;
 ; End of false expr.
    %blend;
T_819.3;
    %jmp/0 T_819.1, 8;
 ; End of false expr.
    %blend;
T_819.1;
    %store/vec4 v0x6000003a5950_0, 0, 1;
    %jmp T_819;
    .thread T_819;
    .scope S_0x7fcf31ce8040;
T_820 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_820.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_820.1, 8;
T_820.0 ; End of true expr.
    %load/vec4 v0x60000039ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_820.2, 9;
    %load/vec4 v0x60000039fcc0_0;
    %jmp/1 T_820.3, 9;
T_820.2 ; End of true expr.
    %load/vec4 v0x60000039fe70_0;
    %jmp/0 T_820.3, 9;
 ; End of false expr.
    %blend;
T_820.3;
    %jmp/0 T_820.1, 8;
 ; End of false expr.
    %blend;
T_820.1;
    %store/vec4 v0x60000039fe70_0, 0, 1;
    %jmp T_820;
    .thread T_820;
    .scope S_0x7fcf31ce81b0;
T_821 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003901b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_821.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_821.1, 8;
T_821.0 ; End of true expr.
    %load/vec4 v0x6000003902d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_821.2, 9;
    %load/vec4 v0x600000390090_0;
    %jmp/1 T_821.3, 9;
T_821.2 ; End of true expr.
    %load/vec4 v0x600000390240_0;
    %jmp/0 T_821.3, 9;
 ; End of false expr.
    %blend;
T_821.3;
    %jmp/0 T_821.1, 8;
 ; End of false expr.
    %blend;
T_821.1;
    %store/vec4 v0x600000390240_0, 0, 1;
    %jmp T_821;
    .thread T_821;
    .scope S_0x7fcf31ce8320;
T_822 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000390510_0;
    %flag_set/vec4 8;
    %jmp/0 T_822.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_822.1, 8;
T_822.0 ; End of true expr.
    %load/vec4 v0x600000390630_0;
    %flag_set/vec4 9;
    %jmp/0 T_822.2, 9;
    %load/vec4 v0x6000003903f0_0;
    %jmp/1 T_822.3, 9;
T_822.2 ; End of true expr.
    %load/vec4 v0x6000003905a0_0;
    %jmp/0 T_822.3, 9;
 ; End of false expr.
    %blend;
T_822.3;
    %jmp/0 T_822.1, 8;
 ; End of false expr.
    %blend;
T_822.1;
    %store/vec4 v0x6000003905a0_0, 0, 1;
    %jmp T_822;
    .thread T_822;
    .scope S_0x7fcf31ce8490;
T_823 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000390870_0;
    %flag_set/vec4 8;
    %jmp/0 T_823.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_823.1, 8;
T_823.0 ; End of true expr.
    %load/vec4 v0x600000390990_0;
    %flag_set/vec4 9;
    %jmp/0 T_823.2, 9;
    %load/vec4 v0x600000390750_0;
    %jmp/1 T_823.3, 9;
T_823.2 ; End of true expr.
    %load/vec4 v0x600000390900_0;
    %jmp/0 T_823.3, 9;
 ; End of false expr.
    %blend;
T_823.3;
    %jmp/0 T_823.1, 8;
 ; End of false expr.
    %blend;
T_823.1;
    %store/vec4 v0x600000390900_0, 0, 1;
    %jmp T_823;
    .thread T_823;
    .scope S_0x7fcf31c7e3e0;
T_824 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a5f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_824.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_824.1, 8;
T_824.0 ; End of true expr.
    %load/vec4 v0x6000003a60a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_824.2, 9;
    %load/vec4 v0x6000003a5e60_0;
    %jmp/1 T_824.3, 9;
T_824.2 ; End of true expr.
    %load/vec4 v0x6000003a6010_0;
    %jmp/0 T_824.3, 9;
 ; End of false expr.
    %blend;
T_824.3;
    %jmp/0 T_824.1, 8;
 ; End of false expr.
    %blend;
T_824.1;
    %store/vec4 v0x6000003a6010_0, 0, 1;
    %jmp T_824;
    .thread T_824;
    .scope S_0x7fcf31c7dc70;
T_825 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a69a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_825.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_825.1, 8;
T_825.0 ; End of true expr.
    %load/vec4 v0x6000003a6ac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_825.2, 9;
    %load/vec4 v0x6000003a6880_0;
    %jmp/1 T_825.3, 9;
T_825.2 ; End of true expr.
    %load/vec4 v0x6000003a6a30_0;
    %jmp/0 T_825.3, 9;
 ; End of false expr.
    %blend;
T_825.3;
    %jmp/0 T_825.1, 8;
 ; End of false expr.
    %blend;
T_825.1;
    %store/vec4 v0x6000003a6a30_0, 0, 1;
    %jmp T_825;
    .thread T_825;
    .scope S_0x7fcf31c7d500;
T_826 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a73c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_826.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_826.1, 8;
T_826.0 ; End of true expr.
    %load/vec4 v0x6000003a74e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_826.2, 9;
    %load/vec4 v0x6000003a72a0_0;
    %jmp/1 T_826.3, 9;
T_826.2 ; End of true expr.
    %load/vec4 v0x6000003a7450_0;
    %jmp/0 T_826.3, 9;
 ; End of false expr.
    %blend;
T_826.3;
    %jmp/0 T_826.1, 8;
 ; End of false expr.
    %blend;
T_826.1;
    %store/vec4 v0x6000003a7450_0, 0, 1;
    %jmp T_826;
    .thread T_826;
    .scope S_0x7fcf31c7cd90;
T_827 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a7de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_827.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_827.1, 8;
T_827.0 ; End of true expr.
    %load/vec4 v0x6000003a7f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_827.2, 9;
    %load/vec4 v0x6000003a7cc0_0;
    %jmp/1 T_827.3, 9;
T_827.2 ; End of true expr.
    %load/vec4 v0x6000003a7e70_0;
    %jmp/0 T_827.3, 9;
 ; End of false expr.
    %blend;
T_827.3;
    %jmp/0 T_827.1, 8;
 ; End of false expr.
    %blend;
T_827.1;
    %store/vec4 v0x6000003a7e70_0, 0, 1;
    %jmp T_827;
    .thread T_827;
    .scope S_0x7fcf31c7c620;
T_828 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b8870_0;
    %flag_set/vec4 8;
    %jmp/0 T_828.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_828.1, 8;
T_828.0 ; End of true expr.
    %load/vec4 v0x6000003b8990_0;
    %flag_set/vec4 9;
    %jmp/0 T_828.2, 9;
    %load/vec4 v0x6000003b8750_0;
    %jmp/1 T_828.3, 9;
T_828.2 ; End of true expr.
    %load/vec4 v0x6000003b8900_0;
    %jmp/0 T_828.3, 9;
 ; End of false expr.
    %blend;
T_828.3;
    %jmp/0 T_828.1, 8;
 ; End of false expr.
    %blend;
T_828.1;
    %store/vec4 v0x6000003b8900_0, 0, 1;
    %jmp T_828;
    .thread T_828;
    .scope S_0x7fcf31cc4bc0;
T_829 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b9290_0;
    %flag_set/vec4 8;
    %jmp/0 T_829.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_829.1, 8;
T_829.0 ; End of true expr.
    %load/vec4 v0x6000003b93b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_829.2, 9;
    %load/vec4 v0x6000003b9170_0;
    %jmp/1 T_829.3, 9;
T_829.2 ; End of true expr.
    %load/vec4 v0x6000003b9320_0;
    %jmp/0 T_829.3, 9;
 ; End of false expr.
    %blend;
T_829.3;
    %jmp/0 T_829.1, 8;
 ; End of false expr.
    %blend;
T_829.1;
    %store/vec4 v0x6000003b9320_0, 0, 1;
    %jmp T_829;
    .thread T_829;
    .scope S_0x7fcf31cccd60;
T_830 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b9cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_830.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_830.1, 8;
T_830.0 ; End of true expr.
    %load/vec4 v0x6000003b9dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_830.2, 9;
    %load/vec4 v0x6000003b9b90_0;
    %jmp/1 T_830.3, 9;
T_830.2 ; End of true expr.
    %load/vec4 v0x6000003b9d40_0;
    %jmp/0 T_830.3, 9;
 ; End of false expr.
    %blend;
T_830.3;
    %jmp/0 T_830.1, 8;
 ; End of false expr.
    %blend;
T_830.1;
    %store/vec4 v0x6000003b9d40_0, 0, 1;
    %jmp T_830;
    .thread T_830;
    .scope S_0x7fcf31cdf5f0;
T_831 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ba6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_831.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_831.1, 8;
T_831.0 ; End of true expr.
    %load/vec4 v0x6000003ba7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_831.2, 9;
    %load/vec4 v0x6000003ba5b0_0;
    %jmp/1 T_831.3, 9;
T_831.2 ; End of true expr.
    %load/vec4 v0x6000003ba760_0;
    %jmp/0 T_831.3, 9;
 ; End of false expr.
    %blend;
T_831.3;
    %jmp/0 T_831.1, 8;
 ; End of false expr.
    %blend;
T_831.1;
    %store/vec4 v0x6000003ba760_0, 0, 1;
    %jmp T_831;
    .thread T_831;
    .scope S_0x7fcf31a05b70;
T_832 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bb0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_832.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_832.1, 8;
T_832.0 ; End of true expr.
    %load/vec4 v0x6000003bb210_0;
    %flag_set/vec4 9;
    %jmp/0 T_832.2, 9;
    %load/vec4 v0x6000003bafd0_0;
    %jmp/1 T_832.3, 9;
T_832.2 ; End of true expr.
    %load/vec4 v0x6000003bb180_0;
    %jmp/0 T_832.3, 9;
 ; End of false expr.
    %blend;
T_832.3;
    %jmp/0 T_832.1, 8;
 ; End of false expr.
    %blend;
T_832.1;
    %store/vec4 v0x6000003bb180_0, 0, 1;
    %jmp T_832;
    .thread T_832;
    .scope S_0x7fcf31a06a20;
T_833 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bbb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_833.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_833.1, 8;
T_833.0 ; End of true expr.
    %load/vec4 v0x6000003bbc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_833.2, 9;
    %load/vec4 v0x6000003bb9f0_0;
    %jmp/1 T_833.3, 9;
T_833.2 ; End of true expr.
    %load/vec4 v0x6000003bbba0_0;
    %jmp/0 T_833.3, 9;
 ; End of false expr.
    %blend;
T_833.3;
    %jmp/0 T_833.1, 8;
 ; End of false expr.
    %blend;
T_833.1;
    %store/vec4 v0x6000003bbba0_0, 0, 1;
    %jmp T_833;
    .thread T_833;
    .scope S_0x7fcf31c8de90;
T_834 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bc5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_834.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_834.1, 8;
T_834.0 ; End of true expr.
    %load/vec4 v0x6000003bc6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_834.2, 9;
    %load/vec4 v0x6000003bc480_0;
    %jmp/1 T_834.3, 9;
T_834.2 ; End of true expr.
    %load/vec4 v0x6000003bc630_0;
    %jmp/0 T_834.3, 9;
 ; End of false expr.
    %blend;
T_834.3;
    %jmp/0 T_834.1, 8;
 ; End of false expr.
    %blend;
T_834.1;
    %store/vec4 v0x6000003bc630_0, 0, 1;
    %jmp T_834;
    .thread T_834;
    .scope S_0x7fcf31cbf510;
T_835 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bcfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_835.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_835.1, 8;
T_835.0 ; End of true expr.
    %load/vec4 v0x6000003bd0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_835.2, 9;
    %load/vec4 v0x6000003bcea0_0;
    %jmp/1 T_835.3, 9;
T_835.2 ; End of true expr.
    %load/vec4 v0x6000003bd050_0;
    %jmp/0 T_835.3, 9;
 ; End of false expr.
    %blend;
T_835.3;
    %jmp/0 T_835.1, 8;
 ; End of false expr.
    %blend;
T_835.1;
    %store/vec4 v0x6000003bd050_0, 0, 1;
    %jmp T_835;
    .thread T_835;
    .scope S_0x7fcf31cde3c0;
T_836 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bd9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_836.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_836.1, 8;
T_836.0 ; End of true expr.
    %load/vec4 v0x6000003bdb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_836.2, 9;
    %load/vec4 v0x6000003bd8c0_0;
    %jmp/1 T_836.3, 9;
T_836.2 ; End of true expr.
    %load/vec4 v0x6000003bda70_0;
    %jmp/0 T_836.3, 9;
 ; End of false expr.
    %blend;
T_836.3;
    %jmp/0 T_836.1, 8;
 ; End of false expr.
    %blend;
T_836.1;
    %store/vec4 v0x6000003bda70_0, 0, 1;
    %jmp T_836;
    .thread T_836;
    .scope S_0x7fcf31cd4020;
T_837 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003be400_0;
    %flag_set/vec4 8;
    %jmp/0 T_837.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_837.1, 8;
T_837.0 ; End of true expr.
    %load/vec4 v0x6000003be520_0;
    %flag_set/vec4 9;
    %jmp/0 T_837.2, 9;
    %load/vec4 v0x6000003be2e0_0;
    %jmp/1 T_837.3, 9;
T_837.2 ; End of true expr.
    %load/vec4 v0x6000003be490_0;
    %jmp/0 T_837.3, 9;
 ; End of false expr.
    %blend;
T_837.3;
    %jmp/0 T_837.1, 8;
 ; End of false expr.
    %blend;
T_837.1;
    %store/vec4 v0x6000003be490_0, 0, 1;
    %jmp T_837;
    .thread T_837;
    .scope S_0x7fcf31cc4450;
T_838 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_838.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_838.1, 8;
T_838.0 ; End of true expr.
    %load/vec4 v0x6000003bef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_838.2, 9;
    %load/vec4 v0x6000003bed00_0;
    %jmp/1 T_838.3, 9;
T_838.2 ; End of true expr.
    %load/vec4 v0x6000003beeb0_0;
    %jmp/0 T_838.3, 9;
 ; End of false expr.
    %blend;
T_838.3;
    %jmp/0 T_838.1, 8;
 ; End of false expr.
    %blend;
T_838.1;
    %store/vec4 v0x6000003beeb0_0, 0, 1;
    %jmp T_838;
    .thread T_838;
    .scope S_0x7fcf31cd07d0;
T_839 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003bf840_0;
    %flag_set/vec4 8;
    %jmp/0 T_839.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_839.1, 8;
T_839.0 ; End of true expr.
    %load/vec4 v0x6000003bf960_0;
    %flag_set/vec4 9;
    %jmp/0 T_839.2, 9;
    %load/vec4 v0x6000003bf720_0;
    %jmp/1 T_839.3, 9;
T_839.2 ; End of true expr.
    %load/vec4 v0x6000003bf8d0_0;
    %jmp/0 T_839.3, 9;
 ; End of false expr.
    %blend;
T_839.3;
    %jmp/0 T_839.1, 8;
 ; End of false expr.
    %blend;
T_839.1;
    %store/vec4 v0x6000003bf8d0_0, 0, 1;
    %jmp T_839;
    .thread T_839;
    .scope S_0x7fcf31ce1450;
T_840 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b0750_0;
    %flag_set/vec4 8;
    %jmp/0 T_840.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_840.1, 8;
T_840.0 ; End of true expr.
    %load/vec4 v0x6000003b0870_0;
    %flag_set/vec4 9;
    %jmp/0 T_840.2, 9;
    %load/vec4 v0x6000003b0630_0;
    %jmp/1 T_840.3, 9;
T_840.2 ; End of true expr.
    %load/vec4 v0x6000003b07e0_0;
    %jmp/0 T_840.3, 9;
 ; End of false expr.
    %blend;
T_840.3;
    %jmp/0 T_840.1, 8;
 ; End of false expr.
    %blend;
T_840.1;
    %store/vec4 v0x6000003b07e0_0, 0, 1;
    %jmp T_840;
    .thread T_840;
    .scope S_0x7fcf31a041f0;
T_841 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b1170_0;
    %flag_set/vec4 8;
    %jmp/0 T_841.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_841.1, 8;
T_841.0 ; End of true expr.
    %load/vec4 v0x6000003b1290_0;
    %flag_set/vec4 9;
    %jmp/0 T_841.2, 9;
    %load/vec4 v0x6000003b1050_0;
    %jmp/1 T_841.3, 9;
T_841.2 ; End of true expr.
    %load/vec4 v0x6000003b1200_0;
    %jmp/0 T_841.3, 9;
 ; End of false expr.
    %blend;
T_841.3;
    %jmp/0 T_841.1, 8;
 ; End of false expr.
    %blend;
T_841.1;
    %store/vec4 v0x6000003b1200_0, 0, 1;
    %jmp T_841;
    .thread T_841;
    .scope S_0x7fcf31a044d0;
T_842 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b1b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_842.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_842.1, 8;
T_842.0 ; End of true expr.
    %load/vec4 v0x6000003b1cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_842.2, 9;
    %load/vec4 v0x6000003b1a70_0;
    %jmp/1 T_842.3, 9;
T_842.2 ; End of true expr.
    %load/vec4 v0x6000003b1c20_0;
    %jmp/0 T_842.3, 9;
 ; End of false expr.
    %blend;
T_842.3;
    %jmp/0 T_842.1, 8;
 ; End of false expr.
    %blend;
T_842.1;
    %store/vec4 v0x6000003b1c20_0, 0, 1;
    %jmp T_842;
    .thread T_842;
    .scope S_0x7fcf31a047b0;
T_843 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_843.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_843.1, 8;
T_843.0 ; End of true expr.
    %load/vec4 v0x6000003b26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_843.2, 9;
    %load/vec4 v0x6000003b2490_0;
    %jmp/1 T_843.3, 9;
T_843.2 ; End of true expr.
    %load/vec4 v0x6000003b2640_0;
    %jmp/0 T_843.3, 9;
 ; End of false expr.
    %blend;
T_843.3;
    %jmp/0 T_843.1, 8;
 ; End of false expr.
    %blend;
T_843.1;
    %store/vec4 v0x6000003b2640_0, 0, 1;
    %jmp T_843;
    .thread T_843;
    .scope S_0x7fcf31a04a90;
T_844 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b2fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_844.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_844.1, 8;
T_844.0 ; End of true expr.
    %load/vec4 v0x6000003b30f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_844.2, 9;
    %load/vec4 v0x6000003b2eb0_0;
    %jmp/1 T_844.3, 9;
T_844.2 ; End of true expr.
    %load/vec4 v0x6000003b3060_0;
    %jmp/0 T_844.3, 9;
 ; End of false expr.
    %blend;
T_844.3;
    %jmp/0 T_844.1, 8;
 ; End of false expr.
    %blend;
T_844.1;
    %store/vec4 v0x6000003b3060_0, 0, 1;
    %jmp T_844;
    .thread T_844;
    .scope S_0x7fcf31a04d70;
T_845 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b39f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_845.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_845.1, 8;
T_845.0 ; End of true expr.
    %load/vec4 v0x6000003b3b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_845.2, 9;
    %load/vec4 v0x6000003b38d0_0;
    %jmp/1 T_845.3, 9;
T_845.2 ; End of true expr.
    %load/vec4 v0x6000003b3a80_0;
    %jmp/0 T_845.3, 9;
 ; End of false expr.
    %blend;
T_845.3;
    %jmp/0 T_845.1, 8;
 ; End of false expr.
    %blend;
T_845.1;
    %store/vec4 v0x6000003b3a80_0, 0, 1;
    %jmp T_845;
    .thread T_845;
    .scope S_0x7fcf31cdfe50;
T_846 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_846.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_846.1, 8;
T_846.0 ; End of true expr.
    %load/vec4 v0x6000003b45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_846.2, 9;
    %load/vec4 v0x6000003b4360_0;
    %jmp/1 T_846.3, 9;
T_846.2 ; End of true expr.
    %load/vec4 v0x6000003b4510_0;
    %jmp/0 T_846.3, 9;
 ; End of false expr.
    %blend;
T_846.3;
    %jmp/0 T_846.1, 8;
 ; End of false expr.
    %blend;
T_846.1;
    %store/vec4 v0x6000003b4510_0, 0, 1;
    %jmp T_846;
    .thread T_846;
    .scope S_0x7fcf31ce0130;
T_847 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b4ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_847.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_847.1, 8;
T_847.0 ; End of true expr.
    %load/vec4 v0x6000003b4fc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_847.2, 9;
    %load/vec4 v0x6000003b4d80_0;
    %jmp/1 T_847.3, 9;
T_847.2 ; End of true expr.
    %load/vec4 v0x6000003b4f30_0;
    %jmp/0 T_847.3, 9;
 ; End of false expr.
    %blend;
T_847.3;
    %jmp/0 T_847.1, 8;
 ; End of false expr.
    %blend;
T_847.1;
    %store/vec4 v0x6000003b4f30_0, 0, 1;
    %jmp T_847;
    .thread T_847;
    .scope S_0x7fcf31ce0410;
T_848 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_848.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_848.1, 8;
T_848.0 ; End of true expr.
    %load/vec4 v0x6000003b59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_848.2, 9;
    %load/vec4 v0x6000003b57a0_0;
    %jmp/1 T_848.3, 9;
T_848.2 ; End of true expr.
    %load/vec4 v0x6000003b5950_0;
    %jmp/0 T_848.3, 9;
 ; End of false expr.
    %blend;
T_848.3;
    %jmp/0 T_848.1, 8;
 ; End of false expr.
    %blend;
T_848.1;
    %store/vec4 v0x6000003b5950_0, 0, 1;
    %jmp T_848;
    .thread T_848;
    .scope S_0x7fcf31ce06f0;
T_849 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b62e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_849.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_849.1, 8;
T_849.0 ; End of true expr.
    %load/vec4 v0x6000003b6400_0;
    %flag_set/vec4 9;
    %jmp/0 T_849.2, 9;
    %load/vec4 v0x6000003b61c0_0;
    %jmp/1 T_849.3, 9;
T_849.2 ; End of true expr.
    %load/vec4 v0x6000003b6370_0;
    %jmp/0 T_849.3, 9;
 ; End of false expr.
    %blend;
T_849.3;
    %jmp/0 T_849.1, 8;
 ; End of false expr.
    %blend;
T_849.1;
    %store/vec4 v0x6000003b6370_0, 0, 1;
    %jmp T_849;
    .thread T_849;
    .scope S_0x7fcf31c7f430;
T_850 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b6d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_850.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_850.1, 8;
T_850.0 ; End of true expr.
    %load/vec4 v0x6000003b6e20_0;
    %flag_set/vec4 9;
    %jmp/0 T_850.2, 9;
    %load/vec4 v0x6000003b6be0_0;
    %jmp/1 T_850.3, 9;
T_850.2 ; End of true expr.
    %load/vec4 v0x6000003b6d90_0;
    %jmp/0 T_850.3, 9;
 ; End of false expr.
    %blend;
T_850.3;
    %jmp/0 T_850.1, 8;
 ; End of false expr.
    %blend;
T_850.1;
    %store/vec4 v0x6000003b6d90_0, 0, 1;
    %jmp T_850;
    .thread T_850;
    .scope S_0x7fcf31cde930;
T_851 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003b7720_0;
    %flag_set/vec4 8;
    %jmp/0 T_851.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_851.1, 8;
T_851.0 ; End of true expr.
    %load/vec4 v0x6000003b7840_0;
    %flag_set/vec4 9;
    %jmp/0 T_851.2, 9;
    %load/vec4 v0x6000003b7600_0;
    %jmp/1 T_851.3, 9;
T_851.2 ; End of true expr.
    %load/vec4 v0x6000003b77b0_0;
    %jmp/0 T_851.3, 9;
 ; End of false expr.
    %blend;
T_851.3;
    %jmp/0 T_851.1, 8;
 ; End of false expr.
    %blend;
T_851.1;
    %store/vec4 v0x6000003b77b0_0, 0, 1;
    %jmp T_851;
    .thread T_851;
    .scope S_0x7fcf31cc07c0;
T_852 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003881b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_852.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_852.1, 8;
T_852.0 ; End of true expr.
    %load/vec4 v0x6000003882d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_852.2, 9;
    %load/vec4 v0x600000388090_0;
    %jmp/1 T_852.3, 9;
T_852.2 ; End of true expr.
    %load/vec4 v0x600000388240_0;
    %jmp/0 T_852.3, 9;
 ; End of false expr.
    %blend;
T_852.3;
    %jmp/0 T_852.1, 8;
 ; End of false expr.
    %blend;
T_852.1;
    %store/vec4 v0x600000388240_0, 0, 1;
    %jmp T_852;
    .thread T_852;
    .scope S_0x7fcf31c978a0;
T_853 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000388bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_853.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_853.1, 8;
T_853.0 ; End of true expr.
    %load/vec4 v0x600000388cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_853.2, 9;
    %load/vec4 v0x600000388ab0_0;
    %jmp/1 T_853.3, 9;
T_853.2 ; End of true expr.
    %load/vec4 v0x600000388c60_0;
    %jmp/0 T_853.3, 9;
 ; End of false expr.
    %blend;
T_853.3;
    %jmp/0 T_853.1, 8;
 ; End of false expr.
    %blend;
T_853.1;
    %store/vec4 v0x600000388c60_0, 0, 1;
    %jmp T_853;
    .thread T_853;
    .scope S_0x7fcf31c97b80;
T_854 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003895f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_854.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_854.1, 8;
T_854.0 ; End of true expr.
    %load/vec4 v0x600000389710_0;
    %flag_set/vec4 9;
    %jmp/0 T_854.2, 9;
    %load/vec4 v0x6000003894d0_0;
    %jmp/1 T_854.3, 9;
T_854.2 ; End of true expr.
    %load/vec4 v0x600000389680_0;
    %jmp/0 T_854.3, 9;
 ; End of false expr.
    %blend;
T_854.3;
    %jmp/0 T_854.1, 8;
 ; End of false expr.
    %blend;
T_854.1;
    %store/vec4 v0x600000389680_0, 0, 1;
    %jmp T_854;
    .thread T_854;
    .scope S_0x7fcf31c8cf00;
T_855 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038a010_0;
    %flag_set/vec4 8;
    %jmp/0 T_855.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_855.1, 8;
T_855.0 ; End of true expr.
    %load/vec4 v0x60000038a130_0;
    %flag_set/vec4 9;
    %jmp/0 T_855.2, 9;
    %load/vec4 v0x600000389ef0_0;
    %jmp/1 T_855.3, 9;
T_855.2 ; End of true expr.
    %load/vec4 v0x60000038a0a0_0;
    %jmp/0 T_855.3, 9;
 ; End of false expr.
    %blend;
T_855.3;
    %jmp/0 T_855.1, 8;
 ; End of false expr.
    %blend;
T_855.1;
    %store/vec4 v0x60000038a0a0_0, 0, 1;
    %jmp T_855;
    .thread T_855;
    .scope S_0x7fcf31cd5450;
T_856 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003aaa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_856.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_856.1, 8;
T_856.0 ; End of true expr.
    %load/vec4 v0x6000003aab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_856.2, 9;
    %load/vec4 v0x6000003aa910_0;
    %jmp/1 T_856.3, 9;
T_856.2 ; End of true expr.
    %load/vec4 v0x6000003aaac0_0;
    %jmp/0 T_856.3, 9;
 ; End of false expr.
    %blend;
T_856.3;
    %jmp/0 T_856.1, 8;
 ; End of false expr.
    %blend;
T_856.1;
    %store/vec4 v0x6000003aaac0_0, 0, 1;
    %jmp T_856;
    .thread T_856;
    .scope S_0x7fcf31cd4ce0;
T_857 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ab450_0;
    %flag_set/vec4 8;
    %jmp/0 T_857.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_857.1, 8;
T_857.0 ; End of true expr.
    %load/vec4 v0x6000003ab570_0;
    %flag_set/vec4 9;
    %jmp/0 T_857.2, 9;
    %load/vec4 v0x6000003ab330_0;
    %jmp/1 T_857.3, 9;
T_857.2 ; End of true expr.
    %load/vec4 v0x6000003ab4e0_0;
    %jmp/0 T_857.3, 9;
 ; End of false expr.
    %blend;
T_857.3;
    %jmp/0 T_857.1, 8;
 ; End of false expr.
    %blend;
T_857.1;
    %store/vec4 v0x6000003ab4e0_0, 0, 1;
    %jmp T_857;
    .thread T_857;
    .scope S_0x7fcf31cd4570;
T_858 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003abe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_858.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_858.1, 8;
T_858.0 ; End of true expr.
    %load/vec4 v0x6000003ac000_0;
    %flag_set/vec4 9;
    %jmp/0 T_858.2, 9;
    %load/vec4 v0x6000003abd50_0;
    %jmp/1 T_858.3, 9;
T_858.2 ; End of true expr.
    %load/vec4 v0x6000003abf00_0;
    %jmp/0 T_858.3, 9;
 ; End of false expr.
    %blend;
T_858.3;
    %jmp/0 T_858.1, 8;
 ; End of false expr.
    %blend;
T_858.1;
    %store/vec4 v0x6000003abf00_0, 0, 1;
    %jmp T_858;
    .thread T_858;
    .scope S_0x7fcf31cddc50;
T_859 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ac900_0;
    %flag_set/vec4 8;
    %jmp/0 T_859.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_859.1, 8;
T_859.0 ; End of true expr.
    %load/vec4 v0x6000003aca20_0;
    %flag_set/vec4 9;
    %jmp/0 T_859.2, 9;
    %load/vec4 v0x6000003ac7e0_0;
    %jmp/1 T_859.3, 9;
T_859.2 ; End of true expr.
    %load/vec4 v0x6000003ac990_0;
    %jmp/0 T_859.3, 9;
 ; End of false expr.
    %blend;
T_859.3;
    %jmp/0 T_859.1, 8;
 ; End of false expr.
    %blend;
T_859.1;
    %store/vec4 v0x6000003ac990_0, 0, 1;
    %jmp T_859;
    .thread T_859;
    .scope S_0x7fcf31cdd4e0;
T_860 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ad320_0;
    %flag_set/vec4 8;
    %jmp/0 T_860.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_860.1, 8;
T_860.0 ; End of true expr.
    %load/vec4 v0x6000003ad440_0;
    %flag_set/vec4 9;
    %jmp/0 T_860.2, 9;
    %load/vec4 v0x6000003ad200_0;
    %jmp/1 T_860.3, 9;
T_860.2 ; End of true expr.
    %load/vec4 v0x6000003ad3b0_0;
    %jmp/0 T_860.3, 9;
 ; End of false expr.
    %blend;
T_860.3;
    %jmp/0 T_860.1, 8;
 ; End of false expr.
    %blend;
T_860.1;
    %store/vec4 v0x6000003ad3b0_0, 0, 1;
    %jmp T_860;
    .thread T_860;
    .scope S_0x7fcf31cdcd70;
T_861 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003add40_0;
    %flag_set/vec4 8;
    %jmp/0 T_861.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_861.1, 8;
T_861.0 ; End of true expr.
    %load/vec4 v0x6000003ade60_0;
    %flag_set/vec4 9;
    %jmp/0 T_861.2, 9;
    %load/vec4 v0x6000003adc20_0;
    %jmp/1 T_861.3, 9;
T_861.2 ; End of true expr.
    %load/vec4 v0x6000003addd0_0;
    %jmp/0 T_861.3, 9;
 ; End of false expr.
    %blend;
T_861.3;
    %jmp/0 T_861.1, 8;
 ; End of false expr.
    %blend;
T_861.1;
    %store/vec4 v0x6000003addd0_0, 0, 1;
    %jmp T_861;
    .thread T_861;
    .scope S_0x7fcf31cdc600;
T_862 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003ae760_0;
    %flag_set/vec4 8;
    %jmp/0 T_862.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_862.1, 8;
T_862.0 ; End of true expr.
    %load/vec4 v0x6000003ae880_0;
    %flag_set/vec4 9;
    %jmp/0 T_862.2, 9;
    %load/vec4 v0x6000003ae640_0;
    %jmp/1 T_862.3, 9;
T_862.2 ; End of true expr.
    %load/vec4 v0x6000003ae7f0_0;
    %jmp/0 T_862.3, 9;
 ; End of false expr.
    %blend;
T_862.3;
    %jmp/0 T_862.1, 8;
 ; End of false expr.
    %blend;
T_862.1;
    %store/vec4 v0x6000003ae7f0_0, 0, 1;
    %jmp T_862;
    .thread T_862;
    .scope S_0x7fcf31cdbe90;
T_863 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003af180_0;
    %flag_set/vec4 8;
    %jmp/0 T_863.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_863.1, 8;
T_863.0 ; End of true expr.
    %load/vec4 v0x6000003af2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_863.2, 9;
    %load/vec4 v0x6000003af060_0;
    %jmp/1 T_863.3, 9;
T_863.2 ; End of true expr.
    %load/vec4 v0x6000003af210_0;
    %jmp/0 T_863.3, 9;
 ; End of false expr.
    %blend;
T_863.3;
    %jmp/0 T_863.1, 8;
 ; End of false expr.
    %blend;
T_863.1;
    %store/vec4 v0x6000003af210_0, 0, 1;
    %jmp T_863;
    .thread T_863;
    .scope S_0x7fcf31cdb720;
T_864 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003afba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_864.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_864.1, 8;
T_864.0 ; End of true expr.
    %load/vec4 v0x6000003afcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_864.2, 9;
    %load/vec4 v0x6000003afa80_0;
    %jmp/1 T_864.3, 9;
T_864.2 ; End of true expr.
    %load/vec4 v0x6000003afc30_0;
    %jmp/0 T_864.3, 9;
 ; End of false expr.
    %blend;
T_864.3;
    %jmp/0 T_864.1, 8;
 ; End of false expr.
    %blend;
T_864.1;
    %store/vec4 v0x6000003afc30_0, 0, 1;
    %jmp T_864;
    .thread T_864;
    .scope S_0x7fcf31cda840;
T_865 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_865.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_865.1, 8;
T_865.0 ; End of true expr.
    %load/vec4 v0x6000003a0750_0;
    %flag_set/vec4 9;
    %jmp/0 T_865.2, 9;
    %load/vec4 v0x6000003a0510_0;
    %jmp/1 T_865.3, 9;
T_865.2 ; End of true expr.
    %load/vec4 v0x6000003a06c0_0;
    %jmp/0 T_865.3, 9;
 ; End of false expr.
    %blend;
T_865.3;
    %jmp/0 T_865.1, 8;
 ; End of false expr.
    %blend;
T_865.1;
    %store/vec4 v0x6000003a06c0_0, 0, 1;
    %jmp T_865;
    .thread T_865;
    .scope S_0x7fcf31cda0d0;
T_866 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a1050_0;
    %flag_set/vec4 8;
    %jmp/0 T_866.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_866.1, 8;
T_866.0 ; End of true expr.
    %load/vec4 v0x6000003a1170_0;
    %flag_set/vec4 9;
    %jmp/0 T_866.2, 9;
    %load/vec4 v0x6000003a0f30_0;
    %jmp/1 T_866.3, 9;
T_866.2 ; End of true expr.
    %load/vec4 v0x6000003a10e0_0;
    %jmp/0 T_866.3, 9;
 ; End of false expr.
    %blend;
T_866.3;
    %jmp/0 T_866.1, 8;
 ; End of false expr.
    %blend;
T_866.1;
    %store/vec4 v0x6000003a10e0_0, 0, 1;
    %jmp T_866;
    .thread T_866;
    .scope S_0x7fcf31cd9960;
T_867 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a1a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_867.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_867.1, 8;
T_867.0 ; End of true expr.
    %load/vec4 v0x6000003a1b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_867.2, 9;
    %load/vec4 v0x6000003a1950_0;
    %jmp/1 T_867.3, 9;
T_867.2 ; End of true expr.
    %load/vec4 v0x6000003a1b00_0;
    %jmp/0 T_867.3, 9;
 ; End of false expr.
    %blend;
T_867.3;
    %jmp/0 T_867.1, 8;
 ; End of false expr.
    %blend;
T_867.1;
    %store/vec4 v0x6000003a1b00_0, 0, 1;
    %jmp T_867;
    .thread T_867;
    .scope S_0x7fcf31cd91f0;
T_868 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a2490_0;
    %flag_set/vec4 8;
    %jmp/0 T_868.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_868.1, 8;
T_868.0 ; End of true expr.
    %load/vec4 v0x6000003a25b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_868.2, 9;
    %load/vec4 v0x6000003a2370_0;
    %jmp/1 T_868.3, 9;
T_868.2 ; End of true expr.
    %load/vec4 v0x6000003a2520_0;
    %jmp/0 T_868.3, 9;
 ; End of false expr.
    %blend;
T_868.3;
    %jmp/0 T_868.1, 8;
 ; End of false expr.
    %blend;
T_868.1;
    %store/vec4 v0x6000003a2520_0, 0, 1;
    %jmp T_868;
    .thread T_868;
    .scope S_0x7fcf31cd8a80;
T_869 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a2eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_869.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_869.1, 8;
T_869.0 ; End of true expr.
    %load/vec4 v0x6000003a2fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_869.2, 9;
    %load/vec4 v0x6000003a2d90_0;
    %jmp/1 T_869.3, 9;
T_869.2 ; End of true expr.
    %load/vec4 v0x6000003a2f40_0;
    %jmp/0 T_869.3, 9;
 ; End of false expr.
    %blend;
T_869.3;
    %jmp/0 T_869.1, 8;
 ; End of false expr.
    %blend;
T_869.1;
    %store/vec4 v0x6000003a2f40_0, 0, 1;
    %jmp T_869;
    .thread T_869;
    .scope S_0x7fcf31cd8310;
T_870 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a38d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_870.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_870.1, 8;
T_870.0 ; End of true expr.
    %load/vec4 v0x6000003a39f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_870.2, 9;
    %load/vec4 v0x6000003a37b0_0;
    %jmp/1 T_870.3, 9;
T_870.2 ; End of true expr.
    %load/vec4 v0x6000003a3960_0;
    %jmp/0 T_870.3, 9;
 ; End of false expr.
    %blend;
T_870.3;
    %jmp/0 T_870.1, 8;
 ; End of false expr.
    %blend;
T_870.1;
    %store/vec4 v0x6000003a3960_0, 0, 1;
    %jmp T_870;
    .thread T_870;
    .scope S_0x7fcf31cd7ba0;
T_871 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003a4360_0;
    %flag_set/vec4 8;
    %jmp/0 T_871.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_871.1, 8;
T_871.0 ; End of true expr.
    %load/vec4 v0x6000003a4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_871.2, 9;
    %load/vec4 v0x6000003a4240_0;
    %jmp/1 T_871.3, 9;
T_871.2 ; End of true expr.
    %load/vec4 v0x6000003a43f0_0;
    %jmp/0 T_871.3, 9;
 ; End of false expr.
    %blend;
T_871.3;
    %jmp/0 T_871.1, 8;
 ; End of false expr.
    %blend;
T_871.1;
    %store/vec4 v0x6000003a43f0_0, 0, 1;
    %jmp T_871;
    .thread T_871;
    .scope S_0x7fcf31ce4fb0;
T_872 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000385680_0;
    %flag_set/vec4 8;
    %jmp/0 T_872.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_872.1, 8;
T_872.0 ; End of true expr.
    %load/vec4 v0x6000003857a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_872.2, 9;
    %load/vec4 v0x600000385560_0;
    %jmp/1 T_872.3, 9;
T_872.2 ; End of true expr.
    %load/vec4 v0x600000385710_0;
    %jmp/0 T_872.3, 9;
 ; End of false expr.
    %blend;
T_872.3;
    %jmp/0 T_872.1, 8;
 ; End of false expr.
    %blend;
T_872.1;
    %store/vec4 v0x600000385710_0, 0, 1;
    %jmp T_872;
    .thread T_872;
    .scope S_0x7fcf31ce5290;
T_873 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003860a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_873.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_873.1, 8;
T_873.0 ; End of true expr.
    %load/vec4 v0x6000003861c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_873.2, 9;
    %load/vec4 v0x600000385f80_0;
    %jmp/1 T_873.3, 9;
T_873.2 ; End of true expr.
    %load/vec4 v0x600000386130_0;
    %jmp/0 T_873.3, 9;
 ; End of false expr.
    %blend;
T_873.3;
    %jmp/0 T_873.1, 8;
 ; End of false expr.
    %blend;
T_873.1;
    %store/vec4 v0x600000386130_0, 0, 1;
    %jmp T_873;
    .thread T_873;
    .scope S_0x7fcf31ce5570;
T_874 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000386ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_874.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_874.1, 8;
T_874.0 ; End of true expr.
    %load/vec4 v0x600000386be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_874.2, 9;
    %load/vec4 v0x6000003869a0_0;
    %jmp/1 T_874.3, 9;
T_874.2 ; End of true expr.
    %load/vec4 v0x600000386b50_0;
    %jmp/0 T_874.3, 9;
 ; End of false expr.
    %blend;
T_874.3;
    %jmp/0 T_874.1, 8;
 ; End of false expr.
    %blend;
T_874.1;
    %store/vec4 v0x600000386b50_0, 0, 1;
    %jmp T_874;
    .thread T_874;
    .scope S_0x7fcf31ce5850;
T_875 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003874e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_875.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_875.1, 8;
T_875.0 ; End of true expr.
    %load/vec4 v0x600000387600_0;
    %flag_set/vec4 9;
    %jmp/0 T_875.2, 9;
    %load/vec4 v0x6000003873c0_0;
    %jmp/1 T_875.3, 9;
T_875.2 ; End of true expr.
    %load/vec4 v0x600000387570_0;
    %jmp/0 T_875.3, 9;
 ; End of false expr.
    %blend;
T_875.3;
    %jmp/0 T_875.1, 8;
 ; End of false expr.
    %blend;
T_875.1;
    %store/vec4 v0x600000387570_0, 0, 1;
    %jmp T_875;
    .thread T_875;
    .scope S_0x7fcf31ce5b30;
T_876 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000387f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_876.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_876.1, 8;
T_876.0 ; End of true expr.
    %load/vec4 v0x600000398090_0;
    %flag_set/vec4 9;
    %jmp/0 T_876.2, 9;
    %load/vec4 v0x600000387de0_0;
    %jmp/1 T_876.3, 9;
T_876.2 ; End of true expr.
    %load/vec4 v0x600000398000_0;
    %jmp/0 T_876.3, 9;
 ; End of false expr.
    %blend;
T_876.3;
    %jmp/0 T_876.1, 8;
 ; End of false expr.
    %blend;
T_876.1;
    %store/vec4 v0x600000398000_0, 0, 1;
    %jmp T_876;
    .thread T_876;
    .scope S_0x7fcf31ce5e10;
T_877 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000398990_0;
    %flag_set/vec4 8;
    %jmp/0 T_877.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_877.1, 8;
T_877.0 ; End of true expr.
    %load/vec4 v0x600000398ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_877.2, 9;
    %load/vec4 v0x600000398870_0;
    %jmp/1 T_877.3, 9;
T_877.2 ; End of true expr.
    %load/vec4 v0x600000398a20_0;
    %jmp/0 T_877.3, 9;
 ; End of false expr.
    %blend;
T_877.3;
    %jmp/0 T_877.1, 8;
 ; End of false expr.
    %blend;
T_877.1;
    %store/vec4 v0x600000398a20_0, 0, 1;
    %jmp T_877;
    .thread T_877;
    .scope S_0x7fcf31ce60f0;
T_878 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003993b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_878.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_878.1, 8;
T_878.0 ; End of true expr.
    %load/vec4 v0x6000003994d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_878.2, 9;
    %load/vec4 v0x600000399290_0;
    %jmp/1 T_878.3, 9;
T_878.2 ; End of true expr.
    %load/vec4 v0x600000399440_0;
    %jmp/0 T_878.3, 9;
 ; End of false expr.
    %blend;
T_878.3;
    %jmp/0 T_878.1, 8;
 ; End of false expr.
    %blend;
T_878.1;
    %store/vec4 v0x600000399440_0, 0, 1;
    %jmp T_878;
    .thread T_878;
    .scope S_0x7fcf31ce63d0;
T_879 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000399dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_879.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_879.1, 8;
T_879.0 ; End of true expr.
    %load/vec4 v0x600000399ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_879.2, 9;
    %load/vec4 v0x600000399cb0_0;
    %jmp/1 T_879.3, 9;
T_879.2 ; End of true expr.
    %load/vec4 v0x600000399e60_0;
    %jmp/0 T_879.3, 9;
 ; End of false expr.
    %blend;
T_879.3;
    %jmp/0 T_879.1, 8;
 ; End of false expr.
    %blend;
T_879.1;
    %store/vec4 v0x600000399e60_0, 0, 1;
    %jmp T_879;
    .thread T_879;
    .scope S_0x7fcf31ce66b0;
T_880 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_880.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_880.1, 8;
T_880.0 ; End of true expr.
    %load/vec4 v0x60000039a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_880.2, 9;
    %load/vec4 v0x60000039a6d0_0;
    %jmp/1 T_880.3, 9;
T_880.2 ; End of true expr.
    %load/vec4 v0x60000039a880_0;
    %jmp/0 T_880.3, 9;
 ; End of false expr.
    %blend;
T_880.3;
    %jmp/0 T_880.1, 8;
 ; End of false expr.
    %blend;
T_880.1;
    %store/vec4 v0x60000039a880_0, 0, 1;
    %jmp T_880;
    .thread T_880;
    .scope S_0x7fcf31ce6990;
T_881 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039b210_0;
    %flag_set/vec4 8;
    %jmp/0 T_881.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_881.1, 8;
T_881.0 ; End of true expr.
    %load/vec4 v0x60000039b330_0;
    %flag_set/vec4 9;
    %jmp/0 T_881.2, 9;
    %load/vec4 v0x60000039b0f0_0;
    %jmp/1 T_881.3, 9;
T_881.2 ; End of true expr.
    %load/vec4 v0x60000039b2a0_0;
    %jmp/0 T_881.3, 9;
 ; End of false expr.
    %blend;
T_881.3;
    %jmp/0 T_881.1, 8;
 ; End of false expr.
    %blend;
T_881.1;
    %store/vec4 v0x60000039b2a0_0, 0, 1;
    %jmp T_881;
    .thread T_881;
    .scope S_0x7fcf31ce6c70;
T_882 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_882.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_882.1, 8;
T_882.0 ; End of true expr.
    %load/vec4 v0x60000039bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_882.2, 9;
    %load/vec4 v0x60000039bb10_0;
    %jmp/1 T_882.3, 9;
T_882.2 ; End of true expr.
    %load/vec4 v0x60000039bcc0_0;
    %jmp/0 T_882.3, 9;
 ; End of false expr.
    %blend;
T_882.3;
    %jmp/0 T_882.1, 8;
 ; End of false expr.
    %blend;
T_882.1;
    %store/vec4 v0x60000039bcc0_0, 0, 1;
    %jmp T_882;
    .thread T_882;
    .scope S_0x7fcf31ce6f50;
T_883 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039c6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_883.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_883.1, 8;
T_883.0 ; End of true expr.
    %load/vec4 v0x60000039c7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_883.2, 9;
    %load/vec4 v0x60000039c5a0_0;
    %jmp/1 T_883.3, 9;
T_883.2 ; End of true expr.
    %load/vec4 v0x60000039c750_0;
    %jmp/0 T_883.3, 9;
 ; End of false expr.
    %blend;
T_883.3;
    %jmp/0 T_883.1, 8;
 ; End of false expr.
    %blend;
T_883.1;
    %store/vec4 v0x60000039c750_0, 0, 1;
    %jmp T_883;
    .thread T_883;
    .scope S_0x7fcf31ce7230;
T_884 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039d0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_884.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_884.1, 8;
T_884.0 ; End of true expr.
    %load/vec4 v0x60000039d200_0;
    %flag_set/vec4 9;
    %jmp/0 T_884.2, 9;
    %load/vec4 v0x60000039cfc0_0;
    %jmp/1 T_884.3, 9;
T_884.2 ; End of true expr.
    %load/vec4 v0x60000039d170_0;
    %jmp/0 T_884.3, 9;
 ; End of false expr.
    %blend;
T_884.3;
    %jmp/0 T_884.1, 8;
 ; End of false expr.
    %blend;
T_884.1;
    %store/vec4 v0x60000039d170_0, 0, 1;
    %jmp T_884;
    .thread T_884;
    .scope S_0x7fcf31ce7510;
T_885 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_885.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_885.1, 8;
T_885.0 ; End of true expr.
    %load/vec4 v0x60000039dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_885.2, 9;
    %load/vec4 v0x60000039d9e0_0;
    %jmp/1 T_885.3, 9;
T_885.2 ; End of true expr.
    %load/vec4 v0x60000039db90_0;
    %jmp/0 T_885.3, 9;
 ; End of false expr.
    %blend;
T_885.3;
    %jmp/0 T_885.1, 8;
 ; End of false expr.
    %blend;
T_885.1;
    %store/vec4 v0x60000039db90_0, 0, 1;
    %jmp T_885;
    .thread T_885;
    .scope S_0x7fcf31ce77f0;
T_886 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039e520_0;
    %flag_set/vec4 8;
    %jmp/0 T_886.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_886.1, 8;
T_886.0 ; End of true expr.
    %load/vec4 v0x60000039e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_886.2, 9;
    %load/vec4 v0x60000039e400_0;
    %jmp/1 T_886.3, 9;
T_886.2 ; End of true expr.
    %load/vec4 v0x60000039e5b0_0;
    %jmp/0 T_886.3, 9;
 ; End of false expr.
    %blend;
T_886.3;
    %jmp/0 T_886.1, 8;
 ; End of false expr.
    %blend;
T_886.1;
    %store/vec4 v0x60000039e5b0_0, 0, 1;
    %jmp T_886;
    .thread T_886;
    .scope S_0x7fcf31ce7ad0;
T_887 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000039ef40_0;
    %flag_set/vec4 8;
    %jmp/0 T_887.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_887.1, 8;
T_887.0 ; End of true expr.
    %load/vec4 v0x60000039f060_0;
    %flag_set/vec4 9;
    %jmp/0 T_887.2, 9;
    %load/vec4 v0x60000039ee20_0;
    %jmp/1 T_887.3, 9;
T_887.2 ; End of true expr.
    %load/vec4 v0x60000039efd0_0;
    %jmp/0 T_887.3, 9;
 ; End of false expr.
    %blend;
T_887.3;
    %jmp/0 T_887.1, 8;
 ; End of false expr.
    %blend;
T_887.1;
    %store/vec4 v0x60000039efd0_0, 0, 1;
    %jmp T_887;
    .thread T_887;
    .scope S_0x7fcf31cd6aa0;
T_888 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038aeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_888.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_888.1, 8;
T_888.0 ; End of true expr.
    %load/vec4 v0x60000038afd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_888.2, 9;
    %load/vec4 v0x60000038ad90_0;
    %jmp/1 T_888.3, 9;
T_888.2 ; End of true expr.
    %load/vec4 v0x60000038af40_0;
    %jmp/0 T_888.3, 9;
 ; End of false expr.
    %blend;
T_888.3;
    %jmp/0 T_888.1, 8;
 ; End of false expr.
    %blend;
T_888.1;
    %store/vec4 v0x60000038af40_0, 0, 1;
    %jmp T_888;
    .thread T_888;
    .scope S_0x7fcf31ce1f20;
T_889 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_889.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_889.1, 8;
T_889.0 ; End of true expr.
    %load/vec4 v0x60000038b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_889.2, 9;
    %load/vec4 v0x60000038b7b0_0;
    %jmp/1 T_889.3, 9;
T_889.2 ; End of true expr.
    %load/vec4 v0x60000038b960_0;
    %jmp/0 T_889.3, 9;
 ; End of false expr.
    %blend;
T_889.3;
    %jmp/0 T_889.1, 8;
 ; End of false expr.
    %blend;
T_889.1;
    %store/vec4 v0x60000038b960_0, 0, 1;
    %jmp T_889;
    .thread T_889;
    .scope S_0x7fcf31ce2200;
T_890 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038c360_0;
    %flag_set/vec4 8;
    %jmp/0 T_890.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_890.1, 8;
T_890.0 ; End of true expr.
    %load/vec4 v0x60000038c480_0;
    %flag_set/vec4 9;
    %jmp/0 T_890.2, 9;
    %load/vec4 v0x60000038c240_0;
    %jmp/1 T_890.3, 9;
T_890.2 ; End of true expr.
    %load/vec4 v0x60000038c3f0_0;
    %jmp/0 T_890.3, 9;
 ; End of false expr.
    %blend;
T_890.3;
    %jmp/0 T_890.1, 8;
 ; End of false expr.
    %blend;
T_890.1;
    %store/vec4 v0x60000038c3f0_0, 0, 1;
    %jmp T_890;
    .thread T_890;
    .scope S_0x7fcf31ce24e0;
T_891 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038cd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_891.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_891.1, 8;
T_891.0 ; End of true expr.
    %load/vec4 v0x60000038cea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_891.2, 9;
    %load/vec4 v0x60000038cc60_0;
    %jmp/1 T_891.3, 9;
T_891.2 ; End of true expr.
    %load/vec4 v0x60000038ce10_0;
    %jmp/0 T_891.3, 9;
 ; End of false expr.
    %blend;
T_891.3;
    %jmp/0 T_891.1, 8;
 ; End of false expr.
    %blend;
T_891.1;
    %store/vec4 v0x60000038ce10_0, 0, 1;
    %jmp T_891;
    .thread T_891;
    .scope S_0x7fcf31ce27c0;
T_892 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_892.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_892.1, 8;
T_892.0 ; End of true expr.
    %load/vec4 v0x60000038d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_892.2, 9;
    %load/vec4 v0x60000038d680_0;
    %jmp/1 T_892.3, 9;
T_892.2 ; End of true expr.
    %load/vec4 v0x60000038d830_0;
    %jmp/0 T_892.3, 9;
 ; End of false expr.
    %blend;
T_892.3;
    %jmp/0 T_892.1, 8;
 ; End of false expr.
    %blend;
T_892.1;
    %store/vec4 v0x60000038d830_0, 0, 1;
    %jmp T_892;
    .thread T_892;
    .scope S_0x7fcf31ce2aa0;
T_893 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_893.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_893.1, 8;
T_893.0 ; End of true expr.
    %load/vec4 v0x60000038e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_893.2, 9;
    %load/vec4 v0x60000038e0a0_0;
    %jmp/1 T_893.3, 9;
T_893.2 ; End of true expr.
    %load/vec4 v0x60000038e250_0;
    %jmp/0 T_893.3, 9;
 ; End of false expr.
    %blend;
T_893.3;
    %jmp/0 T_893.1, 8;
 ; End of false expr.
    %blend;
T_893.1;
    %store/vec4 v0x60000038e250_0, 0, 1;
    %jmp T_893;
    .thread T_893;
    .scope S_0x7fcf31ce2d80;
T_894 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_894.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_894.1, 8;
T_894.0 ; End of true expr.
    %load/vec4 v0x60000038ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_894.2, 9;
    %load/vec4 v0x60000038eac0_0;
    %jmp/1 T_894.3, 9;
T_894.2 ; End of true expr.
    %load/vec4 v0x60000038ec70_0;
    %jmp/0 T_894.3, 9;
 ; End of false expr.
    %blend;
T_894.3;
    %jmp/0 T_894.1, 8;
 ; End of false expr.
    %blend;
T_894.1;
    %store/vec4 v0x60000038ec70_0, 0, 1;
    %jmp T_894;
    .thread T_894;
    .scope S_0x7fcf31ce3060;
T_895 ;
    %wait E_0x600002981680;
    %load/vec4 v0x60000038f600_0;
    %flag_set/vec4 8;
    %jmp/0 T_895.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_895.1, 8;
T_895.0 ; End of true expr.
    %load/vec4 v0x60000038f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_895.2, 9;
    %load/vec4 v0x60000038f4e0_0;
    %jmp/1 T_895.3, 9;
T_895.2 ; End of true expr.
    %load/vec4 v0x60000038f690_0;
    %jmp/0 T_895.3, 9;
 ; End of false expr.
    %blend;
T_895.3;
    %jmp/0 T_895.1, 8;
 ; End of false expr.
    %blend;
T_895.1;
    %store/vec4 v0x60000038f690_0, 0, 1;
    %jmp T_895;
    .thread T_895;
    .scope S_0x7fcf31ce3340;
T_896 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000380090_0;
    %flag_set/vec4 8;
    %jmp/0 T_896.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_896.1, 8;
T_896.0 ; End of true expr.
    %load/vec4 v0x6000003801b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_896.2, 9;
    %load/vec4 v0x60000038ff00_0;
    %jmp/1 T_896.3, 9;
T_896.2 ; End of true expr.
    %load/vec4 v0x600000380120_0;
    %jmp/0 T_896.3, 9;
 ; End of false expr.
    %blend;
T_896.3;
    %jmp/0 T_896.1, 8;
 ; End of false expr.
    %blend;
T_896.1;
    %store/vec4 v0x600000380120_0, 0, 1;
    %jmp T_896;
    .thread T_896;
    .scope S_0x7fcf31ce3620;
T_897 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000380ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_897.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_897.1, 8;
T_897.0 ; End of true expr.
    %load/vec4 v0x600000380bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_897.2, 9;
    %load/vec4 v0x600000380990_0;
    %jmp/1 T_897.3, 9;
T_897.2 ; End of true expr.
    %load/vec4 v0x600000380b40_0;
    %jmp/0 T_897.3, 9;
 ; End of false expr.
    %blend;
T_897.3;
    %jmp/0 T_897.1, 8;
 ; End of false expr.
    %blend;
T_897.1;
    %store/vec4 v0x600000380b40_0, 0, 1;
    %jmp T_897;
    .thread T_897;
    .scope S_0x7fcf31ce3900;
T_898 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003814d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_898.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_898.1, 8;
T_898.0 ; End of true expr.
    %load/vec4 v0x6000003815f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_898.2, 9;
    %load/vec4 v0x6000003813b0_0;
    %jmp/1 T_898.3, 9;
T_898.2 ; End of true expr.
    %load/vec4 v0x600000381560_0;
    %jmp/0 T_898.3, 9;
 ; End of false expr.
    %blend;
T_898.3;
    %jmp/0 T_898.1, 8;
 ; End of false expr.
    %blend;
T_898.1;
    %store/vec4 v0x600000381560_0, 0, 1;
    %jmp T_898;
    .thread T_898;
    .scope S_0x7fcf31ce3be0;
T_899 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000381ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_899.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_899.1, 8;
T_899.0 ; End of true expr.
    %load/vec4 v0x600000382010_0;
    %flag_set/vec4 9;
    %jmp/0 T_899.2, 9;
    %load/vec4 v0x600000381dd0_0;
    %jmp/1 T_899.3, 9;
T_899.2 ; End of true expr.
    %load/vec4 v0x600000381f80_0;
    %jmp/0 T_899.3, 9;
 ; End of false expr.
    %blend;
T_899.3;
    %jmp/0 T_899.1, 8;
 ; End of false expr.
    %blend;
T_899.1;
    %store/vec4 v0x600000381f80_0, 0, 1;
    %jmp T_899;
    .thread T_899;
    .scope S_0x7fcf31ce3ec0;
T_900 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000382910_0;
    %flag_set/vec4 8;
    %jmp/0 T_900.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_900.1, 8;
T_900.0 ; End of true expr.
    %load/vec4 v0x600000382a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_900.2, 9;
    %load/vec4 v0x6000003827f0_0;
    %jmp/1 T_900.3, 9;
T_900.2 ; End of true expr.
    %load/vec4 v0x6000003829a0_0;
    %jmp/0 T_900.3, 9;
 ; End of false expr.
    %blend;
T_900.3;
    %jmp/0 T_900.1, 8;
 ; End of false expr.
    %blend;
T_900.1;
    %store/vec4 v0x6000003829a0_0, 0, 1;
    %jmp T_900;
    .thread T_900;
    .scope S_0x7fcf31ce41a0;
T_901 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000383330_0;
    %flag_set/vec4 8;
    %jmp/0 T_901.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_901.1, 8;
T_901.0 ; End of true expr.
    %load/vec4 v0x600000383450_0;
    %flag_set/vec4 9;
    %jmp/0 T_901.2, 9;
    %load/vec4 v0x600000383210_0;
    %jmp/1 T_901.3, 9;
T_901.2 ; End of true expr.
    %load/vec4 v0x6000003833c0_0;
    %jmp/0 T_901.3, 9;
 ; End of false expr.
    %blend;
T_901.3;
    %jmp/0 T_901.1, 8;
 ; End of false expr.
    %blend;
T_901.1;
    %store/vec4 v0x6000003833c0_0, 0, 1;
    %jmp T_901;
    .thread T_901;
    .scope S_0x7fcf31ce4480;
T_902 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600000383d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_902.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_902.1, 8;
T_902.0 ; End of true expr.
    %load/vec4 v0x600000383e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_902.2, 9;
    %load/vec4 v0x600000383c30_0;
    %jmp/1 T_902.3, 9;
T_902.2 ; End of true expr.
    %load/vec4 v0x600000383de0_0;
    %jmp/0 T_902.3, 9;
 ; End of false expr.
    %blend;
T_902.3;
    %jmp/0 T_902.1, 8;
 ; End of false expr.
    %blend;
T_902.1;
    %store/vec4 v0x600000383de0_0, 0, 1;
    %jmp T_902;
    .thread T_902;
    .scope S_0x7fcf31ce4760;
T_903 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003847e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_903.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_903.1, 8;
T_903.0 ; End of true expr.
    %load/vec4 v0x600000384900_0;
    %flag_set/vec4 9;
    %jmp/0 T_903.2, 9;
    %load/vec4 v0x6000003846c0_0;
    %jmp/1 T_903.3, 9;
T_903.2 ; End of true expr.
    %load/vec4 v0x600000384870_0;
    %jmp/0 T_903.3, 9;
 ; End of false expr.
    %blend;
T_903.3;
    %jmp/0 T_903.1, 8;
 ; End of false expr.
    %blend;
T_903.1;
    %store/vec4 v0x600000384870_0, 0, 1;
    %jmp T_903;
    .thread T_903;
    .scope S_0x7fcf32c12fc0;
T_904 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003e7cc0_0, 0, 1;
    %end;
    .thread T_904;
    .scope S_0x7fcf32c12fc0;
T_905 ;
    %wait E_0x600002981680;
    %load/vec4 v0x6000003e7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_905.0, 8;
    %load/vec4 v0x6000003e7cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_905.2, 8;
    %vpi_call/w 22 97 "$readmemh", "emptyMemory.img", v0x6000003e7d50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003e7cc0_0, 0, 1;
T_905.2 ;
    %jmp T_905.1;
T_905.0 ;
    %load/vec4 v0x6000003e7c30_0;
    %load/vec4 v0x6000003e7e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_905.4, 8;
    %load/vec4 v0x6000003e7b10_0;
    %load/vec4 v0x6000003e79f0_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x6000003e7d50, 4, 0;
T_905.4 ;
T_905.1 ;
    %jmp T_905;
    .thread T_905;
    .scope S_0x7fcf319fe9c0;
T_906 ;
    %vpi_call/w 6 40 "$display", "Hello world...simulation starting" {0 0 0};
    %vpi_call/w 6 41 "$display", "See verilogsim.plog and verilogsim.ptrace for output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000040227f0_0, 0, 32;
    %vpi_func 6 43 "$fopen" 32, "verilogsim.ptrace" {0 0 0};
    %store/vec4 v0x6000040229a0_0, 0, 32;
    %vpi_func 6 44 "$fopen" 32, "verilogsim.plog" {0 0 0};
    %store/vec4 v0x600004022910_0, 0, 32;
    %end;
    .thread T_906;
    .scope S_0x7fcf319fe9c0;
T_907 ;
    %vpi_call/w 6 57 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600004022760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600004022880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000040226d0_0, 0, 1;
    %delay 201, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600004022880_0, 0, 1;
    %end;
    .thread T_907;
    .scope S_0x7fcf319fe9c0;
T_908 ;
    %delay 50, 0;
    %load/vec4 v0x6000040226d0_0;
    %inv;
    %store/vec4 v0x6000040226d0_0, 0, 1;
    %jmp T_908;
    .thread T_908;
    .scope S_0x7fcf319fe9c0;
T_909 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004022760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600004022760_0, 0, 32;
    %load/vec4 v0x600004022760_0;
    %cmpi/s 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_909.0, 5;
    %vpi_call/w 6 71 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call/w 6 72 "$finish" {0 0 0};
T_909.0 ;
    %jmp T_909;
    .thread T_909;
    .scope S_0x7fcf319fe9c0;
T_910 ;
    %wait E_0x600002981680;
    %load/vec4 v0x600004022880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.0, 8;
    %load/vec4 v0x6000040220a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_910.5, 8;
    %load/vec4 v0x600004022520_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_910.5;
    %jmp/1 T_910.4, 8;
    %load/vec4 v0x600004022400_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_910.4;
    %jmp/0xz  T_910.2, 8;
    %load/vec4 v0x6000040227f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000040227f0_0, 0, 32;
T_910.2 ;
    %vpi_call/w 6 89 "$fdisplay", v0x600004022910_0, "SIMLOG:: Cycle %d PC: %8x I: %8x R: %d %3d %8x M: %d %d %8x %8x %8x", v0x600004022760_0, v0x600004022490_0, v0x600004022130_0, v0x600004022520_0, v0x600004022640_0, v0x6000040225b0_0, v0x600004022370_0, v0x600004022400_0, v0x6000040221c0_0, v0x600004022250_0, v0x6000040222e0_0 {0 0 0};
    %load/vec4 v0x600004022520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.6, 8;
    %vpi_call/w 6 102 "$fdisplay", v0x6000040229a0_0, "REG: %d VALUE: 0x%04x", v0x600004022640_0, v0x6000040225b0_0 {0 0 0};
T_910.6 ;
    %load/vec4 v0x600004022370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.8, 8;
    %vpi_call/w 6 107 "$fdisplay", v0x6000040229a0_0, "LOAD: ADDR: 0x%04x VALUE: 0x%04x", v0x6000040221c0_0, v0x6000040222e0_0 {0 0 0};
T_910.8 ;
    %load/vec4 v0x600004022400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.10, 8;
    %vpi_call/w 6 112 "$fdisplay", v0x6000040229a0_0, "STORE: ADDR: 0x%04x VALUE: 0x%04x", v0x6000040221c0_0, v0x600004022250_0 {0 0 0};
T_910.10 ;
    %load/vec4 v0x6000040220a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_910.12, 8;
    %vpi_call/w 6 116 "$fdisplay", v0x600004022910_0, "SIMLOG:: Processor halted\012" {0 0 0};
    %vpi_call/w 6 117 "$fdisplay", v0x600004022910_0, "SIMLOG:: sim_cycles %d\012", v0x600004022760_0 {0 0 0};
    %vpi_call/w 6 118 "$fdisplay", v0x600004022910_0, "SIMLOG:: inst_count %d\012", v0x6000040227f0_0 {0 0 0};
    %vpi_call/w 6 120 "$fclose", v0x6000040229a0_0 {0 0 0};
    %vpi_call/w 6 121 "$fclose", v0x600004022910_0 {0 0 0};
    %delay 5, 0;
    %vpi_call/w 6 123 "$finish" {0 0 0};
T_910.12 ;
T_910.0 ;
    %jmp T_910;
    .thread T_910;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "-";
    "RegisterFile_TB.sv";
    "RegisterFile.v";
    "Register.v";
    "project-phase2-testbench.v";
    "CPU.sv";
    "ALU.sv";
    "PADDSB.sv";
    "CLA_4bit.sv";
    "RED.sv";
    "CLA_8bit.sv";
    "ROR.sv";
    "SATADDSUB_16bit.sv";
    "Shifter.sv";
    "D_X_Flops.sv";
    "M_W_Flops.sv";
    "X_M_Flops.sv";
    "Branch.v";
    "CLA_16bit.v";
    "Control.v";
    "memory.v";
    "F_D_Flops.sv";
    "FLAG_Reg.sv";
    "Forwarding_Unit.sv";
    "Data_Hazard_Detect.sv";
    "PC.v";
