<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>ciu</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xD4282C00</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>CHIP_ID</spirit:name>
<spirit:description>Chip ID Register</spirit:description>
<spirit:addressOffset>0X00</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>REV_ID</spirit:name>
<spirit:description>revision id</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CHIP_ID</spirit:name>
<spirit:description>chip id</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CP_CPU_CONF</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt; CPU Configuration Register</spirit:description>
<spirit:addressOffset>0X04</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>REMAP_EN</spirit:name>
<spirit:description>ddr shadow re-map enable  default to set if &lt;var processor: comm&gt; is selected to boot from chip reset. ddr memory shadow is removed if this bit and the corresponding bit from &lt;var processor: ap&gt; is cleared.</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SLBTCMSB0</spirit:name>
<spirit:description>b1tcm selection  1 = use most significant bit of btcm address to select b1tcm  0 = use bit [3] of the btcm address</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NCPUHALT0</spirit:name>
<spirit:description>processor halt after reset  1 = processor starts fetching instructions from reset vector address in normal way  0 = while the processor is in reset, it stops fetching and executing instructions after coming out of reset</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGNMFI0</spirit:name>
<spirit:description>nonmaskable fi enable  1 = enable nonmaskable fast interrupts  reflected in the nmfi field.</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LOCZRAMA0</spirit:name>
<spirit:description>tcm location  1 = indicates atcm initial base address is 0 and btcm base address is defined by implementation  0 = indicates btcm initial base address is 0 and atcm base address is defined by implementation</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INITRAMB0</spirit:name>
<spirit:description>btcm0 enable  reset value of btcm bit  1 = indicates tightly-coupled memory b, btcm, is enabled at reset</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INITRAMA0</spirit:name>
<spirit:description>atcm0 enable  reset value of atcm enable bit  1 = indicates tightly-coupled memory a, atcm, is enabled at reset</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VINITHI0</spirit:name>
<spirit:description>vector init high  if this processor is selected to boot from chip reset, this field gets its value from strap input. otherwise (if this processor is not selected to boot from chip reset):   0 = vector table placed low  1 = vector table placed high</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TEINIT</spirit:name>
<spirit:description>reset te-bit value  determines exception handling state at reset  0 = arm  1 = thumb</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGIE</spirit:name>
<spirit:description>instruction side endianness  1 = indicates that big endian instruction fetch is used</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFGEE</spirit:name>
<spirit:description>reset ee-bit value  1 = indicates implementation uses be-8 mode for exceptions at reset</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SW_CONFIG</spirit:name>
<spirit:description>Software Configuration Register</spirit:description>
<spirit:addressOffset>0X08</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SW_USE44</spirit:name>
<spirit:description>sw usage  this field is used by software.</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_BRANCH</spirit:name>
<spirit:description>&lt;var processor: secure&gt; branch  this field is used in rom to determine the secure core branch.</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SW_USE46</spirit:name>
<spirit:description>sw usage  this field is used by software.</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CP_CPU_SRAM_SPD</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt; CPU SRAM Speed Config Register</spirit:description>
<spirit:addressOffset>0X0C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ITAG_RTC</spirit:name>
<spirit:description>l1 i-cache tag sram read timing</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ITAG_WTC</spirit:name>
<spirit:description>l1 i-cache tag sram write timing</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>IDATA_RTC</spirit:name>
<spirit:description>l1 i-cache data read timing</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>IDATA_WTC</spirit:name>
<spirit:description>l1 i-cache data write timing</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDIRTY_RTC</spirit:name>
<spirit:description>l1 d-cache dirty read timing</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDIRTY_WTC</spirit:name>
<spirit:description>l1 d-cache dirty write timing</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DTAG_RTC</spirit:name>
<spirit:description>l1 d-cache tag sram read timing</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DTAG_WTC</spirit:name>
<spirit:description>l1 d-cache tag sram write timing</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDATA_RTC</spirit:name>
<spirit:description>l1 d-cache data sram read timing</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DDATA_WTC</spirit:name>
<spirit:description>l1 d-cache data sram write timing</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BTCM_RTC</spirit:name>
<spirit:description>btcm sram read timing</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>12</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BTCM_WTC</spirit:name>
<spirit:description>btcm sram write timing</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ATCM_RTC</spirit:name>
<spirit:description>atcm sram read timing</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ATCM_WTC</spirit:name>
<spirit:description>atcm sram write timing</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BTCM_DLY</spirit:name>
<spirit:description>btcm sram delay cycle  this field defines how many cycles to get read data from the sram after a read request is active. as a result, sram is able to run at a lower frequency compared with the &lt;var processor: comm&gt; core.  0x0 = no delay  0x1 = read data avaliable after 1 pclk cycle of read request  0x2 = read data available after 2 pclk cycles of read request  0x3 = read data avaliable after 3 pclk cycles of read request</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ATCM_DLY</spirit:name>
<spirit:description>atcm sram delay cycle  this field defines how many cycles to get read data from the sram after a read request is active. as a result, sram is able to run at a lower frequency compared with the &lt;var processor: comm&gt; core.  0x0 = no delay  0x1 = read data avaliable after 1 pclk cycle of read request  0x2 = read data available after 2 pclk cycles of read request  0x3 = read data avaliable after 3 pclk cycles of read request</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CR5_PPX_CONF</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt; AXI Peripheral Interface Configuration Register</spirit:description>
<spirit:addressOffset>0X10</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PPXBASE0</spirit:name>
<spirit:description>base address of axi peripheral interface  must be size aligned</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>INITPPX0</spirit:name>
<spirit:description>axi peripheral interface enable  indicates whether the axi peripheral interface is enabled when out of reset  0x0 = disabled  0x1 = enabled</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PPXSIZE079</spirit:name>
<spirit:description>base address of axi peripheral interface  0x3 = 4 kb  0x4 = 8 kb  0x5 = 16 kb  0x6 = 32 kb  0x7 = 64 kb  0x8 = 128 kb  0x9 = 256 kb  0xa = 512 kb  0xb = 1 mb  0xc = 2 mb    0xd = 4 mb  0xe = 8 mb  0xf = 16 mb  0x10 = 32 mb  0x1 = 64 mb  0x12 = 128 mb  0x13 = 256 mb  0x14 = 512 mb  0x15 = 1 gb  0x16 = 2 gb  0x17 = 4 gb</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CR5_PPV_CONF</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt; Virtual AXI Peripheral Interface Configuration Register</spirit:description>
<spirit:addressOffset>0X14</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PPVBASE031:12</spirit:name>
<spirit:description>base address of virtual axi peripheral interface  must be size aligned</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PPXSIZE088</spirit:name>
<spirit:description>base address of virtual axi peripheral interface  0x3 = 4 kb  0x4 = 8 kb  0x5 = 16 kb  0x6 = 32 kb  0x7 = 64 kb  0x8 = 128 kb  0x9 = 256 kb  0xa = 512 kb  0xb = 1 mb  0xc = 2 mb    0xd = 4 mb  0xe = 8 mb  0xf = 16 mb  0x10 = 32 mb  0x1 = 64 mb  0x12 = 128 mb  0x13 = 256 mb  0x14 = 512 mb  0x15 = 1 gb  0x16 = 2 gb  0x17 = 4 gb</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CP_L2C_ADDR_FILTER_CONF</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt; L2 Cache Address Filter Config Register</spirit:description>
<spirit:addressOffset>0X18</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CP_L2C_FILTER_EN</spirit:name>
<spirit:description>address filter enable  0 = disable  1 = enable</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_FILTER_END31:20</spirit:name>
<spirit:description>address filter end address</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>12</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_FILTER_START31:20</spirit:name>
<spirit:description>address filter start address</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>12</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MC_QOS_CTRL</spirit:name>
<spirit:description>Memory Controller QoS Configuration Register</spirit:description>
<spirit:addressOffset>0X1C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SC2_QOS_SEL</spirit:name>
<spirit:description>sc2 to memory controller axi qos select  1 = sc2 qos is controlled by the sc2 module itself  by default, sc2 qos is controlled by the &lt;camera to memory controller axi qos&gt; field</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DC4_QOS_SEL</spirit:name>
<spirit:description>dc4 to memory controller axi qos select   1 = dc4 qos is controlled by the dc4 module itself  by default, dc4 qos is controlled by the &lt;lcd to memory controller axi qos&gt; field</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_AXI_QOS</spirit:name>
<spirit:description>vpu to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_AXI_QOS</spirit:name>
<spirit:description>lcd to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DRAGON_AXI_QOS</spirit:name>
<spirit:description>&lt;var processor: app&gt; to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_AXI_QOS</spirit:name>
<spirit:description>&lt;var processor: comm&gt; to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GC_AXI_QOS</spirit:name>
<spirit:description>2d/3d gpu to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_AXI_QOS</spirit:name>
<spirit:description>camera to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LTEDMA_AXI_QOS</spirit:name>
<spirit:description>ltedma to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_AXI_QOS</spirit:name>
<spirit:description>gnss to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WTM_AXI_QOS</spirit:name>
<spirit:description>wtm to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>USB_DEV_AXI_QOS</spirit:name>
<spirit:description>fabric 2 to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DTC_AXI_QOS</spirit:name>
<spirit:description>dtc (fabric 1 s5) to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DMA_AXI_QOS_S5</spirit:name>
<spirit:description>dma (fabric 1 s5) to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MSA_AXI_QOS</spirit:name>
<spirit:description>msa (fabric 1 s5) to memory controller axi qos  0x3 = critical  0x2 = high  0x1= low  0x0 = low</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SYS_BOOT_CNTRL</spirit:name>
<spirit:description>System Boot Control Register</spirit:description>
<spirit:addressOffset>0X20</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RPMB</spirit:name>
<spirit:description>rpmb bit (fuse ctrl)</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DOWN_KEY_DIS</spirit:name>
<spirit:description>download key disable bit (fuse ctrl)</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EMMC_CLK_SRC</spirit:name>
<spirit:description>emmc clock source bit (fuse ctrl)</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EMMC_PHY</spirit:name>
<spirit:description>emmc phy bypass bit (fuse and strap pin ctrl)</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>EMMC_DIV</spirit:name>
<spirit:description>emmc timing divider bits (fuse  ctrl)</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMER_FREQ</spirit:name>
<spirit:description>timer freq bits (fuse ctrl)</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMER_MODE</spirit:name>
<spirit:description>timer mode bits(fuse ctrl)</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ENCRYPT_BOOT</spirit:name>
<spirit:description>encrypted boot bit (fuse and strap pin ctrl)</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ANTI_ROLLBACK</spirit:name>
<spirit:description>anti roll back bit (fuse and strap pin ctrl)</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BOOTROM_OPER_MODE</spirit:name>
<spirit:description>bootrom operation mode, only controlled by strap pin</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DISABLE_DFT_SCAN</spirit:name>
<spirit:description>bit0 disable dft scan, which can be opened by keycertificate, bit1 disable dft scan forever. (fuse ctrl)</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DISABLE_AP_JTAG</spirit:name>
<spirit:description>bit0 disable ap jtag, which can be opened by keycertificate, bit1 disable ap jtag forever. (fuse and strap pin ctrl)</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SW_BRANCH_ADDR</spirit:name>
<spirit:description>Software Branch Address Register</spirit:description>
<spirit:addressOffset>0X24</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>BRANCH_ADDR</spirit:name>
<spirit:description>branch address  this field is used by software to set the branch address for cpus.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CP_L2C_CONF</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt;  L2C Config Register</spirit:description>
<spirit:addressOffset>0X28</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CP_L2C_REGFILEBASE31:12</spirit:name>
<spirit:description>l2 cache register base address</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_BEARLYEN</spirit:name>
<spirit:description>l2 cache write early response enable  0 = early write response of &lt;var processor: comm&gt; l2 cache is not alllowed  1 = early write response of &lt;var processor: comm&gt; l2 cache is alllowed (by setting the early bresp enable bit in the auxiliary control register, bit[30])</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_CFGBIGEND</spirit:name>
<spirit:description>l2 cache big endian enable  1 = enable big endian mode for accessing configuration registers out of reset  0 = enable little endian mode for accessing configuration registers out of reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CP_L2C_SRAM_CONF</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt;  L2C SRAM Timing Configuration Register</spirit:description>
<spirit:addressOffset>0X2C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CP_L2C_TAG_RTC</spirit:name>
<spirit:description>l2 cache tag sram read timing</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_TAG_WTC</spirit:name>
<spirit:description>l2 cache tag sram write timing</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_DATA_RTC</spirit:name>
<spirit:description>l2 cache data sram read timing</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_L2C_DATA_WTC</spirit:name>
<spirit:description>l2 cache data sram write timing</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>BROM_IPCx0</spirit:name>
<spirit:description>Boot ROM IPC x Register</spirit:description>
<spirit:addressOffset>0x34</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>BROM_IPCx1</spirit:name>
<spirit:description>Boot ROM IPC x Register</spirit:description>
<spirit:addressOffset>0x38</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>BROM_IPCx2</spirit:name>
<spirit:description>Boot ROM IPC x Register</spirit:description>
<spirit:addressOffset>0x3C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>BROM_IPC0</spirit:name>
<spirit:description>boot rom ipc x  this field stores information for the boot rom.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MC_CONF</spirit:name>
<spirit:description>Memory Controller Configuration Register</spirit:description>
<spirit:addressOffset>0X40</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MC_WDB_STATUS</spirit:name>
<spirit:description>memory controller wdb empty status</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAP_FAB_ACLKM0_GATE_EN</spirit:name>
<spirit:description>&lt;var processor: app&gt; fabric m0 port axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CAP_FAB_ACLK_GATE_EN</spirit:name>
<spirit:description>&lt;var processor: app&gt; fabric axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBRC2_ACLK_GATE_EN</spirit:name>
<spirit:description>fabric2 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBRC1_ACLK_GATE_EN</spirit:name>
<spirit:description>fabric1 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CSAP_ACLK_GATE_EN</spirit:name>
<spirit:description>csap fabric axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SP_ACLK_GATE_EN</spirit:name>
<spirit:description>sp fabric axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_DCLK_GATE_EN</spirit:name>
<spirit:description>memory controller dclk gating enable  1 = disable hardware dynamic gating  0 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBRC1_CP_ACLK_GATE_EN</spirit:name>
<spirit:description>fabric1 cp axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating.</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FBRC1_AP_ACLK_GATE_EN</spirit:name>
<spirit:description>fabric1 ap axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_FAB_ACLK_GATE_EN</spirit:name>
<spirit:description>&lt;var processor: comm&gt; fabric1x2 clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P7_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p7 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P6_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p6 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P5_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p5 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P4_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p4 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P3_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p3 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P2_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p2 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P1_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p1 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_P0_ACLK_GATE_EN</spirit:name>
<spirit:description>mc p0 axi clock dynamic gating enable  0 = disable hardware dynamic gating  1 = enable hardware dynamic gating</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PHY_RST_MASK</spirit:name>
<spirit:description>memory controller axi port clock gating disable  1=disable dynamic clock gating, free running aclk  0=enable dynamic clock gating</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PHY_DLL_DIS</spirit:name>
<spirit:description>memory controller phy dll disable  this field disables the soc override to the memory controller phy dll.</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_WDB_DRAIN_REQ</spirit:name>
<spirit:description>used for debug only. sw don't touch</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PDFVSSM</spirit:name>
<spirit:description>memory controller pdfvssm</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PDLVMC</spirit:name>
<spirit:description>memory controller pdlvmc</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>MC_PDWN</spirit:name>
<spirit:description>memory controller pdwn</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>TOP_MEM_RTC_WTC_SPD</spirit:name>
<spirit:description>App Top Memory RTC/WTC Speed Register</spirit:description>
<spirit:addressOffset>0X44</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_AXI_MEM_WTC</spirit:name>
<spirit:description>dma axi memory wtc</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DMA_AXI_MEM_RTC</spirit:name>
<spirit:description>dma axi memory rtc</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CS_CONF</spirit:name>
<spirit:description>CoreSight Configuration Register</spirit:description>
<spirit:addressOffset>0X4C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AUDIO_SW_ATRESETN</spirit:name>
<spirit:description>audio software atresetn  0 = software atresetn issued to audio atclk domain logic</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_SW_PRESETDBGN</spirit:name>
<spirit:description>audio software presetdbgn  0 = software presetdbgn issued to audio pclkdbg domain logic</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ETF_PDWN</spirit:name>
<spirit:description>etf sram powerdown parameter  this field defines the pdwn value for etb memory.</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ETF_EMAW</spirit:name>
<spirit:description>etf sram emaw parameter  this field defines the emaw value for etb memory.</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ETF_EMA</spirit:name>
<spirit:description>etf sram ema parameter  this field defines the ema value for etb memory.</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TPIUPMAX</spirit:name>
<spirit:description>tpiu data out bit width  this field defines the data width for tpiu trace data out.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CS_DEBUG_CONF</spirit:name>
<spirit:description>CoreSight Debug Configuration Register</spirit:description>
<spirit:addressOffset>0X50</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DBGEN254</spirit:name>
<spirit:description>invasive debug enable  0 = not enabled  1 = enabled</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPIDEN255</spirit:name>
<spirit:description>secure privileged invasive debug enable  0 = not enabled  1 = enabled</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPNIDEN256</spirit:name>
<spirit:description>secure non-invasive debug enable  0 = not enabled  1 = enabled</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NIDEN257</spirit:name>
<spirit:description>non-invasive debug enable  0 = not enabled  1 = enabled</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBGSWENANBLE</spirit:name>
<spirit:description>dbgswenanble  this field is asserted to block system access to the debug register file through the memory-mapped and extended cp14 interfaces.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DAP_APB_SECURE_EN</spirit:name>
<spirit:description>dap secure protection enable  0 = both secure and non-secure apb transaction are able to access dap  1 = only secure apb transaction is able to access dap</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MC_AXI_URGENT</spirit:name>
<spirit:description></spirit:description>
<spirit:addressOffset>0X58</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMC_AWURGENT</spirit:name>
<spirit:description>0: awurgent=0, 1: awurgent=1
each bit indicate an axi port of dmc</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DMC_ARURGENT</spirit:name>
<spirit:description>0: arurgent=0, 1: arurgent=1
each bit indicate an axi port of dmc
be careful of the use of this bit, it would break the arbitration policy in dmc and may make total performance worse</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SYSSEC_CTRL_1</spirit:name>
<spirit:description>System Security Control Register 1</spirit:description>
<spirit:addressOffset>0X5C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PMU_SEC_EN</spirit:name>
<spirit:description>pmu secure write enable  when this bit is set, the pmu wtm clk/rst register only can be written by secured &lt;var processor: app&gt; or &lt;var processor: secure&gt;</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>I2C8_SEC</spirit:name>
<spirit:description>i2c8 secure enable</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>I2C7_SEC</spirit:name>
<spirit:description>i2c7 secure enable</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>I2C5_SEC</spirit:name>
<spirit:description>i2c5 secure enable</spirit:description>
<spirit:bitOffset>26</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SSP2_SEC</spirit:name>
<spirit:description>ssp2 secure enable</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DIS_PREADY_SEL</spirit:name>
<spirit:description>disable pready sel for cp and audio apb (for debug)</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GEC_SEC</spirit:name>
<spirit:description>genric counter secure enable</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEL_SSK_AES_KEY</spirit:name>
<spirit:description>select key for aes engine inside bcm (1:ssk key 0:aes key</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_SQU_SEC</spirit:name>
<spirit:description>xm4 dtcm (squ) secure</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>KEYPAD_SEC</spirit:name>
<spirit:description>keypad secure enable</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>I2C3_SEC</spirit:name>
<spirit:description>i2c3 secure enable</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEC_RTC_SEC</spirit:name>
<spirit:description>sec rtc (0xd4010400) secure enable</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SSP0_SEC</spirit:name>
<spirit:description>ssp0 secure enable</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NDR_TIMER_SEC</spirit:name>
<spirit:description>pmu ndr timer with watchdog secure enable</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMER1_SEC</spirit:name>
<spirit:description>timer1 secure enable</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>UART1_SEC</spirit:name>
<spirit:description>uart1  secure enable</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DMA_SEC</spirit:name>
<spirit:description>dma secure enable</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NONSEC_AP_2_XM4_DIS</spirit:name>
<spirit:description>non-sec ap can't access xm4 registers if this bit is set to 1 (except for xm4 dtcm)</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>XM4_2_ISP_DIS</spirit:name>
<spirit:description>xm4 can't access isp if this bit is set to 1</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ISP_2_XM4_DIS</spirit:name>
<spirit:description>isp can't access xm4 if this bit is set to 1</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_SLAVE_SEC</spirit:name>
<spirit:description>audio system as a slave works in secure mode, only secure master can access audio subsystem</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MASTER_SEC</spirit:name>
<spirit:description>audio system as a axi/apb master works in secure mode</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_SEC</spirit:name>
<spirit:description>&lt;var processor: comm&gt; secure enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SYSSEC_CTRL_2</spirit:name>
<spirit:description>System Security Control Register 2</spirit:description>
<spirit:addressOffset>0X6C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_SEC_CH</spirit:name>
<spirit:description>dma secure channels  each bit in this register corresponds to a bit for each channel when dma is working in secure mode. (dma has 16 channels, and each bit for one channel)  1= related channel is secure  0 = related channel is non-secure</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FPID_EN</spirit:name>
<spirit:description>enable fpid for tzc, each bit for one tzc port</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FUSE_READ_CLK_EN</spirit:name>
<spirit:description>fuse read clock enable  this field is used to enable the signal for fuse read state machine.</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FUSE_READ_CLK_DIV_VAL</spirit:name>
<spirit:description>fuse read clock divider value  the clock divider value is used to select the clock frequency of the fuse serial clock.  0x0 = clock = pm_vctcxo clock /1024  0x1 = clock = pm_vctcxo clock / 512  0x2 = pm_vctcxo clock = pm_vctcxo clock / 256  0x3 = clock = pm_vctcxo clock / 32  0x4 = clock = pm_vctcxo clock / 4  other = clock = pm_vctcxo clock / 8</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>UP_4G</spirit:name>
<spirit:description>if ddr device is less than 4g, can set this bit to 1'b0 to map 0x1_0000_0000 to 0x1_ffff_ffff system addr to 0x0000_0000 to 0xffff_ffff in ddr controller side. the default value of this bit is 1'b1 (doesn't remap)</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MCB_CONFIG2</spirit:name>
<spirit:description>MCB Configuration 2 Register</spirit:description>
<spirit:addressOffset>0X8C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPU_POSTED_WRSP_EN</spirit:name>
<spirit:description>gpu posted write response enable  1 = 2d/3d gpu can generate posted write transactions to the mcb for faster write response generation  0 = mcb will consider all write transactions from 2d/3d gpu as non-posted</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC2_S7_POSTED_WRSP_EN</spirit:name>
<spirit:description>fabric 2 s7 posted write response enable  1 = fabric2 s7 can generate posted write transactions to the mcb for faster write response generation  0 = mcb will consider all write transactions from fabric2 s7 port as non-posted</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC1_S5_POSTED_WRSP_EN</spirit:name>
<spirit:description>fabric 1 s5 posted write response enable  1 = fabric1 s5 port can generate posted write transactions to the mcb for faster write response generation  0 = mcb will consider all write transactions from fabric 1 port s5 as non-posted</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC1_S0_POSTED_WRSP_EN</spirit:name>
<spirit:description>fabric 1 s0 posted write response enable  1 = fabric1 s0 port can generate posted write transactions to the mcb for faster write response generation  0 = mcb will consider all write transactions from fabric 1 port s0 as non-posted</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GC_FAST_EN</spirit:name>
<spirit:description>2d/3d gpu fast enable  when enabled, 2d/3d gpu will access mcb/memory controller fast queue  1 = enable</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC1_S5_FAST_EN</spirit:name>
<spirit:description>fabric 1 s5 fast enable  when enabled, fabric1 s5 port will access mcb/memory controller fast queue  1 = enable</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC1_S0_FAST_EN</spirit:name>
<spirit:description>fabric 1 s0 fast enable  when enabled, fabric1 s0 port will access mcb/mc fast queue  1 = enable</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC2_VPU_FAST_EN</spirit:name>
<spirit:description>fabric 2 vpu fast enable   when enabled, video vpu master on fabric 2 will access mcb/mc fast queue  1 = enable</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC2_USB1_FAST_EN339</spirit:name>
<spirit:description>fabric 2 usb2 fast enable  when enabled, usb2 master on fabric 2 will access mcb/mc fast queue  1 = enable</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC2_SD_FAST_EN</spirit:name>
<spirit:description>fabric 2 sd fast enable  when enabled, sd master on fabric 2 will access mcb/mc fast queue  1 = enable</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC2_USB1_FAST_EN341</spirit:name>
<spirit:description>fabric 2 usb1 fast enable  when enabled, usb1 master on fabric 2 will access mcb/mc fast queue  1 = enable</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC2_IRE_FAST_EN</spirit:name>
<spirit:description>fabric 2 ire fast enable  when enabled, ire master on fabric 2 will access mcb/mc fast queue  1 = enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPU_COHERENCY_FEATURE</spirit:name>
<spirit:description>GPU Coherency Feature Control Register</spirit:description>
<spirit:addressOffset>0XA0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPU_COHERENCY_FEATURE</spirit:name>
<spirit:description>gpu coherency feature bit 0: ace-lite support,  bit 1: full ace support</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPU_MEM_XTC</spirit:name>
<spirit:description>GPU Memory Timing Control Register</spirit:description>
<spirit:addressOffset>0XA4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPU_MEM_PDWN</spirit:name>
<spirit:description>gpu memory powerdown control  1 = pdwn asserted. leave it to set to 0.</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF2P_FAST_WTC</spirit:name>
<spirit:description>gpu rf2p fast memory wtc  fast memory used</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF2P_FAST_RTC</spirit:name>
<spirit:description>gpu rf2p fast memory rtc  fast memory used</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF2P_GRP2_WTC</spirit:name>
<spirit:description>gpu rf2p_grp_2 memory wtc</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF2P_GRP2_RTC</spirit:name>
<spirit:description>gpu rf2p_grp_2 memory rtc</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF2P_GRP1_WTC</spirit:name>
<spirit:description>gpu rf2p_grp_1 memory wtc</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF2P_GRP1_RTC</spirit:name>
<spirit:description>gpu rf2p_grp_1 memory rtc</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF1P_GRP2_WTC</spirit:name>
<spirit:description>gpu rf1p_grp_2 memory wtc</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF1P_GRP2_RTC</spirit:name>
<spirit:description>gpu rf1p_grp_2 memory rtc</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF1P_GRP1_WTC</spirit:name>
<spirit:description>gpu rf1p_grp_1 memory wtc</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GPU_RF1P_GRP1_RTC</spirit:name>
<spirit:description>gpu rf1p_grp_1 memory rtc</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_XTC</spirit:name>
<spirit:description>VPU Memory Timing Control Register</spirit:description>
<spirit:addressOffset>0XA8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VPU_ROM_PDWN</spirit:name>
<spirit:description>vpu rom powerdown  1 = pdwn asserted</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_ROM_RTC_REF</spirit:name>
<spirit:description>vpu rom rtc_ref</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_ROM_RTC</spirit:name>
<spirit:description>vpu rom rtc</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RAM_PDFVSSM</spirit:name>
<spirit:description>vpu memory pdfvssm  leave this field set to 0.</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RAM_PDFVMC</spirit:name>
<spirit:description>vpu memory pdfvmc  leave this field set to 0.</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RAM_PDWN</spirit:name>
<spirit:description>vpu memory pdwn  1 = pdwn asserted  leave this field set to 0.</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_SR2P_WTC</spirit:name>
<spirit:description>vpu sr2p wtc</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_SR2P_RTC</spirit:name>
<spirit:description>vpu sr2p rtc</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_SR1P_WTC</spirit:name>
<spirit:description>vpu sr1p wtc</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_SR1P_RTC</spirit:name>
<spirit:description>vpu sr1p rtc</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RF2P_WTC</spirit:name>
<spirit:description>vpu rf2p wtc</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RF2P_RTC</spirit:name>
<spirit:description>vpu rf2p rtc</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RF1P_WTC</spirit:name>
<spirit:description>vpu rf1p wtc</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_RF1P_RTC</spirit:name>
<spirit:description>vpu rf1p rtc</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>AUDIO_XTC</spirit:name>
<spirit:description>Audio Memory Timing Control Register</spirit:description>
<spirit:addressOffset>0XAC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AUDIO_DUMMY_CLOCK_SELECT</spirit:name>
<spirit:description>audio dummy clock select  0 = hardware automatically uses the system vctcxo_clk for audio memory dummy clk  1 = software writes the &lt;audio mem dummy clock&gt; field for audio memory dummy clk</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_RTC_ROM</spirit:name>
<spirit:description>audio rtc rom</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_RTC_REF</spirit:name>
<spirit:description>audio rtc ref</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_CLKGATE_BYPASS</spirit:name>
<spirit:description>audio mem clkgate bypass  1 = bypass the mem clock gate</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_DUMMY_CLK</spirit:name>
<spirit:description>audio mem dummy clock  if &lt;audio mem clkgate bypass&gt; is 0 and at the same time &lt;audio dummy clock select&gt; is 1, the following bit sequence must be written before the audio interface will operate</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_PDWM</spirit:name>
<spirit:description>audio mem powerdown  1 = pdwn asserted  leave this field set to 0</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_PDLVMC</spirit:name>
<spirit:description>audio mem pdlvmc  leave this field set to 0</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_PDFVSSM</spirit:name>
<spirit:description>audio mem pdfvssm  leave this field set to 0</spirit:description>
<spirit:bitOffset>17</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_FWALLBAR</spirit:name>
<spirit:description>audio mem fwallbar</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_RTC_RF1P</spirit:name>
<spirit:description>audio mem rtc rf1p</spirit:description>
<spirit:bitOffset>14</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_WTC_RF1P</spirit:name>
<spirit:description>audio mem wtc rf1p</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_RTC_RF2P</spirit:name>
<spirit:description>audio mem rtc rf2p</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_WTC_RF2P</spirit:name>
<spirit:description>audio mem wtc rf2p</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_RTC_SR1P</spirit:name>
<spirit:description>audio mem rtc sr1p</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_WTC_SR1P</spirit:name>
<spirit:description>audio mem wtc sr1p</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_RTC_SR1PR</spirit:name>
<spirit:description>audio mem rtc sr1pr</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_MEM_WTC_SR1PR</spirit:name>
<spirit:description>audio mem wtc sr1pr</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CAP_CPU_CONF_ADDR_FILTER</spirit:name>
<spirit:description>&lt;var Processor: App&gt; CPU Address Filter Config Register</spirit:description>
<spirit:addressOffset>0XB0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_COREx_CONF0</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 0 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xD0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_COREx_CONF1</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 0 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xE0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_COREx_CONF2</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 0 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xF0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER0_COREx_CONF3</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 0 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xF8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AARCH64432</spirit:name>
<spirit:description>boot from aarch64  1= boot from aarch64  0 = boot from aarch32</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBGEN434</spirit:name>
<spirit:description>invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NIDEN435</spirit:name>
<spirit:description>non-invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPIDEN436</spirit:name>
<spirit:description>secure privileged invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPNIDEN437</spirit:name>
<spirit:description>secure privileged non-invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VINITHI439</spirit:name>
<spirit:description>vector init high  if this processor is selected to boot from chip reset, this field gets its value from strap input. otherwise (if this processor is not selected to boot from chip reset):  0 = vector table placed low  1 = vector table placed high (only this option is supported)</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_COREx_CONF0</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 1 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xD4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_COREx_CONF1</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 1 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xE4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_COREx_CONF2</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 1 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xF4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER1_COREx_CONF3</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 1 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0xFC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AARCH64448</spirit:name>
<spirit:description>boot from aarch64  1= boot from aarch64  0 = boot from aarch32</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBGEN450</spirit:name>
<spirit:description>invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NIDEN451</spirit:name>
<spirit:description>non-invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPIDEN452</spirit:name>
<spirit:description>secure privileged invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPNIDEN453</spirit:name>
<spirit:description>secure privileged non-invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VINITHI455</spirit:name>
<spirit:description>vector init high  if this processor is selected to boot from chip reset, this field gets its value from strap input. otherwise (if this processor is not selected to boot from chip reset):  0 = vector table placed low  1 = vector table placed high (only this option is supported)</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CAP_WARM_RESET_VECTOR</spirit:name>
<spirit:description>&lt;var Processor: App&gt; Warm Reset Vector Register</spirit:description>
<spirit:addressOffset>0XD8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CAP_WARM_RESET_VECTOR</spirit:name>
<spirit:description>cap warm reset vector register address  warm reset include &lt;var processor: app&gt; software reset and sleep wakeup reset</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SW_SCRATCH</spirit:name>
<spirit:description>Software Scratch Register</spirit:description>
<spirit:addressOffset>0XE8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SW_SCRATCH</spirit:name>
<spirit:description>software scratch register  this register has no effect on hardware logic</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_MMU_CKG_CTRL</spirit:name>
<spirit:description>VPU MMU Clock Gate Control Register</spirit:description>
<spirit:addressOffset>0X100</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_477</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BBLK_GATE_DISABLE</spirit:name>
<spirit:description>bclk gate disable  this field is used to disable the page table walk block dynamic clock gate.  1 = disable dynamic clock gate  0 = clock always on</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CCLK_GATE_DISABLE</spirit:name>
<spirit:description>cclk gate disable  this field is used to disable address translation block dynamic clock gate.  1 = disable dynamic clock gate  0 = clock always on</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_MMU_SEC_CTRL</spirit:name>
<spirit:description>VPU MMU Security Control Register</spirit:description>
<spirit:addressOffset>0X104</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_486</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>27</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_AXI_SEC_SEL</spirit:name>
<spirit:description>vpu axi secure control select  1 = vpu axi secure is controlled by vpu mmu   0 = vpu axi secure is controlled by vpu_sec_axi bit in ciu_reg_5c[3]</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_488</spirit:name>
<spirit:description>reserved for future use</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPNIDEN489</spirit:name>
<spirit:description>security event control  this field is used to secure event counting by the performance monitors.  1 = enable  0 = disable</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RSB_NS_S</spirit:name>
<spirit:description>read security range disable  1 = all reads are non-secure write  0 = all reads in read security range are secure reads. all reads in security range are not translated.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WSB_NS_S</spirit:name>
<spirit:description>write security range disable  1 = all writes are non-secure write  0 = all writes in write security range are security writes. all writes in security range are not translated.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_MMU_SEC_RSA</spirit:name>
<spirit:description>VPU MMU Security Read Start Address Register</spirit:description>
<spirit:addressOffset>0X108</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RSB_ST_ADDR</spirit:name>
<spirit:description>read security range start address</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_MMU_SEC_REA</spirit:name>
<spirit:description>VPU MMU Security Read End Address Register</spirit:description>
<spirit:addressOffset>0X10C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RSB_END_ADDR</spirit:name>
<spirit:description>read security range end address</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_MMU_SEC_WSA</spirit:name>
<spirit:description>VPU MMU Security Write Start Address Register</spirit:description>
<spirit:addressOffset>0X110</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WSB_ST_ADDR</spirit:name>
<spirit:description>write security range start address</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>VPU_MMU_SEC_WEA</spirit:name>
<spirit:description>VPU MMU Security Write End Address Register</spirit:description>
<spirit:addressOffset>0X114</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WSB_END_ADDR</spirit:name>
<spirit:description>write security range end address</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>20</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FBRC_QOS_CTRL1</spirit:name>
<spirit:description>AXI Fabric QoS Control 1 Register</spirit:description>
<spirit:addressOffset>0X118</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>F1_M3_AR_QOS</spirit:name>
<spirit:description>fabric1 master3 read channel qos value</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M3_AW_QOS</spirit:name>
<spirit:description>fabric1 master3 write channel qos value</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M2_AR_QOS</spirit:name>
<spirit:description>fabric1 master2 read channel qos value</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M2_AW_QOS</spirit:name>
<spirit:description>fabric1 master2 write channel qos value</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M1_AR_QOS</spirit:name>
<spirit:description>fabric1 master1 read channel qos value</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M1_AW_QOS</spirit:name>
<spirit:description>fabric1 master1 write channel qos value</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M0_AR_QOS</spirit:name>
<spirit:description>fabric1 master0 read channel qos value</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M0_AW_QOS</spirit:name>
<spirit:description>fabric1 master0 write channel qos value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FBRC_QOS_CTRL2</spirit:name>
<spirit:description>AXI Fabric QoS Control 2 Register</spirit:description>
<spirit:addressOffset>0X11C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>F1_M6_AR_QOS</spirit:name>
<spirit:description>fabric1 master6 read channel qos value</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M6_AW_QOS</spirit:name>
<spirit:description>fabric1 master6 write channel qos value</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M5_AR_QOS</spirit:name>
<spirit:description>fabric1 master5 read channel qos value</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M5_AW_QOS</spirit:name>
<spirit:description>fabric1 master5 write channel qos value</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M4_AR_QOS</spirit:name>
<spirit:description>fabric1 master4 read channel qos value</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F1_M4_AW_QOS</spirit:name>
<spirit:description>fabric1 master4 write channel qos value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FBRC_QOS_CTRL3</spirit:name>
<spirit:description>AXI Fabric QoS Control 3 Register</spirit:description>
<spirit:addressOffset>0X120</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>F2_M3_AR_QOS</spirit:name>
<spirit:description>fabric2 master3 read channel qos value</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>F2_M3_AW_QOS</spirit:name>
<spirit:description>fabric2 master3 write channel qos value</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LTE_AW_QOS</spirit:name>
<spirit:description>lte write channel qos value</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LTE_AR_QOS</spirit:name>
<spirit:description>lte read channel qos value</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_AW_QOS</spirit:name>
<spirit:description>audio write channel qos value</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AUDIO_AR_QOS</spirit:name>
<spirit:description>audio read channel qos value</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_AW_QOS</spirit:name>
<spirit:description>cp write channel qos value</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_AR_QOS</spirit:name>
<spirit:description>cp read channel qos value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FBRC_QOS_CTRL4</spirit:name>
<spirit:description>AXI Fabric QoS Control4 Register</spirit:description>
<spirit:addressOffset>0X124</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>VPU_AW_QOS</spirit:name>
<spirit:description>vpu write channel qos value</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VPU_AR_QOS</spirit:name>
<spirit:description>vpu read channel qos value</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_AW_QOS</spirit:name>
<spirit:description>gnss write channel qos value. does not support dynamic changing, please init this value before transaction</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_AR_QOS</spirit:name>
<spirit:description>gnss read channel qos value. does not support dynamic changing, please init this value before transaction</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC1_AW_QOS</spirit:name>
<spirit:description>fabric1 write channel qos value</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>FABRIC1_AR_QOS</spirit:name>
<spirit:description>fabric1 read channel qos value</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APDMA_XTC</spirit:name>
<spirit:description>AP DMA Memory Timing Control Register</spirit:description>
<spirit:addressOffset>0X128</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>APDMA_DUMMY_CLOCK_SELECT</spirit:name>
<spirit:description>ap dma dummy clock select  0 = hardware automatically uses the system vctcxo_clk for ap dma memory dummy clk  1 = software writes the &lt;ap dma mem dummy clock&gt; field for ap dma memory dummy clk</spirit:description>
<spirit:bitOffset>11</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_CLKGATE_BYPASS</spirit:name>
<spirit:description>ap dma mem clkgate bypass  1 = bypass the mem clock gate</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_DUMMY_CLK</spirit:name>
<spirit:description>ap dma mem dummy clock  if &lt;ap dma mem clkgate bypass&gt; is 0 and at the same time &lt;ap dma dummy clock select&gt; is 1, the following bit sequence must be written before the audio interface will operate</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_PDWM</spirit:name>
<spirit:description>ap dma mem powerdown  1 = pdwn asserted  leave this field set to 0</spirit:description>
<spirit:bitOffset>7</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_PDLVMC</spirit:name>
<spirit:description>ap dma mem pdlvmc  leave this field set to 0</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_PDFVSSM</spirit:name>
<spirit:description>apdma mem pdfvssm  leave this field set to 0</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_FWALLBAR</spirit:name>
<spirit:description>ap dma mem fwallbar</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_RTC_RF2P</spirit:name>
<spirit:description>ap dma mem rtc rf2p</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>APDMA_MEM_WTC_RF2P</spirit:name>
<spirit:description>ap dma mem wtc rf2p</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>LCD_CFG</spirit:name>
<spirit:description>LCD Config</spirit:description>
<spirit:addressOffset>0X12C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>LCD_PARALLEL_IF_EN</spirit:name>
<spirit:description>lcd parallel interface enable   0 = disable&lt;1&gt; = enable</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>LCD_BYPASS_AD</spirit:name>
<spirit:description>lcd pybapp adaptive display module   0 = not bypass   1 = bypass</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>LCD_MEM_EMA</spirit:name>
<spirit:description>LCD Memory Extra Margin Adjustment</spirit:description>
<spirit:addressOffset>0X130</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RET1N_DISABLE</spirit:name>
<spirit:description>ret1n disable   1 = diable   0 = enable</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMASB619</spirit:name>
<spirit:description>srdp emasb</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAWB620</spirit:name>
<spirit:description>srdp emawb</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAB621</spirit:name>
<spirit:description>srdp emab</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMASA622</spirit:name>
<spirit:description>srdp emasa</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAWA623</spirit:name>
<spirit:description>srdp emawa</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAA624</spirit:name>
<spirit:description>srdp emaa</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SR1P_EMAS625</spirit:name>
<spirit:description>sr1p emas</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SR1P_EMAW626</spirit:name>
<spirit:description>sr1p emaw</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SR1P_EMA627</spirit:name>
<spirit:description>sr1p ema</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF2P_EMASA628</spirit:name>
<spirit:description>rf2p emasa</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF2P_EMAB629</spirit:name>
<spirit:description>rf2p emab</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF2P_EMAA630</spirit:name>
<spirit:description>rf2p emaa</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF1P_EMAS631</spirit:name>
<spirit:description>rf1p emas</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF1P_EMAW632</spirit:name>
<spirit:description>rf1p emaw</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF1P_EMA633</spirit:name>
<spirit:description>rf1p ema</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>USB_OTG_MEM_EMA</spirit:name>
<spirit:description>USB OTG Memory Extra Margin Adjustment</spirit:description>
<spirit:addressOffset>0X134</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SRDP_EMASB641</spirit:name>
<spirit:description>srdp emasb</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAWB642</spirit:name>
<spirit:description>srdp emawb</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAB643</spirit:name>
<spirit:description>srdp emab</spirit:description>
<spirit:bitOffset>25</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMASA644</spirit:name>
<spirit:description>srdp emasa</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAWA645</spirit:name>
<spirit:description>srdp emawa</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SRDP_EMAA646</spirit:name>
<spirit:description>srdp emaa</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SR1P_EMAS647</spirit:name>
<spirit:description>sr1p emas</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SR1P_EMAW648</spirit:name>
<spirit:description>sr1p emaw</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SR1P_EMA649</spirit:name>
<spirit:description>sr1p ema</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF2P_EMASA650</spirit:name>
<spirit:description>rf2p emasa</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF2P_EMAB651</spirit:name>
<spirit:description>rf2p emab</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF2P_EMAA652</spirit:name>
<spirit:description>rf2p emaa</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF1P_EMAS653</spirit:name>
<spirit:description>rf1p emas</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF1P_EMAW654</spirit:name>
<spirit:description>rf1p emaw</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>2</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RF1P_EMA655</spirit:name>
<spirit:description>rf1p ema</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SEC_ONETIME_PROG</spirit:name>
<spirit:description>Secure OneTime Program Register</spirit:description>
<spirit:addressOffset>0X140</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ONE_PROG</spirit:name>
<spirit:description>if this bit is 1, it mean this register has been written and can't be changed.</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFT_JTAG_EN</spirit:name>
<spirit:description>enable dft scan jtag chain if fuse disable dft scan bit 0 is set.</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NORMAL_JTAG_EN</spirit:name>
<spirit:description>enable normal ap jtag if fuse disable jtag bit 0 is set.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SEC_JTAG_EN</spirit:name>
<spirit:description>enable secure ap jtag if fuse disable jtag bit 0 is set.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>JTAG_EN</spirit:name>
<spirit:description>enable ap jtag if fuse disable jtag bit 0 is set.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DDRC_MEM_EMA</spirit:name>
<spirit:description>DDRC MEM EMA CFG Register</spirit:description>
<spirit:addressOffset>0X144</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DDRC_MEM_EMA</spirit:name>
<spirit:description>ddrc mem ema configuration</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>BCM_MEM_EMA</spirit:name>
<spirit:description>BCM MEM EMA CFG Register</spirit:description>
<spirit:addressOffset>0X148</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>BCM_MEM_EMA</spirit:name>
<spirit:description>bcm mem ema configuration</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DMA_MEM_EMA</spirit:name>
<spirit:description>DMA MEM EMA CFG Register</spirit:description>
<spirit:addressOffset>0X14C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DMA_MEM_EMA</spirit:name>
<spirit:description>dma mem ema configuration</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>NSAID_SETTING</spirit:name>
<spirit:description>NSAID Setting Register</spirit:description>
<spirit:addressOffset>0X150</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SEC_0</spirit:name>
<spirit:description>GPIO Secure Register 0</spirit:description>
<spirit:addressOffset>0X154</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPIO_SEC_0</spirit:name>
<spirit:description>gpio secure bits [31:0]  one bit for each gpio. when related bit is set, the corresponding gpio port is in secure mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SEC_1</spirit:name>
<spirit:description>GPIO Secure Register 1</spirit:description>
<spirit:addressOffset>0X158</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPIO_SEC_1</spirit:name>
<spirit:description>gpio secure bits [63:32]  one bit for each gpio. when related bit is set, the corresponding gpio port is in secure mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SEC_2</spirit:name>
<spirit:description>GPIO Secure Register 2</spirit:description>
<spirit:addressOffset>0X15C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPIO_SEC_2</spirit:name>
<spirit:description>gpio secure bits [95:64]  one bit for each gpio. when related bit is set, the corresponding gpio port is in secure mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SEC_3</spirit:name>
<spirit:description>GPIO Secure Register 3</spirit:description>
<spirit:addressOffset>0X160</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GPIO_SEC_3</spirit:name>
<spirit:description>gpio secure bits [127:96]  one bit for each gpio. when related bit is set, the corresponding gpio port is in secure mode.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CPU_ETB_SET</spirit:name>
<spirit:description>CPU ETB Memory Setup Register</spirit:description>
<spirit:addressOffset>0X164</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_739</spirit:name>
<spirit:description>cpu etb memory setup</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_CODE_INIT</spirit:name>
<spirit:description>GNSS Code Initialization Register</spirit:description>
<spirit:addressOffset>0X168</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_CODE_INIT_RDY</spirit:name>
<spirit:description>gnss ready for code initialization  1 = ready   0 = not ready</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_CODE_INIT_DONE</spirit:name>
<spirit:description>gnss code initialization complete  1 = complete   0 = not complete</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_SQU_START_ADDR</spirit:name>
<spirit:description>GNSS SQU Start Address Register</spirit:description>
<spirit:addressOffset>0X16C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_SQU_SA</spirit:name>
<spirit:description>gnss squ start address  this field is the start address of squ area pre-allocated for gnss m3 use.  the pre-allocated area must be 8 kb-aligned, and the lower 13-bit must be ignored. if the end address is equal to the start address, the 8 kb starting from the start address is allocated for gnss m3 use.</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>19</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_SQU_END_ADDR</spirit:name>
<spirit:description>GNSS SQU End Address Register</spirit:description>
<spirit:addressOffset>0X170</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_SQU_EA</spirit:name>
<spirit:description>gnss squ end address  this field is the end address of squ area pre-allocated for gnss m3 use.   the pre-allocated area must be 8 kb-aligned, and the lower 13-bit must be ignored. if the end address is equal to the start address, the 8 kb starting from the start address is allocated for gnss m3 use.</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>19</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_DDR_START_ADDR</spirit:name>
<spirit:description>GNSS DDR Start Address Register</spirit:description>
<spirit:addressOffset>0X174</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_DDR_SA</spirit:name>
<spirit:description>gnss ddr start address  this field is the start address of ddr area pre-allocated for gnss m3 use.   the pre-allocated area must be 16 mb-aligned, and the lower 24-bit must be ignored. if the end address is equal to the start address, the 16 mb starting from the start address is allocated for gnss m3 use.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_DDR_END_ADDR</spirit:name>
<spirit:description>GNSS DDR End Address Register</spirit:description>
<spirit:addressOffset>0X178</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_DDR_EA</spirit:name>
<spirit:description>gnss ddr end address  this field is the end address of ddr area pre-allocated for gnss m3 use.  the pre-allocated area must be 16 mb-aligned, and the lower 24-bit must be ignored. if the end address is equal to the start address, the 16mb starting from the start address is allocated for gnss m3 use.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_DMA_DDR_START_ADDR</spirit:name>
<spirit:description>GNSS DMA DDR Start Address Register</spirit:description>
<spirit:addressOffset>0X17C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_DMA_DDR_SA</spirit:name>
<spirit:description>gnss dma ddr start address  this field is the start address of ddr area pre-allocated for gnss dma use.  the pre-allocated area must be 16 mb-aligned, and the lower 24-bit must be ignored. if the end address is equal to the start address, the 16 mb starting from the start address is allocated for gnss dma use.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_DMA_DDR_END_ADDR</spirit:name>
<spirit:description>GNSS DDR End Address Register</spirit:description>
<spirit:addressOffset>0X180</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_DMA_DDR_EA</spirit:name>
<spirit:description>gnss dma ddr end address  this field is the end address of ddr area pre-allocated for gnss dma use.  the pre-allocated area must be 16 mb-aligned, and the lower 24-bit must be ignored. if the end address is equal to the start address, the 16 mb starting from the start address is allocated for gnss dma use.</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_IRQ</spirit:name>
<spirit:description>GNSS IRQ Register</spirit:description>
<spirit:addressOffset>0X184</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GNSS_IRQ_OUT_ST</spirit:name>
<spirit:description>gnss module interrupt request status  1 = gnss interrupt is pending  0 = no gnss interrupt is pending</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>GNSS_IRQ_CLR</spirit:name>
<spirit:description>application processor acknowledges interrupt from gnss  it can only be asserted when the interrupt from gnss is active. it is cleared by hardware when gnss get an acknowledge from the application processor and de-asserts the interrupt.  1 = application processor gets interrupt and is about to clear it  0 = no handshake</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GNSS_WAKEUP</spirit:name>
<spirit:description>GNSS Wakeup Register</spirit:description>
<spirit:addressOffset>0X188</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AP_GNSS_WAKEUP</spirit:name>
<spirit:description>application processor sends wake-up event to gnss   it will be cleared by hardware when gnss acknowledges the event.  1= wake-up event generated  0 = wake-up event not generated</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MC_ADDR_HASH_EN</spirit:name>
<spirit:description>Address hash for DDR channel enable Register</spirit:description>
<spirit:addressOffset>0X198</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ADDR_HASH_EN</spirit:name>
<spirit:description>for addr_hash control
corespond to addr[14:7], addr[6] is always select for xor
default is ddr_addr[6]= addr[6] ^ addr[7] ^ addr[8] ^ addr[11] ^ addr[13]</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>HASH_EN</spirit:name>
<spirit:description>bit0
0: hash disable, 1: hash enable</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RST_VEC_BASE_ADDRESS</spirit:name>
<spirit:description>&lt;var Processor: App&gt; AARCH64 Reset Vector Base Address</spirit:description>
<spirit:addressOffset>0X1B0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RVBARADDR</spirit:name>
<spirit:description>reset vector base address  this is used for executing in 64-bit state. this pin is sampled only during reset of the &lt;var processor: app&gt;.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>RST_VEC_BASE_ADDRESS_HIGH</spirit:name>
<spirit:description>&lt;var Processor: App&gt; AARCH64 Reset Vector Base Address High</spirit:description>
<spirit:addressOffset>0X1B4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>RVBARADDRH0</spirit:name>
<spirit:description>core 0 reset vector base address  high 8-bits for executing in 64-bit state  this pin is sampled only during reset of the &lt;var processor: app&gt;.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>8</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERxBOOT_STATE0</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster x Boot State Register</spirit:description>
<spirit:addressOffset>0x1B8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERxBOOT_STATE1</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster x Boot State Register</spirit:description>
<spirit:addressOffset>0x1BC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTERxBOOT_STATE2</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster x Boot State Register</spirit:description>
<spirit:addressOffset>0x1CC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DVMENABLE</spirit:name>
<spirit:description>dvm messabe enable  1=enable  0=disable</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>QOSOVERRIDE</spirit:name>
<spirit:description>cci qos override  1 = internally-generated values override the arqos and awqos
inputs</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACCHANNELEN</spirit:name>
<spirit:description>cci ac request enable  0 = ac requests are never issued on the corresponding cci slave interface</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SYSBARDISABLE</spirit:name>
<spirit:description>disable broadcasting of barriers onto system bus  0 = barriers are broadcast onto system bus  1 = barriers are not broadcast onto the system bus.  this pin is sampled only during reset of the cortex-a53 processor.</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BROADCASTOUTER</spirit:name>
<spirit:description>enable broadcasting of outer shareable transactions  0 = outer shareable transactions are not broadcast externally  1 = outer shareable transactions are broadcast externally  this pin is sampled only during reset of &lt;var processor: app&gt;.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BROADCASTINNER</spirit:name>
<spirit:description>enable broadcasting of inner shareable transactions  0 = inner shareable transactions are not broadcast externally  1 = inner shareable transactions are broadcast externally  if broadcastinner is tied high, broadcastouter must also be tied high.  this pin is sampled only during reset.</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>BROADCASTCACHEMAINT</spirit:name>
<spirit:description>enable broadcasting of cache maintenance operations to downstream caches  0 = cache maintenance operations are not broadcast to downstream caches  1 = cache maintenance operations are broadcast to downstream caches  this pin is sampled only during reset.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_COREx_CONF0</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 2 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0x1D0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_COREx_CONF1</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 2 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0x1D4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_COREx_CONF2</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 2 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0x1D8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_COREx_CONF3</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 2 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0x1DC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>AARCH64887</spirit:name>
<spirit:description>boot from aarch64  1= boot from aarch64  0 = boot from aarch32</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DBGEN889</spirit:name>
<spirit:description>invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>NIDEN890</spirit:name>
<spirit:description>non-invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>23</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPIDEN891</spirit:name>
<spirit:description>secure privileged invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>22</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>SPNIDEN892</spirit:name>
<spirit:description>secure privileged non-invasive debug enable  0 = disabled  1 = enabled</spirit:description>
<spirit:bitOffset>21</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>VINITHI894</spirit:name>
<spirit:description>vector init high  if this processor is selected to boot from chip reset, this field gets its value from strap input. otherwise (if this processor is not selected to boot from chip reset):  0 = vector table placed low  1 = vector table placed high (only this option is supported)</spirit:description>
<spirit:bitOffset>19</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CLUSTER2_COREx_CONF</spirit:name>
<spirit:description>&lt;var Processor: App (single)&gt; Cluster 2 Core x Configuration Register</spirit:description>
<spirit:addressOffset>0X1E0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_900</spirit:name>
<spirit:description>
nsaid of isp write ddr port5</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_901</spirit:name>
<spirit:description>
nsaid of isp write ddr port4</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_902</spirit:name>
<spirit:description>
nsaid of isp write ddr port3</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_903</spirit:name>
<spirit:description>
nsaid of isp write ddr port2</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_904</spirit:name>
<spirit:description>
nsaid of isp write ddr port1</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_905</spirit:name>
<spirit:description>
nsaid of isp write ddr port0</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_906</spirit:name>
<spirit:description>
nsaid of jpeg</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_907</spirit:name>
<spirit:description>
nsaid of afbc</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>Offset:0x1e0</spirit:name>
<spirit:description>ISP_NSAID_CTRL0</spirit:description>
<spirit:addressOffset>0X1E4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_912</spirit:name>
<spirit:description>
nsaid of isp dsp read port1</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_913</spirit:name>
<spirit:description>
nsaid of isp dsp read port0</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_914</spirit:name>
<spirit:description>
nsaid of isp dsp write port3</spirit:description>
<spirit:bitOffset>20</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_915</spirit:name>
<spirit:description>
nsaid of isp dsp write  port2</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_916</spirit:name>
<spirit:description>
nsaid of isp dsp write  port1</spirit:description>
<spirit:bitOffset>12</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_917</spirit:name>
<spirit:description>
nsaid of isp dsp write port0</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_918</spirit:name>
<spirit:description>
nsaid of ddr read port1</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_919</spirit:name>
<spirit:description>
nsaid of ddr read port0</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>Offset:0x1e4</spirit:name>
<spirit:description>ISP_NSAID_CTRL1</spirit:description>
<spirit:addressOffset>0X1E8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_925</spirit:name>
<spirit:description>
nsaid of mmu dc read</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_926</spirit:name>
<spirit:description>
nsaid of ccic write</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>Offset:0x1e8</spirit:name>
<spirit:description>ISP_NSAID_CTRL2</spirit:description>
<spirit:addressOffset>0X1F8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>ISP_AP_HARDMUX_CTRL</spirit:name>
<spirit:description> [0] =0x0, ap to xm4 edap
 [0] =0x1, isp to xm4 edap</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_CTRL</spirit:name>
<spirit:description>AXI Fabric Timeout Control Register</spirit:description>
<spirit:addressOffset>0X230</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_AUTORESP_TYPE941</spirit:name>
<spirit:description>timeout auto response type  0 = auto response type is slverr  1 = auto response type is okay</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_AUTORESP_EN942</spirit:name>
<spirit:description>timeout auto response enable  0 = disable auto response when fabric timeout happens  1 = enable auto response when fabric timeout happens</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_TIMEOUT_INT_MSK944</spirit:name>
<spirit:description>timeout interrupt mask  0 = interrupt is not masked  1 = interrupt is masked</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_FAB_MON_RST947</spirit:name>
<spirit:description>fabric monitor reset  0 = reset fabric monitor  1 = release fabric monitor</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_FAB_MON_CLR948</spirit:name>
<spirit:description>clear the information saved when last time timeout occurs  0 = the relevant registers are kept   1 = the relevant registers are cleared</spirit:description>
<spirit:bitOffset>27</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CI_TIMEOUT_VAL950</spirit:name>
<spirit:description>axi fabric timeout value  this field indicates the timeout value for axi fabric. the unit of measure is one axi clock cycle.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>16</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>STATE_HOLD_CTRL</spirit:name>
<spirit:description>State Hold Ctrl Register</spirit:description>
<spirit:addressOffset>0X234</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CI_STATE_HOLD_CTRL960</spirit:name>
<spirit:description>controlling bit of holding the registers' contents after functional reset.   0 = the registers will not update the status in real time and the values in the registers are not valid.    1 = the registers will be updated to the read state in time. once reset is asserted, the state_hold_ctrl[0] will be cleared and the registers will hold the values just before reset.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_ID_RT</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Transaction ID Register</spirit:description>
<spirit:addressOffset>0X238</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WR_TIMEOUT_IND968</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMEOUT_TX_WID970</spirit:name>
<spirit:description>the wid of write transaction which causes first timeout event. it is only valid when bit[31], wr_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RD_TIMEOUT_IND971</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMEOUT_TX_RID973</spirit:name>
<spirit:description>the rid of read transaction which causes first timeout event. it is only valid when bit[15], rd_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS0_RT</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status0 Register</spirit:description>
<spirit:addressOffset>0X23C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMEOUT_WADDR981</spirit:name>
<spirit:description>the write address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WR_TIMEOUT_IND983</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS1_RT</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status1 Register</spirit:description>
<spirit:addressOffset>0X240</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMEOUT_RADDR991</spirit:name>
<spirit:description>the read address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RD_TIMEOUT_IND993</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS_RT</spirit:name>
<spirit:description>Real Time DVC Status Register</spirit:description>
<spirit:addressOffset>0X244</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CAUSE1002</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;voltage change status&gt; field is 1.   0x1 = ap software-triggered dvc  0x2 = cp software- triggered dvc   0x4 = msa software- triggered dvc    0x8 = hw-dfc triggered dvc    others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TVL1004</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CVL1006</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DVC_STATUS1008</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS_RT</spirit:name>
<spirit:description>Real Time DCLK Hardware FC Status Register</spirit:description>
<spirit:addressOffset>0X248</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DFC_CAUSE1017</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = rsvd    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TFL1018</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFL1019</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFC_STATUS1020</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: seagull/msa&gt; entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_DONE_STATUS_RT</spirit:name>
<spirit:description>Real Time FC Done Status Register</spirit:description>
<spirit:addressOffset>0X24C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GIC500_ECC_FATAL_ERROR1029</spirit:name>
<spirit:description>gic500 ecc fatal error</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_FC_DONE1030</spirit:name>
<spirit:description>ap c2 fc done indicator</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE1031</spirit:name>
<spirit:description>ap c1 fc done indicator</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE1033</spirit:name>
<spirit:description>ap c0 fc done indicator</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE1034</spirit:name>
<spirit:description>dclk fc done indicator</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE1035</spirit:name>
<spirit:description>aclk fc done indicator</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFC_STATE1036</spirit:name>
<spirit:description>apmu dfc fsm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SPAPDPCP_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time SPAPDPCP PM State Register</spirit:description>
<spirit:addressOffset>0X250</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SP_STATE1045</spirit:name>
<spirit:description>sp pmu state</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_STATE1046</spirit:name>
<spirit:description>ap pmu state</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_STATE1047</spirit:name>
<spirit:description>cp pmu state</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WFSTATE1049</spirit:name>
<spirit:description>main pmu state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS_REG_RT</spirit:name>
<spirit:description>Real Time PLL Status Register</spirit:description>
<spirit:addressOffset>0X254</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PLL4_LOCK1057</spirit:name>
<spirit:description>pll4 lock indicator</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL3_LOCK1058</spirit:name>
<spirit:description>pll3 lock indicator</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL2_LOCK1059</spirit:name>
<spirit:description>pll2 lock indicator</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL1_LOCK1060</spirit:name>
<spirit:description>pll1 lock indicator</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLK_DIV_INFO1061</spirit:name>
<spirit:description>clock divider information  {                                                                                                                                           
      core2_c1_pclk_div[0],
      dclk_div[2:0],
      aclk_div[2:0],
      3'b0,
      core2_c0_pclk_div[2:0] };</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>13</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL_SEL_INFO1062</spirit:name>
<spirit:description>pll selection information {
       core2_c2_pll_sel[1:0],
       core2_c1_pll_sel[2:0],
       dclk_pll_sel[2:0],
       aclk_pll_sel[1:0],
       2'b0,
       core2_c0_pll_sel[2:0]
       };</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC0_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time APC0 PM State Register</spirit:description>
<spirit:addressOffset>0X258</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C0_PM_STATE1071</spirit:name>
<spirit:description>ap cluster 0 lpm state {
    core3_state[4:0],
    core2_state[4:0],
    core1_state[4:0],
    core0_state[4:0],
    c0_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC1_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time APC1 PM State Register</spirit:description>
<spirit:addressOffset>0X25C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C1_PM_STATE1080</spirit:name>
<spirit:description>ap cluster 1 lpm state {
    core7_state[4:0],
    core6_state[4:0],
    core5_state[4:0],
    core4_state[4:0],
    c1_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_ID_TO</spirit:name>
<spirit:description>AXI Fabric Timeout Transaction ID Register</spirit:description>
<spirit:addressOffset>0X260</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WR_TIMEOUT_IND1088</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMEOUT_TX_WID1090</spirit:name>
<spirit:description>the wid of write transaction which causes first timeout event. it is only valid when bit[31], wr_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RD_TIMEOUT_IND1091</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMEOUT_TX_RID1093</spirit:name>
<spirit:description>the rid of read transaction which causes first timeout event. it is only valid when bit[15], rd_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS0_TO</spirit:name>
<spirit:description>AXI Fabric Timeout Status0 Register</spirit:description>
<spirit:addressOffset>0X264</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMEOUT_WADDR1101</spirit:name>
<spirit:description>the write address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WR_TIMEOUT_IND1103</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS1_TO</spirit:name>
<spirit:description>AXI Fabric Timeout Status1 Register</spirit:description>
<spirit:addressOffset>0X268</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMEOUT_RADDR1111</spirit:name>
<spirit:description>the read address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RD_TIMEOUT_IND1113</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS_TO</spirit:name>
<spirit:description>DVC Status Register</spirit:description>
<spirit:addressOffset>0X26C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CAUSE1122</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;voltage change status&gt; field is 1.   0x1 = ap software-triggered dvc  0x2 = cp software- triggered dvc   0x4 = msa software- triggered dvc    0x8 = hw-dfc triggered dvc    others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TVL1124</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CVL1126</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DVC_STATUS1128</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS_TO</spirit:name>
<spirit:description>DCLK Hardware FC Status Register</spirit:description>
<spirit:addressOffset>0X270</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DFC_CAUSE1137</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = rsvd    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TFL1138</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFL1139</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFC_STATUS1140</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: seagull/msa&gt; entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_DONE_STATUS_TO</spirit:name>
<spirit:description>FC Done Status Register</spirit:description>
<spirit:addressOffset>0X274</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GIC500_ECC_FATAL_ERROR1149</spirit:name>
<spirit:description>gic500 ecc fatal error</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_FC_DONE1150</spirit:name>
<spirit:description>ap c2 fc done indicator</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE1151</spirit:name>
<spirit:description>ap c1 fc done indicator</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE1153</spirit:name>
<spirit:description>ap c0 fc done indicator</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE1154</spirit:name>
<spirit:description>dclk fc done indicator</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE1155</spirit:name>
<spirit:description>aclk fc done indicator</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFC_STATE1156</spirit:name>
<spirit:description>apmu dfc fsm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SPAPDPCP_PM_STATE_REG_TO</spirit:name>
<spirit:description>SPAPDPCP PM State Register</spirit:description>
<spirit:addressOffset>0X278</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SP_STATE1165</spirit:name>
<spirit:description>sp pmu state</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_STATE1166</spirit:name>
<spirit:description>ap pmu state</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_STATE1167</spirit:name>
<spirit:description>cp pmu state</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WFSTATE1169</spirit:name>
<spirit:description>main pmu state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS_REG_TO</spirit:name>
<spirit:description>PLL Status Register</spirit:description>
<spirit:addressOffset>0X27C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PLL4_LOCK1177</spirit:name>
<spirit:description>pll4 lock indicator</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL3_LOCK1178</spirit:name>
<spirit:description>pll3 lock indicator</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL2_LOCK1179</spirit:name>
<spirit:description>pll2 lock indicator</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL1_LOCK1180</spirit:name>
<spirit:description>pll1 lock indicator</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLK_DIV_INFO1181</spirit:name>
<spirit:description>clock divider information  {                                                                                                                                           
      core2_c1_pclk_div[0],
      dclk_div[2:0],
      aclk_div[2:0],
      3'b0,
      core2_c0_pclk_div[2:0] };</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>13</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL_SEL_INFO1182</spirit:name>
<spirit:description>pll selection information {
       core2_c2_pll_sel[1:0],
       core2_c1_pll_sel[2:0],
       dclk_pll_sel[2:0],
       aclk_pll_sel[1:0],
       2'b0,
       core2_c0_pll_sel[2:0]
       };</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC0_PM_STATE_REG_TO</spirit:name>
<spirit:description>APC0 PM State Register</spirit:description>
<spirit:addressOffset>0X280</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C0_PM_STATE1191</spirit:name>
<spirit:description>ap cluster 0 lpm state {
    core3_state[4:0],
    core2_state[4:0],
    core1_state[4:0],
    core0_state[4:0],
    c0_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC1_PM_STATE_REG_TO</spirit:name>
<spirit:description>APC1 PM State Register</spirit:description>
<spirit:addressOffset>0X284</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C1_PM_STATE1200</spirit:name>
<spirit:description>ap cluster 1 lpm state {
    core7_state[4:0],
    core6_state[4:0],
    core5_state[4:0],
    core4_state[4:0],
    c1_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_ID_HD</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Transaction ID Register</spirit:description>
<spirit:addressOffset>0X288</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>WR_TIMEOUT_IND1208</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMEOUT_TX_WID1210</spirit:name>
<spirit:description>the wid of write transaction which causes first timeout event. it is only valid when bit[31], wr_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RD_TIMEOUT_IND1211</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TIMEOUT_TX_RID1213</spirit:name>
<spirit:description>the rid of read transaction which causes first timeout event. it is only valid when bit[15], rd_timeout_ind is asserted</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>6</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS0_HD</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status0 Register</spirit:description>
<spirit:addressOffset>0X28C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMEOUT_WADDR1221</spirit:name>
<spirit:description>the write address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WR_TIMEOUT_IND1223</spirit:name>
<spirit:description>write timeout indicator  0 = no write request timeout  1 = write request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FAB_TIMEOUT_STATUS1_HD</spirit:name>
<spirit:description>Real Time AXI Fabric Timeout Status1 Register</spirit:description>
<spirit:addressOffset>0X290</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>TIMEOUT_RADDR1231</spirit:name>
<spirit:description>the read address being accessing which has caused the first write timeout event.</spirit:description>
<spirit:bitOffset>2</spirit:bitOffset>
<spirit:bitWidth>30</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>RD_TIMEOUT_IND1233</spirit:name>
<spirit:description>read timeout indicator  0 = no read request timeout  1 = read request timeout happens</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DVC_STATUS_HD</spirit:name>
<spirit:description>Real Time DVC Status Register</spirit:description>
<spirit:addressOffset>0X294</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>CAUSE1242</spirit:name>
<spirit:description>dvc cause  this field is the cause of the current ongoing dvc. it is only valid when the &lt;voltage change status&gt; field is 1.   0x1 = ap software-triggered dvc  0x2 = cp software- triggered dvc   0x4 = msa software- triggered dvc    0x8 = hw-dfc triggered dvc    others = lpm entry/exit trigger dvc</spirit:description>
<spirit:bitOffset>24</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TVL1244</spirit:name>
<spirit:description>target voltage level of vcc_main</spirit:description>
<spirit:bitOffset>16</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CVL1246</spirit:name>
<spirit:description>current voltage level of vcc_main</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DVC_STATUS1248</spirit:name>
<spirit:description>voltage change status  the voltage change may be triggered in active state or entering low power mode.  0 = there is no voltage change or a voltage change has finished  1 = voltage change is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>DFC_STATUS_HD</spirit:name>
<spirit:description>Real Time DCLK Hardware FC Status Register</spirit:description>
<spirit:addressOffset>0X298</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>DFC_CAUSE1257</spirit:name>
<spirit:description>dclk dfc cause  this field is the cause of the current ongoing dfc. it is only valid when the &lt;dclk_dfc_status&gt; field is 1.  0x1 = &lt;var processor: application mp&gt; triggered dfc  0x2 = &lt;var processor: comm&gt; triggered dfc in active mode  0x4 = msa trigged dfc in active mode    0x8 = rsvd    others = low power mode entry/exit triggered dfc</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>TFL1258</spirit:name>
<spirit:description>target freq level of dclk</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CFL1259</spirit:name>
<spirit:description>current freq level of dclk</spirit:description>
<spirit:bitOffset>1</spirit:bitOffset>
<spirit:bitWidth>7</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFC_STATUS1260</spirit:name>
<spirit:description>dclk dfc status  the dclk dfc may be triggered in active state or &lt;var processor: seagull/msa&gt; entering low power mode.  0 = there is no dfc or dfc has finished  1 = dfc is in progress</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>FC_DONE_STATUS_HD</spirit:name>
<spirit:description>Real Time FC Done Status Register</spirit:description>
<spirit:addressOffset>0X29C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>GIC500_ECC_FATAL_ERROR1269</spirit:name>
<spirit:description>gic500 ecc fatal error</spirit:description>
<spirit:bitOffset>10</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C2_FC_DONE1270</spirit:name>
<spirit:description>ap c2 fc done indicator</spirit:description>
<spirit:bitOffset>9</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C1_FC_DONE1271</spirit:name>
<spirit:description>ap c1 fc done indicator</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_C0_FC_DONE1273</spirit:name>
<spirit:description>ap c0 fc done indicator</spirit:description>
<spirit:bitOffset>6</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DCLK_FC_DONE1274</spirit:name>
<spirit:description>dclk fc done indicator</spirit:description>
<spirit:bitOffset>5</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>ACLK_FC_DONE1275</spirit:name>
<spirit:description>aclk fc done indicator</spirit:description>
<spirit:bitOffset>4</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>DFC_STATE1276</spirit:name>
<spirit:description>apmu dfc fsm state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SPAPDPCP_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time SPAPDPCP PM State Register</spirit:description>
<spirit:addressOffset>0X2A0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SP_STATE1285</spirit:name>
<spirit:description>sp pmu state</spirit:description>
<spirit:bitOffset>18</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>AP_STATE1286</spirit:name>
<spirit:description>ap pmu state</spirit:description>
<spirit:bitOffset>13</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CP_STATE1287</spirit:name>
<spirit:description>cp pmu state</spirit:description>
<spirit:bitOffset>8</spirit:bitOffset>
<spirit:bitWidth>5</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>WFSTATE1289</spirit:name>
<spirit:description>main pmu state</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>4</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS_REG_HD</spirit:name>
<spirit:description>Real Time PLL Status Register</spirit:description>
<spirit:addressOffset>0X2A4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PLL4_LOCK1297</spirit:name>
<spirit:description>pll4 lock indicator</spirit:description>
<spirit:bitOffset>31</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL3_LOCK1298</spirit:name>
<spirit:description>pll3 lock indicator</spirit:description>
<spirit:bitOffset>30</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL2_LOCK1299</spirit:name>
<spirit:description>pll2 lock indicator</spirit:description>
<spirit:bitOffset>29</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL1_LOCK1300</spirit:name>
<spirit:description>pll1 lock indicator</spirit:description>
<spirit:bitOffset>28</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>CLK_DIV_INFO1301</spirit:name>
<spirit:description>clock divider information  {                                                                                                                                           
      core2_c1_pclk_div[0],
      dclk_div[2:0],
      aclk_div[2:0],
      3'b0,
      core2_c0_pclk_div[2:0] };</spirit:description>
<spirit:bitOffset>15</spirit:bitOffset>
<spirit:bitWidth>13</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
<spirit:field>
<spirit:name>PLL_SEL_INFO1302</spirit:name>
<spirit:description>pll selection information {
       core2_c2_pll_sel[1:0],
       core2_c1_pll_sel[2:0],
       dclk_pll_sel[2:0],
       aclk_pll_sel[1:0],
       2'b0,
       core2_c0_pll_sel[2:0]
       };</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>15</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC0_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time APC0 PM State Register</spirit:description>
<spirit:addressOffset>0X2A8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C0_PM_STATE1311</spirit:name>
<spirit:description>ap cluster 0 lpm state {
    core3_state[4:0],
    core2_state[4:0],
    core1_state[4:0],
    core0_state[4:0],
    c0_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC1_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time APC1 PM State Register</spirit:description>
<spirit:addressOffset>0X2AC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C1_PM_STATE1320</spirit:name>
<spirit:description>ap cluster 1 lpm state {
    core7_state[4:0],
    core6_state[4:0],
    core5_state[4:0],
    core4_state[4:0],
    c1_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC2_PM_STATE_REG_RT</spirit:name>
<spirit:description>Real Time APC2 PM State Register</spirit:description>
<spirit:addressOffset>0X2B0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_PM_STATE1329</spirit:name>
<spirit:description>ap cluster 2 lpm state {
   10'b0,
    core9_state[4:0],
    core8_state[4:0],
    c2_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC2_PM_STATE_REG_TO</spirit:name>
<spirit:description>APC2 PM State Register</spirit:description>
<spirit:addressOffset>0X2B4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_PM_STATE1337</spirit:name>
<spirit:description>ap cluster 2 lpm state {
   10'b0,
    core9_state[4:0],
    core8_state[4:0],
    c2_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APC2_PM_STATE_REG_HD</spirit:name>
<spirit:description>Real Time APC2 PM State Register</spirit:description>
<spirit:addressOffset>0X2B8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_PM_STATE1345</spirit:name>
<spirit:description>ap cluster 2 lpm state {
   10'b0,
    core9_state[4:0],
    core8_state[4:0],
    c2_mp_state[5:0]
   }</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>26</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS2_REG_RT</spirit:name>
<spirit:description>Real Time PLL Status2 Register</spirit:description>
<spirit:addressOffset>0X2BC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_CLK_DIV_INFO1354</spirit:name>
<spirit:description>cpu c2 clock divider information(has some issue in aquila, will fix it in next project)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS2_REG_TO</spirit:name>
<spirit:description>PLL Status2 Register</spirit:description>
<spirit:addressOffset>0X2C0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_CLK_DIV_INFO1364</spirit:name>
<spirit:description>cpu c2 clock divider information(has some issue in aquila, will fix it in next project)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>PLL_STATUS2_REG_HD</spirit:name>
<spirit:description>Real Time PLL Status2 Register</spirit:description>
<spirit:addressOffset>0X2C4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>C2_CLK_DIV_INFO1374</spirit:name>
<spirit:description>cpu c2 clock divider information(has some issue in aquila, will fix it in next project)</spirit:description>
<spirit:bitOffset>3</spirit:bitOffset>
<spirit:bitWidth>3</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SW_SPINLOCK_REG</spirit:name>
<spirit:description></spirit:description>
<spirit:addressOffset>0X2C8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SW_SPINLOCK</spirit:name>
<spirit:description>only used for sw spinlock. this register can only be writted data when its value is 0</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>SW_SPINLOCKREG_CLEAR</spirit:name>
<spirit:description></spirit:description>
<spirit:addressOffset>0X2CC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>SW_SPINLOCK_CLEAR</spirit:name>
<spirit:description>
sw_spinlock_clear   1=clear the value of sw spinlock register to 0    0=un used</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>1</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_0</spirit:name>
<spirit:description>MFPR Disable Register 0</spirit:description>
<spirit:addressOffset>0X2D0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_0</spirit:name>
<spirit:description>mfpr disable bits [31:0]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_1</spirit:name>
<spirit:description>MFPR Disable Register 1</spirit:description>
<spirit:addressOffset>0X2D4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_1</spirit:name>
<spirit:description>mfpr disable bits [63:32]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_2</spirit:name>
<spirit:description>MFPR Disable Register 2</spirit:description>
<spirit:addressOffset>0X2D8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_2</spirit:name>
<spirit:description>mfpr disable bits [95:64]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_3</spirit:name>
<spirit:description>MFPR Disable Register 3</spirit:description>
<spirit:addressOffset>0X2DC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_3</spirit:name>
<spirit:description>mfpr disable bits [127:96]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_4</spirit:name>
<spirit:description>MFPR Disable Register 4</spirit:description>
<spirit:addressOffset>0X2E0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_4</spirit:name>
<spirit:description>mfpr disable bits [159:128]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_5</spirit:name>
<spirit:description>MFPR Disable Register 5</spirit:description>
<spirit:addressOffset>0X2E4</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_5</spirit:name>
<spirit:description>mfpr disable bits [191:160]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_6</spirit:name>
<spirit:description>MFPR Disable Register 6</spirit:description>
<spirit:addressOffset>0X2E8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_6</spirit:name>
<spirit:description>mfpr disable bits [223:192]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>MFPR_Disable_7</spirit:name>
<spirit:description>MFPR Disable Register 7</spirit:description>
<spirit:addressOffset>0X2EC</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>MFPR_DIS_7</spirit:name>
<spirit:description>mfpr disable bits [255:224]  one bit for each pad. when related bit is set, the corresponding pad mfpr can't be changed.</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>