+====================+====================+================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                            |
+====================+====================+================================================================+
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/builder_interface1_dat_w_reg[0]/D              |
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/builder_interface1_we_reg/D                    |
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/builder_interface1_adr_reg[12]/CE              |
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/builder_interface1_adr_reg[2]/CE               |
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/builder_interface1_adr_reg[3]/CE               |
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/builder_interface1_adr_reg[4]/CE               |
| main_clkout1       | clk_out1_clk_wiz_0 | u_litedram_core/FSM_onehot_builder_wishbone2csr_state_reg[1]/D |
| main_clkout1       | clk_out1_clk_wiz_0 | u_ddr3_init_fsm/wb_ctrl_cyc_reg/D                              |
+--------------------+--------------------+----------------------------------------------------------------+
