## Table of Contents
- [18-8-2025 — Sign extender design](#18-8-2025)
- [17-8-2025 — SytemVerilog and Tools installation](#17-8-2025)
- [15-8-2025 — RV32I Overview](#15-8-2025)
- [14-8-2025 — RISC-V Introduction](#14-8-2025)

# [18-8-2025]  

**Learn**  
- SystemVerilog extended literal values and data types

**Did**  
- get Prof David Harris lecture slides and other related files
- design the sign extender module 

**Next**  
- Continue reading on SystemVerilog
- create a testbench for the sign extender
- go through Prof David Harris lecture slides

# [17-8-2025]  

**Learn**  
- SystemVerilog extended literal values and data types
- Refresh Verilog basics

**Did**  
-  Installed and tested Verilator, GTKWave and Yosys (I don't know whether I need Yosys or not, maybe can be excluded and just use Quartus Prime if I ever wanted the netlist view of the design)
-  Read [asic-world SystemVerilog tutorial](https://www.asic-world.com/systemverilog/tutorial.html)

**Next**  
- Continue reading on SystemVerilog
- Start building the modules; start from the simplest one (ALU maybe)

# [15-8-2025]  

**Learn**  
- RV32I 40 instruction sets and what each instruction does

**Did**  
-  Read on [RV32I](https://five-embeddev.com/riscv-user-isa-manual/Priv-v1.12/rv32.html#rv32)

**Next**  
- Study SystemVerilog and do some basic coding
- install and test the needed tools (GTKWave, Yosys, Verilator, and cocotb python packages)

# [14-8-2025]  

**Learn**  
- RISC-V introduction, it's terminology, variants and base instruction overview

**Did**  
-  Read on [RISC-V introduction](https://five-embeddev.com/riscv-user-isa-manual/Priv-v1.12/intro.html#introduction)

**Next**  
- Study RV32I base integer
