# do desp_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/fan_for_gen/fan_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:25 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/fan_for_gen/fan_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fan_comps
# End time: 15:44:25 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/fan_for_gen/fa.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:25 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/fan_for_gen/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture conc of fa
# End time: 15:44:25 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/desp_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:25 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/desp_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package desp_comps
# End time: 15:44:25 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/fan_for_gen/fan.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:25 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/fan_for_gen/fan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fan_comps
# -- Compiling entity fan
# -- Compiling architecture param of fan
# End time: 15:44:25 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/desp.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:25 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/desp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package desp_comps
# -- Compiling entity desp
# -- Compiling architecture ejemplo of desp
# End time: 15:44:26 on Jun 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:44:26 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity desp_vhd_tst
# -- Compiling architecture desp_arch of desp_vhd_tst
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(95): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(101): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(107): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(113): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(123): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/circuito_desp/simulation/modelsim/desp.vht(125): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:44:26 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  desp_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" desp_vhd_tst 
# Start time: 15:44:26 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.desp_vhd_tst(desp_arch)
# Loading work.desp_comps
# Loading work.desp(ejemplo)
# Loading work.fan_comps
# Loading work.fan(param)
# Loading work.fa(conc)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 80 ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 15:46:32 on Jun 07,2021, Elapsed time: 0:02:06
# Errors: 7, Warnings: 1
