[N
27
21
17 rx_fifo_ram_depth
27
10 runner_cfg
4
9 baud_rate
3
3 beh
11
18 g_program_hex_file
6
3 rtl
23
3 top
19
9 ram_depth
2
8 uart_bfm
22
17 tx_fifo_ram_depth
26
3 sim
7
17 rst_strobe_cycles
12
5 riscv
1
99 C:/Users/t26607bb/Desktop/Interface_Course/FPGA_Projects/RISC_V/vunit_out/modelsim/libraries/vw_lib
14
7 uart_tx
16
7 uart_rx
8
19 rst_in_active_value
15
6 clk_hz
18
9 ram_width
10
3 mem
20
13 uart_buffered
17
8 axi_fifo
24
16 program_hex_file
9
20 rst_out_active_value
13
3 str
25
6 top_tb
5
10 reset_sync
]
[G
1
12
13
1
11
0
0
0
0
29 0
46
46
47
46
46
47
112
114
111
103
114
97
109
47
104
101
108
108
111
95
119
111
114
108
100
46
104
101
120
1
1
1 29 1 1
]
[G
1
5
6
1
7
1
0
128
0
0 0
0
0
]
[G
1
20
6
1
15
1
0
100000000
0
0 0
0
0
]
[G
1
2
3
1
4
0
0
115200
0
0 0
0
0
]
[G
1
17
6
1
18
1
0
8
0
0 0
0
0
]
[G
1
23
13
1
15
1
0
100000000
0
0 0
0
0
]
[G
1
5
6
1
8
0
0
3
0
0 0
0
0
]
[G
1
23
13
1
8
0
0
3
0
0 0
0
0
]
[G
1
14
6
1
4
1
0
115200
0
0 0
0
0
]
[G
1
23
13
1
24
0
0
0
0
29 0
46
46
47
46
46
47
112
114
111
103
114
97
109
47
104
101
108
108
111
95
119
111
114
108
100
46
104
101
120
1
1
1 29 1 1
]
[G
1
5
6
1
9
0
0
3
0
0 0
0
0
]
[G
1
16
6
1
4
1
0
115200
0
0 0
0
0
]
[G
1
20
6
1
21
1
0
2048
0
0 0
0
0
]
[G
1
10
6
1
11
0
0
0
0
29 0
46
46
47
46
46
47
112
114
111
103
114
97
109
47
104
101
108
108
111
95
119
111
114
108
100
46
104
101
120
1
1
1 29 1 1
]
[G
1
20
6
1
4
1
0
115200
0
0 0
0
0
]
[G
1
23
13
1
4
1
0
115200
0
0 0
0
0
]
[G
1
17
6
1
19
1
0
2048
0
0 0
0
0
]
[G
1
14
6
1
15
1
0
100000000
0
0 0
0
0
]
[G
1
25
26
1
27
0
0
0
0
316 0
97
99
116
105
118
101
32
112
121
116
104
111
110
32
114
117
110
110
101
114
32
58
32
116
114
117
101
44
101
110
97
98
108
101
100
95
116
101
115
116
95
99
97
115
101
115
32
58
32
116
101
115
116
95
49
44
111
117
116
112
117
116
32
112
97
116
104
32
58
32
67
58
58
47
85
115
101
114
115
47
116
50
54
54
48
55
98
98
47
68
101
115
107
116
111
112
47
73
110
116
101
114
102
97
99
101
95
67
111
117
114
115
101
47
70
80
71
65
95
80
114
111
106
101
99
116
115
47
82
73
83
67
95
86
47
118
117
110
105
116
95
111
117
116
47
116
101
115
116
95
111
117
116
112
117
116
47
118
119
95
108
105
98
46
116
111
112
95
116
98
46
116
101
115
116
95
49
95
54
100
55
54
50
54
54
57
55
52
100
50
99
98
54
52
55
55
98
99
57
48
51
55
57
52
57
102
98
97
100
49
57
48
100
51
98
57
102
102
47
44
116
98
32
112
97
116
104
32
58
32
67
58
58
47
85
115
101
114
115
47
116
50
54
54
48
55
98
98
47
68
101
115
107
116
111
112
47
73
110
116
101
114
102
97
99
101
95
67
111
117
114
115
101
47
70
80
71
65
95
80
114
111
106
101
99
116
115
47
82
73
83
67
95
86
47
116
111
112
47
44
117
115
101
95
99
111
108
111
114
32
58
32
116
114
117
101
1
1
1 316 1 1
]
[G
1
20
6
1
22
1
0
2048
0
0 0
0
0
]
[G
1
16
6
1
15
1
0
100000000
0
0 0
0
0
]
