{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635517593254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635517593254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 29 11:26:33 2021 " "Processing started: Fri Oct 29 11:26:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635517593254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517593254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517593254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635517594606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635517594606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611914 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611920 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611927 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611935 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula13-arch_name " "Found design unit 1: aula13-arch_name" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611943 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula13 " "Found entity 1: aula13" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611952 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611961 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611970 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611977 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611986 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611995 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517611995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517611995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612004 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517612004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612013 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517612013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612025 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517612025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico3x1-comportamento " "Found design unit 1: muxGenerico3x1-comportamento" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/muxGenerico3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612036 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico3x1 " "Found entity 1: muxGenerico3x1" {  } { { "muxGenerico3x1.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/muxGenerico3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517612036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612046 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635517612046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517612046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula13 " "Elaborating entity \"aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635517612230 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sel_Mux_2 aula13.vhd(27) " "VHDL Signal Declaration warning at aula13.vhd(27): used implicit default value for signal \"Sel_Mux_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635517612246 "|aula13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Sel_Mux_3 aula13.vhd(28) " "VHDL Signal Declaration warning at aula13.vhd(28): used implicit default value for signal \"Sel_Mux_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635517612246 "|aula13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET aula13.vhd(44) " "VHDL Signal Declaration warning at aula13.vhd(44): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635517612252 "|aula13"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_rt_imediato aula13.vhd(49) " "VHDL Signal Declaration warning at aula13.vhd(49): used implicit default value for signal \"mux_rt_imediato\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635517612253 "|aula13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "aula13.vhd" "PC" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:SOMACONSTANTE " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:SOMACONSTANTE\"" {  } { { "aula13.vhd" "SOMACONSTANTE" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:ESTENDE_SINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:ESTENDE_SINAL\"" {  } { { "aula13.vhd" "ESTENDE_SINAL" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorGenerico deslocadorGenerico:DESLOCADOR " "Elaborating entity \"deslocadorGenerico\" for hierarchy \"deslocadorGenerico:DESLOCADOR\"" {  } { { "aula13.vhd" "DESLOCADOR" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMACONSTANTE_BEQ " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMACONSTANTE_BEQ\"" {  } { { "aula13.vhd" "SOMACONSTANTE_BEQ" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_ULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_ULA\"" {  } { { "aula13.vhd" "MUX_ULA" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX2 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX2\"" {  } { { "aula13.vhd" "MUX2" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROMMIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROMMIPS\"" {  } { { "aula13.vhd" "ROMMIPS" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAMMIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAMMIPS\"" {  } { { "aula13.vhd" "RAMMIPS" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "aula13.vhd" "BANCO_REG" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "aula13.vhd" "ULA" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517612516 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635517613237 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAMMIPS\|memRAM " "RAM logic \"RAMMIPS:RAMMIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635517613237 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROMMIPS\|memROM " "RAM logic \"ROMMIPS:ROMMIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/ROMMIPS.vhd" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635517613237 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635517613237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out_s\[0\] GND " "Pin \"PC_out_s\[0\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|PC_out_s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out_s\[1\] GND " "Pin \"PC_out_s\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|PC_out_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "somador_mux_s\[0\] GND " "Pin \"somador_mux_s\[0\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|somador_mux_s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "somador_mux_s\[1\] GND " "Pin \"somador_mux_s\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|somador_mux_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_shift_left_s\[0\] GND " "Pin \"saida_shift_left_s\[0\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|saida_shift_left_s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_shift_left_s\[1\] GND " "Pin \"saida_shift_left_s\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|saida_shift_left_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_shift_left_s\[3\] GND " "Pin \"saida_shift_left_s\[3\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|saida_shift_left_s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_estende_s\[1\] GND " "Pin \"Saida_estende_s\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|Saida_estende_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[1\] GND " "Pin \"instrucao_s\[1\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[17\] GND " "Pin \"instrucao_s\[17\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[18\] GND " "Pin \"instrucao_s\[18\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[20\] GND " "Pin \"instrucao_s\[20\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[21\] GND " "Pin \"instrucao_s\[21\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[22\] GND " "Pin \"instrucao_s\[22\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[23\] GND " "Pin \"instrucao_s\[23\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[24\] GND " "Pin \"instrucao_s\[24\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[25\] GND " "Pin \"instrucao_s\[25\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao_s\[30\] GND " "Pin \"instrucao_s\[30\]\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|instrucao_s[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_Mux_2 GND " "Pin \"Sel_Mux_2\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|Sel_Mux_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_Mux_3 GND " "Pin \"Sel_Mux_3\" is stuck at GND" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635517613956 "|aula13|Sel_Mux_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635517613956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635517614131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "896 " "896 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635517614675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635517615096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635517615096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habEscritaReg " "No output dependent on input pin \"habEscritaReg\"" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635517615391 "|aula13|habEscritaReg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habLeituraMEM " "No output dependent on input pin \"habLeituraMEM\"" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635517615391 "|aula13|habLeituraMEM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux_rt_imediato_s " "No output dependent on input pin \"mux_rt_imediato_s\"" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635517615391 "|aula13|mux_rt_imediato_s"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "habEscritaMEM " "No output dependent on input pin \"habEscritaMEM\"" {  } { { "aula13.vhd" "" { Text "C:/Users/gabim/OneDrive - Insper - Institudo de Ensino e Pesquisa/INSPER/6 semestre/Design de Computadores/design_de_computadores/aula15/aula14_tipo_I_restored/aula13.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635517615391 "|aula13|habEscritaMEM"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635517615391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635517615395 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635517615395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635517615395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635517615395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635517615429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 29 11:26:55 2021 " "Processing ended: Fri Oct 29 11:26:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635517615429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635517615429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635517615429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635517615429 ""}
