

================================================================
== Vitis HLS Report for 'conv3_Pipeline_KR_KC'
================================================================
* Date:           Thu Nov  2 17:53:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |       49|       49|        23|          3|          3|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 3, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kc0 = alloca i32 1"   --->   Operation 26 'alloca' 'kc0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_59 = alloca i32 1"   --->   Operation 27 'alloca' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 28 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln63_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln63"   --->   Operation 30 'read' 'zext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln47_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln47"   --->   Operation 31 'read' 'zext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 32 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln46_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln46_2"   --->   Operation 33 'read' 'select_ln46_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60_1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln60_1"   --->   Operation 34 'read' 'zext_ln60_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_0_load_1"   --->   Operation 35 'read' 'output_fm_buffer_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln46_2_cast = zext i3 %select_ln46_2_read"   --->   Operation 36 'zext' 'select_ln46_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln63_cast = zext i8 %zext_ln63_read"   --->   Operation 37 'zext' 'zext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln47_cast = zext i8 %zext_ln47_read"   --->   Operation 38 'zext' 'zext_ln47_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten34"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kr"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %output_fm_buffer_0_load_1_read, i32 %empty_59"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %kc0"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kr_1 = load i3 %kr" [src/conv3.cpp:49]   --->   Operation 44 'load' 'kr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [7/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 45 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i4 %indvar_flatten34" [src/conv3.cpp:49]   --->   Operation 46 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [6/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 47 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln49 = icmp_eq  i4 %indvar_flatten34_load, i4 10" [src/conv3.cpp:49]   --->   Operation 48 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%add_ln49_1 = add i4 %indvar_flatten34_load, i4 1" [src/conv3.cpp:49]   --->   Operation 49 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc61, void %for.inc64.exitStub" [src/conv3.cpp:49]   --->   Operation 50 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%add_ln49 = add i3 %kr_1, i3 1" [src/conv3.cpp:49]   --->   Operation 51 'add' 'add_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [7/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 52 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln50 = store i4 %add_ln49_1, i4 %indvar_flatten34" [src/conv3.cpp:50]   --->   Operation 53 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 54 [5/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 54 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kc0_load = load i2 %kc0" [src/conv3.cpp:50]   --->   Operation 55 'load' 'kc0_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 56 [6/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 56 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.54ns)   --->   "%icmp_ln50 = icmp_eq  i2 %kc0_load, i2 2" [src/conv3.cpp:50]   --->   Operation 57 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.20ns)   --->   "%select_ln49_1 = select i1 %icmp_ln50, i3 %add_ln49, i3 %kr_1" [src/conv3.cpp:49]   --->   Operation 58 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.54ns)   --->   "%add_ln50 = add i2 %kc0_load, i2 1" [src/conv3.cpp:50]   --->   Operation 59 'add' 'add_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.17ns)   --->   "%kc0_1 = select i1 %icmp_ln50, i2 1, i2 %add_ln50" [src/conv3.cpp:50]   --->   Operation 60 'select' 'kc0_1' <Predicate = (!icmp_ln49)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln50 = store i3 %select_ln49_1, i3 %kr" [src/conv3.cpp:50]   --->   Operation 61 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln50 = store i2 %kc0_1, i2 %kc0" [src/conv3.cpp:50]   --->   Operation 62 'store' 'store_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i3 %kr_1" [src/conv3.cpp:49]   --->   Operation 63 'zext' 'zext_ln49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i3 %kr_1" [src/conv3.cpp:49]   --->   Operation 64 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.22ns)   --->   "%mul_ln49 = mul i7 %zext_ln49_1, i7 11" [src/conv3.cpp:49]   --->   Operation 65 'mul' 'mul_ln49' <Predicate = (!icmp_ln50)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln49, i32 5, i32 6" [src/conv3.cpp:49]   --->   Operation 66 'partselect' 'tmp_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %zext_ln60_1_read" [src/conv3.cpp:60]   --->   Operation 67 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i2 %tmp_5" [src/conv3.cpp:60]   --->   Operation 68 'zext' 'zext_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln60 = add i6 %trunc_ln60, i6 %zext_ln60" [src/conv3.cpp:60]   --->   Operation 69 'add' 'add_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln60, i1 0" [src/conv3.cpp:60]   --->   Operation 70 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i7 %tmp_s" [src/conv3.cpp:60]   --->   Operation 71 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 72 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 73 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 74 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 75 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 76 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln60_2" [src/conv3.cpp:60]   --->   Operation 77 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 78 [4/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 78 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.67ns)   --->   "%empty_60 = add i4 %zext_ln49, i4 %select_ln46_2_cast" [src/conv3.cpp:49]   --->   Operation 79 'add' 'empty_60' <Predicate = (!icmp_ln50)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_60" [src/conv3.cpp:49]   --->   Operation 80 'zext' 'p_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.78ns)   --->   "%empty_61 = add i10 %tmp_3, i10 %p_cast" [src/conv3.cpp:49]   --->   Operation 81 'add' 'empty_61' <Predicate = (!icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast1 = zext i10 %empty_61" [src/conv3.cpp:49]   --->   Operation 82 'zext' 'p_cast1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.11ns)   --->   "%empty_62 = mul i17 %p_cast1, i17 259" [src/conv3.cpp:49]   --->   Operation 83 'mul' 'empty_62' <Predicate = (!icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.86ns)   --->   "%empty_63 = add i17 %empty_62, i17 %zext_ln47_cast" [src/conv3.cpp:49]   --->   Operation 84 'add' 'empty_63' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast6 = zext i17 %empty_63" [src/conv3.cpp:49]   --->   Operation 85 'zext' 'p_cast6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast6" [src/conv3.cpp:49]   --->   Operation 86 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.86ns)   --->   "%empty_64 = add i17 %empty_62, i17 %zext_ln63_cast" [src/conv3.cpp:49]   --->   Operation 87 'add' 'empty_64' <Predicate = (!icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast7 = zext i17 %empty_64" [src/conv3.cpp:49]   --->   Operation 88 'zext' 'p_cast7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast7" [src/conv3.cpp:49]   --->   Operation 89 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:60]   --->   Operation 90 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 91 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:60]   --->   Operation 91 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 92 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:60]   --->   Operation 92 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 93 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i17 %input_fm_buffer_addr" [src/conv3.cpp:49]   --->   Operation 93 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_4 : Operation 94 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:60]   --->   Operation 94 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 95 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:60]   --->   Operation 95 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 96 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:60]   --->   Operation 96 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 97 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i17 %input_fm_buffer_addr_1" [src/conv3.cpp:49]   --->   Operation 97 'load' 'input_fm_buffer_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_4 : Operation 98 [5/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 98 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 99 [3/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 99 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:60]   --->   Operation 100 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 101 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:60]   --->   Operation 101 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 102 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:60]   --->   Operation 102 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 103 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i17 %input_fm_buffer_addr" [src/conv3.cpp:49]   --->   Operation 103 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_5 : Operation 104 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:60]   --->   Operation 104 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 105 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:60]   --->   Operation 105 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 106 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:60]   --->   Operation 106 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 107 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i17 %input_fm_buffer_addr_1" [src/conv3.cpp:49]   --->   Operation 107 'load' 'input_fm_buffer_load_1' <Predicate = (!icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i3 %add_ln49" [src/conv3.cpp:49]   --->   Operation 108 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i3 %add_ln49" [src/conv3.cpp:49]   --->   Operation 109 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.22ns)   --->   "%mul_ln49_1 = mul i7 %zext_ln49_3, i7 11" [src/conv3.cpp:49]   --->   Operation 110 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln49_1, i32 5, i32 6" [src/conv3.cpp:49]   --->   Operation 111 'partselect' 'tmp_6' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i7 %zext_ln60_1_read" [src/conv3.cpp:60]   --->   Operation 112 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i2 %tmp_6" [src/conv3.cpp:60]   --->   Operation 113 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.78ns)   --->   "%add_ln60_1 = add i6 %trunc_ln60_1, i6 %zext_ln60_3" [src/conv3.cpp:60]   --->   Operation 114 'add' 'add_ln60_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln60_1, i1 0" [src/conv3.cpp:60]   --->   Operation 115 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i7 %tmp_7" [src/conv3.cpp:60]   --->   Operation 116 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 117 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 118 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 119 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 120 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 121 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1 = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln60_4" [src/conv3.cpp:60]   --->   Operation 122 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 123 [4/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 123 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.67ns)   --->   "%p_mid1 = add i4 %zext_ln49_2, i4 %select_ln46_2_cast" [src/conv3.cpp:49]   --->   Operation 124 'add' 'p_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_mid1_cast = zext i4 %p_mid1" [src/conv3.cpp:49]   --->   Operation 125 'zext' 'p_mid1_cast' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.78ns)   --->   "%empty_65 = add i10 %tmp_3, i10 %p_mid1_cast" [src/conv3.cpp:49]   --->   Operation 126 'add' 'empty_65' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_cast3 = zext i10 %empty_65" [src/conv3.cpp:49]   --->   Operation 127 'zext' 'p_cast3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.11ns)   --->   "%empty_66 = mul i17 %p_cast3, i17 259" [src/conv3.cpp:49]   --->   Operation 128 'mul' 'empty_66' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.86ns)   --->   "%empty_67 = add i17 %empty_66, i17 %zext_ln47_cast" [src/conv3.cpp:49]   --->   Operation 129 'add' 'empty_67' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast9 = zext i17 %empty_67" [src/conv3.cpp:49]   --->   Operation 130 'zext' 'p_cast9' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast9" [src/conv3.cpp:49]   --->   Operation 131 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.86ns)   --->   "%empty_68 = add i17 %empty_66, i17 %zext_ln63_cast" [src/conv3.cpp:49]   --->   Operation 132 'add' 'empty_68' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%p_cast10 = zext i17 %empty_68" [src/conv3.cpp:49]   --->   Operation 133 'zext' 'p_cast10' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast10" [src/conv3.cpp:49]   --->   Operation 134 'getelementptr' 'input_fm_buffer_addr_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 135 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 136 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 136 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 137 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 137 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 138 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i17 %input_fm_buffer_addr_2" [src/conv3.cpp:49]   --->   Operation 138 'load' 'input_fm_buffer_load_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_5 : Operation 139 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 139 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 140 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 140 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 141 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 142 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i17 %input_fm_buffer_addr_3" [src/conv3.cpp:49]   --->   Operation 142 'load' 'input_fm_buffer_load_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 143 [2/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 143 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [3/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 144 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 145 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 146 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 146 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 147 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_1" [src/conv3.cpp:60]   --->   Operation 147 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 148 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i17 %input_fm_buffer_addr_2" [src/conv3.cpp:49]   --->   Operation 148 'load' 'input_fm_buffer_load_2' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>
ST_6 : Operation 149 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 149 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 150 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 150 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 151 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1 = load i7 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_1" [src/conv3.cpp:60]   --->   Operation 151 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 152 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i17 %input_fm_buffer_addr_3" [src/conv3.cpp:49]   --->   Operation 152 'load' 'input_fm_buffer_load_3' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>

State 7 <SV = 6> <Delay = 1.25>
ST_7 : Operation 153 [1/7] (0.78ns)   --->   "%urem_ln49 = urem i3 %kr_1, i3 3" [src/conv3.cpp:49]   --->   Operation 153 'urem' 'urem_ln49' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i2 %urem_ln49" [src/conv3.cpp:49]   --->   Operation 154 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i2 %trunc_ln49" [src/conv3.cpp:60]   --->   Operation 155 'mux' 'tmp' <Predicate = (!icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i2 %trunc_ln49" [src/conv3.cpp:60]   --->   Operation 156 'mux' 'tmp_4' <Predicate = (!icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [2/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 157 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : [1/1] (0.88ns)   --->   Input mux for Operation 158 '%mul = fmul i32 %tmp, i32 %input_fm_buffer_load'
ST_8 : Operation 158 [3/3] (6.12ns)   --->   "%mul = fmul i32 %tmp, i32 %input_fm_buffer_load" [src/conv3.cpp:60]   --->   Operation 158 'fmul' 'mul' <Predicate = (!icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.88ns)   --->   Input mux for Operation 159 '%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1'
ST_8 : Operation 159 [3/3] (6.12ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1" [src/conv3.cpp:60]   --->   Operation 159 'fmul' 'mul_1' <Predicate = (!icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/7] (0.78ns)   --->   "%urem_ln49_1 = urem i3 %add_ln49, i3 3" [src/conv3.cpp:49]   --->   Operation 160 'urem' 'urem_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i2 %urem_ln49_1" [src/conv3.cpp:49]   --->   Operation 161 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.47ns)   --->   "%tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_1, i2 %trunc_ln49_1" [src/conv3.cpp:60]   --->   Operation 162 'mux' 'tmp_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.47ns)   --->   "%tmp_4_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_1, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_1, i2 %trunc_ln49_1" [src/conv3.cpp:60]   --->   Operation 163 'mux' 'tmp_4_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 164 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %input_fm_buffer_load" [src/conv3.cpp:60]   --->   Operation 164 'fmul' 'mul' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1" [src/conv3.cpp:60]   --->   Operation 165 'fmul' 'mul_1' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.88ns)   --->   Input mux for Operation 166 '%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2'
ST_9 : Operation 166 [3/3] (6.12ns)   --->   "%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2" [src/conv3.cpp:60]   --->   Operation 166 'fmul' 'mul_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.88ns)   --->   Input mux for Operation 167 '%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3'
ST_9 : Operation 167 [3/3] (6.12ns)   --->   "%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3" [src/conv3.cpp:60]   --->   Operation 167 'fmul' 'mul_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.12> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 168 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %input_fm_buffer_load" [src/conv3.cpp:60]   --->   Operation 168 'fmul' 'mul' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_4, i32 %input_fm_buffer_load_1" [src/conv3.cpp:60]   --->   Operation 169 'fmul' 'mul_1' <Predicate = (!icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [2/3] (7.01ns)   --->   "%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2" [src/conv3.cpp:60]   --->   Operation 170 'fmul' 'mul_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [2/3] (7.01ns)   --->   "%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3" [src/conv3.cpp:60]   --->   Operation 171 'fmul' 'mul_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : [1/1] (0.85ns)   --->   Input mux for Operation 172 '%tmp_1 = fadd i32 %mul, i32 0'
ST_11 : Operation 172 [4/4] (5.58ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 172 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/3] (7.01ns)   --->   "%mul_mid1 = fmul i32 %tmp_mid1, i32 %input_fm_buffer_load_2" [src/conv3.cpp:60]   --->   Operation 173 'fmul' 'mul_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/3] (7.01ns)   --->   "%mul_1_mid1 = fmul i32 %tmp_4_mid1, i32 %input_fm_buffer_load_3" [src/conv3.cpp:60]   --->   Operation 174 'fmul' 'mul_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 175 [3/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 175 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.85ns)   --->   Input mux for Operation 176 '%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0'
ST_12 : Operation 176 [4/4] (5.58ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 176 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 177 [2/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 177 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [3/4] (6.43ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 178 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 179 [1/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %mul, i32 0" [src/conv3.cpp:60]   --->   Operation 179 'fadd' 'tmp_1' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [2/4] (6.43ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 180 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : [1/1] (0.85ns)   --->   Input mux for Operation 181 '%tmp_2 = fadd i32 %tmp_1, i32 %mul_1'
ST_15 : Operation 181 [4/4] (5.58ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 181 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/4] (6.43ns)   --->   "%tmp_1_mid1 = fadd i32 %mul_mid1, i32 0" [src/conv3.cpp:60]   --->   Operation 182 'fadd' 'tmp_1_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 183 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 183 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.85ns)   --->   Input mux for Operation 184 '%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1'
ST_16 : Operation 184 [4/4] (5.58ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 184 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 185 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 185 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 186 [3/4] (6.43ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 186 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 187 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_1" [src/conv3.cpp:60]   --->   Operation 187 'fadd' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [2/4] (6.43ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 188 'fadd' 'tmp_2_mid1' <Predicate = (!icmp_ln49 & icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.88>
ST_19 : Operation 189 [1/4] (6.43ns)   --->   "%tmp_2_mid1 = fadd i32 %tmp_1_mid1, i32 %mul_1_mid1" [src/conv3.cpp:60]   --->   Operation 189 'fadd' 'tmp_2_mid1' <Predicate = (icmp_ln50)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.44ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i32 %tmp_2_mid1, i32 %tmp_2" [src/conv3.cpp:49]   --->   Operation 190 'select' 'select_ln49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_59" [src/conv3.cpp:63]   --->   Operation 191 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.85ns)   --->   Input mux for Operation 192 '%add = fadd i32 %p_load, i32 %select_ln49'
ST_20 : Operation 192 [4/4] (5.58ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 192 'fadd' 'add' <Predicate = true> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty_59"   --->   Operation 202 'load' 'p_load44' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load44"   --->   Operation 203 'write' 'write_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 193 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 193 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 194 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 194 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.86>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 195 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 196 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_6" [src/conv3.cpp:51]   --->   Operation 197 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:50]   --->   Operation 198 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %select_ln49" [src/conv3.cpp:63]   --->   Operation 199 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln50 = store i32 %add, i32 %empty_59" [src/conv3.cpp:50]   --->   Operation 200 'store' 'store_ln50' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [src/conv3.cpp:50]   --->   Operation 201 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.781ns
The critical path consists of the following:
	'alloca' operation ('kr') [17]  (0.000 ns)
	'load' operation ('kr', src/conv3.cpp:49) on local variable 'kr' [34]  (0.000 ns)
	'urem' operation ('urem_ln49', src/conv3.cpp:49) [51]  (0.781 ns)

 <State 2>: 1.454ns
The critical path consists of the following:
	'add' operation ('add_ln49', src/conv3.cpp:49) [84]  (0.673 ns)
	'urem' operation ('urem_ln49_1', src/conv3.cpp:49) [102]  (0.781 ns)

 <State 3>: 1.183ns
The critical path consists of the following:
	'load' operation ('kc0_load', src/conv3.cpp:50) on local variable 'kc0' [82]  (0.000 ns)
	'icmp' operation ('icmp_ln50', src/conv3.cpp:50) [129]  (0.548 ns)
	'select' operation ('select_ln49_1', src/conv3.cpp:49) [131]  (0.208 ns)
	'store' operation ('store_ln50', src/conv3.cpp:50) of variable 'select_ln49_1', src/conv3.cpp:49 on local variable 'kr' [138]  (0.427 ns)

 <State 4>: 5.670ns
The critical path consists of the following:
	'add' operation ('empty_60', src/conv3.cpp:49) [53]  (0.673 ns)
	'add' operation ('empty_61', src/conv3.cpp:49) [55]  (0.787 ns)
	'mul' operation ('empty_62', src/conv3.cpp:49) [57]  (2.110 ns)
	'add' operation ('empty_63', src/conv3.cpp:49) [58]  (0.863 ns)
	'getelementptr' operation ('input_fm_buffer_addr', src/conv3.cpp:49) [60]  (0.000 ns)
	'load' operation ('input_fm_buffer_load', src/conv3.cpp:49) on array 'input_fm_buffer' [68]  (1.237 ns)

 <State 5>: 5.670ns
The critical path consists of the following:
	'add' operation ('p_mid1', src/conv3.cpp:49) [104]  (0.673 ns)
	'add' operation ('empty_65', src/conv3.cpp:49) [106]  (0.787 ns)
	'mul' operation ('empty_66', src/conv3.cpp:49) [108]  (2.110 ns)
	'add' operation ('empty_67', src/conv3.cpp:49) [109]  (0.863 ns)
	'getelementptr' operation ('input_fm_buffer_addr_2', src/conv3.cpp:49) [111]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_2', src/conv3.cpp:49) on array 'input_fm_buffer' [119]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation ('p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_1', src/conv3.cpp:60) on array 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0' [115]  (1.237 ns)

 <State 7>: 1.257ns
The critical path consists of the following:
	'urem' operation ('urem_ln49', src/conv3.cpp:49) [51]  (0.781 ns)
	'mux' operation ('tmp', src/conv3.cpp:60) [67]  (0.476 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.889 ns)
'fmul' operation ('mul', src/conv3.cpp:60) [69]  (6.127 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:60) [69]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:60) [69]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_mid1', src/conv3.cpp:60) [120]  (7.016 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:60) [70]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:60) [70]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:60) [70]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp_1_mid1', src/conv3.cpp:60) [121]  (6.437 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:60) [77]  (6.437 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:60) [77]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:60) [77]  (6.437 ns)

 <State 19>: 6.886ns
The critical path consists of the following:
	'fadd' operation ('tmp_2_mid1', src/conv3.cpp:60) [128]  (6.437 ns)
	'select' operation ('select_ln49', src/conv3.cpp:49) [130]  (0.449 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	'load' operation ('p_load', src/conv3.cpp:63) on local variable 'empty_59' [83]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.854 ns)
'fadd' operation ('add', src/conv3.cpp:63) [134]  (5.583 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:63) [134]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:63) [134]  (6.437 ns)

 <State 23>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:63) [134]  (6.437 ns)
	'store' operation ('store_ln50', src/conv3.cpp:50) of variable 'add', src/conv3.cpp:63 on local variable 'empty_59' [139]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
