FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Performance event support - Freescale embedded specific definitions.
 *
 * Copyright 2008-2009 Paul Mackerras, IBM Corporation.
 * Copyright 2010 Freescale Semiconductor, Inc.
 */

#include <linux/types.h>
#include <asm/hw_irq.h>

#define MAX_HWEVENTS 6

/* event flags */
#define FSL_EMB_EVENT_VALID      1
#define FSL_EMB_EVENT_RESTRICTED 2

/* upper half of event flags is PMLCb */
#define FSL_EMB_EVENT_THRESHMUL  0x0000070000000000ULL
#define FSL_EMB_EVENT_THRESH     0x0000003f00000000ULL

struct fsl_emb_pmu {
	const char	*name;
	int		n_counter; /* total number of counters */

	/*
	 * The number of contiguous counters starting at zero that
	 * can hold restricted events, or zero if there are no
	 * restricted events.
	 *
	 * This isn't a very flexible method of expressing constraints,
	 * but it's very simple and is adequate for existing chips.
	 */
	int		n_restricted;

	/* Returns event flags and PMLCb (FSL_EMB_EVENT_*) */
	u64		(*xlate_event)(u64 event_id);

	int		n_generic;
	int		*generic_events;
	int		(*cache_events)[PERF_COUNT_HW_CACHE_MAX]
			       [PERF_COUNT_HW_CACHE_OP_MAX]
/* bench 14166.0.0 538354466deb */
/* bench 14166.0.1 f3eeaf98cde5 */
/* bench 14166.0.2 f8d36214f890 */
/* bench 14166.0.3 0b905a8670d0 */
/* bench 14166.0.4 7b45baa48c5b */
/* bench 14166.0.5 90c0424e665e */
/* bench 14166.0.6 89fd9476eab8 */
/* bench 14166.0.7 930e5162e79e */
/* bench 14166.0.8 9818d07423c6 */
/* bench 14166.0.9 fcd2f7cb4188 */
/* bench 14166.0.10 b6944f5beb94 */
/* bench 14166.0.11 cb872cdcc1b5 */
/* bench 14166.0.12 11fe188c7787 */
/* bench 14166.0.13 7264f76d2ea5 */
/* bench 14166.0.14 4d1483a744c1 */
/* bench 14166.0.15 d8defe5bbde4 */
/* bench 14166.0.16 20d37a988787 */
/* bench 14166.0.17 f62e2e704dff */
int register_fsl_emb_pmu(struct fsl_emb_pmu *);
/* bench 10109.2.0 c95c631924ef */
