`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10.06.2026 12:20:43
// Design Name: 
// Module Name: Main_Decoder
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Main_Decoder(
    input  [6:0] op,
    output reg       RegWrite,
    output reg [1:0] ImmSrc,
    output reg       ALUSrc,
    output reg       MemWrite,
    output reg [1:0] ResultSrc,
    output reg       Branch,
    output reg [1:0] ALUOp,
    output reg       Jump
);

always @(*) begin

    case(op)
        7'b0000000:
        begin
            RegWrite = 1'b0;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b0;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b00;
            Jump     = 1'b0;
        end
        7'b0000011:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b1;
            MemWrite = 1'b0;
            ResultSrc= 2'b01;
            Branch   = 1'b0;
            ALUOp    = 2'b00;
            Jump     = 1'b0;
        end
        7'b0100011:
        begin
            RegWrite = 1'b0;
            ImmSrc   = 2'b01;
            ALUSrc   = 1'b1;
            MemWrite = 1'b1;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b00;
            Jump     = 1'b0;
        end
        7'b0110011:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'bxx;
            ALUSrc   = 1'b0;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b10;
            Jump     = 1'b0;
        end
        7'b0010011:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b1;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b10;
            Jump     = 1'b0;
        end
        7'b1100011:
        begin
            RegWrite = 1'b0;
            ImmSrc   = 2'b10;
            ALUSrc   = 1'b0;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b1;
            ALUOp    = 2'b01;
            Jump     = 1'b0;
        end
        7'b1101111:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'b11;
            ALUSrc   = 1'b0;
            MemWrite = 1'b0;
            ResultSrc= 2'b10;
            Branch   = 1'b0;
            ALUOp    = 2'b00;
            Jump     = 1'b1;
        end
        7'b1100111:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b1;
            MemWrite = 1'b0;
            ResultSrc= 2'b10;
            Branch   = 1'b0;
            ALUOp    = 2'b00;
            Jump     = 1'b1;
        end
        7'b0111011:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b1;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b11;
            Jump     = 1'b0;
        end
        7'b0010111:
        begin
            RegWrite = 1'b1;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b1;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b01;
            Jump     = 1'b0;
        end
        default:
        begin
            RegWrite = 1'b0;
            ImmSrc   = 2'b00;
            ALUSrc   = 1'b0;
            MemWrite = 1'b0;
            ResultSrc= 2'b00;
            Branch   = 1'b0;
            ALUOp    = 2'b00;
            Jump     = 1'b0;
        end
    endcase
end
endmodule
