Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/paprika/Xishit/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 03b930924c53441a8288d458ef03616c --incr --debug typical --relax --mt 8 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xil_defaultlib -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L axi_lite_ipif_v3_0_4 -L fifo_generator_v13_2_1 -L lib_fifo_v1_0_10 -L axi_fifo_mm_s_v4_1_12 -L generic_baseblocks_v2_1_0 -L axi_register_slice_v2_1_15 -L axi_data_fifo_v2_1_14 -L axi_crossbar_v2_1_16 -L blk_mem_gen_v8_4_1 -L axi_protocol_converter_v2_1_15 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file '../design/buffifo/counter_8.txt' in mode 'r' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.ip_user_files/bd/design_1/ipshared/2748/buffifo/SUB_RAMZ_LUT.vhd:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
