
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.128027                       # Number of seconds simulated
sim_ticks                                128027418540                       # Number of ticks simulated
final_tick                               1269662754171                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120858                       # Simulator instruction rate (inst/s)
host_op_rate                                   154757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3309301                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927112                       # Number of bytes of host memory used
host_seconds                                 38687.15                       # Real time elapsed on the host
sim_insts                                  4675646024                       # Number of instructions simulated
sim_ops                                    5987103497                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2589312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1591424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1094272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2323968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7606656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3065728                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3065728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12433                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8549                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18156                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59427                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23951                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23951                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20224668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12430337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8547169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        11997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18152112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59414273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        11997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              59987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23945871                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23945871                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23945871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20224668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12430337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8547169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        11997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18152112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83360144                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               153694381                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22328473                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19567838                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740499                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11040212                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10781575                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553685                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        53950                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117736264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124097273                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22328473                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12335260                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25254150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5707827                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2361668                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13418685                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149309227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.945547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.314688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       124055077     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272549      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329545      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946667      1.30%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3571441      2.39%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865155      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845238      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664083      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10759472      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149309227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.145278                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.807429                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116742605                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3547436                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25041749                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25465                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3951964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400680                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5184                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140086358                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3951964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117216700                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1852238                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       808647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24581409                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       898262                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139096118                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90125                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       562358                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184717885                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631123304                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631123304                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35821669                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19866                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9945                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2767175                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23168083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4495357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82435                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999967                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137483808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129125785                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104147                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22934324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49153096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149309227                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.864821                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.476899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95541828     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21923851     14.68%     78.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10997840      7.37%     86.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7192272      4.82%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506190      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880868      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1747071      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436544      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82763      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149309227                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324646     59.51%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        140329     25.72%     85.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80590     14.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101936916     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081875      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21635549     16.76%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461524      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129125785                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.840146                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             545565                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004225                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    408210504                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160438300                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126203588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129671350                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241775                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4238012                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142002                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3951964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1287754                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53681                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137503675                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23168083                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4495357                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9945                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34315                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876768                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127739781                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21300914                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385999                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25762251                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19675984                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461337                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.831129                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126317367                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126203588                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72883536                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173059736                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.821133                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421147                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23893205                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745269                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145357263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.781602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    103157432     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16385053     11.27%     82.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11831422      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646733      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014158      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068914      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4452635      3.06%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       900847      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1900069      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145357263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1900069                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280961988                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278961651                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4385154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.536944                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.536944                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.650642                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.650642                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590918471                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165800892                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146893049                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               153694381                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25290476                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20510249                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2159381                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10190030                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9715967                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2718133                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99353                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110394025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138323722                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25290476                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12434100                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30435788                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7045797                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4023669                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12896809                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1696149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149712378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.130845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.535932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119276590     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2140856      1.43%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3918917      2.62%     83.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3558440      2.38%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2271954      1.52%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1843551      1.23%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1075305      0.72%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1123984      0.75%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14502781      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149712378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164550                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899992                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109270439                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5492424                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30042422                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51633                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4855459                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4372823                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3422                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167371455                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        26868                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4855459                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110152858                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1173795                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3063780                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29192099                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1274385                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165497981                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        245827                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548517                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    234091183                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    770672573                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    770672573                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185183709                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48907474                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36467                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18234                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4564723                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15695238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7780508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88676                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1741744                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162364785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150810644                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169147                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28564799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62846017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    149712378                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.007336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.557057                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86550977     57.81%     57.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25988792     17.36%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13660186      9.12%     84.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7909834      5.28%     89.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8749661      5.84%     95.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3245103      2.17%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2882067      1.93%     99.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       550647      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175111      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149712378                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         602722     68.70%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125934     14.35%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148719     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127001629     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2133754      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18233      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13915463      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7741565      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150810644                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981237                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             877375                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    452380188                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190966276                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147505666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151688019                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290331                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3623270                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133218                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4855459                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         756081                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       117487                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162401254                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15695238                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7780508                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18234                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102111                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202562                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1208791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411353                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148327245                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13363531                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2483399                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21104686                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21103730                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7741155                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965079                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147640004                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147505666                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86061539                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241762144                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959734                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107850969                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132796060                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29605627                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2183313                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144856919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.916740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     90232056     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25308266     17.47%     79.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12569263      8.68%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4270888      2.95%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5268297      3.64%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1841899      1.27%     96.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1300337      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1075405      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2990508      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144856919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107850969                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132796060                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19719258                       # Number of memory references committed
system.switch_cpus1.commit.loads             12071968                       # Number of loads committed
system.switch_cpus1.commit.membars              18234                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19167923                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119638828                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2738966                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2990508                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           304268098                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          329659032                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3982003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107850969                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132796060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107850969                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.425063                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.425063                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.701724                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.701724                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       667867156                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206466350                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155956215                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36468                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               153694381                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25630533                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     21001095                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2175335                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10431125                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10125050                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2624627                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99780                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113729542                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137617881                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25630533                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12749677                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29810782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6517566                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5239610                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13304818                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1700434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    153103379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.099994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.525563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       123292597     80.53%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2401681      1.57%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4085068      2.67%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2370099      1.55%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1861352      1.22%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1643268      1.07%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1004466      0.66%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2516629      1.64%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13928219      9.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    153103379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166763                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895400                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113010691                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6511258                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29179484                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        78913                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4323021                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4196215                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          426                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165885370                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2398                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4323021                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113583715                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         654260                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4877934                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28666813                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       997625                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164753556                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101896                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       576850                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    232542191                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766482486                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766482486                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    186145444                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46396747                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36993                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18523                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2908046                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15334667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7826531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82193                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1830965                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         159355075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36993                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149563287                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        97581                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23767070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     52783799                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    153103379                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.976878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.542743                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     92080491     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23389757     15.28%     75.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12660761      8.27%     83.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9361947      6.11%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9121087      5.96%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3386655      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2563746      1.67%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       345412      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       193523      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    153103379                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         133824     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178906     37.51%     65.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164182     34.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126217484     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2030012      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18470      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13499375      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7797946      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149563287                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973121                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             476915                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003189                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    452804449                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183159514                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146381636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150040202                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       309996                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3223477                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130802                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4323021                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         437051                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58812                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    159392068                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       831759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15334667                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7826531                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18523                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1250344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2408675                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147241297                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13158574                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2321990                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20956190                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20829450                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7797616                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.958014                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146381764                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146381636                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86561726                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239755017                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.952420                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361042                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108256573                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133438073                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25954232                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2193434                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    148780358                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.896880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.708727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     94832732     63.74%     63.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25992572     17.47%     81.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10167994      6.83%     88.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5352824      3.60%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4549354      3.06%     94.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2189077      1.47%     96.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1031857      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1594486      1.07%     97.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3069462      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    148780358                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108256573                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133438073                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19806919                       # Number of memory references committed
system.switch_cpus2.commit.loads             12111190                       # Number of loads committed
system.switch_cpus2.commit.membars              18470                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19354296                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        120129206                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2757476                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3069462                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305103201                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          323109443                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 591002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108256573                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133438073                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108256573                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.419723                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.419723                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704363                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704363                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662176742                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204331461                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154883276                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36940                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               153694381                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23215918                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19140123                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2065510                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9422292                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8897496                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2432290                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90940                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    112941161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             127523397                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23215918                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11329786                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26646429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6131161                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5074083                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13102965                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1709175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148692580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.473771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       122046151     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1387188      0.93%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1966735      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2568249      1.73%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2882882      1.94%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2147807      1.44%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1238175      0.83%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1809140      1.22%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12646253      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148692580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.151052                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829721                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       111692170                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6739966                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26168397                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61370                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4030676                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3706463                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     153847944                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4030676                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112469907                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1133665                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4211269                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25454857                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1392205                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     152830520                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1487                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        282242                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       574123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1246                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    213118833                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    713991660                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    713991660                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174036878                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39081955                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40439                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23450                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4199971                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14515486                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7543012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       124453                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1644961                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148553348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138953973                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26913                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21478999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50766653                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148692580                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934505                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500389                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89904144     60.46%     60.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23674815     15.92%     76.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13108426      8.82%     85.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8461804      5.69%     90.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7772293      5.23%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3095373      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1878610      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       537723      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       259392      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148692580                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66699     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98083     33.40%     56.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       128889     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    116657787     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2123157      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16989      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12670122      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7485918      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138953973                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904093                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             293671                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426921110                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    170073116                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136313333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139247644                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       338905                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3030798                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       182274                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4030676                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         875688                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113434                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148593767                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1423708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14515486                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7543012                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23429                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         85330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1211637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2381168                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137089151                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12497012                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1864822                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19981486                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19208598                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7484474                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.891959                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136313587                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136313333                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79850740                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        216937091                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.886912                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368082                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101927225                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125272276                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23328904                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2099480                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144661904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.865966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676156                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93884002     64.90%     64.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24415356     16.88%     81.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9587034      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4933009      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4306715      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2068420      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1790116      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       843847      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2833405      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144661904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101927225                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125272276                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18845426                       # Number of memory references committed
system.switch_cpus3.commit.loads             11484688                       # Number of loads committed
system.switch_cpus3.commit.membars              16990                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17967672                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112915239                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2556125                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2833405                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290429679                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          301233088                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                5001801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101927225                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125272276                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101927225                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.507884                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.507884                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663181                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663181                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       617720688                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      189119397                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144134592                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33980                       # number of misc regfile writes
system.l20.replacements                         20251                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125623                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22299                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.633571                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.987052                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.929696                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1730.477044                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           291.606207                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000454                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.844959                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142386                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29274                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29274                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6873                       # number of Writeback hits
system.l20.Writeback_hits::total                 6873                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29274                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29274                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29274                       # number of overall hits
system.l20.overall_hits::total                  29274                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20229                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20243                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20229                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20243                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20229                       # number of overall misses
system.l20.overall_misses::total                20243                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4286242                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6071691026                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6075977268                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4286242                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6071691026                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6075977268                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4286242                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6071691026                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6075977268                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49503                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49517                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6873                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6873                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49503                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49517                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49503                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49517                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.408642                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.408809                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.408642                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.408809                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.408642                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.408809                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 306160.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 300147.858322                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 300152.016401                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 306160.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 300147.858322                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 300152.016401                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 306160.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 300147.858322                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 300152.016401                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3061                       # number of writebacks
system.l20.writebacks::total                     3061                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20229                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20243                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20229                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20243                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20229                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20243                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3391052                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4779189309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4782580361                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3391052                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4779189309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4782580361                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3391052                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4779189309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4782580361                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.408642                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.408809                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.408642                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.408809                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.408642                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.408809                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       242218                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 236254.353107                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 236258.477548                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       242218                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 236254.353107                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 236258.477548                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       242218                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 236254.353107                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 236258.477548                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12454                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          204094                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14502                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.073507                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           24.733836                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.606961                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1535.883986                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           485.775217                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012077                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000785                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.749943                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.237195                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29472                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29472                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9606                       # number of Writeback hits
system.l21.Writeback_hits::total                 9606                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29472                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29472                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29472                       # number of overall hits
system.l21.overall_hits::total                  29472                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12433                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12447                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12433                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12447                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12433                       # number of overall misses
system.l21.overall_misses::total                12447                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4562773                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4267192114                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4271754887                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4562773                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4267192114                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4271754887                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4562773                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4267192114                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4271754887                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41905                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41919                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9606                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9606                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41905                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41919                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41905                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41919                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.296695                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.296930                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.296695                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.296930                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.296695                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.296930                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 325912.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 343215.001528                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 343195.540050                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 325912.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 343215.001528                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 343195.540050                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 325912.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 343215.001528                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 343195.540050                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5591                       # number of writebacks
system.l21.writebacks::total                     5591                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12433                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12447                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12433                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12447                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12433                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12447                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3665757                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3472115937                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3475781694                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3665757                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3472115937                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3475781694                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3665757                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3472115937                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3475781694                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.296695                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.296930                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.296695                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.296930                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.296695                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.296930                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261839.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 279266.141478                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 279246.540853                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 261839.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 279266.141478                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 279246.540853                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 261839.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 279266.141478                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 279246.540853                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8570                       # number of replacements
system.l22.tagsinuse                      2047.908269                       # Cycle average of tags in use
system.l22.total_refs                          215554                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10618                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.300810                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.212665                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.197046                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1381.476241                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           626.022317                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018170                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001561                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.674549                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.305675                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27337                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27337                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8741                       # number of Writeback hits
system.l22.Writeback_hits::total                 8741                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27337                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27337                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27337                       # number of overall hits
system.l22.overall_hits::total                  27337                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8528                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8548                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           21                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8549                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8569                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8549                       # number of overall misses
system.l22.overall_misses::total                 8569                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6156714                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2633588741                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2639745455                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6503511                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6503511                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6156714                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2640092252                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2646248966                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6156714                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2640092252                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2646248966                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35865                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35885                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8741                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8741                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           21                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               21                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35886                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35906                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35886                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35906                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.237781                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.238205                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.238227                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.238651                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.238227                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.238651                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 307835.700000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 308816.691018                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 308814.395765                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       309691                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       309691                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 307835.700000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 308818.838695                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 308816.544054                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 307835.700000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 308818.838695                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 308816.544054                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4733                       # number of writebacks
system.l22.writebacks::total                     4733                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8528                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8548                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           21                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8549                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8569                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8549                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8569                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4878208                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2088676263                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2093554471                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      5162241                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      5162241                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4878208                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2093838504                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2098716712                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4878208                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2093838504                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2098716712                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.237781                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.238205                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.238227                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.238651                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.238227                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.238651                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 243910.400000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 244919.824461                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 244917.462681                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       245821                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       245821                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 243910.400000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 244922.038133                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 244919.676975                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 243910.400000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 244922.038133                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 244919.676975                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18175                       # number of replacements
system.l23.tagsinuse                      2047.983728                       # Cycle average of tags in use
system.l23.total_refs                          222530                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20223                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.003808                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.539151                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.111661                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1653.927742                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           376.405174                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008076                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000543                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.807582                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.183792                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999992                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35126                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35126                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19831                       # number of Writeback hits
system.l23.Writeback_hits::total                19831                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35126                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35126                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35126                       # number of overall hits
system.l23.overall_hits::total                  35126                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18150                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18162                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18156                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18168                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18156                       # number of overall misses
system.l23.overall_misses::total                18168                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3555599                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6101991035                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6105546634                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1831034                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1831034                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3555599                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6103822069                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6107377668                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3555599                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6103822069                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6107377668                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53276                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53288                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19831                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19831                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53282                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53294                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53282                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53294                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340679                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340827                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340753                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340901                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340753                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340901                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 296299.916667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 336197.853168                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 336171.491796                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 305172.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 305172.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 296299.916667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 336187.600187                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 336161.254293                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 296299.916667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 336187.600187                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 336161.254293                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10566                       # number of writebacks
system.l23.writebacks::total                    10566                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18150                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18162                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18156                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18168                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18156                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18168                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2789738                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4941952781                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4944742519                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1447178                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1447178                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2789738                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4943399959                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4946189697                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2789738                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4943399959                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4946189697                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340679                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340827                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340753                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340901                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340753                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340901                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 232478.166667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 272283.899780                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 272257.599328                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 241196.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 241196.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 232478.166667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 272273.626294                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 272247.341314                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 232478.166667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 272273.626294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 272247.341314                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.938843                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013450782                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873291.648799                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.938843                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022338                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866889                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13418668                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13418668                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13418668                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13418668                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13418668                       # number of overall hits
system.cpu0.icache.overall_hits::total       13418668                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5531096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5531096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5531096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5531096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5531096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5531096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13418685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13418685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13418685                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13418685                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13418685                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13418685                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 325358.588235                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 325358.588235                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 325358.588235                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 325358.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 325358.588235                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 325358.588235                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4402442                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4402442                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4402442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4402442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4402442                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4402442                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 314460.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 314460.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 314460.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 314460.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 314460.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 314460.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49503                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245043913                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49759                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.614904                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.640807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.359193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826722                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173278                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19261136                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19261136                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23594628                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23594628                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23594628                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23594628                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       194412                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       194412                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       194412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        194412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       194412                       # number of overall misses
system.cpu0.dcache.overall_misses::total       194412                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37138332413                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37138332413                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37138332413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37138332413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37138332413                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37138332413                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19455548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19455548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23789040                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23789040                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23789040                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23789040                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009993                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009993                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008172                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008172                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008172                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008172                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 191029.012679                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 191029.012679                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 191029.012679                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 191029.012679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 191029.012679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 191029.012679                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6873                       # number of writebacks
system.cpu0.dcache.writebacks::total             6873                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       144909                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       144909                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       144909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       144909                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       144909                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       144909                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49503                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49503                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49503                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49503                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8148934727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8148934727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8148934727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8148934727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8148934727                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8148934727                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164614.967315                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164614.967315                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 164614.967315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 164614.967315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 164614.967315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 164614.967315                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997242                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097536478                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370489.153348                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997242                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12896794                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12896794                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12896794                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12896794                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12896794                       # number of overall hits
system.cpu1.icache.overall_hits::total       12896794                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5248447                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5248447                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5248447                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5248447                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5248447                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5248447                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12896809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12896809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12896809                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12896809                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12896809                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12896809                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 349896.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 349896.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 349896.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 349896.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 349896.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 349896.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4678973                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4678973                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4678973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4678973                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4678973                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4678973                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 334212.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 334212.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 334212.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 334212.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 334212.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 334212.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41905                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182256785                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42161                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4322.876236                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.648996                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.351004                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10052475                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10052475                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7611400                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7611400                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18234                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18234                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18234                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18234                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17663875                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17663875                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17663875                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17663875                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126937                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126937                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126937                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21696145478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21696145478                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21696145478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21696145478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21696145478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21696145478                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10179412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10179412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7611400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7611400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18234                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17790812                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17790812                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17790812                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17790812                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012470                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 170920.578539                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 170920.578539                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 170920.578539                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 170920.578539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 170920.578539                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 170920.578539                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9606                       # number of writebacks
system.cpu1.dcache.writebacks::total             9606                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85032                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85032                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85032                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85032                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85032                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41905                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41905                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41905                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41905                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6288185039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6288185039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6288185039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6288185039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6288185039                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6288185039                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150058.108555                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 150058.108555                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 150058.108555                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 150058.108555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 150058.108555                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 150058.108555                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.492123                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101246083                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2363189.019313                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.492123                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028032                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742776                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13304796                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13304796                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13304796                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13304796                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13304796                       # number of overall hits
system.cpu2.icache.overall_hits::total       13304796                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           22                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           22                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           22                       # number of overall misses
system.cpu2.icache.overall_misses::total           22                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7088217                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7088217                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7088217                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7088217                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7088217                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7088217                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13304818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13304818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13304818                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13304818                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13304818                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13304818                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 322191.681818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 322191.681818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 322191.681818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 322191.681818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 322191.681818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 322191.681818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6322714                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6322714                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6322714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6322714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6322714                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6322714                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 316135.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 316135.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 316135.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 316135.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 316135.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 316135.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35886                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177095446                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36142                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4899.990205                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.183854                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.816146                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9814464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9814464                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7658347                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7658347                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18496                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18496                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18470                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18470                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17472811                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17472811                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17472811                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17472811                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91982                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91982                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          172                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        92154                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         92154                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        92154                       # number of overall misses
system.cpu2.dcache.overall_misses::total        92154                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  11292657964                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11292657964                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     49976997                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     49976997                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  11342634961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11342634961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  11342634961                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11342634961                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9906446                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9906446                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7658519                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7658519                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18470                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18470                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17564965                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17564965                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17564965                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17564965                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009285                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009285                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005246                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005246                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005246                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005246                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 122770.302494                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 122770.302494                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 290563.936047                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 290563.936047                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 123083.479404                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123083.479404                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 123083.479404                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123083.479404                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       401204                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       401204                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8741                       # number of writebacks
system.cpu2.dcache.writebacks::total             8741                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        56117                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        56117                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        56268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        56268                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        56268                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        56268                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35865                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35865                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35886                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35886                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4486192570                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4486192570                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6680763                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6680763                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4492873333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4492873333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4492873333                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4492873333                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 125085.531019                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 125085.531019                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 318131.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 318131.571429                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 125198.498941                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125198.498941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 125198.498941                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125198.498941                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997187                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098156145                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218497.262626                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997187                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13102950                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13102950                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13102950                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13102950                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13102950                       # number of overall hits
system.cpu3.icache.overall_hits::total       13102950                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4516090                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4516090                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4516090                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4516090                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4516090                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4516090                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13102965                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13102965                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13102965                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13102965                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13102965                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13102965                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 301072.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 301072.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 301072.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 301072.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 301072.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 301072.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3655199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3655199                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3655199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3655199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3655199                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3655199                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 304599.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 304599.916667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 304599.916667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 304599.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 304599.916667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 304599.916667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53282                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185744580                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53538                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3469.397064                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.707735                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.292265                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912921                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087079                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9305661                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9305661                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7322752                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7322752                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17998                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17998                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16990                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16990                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16628413                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16628413                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16628413                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16628413                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155041                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155041                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3030                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3030                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158071                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158071                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158071                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158071                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28355717501                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28355717501                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    835384075                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    835384075                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  29191101576                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  29191101576                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  29191101576                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  29191101576                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9460702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9460702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7325782                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7325782                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17998                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16786484                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16786484                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16786484                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16786484                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016388                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016388                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000414                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000414                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009417                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009417                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009417                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009417                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 182891.735096                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 182891.735096                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 275704.315182                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 275704.315182                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 184670.822453                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 184670.822453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 184670.822453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 184670.822453                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      4071770                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 239515.882353                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19831                       # number of writebacks
system.cpu3.dcache.writebacks::total            19831                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101765                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101765                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3024                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3024                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104789                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104789                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104789                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104789                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53276                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53276                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53282                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53282                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53282                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53282                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8556343150                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8556343150                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1880834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1880834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8558223984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8558223984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8558223984                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8558223984                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003174                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003174                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003174                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003174                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 160604.083452                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 160604.083452                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 313472.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 313472.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 160621.297699                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 160621.297699                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 160621.297699                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 160621.297699                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
