// Seed: 47255163
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_7 = -1;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    input  tri  id_2
);
  logic id_4 = id_4 - id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = -1;
  assign id_4 = id_4;
  logic id_5;
  wire  id_6;
  logic id_7, id_8;
  assign id_8 = -1;
endmodule
