{
    "design": {
        "design_info": {
            "boundary_crc": "0x3382843D5C47CD9",
            "device": "xc7a35ticsg324-1L",
            "gen_directory": "../../../../rv32i.gen/sources_1/bd/Data_RAM",
            "name": "Data_RAM",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2",
            "validated": "true"
        },
        "design_tree": {
            "blk_mem_gen_0": ""
        },
        "interface_ports": {
            "BRAM_PORTA_0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                    "MASTER_TYPE": {
                        "value": "OTHER",
                        "value_src": "default"
                    },
                    "MEM_ECC": {
                        "value": "NONE",
                        "value_src": "default"
                    },
                    "MEM_SIZE": {
                        "value": "8192",
                        "value_src": "default"
                    },
                    "MEM_WIDTH": {
                        "value": "32",
                        "value_src": "default"
                    },
                    "READ_LATENCY": {
                        "value": "1",
                        "value_src": "default"
                    }
                }
            }
        },
        "components": {
            "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "Data_RAM_blk_mem_gen_0_0",
                "xci_path": "ip\\Data_RAM_blk_mem_gen_0_0\\Data_RAM_blk_mem_gen_0_0.xci",
                "inst_hier_path": "blk_mem_gen_0",
                "parameters": {
                    "Enable_32bit_Address": {
                        "value": "false"
                    },
                    "Enable_A": {
                        "value": "Always_Enabled"
                    },
                    "Fill_Remaining_Memory_Locations": {
                        "value": "true"
                    },
                    "Memory_Type": {
                        "value": "Single_Port_RAM"
                    },
                    "Operating_Mode_A": {
                        "value": "NO_CHANGE"
                    },
                    "Port_B_Clock": {
                        "value": "0"
                    },
                    "Port_B_Enable_Rate": {
                        "value": "0"
                    },
                    "Port_B_Write_Rate": {
                        "value": "0"
                    },
                    "Register_PortA_Output_of_Memory_Primitives": {
                        "value": "true"
                    },
                    "Use_Byte_Write_Enable": {
                        "value": "false"
                    },
                    "Use_RSTA_Pin": {
                        "value": "false"
                    },
                    "Write_Depth_A": {
                        "value": "25000"
                    },
                    "use_bram_block": {
                        "value": "Stand_Alone"
                    }
                }
            }
        },
        "interface_nets": {
            "BRAM_PORTA_0_1": {
                "interface_ports": [
                    "BRAM_PORTA_0",
                    "blk_mem_gen_0/BRAM_PORTA"
                ]
            }
        }
    }
}