
MotoTracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005724  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  080057dc  080057dc  000157dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b14  08005b14  000200b4  2**0
                  CONTENTS
  4 .ARM          00000000  08005b14  08005b14  000200b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b14  08005b14  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b14  08005b14  00015b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b18  08005b18  00015b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08005b1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007bc  200000b4  08005bd0  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000870  08005bd0  00020870  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bbdd  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d44  00000000  00000000  0002bcb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000888  00000000  00000000  0002da00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007d0  00000000  00000000  0002e288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015550  00000000  00000000  0002ea58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b6fd  00000000  00000000  00043fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084347  00000000  00000000  0004f6a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d39ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026d4  00000000  00000000  000d3a3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200000b4 	.word	0x200000b4
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080057c4 	.word	0x080057c4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200000b8 	.word	0x200000b8
 80000fc:	080057c4 	.word	0x080057c4

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	; 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	; 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	; 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			; (mov r8, r8)

08000424 <__aeabi_fadd>:
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	46c6      	mov	lr, r8
 8000428:	0243      	lsls	r3, r0, #9
 800042a:	0a5b      	lsrs	r3, r3, #9
 800042c:	024e      	lsls	r6, r1, #9
 800042e:	0045      	lsls	r5, r0, #1
 8000430:	004f      	lsls	r7, r1, #1
 8000432:	00da      	lsls	r2, r3, #3
 8000434:	0fc4      	lsrs	r4, r0, #31
 8000436:	469c      	mov	ip, r3
 8000438:	0a70      	lsrs	r0, r6, #9
 800043a:	4690      	mov	r8, r2
 800043c:	b500      	push	{lr}
 800043e:	0e2d      	lsrs	r5, r5, #24
 8000440:	0e3f      	lsrs	r7, r7, #24
 8000442:	0fc9      	lsrs	r1, r1, #31
 8000444:	09b6      	lsrs	r6, r6, #6
 8000446:	428c      	cmp	r4, r1
 8000448:	d04b      	beq.n	80004e2 <__aeabi_fadd+0xbe>
 800044a:	1bea      	subs	r2, r5, r7
 800044c:	2a00      	cmp	r2, #0
 800044e:	dd36      	ble.n	80004be <__aeabi_fadd+0x9a>
 8000450:	2f00      	cmp	r7, #0
 8000452:	d061      	beq.n	8000518 <__aeabi_fadd+0xf4>
 8000454:	2dff      	cmp	r5, #255	; 0xff
 8000456:	d100      	bne.n	800045a <__aeabi_fadd+0x36>
 8000458:	e0ad      	b.n	80005b6 <__aeabi_fadd+0x192>
 800045a:	2380      	movs	r3, #128	; 0x80
 800045c:	04db      	lsls	r3, r3, #19
 800045e:	431e      	orrs	r6, r3
 8000460:	2a1b      	cmp	r2, #27
 8000462:	dc00      	bgt.n	8000466 <__aeabi_fadd+0x42>
 8000464:	e0d3      	b.n	800060e <__aeabi_fadd+0x1ea>
 8000466:	2001      	movs	r0, #1
 8000468:	4643      	mov	r3, r8
 800046a:	1a18      	subs	r0, r3, r0
 800046c:	0143      	lsls	r3, r0, #5
 800046e:	d400      	bmi.n	8000472 <__aeabi_fadd+0x4e>
 8000470:	e08c      	b.n	800058c <__aeabi_fadd+0x168>
 8000472:	0180      	lsls	r0, r0, #6
 8000474:	0987      	lsrs	r7, r0, #6
 8000476:	0038      	movs	r0, r7
 8000478:	f000 fcee 	bl	8000e58 <__clzsi2>
 800047c:	3805      	subs	r0, #5
 800047e:	4087      	lsls	r7, r0
 8000480:	4285      	cmp	r5, r0
 8000482:	dc00      	bgt.n	8000486 <__aeabi_fadd+0x62>
 8000484:	e0b6      	b.n	80005f4 <__aeabi_fadd+0x1d0>
 8000486:	1a2d      	subs	r5, r5, r0
 8000488:	48b3      	ldr	r0, [pc, #716]	; (8000758 <__aeabi_fadd+0x334>)
 800048a:	4038      	ands	r0, r7
 800048c:	0743      	lsls	r3, r0, #29
 800048e:	d004      	beq.n	800049a <__aeabi_fadd+0x76>
 8000490:	230f      	movs	r3, #15
 8000492:	4003      	ands	r3, r0
 8000494:	2b04      	cmp	r3, #4
 8000496:	d000      	beq.n	800049a <__aeabi_fadd+0x76>
 8000498:	3004      	adds	r0, #4
 800049a:	0143      	lsls	r3, r0, #5
 800049c:	d400      	bmi.n	80004a0 <__aeabi_fadd+0x7c>
 800049e:	e078      	b.n	8000592 <__aeabi_fadd+0x16e>
 80004a0:	1c6a      	adds	r2, r5, #1
 80004a2:	2dfe      	cmp	r5, #254	; 0xfe
 80004a4:	d065      	beq.n	8000572 <__aeabi_fadd+0x14e>
 80004a6:	0180      	lsls	r0, r0, #6
 80004a8:	0a43      	lsrs	r3, r0, #9
 80004aa:	469c      	mov	ip, r3
 80004ac:	b2d2      	uxtb	r2, r2
 80004ae:	4663      	mov	r3, ip
 80004b0:	05d0      	lsls	r0, r2, #23
 80004b2:	4318      	orrs	r0, r3
 80004b4:	07e4      	lsls	r4, r4, #31
 80004b6:	4320      	orrs	r0, r4
 80004b8:	bc80      	pop	{r7}
 80004ba:	46b8      	mov	r8, r7
 80004bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004be:	2a00      	cmp	r2, #0
 80004c0:	d035      	beq.n	800052e <__aeabi_fadd+0x10a>
 80004c2:	1b7a      	subs	r2, r7, r5
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d000      	beq.n	80004ca <__aeabi_fadd+0xa6>
 80004c8:	e0af      	b.n	800062a <__aeabi_fadd+0x206>
 80004ca:	4643      	mov	r3, r8
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d100      	bne.n	80004d2 <__aeabi_fadd+0xae>
 80004d0:	e0a7      	b.n	8000622 <__aeabi_fadd+0x1fe>
 80004d2:	1e53      	subs	r3, r2, #1
 80004d4:	2a01      	cmp	r2, #1
 80004d6:	d100      	bne.n	80004da <__aeabi_fadd+0xb6>
 80004d8:	e12f      	b.n	800073a <__aeabi_fadd+0x316>
 80004da:	2aff      	cmp	r2, #255	; 0xff
 80004dc:	d069      	beq.n	80005b2 <__aeabi_fadd+0x18e>
 80004de:	001a      	movs	r2, r3
 80004e0:	e0aa      	b.n	8000638 <__aeabi_fadd+0x214>
 80004e2:	1be9      	subs	r1, r5, r7
 80004e4:	2900      	cmp	r1, #0
 80004e6:	dd70      	ble.n	80005ca <__aeabi_fadd+0x1a6>
 80004e8:	2f00      	cmp	r7, #0
 80004ea:	d037      	beq.n	800055c <__aeabi_fadd+0x138>
 80004ec:	2dff      	cmp	r5, #255	; 0xff
 80004ee:	d062      	beq.n	80005b6 <__aeabi_fadd+0x192>
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	04db      	lsls	r3, r3, #19
 80004f4:	431e      	orrs	r6, r3
 80004f6:	291b      	cmp	r1, #27
 80004f8:	dc00      	bgt.n	80004fc <__aeabi_fadd+0xd8>
 80004fa:	e0b0      	b.n	800065e <__aeabi_fadd+0x23a>
 80004fc:	2001      	movs	r0, #1
 80004fe:	4440      	add	r0, r8
 8000500:	0143      	lsls	r3, r0, #5
 8000502:	d543      	bpl.n	800058c <__aeabi_fadd+0x168>
 8000504:	3501      	adds	r5, #1
 8000506:	2dff      	cmp	r5, #255	; 0xff
 8000508:	d033      	beq.n	8000572 <__aeabi_fadd+0x14e>
 800050a:	2301      	movs	r3, #1
 800050c:	4a93      	ldr	r2, [pc, #588]	; (800075c <__aeabi_fadd+0x338>)
 800050e:	4003      	ands	r3, r0
 8000510:	0840      	lsrs	r0, r0, #1
 8000512:	4010      	ands	r0, r2
 8000514:	4318      	orrs	r0, r3
 8000516:	e7b9      	b.n	800048c <__aeabi_fadd+0x68>
 8000518:	2e00      	cmp	r6, #0
 800051a:	d100      	bne.n	800051e <__aeabi_fadd+0xfa>
 800051c:	e083      	b.n	8000626 <__aeabi_fadd+0x202>
 800051e:	1e51      	subs	r1, r2, #1
 8000520:	2a01      	cmp	r2, #1
 8000522:	d100      	bne.n	8000526 <__aeabi_fadd+0x102>
 8000524:	e0d8      	b.n	80006d8 <__aeabi_fadd+0x2b4>
 8000526:	2aff      	cmp	r2, #255	; 0xff
 8000528:	d045      	beq.n	80005b6 <__aeabi_fadd+0x192>
 800052a:	000a      	movs	r2, r1
 800052c:	e798      	b.n	8000460 <__aeabi_fadd+0x3c>
 800052e:	27fe      	movs	r7, #254	; 0xfe
 8000530:	1c6a      	adds	r2, r5, #1
 8000532:	4217      	tst	r7, r2
 8000534:	d000      	beq.n	8000538 <__aeabi_fadd+0x114>
 8000536:	e086      	b.n	8000646 <__aeabi_fadd+0x222>
 8000538:	2d00      	cmp	r5, #0
 800053a:	d000      	beq.n	800053e <__aeabi_fadd+0x11a>
 800053c:	e0b7      	b.n	80006ae <__aeabi_fadd+0x28a>
 800053e:	4643      	mov	r3, r8
 8000540:	2b00      	cmp	r3, #0
 8000542:	d100      	bne.n	8000546 <__aeabi_fadd+0x122>
 8000544:	e0f3      	b.n	800072e <__aeabi_fadd+0x30a>
 8000546:	2200      	movs	r2, #0
 8000548:	2e00      	cmp	r6, #0
 800054a:	d0b0      	beq.n	80004ae <__aeabi_fadd+0x8a>
 800054c:	1b98      	subs	r0, r3, r6
 800054e:	0143      	lsls	r3, r0, #5
 8000550:	d400      	bmi.n	8000554 <__aeabi_fadd+0x130>
 8000552:	e0fa      	b.n	800074a <__aeabi_fadd+0x326>
 8000554:	4643      	mov	r3, r8
 8000556:	000c      	movs	r4, r1
 8000558:	1af0      	subs	r0, r6, r3
 800055a:	e797      	b.n	800048c <__aeabi_fadd+0x68>
 800055c:	2e00      	cmp	r6, #0
 800055e:	d100      	bne.n	8000562 <__aeabi_fadd+0x13e>
 8000560:	e0c8      	b.n	80006f4 <__aeabi_fadd+0x2d0>
 8000562:	1e4a      	subs	r2, r1, #1
 8000564:	2901      	cmp	r1, #1
 8000566:	d100      	bne.n	800056a <__aeabi_fadd+0x146>
 8000568:	e0ae      	b.n	80006c8 <__aeabi_fadd+0x2a4>
 800056a:	29ff      	cmp	r1, #255	; 0xff
 800056c:	d023      	beq.n	80005b6 <__aeabi_fadd+0x192>
 800056e:	0011      	movs	r1, r2
 8000570:	e7c1      	b.n	80004f6 <__aeabi_fadd+0xd2>
 8000572:	2300      	movs	r3, #0
 8000574:	22ff      	movs	r2, #255	; 0xff
 8000576:	469c      	mov	ip, r3
 8000578:	e799      	b.n	80004ae <__aeabi_fadd+0x8a>
 800057a:	21fe      	movs	r1, #254	; 0xfe
 800057c:	1c6a      	adds	r2, r5, #1
 800057e:	4211      	tst	r1, r2
 8000580:	d077      	beq.n	8000672 <__aeabi_fadd+0x24e>
 8000582:	2aff      	cmp	r2, #255	; 0xff
 8000584:	d0f5      	beq.n	8000572 <__aeabi_fadd+0x14e>
 8000586:	0015      	movs	r5, r2
 8000588:	4446      	add	r6, r8
 800058a:	0870      	lsrs	r0, r6, #1
 800058c:	0743      	lsls	r3, r0, #29
 800058e:	d000      	beq.n	8000592 <__aeabi_fadd+0x16e>
 8000590:	e77e      	b.n	8000490 <__aeabi_fadd+0x6c>
 8000592:	08c3      	lsrs	r3, r0, #3
 8000594:	2dff      	cmp	r5, #255	; 0xff
 8000596:	d00e      	beq.n	80005b6 <__aeabi_fadd+0x192>
 8000598:	025b      	lsls	r3, r3, #9
 800059a:	0a5b      	lsrs	r3, r3, #9
 800059c:	469c      	mov	ip, r3
 800059e:	b2ea      	uxtb	r2, r5
 80005a0:	e785      	b.n	80004ae <__aeabi_fadd+0x8a>
 80005a2:	2e00      	cmp	r6, #0
 80005a4:	d007      	beq.n	80005b6 <__aeabi_fadd+0x192>
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	03d2      	lsls	r2, r2, #15
 80005aa:	4213      	tst	r3, r2
 80005ac:	d003      	beq.n	80005b6 <__aeabi_fadd+0x192>
 80005ae:	4210      	tst	r0, r2
 80005b0:	d101      	bne.n	80005b6 <__aeabi_fadd+0x192>
 80005b2:	000c      	movs	r4, r1
 80005b4:	0003      	movs	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0db      	beq.n	8000572 <__aeabi_fadd+0x14e>
 80005ba:	2080      	movs	r0, #128	; 0x80
 80005bc:	03c0      	lsls	r0, r0, #15
 80005be:	4318      	orrs	r0, r3
 80005c0:	0240      	lsls	r0, r0, #9
 80005c2:	0a43      	lsrs	r3, r0, #9
 80005c4:	469c      	mov	ip, r3
 80005c6:	22ff      	movs	r2, #255	; 0xff
 80005c8:	e771      	b.n	80004ae <__aeabi_fadd+0x8a>
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d0d5      	beq.n	800057a <__aeabi_fadd+0x156>
 80005ce:	1b7a      	subs	r2, r7, r5
 80005d0:	2d00      	cmp	r5, #0
 80005d2:	d160      	bne.n	8000696 <__aeabi_fadd+0x272>
 80005d4:	4643      	mov	r3, r8
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d024      	beq.n	8000624 <__aeabi_fadd+0x200>
 80005da:	1e53      	subs	r3, r2, #1
 80005dc:	2a01      	cmp	r2, #1
 80005de:	d073      	beq.n	80006c8 <__aeabi_fadd+0x2a4>
 80005e0:	2aff      	cmp	r2, #255	; 0xff
 80005e2:	d0e7      	beq.n	80005b4 <__aeabi_fadd+0x190>
 80005e4:	001a      	movs	r2, r3
 80005e6:	2a1b      	cmp	r2, #27
 80005e8:	dc00      	bgt.n	80005ec <__aeabi_fadd+0x1c8>
 80005ea:	e085      	b.n	80006f8 <__aeabi_fadd+0x2d4>
 80005ec:	2001      	movs	r0, #1
 80005ee:	003d      	movs	r5, r7
 80005f0:	1980      	adds	r0, r0, r6
 80005f2:	e785      	b.n	8000500 <__aeabi_fadd+0xdc>
 80005f4:	2320      	movs	r3, #32
 80005f6:	003a      	movs	r2, r7
 80005f8:	1b45      	subs	r5, r0, r5
 80005fa:	0038      	movs	r0, r7
 80005fc:	3501      	adds	r5, #1
 80005fe:	40ea      	lsrs	r2, r5
 8000600:	1b5d      	subs	r5, r3, r5
 8000602:	40a8      	lsls	r0, r5
 8000604:	1e43      	subs	r3, r0, #1
 8000606:	4198      	sbcs	r0, r3
 8000608:	2500      	movs	r5, #0
 800060a:	4310      	orrs	r0, r2
 800060c:	e73e      	b.n	800048c <__aeabi_fadd+0x68>
 800060e:	2320      	movs	r3, #32
 8000610:	0030      	movs	r0, r6
 8000612:	1a9b      	subs	r3, r3, r2
 8000614:	0031      	movs	r1, r6
 8000616:	4098      	lsls	r0, r3
 8000618:	40d1      	lsrs	r1, r2
 800061a:	1e43      	subs	r3, r0, #1
 800061c:	4198      	sbcs	r0, r3
 800061e:	4308      	orrs	r0, r1
 8000620:	e722      	b.n	8000468 <__aeabi_fadd+0x44>
 8000622:	000c      	movs	r4, r1
 8000624:	0003      	movs	r3, r0
 8000626:	0015      	movs	r5, r2
 8000628:	e7b4      	b.n	8000594 <__aeabi_fadd+0x170>
 800062a:	2fff      	cmp	r7, #255	; 0xff
 800062c:	d0c1      	beq.n	80005b2 <__aeabi_fadd+0x18e>
 800062e:	2380      	movs	r3, #128	; 0x80
 8000630:	4640      	mov	r0, r8
 8000632:	04db      	lsls	r3, r3, #19
 8000634:	4318      	orrs	r0, r3
 8000636:	4680      	mov	r8, r0
 8000638:	2a1b      	cmp	r2, #27
 800063a:	dd51      	ble.n	80006e0 <__aeabi_fadd+0x2bc>
 800063c:	2001      	movs	r0, #1
 800063e:	000c      	movs	r4, r1
 8000640:	003d      	movs	r5, r7
 8000642:	1a30      	subs	r0, r6, r0
 8000644:	e712      	b.n	800046c <__aeabi_fadd+0x48>
 8000646:	4643      	mov	r3, r8
 8000648:	1b9f      	subs	r7, r3, r6
 800064a:	017b      	lsls	r3, r7, #5
 800064c:	d42b      	bmi.n	80006a6 <__aeabi_fadd+0x282>
 800064e:	2f00      	cmp	r7, #0
 8000650:	d000      	beq.n	8000654 <__aeabi_fadd+0x230>
 8000652:	e710      	b.n	8000476 <__aeabi_fadd+0x52>
 8000654:	2300      	movs	r3, #0
 8000656:	2400      	movs	r4, #0
 8000658:	2200      	movs	r2, #0
 800065a:	469c      	mov	ip, r3
 800065c:	e727      	b.n	80004ae <__aeabi_fadd+0x8a>
 800065e:	2320      	movs	r3, #32
 8000660:	0032      	movs	r2, r6
 8000662:	0030      	movs	r0, r6
 8000664:	40ca      	lsrs	r2, r1
 8000666:	1a59      	subs	r1, r3, r1
 8000668:	4088      	lsls	r0, r1
 800066a:	1e43      	subs	r3, r0, #1
 800066c:	4198      	sbcs	r0, r3
 800066e:	4310      	orrs	r0, r2
 8000670:	e745      	b.n	80004fe <__aeabi_fadd+0xda>
 8000672:	2d00      	cmp	r5, #0
 8000674:	d14a      	bne.n	800070c <__aeabi_fadd+0x2e8>
 8000676:	4643      	mov	r3, r8
 8000678:	2b00      	cmp	r3, #0
 800067a:	d063      	beq.n	8000744 <__aeabi_fadd+0x320>
 800067c:	2200      	movs	r2, #0
 800067e:	2e00      	cmp	r6, #0
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x260>
 8000682:	e714      	b.n	80004ae <__aeabi_fadd+0x8a>
 8000684:	0030      	movs	r0, r6
 8000686:	4440      	add	r0, r8
 8000688:	0143      	lsls	r3, r0, #5
 800068a:	d400      	bmi.n	800068e <__aeabi_fadd+0x26a>
 800068c:	e77e      	b.n	800058c <__aeabi_fadd+0x168>
 800068e:	4b32      	ldr	r3, [pc, #200]	; (8000758 <__aeabi_fadd+0x334>)
 8000690:	3501      	adds	r5, #1
 8000692:	4018      	ands	r0, r3
 8000694:	e77a      	b.n	800058c <__aeabi_fadd+0x168>
 8000696:	2fff      	cmp	r7, #255	; 0xff
 8000698:	d08c      	beq.n	80005b4 <__aeabi_fadd+0x190>
 800069a:	2380      	movs	r3, #128	; 0x80
 800069c:	4641      	mov	r1, r8
 800069e:	04db      	lsls	r3, r3, #19
 80006a0:	4319      	orrs	r1, r3
 80006a2:	4688      	mov	r8, r1
 80006a4:	e79f      	b.n	80005e6 <__aeabi_fadd+0x1c2>
 80006a6:	4643      	mov	r3, r8
 80006a8:	000c      	movs	r4, r1
 80006aa:	1af7      	subs	r7, r6, r3
 80006ac:	e6e3      	b.n	8000476 <__aeabi_fadd+0x52>
 80006ae:	4642      	mov	r2, r8
 80006b0:	2a00      	cmp	r2, #0
 80006b2:	d000      	beq.n	80006b6 <__aeabi_fadd+0x292>
 80006b4:	e775      	b.n	80005a2 <__aeabi_fadd+0x17e>
 80006b6:	2e00      	cmp	r6, #0
 80006b8:	d000      	beq.n	80006bc <__aeabi_fadd+0x298>
 80006ba:	e77a      	b.n	80005b2 <__aeabi_fadd+0x18e>
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	03db      	lsls	r3, r3, #15
 80006c0:	2400      	movs	r4, #0
 80006c2:	469c      	mov	ip, r3
 80006c4:	22ff      	movs	r2, #255	; 0xff
 80006c6:	e6f2      	b.n	80004ae <__aeabi_fadd+0x8a>
 80006c8:	0030      	movs	r0, r6
 80006ca:	4440      	add	r0, r8
 80006cc:	2501      	movs	r5, #1
 80006ce:	0143      	lsls	r3, r0, #5
 80006d0:	d400      	bmi.n	80006d4 <__aeabi_fadd+0x2b0>
 80006d2:	e75b      	b.n	800058c <__aeabi_fadd+0x168>
 80006d4:	2502      	movs	r5, #2
 80006d6:	e718      	b.n	800050a <__aeabi_fadd+0xe6>
 80006d8:	4643      	mov	r3, r8
 80006da:	2501      	movs	r5, #1
 80006dc:	1b98      	subs	r0, r3, r6
 80006de:	e6c5      	b.n	800046c <__aeabi_fadd+0x48>
 80006e0:	2320      	movs	r3, #32
 80006e2:	4644      	mov	r4, r8
 80006e4:	4640      	mov	r0, r8
 80006e6:	40d4      	lsrs	r4, r2
 80006e8:	1a9a      	subs	r2, r3, r2
 80006ea:	4090      	lsls	r0, r2
 80006ec:	1e43      	subs	r3, r0, #1
 80006ee:	4198      	sbcs	r0, r3
 80006f0:	4320      	orrs	r0, r4
 80006f2:	e7a4      	b.n	800063e <__aeabi_fadd+0x21a>
 80006f4:	000d      	movs	r5, r1
 80006f6:	e74d      	b.n	8000594 <__aeabi_fadd+0x170>
 80006f8:	2320      	movs	r3, #32
 80006fa:	4641      	mov	r1, r8
 80006fc:	4640      	mov	r0, r8
 80006fe:	40d1      	lsrs	r1, r2
 8000700:	1a9a      	subs	r2, r3, r2
 8000702:	4090      	lsls	r0, r2
 8000704:	1e43      	subs	r3, r0, #1
 8000706:	4198      	sbcs	r0, r3
 8000708:	4308      	orrs	r0, r1
 800070a:	e770      	b.n	80005ee <__aeabi_fadd+0x1ca>
 800070c:	4642      	mov	r2, r8
 800070e:	2a00      	cmp	r2, #0
 8000710:	d100      	bne.n	8000714 <__aeabi_fadd+0x2f0>
 8000712:	e74f      	b.n	80005b4 <__aeabi_fadd+0x190>
 8000714:	2e00      	cmp	r6, #0
 8000716:	d100      	bne.n	800071a <__aeabi_fadd+0x2f6>
 8000718:	e74d      	b.n	80005b6 <__aeabi_fadd+0x192>
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	03d2      	lsls	r2, r2, #15
 800071e:	4213      	tst	r3, r2
 8000720:	d100      	bne.n	8000724 <__aeabi_fadd+0x300>
 8000722:	e748      	b.n	80005b6 <__aeabi_fadd+0x192>
 8000724:	4210      	tst	r0, r2
 8000726:	d000      	beq.n	800072a <__aeabi_fadd+0x306>
 8000728:	e745      	b.n	80005b6 <__aeabi_fadd+0x192>
 800072a:	0003      	movs	r3, r0
 800072c:	e743      	b.n	80005b6 <__aeabi_fadd+0x192>
 800072e:	2e00      	cmp	r6, #0
 8000730:	d090      	beq.n	8000654 <__aeabi_fadd+0x230>
 8000732:	000c      	movs	r4, r1
 8000734:	4684      	mov	ip, r0
 8000736:	2200      	movs	r2, #0
 8000738:	e6b9      	b.n	80004ae <__aeabi_fadd+0x8a>
 800073a:	4643      	mov	r3, r8
 800073c:	000c      	movs	r4, r1
 800073e:	1af0      	subs	r0, r6, r3
 8000740:	3501      	adds	r5, #1
 8000742:	e693      	b.n	800046c <__aeabi_fadd+0x48>
 8000744:	4684      	mov	ip, r0
 8000746:	2200      	movs	r2, #0
 8000748:	e6b1      	b.n	80004ae <__aeabi_fadd+0x8a>
 800074a:	2800      	cmp	r0, #0
 800074c:	d000      	beq.n	8000750 <__aeabi_fadd+0x32c>
 800074e:	e71d      	b.n	800058c <__aeabi_fadd+0x168>
 8000750:	2300      	movs	r3, #0
 8000752:	2400      	movs	r4, #0
 8000754:	469c      	mov	ip, r3
 8000756:	e6aa      	b.n	80004ae <__aeabi_fadd+0x8a>
 8000758:	fbffffff 	.word	0xfbffffff
 800075c:	7dffffff 	.word	0x7dffffff

08000760 <__aeabi_fdiv>:
 8000760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000762:	464f      	mov	r7, r9
 8000764:	4646      	mov	r6, r8
 8000766:	46d6      	mov	lr, sl
 8000768:	0245      	lsls	r5, r0, #9
 800076a:	b5c0      	push	{r6, r7, lr}
 800076c:	0047      	lsls	r7, r0, #1
 800076e:	1c0c      	adds	r4, r1, #0
 8000770:	0a6d      	lsrs	r5, r5, #9
 8000772:	0e3f      	lsrs	r7, r7, #24
 8000774:	0fc6      	lsrs	r6, r0, #31
 8000776:	2f00      	cmp	r7, #0
 8000778:	d100      	bne.n	800077c <__aeabi_fdiv+0x1c>
 800077a:	e070      	b.n	800085e <__aeabi_fdiv+0xfe>
 800077c:	2fff      	cmp	r7, #255	; 0xff
 800077e:	d100      	bne.n	8000782 <__aeabi_fdiv+0x22>
 8000780:	e075      	b.n	800086e <__aeabi_fdiv+0x10e>
 8000782:	00eb      	lsls	r3, r5, #3
 8000784:	2580      	movs	r5, #128	; 0x80
 8000786:	04ed      	lsls	r5, r5, #19
 8000788:	431d      	orrs	r5, r3
 800078a:	2300      	movs	r3, #0
 800078c:	4699      	mov	r9, r3
 800078e:	469a      	mov	sl, r3
 8000790:	3f7f      	subs	r7, #127	; 0x7f
 8000792:	0260      	lsls	r0, r4, #9
 8000794:	0a43      	lsrs	r3, r0, #9
 8000796:	4698      	mov	r8, r3
 8000798:	0063      	lsls	r3, r4, #1
 800079a:	0e1b      	lsrs	r3, r3, #24
 800079c:	0fe4      	lsrs	r4, r4, #31
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d04e      	beq.n	8000840 <__aeabi_fdiv+0xe0>
 80007a2:	2bff      	cmp	r3, #255	; 0xff
 80007a4:	d046      	beq.n	8000834 <__aeabi_fdiv+0xd4>
 80007a6:	4642      	mov	r2, r8
 80007a8:	00d0      	lsls	r0, r2, #3
 80007aa:	2280      	movs	r2, #128	; 0x80
 80007ac:	04d2      	lsls	r2, r2, #19
 80007ae:	4302      	orrs	r2, r0
 80007b0:	4690      	mov	r8, r2
 80007b2:	2200      	movs	r2, #0
 80007b4:	3b7f      	subs	r3, #127	; 0x7f
 80007b6:	0031      	movs	r1, r6
 80007b8:	1aff      	subs	r7, r7, r3
 80007ba:	464b      	mov	r3, r9
 80007bc:	4061      	eors	r1, r4
 80007be:	b2c9      	uxtb	r1, r1
 80007c0:	4313      	orrs	r3, r2
 80007c2:	2b0f      	cmp	r3, #15
 80007c4:	d900      	bls.n	80007c8 <__aeabi_fdiv+0x68>
 80007c6:	e0b5      	b.n	8000934 <__aeabi_fdiv+0x1d4>
 80007c8:	486e      	ldr	r0, [pc, #440]	; (8000984 <__aeabi_fdiv+0x224>)
 80007ca:	009b      	lsls	r3, r3, #2
 80007cc:	58c3      	ldr	r3, [r0, r3]
 80007ce:	469f      	mov	pc, r3
 80007d0:	2300      	movs	r3, #0
 80007d2:	4698      	mov	r8, r3
 80007d4:	0026      	movs	r6, r4
 80007d6:	4645      	mov	r5, r8
 80007d8:	4692      	mov	sl, r2
 80007da:	4653      	mov	r3, sl
 80007dc:	2b02      	cmp	r3, #2
 80007de:	d100      	bne.n	80007e2 <__aeabi_fdiv+0x82>
 80007e0:	e089      	b.n	80008f6 <__aeabi_fdiv+0x196>
 80007e2:	2b03      	cmp	r3, #3
 80007e4:	d100      	bne.n	80007e8 <__aeabi_fdiv+0x88>
 80007e6:	e09e      	b.n	8000926 <__aeabi_fdiv+0x1c6>
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d018      	beq.n	800081e <__aeabi_fdiv+0xbe>
 80007ec:	003b      	movs	r3, r7
 80007ee:	337f      	adds	r3, #127	; 0x7f
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	dd69      	ble.n	80008c8 <__aeabi_fdiv+0x168>
 80007f4:	076a      	lsls	r2, r5, #29
 80007f6:	d004      	beq.n	8000802 <__aeabi_fdiv+0xa2>
 80007f8:	220f      	movs	r2, #15
 80007fa:	402a      	ands	r2, r5
 80007fc:	2a04      	cmp	r2, #4
 80007fe:	d000      	beq.n	8000802 <__aeabi_fdiv+0xa2>
 8000800:	3504      	adds	r5, #4
 8000802:	012a      	lsls	r2, r5, #4
 8000804:	d503      	bpl.n	800080e <__aeabi_fdiv+0xae>
 8000806:	4b60      	ldr	r3, [pc, #384]	; (8000988 <__aeabi_fdiv+0x228>)
 8000808:	401d      	ands	r5, r3
 800080a:	003b      	movs	r3, r7
 800080c:	3380      	adds	r3, #128	; 0x80
 800080e:	2bfe      	cmp	r3, #254	; 0xfe
 8000810:	dd00      	ble.n	8000814 <__aeabi_fdiv+0xb4>
 8000812:	e070      	b.n	80008f6 <__aeabi_fdiv+0x196>
 8000814:	01ad      	lsls	r5, r5, #6
 8000816:	0a6d      	lsrs	r5, r5, #9
 8000818:	b2d8      	uxtb	r0, r3
 800081a:	e002      	b.n	8000822 <__aeabi_fdiv+0xc2>
 800081c:	000e      	movs	r6, r1
 800081e:	2000      	movs	r0, #0
 8000820:	2500      	movs	r5, #0
 8000822:	05c0      	lsls	r0, r0, #23
 8000824:	4328      	orrs	r0, r5
 8000826:	07f6      	lsls	r6, r6, #31
 8000828:	4330      	orrs	r0, r6
 800082a:	bce0      	pop	{r5, r6, r7}
 800082c:	46ba      	mov	sl, r7
 800082e:	46b1      	mov	r9, r6
 8000830:	46a8      	mov	r8, r5
 8000832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000834:	4643      	mov	r3, r8
 8000836:	2b00      	cmp	r3, #0
 8000838:	d13f      	bne.n	80008ba <__aeabi_fdiv+0x15a>
 800083a:	2202      	movs	r2, #2
 800083c:	3fff      	subs	r7, #255	; 0xff
 800083e:	e003      	b.n	8000848 <__aeabi_fdiv+0xe8>
 8000840:	4643      	mov	r3, r8
 8000842:	2b00      	cmp	r3, #0
 8000844:	d12d      	bne.n	80008a2 <__aeabi_fdiv+0x142>
 8000846:	2201      	movs	r2, #1
 8000848:	0031      	movs	r1, r6
 800084a:	464b      	mov	r3, r9
 800084c:	4061      	eors	r1, r4
 800084e:	b2c9      	uxtb	r1, r1
 8000850:	4313      	orrs	r3, r2
 8000852:	2b0f      	cmp	r3, #15
 8000854:	d834      	bhi.n	80008c0 <__aeabi_fdiv+0x160>
 8000856:	484d      	ldr	r0, [pc, #308]	; (800098c <__aeabi_fdiv+0x22c>)
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	58c3      	ldr	r3, [r0, r3]
 800085c:	469f      	mov	pc, r3
 800085e:	2d00      	cmp	r5, #0
 8000860:	d113      	bne.n	800088a <__aeabi_fdiv+0x12a>
 8000862:	2304      	movs	r3, #4
 8000864:	4699      	mov	r9, r3
 8000866:	3b03      	subs	r3, #3
 8000868:	2700      	movs	r7, #0
 800086a:	469a      	mov	sl, r3
 800086c:	e791      	b.n	8000792 <__aeabi_fdiv+0x32>
 800086e:	2d00      	cmp	r5, #0
 8000870:	d105      	bne.n	800087e <__aeabi_fdiv+0x11e>
 8000872:	2308      	movs	r3, #8
 8000874:	4699      	mov	r9, r3
 8000876:	3b06      	subs	r3, #6
 8000878:	27ff      	movs	r7, #255	; 0xff
 800087a:	469a      	mov	sl, r3
 800087c:	e789      	b.n	8000792 <__aeabi_fdiv+0x32>
 800087e:	230c      	movs	r3, #12
 8000880:	4699      	mov	r9, r3
 8000882:	3b09      	subs	r3, #9
 8000884:	27ff      	movs	r7, #255	; 0xff
 8000886:	469a      	mov	sl, r3
 8000888:	e783      	b.n	8000792 <__aeabi_fdiv+0x32>
 800088a:	0028      	movs	r0, r5
 800088c:	f000 fae4 	bl	8000e58 <__clzsi2>
 8000890:	2776      	movs	r7, #118	; 0x76
 8000892:	1f43      	subs	r3, r0, #5
 8000894:	409d      	lsls	r5, r3
 8000896:	2300      	movs	r3, #0
 8000898:	427f      	negs	r7, r7
 800089a:	4699      	mov	r9, r3
 800089c:	469a      	mov	sl, r3
 800089e:	1a3f      	subs	r7, r7, r0
 80008a0:	e777      	b.n	8000792 <__aeabi_fdiv+0x32>
 80008a2:	4640      	mov	r0, r8
 80008a4:	f000 fad8 	bl	8000e58 <__clzsi2>
 80008a8:	4642      	mov	r2, r8
 80008aa:	1f43      	subs	r3, r0, #5
 80008ac:	409a      	lsls	r2, r3
 80008ae:	2376      	movs	r3, #118	; 0x76
 80008b0:	425b      	negs	r3, r3
 80008b2:	4690      	mov	r8, r2
 80008b4:	1a1b      	subs	r3, r3, r0
 80008b6:	2200      	movs	r2, #0
 80008b8:	e77d      	b.n	80007b6 <__aeabi_fdiv+0x56>
 80008ba:	23ff      	movs	r3, #255	; 0xff
 80008bc:	2203      	movs	r2, #3
 80008be:	e77a      	b.n	80007b6 <__aeabi_fdiv+0x56>
 80008c0:	000e      	movs	r6, r1
 80008c2:	20ff      	movs	r0, #255	; 0xff
 80008c4:	2500      	movs	r5, #0
 80008c6:	e7ac      	b.n	8000822 <__aeabi_fdiv+0xc2>
 80008c8:	2001      	movs	r0, #1
 80008ca:	1ac0      	subs	r0, r0, r3
 80008cc:	281b      	cmp	r0, #27
 80008ce:	dca6      	bgt.n	800081e <__aeabi_fdiv+0xbe>
 80008d0:	379e      	adds	r7, #158	; 0x9e
 80008d2:	002a      	movs	r2, r5
 80008d4:	40bd      	lsls	r5, r7
 80008d6:	40c2      	lsrs	r2, r0
 80008d8:	1e6b      	subs	r3, r5, #1
 80008da:	419d      	sbcs	r5, r3
 80008dc:	4315      	orrs	r5, r2
 80008de:	076b      	lsls	r3, r5, #29
 80008e0:	d004      	beq.n	80008ec <__aeabi_fdiv+0x18c>
 80008e2:	230f      	movs	r3, #15
 80008e4:	402b      	ands	r3, r5
 80008e6:	2b04      	cmp	r3, #4
 80008e8:	d000      	beq.n	80008ec <__aeabi_fdiv+0x18c>
 80008ea:	3504      	adds	r5, #4
 80008ec:	016b      	lsls	r3, r5, #5
 80008ee:	d544      	bpl.n	800097a <__aeabi_fdiv+0x21a>
 80008f0:	2001      	movs	r0, #1
 80008f2:	2500      	movs	r5, #0
 80008f4:	e795      	b.n	8000822 <__aeabi_fdiv+0xc2>
 80008f6:	20ff      	movs	r0, #255	; 0xff
 80008f8:	2500      	movs	r5, #0
 80008fa:	e792      	b.n	8000822 <__aeabi_fdiv+0xc2>
 80008fc:	2580      	movs	r5, #128	; 0x80
 80008fe:	2600      	movs	r6, #0
 8000900:	20ff      	movs	r0, #255	; 0xff
 8000902:	03ed      	lsls	r5, r5, #15
 8000904:	e78d      	b.n	8000822 <__aeabi_fdiv+0xc2>
 8000906:	2300      	movs	r3, #0
 8000908:	4698      	mov	r8, r3
 800090a:	2080      	movs	r0, #128	; 0x80
 800090c:	03c0      	lsls	r0, r0, #15
 800090e:	4205      	tst	r5, r0
 8000910:	d009      	beq.n	8000926 <__aeabi_fdiv+0x1c6>
 8000912:	4643      	mov	r3, r8
 8000914:	4203      	tst	r3, r0
 8000916:	d106      	bne.n	8000926 <__aeabi_fdiv+0x1c6>
 8000918:	4645      	mov	r5, r8
 800091a:	4305      	orrs	r5, r0
 800091c:	026d      	lsls	r5, r5, #9
 800091e:	0026      	movs	r6, r4
 8000920:	20ff      	movs	r0, #255	; 0xff
 8000922:	0a6d      	lsrs	r5, r5, #9
 8000924:	e77d      	b.n	8000822 <__aeabi_fdiv+0xc2>
 8000926:	2080      	movs	r0, #128	; 0x80
 8000928:	03c0      	lsls	r0, r0, #15
 800092a:	4305      	orrs	r5, r0
 800092c:	026d      	lsls	r5, r5, #9
 800092e:	20ff      	movs	r0, #255	; 0xff
 8000930:	0a6d      	lsrs	r5, r5, #9
 8000932:	e776      	b.n	8000822 <__aeabi_fdiv+0xc2>
 8000934:	4642      	mov	r2, r8
 8000936:	016b      	lsls	r3, r5, #5
 8000938:	0150      	lsls	r0, r2, #5
 800093a:	4283      	cmp	r3, r0
 800093c:	d219      	bcs.n	8000972 <__aeabi_fdiv+0x212>
 800093e:	221b      	movs	r2, #27
 8000940:	2500      	movs	r5, #0
 8000942:	3f01      	subs	r7, #1
 8000944:	2601      	movs	r6, #1
 8000946:	001c      	movs	r4, r3
 8000948:	006d      	lsls	r5, r5, #1
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	2c00      	cmp	r4, #0
 800094e:	db01      	blt.n	8000954 <__aeabi_fdiv+0x1f4>
 8000950:	4298      	cmp	r0, r3
 8000952:	d801      	bhi.n	8000958 <__aeabi_fdiv+0x1f8>
 8000954:	1a1b      	subs	r3, r3, r0
 8000956:	4335      	orrs	r5, r6
 8000958:	3a01      	subs	r2, #1
 800095a:	2a00      	cmp	r2, #0
 800095c:	d1f3      	bne.n	8000946 <__aeabi_fdiv+0x1e6>
 800095e:	1e5a      	subs	r2, r3, #1
 8000960:	4193      	sbcs	r3, r2
 8000962:	431d      	orrs	r5, r3
 8000964:	003b      	movs	r3, r7
 8000966:	337f      	adds	r3, #127	; 0x7f
 8000968:	000e      	movs	r6, r1
 800096a:	2b00      	cmp	r3, #0
 800096c:	dd00      	ble.n	8000970 <__aeabi_fdiv+0x210>
 800096e:	e741      	b.n	80007f4 <__aeabi_fdiv+0x94>
 8000970:	e7aa      	b.n	80008c8 <__aeabi_fdiv+0x168>
 8000972:	221a      	movs	r2, #26
 8000974:	2501      	movs	r5, #1
 8000976:	1a1b      	subs	r3, r3, r0
 8000978:	e7e4      	b.n	8000944 <__aeabi_fdiv+0x1e4>
 800097a:	01ad      	lsls	r5, r5, #6
 800097c:	2000      	movs	r0, #0
 800097e:	0a6d      	lsrs	r5, r5, #9
 8000980:	e74f      	b.n	8000822 <__aeabi_fdiv+0xc2>
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	0800585c 	.word	0x0800585c
 8000988:	f7ffffff 	.word	0xf7ffffff
 800098c:	0800589c 	.word	0x0800589c

08000990 <__aeabi_fsub>:
 8000990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000992:	46ce      	mov	lr, r9
 8000994:	4647      	mov	r7, r8
 8000996:	0243      	lsls	r3, r0, #9
 8000998:	0a5b      	lsrs	r3, r3, #9
 800099a:	024e      	lsls	r6, r1, #9
 800099c:	00da      	lsls	r2, r3, #3
 800099e:	4694      	mov	ip, r2
 80009a0:	0a72      	lsrs	r2, r6, #9
 80009a2:	4691      	mov	r9, r2
 80009a4:	0045      	lsls	r5, r0, #1
 80009a6:	004a      	lsls	r2, r1, #1
 80009a8:	b580      	push	{r7, lr}
 80009aa:	0e2d      	lsrs	r5, r5, #24
 80009ac:	001f      	movs	r7, r3
 80009ae:	0fc4      	lsrs	r4, r0, #31
 80009b0:	0e12      	lsrs	r2, r2, #24
 80009b2:	0fc9      	lsrs	r1, r1, #31
 80009b4:	09b6      	lsrs	r6, r6, #6
 80009b6:	2aff      	cmp	r2, #255	; 0xff
 80009b8:	d05b      	beq.n	8000a72 <__aeabi_fsub+0xe2>
 80009ba:	2001      	movs	r0, #1
 80009bc:	4041      	eors	r1, r0
 80009be:	428c      	cmp	r4, r1
 80009c0:	d039      	beq.n	8000a36 <__aeabi_fsub+0xa6>
 80009c2:	1aa8      	subs	r0, r5, r2
 80009c4:	2800      	cmp	r0, #0
 80009c6:	dd5a      	ble.n	8000a7e <__aeabi_fsub+0xee>
 80009c8:	2a00      	cmp	r2, #0
 80009ca:	d06a      	beq.n	8000aa2 <__aeabi_fsub+0x112>
 80009cc:	2dff      	cmp	r5, #255	; 0xff
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fsub+0x42>
 80009d0:	e0d9      	b.n	8000b86 <__aeabi_fsub+0x1f6>
 80009d2:	2280      	movs	r2, #128	; 0x80
 80009d4:	04d2      	lsls	r2, r2, #19
 80009d6:	4316      	orrs	r6, r2
 80009d8:	281b      	cmp	r0, #27
 80009da:	dc00      	bgt.n	80009de <__aeabi_fsub+0x4e>
 80009dc:	e0e9      	b.n	8000bb2 <__aeabi_fsub+0x222>
 80009de:	2001      	movs	r0, #1
 80009e0:	4663      	mov	r3, ip
 80009e2:	1a18      	subs	r0, r3, r0
 80009e4:	0143      	lsls	r3, r0, #5
 80009e6:	d400      	bmi.n	80009ea <__aeabi_fsub+0x5a>
 80009e8:	e0b4      	b.n	8000b54 <__aeabi_fsub+0x1c4>
 80009ea:	0180      	lsls	r0, r0, #6
 80009ec:	0987      	lsrs	r7, r0, #6
 80009ee:	0038      	movs	r0, r7
 80009f0:	f000 fa32 	bl	8000e58 <__clzsi2>
 80009f4:	3805      	subs	r0, #5
 80009f6:	4087      	lsls	r7, r0
 80009f8:	4285      	cmp	r5, r0
 80009fa:	dc00      	bgt.n	80009fe <__aeabi_fsub+0x6e>
 80009fc:	e0cc      	b.n	8000b98 <__aeabi_fsub+0x208>
 80009fe:	1a2d      	subs	r5, r5, r0
 8000a00:	48b5      	ldr	r0, [pc, #724]	; (8000cd8 <__aeabi_fsub+0x348>)
 8000a02:	4038      	ands	r0, r7
 8000a04:	0743      	lsls	r3, r0, #29
 8000a06:	d004      	beq.n	8000a12 <__aeabi_fsub+0x82>
 8000a08:	230f      	movs	r3, #15
 8000a0a:	4003      	ands	r3, r0
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d000      	beq.n	8000a12 <__aeabi_fsub+0x82>
 8000a10:	3004      	adds	r0, #4
 8000a12:	0143      	lsls	r3, r0, #5
 8000a14:	d400      	bmi.n	8000a18 <__aeabi_fsub+0x88>
 8000a16:	e0a0      	b.n	8000b5a <__aeabi_fsub+0x1ca>
 8000a18:	1c6a      	adds	r2, r5, #1
 8000a1a:	2dfe      	cmp	r5, #254	; 0xfe
 8000a1c:	d100      	bne.n	8000a20 <__aeabi_fsub+0x90>
 8000a1e:	e08d      	b.n	8000b3c <__aeabi_fsub+0x1ac>
 8000a20:	0180      	lsls	r0, r0, #6
 8000a22:	0a47      	lsrs	r7, r0, #9
 8000a24:	b2d2      	uxtb	r2, r2
 8000a26:	05d0      	lsls	r0, r2, #23
 8000a28:	4338      	orrs	r0, r7
 8000a2a:	07e4      	lsls	r4, r4, #31
 8000a2c:	4320      	orrs	r0, r4
 8000a2e:	bcc0      	pop	{r6, r7}
 8000a30:	46b9      	mov	r9, r7
 8000a32:	46b0      	mov	r8, r6
 8000a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a36:	1aa8      	subs	r0, r5, r2
 8000a38:	4680      	mov	r8, r0
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	dd45      	ble.n	8000aca <__aeabi_fsub+0x13a>
 8000a3e:	2a00      	cmp	r2, #0
 8000a40:	d070      	beq.n	8000b24 <__aeabi_fsub+0x194>
 8000a42:	2dff      	cmp	r5, #255	; 0xff
 8000a44:	d100      	bne.n	8000a48 <__aeabi_fsub+0xb8>
 8000a46:	e09e      	b.n	8000b86 <__aeabi_fsub+0x1f6>
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	04db      	lsls	r3, r3, #19
 8000a4c:	431e      	orrs	r6, r3
 8000a4e:	4643      	mov	r3, r8
 8000a50:	2b1b      	cmp	r3, #27
 8000a52:	dc00      	bgt.n	8000a56 <__aeabi_fsub+0xc6>
 8000a54:	e0d2      	b.n	8000bfc <__aeabi_fsub+0x26c>
 8000a56:	2001      	movs	r0, #1
 8000a58:	4460      	add	r0, ip
 8000a5a:	0143      	lsls	r3, r0, #5
 8000a5c:	d57a      	bpl.n	8000b54 <__aeabi_fsub+0x1c4>
 8000a5e:	3501      	adds	r5, #1
 8000a60:	2dff      	cmp	r5, #255	; 0xff
 8000a62:	d06b      	beq.n	8000b3c <__aeabi_fsub+0x1ac>
 8000a64:	2301      	movs	r3, #1
 8000a66:	4a9d      	ldr	r2, [pc, #628]	; (8000cdc <__aeabi_fsub+0x34c>)
 8000a68:	4003      	ands	r3, r0
 8000a6a:	0840      	lsrs	r0, r0, #1
 8000a6c:	4010      	ands	r0, r2
 8000a6e:	4318      	orrs	r0, r3
 8000a70:	e7c8      	b.n	8000a04 <__aeabi_fsub+0x74>
 8000a72:	2e00      	cmp	r6, #0
 8000a74:	d020      	beq.n	8000ab8 <__aeabi_fsub+0x128>
 8000a76:	428c      	cmp	r4, r1
 8000a78:	d023      	beq.n	8000ac2 <__aeabi_fsub+0x132>
 8000a7a:	0028      	movs	r0, r5
 8000a7c:	38ff      	subs	r0, #255	; 0xff
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	d039      	beq.n	8000af6 <__aeabi_fsub+0x166>
 8000a82:	1b57      	subs	r7, r2, r5
 8000a84:	2d00      	cmp	r5, #0
 8000a86:	d000      	beq.n	8000a8a <__aeabi_fsub+0xfa>
 8000a88:	e09d      	b.n	8000bc6 <__aeabi_fsub+0x236>
 8000a8a:	4663      	mov	r3, ip
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_fsub+0x102>
 8000a90:	e0db      	b.n	8000c4a <__aeabi_fsub+0x2ba>
 8000a92:	1e7b      	subs	r3, r7, #1
 8000a94:	2f01      	cmp	r7, #1
 8000a96:	d100      	bne.n	8000a9a <__aeabi_fsub+0x10a>
 8000a98:	e10d      	b.n	8000cb6 <__aeabi_fsub+0x326>
 8000a9a:	2fff      	cmp	r7, #255	; 0xff
 8000a9c:	d071      	beq.n	8000b82 <__aeabi_fsub+0x1f2>
 8000a9e:	001f      	movs	r7, r3
 8000aa0:	e098      	b.n	8000bd4 <__aeabi_fsub+0x244>
 8000aa2:	2e00      	cmp	r6, #0
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_fsub+0x118>
 8000aa6:	e0a7      	b.n	8000bf8 <__aeabi_fsub+0x268>
 8000aa8:	1e42      	subs	r2, r0, #1
 8000aaa:	2801      	cmp	r0, #1
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_fsub+0x120>
 8000aae:	e0e6      	b.n	8000c7e <__aeabi_fsub+0x2ee>
 8000ab0:	28ff      	cmp	r0, #255	; 0xff
 8000ab2:	d068      	beq.n	8000b86 <__aeabi_fsub+0x1f6>
 8000ab4:	0010      	movs	r0, r2
 8000ab6:	e78f      	b.n	80009d8 <__aeabi_fsub+0x48>
 8000ab8:	2001      	movs	r0, #1
 8000aba:	4041      	eors	r1, r0
 8000abc:	42a1      	cmp	r1, r4
 8000abe:	d000      	beq.n	8000ac2 <__aeabi_fsub+0x132>
 8000ac0:	e77f      	b.n	80009c2 <__aeabi_fsub+0x32>
 8000ac2:	20ff      	movs	r0, #255	; 0xff
 8000ac4:	4240      	negs	r0, r0
 8000ac6:	4680      	mov	r8, r0
 8000ac8:	44a8      	add	r8, r5
 8000aca:	4640      	mov	r0, r8
 8000acc:	2800      	cmp	r0, #0
 8000ace:	d038      	beq.n	8000b42 <__aeabi_fsub+0x1b2>
 8000ad0:	1b51      	subs	r1, r2, r5
 8000ad2:	2d00      	cmp	r5, #0
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_fsub+0x148>
 8000ad6:	e0ae      	b.n	8000c36 <__aeabi_fsub+0x2a6>
 8000ad8:	2aff      	cmp	r2, #255	; 0xff
 8000ada:	d100      	bne.n	8000ade <__aeabi_fsub+0x14e>
 8000adc:	e0df      	b.n	8000c9e <__aeabi_fsub+0x30e>
 8000ade:	2380      	movs	r3, #128	; 0x80
 8000ae0:	4660      	mov	r0, ip
 8000ae2:	04db      	lsls	r3, r3, #19
 8000ae4:	4318      	orrs	r0, r3
 8000ae6:	4684      	mov	ip, r0
 8000ae8:	291b      	cmp	r1, #27
 8000aea:	dc00      	bgt.n	8000aee <__aeabi_fsub+0x15e>
 8000aec:	e0d9      	b.n	8000ca2 <__aeabi_fsub+0x312>
 8000aee:	2001      	movs	r0, #1
 8000af0:	0015      	movs	r5, r2
 8000af2:	1980      	adds	r0, r0, r6
 8000af4:	e7b1      	b.n	8000a5a <__aeabi_fsub+0xca>
 8000af6:	20fe      	movs	r0, #254	; 0xfe
 8000af8:	1c6a      	adds	r2, r5, #1
 8000afa:	4210      	tst	r0, r2
 8000afc:	d171      	bne.n	8000be2 <__aeabi_fsub+0x252>
 8000afe:	2d00      	cmp	r5, #0
 8000b00:	d000      	beq.n	8000b04 <__aeabi_fsub+0x174>
 8000b02:	e0a6      	b.n	8000c52 <__aeabi_fsub+0x2c2>
 8000b04:	4663      	mov	r3, ip
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d100      	bne.n	8000b0c <__aeabi_fsub+0x17c>
 8000b0a:	e0d9      	b.n	8000cc0 <__aeabi_fsub+0x330>
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fsub+0x184>
 8000b12:	e788      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000b14:	1b98      	subs	r0, r3, r6
 8000b16:	0143      	lsls	r3, r0, #5
 8000b18:	d400      	bmi.n	8000b1c <__aeabi_fsub+0x18c>
 8000b1a:	e0e1      	b.n	8000ce0 <__aeabi_fsub+0x350>
 8000b1c:	4663      	mov	r3, ip
 8000b1e:	000c      	movs	r4, r1
 8000b20:	1af0      	subs	r0, r6, r3
 8000b22:	e76f      	b.n	8000a04 <__aeabi_fsub+0x74>
 8000b24:	2e00      	cmp	r6, #0
 8000b26:	d100      	bne.n	8000b2a <__aeabi_fsub+0x19a>
 8000b28:	e0b7      	b.n	8000c9a <__aeabi_fsub+0x30a>
 8000b2a:	0002      	movs	r2, r0
 8000b2c:	3a01      	subs	r2, #1
 8000b2e:	2801      	cmp	r0, #1
 8000b30:	d100      	bne.n	8000b34 <__aeabi_fsub+0x1a4>
 8000b32:	e09c      	b.n	8000c6e <__aeabi_fsub+0x2de>
 8000b34:	28ff      	cmp	r0, #255	; 0xff
 8000b36:	d026      	beq.n	8000b86 <__aeabi_fsub+0x1f6>
 8000b38:	4690      	mov	r8, r2
 8000b3a:	e788      	b.n	8000a4e <__aeabi_fsub+0xbe>
 8000b3c:	22ff      	movs	r2, #255	; 0xff
 8000b3e:	2700      	movs	r7, #0
 8000b40:	e771      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000b42:	20fe      	movs	r0, #254	; 0xfe
 8000b44:	1c6a      	adds	r2, r5, #1
 8000b46:	4210      	tst	r0, r2
 8000b48:	d064      	beq.n	8000c14 <__aeabi_fsub+0x284>
 8000b4a:	2aff      	cmp	r2, #255	; 0xff
 8000b4c:	d0f6      	beq.n	8000b3c <__aeabi_fsub+0x1ac>
 8000b4e:	0015      	movs	r5, r2
 8000b50:	4466      	add	r6, ip
 8000b52:	0870      	lsrs	r0, r6, #1
 8000b54:	0743      	lsls	r3, r0, #29
 8000b56:	d000      	beq.n	8000b5a <__aeabi_fsub+0x1ca>
 8000b58:	e756      	b.n	8000a08 <__aeabi_fsub+0x78>
 8000b5a:	08c3      	lsrs	r3, r0, #3
 8000b5c:	2dff      	cmp	r5, #255	; 0xff
 8000b5e:	d012      	beq.n	8000b86 <__aeabi_fsub+0x1f6>
 8000b60:	025b      	lsls	r3, r3, #9
 8000b62:	0a5f      	lsrs	r7, r3, #9
 8000b64:	b2ea      	uxtb	r2, r5
 8000b66:	e75e      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000b68:	4662      	mov	r2, ip
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	d100      	bne.n	8000b70 <__aeabi_fsub+0x1e0>
 8000b6e:	e096      	b.n	8000c9e <__aeabi_fsub+0x30e>
 8000b70:	2e00      	cmp	r6, #0
 8000b72:	d008      	beq.n	8000b86 <__aeabi_fsub+0x1f6>
 8000b74:	2280      	movs	r2, #128	; 0x80
 8000b76:	03d2      	lsls	r2, r2, #15
 8000b78:	4213      	tst	r3, r2
 8000b7a:	d004      	beq.n	8000b86 <__aeabi_fsub+0x1f6>
 8000b7c:	4648      	mov	r0, r9
 8000b7e:	4210      	tst	r0, r2
 8000b80:	d101      	bne.n	8000b86 <__aeabi_fsub+0x1f6>
 8000b82:	000c      	movs	r4, r1
 8000b84:	464b      	mov	r3, r9
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d0d8      	beq.n	8000b3c <__aeabi_fsub+0x1ac>
 8000b8a:	2780      	movs	r7, #128	; 0x80
 8000b8c:	03ff      	lsls	r7, r7, #15
 8000b8e:	431f      	orrs	r7, r3
 8000b90:	027f      	lsls	r7, r7, #9
 8000b92:	22ff      	movs	r2, #255	; 0xff
 8000b94:	0a7f      	lsrs	r7, r7, #9
 8000b96:	e746      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000b98:	2320      	movs	r3, #32
 8000b9a:	003a      	movs	r2, r7
 8000b9c:	1b45      	subs	r5, r0, r5
 8000b9e:	0038      	movs	r0, r7
 8000ba0:	3501      	adds	r5, #1
 8000ba2:	40ea      	lsrs	r2, r5
 8000ba4:	1b5d      	subs	r5, r3, r5
 8000ba6:	40a8      	lsls	r0, r5
 8000ba8:	1e43      	subs	r3, r0, #1
 8000baa:	4198      	sbcs	r0, r3
 8000bac:	2500      	movs	r5, #0
 8000bae:	4310      	orrs	r0, r2
 8000bb0:	e728      	b.n	8000a04 <__aeabi_fsub+0x74>
 8000bb2:	2320      	movs	r3, #32
 8000bb4:	1a1b      	subs	r3, r3, r0
 8000bb6:	0032      	movs	r2, r6
 8000bb8:	409e      	lsls	r6, r3
 8000bba:	40c2      	lsrs	r2, r0
 8000bbc:	0030      	movs	r0, r6
 8000bbe:	1e43      	subs	r3, r0, #1
 8000bc0:	4198      	sbcs	r0, r3
 8000bc2:	4310      	orrs	r0, r2
 8000bc4:	e70c      	b.n	80009e0 <__aeabi_fsub+0x50>
 8000bc6:	2aff      	cmp	r2, #255	; 0xff
 8000bc8:	d0db      	beq.n	8000b82 <__aeabi_fsub+0x1f2>
 8000bca:	2380      	movs	r3, #128	; 0x80
 8000bcc:	4660      	mov	r0, ip
 8000bce:	04db      	lsls	r3, r3, #19
 8000bd0:	4318      	orrs	r0, r3
 8000bd2:	4684      	mov	ip, r0
 8000bd4:	2f1b      	cmp	r7, #27
 8000bd6:	dd56      	ble.n	8000c86 <__aeabi_fsub+0x2f6>
 8000bd8:	2001      	movs	r0, #1
 8000bda:	000c      	movs	r4, r1
 8000bdc:	0015      	movs	r5, r2
 8000bde:	1a30      	subs	r0, r6, r0
 8000be0:	e700      	b.n	80009e4 <__aeabi_fsub+0x54>
 8000be2:	4663      	mov	r3, ip
 8000be4:	1b9f      	subs	r7, r3, r6
 8000be6:	017b      	lsls	r3, r7, #5
 8000be8:	d43d      	bmi.n	8000c66 <__aeabi_fsub+0x2d6>
 8000bea:	2f00      	cmp	r7, #0
 8000bec:	d000      	beq.n	8000bf0 <__aeabi_fsub+0x260>
 8000bee:	e6fe      	b.n	80009ee <__aeabi_fsub+0x5e>
 8000bf0:	2400      	movs	r4, #0
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	e716      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000bf8:	0005      	movs	r5, r0
 8000bfa:	e7af      	b.n	8000b5c <__aeabi_fsub+0x1cc>
 8000bfc:	0032      	movs	r2, r6
 8000bfe:	4643      	mov	r3, r8
 8000c00:	4641      	mov	r1, r8
 8000c02:	40da      	lsrs	r2, r3
 8000c04:	2320      	movs	r3, #32
 8000c06:	1a5b      	subs	r3, r3, r1
 8000c08:	409e      	lsls	r6, r3
 8000c0a:	0030      	movs	r0, r6
 8000c0c:	1e43      	subs	r3, r0, #1
 8000c0e:	4198      	sbcs	r0, r3
 8000c10:	4310      	orrs	r0, r2
 8000c12:	e721      	b.n	8000a58 <__aeabi_fsub+0xc8>
 8000c14:	2d00      	cmp	r5, #0
 8000c16:	d1a7      	bne.n	8000b68 <__aeabi_fsub+0x1d8>
 8000c18:	4663      	mov	r3, ip
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d059      	beq.n	8000cd2 <__aeabi_fsub+0x342>
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2e00      	cmp	r6, #0
 8000c22:	d100      	bne.n	8000c26 <__aeabi_fsub+0x296>
 8000c24:	e6ff      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000c26:	0030      	movs	r0, r6
 8000c28:	4460      	add	r0, ip
 8000c2a:	0143      	lsls	r3, r0, #5
 8000c2c:	d592      	bpl.n	8000b54 <__aeabi_fsub+0x1c4>
 8000c2e:	4b2a      	ldr	r3, [pc, #168]	; (8000cd8 <__aeabi_fsub+0x348>)
 8000c30:	3501      	adds	r5, #1
 8000c32:	4018      	ands	r0, r3
 8000c34:	e78e      	b.n	8000b54 <__aeabi_fsub+0x1c4>
 8000c36:	4663      	mov	r3, ip
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d047      	beq.n	8000ccc <__aeabi_fsub+0x33c>
 8000c3c:	1e4b      	subs	r3, r1, #1
 8000c3e:	2901      	cmp	r1, #1
 8000c40:	d015      	beq.n	8000c6e <__aeabi_fsub+0x2de>
 8000c42:	29ff      	cmp	r1, #255	; 0xff
 8000c44:	d02b      	beq.n	8000c9e <__aeabi_fsub+0x30e>
 8000c46:	0019      	movs	r1, r3
 8000c48:	e74e      	b.n	8000ae8 <__aeabi_fsub+0x158>
 8000c4a:	000c      	movs	r4, r1
 8000c4c:	464b      	mov	r3, r9
 8000c4e:	003d      	movs	r5, r7
 8000c50:	e784      	b.n	8000b5c <__aeabi_fsub+0x1cc>
 8000c52:	4662      	mov	r2, ip
 8000c54:	2a00      	cmp	r2, #0
 8000c56:	d18b      	bne.n	8000b70 <__aeabi_fsub+0x1e0>
 8000c58:	2e00      	cmp	r6, #0
 8000c5a:	d192      	bne.n	8000b82 <__aeabi_fsub+0x1f2>
 8000c5c:	2780      	movs	r7, #128	; 0x80
 8000c5e:	2400      	movs	r4, #0
 8000c60:	22ff      	movs	r2, #255	; 0xff
 8000c62:	03ff      	lsls	r7, r7, #15
 8000c64:	e6df      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000c66:	4663      	mov	r3, ip
 8000c68:	000c      	movs	r4, r1
 8000c6a:	1af7      	subs	r7, r6, r3
 8000c6c:	e6bf      	b.n	80009ee <__aeabi_fsub+0x5e>
 8000c6e:	0030      	movs	r0, r6
 8000c70:	4460      	add	r0, ip
 8000c72:	2501      	movs	r5, #1
 8000c74:	0143      	lsls	r3, r0, #5
 8000c76:	d400      	bmi.n	8000c7a <__aeabi_fsub+0x2ea>
 8000c78:	e76c      	b.n	8000b54 <__aeabi_fsub+0x1c4>
 8000c7a:	2502      	movs	r5, #2
 8000c7c:	e6f2      	b.n	8000a64 <__aeabi_fsub+0xd4>
 8000c7e:	4663      	mov	r3, ip
 8000c80:	2501      	movs	r5, #1
 8000c82:	1b98      	subs	r0, r3, r6
 8000c84:	e6ae      	b.n	80009e4 <__aeabi_fsub+0x54>
 8000c86:	2320      	movs	r3, #32
 8000c88:	4664      	mov	r4, ip
 8000c8a:	4660      	mov	r0, ip
 8000c8c:	40fc      	lsrs	r4, r7
 8000c8e:	1bdf      	subs	r7, r3, r7
 8000c90:	40b8      	lsls	r0, r7
 8000c92:	1e43      	subs	r3, r0, #1
 8000c94:	4198      	sbcs	r0, r3
 8000c96:	4320      	orrs	r0, r4
 8000c98:	e79f      	b.n	8000bda <__aeabi_fsub+0x24a>
 8000c9a:	0005      	movs	r5, r0
 8000c9c:	e75e      	b.n	8000b5c <__aeabi_fsub+0x1cc>
 8000c9e:	464b      	mov	r3, r9
 8000ca0:	e771      	b.n	8000b86 <__aeabi_fsub+0x1f6>
 8000ca2:	2320      	movs	r3, #32
 8000ca4:	4665      	mov	r5, ip
 8000ca6:	4660      	mov	r0, ip
 8000ca8:	40cd      	lsrs	r5, r1
 8000caa:	1a59      	subs	r1, r3, r1
 8000cac:	4088      	lsls	r0, r1
 8000cae:	1e43      	subs	r3, r0, #1
 8000cb0:	4198      	sbcs	r0, r3
 8000cb2:	4328      	orrs	r0, r5
 8000cb4:	e71c      	b.n	8000af0 <__aeabi_fsub+0x160>
 8000cb6:	4663      	mov	r3, ip
 8000cb8:	000c      	movs	r4, r1
 8000cba:	2501      	movs	r5, #1
 8000cbc:	1af0      	subs	r0, r6, r3
 8000cbe:	e691      	b.n	80009e4 <__aeabi_fsub+0x54>
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d095      	beq.n	8000bf0 <__aeabi_fsub+0x260>
 8000cc4:	000c      	movs	r4, r1
 8000cc6:	464f      	mov	r7, r9
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e6ac      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000ccc:	464b      	mov	r3, r9
 8000cce:	000d      	movs	r5, r1
 8000cd0:	e744      	b.n	8000b5c <__aeabi_fsub+0x1cc>
 8000cd2:	464f      	mov	r7, r9
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	e6a6      	b.n	8000a26 <__aeabi_fsub+0x96>
 8000cd8:	fbffffff 	.word	0xfbffffff
 8000cdc:	7dffffff 	.word	0x7dffffff
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fsub+0x356>
 8000ce4:	e736      	b.n	8000b54 <__aeabi_fsub+0x1c4>
 8000ce6:	2400      	movs	r4, #0
 8000ce8:	2700      	movs	r7, #0
 8000cea:	e69c      	b.n	8000a26 <__aeabi_fsub+0x96>

08000cec <__aeabi_f2iz>:
 8000cec:	0241      	lsls	r1, r0, #9
 8000cee:	0042      	lsls	r2, r0, #1
 8000cf0:	0fc3      	lsrs	r3, r0, #31
 8000cf2:	0a49      	lsrs	r1, r1, #9
 8000cf4:	2000      	movs	r0, #0
 8000cf6:	0e12      	lsrs	r2, r2, #24
 8000cf8:	2a7e      	cmp	r2, #126	; 0x7e
 8000cfa:	dd03      	ble.n	8000d04 <__aeabi_f2iz+0x18>
 8000cfc:	2a9d      	cmp	r2, #157	; 0x9d
 8000cfe:	dd02      	ble.n	8000d06 <__aeabi_f2iz+0x1a>
 8000d00:	4a09      	ldr	r2, [pc, #36]	; (8000d28 <__aeabi_f2iz+0x3c>)
 8000d02:	1898      	adds	r0, r3, r2
 8000d04:	4770      	bx	lr
 8000d06:	2080      	movs	r0, #128	; 0x80
 8000d08:	0400      	lsls	r0, r0, #16
 8000d0a:	4301      	orrs	r1, r0
 8000d0c:	2a95      	cmp	r2, #149	; 0x95
 8000d0e:	dc07      	bgt.n	8000d20 <__aeabi_f2iz+0x34>
 8000d10:	2096      	movs	r0, #150	; 0x96
 8000d12:	1a82      	subs	r2, r0, r2
 8000d14:	40d1      	lsrs	r1, r2
 8000d16:	4248      	negs	r0, r1
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1f3      	bne.n	8000d04 <__aeabi_f2iz+0x18>
 8000d1c:	0008      	movs	r0, r1
 8000d1e:	e7f1      	b.n	8000d04 <__aeabi_f2iz+0x18>
 8000d20:	3a96      	subs	r2, #150	; 0x96
 8000d22:	4091      	lsls	r1, r2
 8000d24:	e7f7      	b.n	8000d16 <__aeabi_f2iz+0x2a>
 8000d26:	46c0      	nop			; (mov r8, r8)
 8000d28:	7fffffff 	.word	0x7fffffff

08000d2c <__aeabi_i2f>:
 8000d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d2e:	2800      	cmp	r0, #0
 8000d30:	d013      	beq.n	8000d5a <__aeabi_i2f+0x2e>
 8000d32:	17c3      	asrs	r3, r0, #31
 8000d34:	18c6      	adds	r6, r0, r3
 8000d36:	405e      	eors	r6, r3
 8000d38:	0fc4      	lsrs	r4, r0, #31
 8000d3a:	0030      	movs	r0, r6
 8000d3c:	f000 f88c 	bl	8000e58 <__clzsi2>
 8000d40:	239e      	movs	r3, #158	; 0x9e
 8000d42:	0005      	movs	r5, r0
 8000d44:	1a1b      	subs	r3, r3, r0
 8000d46:	2b96      	cmp	r3, #150	; 0x96
 8000d48:	dc0f      	bgt.n	8000d6a <__aeabi_i2f+0x3e>
 8000d4a:	2808      	cmp	r0, #8
 8000d4c:	dd01      	ble.n	8000d52 <__aeabi_i2f+0x26>
 8000d4e:	3d08      	subs	r5, #8
 8000d50:	40ae      	lsls	r6, r5
 8000d52:	0276      	lsls	r6, r6, #9
 8000d54:	0a76      	lsrs	r6, r6, #9
 8000d56:	b2d8      	uxtb	r0, r3
 8000d58:	e002      	b.n	8000d60 <__aeabi_i2f+0x34>
 8000d5a:	2400      	movs	r4, #0
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	2600      	movs	r6, #0
 8000d60:	05c0      	lsls	r0, r0, #23
 8000d62:	4330      	orrs	r0, r6
 8000d64:	07e4      	lsls	r4, r4, #31
 8000d66:	4320      	orrs	r0, r4
 8000d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000d6a:	2b99      	cmp	r3, #153	; 0x99
 8000d6c:	dd0c      	ble.n	8000d88 <__aeabi_i2f+0x5c>
 8000d6e:	2205      	movs	r2, #5
 8000d70:	0031      	movs	r1, r6
 8000d72:	1a12      	subs	r2, r2, r0
 8000d74:	40d1      	lsrs	r1, r2
 8000d76:	000a      	movs	r2, r1
 8000d78:	0001      	movs	r1, r0
 8000d7a:	0030      	movs	r0, r6
 8000d7c:	311b      	adds	r1, #27
 8000d7e:	4088      	lsls	r0, r1
 8000d80:	1e41      	subs	r1, r0, #1
 8000d82:	4188      	sbcs	r0, r1
 8000d84:	4302      	orrs	r2, r0
 8000d86:	0016      	movs	r6, r2
 8000d88:	2d05      	cmp	r5, #5
 8000d8a:	dc12      	bgt.n	8000db2 <__aeabi_i2f+0x86>
 8000d8c:	0031      	movs	r1, r6
 8000d8e:	4f0d      	ldr	r7, [pc, #52]	; (8000dc4 <__aeabi_i2f+0x98>)
 8000d90:	4039      	ands	r1, r7
 8000d92:	0772      	lsls	r2, r6, #29
 8000d94:	d009      	beq.n	8000daa <__aeabi_i2f+0x7e>
 8000d96:	200f      	movs	r0, #15
 8000d98:	4030      	ands	r0, r6
 8000d9a:	2804      	cmp	r0, #4
 8000d9c:	d005      	beq.n	8000daa <__aeabi_i2f+0x7e>
 8000d9e:	3104      	adds	r1, #4
 8000da0:	014a      	lsls	r2, r1, #5
 8000da2:	d502      	bpl.n	8000daa <__aeabi_i2f+0x7e>
 8000da4:	239f      	movs	r3, #159	; 0x9f
 8000da6:	4039      	ands	r1, r7
 8000da8:	1b5b      	subs	r3, r3, r5
 8000daa:	0189      	lsls	r1, r1, #6
 8000dac:	0a4e      	lsrs	r6, r1, #9
 8000dae:	b2d8      	uxtb	r0, r3
 8000db0:	e7d6      	b.n	8000d60 <__aeabi_i2f+0x34>
 8000db2:	1f6a      	subs	r2, r5, #5
 8000db4:	4096      	lsls	r6, r2
 8000db6:	0031      	movs	r1, r6
 8000db8:	4f02      	ldr	r7, [pc, #8]	; (8000dc4 <__aeabi_i2f+0x98>)
 8000dba:	4039      	ands	r1, r7
 8000dbc:	0772      	lsls	r2, r6, #29
 8000dbe:	d0f4      	beq.n	8000daa <__aeabi_i2f+0x7e>
 8000dc0:	e7e9      	b.n	8000d96 <__aeabi_i2f+0x6a>
 8000dc2:	46c0      	nop			; (mov r8, r8)
 8000dc4:	fbffffff 	.word	0xfbffffff

08000dc8 <__aeabi_f2d>:
 8000dc8:	b570      	push	{r4, r5, r6, lr}
 8000dca:	0043      	lsls	r3, r0, #1
 8000dcc:	0246      	lsls	r6, r0, #9
 8000dce:	0fc4      	lsrs	r4, r0, #31
 8000dd0:	20fe      	movs	r0, #254	; 0xfe
 8000dd2:	0e1b      	lsrs	r3, r3, #24
 8000dd4:	1c59      	adds	r1, r3, #1
 8000dd6:	0a75      	lsrs	r5, r6, #9
 8000dd8:	4208      	tst	r0, r1
 8000dda:	d00c      	beq.n	8000df6 <__aeabi_f2d+0x2e>
 8000ddc:	22e0      	movs	r2, #224	; 0xe0
 8000dde:	0092      	lsls	r2, r2, #2
 8000de0:	4694      	mov	ip, r2
 8000de2:	076d      	lsls	r5, r5, #29
 8000de4:	0b36      	lsrs	r6, r6, #12
 8000de6:	4463      	add	r3, ip
 8000de8:	051b      	lsls	r3, r3, #20
 8000dea:	4333      	orrs	r3, r6
 8000dec:	07e4      	lsls	r4, r4, #31
 8000dee:	4323      	orrs	r3, r4
 8000df0:	0028      	movs	r0, r5
 8000df2:	0019      	movs	r1, r3
 8000df4:	bd70      	pop	{r4, r5, r6, pc}
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d114      	bne.n	8000e24 <__aeabi_f2d+0x5c>
 8000dfa:	2d00      	cmp	r5, #0
 8000dfc:	d01b      	beq.n	8000e36 <__aeabi_f2d+0x6e>
 8000dfe:	0028      	movs	r0, r5
 8000e00:	f000 f82a 	bl	8000e58 <__clzsi2>
 8000e04:	280a      	cmp	r0, #10
 8000e06:	dc1c      	bgt.n	8000e42 <__aeabi_f2d+0x7a>
 8000e08:	230b      	movs	r3, #11
 8000e0a:	002e      	movs	r6, r5
 8000e0c:	1a1b      	subs	r3, r3, r0
 8000e0e:	40de      	lsrs	r6, r3
 8000e10:	0003      	movs	r3, r0
 8000e12:	3315      	adds	r3, #21
 8000e14:	409d      	lsls	r5, r3
 8000e16:	4a0e      	ldr	r2, [pc, #56]	; (8000e50 <__aeabi_f2d+0x88>)
 8000e18:	0336      	lsls	r6, r6, #12
 8000e1a:	1a12      	subs	r2, r2, r0
 8000e1c:	0552      	lsls	r2, r2, #21
 8000e1e:	0b36      	lsrs	r6, r6, #12
 8000e20:	0d53      	lsrs	r3, r2, #21
 8000e22:	e7e1      	b.n	8000de8 <__aeabi_f2d+0x20>
 8000e24:	2d00      	cmp	r5, #0
 8000e26:	d009      	beq.n	8000e3c <__aeabi_f2d+0x74>
 8000e28:	2280      	movs	r2, #128	; 0x80
 8000e2a:	0b36      	lsrs	r6, r6, #12
 8000e2c:	0312      	lsls	r2, r2, #12
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <__aeabi_f2d+0x8c>)
 8000e30:	076d      	lsls	r5, r5, #29
 8000e32:	4316      	orrs	r6, r2
 8000e34:	e7d8      	b.n	8000de8 <__aeabi_f2d+0x20>
 8000e36:	2300      	movs	r3, #0
 8000e38:	2600      	movs	r6, #0
 8000e3a:	e7d5      	b.n	8000de8 <__aeabi_f2d+0x20>
 8000e3c:	2600      	movs	r6, #0
 8000e3e:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <__aeabi_f2d+0x8c>)
 8000e40:	e7d2      	b.n	8000de8 <__aeabi_f2d+0x20>
 8000e42:	0003      	movs	r3, r0
 8000e44:	3b0b      	subs	r3, #11
 8000e46:	409d      	lsls	r5, r3
 8000e48:	002e      	movs	r6, r5
 8000e4a:	2500      	movs	r5, #0
 8000e4c:	e7e3      	b.n	8000e16 <__aeabi_f2d+0x4e>
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	00000389 	.word	0x00000389
 8000e54:	000007ff 	.word	0x000007ff

08000e58 <__clzsi2>:
 8000e58:	211c      	movs	r1, #28
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	041b      	lsls	r3, r3, #16
 8000e5e:	4298      	cmp	r0, r3
 8000e60:	d301      	bcc.n	8000e66 <__clzsi2+0xe>
 8000e62:	0c00      	lsrs	r0, r0, #16
 8000e64:	3910      	subs	r1, #16
 8000e66:	0a1b      	lsrs	r3, r3, #8
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	d301      	bcc.n	8000e70 <__clzsi2+0x18>
 8000e6c:	0a00      	lsrs	r0, r0, #8
 8000e6e:	3908      	subs	r1, #8
 8000e70:	091b      	lsrs	r3, r3, #4
 8000e72:	4298      	cmp	r0, r3
 8000e74:	d301      	bcc.n	8000e7a <__clzsi2+0x22>
 8000e76:	0900      	lsrs	r0, r0, #4
 8000e78:	3904      	subs	r1, #4
 8000e7a:	a202      	add	r2, pc, #8	; (adr r2, 8000e84 <__clzsi2+0x2c>)
 8000e7c:	5c10      	ldrb	r0, [r2, r0]
 8000e7e:	1840      	adds	r0, r0, r1
 8000e80:	4770      	bx	lr
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	02020304 	.word	0x02020304
 8000e88:	01010101 	.word	0x01010101
	...

08000e94 <convert_DDmm_to_DDD>:
static void MX_DMA_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */

float convert_DDmm_to_DDD(float DDmm, char *sign){
 8000e94:	b590      	push	{r4, r7, lr}
 8000e96:	b087      	sub	sp, #28
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]

    //convert to DDD format
    int DD = ((int)DDmm)/100;
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ff24 	bl	8000cec <__aeabi_f2iz>
 8000ea4:	0003      	movs	r3, r0
 8000ea6:	2164      	movs	r1, #100	; 0x64
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f7ff f9cf 	bl	800024c <__divsi3>
 8000eae:	0003      	movs	r3, r0
 8000eb0:	613b      	str	r3, [r7, #16]
    float mm = DDmm - DD*100;
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	2264      	movs	r2, #100	; 0x64
 8000eb6:	4353      	muls	r3, r2
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f7ff ff37 	bl	8000d2c <__aeabi_i2f>
 8000ebe:	1c03      	adds	r3, r0, #0
 8000ec0:	1c19      	adds	r1, r3, #0
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fd64 	bl	8000990 <__aeabi_fsub>
 8000ec8:	1c03      	adds	r3, r0, #0
 8000eca:	60fb      	str	r3, [r7, #12]
    float DDD = DD + mm/60;
 8000ecc:	6938      	ldr	r0, [r7, #16]
 8000ece:	f7ff ff2d 	bl	8000d2c <__aeabi_i2f>
 8000ed2:	1c04      	adds	r4, r0, #0
 8000ed4:	4912      	ldr	r1, [pc, #72]	; (8000f20 <convert_DDmm_to_DDD+0x8c>)
 8000ed6:	68f8      	ldr	r0, [r7, #12]
 8000ed8:	f7ff fc42 	bl	8000760 <__aeabi_fdiv>
 8000edc:	1c03      	adds	r3, r0, #0
 8000ede:	1c19      	adds	r1, r3, #0
 8000ee0:	1c20      	adds	r0, r4, #0
 8000ee2:	f7ff fa9f 	bl	8000424 <__aeabi_fadd>
 8000ee6:	1c03      	adds	r3, r0, #0
 8000ee8:	617b      	str	r3, [r7, #20]

    //add negative sign if south or west
    if (strcmp(sign,"S") == 0 || strcmp(sign,"W") == 0){
 8000eea:	4a0e      	ldr	r2, [pc, #56]	; (8000f24 <convert_DDmm_to_DDD+0x90>)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	0011      	movs	r1, r2
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f7ff f905 	bl	8000100 <strcmp>
 8000ef6:	1e03      	subs	r3, r0, #0
 8000ef8:	d007      	beq.n	8000f0a <convert_DDmm_to_DDD+0x76>
 8000efa:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <convert_DDmm_to_DDD+0x94>)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	0011      	movs	r1, r2
 8000f00:	0018      	movs	r0, r3
 8000f02:	f7ff f8fd 	bl	8000100 <strcmp>
 8000f06:	1e03      	subs	r3, r0, #0
 8000f08:	d104      	bne.n	8000f14 <convert_DDmm_to_DDD+0x80>
        DDD = -DDD;
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	2280      	movs	r2, #128	; 0x80
 8000f0e:	0612      	lsls	r2, r2, #24
 8000f10:	4053      	eors	r3, r2
 8000f12:	617b      	str	r3, [r7, #20]
    }

    return DDD;
 8000f14:	697b      	ldr	r3, [r7, #20]
}
 8000f16:	1c18      	adds	r0, r3, #0
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b007      	add	sp, #28
 8000f1c:	bd90      	pop	{r4, r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	42700000 	.word	0x42700000
 8000f24:	080057dc 	.word	0x080057dc
 8000f28:	080057e0 	.word	0x080057e0

08000f2c <extract_location_from_nmea_raw_data>:

void extract_location_from_nmea_raw_data(char nmea_raw_data[], char *loc_str[]){
 8000f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f2e:	b08b      	sub	sp, #44	; 0x2c
 8000f30:	af02      	add	r7, sp, #8
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]

    const __uint8_t GLL_MSG_LEN = 47;
 8000f36:	241f      	movs	r4, #31
 8000f38:	193b      	adds	r3, r7, r4
 8000f3a:	222f      	movs	r2, #47	; 0x2f
 8000f3c:	701a      	strb	r2, [r3, #0]
    float latitude, longitude;
    char lat_sign, long_sign;
    char *start_GLL_msg;
    int len_GLL_msg;

    start_GLL_msg = strstr(nmea_raw_data, "GLL");
 8000f3e:	4a24      	ldr	r2, [pc, #144]	; (8000fd0 <extract_location_from_nmea_raw_data+0xa4>)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	0011      	movs	r1, r2
 8000f44:	0018      	movs	r0, r3
 8000f46:	f003 fb07 	bl	8004558 <strstr>
 8000f4a:	0003      	movs	r3, r0
 8000f4c:	61bb      	str	r3, [r7, #24]
    len_GLL_msg = strlen(start_GLL_msg);
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	0018      	movs	r0, r3
 8000f52:	f7ff f8df 	bl	8000114 <strlen>
 8000f56:	0003      	movs	r3, r0
 8000f58:	617b      	str	r3, [r7, #20]

    //message is not valid as does not have minimum length
    if (len_GLL_msg < GLL_MSG_LEN){
 8000f5a:	193b      	adds	r3, r7, r4
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	697a      	ldr	r2, [r7, #20]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	da03      	bge.n	8000f6c <extract_location_from_nmea_raw_data+0x40>
        *loc_str = "";
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	4a1b      	ldr	r2, [pc, #108]	; (8000fd4 <extract_location_from_nmea_raw_data+0xa8>)
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	e02e      	b.n	8000fca <extract_location_from_nmea_raw_data+0x9e>
        return;
    }

    sscanf(start_GLL_msg, "GLL,%f,%c,%f,%c,",&latitude, &lat_sign, &longitude, &long_sign);
 8000f6c:	250b      	movs	r5, #11
 8000f6e:	197c      	adds	r4, r7, r5
 8000f70:	2310      	movs	r3, #16
 8000f72:	18fa      	adds	r2, r7, r3
 8000f74:	4918      	ldr	r1, [pc, #96]	; (8000fd8 <extract_location_from_nmea_raw_data+0xac>)
 8000f76:	69b8      	ldr	r0, [r7, #24]
 8000f78:	260a      	movs	r6, #10
 8000f7a:	19bb      	adds	r3, r7, r6
 8000f7c:	9301      	str	r3, [sp, #4]
 8000f7e:	230c      	movs	r3, #12
 8000f80:	18fb      	adds	r3, r7, r3
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	0023      	movs	r3, r4
 8000f86:	f003 fabd 	bl	8004504 <siscanf>

    sprintf(loc_str, "%f,%f\r\n",convert_DDmm_to_DDD(latitude,&lat_sign),convert_DDmm_to_DDD(longitude,&long_sign));
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	197a      	adds	r2, r7, r5
 8000f8e:	0011      	movs	r1, r2
 8000f90:	1c18      	adds	r0, r3, #0
 8000f92:	f7ff ff7f 	bl	8000e94 <convert_DDmm_to_DDD>
 8000f96:	1c03      	adds	r3, r0, #0
 8000f98:	1c18      	adds	r0, r3, #0
 8000f9a:	f7ff ff15 	bl	8000dc8 <__aeabi_f2d>
 8000f9e:	0004      	movs	r4, r0
 8000fa0:	000d      	movs	r5, r1
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	19ba      	adds	r2, r7, r6
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	1c18      	adds	r0, r3, #0
 8000faa:	f7ff ff73 	bl	8000e94 <convert_DDmm_to_DDD>
 8000fae:	1c03      	adds	r3, r0, #0
 8000fb0:	1c18      	adds	r0, r3, #0
 8000fb2:	f7ff ff09 	bl	8000dc8 <__aeabi_f2d>
 8000fb6:	0002      	movs	r2, r0
 8000fb8:	000b      	movs	r3, r1
 8000fba:	4908      	ldr	r1, [pc, #32]	; (8000fdc <extract_location_from_nmea_raw_data+0xb0>)
 8000fbc:	6838      	ldr	r0, [r7, #0]
 8000fbe:	9200      	str	r2, [sp, #0]
 8000fc0:	9301      	str	r3, [sp, #4]
 8000fc2:	0022      	movs	r2, r4
 8000fc4:	002b      	movs	r3, r5
 8000fc6:	f003 fa7d 	bl	80044c4 <siprintf>

}
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b009      	add	sp, #36	; 0x24
 8000fce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fd0:	080057e4 	.word	0x080057e4
 8000fd4:	080057e8 	.word	0x080057e8
 8000fd8:	080057ec 	.word	0x080057ec
 8000fdc:	08005800 	.word	0x08005800

08000fe0 <send_sms>:

int send_sms(char str_to_send[]){
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b0a0      	sub	sp, #128	; 0x80
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

	char ATcommand[80];
	uint8_t buffer[30] = {0};
 8000fe8:	230c      	movs	r3, #12
 8000fea:	18fb      	adds	r3, r7, r3
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	221a      	movs	r2, #26
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f003 fa5c 	bl	80044b4 <memset>
	uint8_t ATisOK = 0;
 8000ffc:	237f      	movs	r3, #127	; 0x7f
 8000ffe:	18fb      	adds	r3, r7, r3
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]

	while(!ATisOK){
 8001004:	e03f      	b.n	8001086 <send_sms+0xa6>
		sprintf(ATcommand,"AT\r\n");
 8001006:	4a63      	ldr	r2, [pc, #396]	; (8001194 <send_sms+0x1b4>)
 8001008:	242c      	movs	r4, #44	; 0x2c
 800100a:	193b      	adds	r3, r7, r4
 800100c:	0011      	movs	r1, r2
 800100e:	0018      	movs	r0, r3
 8001010:	f003 fa58 	bl	80044c4 <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001014:	193b      	adds	r3, r7, r4
 8001016:	0018      	movs	r0, r3
 8001018:	f7ff f87c 	bl	8000114 <strlen>
 800101c:	0003      	movs	r3, r0
 800101e:	b29a      	uxth	r2, r3
 8001020:	23fa      	movs	r3, #250	; 0xfa
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	1939      	adds	r1, r7, r4
 8001026:	485c      	ldr	r0, [pc, #368]	; (8001198 <send_sms+0x1b8>)
 8001028:	f002 f92e 	bl	8003288 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 800102c:	193b      	adds	r3, r7, r4
 800102e:	0018      	movs	r0, r3
 8001030:	f7ff f870 	bl	8000114 <strlen>
 8001034:	0003      	movs	r3, r0
 8001036:	b29a      	uxth	r2, r3
 8001038:	23fa      	movs	r3, #250	; 0xfa
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	1939      	adds	r1, r7, r4
 800103e:	4857      	ldr	r0, [pc, #348]	; (800119c <send_sms+0x1bc>)
 8001040:	f002 f922 	bl	8003288 <HAL_UART_Transmit>
		HAL_UART_Receive (&huart3, buffer, 30, 1000);
 8001044:	23fa      	movs	r3, #250	; 0xfa
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	240c      	movs	r4, #12
 800104a:	1939      	adds	r1, r7, r4
 800104c:	4853      	ldr	r0, [pc, #332]	; (800119c <send_sms+0x1bc>)
 800104e:	221e      	movs	r2, #30
 8001050:	f002 f9c6 	bl	80033e0 <HAL_UART_Receive>
		HAL_Delay(10);
 8001054:	200a      	movs	r0, #10
 8001056:	f000 fd67 	bl	8001b28 <HAL_Delay>

		if(strstr((char *)buffer,"OK")){
 800105a:	4a51      	ldr	r2, [pc, #324]	; (80011a0 <send_sms+0x1c0>)
 800105c:	193b      	adds	r3, r7, r4
 800105e:	0011      	movs	r1, r2
 8001060:	0018      	movs	r0, r3
 8001062:	f003 fa79 	bl	8004558 <strstr>
 8001066:	1e03      	subs	r3, r0, #0
 8001068:	d003      	beq.n	8001072 <send_sms+0x92>
			ATisOK = 1;
 800106a:	237f      	movs	r3, #127	; 0x7f
 800106c:	18fb      	adds	r3, r7, r3
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
		}

		HAL_Delay(10);
 8001072:	200a      	movs	r0, #10
 8001074:	f000 fd58 	bl	8001b28 <HAL_Delay>
		memset(buffer,0,sizeof(buffer));
 8001078:	230c      	movs	r3, #12
 800107a:	18fb      	adds	r3, r7, r3
 800107c:	221e      	movs	r2, #30
 800107e:	2100      	movs	r1, #0
 8001080:	0018      	movs	r0, r3
 8001082:	f003 fa17 	bl	80044b4 <memset>
	while(!ATisOK){
 8001086:	237f      	movs	r3, #127	; 0x7f
 8001088:	18fb      	adds	r3, r7, r3
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0ba      	beq.n	8001006 <send_sms+0x26>
	}

	sprintf(ATcommand,"AT+CMGF=1\r\n");
 8001090:	4a44      	ldr	r2, [pc, #272]	; (80011a4 <send_sms+0x1c4>)
 8001092:	242c      	movs	r4, #44	; 0x2c
 8001094:	193b      	adds	r3, r7, r4
 8001096:	0011      	movs	r1, r2
 8001098:	0018      	movs	r0, r3
 800109a:	f003 fa13 	bl	80044c4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 800109e:	193b      	adds	r3, r7, r4
 80010a0:	0018      	movs	r0, r3
 80010a2:	f7ff f837 	bl	8000114 <strlen>
 80010a6:	0003      	movs	r3, r0
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	23fa      	movs	r3, #250	; 0xfa
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	1939      	adds	r1, r7, r4
 80010b0:	4839      	ldr	r0, [pc, #228]	; (8001198 <send_sms+0x1b8>)
 80010b2:	f002 f8e9 	bl	8003288 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80010b6:	193b      	adds	r3, r7, r4
 80010b8:	0018      	movs	r0, r3
 80010ba:	f7ff f82b 	bl	8000114 <strlen>
 80010be:	0003      	movs	r3, r0
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	23fa      	movs	r3, #250	; 0xfa
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	1939      	adds	r1, r7, r4
 80010c8:	4834      	ldr	r0, [pc, #208]	; (800119c <send_sms+0x1bc>)
 80010ca:	f002 f8dd 	bl	8003288 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 30, 100);
 80010ce:	250c      	movs	r5, #12
 80010d0:	1979      	adds	r1, r7, r5
 80010d2:	4832      	ldr	r0, [pc, #200]	; (800119c <send_sms+0x1bc>)
 80010d4:	2364      	movs	r3, #100	; 0x64
 80010d6:	221e      	movs	r2, #30
 80010d8:	f002 f982 	bl	80033e0 <HAL_UART_Receive>
	HAL_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f000 fd23 	bl	8001b28 <HAL_Delay>
	memset(buffer,0,sizeof(buffer));
 80010e2:	197b      	adds	r3, r7, r5
 80010e4:	221e      	movs	r2, #30
 80010e6:	2100      	movs	r1, #0
 80010e8:	0018      	movs	r0, r3
 80010ea:	f003 f9e3 	bl	80044b4 <memset>
	sprintf(ATcommand,"AT+CMGS=\"%s\"\r\n",mobileNumber);
 80010ee:	4a2e      	ldr	r2, [pc, #184]	; (80011a8 <send_sms+0x1c8>)
 80010f0:	492e      	ldr	r1, [pc, #184]	; (80011ac <send_sms+0x1cc>)
 80010f2:	193b      	adds	r3, r7, r4
 80010f4:	0018      	movs	r0, r3
 80010f6:	f003 f9e5 	bl	80044c4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80010fa:	193b      	adds	r3, r7, r4
 80010fc:	0018      	movs	r0, r3
 80010fe:	f7ff f809 	bl	8000114 <strlen>
 8001102:	0003      	movs	r3, r0
 8001104:	b29a      	uxth	r2, r3
 8001106:	23fa      	movs	r3, #250	; 0xfa
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	1939      	adds	r1, r7, r4
 800110c:	4822      	ldr	r0, [pc, #136]	; (8001198 <send_sms+0x1b8>)
 800110e:	f002 f8bb 	bl	8003288 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001112:	193b      	adds	r3, r7, r4
 8001114:	0018      	movs	r0, r3
 8001116:	f7fe fffd 	bl	8000114 <strlen>
 800111a:	0003      	movs	r3, r0
 800111c:	b29a      	uxth	r2, r3
 800111e:	23fa      	movs	r3, #250	; 0xfa
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	1939      	adds	r1, r7, r4
 8001124:	481d      	ldr	r0, [pc, #116]	; (800119c <send_sms+0x1bc>)
 8001126:	f002 f8af 	bl	8003288 <HAL_UART_Transmit>
	HAL_Delay(10);
 800112a:	200a      	movs	r0, #10
 800112c:	f000 fcfc 	bl	8001b28 <HAL_Delay>
	sprintf(ATcommand,"%s%c",str_to_send,26);//,0x1a);
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	491f      	ldr	r1, [pc, #124]	; (80011b0 <send_sms+0x1d0>)
 8001134:	1938      	adds	r0, r7, r4
 8001136:	231a      	movs	r3, #26
 8001138:	f003 f9c4 	bl	80044c4 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 800113c:	193b      	adds	r3, r7, r4
 800113e:	0018      	movs	r0, r3
 8001140:	f7fe ffe8 	bl	8000114 <strlen>
 8001144:	0003      	movs	r3, r0
 8001146:	b29a      	uxth	r2, r3
 8001148:	23fa      	movs	r3, #250	; 0xfa
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	1939      	adds	r1, r7, r4
 800114e:	4812      	ldr	r0, [pc, #72]	; (8001198 <send_sms+0x1b8>)
 8001150:	f002 f89a 	bl	8003288 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001154:	193b      	adds	r3, r7, r4
 8001156:	0018      	movs	r0, r3
 8001158:	f7fe ffdc 	bl	8000114 <strlen>
 800115c:	0003      	movs	r3, r0
 800115e:	b29a      	uxth	r2, r3
 8001160:	23fa      	movs	r3, #250	; 0xfa
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	1939      	adds	r1, r7, r4
 8001166:	480d      	ldr	r0, [pc, #52]	; (800119c <send_sms+0x1bc>)
 8001168:	f002 f88e 	bl	8003288 <HAL_UART_Transmit>
	HAL_UART_Receive (&huart3, buffer, 30, 100);
 800116c:	1979      	adds	r1, r7, r5
 800116e:	480b      	ldr	r0, [pc, #44]	; (800119c <send_sms+0x1bc>)
 8001170:	2364      	movs	r3, #100	; 0x64
 8001172:	221e      	movs	r2, #30
 8001174:	f002 f934 	bl	80033e0 <HAL_UART_Receive>
	memset(buffer,0,sizeof(buffer));
 8001178:	197b      	adds	r3, r7, r5
 800117a:	221e      	movs	r2, #30
 800117c:	2100      	movs	r1, #0
 800117e:	0018      	movs	r0, r3
 8001180:	f003 f998 	bl	80044b4 <memset>
	HAL_Delay(10);
 8001184:	200a      	movs	r0, #10
 8001186:	f000 fccf 	bl	8001b28 <HAL_Delay>
}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	0018      	movs	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	b020      	add	sp, #128	; 0x80
 8001192:	bdb0      	pop	{r4, r5, r7, pc}
 8001194:	08005808 	.word	0x08005808
 8001198:	200006dc 	.word	0x200006dc
 800119c:	2000076c 	.word	0x2000076c
 80011a0:	08005810 	.word	0x08005810
 80011a4:	08005814 	.word	0x08005814
 80011a8:	20000034 	.word	0x20000034
 80011ac:	08005820 	.word	0x08005820
 80011b0:	08005830 	.word	0x08005830

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b590      	push	{r4, r7, lr}
 80011b6:	b089      	sub	sp, #36	; 0x24
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ba:	f000 fc2f 	bl	8001a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011be:	f000 f84d 	bl	800125c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c2:	f000 f981 	bl	80014c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011c6:	f000 f8df 	bl	8001388 <MX_USART2_UART_Init>
  MX_DMA_Init();
 80011ca:	f000 f95f 	bl	800148c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011ce:	f000 f88d 	bl	80012ec <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80011d2:	f000 f927 	bl	8001424 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA (&huart1, (uint8_t*)UART1_rxBuffer, 700);
 80011d6:	23af      	movs	r3, #175	; 0xaf
 80011d8:	009a      	lsls	r2, r3, #2
 80011da:	491a      	ldr	r1, [pc, #104]	; (8001244 <main+0x90>)
 80011dc:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <main+0x94>)
 80011de:	0018      	movs	r0, r3
 80011e0:	f002 f9f0 	bl	80035c4 <HAL_UART_Receive_DMA>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	//copy buffer content into char array
	int i = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
    for (i=0;i<BUFF_SIZE;i++){
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
 80011ec:	e00b      	b.n	8001206 <main+0x52>
        nmea_raw_data[i] = (char) UART1_rxBuffer[i];
 80011ee:	4a15      	ldr	r2, [pc, #84]	; (8001244 <main+0x90>)
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	18d3      	adds	r3, r2, r3
 80011f4:	7819      	ldrb	r1, [r3, #0]
 80011f6:	4a15      	ldr	r2, [pc, #84]	; (800124c <main+0x98>)
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	18d3      	adds	r3, r2, r3
 80011fc:	1c0a      	adds	r2, r1, #0
 80011fe:	701a      	strb	r2, [r3, #0]
    for (i=0;i<BUFF_SIZE;i++){
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	3301      	adds	r3, #1
 8001204:	61fb      	str	r3, [r7, #28]
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	23af      	movs	r3, #175	; 0xaf
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	429a      	cmp	r2, r3
 800120e:	dbee      	blt.n	80011ee <main+0x3a>
    }

    //extract location under "DDD,DDD" format
	extract_location_from_nmea_raw_data(nmea_raw_data, &loc_str);
 8001210:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <main+0x9c>)
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <main+0x98>)
 8001214:	0011      	movs	r1, r2
 8001216:	0018      	movs	r0, r3
 8001218:	f7ff fe88 	bl	8000f2c <extract_location_from_nmea_raw_data>

	//transmit formatted location to PC
	//HAL_UART_Transmit(&huart2, (uint8_t*) loc_str, 50, 100);

	//check if flag is on (user button pressed)
	if (flag == 1){
 800121c:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <main+0xa0>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b01      	cmp	r3, #1
 8001222:	d1df      	bne.n	80011e4 <main+0x30>

		char str_to_send[]= "We encaspulated this";
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4a0c      	ldr	r2, [pc, #48]	; (8001258 <main+0xa4>)
 8001228:	ca13      	ldmia	r2!, {r0, r1, r4}
 800122a:	c313      	stmia	r3!, {r0, r1, r4}
 800122c:	ca03      	ldmia	r2!, {r0, r1}
 800122e:	c303      	stmia	r3!, {r0, r1}
 8001230:	7812      	ldrb	r2, [r2, #0]
 8001232:	701a      	strb	r2, [r3, #0]
		send_sms(str_to_send);
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	0018      	movs	r0, r3
 8001238:	f7ff fed2 	bl	8000fe0 <send_sms>

	  //reset flag
		flag = 0;
 800123c:	4b05      	ldr	r3, [pc, #20]	; (8001254 <main+0xa0>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
  {
 8001242:	e7cf      	b.n	80011e4 <main+0x30>
 8001244:	200000d0 	.word	0x200000d0
 8001248:	2000064c 	.word	0x2000064c
 800124c:	2000038c 	.word	0x2000038c
 8001250:	20000000 	.word	0x20000000
 8001254:	20000648 	.word	0x20000648
 8001258:	08005838 	.word	0x08005838

0800125c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b093      	sub	sp, #76	; 0x4c
 8001260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001262:	2414      	movs	r4, #20
 8001264:	193b      	adds	r3, r7, r4
 8001266:	0018      	movs	r0, r3
 8001268:	2334      	movs	r3, #52	; 0x34
 800126a:	001a      	movs	r2, r3
 800126c:	2100      	movs	r1, #0
 800126e:	f003 f921 	bl	80044b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	0018      	movs	r0, r3
 8001276:	2310      	movs	r3, #16
 8001278:	001a      	movs	r2, r3
 800127a:	2100      	movs	r1, #0
 800127c:	f003 f91a 	bl	80044b4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	0018      	movs	r0, r3
 8001286:	f001 f96f 	bl	8002568 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800128a:	193b      	adds	r3, r7, r4
 800128c:	2202      	movs	r2, #2
 800128e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001290:	193b      	adds	r3, r7, r4
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	0052      	lsls	r2, r2, #1
 8001296:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001298:	193b      	adds	r3, r7, r4
 800129a:	2200      	movs	r2, #0
 800129c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800129e:	193b      	adds	r3, r7, r4
 80012a0:	2240      	movs	r2, #64	; 0x40
 80012a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012a4:	193b      	adds	r3, r7, r4
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012aa:	193b      	adds	r3, r7, r4
 80012ac:	0018      	movs	r0, r3
 80012ae:	f001 f9a7 	bl	8002600 <HAL_RCC_OscConfig>
 80012b2:	1e03      	subs	r3, r0, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80012b6:	f000 f9b9 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	2207      	movs	r2, #7
 80012be:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	2200      	movs	r2, #0
 80012c4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	2200      	movs	r2, #0
 80012d0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	2100      	movs	r1, #0
 80012d6:	0018      	movs	r0, r3
 80012d8:	f001 fca2 	bl	8002c20 <HAL_RCC_ClockConfig>
 80012dc:	1e03      	subs	r3, r0, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80012e0:	f000 f9a4 	bl	800162c <Error_Handler>
  }
}
 80012e4:	46c0      	nop			; (mov r8, r8)
 80012e6:	46bd      	mov	sp, r7
 80012e8:	b013      	add	sp, #76	; 0x4c
 80012ea:	bd90      	pop	{r4, r7, pc}

080012ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012f0:	4b23      	ldr	r3, [pc, #140]	; (8001380 <MX_USART1_UART_Init+0x94>)
 80012f2:	4a24      	ldr	r2, [pc, #144]	; (8001384 <MX_USART1_UART_Init+0x98>)
 80012f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80012f6:	4b22      	ldr	r3, [pc, #136]	; (8001380 <MX_USART1_UART_Init+0x94>)
 80012f8:	2296      	movs	r2, #150	; 0x96
 80012fa:	0212      	lsls	r2, r2, #8
 80012fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012fe:	4b20      	ldr	r3, [pc, #128]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001304:	4b1e      	ldr	r3, [pc, #120]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800130a:	4b1d      	ldr	r3, [pc, #116]	; (8001380 <MX_USART1_UART_Init+0x94>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001310:	4b1b      	ldr	r3, [pc, #108]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001312:	220c      	movs	r2, #12
 8001314:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001316:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800131c:	4b18      	ldr	r3, [pc, #96]	; (8001380 <MX_USART1_UART_Init+0x94>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001322:	4b17      	ldr	r3, [pc, #92]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001328:	4b15      	ldr	r3, [pc, #84]	; (8001380 <MX_USART1_UART_Init+0x94>)
 800132a:	2200      	movs	r2, #0
 800132c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800132e:	4b14      	ldr	r3, [pc, #80]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001330:	2200      	movs	r2, #0
 8001332:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001336:	0018      	movs	r0, r3
 8001338:	f001 ff50 	bl	80031dc <HAL_UART_Init>
 800133c:	1e03      	subs	r3, r0, #0
 800133e:	d001      	beq.n	8001344 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001340:	f000 f974 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001344:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001346:	2100      	movs	r1, #0
 8001348:	0018      	movs	r0, r3
 800134a:	f002 ffa9 	bl	80042a0 <HAL_UARTEx_SetTxFifoThreshold>
 800134e:	1e03      	subs	r3, r0, #0
 8001350:	d001      	beq.n	8001356 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001352:	f000 f96b 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001356:	4b0a      	ldr	r3, [pc, #40]	; (8001380 <MX_USART1_UART_Init+0x94>)
 8001358:	2100      	movs	r1, #0
 800135a:	0018      	movs	r0, r3
 800135c:	f002 ffe0 	bl	8004320 <HAL_UARTEx_SetRxFifoThreshold>
 8001360:	1e03      	subs	r3, r0, #0
 8001362:	d001      	beq.n	8001368 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001364:	f000 f962 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <MX_USART1_UART_Init+0x94>)
 800136a:	0018      	movs	r0, r3
 800136c:	f002 ff5e 	bl	800422c <HAL_UARTEx_DisableFifoMode>
 8001370:	1e03      	subs	r3, r0, #0
 8001372:	d001      	beq.n	8001378 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001374:	f000 f95a 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001378:	46c0      	nop			; (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	2000064c 	.word	0x2000064c
 8001384:	40013800 	.word	0x40013800

08001388 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800138c:	4b23      	ldr	r3, [pc, #140]	; (800141c <MX_USART2_UART_Init+0x94>)
 800138e:	4a24      	ldr	r2, [pc, #144]	; (8001420 <MX_USART2_UART_Init+0x98>)
 8001390:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001392:	4b22      	ldr	r3, [pc, #136]	; (800141c <MX_USART2_UART_Init+0x94>)
 8001394:	2296      	movs	r2, #150	; 0x96
 8001396:	0192      	lsls	r2, r2, #6
 8001398:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800139a:	4b20      	ldr	r3, [pc, #128]	; (800141c <MX_USART2_UART_Init+0x94>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013a0:	4b1e      	ldr	r3, [pc, #120]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013a6:	4b1d      	ldr	r3, [pc, #116]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013ae:	220c      	movs	r2, #12
 80013b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b2:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b8:	4b18      	ldr	r3, [pc, #96]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ca:	4b14      	ldr	r3, [pc, #80]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013d0:	4b12      	ldr	r3, [pc, #72]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013d2:	0018      	movs	r0, r3
 80013d4:	f001 ff02 	bl	80031dc <HAL_UART_Init>
 80013d8:	1e03      	subs	r3, r0, #0
 80013da:	d001      	beq.n	80013e0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80013dc:	f000 f926 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e0:	4b0e      	ldr	r3, [pc, #56]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013e2:	2100      	movs	r1, #0
 80013e4:	0018      	movs	r0, r3
 80013e6:	f002 ff5b 	bl	80042a0 <HAL_UARTEx_SetTxFifoThreshold>
 80013ea:	1e03      	subs	r3, r0, #0
 80013ec:	d001      	beq.n	80013f2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013ee:	f000 f91d 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013f2:	4b0a      	ldr	r3, [pc, #40]	; (800141c <MX_USART2_UART_Init+0x94>)
 80013f4:	2100      	movs	r1, #0
 80013f6:	0018      	movs	r0, r3
 80013f8:	f002 ff92 	bl	8004320 <HAL_UARTEx_SetRxFifoThreshold>
 80013fc:	1e03      	subs	r3, r0, #0
 80013fe:	d001      	beq.n	8001404 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001400:	f000 f914 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <MX_USART2_UART_Init+0x94>)
 8001406:	0018      	movs	r0, r3
 8001408:	f002 ff10 	bl	800422c <HAL_UARTEx_DisableFifoMode>
 800140c:	1e03      	subs	r3, r0, #0
 800140e:	d001      	beq.n	8001414 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001410:	f000 f90c 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001414:	46c0      	nop			; (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	200006dc 	.word	0x200006dc
 8001420:	40004400 	.word	0x40004400

08001424 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001428:	4b16      	ldr	r3, [pc, #88]	; (8001484 <MX_USART3_UART_Init+0x60>)
 800142a:	4a17      	ldr	r2, [pc, #92]	; (8001488 <MX_USART3_UART_Init+0x64>)
 800142c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800142e:	4b15      	ldr	r3, [pc, #84]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001430:	2296      	movs	r2, #150	; 0x96
 8001432:	0192      	lsls	r2, r2, #6
 8001434:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001436:	4b13      	ldr	r3, [pc, #76]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_USART3_UART_Init+0x60>)
 800143e:	2200      	movs	r2, #0
 8001440:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001448:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <MX_USART3_UART_Init+0x60>)
 800144a:	220c      	movs	r2, #12
 800144c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001454:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800145a:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <MX_USART3_UART_Init+0x60>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001460:	4b08      	ldr	r3, [pc, #32]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001462:	2200      	movs	r2, #0
 8001464:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001466:	4b07      	ldr	r3, [pc, #28]	; (8001484 <MX_USART3_UART_Init+0x60>)
 8001468:	2200      	movs	r2, #0
 800146a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800146c:	4b05      	ldr	r3, [pc, #20]	; (8001484 <MX_USART3_UART_Init+0x60>)
 800146e:	0018      	movs	r0, r3
 8001470:	f001 feb4 	bl	80031dc <HAL_UART_Init>
 8001474:	1e03      	subs	r3, r0, #0
 8001476:	d001      	beq.n	800147c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001478:	f000 f8d8 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800147c:	46c0      	nop			; (mov r8, r8)
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	46c0      	nop			; (mov r8, r8)
 8001484:	2000076c 	.word	0x2000076c
 8001488:	40004800 	.word	0x40004800

0800148c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001492:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <MX_DMA_Init+0x38>)
 8001494:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001496:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <MX_DMA_Init+0x38>)
 8001498:	2101      	movs	r1, #1
 800149a:	430a      	orrs	r2, r1
 800149c:	639a      	str	r2, [r3, #56]	; 0x38
 800149e:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <MX_DMA_Init+0x38>)
 80014a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a2:	2201      	movs	r2, #1
 80014a4:	4013      	ands	r3, r2
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2100      	movs	r1, #0
 80014ae:	2009      	movs	r0, #9
 80014b0:	f000 fc20 	bl	8001cf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014b4:	2009      	movs	r0, #9
 80014b6:	f000 fc32 	bl	8001d1e <HAL_NVIC_EnableIRQ>

}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	46bd      	mov	sp, r7
 80014be:	b002      	add	sp, #8
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			; (mov r8, r8)
 80014c4:	40021000 	.word	0x40021000

080014c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b08b      	sub	sp, #44	; 0x2c
 80014cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ce:	2414      	movs	r4, #20
 80014d0:	193b      	adds	r3, r7, r4
 80014d2:	0018      	movs	r0, r3
 80014d4:	2314      	movs	r3, #20
 80014d6:	001a      	movs	r2, r3
 80014d8:	2100      	movs	r1, #0
 80014da:	f002 ffeb 	bl	80044b4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014de:	4b3e      	ldr	r3, [pc, #248]	; (80015d8 <MX_GPIO_Init+0x110>)
 80014e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014e2:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <MX_GPIO_Init+0x110>)
 80014e4:	2104      	movs	r1, #4
 80014e6:	430a      	orrs	r2, r1
 80014e8:	635a      	str	r2, [r3, #52]	; 0x34
 80014ea:	4b3b      	ldr	r3, [pc, #236]	; (80015d8 <MX_GPIO_Init+0x110>)
 80014ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ee:	2204      	movs	r2, #4
 80014f0:	4013      	ands	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014f6:	4b38      	ldr	r3, [pc, #224]	; (80015d8 <MX_GPIO_Init+0x110>)
 80014f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014fa:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <MX_GPIO_Init+0x110>)
 80014fc:	2120      	movs	r1, #32
 80014fe:	430a      	orrs	r2, r1
 8001500:	635a      	str	r2, [r3, #52]	; 0x34
 8001502:	4b35      	ldr	r3, [pc, #212]	; (80015d8 <MX_GPIO_Init+0x110>)
 8001504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001506:	2220      	movs	r2, #32
 8001508:	4013      	ands	r3, r2
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	4b32      	ldr	r3, [pc, #200]	; (80015d8 <MX_GPIO_Init+0x110>)
 8001510:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001512:	4b31      	ldr	r3, [pc, #196]	; (80015d8 <MX_GPIO_Init+0x110>)
 8001514:	2101      	movs	r1, #1
 8001516:	430a      	orrs	r2, r1
 8001518:	635a      	str	r2, [r3, #52]	; 0x34
 800151a:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <MX_GPIO_Init+0x110>)
 800151c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800151e:	2201      	movs	r2, #1
 8001520:	4013      	ands	r3, r2
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001526:	4b2c      	ldr	r3, [pc, #176]	; (80015d8 <MX_GPIO_Init+0x110>)
 8001528:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800152a:	4b2b      	ldr	r3, [pc, #172]	; (80015d8 <MX_GPIO_Init+0x110>)
 800152c:	2102      	movs	r1, #2
 800152e:	430a      	orrs	r2, r1
 8001530:	635a      	str	r2, [r3, #52]	; 0x34
 8001532:	4b29      	ldr	r3, [pc, #164]	; (80015d8 <MX_GPIO_Init+0x110>)
 8001534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001536:	2202      	movs	r2, #2
 8001538:	4013      	ands	r3, r2
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800153e:	2384      	movs	r3, #132	; 0x84
 8001540:	00d9      	lsls	r1, r3, #3
 8001542:	23a0      	movs	r3, #160	; 0xa0
 8001544:	05db      	lsls	r3, r3, #23
 8001546:	2200      	movs	r2, #0
 8001548:	0018      	movs	r0, r3
 800154a:	f000 ffbb 	bl	80024c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800154e:	193b      	adds	r3, r7, r4
 8001550:	2280      	movs	r2, #128	; 0x80
 8001552:	0192      	lsls	r2, r2, #6
 8001554:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001556:	193b      	adds	r3, r7, r4
 8001558:	2288      	movs	r2, #136	; 0x88
 800155a:	0352      	lsls	r2, r2, #13
 800155c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155e:	193b      	adds	r3, r7, r4
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001564:	193b      	adds	r3, r7, r4
 8001566:	4a1d      	ldr	r2, [pc, #116]	; (80015dc <MX_GPIO_Init+0x114>)
 8001568:	0019      	movs	r1, r3
 800156a:	0010      	movs	r0, r2
 800156c:	f000 fe46 	bl	80021fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8001570:	193b      	adds	r3, r7, r4
 8001572:	2220      	movs	r2, #32
 8001574:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001576:	193b      	adds	r3, r7, r4
 8001578:	2201      	movs	r2, #1
 800157a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	193b      	adds	r3, r7, r4
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001582:	193b      	adds	r3, r7, r4
 8001584:	2202      	movs	r2, #2
 8001586:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001588:	193a      	adds	r2, r7, r4
 800158a:	23a0      	movs	r3, #160	; 0xa0
 800158c:	05db      	lsls	r3, r3, #23
 800158e:	0011      	movs	r1, r2
 8001590:	0018      	movs	r0, r3
 8001592:	f000 fe33 	bl	80021fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001596:	0021      	movs	r1, r4
 8001598:	187b      	adds	r3, r7, r1
 800159a:	2280      	movs	r2, #128	; 0x80
 800159c:	00d2      	lsls	r2, r2, #3
 800159e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	187b      	adds	r3, r7, r1
 80015a2:	2201      	movs	r2, #1
 80015a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015a6:	187b      	adds	r3, r7, r1
 80015a8:	2202      	movs	r2, #2
 80015aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ac:	187b      	adds	r3, r7, r1
 80015ae:	2202      	movs	r2, #2
 80015b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b2:	187a      	adds	r2, r7, r1
 80015b4:	23a0      	movs	r3, #160	; 0xa0
 80015b6:	05db      	lsls	r3, r3, #23
 80015b8:	0011      	movs	r1, r2
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 fe1e 	bl	80021fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2100      	movs	r1, #0
 80015c4:	2007      	movs	r0, #7
 80015c6:	f000 fb95 	bl	8001cf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80015ca:	2007      	movs	r0, #7
 80015cc:	f000 fba7 	bl	8001d1e <HAL_NVIC_EnableIRQ>

}
 80015d0:	46c0      	nop			; (mov r8, r8)
 80015d2:	46bd      	mov	sp, r7
 80015d4:	b00b      	add	sp, #44	; 0x2c
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	40021000 	.word	0x40021000
 80015dc:	50000800 	.word	0x50000800

080015e0 <HAL_GPIO_EXTI_Rising_Callback>:
    HAL_UART_Receive_DMA(&huart2, UART2_rxBuffer, 12);
}
*/

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	0002      	movs	r2, r0
 80015e8:	1dbb      	adds	r3, r7, #6
 80015ea:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == GPIO_PIN_13) {
 80015ec:	1dbb      	adds	r3, r7, #6
 80015ee:	881a      	ldrh	r2, [r3, #0]
 80015f0:	2380      	movs	r3, #128	; 0x80
 80015f2:	019b      	lsls	r3, r3, #6
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d112      	bne.n	800161e <HAL_GPIO_EXTI_Rising_Callback+0x3e>
	//turn gps module on
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80015f8:	2380      	movs	r3, #128	; 0x80
 80015fa:	00d9      	lsls	r1, r3, #3
 80015fc:	23a0      	movs	r3, #160	; 0xa0
 80015fe:	05db      	lsls	r3, r3, #23
 8001600:	2201      	movs	r2, #1
 8001602:	0018      	movs	r0, r3
 8001604:	f000 ff5e 	bl	80024c4 <HAL_GPIO_WritePin>
    //switch led on
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001608:	23a0      	movs	r3, #160	; 0xa0
 800160a:	05db      	lsls	r3, r3, #23
 800160c:	2201      	movs	r2, #1
 800160e:	2120      	movs	r1, #32
 8001610:	0018      	movs	r0, r3
 8001612:	f000 ff57 	bl	80024c4 <HAL_GPIO_WritePin>
    //set flag on
    flag = 1;
 8001616:	4b04      	ldr	r3, [pc, #16]	; (8001628 <HAL_GPIO_EXTI_Rising_Callback+0x48>)
 8001618:	2201      	movs	r2, #1
 800161a:	601a      	str	r2, [r3, #0]
  } else {
      __NOP();
  }
}
 800161c:	e000      	b.n	8001620 <HAL_GPIO_EXTI_Rising_Callback+0x40>
      __NOP();
 800161e:	46c0      	nop			; (mov r8, r8)
}
 8001620:	46c0      	nop			; (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	b002      	add	sp, #8
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000648 	.word	0x20000648

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	e7fe      	b.n	8001634 <Error_Handler+0x8>
	...

08001638 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163e:	4b11      	ldr	r3, [pc, #68]	; (8001684 <HAL_MspInit+0x4c>)
 8001640:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <HAL_MspInit+0x4c>)
 8001644:	2101      	movs	r1, #1
 8001646:	430a      	orrs	r2, r1
 8001648:	641a      	str	r2, [r3, #64]	; 0x40
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <HAL_MspInit+0x4c>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	2201      	movs	r2, #1
 8001650:	4013      	ands	r3, r2
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001656:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <HAL_MspInit+0x4c>)
 8001658:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800165a:	4b0a      	ldr	r3, [pc, #40]	; (8001684 <HAL_MspInit+0x4c>)
 800165c:	2180      	movs	r1, #128	; 0x80
 800165e:	0549      	lsls	r1, r1, #21
 8001660:	430a      	orrs	r2, r1
 8001662:	63da      	str	r2, [r3, #60]	; 0x3c
 8001664:	4b07      	ldr	r3, [pc, #28]	; (8001684 <HAL_MspInit+0x4c>)
 8001666:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	055b      	lsls	r3, r3, #21
 800166c:	4013      	ands	r3, r2
 800166e:	603b      	str	r3, [r7, #0]
 8001670:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8001672:	23c0      	movs	r3, #192	; 0xc0
 8001674:	00db      	lsls	r3, r3, #3
 8001676:	0018      	movs	r0, r3
 8001678:	f000 fa7a 	bl	8001b70 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800167c:	46c0      	nop			; (mov r8, r8)
 800167e:	46bd      	mov	sp, r7
 8001680:	b002      	add	sp, #8
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000

08001688 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b097      	sub	sp, #92	; 0x5c
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	2344      	movs	r3, #68	; 0x44
 8001692:	18fb      	adds	r3, r7, r3
 8001694:	0018      	movs	r0, r3
 8001696:	2314      	movs	r3, #20
 8001698:	001a      	movs	r2, r3
 800169a:	2100      	movs	r1, #0
 800169c:	f002 ff0a 	bl	80044b4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a0:	2428      	movs	r4, #40	; 0x28
 80016a2:	193b      	adds	r3, r7, r4
 80016a4:	0018      	movs	r0, r3
 80016a6:	231c      	movs	r3, #28
 80016a8:	001a      	movs	r2, r3
 80016aa:	2100      	movs	r1, #0
 80016ac:	f002 ff02 	bl	80044b4 <memset>
  if(huart->Instance==USART1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a87      	ldr	r2, [pc, #540]	; (80018d4 <HAL_UART_MspInit+0x24c>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d168      	bne.n	800178c <HAL_UART_MspInit+0x104>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016ba:	193b      	adds	r3, r7, r4
 80016bc:	2201      	movs	r2, #1
 80016be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80016c0:	193b      	adds	r3, r7, r4
 80016c2:	2200      	movs	r2, #0
 80016c4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c6:	193b      	adds	r3, r7, r4
 80016c8:	0018      	movs	r0, r3
 80016ca:	f001 fc53 	bl	8002f74 <HAL_RCCEx_PeriphCLKConfig>
 80016ce:	1e03      	subs	r3, r0, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80016d2:	f7ff ffab 	bl	800162c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d6:	4b80      	ldr	r3, [pc, #512]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80016d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016da:	4b7f      	ldr	r3, [pc, #508]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80016dc:	2180      	movs	r1, #128	; 0x80
 80016de:	01c9      	lsls	r1, r1, #7
 80016e0:	430a      	orrs	r2, r1
 80016e2:	641a      	str	r2, [r3, #64]	; 0x40
 80016e4:	4b7c      	ldr	r3, [pc, #496]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80016e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016e8:	2380      	movs	r3, #128	; 0x80
 80016ea:	01db      	lsls	r3, r3, #7
 80016ec:	4013      	ands	r3, r2
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
 80016f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f2:	4b79      	ldr	r3, [pc, #484]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80016f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016f6:	4b78      	ldr	r3, [pc, #480]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80016f8:	2104      	movs	r1, #4
 80016fa:	430a      	orrs	r2, r1
 80016fc:	635a      	str	r2, [r3, #52]	; 0x34
 80016fe:	4b76      	ldr	r3, [pc, #472]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001702:	2204      	movs	r2, #4
 8001704:	4013      	ands	r3, r2
 8001706:	623b      	str	r3, [r7, #32]
 8001708:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800170a:	2144      	movs	r1, #68	; 0x44
 800170c:	187b      	adds	r3, r7, r1
 800170e:	2230      	movs	r2, #48	; 0x30
 8001710:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	187b      	adds	r3, r7, r1
 8001714:	2202      	movs	r2, #2
 8001716:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	187b      	adds	r3, r7, r1
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	187b      	adds	r3, r7, r1
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001724:	187b      	adds	r3, r7, r1
 8001726:	2201      	movs	r2, #1
 8001728:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800172a:	187b      	adds	r3, r7, r1
 800172c:	4a6b      	ldr	r2, [pc, #428]	; (80018dc <HAL_UART_MspInit+0x254>)
 800172e:	0019      	movs	r1, r3
 8001730:	0010      	movs	r0, r2
 8001732:	f000 fd63 	bl	80021fc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8001736:	4b6a      	ldr	r3, [pc, #424]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001738:	4a6a      	ldr	r2, [pc, #424]	; (80018e4 <HAL_UART_MspInit+0x25c>)
 800173a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800173c:	4b68      	ldr	r3, [pc, #416]	; (80018e0 <HAL_UART_MspInit+0x258>)
 800173e:	2232      	movs	r2, #50	; 0x32
 8001740:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001742:	4b67      	ldr	r3, [pc, #412]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001744:	2200      	movs	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001748:	4b65      	ldr	r3, [pc, #404]	; (80018e0 <HAL_UART_MspInit+0x258>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800174e:	4b64      	ldr	r3, [pc, #400]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001750:	2280      	movs	r2, #128	; 0x80
 8001752:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001754:	4b62      	ldr	r3, [pc, #392]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800175a:	4b61      	ldr	r3, [pc, #388]	; (80018e0 <HAL_UART_MspInit+0x258>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001760:	4b5f      	ldr	r3, [pc, #380]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001762:	2220      	movs	r2, #32
 8001764:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001766:	4b5e      	ldr	r3, [pc, #376]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001768:	22c0      	movs	r2, #192	; 0xc0
 800176a:	0192      	lsls	r2, r2, #6
 800176c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800176e:	4b5c      	ldr	r3, [pc, #368]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001770:	0018      	movs	r0, r3
 8001772:	f000 faf1 	bl	8001d58 <HAL_DMA_Init>
 8001776:	1e03      	subs	r3, r0, #0
 8001778:	d001      	beq.n	800177e <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800177a:	f7ff ff57 	bl	800162c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a57      	ldr	r2, [pc, #348]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001782:	67da      	str	r2, [r3, #124]	; 0x7c
 8001784:	4b56      	ldr	r3, [pc, #344]	; (80018e0 <HAL_UART_MspInit+0x258>)
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800178a:	e09e      	b.n	80018ca <HAL_UART_MspInit+0x242>
  else if(huart->Instance==USART2)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a55      	ldr	r2, [pc, #340]	; (80018e8 <HAL_UART_MspInit+0x260>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d140      	bne.n	8001818 <HAL_UART_MspInit+0x190>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001796:	2128      	movs	r1, #40	; 0x28
 8001798:	187b      	adds	r3, r7, r1
 800179a:	2202      	movs	r2, #2
 800179c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800179e:	187b      	adds	r3, r7, r1
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017a4:	187b      	adds	r3, r7, r1
 80017a6:	0018      	movs	r0, r3
 80017a8:	f001 fbe4 	bl	8002f74 <HAL_RCCEx_PeriphCLKConfig>
 80017ac:	1e03      	subs	r3, r0, #0
 80017ae:	d001      	beq.n	80017b4 <HAL_UART_MspInit+0x12c>
      Error_Handler();
 80017b0:	f7ff ff3c 	bl	800162c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b4:	4b48      	ldr	r3, [pc, #288]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80017b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017b8:	4b47      	ldr	r3, [pc, #284]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80017ba:	2180      	movs	r1, #128	; 0x80
 80017bc:	0289      	lsls	r1, r1, #10
 80017be:	430a      	orrs	r2, r1
 80017c0:	63da      	str	r2, [r3, #60]	; 0x3c
 80017c2:	4b45      	ldr	r3, [pc, #276]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80017c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80017c6:	2380      	movs	r3, #128	; 0x80
 80017c8:	029b      	lsls	r3, r3, #10
 80017ca:	4013      	ands	r3, r2
 80017cc:	61fb      	str	r3, [r7, #28]
 80017ce:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d0:	4b41      	ldr	r3, [pc, #260]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80017d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017d4:	4b40      	ldr	r3, [pc, #256]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80017d6:	2101      	movs	r1, #1
 80017d8:	430a      	orrs	r2, r1
 80017da:	635a      	str	r2, [r3, #52]	; 0x34
 80017dc:	4b3e      	ldr	r3, [pc, #248]	; (80018d8 <HAL_UART_MspInit+0x250>)
 80017de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017e0:	2201      	movs	r2, #1
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
 80017e6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017e8:	2144      	movs	r1, #68	; 0x44
 80017ea:	187b      	adds	r3, r7, r1
 80017ec:	220c      	movs	r2, #12
 80017ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	187b      	adds	r3, r7, r1
 80017f2:	2202      	movs	r2, #2
 80017f4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017f6:	187b      	adds	r3, r7, r1
 80017f8:	2201      	movs	r2, #1
 80017fa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fc:	187b      	adds	r3, r7, r1
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001802:	187b      	adds	r3, r7, r1
 8001804:	2201      	movs	r2, #1
 8001806:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001808:	187a      	adds	r2, r7, r1
 800180a:	23a0      	movs	r3, #160	; 0xa0
 800180c:	05db      	lsls	r3, r3, #23
 800180e:	0011      	movs	r1, r2
 8001810:	0018      	movs	r0, r3
 8001812:	f000 fcf3 	bl	80021fc <HAL_GPIO_Init>
}
 8001816:	e058      	b.n	80018ca <HAL_UART_MspInit+0x242>
  else if(huart->Instance==USART3)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a33      	ldr	r2, [pc, #204]	; (80018ec <HAL_UART_MspInit+0x264>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d153      	bne.n	80018ca <HAL_UART_MspInit+0x242>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001822:	4b2d      	ldr	r3, [pc, #180]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001824:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001826:	4b2c      	ldr	r3, [pc, #176]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001828:	2180      	movs	r1, #128	; 0x80
 800182a:	02c9      	lsls	r1, r1, #11
 800182c:	430a      	orrs	r2, r1
 800182e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001830:	4b29      	ldr	r3, [pc, #164]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001832:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	02db      	lsls	r3, r3, #11
 8001838:	4013      	ands	r3, r2
 800183a:	617b      	str	r3, [r7, #20]
 800183c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800183e:	4b26      	ldr	r3, [pc, #152]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001842:	4b25      	ldr	r3, [pc, #148]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001844:	2104      	movs	r1, #4
 8001846:	430a      	orrs	r2, r1
 8001848:	635a      	str	r2, [r3, #52]	; 0x34
 800184a:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <HAL_UART_MspInit+0x250>)
 800184c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184e:	2204      	movs	r2, #4
 8001850:	4013      	ands	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001856:	4b20      	ldr	r3, [pc, #128]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001858:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800185a:	4b1f      	ldr	r3, [pc, #124]	; (80018d8 <HAL_UART_MspInit+0x250>)
 800185c:	2102      	movs	r1, #2
 800185e:	430a      	orrs	r2, r1
 8001860:	635a      	str	r2, [r3, #52]	; 0x34
 8001862:	4b1d      	ldr	r3, [pc, #116]	; (80018d8 <HAL_UART_MspInit+0x250>)
 8001864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001866:	2202      	movs	r2, #2
 8001868:	4013      	ands	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800186e:	2144      	movs	r1, #68	; 0x44
 8001870:	187b      	adds	r3, r7, r1
 8001872:	2280      	movs	r2, #128	; 0x80
 8001874:	0112      	lsls	r2, r2, #4
 8001876:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	000c      	movs	r4, r1
 800187a:	193b      	adds	r3, r7, r4
 800187c:	2202      	movs	r2, #2
 800187e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	193b      	adds	r3, r7, r4
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001886:	193b      	adds	r3, r7, r4
 8001888:	2200      	movs	r2, #0
 800188a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 800188c:	193b      	adds	r3, r7, r4
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001892:	193b      	adds	r3, r7, r4
 8001894:	4a11      	ldr	r2, [pc, #68]	; (80018dc <HAL_UART_MspInit+0x254>)
 8001896:	0019      	movs	r1, r3
 8001898:	0010      	movs	r0, r2
 800189a:	f000 fcaf 	bl	80021fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800189e:	0021      	movs	r1, r4
 80018a0:	187b      	adds	r3, r7, r1
 80018a2:	2204      	movs	r2, #4
 80018a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a6:	187b      	adds	r3, r7, r1
 80018a8:	2202      	movs	r2, #2
 80018aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	187b      	adds	r3, r7, r1
 80018b4:	2200      	movs	r2, #0
 80018b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80018b8:	187b      	adds	r3, r7, r1
 80018ba:	2204      	movs	r2, #4
 80018bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018be:	187b      	adds	r3, r7, r1
 80018c0:	4a0b      	ldr	r2, [pc, #44]	; (80018f0 <HAL_UART_MspInit+0x268>)
 80018c2:	0019      	movs	r1, r3
 80018c4:	0010      	movs	r0, r2
 80018c6:	f000 fc99 	bl	80021fc <HAL_GPIO_Init>
}
 80018ca:	46c0      	nop			; (mov r8, r8)
 80018cc:	46bd      	mov	sp, r7
 80018ce:	b017      	add	sp, #92	; 0x5c
 80018d0:	bd90      	pop	{r4, r7, pc}
 80018d2:	46c0      	nop			; (mov r8, r8)
 80018d4:	40013800 	.word	0x40013800
 80018d8:	40021000 	.word	0x40021000
 80018dc:	50000800 	.word	0x50000800
 80018e0:	200007fc 	.word	0x200007fc
 80018e4:	40020008 	.word	0x40020008
 80018e8:	40004400 	.word	0x40004400
 80018ec:	40004800 	.word	0x40004800
 80018f0:	50000400 	.word	0x50000400

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <NMI_Handler+0x4>

080018fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fe:	e7fe      	b.n	80018fe <HardFault_Handler+0x4>

08001900 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001904:	46c0      	nop			; (mov r8, r8)
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001918:	f000 f8ea 	bl	8001af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800191c:	46c0      	nop			; (mov r8, r8)
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001926:	2380      	movs	r3, #128	; 0x80
 8001928:	019b      	lsls	r3, r3, #6
 800192a:	0018      	movs	r0, r3
 800192c:	f000 fde8 	bl	8002500 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001930:	46c0      	nop			; (mov r8, r8)
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <DMA1_Channel1_IRQHandler+0x14>)
 800193e:	0018      	movs	r0, r3
 8001940:	f000 fb1a 	bl	8001f78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	200007fc 	.word	0x200007fc

08001950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001958:	4a14      	ldr	r2, [pc, #80]	; (80019ac <_sbrk+0x5c>)
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <_sbrk+0x60>)
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001964:	4b13      	ldr	r3, [pc, #76]	; (80019b4 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d102      	bne.n	8001972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800196c:	4b11      	ldr	r3, [pc, #68]	; (80019b4 <_sbrk+0x64>)
 800196e:	4a12      	ldr	r2, [pc, #72]	; (80019b8 <_sbrk+0x68>)
 8001970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	18d3      	adds	r3, r2, r3
 800197a:	693a      	ldr	r2, [r7, #16]
 800197c:	429a      	cmp	r2, r3
 800197e:	d207      	bcs.n	8001990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001980:	f002 fd6e 	bl	8004460 <__errno>
 8001984:	0003      	movs	r3, r0
 8001986:	220c      	movs	r2, #12
 8001988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800198a:	2301      	movs	r3, #1
 800198c:	425b      	negs	r3, r3
 800198e:	e009      	b.n	80019a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001990:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <_sbrk+0x64>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001996:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	18d2      	adds	r2, r2, r3
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <_sbrk+0x64>)
 80019a0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80019a2:	68fb      	ldr	r3, [r7, #12]
}
 80019a4:	0018      	movs	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	b006      	add	sp, #24
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	20009000 	.word	0x20009000
 80019b0:	00000400 	.word	0x00000400
 80019b4:	20000858 	.word	0x20000858
 80019b8:	20000870 	.word	0x20000870

080019bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c0:	46c0      	nop			; (mov r8, r8)
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019cc:	f7ff fff6 	bl	80019bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019d0:	480c      	ldr	r0, [pc, #48]	; (8001a04 <LoopForever+0x6>)
  ldr r1, =_edata
 80019d2:	490d      	ldr	r1, [pc, #52]	; (8001a08 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019d4:	4a0d      	ldr	r2, [pc, #52]	; (8001a0c <LoopForever+0xe>)
  movs r3, #0
 80019d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019d8:	e002      	b.n	80019e0 <LoopCopyDataInit>

080019da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019de:	3304      	adds	r3, #4

080019e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019e4:	d3f9      	bcc.n	80019da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019e6:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019e8:	4c0a      	ldr	r4, [pc, #40]	; (8001a14 <LoopForever+0x16>)
  movs r3, #0
 80019ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019ec:	e001      	b.n	80019f2 <LoopFillZerobss>

080019ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019f0:	3204      	adds	r2, #4

080019f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019f4:	d3fb      	bcc.n	80019ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80019f6:	f002 fd39 	bl	800446c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80019fa:	f7ff fbdb 	bl	80011b4 <main>

080019fe <LoopForever>:

LoopForever:
  b LoopForever
 80019fe:	e7fe      	b.n	80019fe <LoopForever>
  ldr   r0, =_estack
 8001a00:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a08:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8001a0c:	08005b1c 	.word	0x08005b1c
  ldr r2, =_sbss
 8001a10:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8001a14:	20000870 	.word	0x20000870

08001a18 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a18:	e7fe      	b.n	8001a18 <ADC1_IRQHandler>
	...

08001a1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a22:	1dfb      	adds	r3, r7, #7
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a28:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <HAL_Init+0x3c>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <HAL_Init+0x3c>)
 8001a2e:	2180      	movs	r1, #128	; 0x80
 8001a30:	0049      	lsls	r1, r1, #1
 8001a32:	430a      	orrs	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a36:	2000      	movs	r0, #0
 8001a38:	f000 f810 	bl	8001a5c <HAL_InitTick>
 8001a3c:	1e03      	subs	r3, r0, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001a40:	1dfb      	adds	r3, r7, #7
 8001a42:	2201      	movs	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
 8001a46:	e001      	b.n	8001a4c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001a48:	f7ff fdf6 	bl	8001638 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a4c:	1dfb      	adds	r3, r7, #7
 8001a4e:	781b      	ldrb	r3, [r3, #0]
}
 8001a50:	0018      	movs	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	b002      	add	sp, #8
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40022000 	.word	0x40022000

08001a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a5c:	b590      	push	{r4, r7, lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a64:	230f      	movs	r3, #15
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001a6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ae4 <HAL_InitTick+0x88>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d02b      	beq.n	8001acc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001a74:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <HAL_InitTick+0x8c>)
 8001a76:	681c      	ldr	r4, [r3, #0]
 8001a78:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <HAL_InitTick+0x88>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	0019      	movs	r1, r3
 8001a7e:	23fa      	movs	r3, #250	; 0xfa
 8001a80:	0098      	lsls	r0, r3, #2
 8001a82:	f7fe fb59 	bl	8000138 <__udivsi3>
 8001a86:	0003      	movs	r3, r0
 8001a88:	0019      	movs	r1, r3
 8001a8a:	0020      	movs	r0, r4
 8001a8c:	f7fe fb54 	bl	8000138 <__udivsi3>
 8001a90:	0003      	movs	r3, r0
 8001a92:	0018      	movs	r0, r3
 8001a94:	f000 f953 	bl	8001d3e <HAL_SYSTICK_Config>
 8001a98:	1e03      	subs	r3, r0, #0
 8001a9a:	d112      	bne.n	8001ac2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d80a      	bhi.n	8001ab8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa2:	6879      	ldr	r1, [r7, #4]
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	425b      	negs	r3, r3
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	0018      	movs	r0, r3
 8001aac:	f000 f922 	bl	8001cf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <HAL_InitTick+0x90>)
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	e00d      	b.n	8001ad4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001ab8:	230f      	movs	r3, #15
 8001aba:	18fb      	adds	r3, r7, r3
 8001abc:	2201      	movs	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]
 8001ac0:	e008      	b.n	8001ad4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ac2:	230f      	movs	r3, #15
 8001ac4:	18fb      	adds	r3, r7, r3
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	701a      	strb	r2, [r3, #0]
 8001aca:	e003      	b.n	8001ad4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001acc:	230f      	movs	r3, #15
 8001ace:	18fb      	adds	r3, r7, r3
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001ad4:	230f      	movs	r3, #15
 8001ad6:	18fb      	adds	r3, r7, r3
 8001ad8:	781b      	ldrb	r3, [r3, #0]
}
 8001ada:	0018      	movs	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b005      	add	sp, #20
 8001ae0:	bd90      	pop	{r4, r7, pc}
 8001ae2:	46c0      	nop			; (mov r8, r8)
 8001ae4:	2000004c 	.word	0x2000004c
 8001ae8:	20000044 	.word	0x20000044
 8001aec:	20000048 	.word	0x20000048

08001af0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001af4:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <HAL_IncTick+0x1c>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	001a      	movs	r2, r3
 8001afa:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_IncTick+0x20>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	18d2      	adds	r2, r2, r3
 8001b00:	4b03      	ldr	r3, [pc, #12]	; (8001b10 <HAL_IncTick+0x20>)
 8001b02:	601a      	str	r2, [r3, #0]
}
 8001b04:	46c0      	nop			; (mov r8, r8)
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	2000004c 	.word	0x2000004c
 8001b10:	2000085c 	.word	0x2000085c

08001b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  return uwTick;
 8001b18:	4b02      	ldr	r3, [pc, #8]	; (8001b24 <HAL_GetTick+0x10>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
}
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	2000085c 	.word	0x2000085c

08001b28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b30:	f7ff fff0 	bl	8001b14 <HAL_GetTick>
 8001b34:	0003      	movs	r3, r0
 8001b36:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	d005      	beq.n	8001b4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b42:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <HAL_Delay+0x44>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	001a      	movs	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	189b      	adds	r3, r3, r2
 8001b4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	f7ff ffe0 	bl	8001b14 <HAL_GetTick>
 8001b54:	0002      	movs	r2, r0
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d8f7      	bhi.n	8001b50 <HAL_Delay+0x28>
  {
  }
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	46bd      	mov	sp, r7
 8001b66:	b004      	add	sp, #16
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	2000004c 	.word	0x2000004c

08001b70 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001b78:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a06      	ldr	r2, [pc, #24]	; (8001b98 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001b7e:	4013      	ands	r3, r2
 8001b80:	0019      	movs	r1, r3
 8001b82:	4b04      	ldr	r3, [pc, #16]	; (8001b94 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	601a      	str	r2, [r3, #0]
}
 8001b8a:	46c0      	nop			; (mov r8, r8)
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b002      	add	sp, #8
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	40010000 	.word	0x40010000
 8001b98:	fffff9ff 	.word	0xfffff9ff

08001b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	0002      	movs	r2, r0
 8001ba4:	1dfb      	adds	r3, r7, #7
 8001ba6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ba8:	1dfb      	adds	r3, r7, #7
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b7f      	cmp	r3, #127	; 0x7f
 8001bae:	d809      	bhi.n	8001bc4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bb0:	1dfb      	adds	r3, r7, #7
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	001a      	movs	r2, r3
 8001bb6:	231f      	movs	r3, #31
 8001bb8:	401a      	ands	r2, r3
 8001bba:	4b04      	ldr	r3, [pc, #16]	; (8001bcc <__NVIC_EnableIRQ+0x30>)
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	4091      	lsls	r1, r2
 8001bc0:	000a      	movs	r2, r1
 8001bc2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001bc4:	46c0      	nop			; (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	e000e100 	.word	0xe000e100

08001bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	0002      	movs	r2, r0
 8001bd8:	6039      	str	r1, [r7, #0]
 8001bda:	1dfb      	adds	r3, r7, #7
 8001bdc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001bde:	1dfb      	adds	r3, r7, #7
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b7f      	cmp	r3, #127	; 0x7f
 8001be4:	d828      	bhi.n	8001c38 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001be6:	4a2f      	ldr	r2, [pc, #188]	; (8001ca4 <__NVIC_SetPriority+0xd4>)
 8001be8:	1dfb      	adds	r3, r7, #7
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	b25b      	sxtb	r3, r3
 8001bee:	089b      	lsrs	r3, r3, #2
 8001bf0:	33c0      	adds	r3, #192	; 0xc0
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	589b      	ldr	r3, [r3, r2]
 8001bf6:	1dfa      	adds	r2, r7, #7
 8001bf8:	7812      	ldrb	r2, [r2, #0]
 8001bfa:	0011      	movs	r1, r2
 8001bfc:	2203      	movs	r2, #3
 8001bfe:	400a      	ands	r2, r1
 8001c00:	00d2      	lsls	r2, r2, #3
 8001c02:	21ff      	movs	r1, #255	; 0xff
 8001c04:	4091      	lsls	r1, r2
 8001c06:	000a      	movs	r2, r1
 8001c08:	43d2      	mvns	r2, r2
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	019b      	lsls	r3, r3, #6
 8001c12:	22ff      	movs	r2, #255	; 0xff
 8001c14:	401a      	ands	r2, r3
 8001c16:	1dfb      	adds	r3, r7, #7
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	4003      	ands	r3, r0
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c24:	481f      	ldr	r0, [pc, #124]	; (8001ca4 <__NVIC_SetPriority+0xd4>)
 8001c26:	1dfb      	adds	r3, r7, #7
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	430a      	orrs	r2, r1
 8001c30:	33c0      	adds	r3, #192	; 0xc0
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001c36:	e031      	b.n	8001c9c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c38:	4a1b      	ldr	r2, [pc, #108]	; (8001ca8 <__NVIC_SetPriority+0xd8>)
 8001c3a:	1dfb      	adds	r3, r7, #7
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	0019      	movs	r1, r3
 8001c40:	230f      	movs	r3, #15
 8001c42:	400b      	ands	r3, r1
 8001c44:	3b08      	subs	r3, #8
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	3306      	adds	r3, #6
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	18d3      	adds	r3, r2, r3
 8001c4e:	3304      	adds	r3, #4
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	1dfa      	adds	r2, r7, #7
 8001c54:	7812      	ldrb	r2, [r2, #0]
 8001c56:	0011      	movs	r1, r2
 8001c58:	2203      	movs	r2, #3
 8001c5a:	400a      	ands	r2, r1
 8001c5c:	00d2      	lsls	r2, r2, #3
 8001c5e:	21ff      	movs	r1, #255	; 0xff
 8001c60:	4091      	lsls	r1, r2
 8001c62:	000a      	movs	r2, r1
 8001c64:	43d2      	mvns	r2, r2
 8001c66:	401a      	ands	r2, r3
 8001c68:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	019b      	lsls	r3, r3, #6
 8001c6e:	22ff      	movs	r2, #255	; 0xff
 8001c70:	401a      	ands	r2, r3
 8001c72:	1dfb      	adds	r3, r7, #7
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	0018      	movs	r0, r3
 8001c78:	2303      	movs	r3, #3
 8001c7a:	4003      	ands	r3, r0
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <__NVIC_SetPriority+0xd8>)
 8001c82:	1dfb      	adds	r3, r7, #7
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	001c      	movs	r4, r3
 8001c88:	230f      	movs	r3, #15
 8001c8a:	4023      	ands	r3, r4
 8001c8c:	3b08      	subs	r3, #8
 8001c8e:	089b      	lsrs	r3, r3, #2
 8001c90:	430a      	orrs	r2, r1
 8001c92:	3306      	adds	r3, #6
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	18c3      	adds	r3, r0, r3
 8001c98:	3304      	adds	r3, #4
 8001c9a:	601a      	str	r2, [r3, #0]
}
 8001c9c:	46c0      	nop			; (mov r8, r8)
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b003      	add	sp, #12
 8001ca2:	bd90      	pop	{r4, r7, pc}
 8001ca4:	e000e100 	.word	0xe000e100
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	1e5a      	subs	r2, r3, #1
 8001cb8:	2380      	movs	r3, #128	; 0x80
 8001cba:	045b      	lsls	r3, r3, #17
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d301      	bcc.n	8001cc4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e010      	b.n	8001ce6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <SysTick_Config+0x44>)
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	3a01      	subs	r2, #1
 8001cca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ccc:	2301      	movs	r3, #1
 8001cce:	425b      	negs	r3, r3
 8001cd0:	2103      	movs	r1, #3
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	f7ff ff7c 	bl	8001bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <SysTick_Config+0x44>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cde:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <SysTick_Config+0x44>)
 8001ce0:	2207      	movs	r2, #7
 8001ce2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	b002      	add	sp, #8
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	46c0      	nop			; (mov r8, r8)
 8001cf0:	e000e010 	.word	0xe000e010

08001cf4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60b9      	str	r1, [r7, #8]
 8001cfc:	607a      	str	r2, [r7, #4]
 8001cfe:	210f      	movs	r1, #15
 8001d00:	187b      	adds	r3, r7, r1
 8001d02:	1c02      	adds	r2, r0, #0
 8001d04:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	187b      	adds	r3, r7, r1
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	0011      	movs	r1, r2
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7ff ff5d 	bl	8001bd0 <__NVIC_SetPriority>
}
 8001d16:	46c0      	nop			; (mov r8, r8)
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b004      	add	sp, #16
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	0002      	movs	r2, r0
 8001d26:	1dfb      	adds	r3, r7, #7
 8001d28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d2a:	1dfb      	adds	r3, r7, #7
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	b25b      	sxtb	r3, r3
 8001d30:	0018      	movs	r0, r3
 8001d32:	f7ff ff33 	bl	8001b9c <__NVIC_EnableIRQ>
}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b002      	add	sp, #8
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	0018      	movs	r0, r3
 8001d4a:	f7ff ffaf 	bl	8001cac <SysTick_Config>
 8001d4e:	0003      	movs	r3, r0
}
 8001d50:	0018      	movs	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b002      	add	sp, #8
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e077      	b.n	8001e5a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a3d      	ldr	r2, [pc, #244]	; (8001e64 <HAL_DMA_Init+0x10c>)
 8001d70:	4694      	mov	ip, r2
 8001d72:	4463      	add	r3, ip
 8001d74:	2114      	movs	r1, #20
 8001d76:	0018      	movs	r0, r3
 8001d78:	f7fe f9de 	bl	8000138 <__udivsi3>
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	009a      	lsls	r2, r3, #2
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2225      	movs	r2, #37	; 0x25
 8001d88:	2102      	movs	r1, #2
 8001d8a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4934      	ldr	r1, [pc, #208]	; (8001e68 <HAL_DMA_Init+0x110>)
 8001d98:	400a      	ands	r2, r1
 8001d9a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6819      	ldr	r1, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	431a      	orrs	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	431a      	orrs	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	431a      	orrs	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f000 f9c1 	bl	800215c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	2380      	movs	r3, #128	; 0x80
 8001de0:	01db      	lsls	r3, r3, #7
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d102      	bne.n	8001dec <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df4:	213f      	movs	r1, #63	; 0x3f
 8001df6:	400a      	ands	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001e02:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d011      	beq.n	8001e30 <HAL_DMA_Init+0xd8>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d80d      	bhi.n	8001e30 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	0018      	movs	r0, r3
 8001e18:	f000 f9cc 	bl	80021b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	e008      	b.n	8001e42 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2225      	movs	r2, #37	; 0x25
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2224      	movs	r2, #36	; 0x24
 8001e54:	2100      	movs	r1, #0
 8001e56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b002      	add	sp, #8
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	bffdfff8 	.word	0xbffdfff8
 8001e68:	ffff800f 	.word	0xffff800f

08001e6c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e7a:	2317      	movs	r3, #23
 8001e7c:	18fb      	adds	r3, r7, r3
 8001e7e:	2200      	movs	r2, #0
 8001e80:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2224      	movs	r2, #36	; 0x24
 8001e86:	5c9b      	ldrb	r3, [r3, r2]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d101      	bne.n	8001e90 <HAL_DMA_Start_IT+0x24>
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	e06f      	b.n	8001f70 <HAL_DMA_Start_IT+0x104>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2224      	movs	r2, #36	; 0x24
 8001e94:	2101      	movs	r1, #1
 8001e96:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2225      	movs	r2, #37	; 0x25
 8001e9c:	5c9b      	ldrb	r3, [r3, r2]
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d157      	bne.n	8001f54 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2225      	movs	r2, #37	; 0x25
 8001ea8:	2102      	movs	r1, #2
 8001eaa:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	438a      	bics	r2, r1
 8001ec0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	68b9      	ldr	r1, [r7, #8]
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f000 f907 	bl	80020dc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d008      	beq.n	8001ee8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	210e      	movs	r1, #14
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	e00f      	b.n	8001f08 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2104      	movs	r1, #4
 8001ef4:	438a      	bics	r2, r1
 8001ef6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	210a      	movs	r1, #10
 8001f04:	430a      	orrs	r2, r1
 8001f06:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	2380      	movs	r3, #128	; 0x80
 8001f10:	025b      	lsls	r3, r3, #9
 8001f12:	4013      	ands	r3, r2
 8001f14:	d008      	beq.n	8001f28 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	0049      	lsls	r1, r1, #1
 8001f24:	430a      	orrs	r2, r1
 8001f26:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d008      	beq.n	8001f42 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f3a:	2180      	movs	r1, #128	; 0x80
 8001f3c:	0049      	lsls	r1, r1, #1
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	430a      	orrs	r2, r1
 8001f50:	601a      	str	r2, [r3, #0]
 8001f52:	e00a      	b.n	8001f6a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2280      	movs	r2, #128	; 0x80
 8001f58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2224      	movs	r2, #36	; 0x24
 8001f5e:	2100      	movs	r1, #0
 8001f60:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001f62:	2317      	movs	r3, #23
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	2201      	movs	r2, #1
 8001f68:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001f6a:	2317      	movs	r3, #23
 8001f6c:	18fb      	adds	r3, r7, r3
 8001f6e:	781b      	ldrb	r3, [r3, #0]
}
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	b006      	add	sp, #24
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001f80:	4b55      	ldr	r3, [pc, #340]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f92:	221c      	movs	r2, #28
 8001f94:	4013      	ands	r3, r2
 8001f96:	2204      	movs	r2, #4
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	0013      	movs	r3, r2
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	d027      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0x7a>
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	2204      	movs	r2, #4
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d023      	beq.n	8001ff2 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d107      	bne.n	8001fc6 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2104      	movs	r1, #4
 8001fc2:	438a      	bics	r2, r1
 8001fc4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001fc6:	4b44      	ldr	r3, [pc, #272]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 8001fc8:	6859      	ldr	r1, [r3, #4]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fce:	221c      	movs	r2, #28
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2204      	movs	r2, #4
 8001fd4:	409a      	lsls	r2, r3
 8001fd6:	4b40      	ldr	r3, [pc, #256]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d100      	bne.n	8001fe6 <HAL_DMA_IRQHandler+0x6e>
 8001fe4:	e073      	b.n	80020ce <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	0010      	movs	r0, r2
 8001fee:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001ff0:	e06d      	b.n	80020ce <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff6:	221c      	movs	r2, #28
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	0013      	movs	r3, r2
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	4013      	ands	r3, r2
 8002004:	d02e      	beq.n	8002064 <HAL_DMA_IRQHandler+0xec>
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2202      	movs	r2, #2
 800200a:	4013      	ands	r3, r2
 800200c:	d02a      	beq.n	8002064 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2220      	movs	r2, #32
 8002016:	4013      	ands	r3, r2
 8002018:	d10b      	bne.n	8002032 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	210a      	movs	r1, #10
 8002026:	438a      	bics	r2, r1
 8002028:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2225      	movs	r2, #37	; 0x25
 800202e:	2101      	movs	r1, #1
 8002030:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002032:	4b29      	ldr	r3, [pc, #164]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 8002034:	6859      	ldr	r1, [r3, #4]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203a:	221c      	movs	r2, #28
 800203c:	4013      	ands	r3, r2
 800203e:	2202      	movs	r2, #2
 8002040:	409a      	lsls	r2, r3
 8002042:	4b25      	ldr	r3, [pc, #148]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 8002044:	430a      	orrs	r2, r1
 8002046:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2224      	movs	r2, #36	; 0x24
 800204c:	2100      	movs	r1, #0
 800204e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d03a      	beq.n	80020ce <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	0010      	movs	r0, r2
 8002060:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8002062:	e034      	b.n	80020ce <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	221c      	movs	r2, #28
 800206a:	4013      	ands	r3, r2
 800206c:	2208      	movs	r2, #8
 800206e:	409a      	lsls	r2, r3
 8002070:	0013      	movs	r3, r2
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	4013      	ands	r3, r2
 8002076:	d02b      	beq.n	80020d0 <HAL_DMA_IRQHandler+0x158>
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2208      	movs	r2, #8
 800207c:	4013      	ands	r3, r2
 800207e:	d027      	beq.n	80020d0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	210e      	movs	r1, #14
 800208c:	438a      	bics	r2, r1
 800208e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002090:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 8002092:	6859      	ldr	r1, [r3, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002098:	221c      	movs	r2, #28
 800209a:	4013      	ands	r3, r2
 800209c:	2201      	movs	r2, #1
 800209e:	409a      	lsls	r2, r3
 80020a0:	4b0d      	ldr	r3, [pc, #52]	; (80020d8 <HAL_DMA_IRQHandler+0x160>)
 80020a2:	430a      	orrs	r2, r1
 80020a4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2225      	movs	r2, #37	; 0x25
 80020b0:	2101      	movs	r1, #1
 80020b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2224      	movs	r2, #36	; 0x24
 80020b8:	2100      	movs	r1, #0
 80020ba:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	0010      	movs	r0, r2
 80020cc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	46c0      	nop			; (mov r8, r8)
}
 80020d2:	46bd      	mov	sp, r7
 80020d4:	b004      	add	sp, #16
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	40020000 	.word	0x40020000

080020dc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
 80020e8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80020f2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d004      	beq.n	8002106 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002104:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002106:	4b14      	ldr	r3, [pc, #80]	; (8002158 <DMA_SetConfig+0x7c>)
 8002108:	6859      	ldr	r1, [r3, #4]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210e:	221c      	movs	r2, #28
 8002110:	4013      	ands	r3, r2
 8002112:	2201      	movs	r2, #1
 8002114:	409a      	lsls	r2, r3
 8002116:	4b10      	ldr	r3, [pc, #64]	; (8002158 <DMA_SetConfig+0x7c>)
 8002118:	430a      	orrs	r2, r1
 800211a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b10      	cmp	r3, #16
 800212a:	d108      	bne.n	800213e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800213c:	e007      	b.n	800214e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	60da      	str	r2, [r3, #12]
}
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	46bd      	mov	sp, r7
 8002152:	b004      	add	sp, #16
 8002154:	bd80      	pop	{r7, pc}
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	40020000 	.word	0x40020000

0800215c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	089b      	lsrs	r3, r3, #2
 800216a:	4a10      	ldr	r2, [pc, #64]	; (80021ac <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800216c:	4694      	mov	ip, r2
 800216e:	4463      	add	r3, ip
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	001a      	movs	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	001a      	movs	r2, r3
 800217e:	23ff      	movs	r3, #255	; 0xff
 8002180:	4013      	ands	r3, r2
 8002182:	3b08      	subs	r3, #8
 8002184:	2114      	movs	r1, #20
 8002186:	0018      	movs	r0, r3
 8002188:	f7fd ffd6 	bl	8000138 <__udivsi3>
 800218c:	0003      	movs	r3, r0
 800218e:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a07      	ldr	r2, [pc, #28]	; (80021b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002194:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	221f      	movs	r2, #31
 800219a:	4013      	ands	r3, r2
 800219c:	2201      	movs	r2, #1
 800219e:	409a      	lsls	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b004      	add	sp, #16
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	10008200 	.word	0x10008200
 80021b0:	40020880 	.word	0x40020880

080021b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	223f      	movs	r2, #63	; 0x3f
 80021c2:	4013      	ands	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4a0a      	ldr	r2, [pc, #40]	; (80021f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80021ca:	4694      	mov	ip, r2
 80021cc:	4463      	add	r3, ip
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	001a      	movs	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a07      	ldr	r2, [pc, #28]	; (80021f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80021da:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	3b01      	subs	r3, #1
 80021e0:	2203      	movs	r2, #3
 80021e2:	4013      	ands	r3, r2
 80021e4:	2201      	movs	r2, #1
 80021e6:	409a      	lsls	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	659a      	str	r2, [r3, #88]	; 0x58
}
 80021ec:	46c0      	nop			; (mov r8, r8)
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b004      	add	sp, #16
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	1000823f 	.word	0x1000823f
 80021f8:	40020940 	.word	0x40020940

080021fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800220a:	e147      	b.n	800249c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2101      	movs	r1, #1
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	4091      	lsls	r1, r2
 8002216:	000a      	movs	r2, r1
 8002218:	4013      	ands	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d100      	bne.n	8002224 <HAL_GPIO_Init+0x28>
 8002222:	e138      	b.n	8002496 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2203      	movs	r2, #3
 800222a:	4013      	ands	r3, r2
 800222c:	2b01      	cmp	r3, #1
 800222e:	d005      	beq.n	800223c <HAL_GPIO_Init+0x40>
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2203      	movs	r2, #3
 8002236:	4013      	ands	r3, r2
 8002238:	2b02      	cmp	r3, #2
 800223a:	d130      	bne.n	800229e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	2203      	movs	r2, #3
 8002248:	409a      	lsls	r2, r3
 800224a:	0013      	movs	r3, r2
 800224c:	43da      	mvns	r2, r3
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	4013      	ands	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	409a      	lsls	r2, r3
 800225e:	0013      	movs	r3, r2
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002272:	2201      	movs	r2, #1
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	409a      	lsls	r2, r3
 8002278:	0013      	movs	r3, r2
 800227a:	43da      	mvns	r2, r3
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4013      	ands	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	091b      	lsrs	r3, r3, #4
 8002288:	2201      	movs	r2, #1
 800228a:	401a      	ands	r2, r3
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	409a      	lsls	r2, r3
 8002290:	0013      	movs	r3, r2
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	4313      	orrs	r3, r2
 8002296:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2203      	movs	r2, #3
 80022a4:	4013      	ands	r3, r2
 80022a6:	2b03      	cmp	r3, #3
 80022a8:	d017      	beq.n	80022da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	2203      	movs	r2, #3
 80022b6:	409a      	lsls	r2, r3
 80022b8:	0013      	movs	r3, r2
 80022ba:	43da      	mvns	r2, r3
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	4013      	ands	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	409a      	lsls	r2, r3
 80022cc:	0013      	movs	r3, r2
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2203      	movs	r2, #3
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d123      	bne.n	800232e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	08da      	lsrs	r2, r3, #3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	3208      	adds	r2, #8
 80022ee:	0092      	lsls	r2, r2, #2
 80022f0:	58d3      	ldr	r3, [r2, r3]
 80022f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	2207      	movs	r2, #7
 80022f8:	4013      	ands	r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	220f      	movs	r2, #15
 80022fe:	409a      	lsls	r2, r3
 8002300:	0013      	movs	r3, r2
 8002302:	43da      	mvns	r2, r3
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	4013      	ands	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	691a      	ldr	r2, [r3, #16]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	2107      	movs	r1, #7
 8002312:	400b      	ands	r3, r1
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	409a      	lsls	r2, r3
 8002318:	0013      	movs	r3, r2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	08da      	lsrs	r2, r3, #3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	3208      	adds	r2, #8
 8002328:	0092      	lsls	r2, r2, #2
 800232a:	6939      	ldr	r1, [r7, #16]
 800232c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	2203      	movs	r2, #3
 800233a:	409a      	lsls	r2, r3
 800233c:	0013      	movs	r3, r2
 800233e:	43da      	mvns	r2, r3
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4013      	ands	r3, r2
 8002344:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	2203      	movs	r2, #3
 800234c:	401a      	ands	r2, r3
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	409a      	lsls	r2, r3
 8002354:	0013      	movs	r3, r2
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	4313      	orrs	r3, r2
 800235a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	23c0      	movs	r3, #192	; 0xc0
 8002368:	029b      	lsls	r3, r3, #10
 800236a:	4013      	ands	r3, r2
 800236c:	d100      	bne.n	8002370 <HAL_GPIO_Init+0x174>
 800236e:	e092      	b.n	8002496 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002370:	4a50      	ldr	r2, [pc, #320]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	089b      	lsrs	r3, r3, #2
 8002376:	3318      	adds	r3, #24
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	589b      	ldr	r3, [r3, r2]
 800237c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	2203      	movs	r2, #3
 8002382:	4013      	ands	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	220f      	movs	r2, #15
 8002388:	409a      	lsls	r2, r3
 800238a:	0013      	movs	r3, r2
 800238c:	43da      	mvns	r2, r3
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	4013      	ands	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	23a0      	movs	r3, #160	; 0xa0
 8002398:	05db      	lsls	r3, r3, #23
 800239a:	429a      	cmp	r2, r3
 800239c:	d013      	beq.n	80023c6 <HAL_GPIO_Init+0x1ca>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a45      	ldr	r2, [pc, #276]	; (80024b8 <HAL_GPIO_Init+0x2bc>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d00d      	beq.n	80023c2 <HAL_GPIO_Init+0x1c6>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a44      	ldr	r2, [pc, #272]	; (80024bc <HAL_GPIO_Init+0x2c0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d007      	beq.n	80023be <HAL_GPIO_Init+0x1c2>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a43      	ldr	r2, [pc, #268]	; (80024c0 <HAL_GPIO_Init+0x2c4>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d101      	bne.n	80023ba <HAL_GPIO_Init+0x1be>
 80023b6:	2303      	movs	r3, #3
 80023b8:	e006      	b.n	80023c8 <HAL_GPIO_Init+0x1cc>
 80023ba:	2305      	movs	r3, #5
 80023bc:	e004      	b.n	80023c8 <HAL_GPIO_Init+0x1cc>
 80023be:	2302      	movs	r3, #2
 80023c0:	e002      	b.n	80023c8 <HAL_GPIO_Init+0x1cc>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <HAL_GPIO_Init+0x1cc>
 80023c6:	2300      	movs	r3, #0
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	2103      	movs	r1, #3
 80023cc:	400a      	ands	r2, r1
 80023ce:	00d2      	lsls	r2, r2, #3
 80023d0:	4093      	lsls	r3, r2
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80023d8:	4936      	ldr	r1, [pc, #216]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	089b      	lsrs	r3, r3, #2
 80023de:	3318      	adds	r3, #24
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	693a      	ldr	r2, [r7, #16]
 80023e4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e6:	4b33      	ldr	r3, [pc, #204]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	43da      	mvns	r2, r3
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685a      	ldr	r2, [r3, #4]
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	035b      	lsls	r3, r3, #13
 80023fe:	4013      	ands	r3, r2
 8002400:	d003      	beq.n	800240a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800240a:	4b2a      	ldr	r3, [pc, #168]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002410:	4b28      	ldr	r3, [pc, #160]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	43da      	mvns	r2, r3
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	2380      	movs	r3, #128	; 0x80
 8002426:	039b      	lsls	r3, r3, #14
 8002428:	4013      	ands	r3, r2
 800242a:	d003      	beq.n	8002434 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002434:	4b1f      	ldr	r3, [pc, #124]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800243a:	4a1e      	ldr	r2, [pc, #120]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 800243c:	2384      	movs	r3, #132	; 0x84
 800243e:	58d3      	ldr	r3, [r2, r3]
 8002440:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	43da      	mvns	r2, r3
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	4013      	ands	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685a      	ldr	r2, [r3, #4]
 8002450:	2380      	movs	r3, #128	; 0x80
 8002452:	029b      	lsls	r3, r3, #10
 8002454:	4013      	ands	r3, r2
 8002456:	d003      	beq.n	8002460 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002460:	4914      	ldr	r1, [pc, #80]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 8002462:	2284      	movs	r2, #132	; 0x84
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002468:	4a12      	ldr	r2, [pc, #72]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	58d3      	ldr	r3, [r2, r3]
 800246e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43da      	mvns	r2, r3
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	2380      	movs	r3, #128	; 0x80
 8002480:	025b      	lsls	r3, r3, #9
 8002482:	4013      	ands	r3, r2
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800248e:	4909      	ldr	r1, [pc, #36]	; (80024b4 <HAL_GPIO_Init+0x2b8>)
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	3301      	adds	r3, #1
 800249a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	40da      	lsrs	r2, r3
 80024a4:	1e13      	subs	r3, r2, #0
 80024a6:	d000      	beq.n	80024aa <HAL_GPIO_Init+0x2ae>
 80024a8:	e6b0      	b.n	800220c <HAL_GPIO_Init+0x10>
  }
}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	46c0      	nop			; (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b006      	add	sp, #24
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021800 	.word	0x40021800
 80024b8:	50000400 	.word	0x50000400
 80024bc:	50000800 	.word	0x50000800
 80024c0:	50000c00 	.word	0x50000c00

080024c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	0008      	movs	r0, r1
 80024ce:	0011      	movs	r1, r2
 80024d0:	1cbb      	adds	r3, r7, #2
 80024d2:	1c02      	adds	r2, r0, #0
 80024d4:	801a      	strh	r2, [r3, #0]
 80024d6:	1c7b      	adds	r3, r7, #1
 80024d8:	1c0a      	adds	r2, r1, #0
 80024da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024dc:	1c7b      	adds	r3, r7, #1
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d004      	beq.n	80024ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024e4:	1cbb      	adds	r3, r7, #2
 80024e6:	881a      	ldrh	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024ec:	e003      	b.n	80024f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024ee:	1cbb      	adds	r3, r7, #2
 80024f0:	881a      	ldrh	r2, [r3, #0]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80024f6:	46c0      	nop			; (mov r8, r8)
 80024f8:	46bd      	mov	sp, r7
 80024fa:	b002      	add	sp, #8
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	0002      	movs	r2, r0
 8002508:	1dbb      	adds	r3, r7, #6
 800250a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800250c:	4b10      	ldr	r3, [pc, #64]	; (8002550 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	1dba      	adds	r2, r7, #6
 8002512:	8812      	ldrh	r2, [r2, #0]
 8002514:	4013      	ands	r3, r2
 8002516:	d008      	beq.n	800252a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002518:	4b0d      	ldr	r3, [pc, #52]	; (8002550 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800251a:	1dba      	adds	r2, r7, #6
 800251c:	8812      	ldrh	r2, [r2, #0]
 800251e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002520:	1dbb      	adds	r3, r7, #6
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	0018      	movs	r0, r3
 8002526:	f7ff f85b 	bl	80015e0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800252a:	4b09      	ldr	r3, [pc, #36]	; (8002550 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	1dba      	adds	r2, r7, #6
 8002530:	8812      	ldrh	r2, [r2, #0]
 8002532:	4013      	ands	r3, r2
 8002534:	d008      	beq.n	8002548 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002536:	4b06      	ldr	r3, [pc, #24]	; (8002550 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002538:	1dba      	adds	r2, r7, #6
 800253a:	8812      	ldrh	r2, [r2, #0]
 800253c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800253e:	1dbb      	adds	r3, r7, #6
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	0018      	movs	r0, r3
 8002544:	f000 f806 	bl	8002554 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002548:	46c0      	nop			; (mov r8, r8)
 800254a:	46bd      	mov	sp, r7
 800254c:	b002      	add	sp, #8
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40021800 	.word	0x40021800

08002554 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	0002      	movs	r2, r0
 800255c:	1dbb      	adds	r3, r7, #6
 800255e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002560:	46c0      	nop			; (mov r8, r8)
 8002562:	46bd      	mov	sp, r7
 8002564:	b002      	add	sp, #8
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002570:	4b19      	ldr	r3, [pc, #100]	; (80025d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a19      	ldr	r2, [pc, #100]	; (80025dc <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002576:	4013      	ands	r3, r2
 8002578:	0019      	movs	r1, r3
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	430a      	orrs	r2, r1
 8002580:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	2380      	movs	r3, #128	; 0x80
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	429a      	cmp	r2, r3
 800258a:	d11f      	bne.n	80025cc <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	0013      	movs	r3, r2
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	189b      	adds	r3, r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	4912      	ldr	r1, [pc, #72]	; (80025e4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800259a:	0018      	movs	r0, r3
 800259c:	f7fd fdcc 	bl	8000138 <__udivsi3>
 80025a0:	0003      	movs	r3, r0
 80025a2:	3301      	adds	r3, #1
 80025a4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025a6:	e008      	b.n	80025ba <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	e001      	b.n	80025ba <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e009      	b.n	80025ce <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025ba:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	401a      	ands	r2, r3
 80025c4:	2380      	movs	r3, #128	; 0x80
 80025c6:	00db      	lsls	r3, r3, #3
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d0ed      	beq.n	80025a8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	0018      	movs	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	b004      	add	sp, #16
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	40007000 	.word	0x40007000
 80025dc:	fffff9ff 	.word	0xfffff9ff
 80025e0:	20000044 	.word	0x20000044
 80025e4:	000f4240 	.word	0x000f4240

080025e8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80025ec:	4b03      	ldr	r3, [pc, #12]	; (80025fc <LL_RCC_GetAPB1Prescaler+0x14>)
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	23e0      	movs	r3, #224	; 0xe0
 80025f2:	01db      	lsls	r3, r3, #7
 80025f4:	4013      	ands	r3, r2
}
 80025f6:	0018      	movs	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000

08002600 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e2f3      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2201      	movs	r2, #1
 8002618:	4013      	ands	r3, r2
 800261a:	d100      	bne.n	800261e <HAL_RCC_OscConfig+0x1e>
 800261c:	e07c      	b.n	8002718 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800261e:	4bc3      	ldr	r3, [pc, #780]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	2238      	movs	r2, #56	; 0x38
 8002624:	4013      	ands	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002628:	4bc0      	ldr	r3, [pc, #768]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	2203      	movs	r2, #3
 800262e:	4013      	ands	r3, r2
 8002630:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	2b10      	cmp	r3, #16
 8002636:	d102      	bne.n	800263e <HAL_RCC_OscConfig+0x3e>
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2b03      	cmp	r3, #3
 800263c:	d002      	beq.n	8002644 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	2b08      	cmp	r3, #8
 8002642:	d10b      	bne.n	800265c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002644:	4bb9      	ldr	r3, [pc, #740]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	2380      	movs	r3, #128	; 0x80
 800264a:	029b      	lsls	r3, r3, #10
 800264c:	4013      	ands	r3, r2
 800264e:	d062      	beq.n	8002716 <HAL_RCC_OscConfig+0x116>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d15e      	bne.n	8002716 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e2ce      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	2380      	movs	r3, #128	; 0x80
 8002662:	025b      	lsls	r3, r3, #9
 8002664:	429a      	cmp	r2, r3
 8002666:	d107      	bne.n	8002678 <HAL_RCC_OscConfig+0x78>
 8002668:	4bb0      	ldr	r3, [pc, #704]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	4baf      	ldr	r3, [pc, #700]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800266e:	2180      	movs	r1, #128	; 0x80
 8002670:	0249      	lsls	r1, r1, #9
 8002672:	430a      	orrs	r2, r1
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e020      	b.n	80026ba <HAL_RCC_OscConfig+0xba>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	23a0      	movs	r3, #160	; 0xa0
 800267e:	02db      	lsls	r3, r3, #11
 8002680:	429a      	cmp	r2, r3
 8002682:	d10e      	bne.n	80026a2 <HAL_RCC_OscConfig+0xa2>
 8002684:	4ba9      	ldr	r3, [pc, #676]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4ba8      	ldr	r3, [pc, #672]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800268a:	2180      	movs	r1, #128	; 0x80
 800268c:	02c9      	lsls	r1, r1, #11
 800268e:	430a      	orrs	r2, r1
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	4ba6      	ldr	r3, [pc, #664]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	4ba5      	ldr	r3, [pc, #660]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002698:	2180      	movs	r1, #128	; 0x80
 800269a:	0249      	lsls	r1, r1, #9
 800269c:	430a      	orrs	r2, r1
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	e00b      	b.n	80026ba <HAL_RCC_OscConfig+0xba>
 80026a2:	4ba2      	ldr	r3, [pc, #648]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	4ba1      	ldr	r3, [pc, #644]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80026a8:	49a1      	ldr	r1, [pc, #644]	; (8002930 <HAL_RCC_OscConfig+0x330>)
 80026aa:	400a      	ands	r2, r1
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	4b9f      	ldr	r3, [pc, #636]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	4b9e      	ldr	r3, [pc, #632]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80026b4:	499f      	ldr	r1, [pc, #636]	; (8002934 <HAL_RCC_OscConfig+0x334>)
 80026b6:	400a      	ands	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d014      	beq.n	80026ec <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c2:	f7ff fa27 	bl	8001b14 <HAL_GetTick>
 80026c6:	0003      	movs	r3, r0
 80026c8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026cc:	f7ff fa22 	bl	8001b14 <HAL_GetTick>
 80026d0:	0002      	movs	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b64      	cmp	r3, #100	; 0x64
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e28d      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026de:	4b93      	ldr	r3, [pc, #588]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	029b      	lsls	r3, r3, #10
 80026e6:	4013      	ands	r3, r2
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0xcc>
 80026ea:	e015      	b.n	8002718 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ec:	f7ff fa12 	bl	8001b14 <HAL_GetTick>
 80026f0:	0003      	movs	r3, r0
 80026f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f6:	f7ff fa0d 	bl	8001b14 <HAL_GetTick>
 80026fa:	0002      	movs	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b64      	cmp	r3, #100	; 0x64
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e278      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002708:	4b88      	ldr	r3, [pc, #544]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	2380      	movs	r3, #128	; 0x80
 800270e:	029b      	lsls	r3, r3, #10
 8002710:	4013      	ands	r3, r2
 8002712:	d1f0      	bne.n	80026f6 <HAL_RCC_OscConfig+0xf6>
 8002714:	e000      	b.n	8002718 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002716:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2202      	movs	r2, #2
 800271e:	4013      	ands	r3, r2
 8002720:	d100      	bne.n	8002724 <HAL_RCC_OscConfig+0x124>
 8002722:	e099      	b.n	8002858 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002724:	4b81      	ldr	r3, [pc, #516]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	2238      	movs	r2, #56	; 0x38
 800272a:	4013      	ands	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800272e:	4b7f      	ldr	r3, [pc, #508]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	2203      	movs	r2, #3
 8002734:	4013      	ands	r3, r2
 8002736:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	2b10      	cmp	r3, #16
 800273c:	d102      	bne.n	8002744 <HAL_RCC_OscConfig+0x144>
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	2b02      	cmp	r3, #2
 8002742:	d002      	beq.n	800274a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d135      	bne.n	80027b6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800274a:	4b78      	ldr	r3, [pc, #480]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	2380      	movs	r3, #128	; 0x80
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4013      	ands	r3, r2
 8002754:	d005      	beq.n	8002762 <HAL_RCC_OscConfig+0x162>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e24b      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	4b72      	ldr	r3, [pc, #456]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	4a74      	ldr	r2, [pc, #464]	; (8002938 <HAL_RCC_OscConfig+0x338>)
 8002768:	4013      	ands	r3, r2
 800276a:	0019      	movs	r1, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	021a      	lsls	r2, r3, #8
 8002772:	4b6e      	ldr	r3, [pc, #440]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002774:	430a      	orrs	r2, r1
 8002776:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d112      	bne.n	80027a4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800277e:	4b6b      	ldr	r3, [pc, #428]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a6e      	ldr	r2, [pc, #440]	; (800293c <HAL_RCC_OscConfig+0x33c>)
 8002784:	4013      	ands	r3, r2
 8002786:	0019      	movs	r1, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691a      	ldr	r2, [r3, #16]
 800278c:	4b67      	ldr	r3, [pc, #412]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800278e:	430a      	orrs	r2, r1
 8002790:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002792:	4b66      	ldr	r3, [pc, #408]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	0adb      	lsrs	r3, r3, #11
 8002798:	2207      	movs	r2, #7
 800279a:	4013      	ands	r3, r2
 800279c:	4a68      	ldr	r2, [pc, #416]	; (8002940 <HAL_RCC_OscConfig+0x340>)
 800279e:	40da      	lsrs	r2, r3
 80027a0:	4b68      	ldr	r3, [pc, #416]	; (8002944 <HAL_RCC_OscConfig+0x344>)
 80027a2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80027a4:	4b68      	ldr	r3, [pc, #416]	; (8002948 <HAL_RCC_OscConfig+0x348>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	0018      	movs	r0, r3
 80027aa:	f7ff f957 	bl	8001a5c <HAL_InitTick>
 80027ae:	1e03      	subs	r3, r0, #0
 80027b0:	d051      	beq.n	8002856 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e221      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d030      	beq.n	8002820 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80027be:	4b5b      	ldr	r3, [pc, #364]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a5e      	ldr	r2, [pc, #376]	; (800293c <HAL_RCC_OscConfig+0x33c>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	0019      	movs	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691a      	ldr	r2, [r3, #16]
 80027cc:	4b57      	ldr	r3, [pc, #348]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80027ce:	430a      	orrs	r2, r1
 80027d0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80027d2:	4b56      	ldr	r3, [pc, #344]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b55      	ldr	r3, [pc, #340]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80027d8:	2180      	movs	r1, #128	; 0x80
 80027da:	0049      	lsls	r1, r1, #1
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e0:	f7ff f998 	bl	8001b14 <HAL_GetTick>
 80027e4:	0003      	movs	r3, r0
 80027e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ea:	f7ff f993 	bl	8001b14 <HAL_GetTick>
 80027ee:	0002      	movs	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e1fe      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027fc:	4b4b      	ldr	r3, [pc, #300]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	2380      	movs	r3, #128	; 0x80
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4013      	ands	r3, r2
 8002806:	d0f0      	beq.n	80027ea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002808:	4b48      	ldr	r3, [pc, #288]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4a4a      	ldr	r2, [pc, #296]	; (8002938 <HAL_RCC_OscConfig+0x338>)
 800280e:	4013      	ands	r3, r2
 8002810:	0019      	movs	r1, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	021a      	lsls	r2, r3, #8
 8002818:	4b44      	ldr	r3, [pc, #272]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800281a:	430a      	orrs	r2, r1
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	e01b      	b.n	8002858 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002820:	4b42      	ldr	r3, [pc, #264]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b41      	ldr	r3, [pc, #260]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002826:	4949      	ldr	r1, [pc, #292]	; (800294c <HAL_RCC_OscConfig+0x34c>)
 8002828:	400a      	ands	r2, r1
 800282a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7ff f972 	bl	8001b14 <HAL_GetTick>
 8002830:	0003      	movs	r3, r0
 8002832:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002836:	f7ff f96d 	bl	8001b14 <HAL_GetTick>
 800283a:	0002      	movs	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e1d8      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002848:	4b38      	ldr	r3, [pc, #224]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	4013      	ands	r3, r2
 8002852:	d1f0      	bne.n	8002836 <HAL_RCC_OscConfig+0x236>
 8002854:	e000      	b.n	8002858 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002856:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2208      	movs	r2, #8
 800285e:	4013      	ands	r3, r2
 8002860:	d047      	beq.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002862:	4b32      	ldr	r3, [pc, #200]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	2238      	movs	r2, #56	; 0x38
 8002868:	4013      	ands	r3, r2
 800286a:	2b18      	cmp	r3, #24
 800286c:	d10a      	bne.n	8002884 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800286e:	4b2f      	ldr	r3, [pc, #188]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002872:	2202      	movs	r2, #2
 8002874:	4013      	ands	r3, r2
 8002876:	d03c      	beq.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d138      	bne.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e1ba      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d019      	beq.n	80028c0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800288c:	4b27      	ldr	r3, [pc, #156]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 800288e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002890:	4b26      	ldr	r3, [pc, #152]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002892:	2101      	movs	r1, #1
 8002894:	430a      	orrs	r2, r1
 8002896:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002898:	f7ff f93c 	bl	8001b14 <HAL_GetTick>
 800289c:	0003      	movs	r3, r0
 800289e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028a0:	e008      	b.n	80028b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a2:	f7ff f937 	bl	8001b14 <HAL_GetTick>
 80028a6:	0002      	movs	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e1a2      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028b4:	4b1d      	ldr	r3, [pc, #116]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80028b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028b8:	2202      	movs	r2, #2
 80028ba:	4013      	ands	r3, r2
 80028bc:	d0f1      	beq.n	80028a2 <HAL_RCC_OscConfig+0x2a2>
 80028be:	e018      	b.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80028c0:	4b1a      	ldr	r3, [pc, #104]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80028c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028c4:	4b19      	ldr	r3, [pc, #100]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80028c6:	2101      	movs	r1, #1
 80028c8:	438a      	bics	r2, r1
 80028ca:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7ff f922 	bl	8001b14 <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d6:	f7ff f91d 	bl	8001b14 <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d901      	bls.n	80028e8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e188      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028e8:	4b10      	ldr	r3, [pc, #64]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 80028ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ec:	2202      	movs	r2, #2
 80028ee:	4013      	ands	r3, r2
 80028f0:	d1f1      	bne.n	80028d6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2204      	movs	r2, #4
 80028f8:	4013      	ands	r3, r2
 80028fa:	d100      	bne.n	80028fe <HAL_RCC_OscConfig+0x2fe>
 80028fc:	e0c6      	b.n	8002a8c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028fe:	231f      	movs	r3, #31
 8002900:	18fb      	adds	r3, r7, r3
 8002902:	2200      	movs	r2, #0
 8002904:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002906:	4b09      	ldr	r3, [pc, #36]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	2238      	movs	r2, #56	; 0x38
 800290c:	4013      	ands	r3, r2
 800290e:	2b20      	cmp	r3, #32
 8002910:	d11e      	bne.n	8002950 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002912:	4b06      	ldr	r3, [pc, #24]	; (800292c <HAL_RCC_OscConfig+0x32c>)
 8002914:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002916:	2202      	movs	r2, #2
 8002918:	4013      	ands	r3, r2
 800291a:	d100      	bne.n	800291e <HAL_RCC_OscConfig+0x31e>
 800291c:	e0b6      	b.n	8002a8c <HAL_RCC_OscConfig+0x48c>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d000      	beq.n	8002928 <HAL_RCC_OscConfig+0x328>
 8002926:	e0b1      	b.n	8002a8c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e166      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
 800292c:	40021000 	.word	0x40021000
 8002930:	fffeffff 	.word	0xfffeffff
 8002934:	fffbffff 	.word	0xfffbffff
 8002938:	ffff80ff 	.word	0xffff80ff
 800293c:	ffffc7ff 	.word	0xffffc7ff
 8002940:	00f42400 	.word	0x00f42400
 8002944:	20000044 	.word	0x20000044
 8002948:	20000048 	.word	0x20000048
 800294c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002950:	4bac      	ldr	r3, [pc, #688]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002952:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	055b      	lsls	r3, r3, #21
 8002958:	4013      	ands	r3, r2
 800295a:	d101      	bne.n	8002960 <HAL_RCC_OscConfig+0x360>
 800295c:	2301      	movs	r3, #1
 800295e:	e000      	b.n	8002962 <HAL_RCC_OscConfig+0x362>
 8002960:	2300      	movs	r3, #0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d011      	beq.n	800298a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002966:	4ba7      	ldr	r3, [pc, #668]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002968:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800296a:	4ba6      	ldr	r3, [pc, #664]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 800296c:	2180      	movs	r1, #128	; 0x80
 800296e:	0549      	lsls	r1, r1, #21
 8002970:	430a      	orrs	r2, r1
 8002972:	63da      	str	r2, [r3, #60]	; 0x3c
 8002974:	4ba3      	ldr	r3, [pc, #652]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002976:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	055b      	lsls	r3, r3, #21
 800297c:	4013      	ands	r3, r2
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002982:	231f      	movs	r3, #31
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	2201      	movs	r2, #1
 8002988:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800298a:	4b9f      	ldr	r3, [pc, #636]	; (8002c08 <HAL_RCC_OscConfig+0x608>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	4013      	ands	r3, r2
 8002994:	d11a      	bne.n	80029cc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002996:	4b9c      	ldr	r3, [pc, #624]	; (8002c08 <HAL_RCC_OscConfig+0x608>)
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	4b9b      	ldr	r3, [pc, #620]	; (8002c08 <HAL_RCC_OscConfig+0x608>)
 800299c:	2180      	movs	r1, #128	; 0x80
 800299e:	0049      	lsls	r1, r1, #1
 80029a0:	430a      	orrs	r2, r1
 80029a2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80029a4:	f7ff f8b6 	bl	8001b14 <HAL_GetTick>
 80029a8:	0003      	movs	r3, r0
 80029aa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ac:	e008      	b.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ae:	f7ff f8b1 	bl	8001b14 <HAL_GetTick>
 80029b2:	0002      	movs	r2, r0
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	1ad3      	subs	r3, r2, r3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d901      	bls.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80029bc:	2303      	movs	r3, #3
 80029be:	e11c      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c0:	4b91      	ldr	r3, [pc, #580]	; (8002c08 <HAL_RCC_OscConfig+0x608>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	2380      	movs	r3, #128	; 0x80
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4013      	ands	r3, r2
 80029ca:	d0f0      	beq.n	80029ae <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d106      	bne.n	80029e2 <HAL_RCC_OscConfig+0x3e2>
 80029d4:	4b8b      	ldr	r3, [pc, #556]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 80029d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029d8:	4b8a      	ldr	r3, [pc, #552]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 80029da:	2101      	movs	r1, #1
 80029dc:	430a      	orrs	r2, r1
 80029de:	65da      	str	r2, [r3, #92]	; 0x5c
 80029e0:	e01c      	b.n	8002a1c <HAL_RCC_OscConfig+0x41c>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	2b05      	cmp	r3, #5
 80029e8:	d10c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x404>
 80029ea:	4b86      	ldr	r3, [pc, #536]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 80029ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029ee:	4b85      	ldr	r3, [pc, #532]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 80029f0:	2104      	movs	r1, #4
 80029f2:	430a      	orrs	r2, r1
 80029f4:	65da      	str	r2, [r3, #92]	; 0x5c
 80029f6:	4b83      	ldr	r3, [pc, #524]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 80029f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80029fa:	4b82      	ldr	r3, [pc, #520]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 80029fc:	2101      	movs	r1, #1
 80029fe:	430a      	orrs	r2, r1
 8002a00:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a02:	e00b      	b.n	8002a1c <HAL_RCC_OscConfig+0x41c>
 8002a04:	4b7f      	ldr	r3, [pc, #508]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a08:	4b7e      	ldr	r3, [pc, #504]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	438a      	bics	r2, r1
 8002a0e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002a10:	4b7c      	ldr	r3, [pc, #496]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a12:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a14:	4b7b      	ldr	r3, [pc, #492]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a16:	2104      	movs	r1, #4
 8002a18:	438a      	bics	r2, r1
 8002a1a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d014      	beq.n	8002a4e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7ff f876 	bl	8001b14 <HAL_GetTick>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a2c:	e009      	b.n	8002a42 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a2e:	f7ff f871 	bl	8001b14 <HAL_GetTick>
 8002a32:	0002      	movs	r2, r0
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	1ad3      	subs	r3, r2, r3
 8002a38:	4a74      	ldr	r2, [pc, #464]	; (8002c0c <HAL_RCC_OscConfig+0x60c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e0db      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a42:	4b70      	ldr	r3, [pc, #448]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a46:	2202      	movs	r2, #2
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d0f0      	beq.n	8002a2e <HAL_RCC_OscConfig+0x42e>
 8002a4c:	e013      	b.n	8002a76 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4e:	f7ff f861 	bl	8001b14 <HAL_GetTick>
 8002a52:	0003      	movs	r3, r0
 8002a54:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a56:	e009      	b.n	8002a6c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a58:	f7ff f85c 	bl	8001b14 <HAL_GetTick>
 8002a5c:	0002      	movs	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	4a6a      	ldr	r2, [pc, #424]	; (8002c0c <HAL_RCC_OscConfig+0x60c>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e0c6      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a6c:	4b65      	ldr	r3, [pc, #404]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a70:	2202      	movs	r2, #2
 8002a72:	4013      	ands	r3, r2
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002a76:	231f      	movs	r3, #31
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d105      	bne.n	8002a8c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002a80:	4b60      	ldr	r3, [pc, #384]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a84:	4b5f      	ldr	r3, [pc, #380]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a86:	4962      	ldr	r1, [pc, #392]	; (8002c10 <HAL_RCC_OscConfig+0x610>)
 8002a88:	400a      	ands	r2, r1
 8002a8a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d100      	bne.n	8002a96 <HAL_RCC_OscConfig+0x496>
 8002a94:	e0b0      	b.n	8002bf8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a96:	4b5b      	ldr	r3, [pc, #364]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2238      	movs	r2, #56	; 0x38
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b10      	cmp	r3, #16
 8002aa0:	d100      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x4a4>
 8002aa2:	e078      	b.n	8002b96 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d153      	bne.n	8002b54 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aac:	4b55      	ldr	r3, [pc, #340]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	4b54      	ldr	r3, [pc, #336]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002ab2:	4958      	ldr	r1, [pc, #352]	; (8002c14 <HAL_RCC_OscConfig+0x614>)
 8002ab4:	400a      	ands	r2, r1
 8002ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7ff f82c 	bl	8001b14 <HAL_GetTick>
 8002abc:	0003      	movs	r3, r0
 8002abe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac2:	f7ff f827 	bl	8001b14 <HAL_GetTick>
 8002ac6:	0002      	movs	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e092      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ad4:	4b4b      	ldr	r3, [pc, #300]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	2380      	movs	r3, #128	; 0x80
 8002ada:	049b      	lsls	r3, r3, #18
 8002adc:	4013      	ands	r3, r2
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ae0:	4b48      	ldr	r3, [pc, #288]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	4a4c      	ldr	r2, [pc, #304]	; (8002c18 <HAL_RCC_OscConfig+0x618>)
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	0019      	movs	r1, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a1a      	ldr	r2, [r3, #32]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af8:	021b      	lsls	r3, r3, #8
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	431a      	orrs	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b06:	431a      	orrs	r2, r3
 8002b08:	4b3e      	ldr	r3, [pc, #248]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b0e:	4b3d      	ldr	r3, [pc, #244]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	4b3c      	ldr	r3, [pc, #240]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b14:	2180      	movs	r1, #128	; 0x80
 8002b16:	0449      	lsls	r1, r1, #17
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002b1c:	4b39      	ldr	r3, [pc, #228]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	4b38      	ldr	r3, [pc, #224]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b22:	2180      	movs	r1, #128	; 0x80
 8002b24:	0549      	lsls	r1, r1, #21
 8002b26:	430a      	orrs	r2, r1
 8002b28:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2a:	f7fe fff3 	bl	8001b14 <HAL_GetTick>
 8002b2e:	0003      	movs	r3, r0
 8002b30:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fe ffee 	bl	8001b14 <HAL_GetTick>
 8002b38:	0002      	movs	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e059      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b46:	4b2f      	ldr	r3, [pc, #188]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	2380      	movs	r3, #128	; 0x80
 8002b4c:	049b      	lsls	r3, r3, #18
 8002b4e:	4013      	ands	r3, r2
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0x534>
 8002b52:	e051      	b.n	8002bf8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b54:	4b2b      	ldr	r3, [pc, #172]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4b2a      	ldr	r3, [pc, #168]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b5a:	492e      	ldr	r1, [pc, #184]	; (8002c14 <HAL_RCC_OscConfig+0x614>)
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b60:	f7fe ffd8 	bl	8001b14 <HAL_GetTick>
 8002b64:	0003      	movs	r3, r0
 8002b66:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b6a:	f7fe ffd3 	bl	8001b14 <HAL_GetTick>
 8002b6e:	0002      	movs	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e03e      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b7c:	4b21      	ldr	r3, [pc, #132]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	2380      	movs	r3, #128	; 0x80
 8002b82:	049b      	lsls	r3, r3, #18
 8002b84:	4013      	ands	r3, r2
 8002b86:	d1f0      	bne.n	8002b6a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002b88:	4b1e      	ldr	r3, [pc, #120]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	4b1d      	ldr	r3, [pc, #116]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002b8e:	4923      	ldr	r1, [pc, #140]	; (8002c1c <HAL_RCC_OscConfig+0x61c>)
 8002b90:	400a      	ands	r2, r1
 8002b92:	60da      	str	r2, [r3, #12]
 8002b94:	e030      	b.n	8002bf8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e02b      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002ba2:	4b18      	ldr	r3, [pc, #96]	; (8002c04 <HAL_RCC_OscConfig+0x604>)
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	2203      	movs	r2, #3
 8002bac:	401a      	ands	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a1b      	ldr	r3, [r3, #32]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d11e      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2270      	movs	r2, #112	; 0x70
 8002bba:	401a      	ands	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d117      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bc4:	697a      	ldr	r2, [r7, #20]
 8002bc6:	23fe      	movs	r3, #254	; 0xfe
 8002bc8:	01db      	lsls	r3, r3, #7
 8002bca:	401a      	ands	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d10e      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	23f8      	movs	r3, #248	; 0xf8
 8002bda:	039b      	lsls	r3, r3, #14
 8002bdc:	401a      	ands	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d106      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	0f5b      	lsrs	r3, r3, #29
 8002bea:	075a      	lsls	r2, r3, #29
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d001      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	b008      	add	sp, #32
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	40021000 	.word	0x40021000
 8002c08:	40007000 	.word	0x40007000
 8002c0c:	00001388 	.word	0x00001388
 8002c10:	efffffff 	.word	0xefffffff
 8002c14:	feffffff 	.word	0xfeffffff
 8002c18:	1fc1808c 	.word	0x1fc1808c
 8002c1c:	effefffc 	.word	0xeffefffc

08002c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e0e9      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c34:	4b76      	ldr	r3, [pc, #472]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2207      	movs	r2, #7
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d91e      	bls.n	8002c80 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c42:	4b73      	ldr	r3, [pc, #460]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	2207      	movs	r2, #7
 8002c48:	4393      	bics	r3, r2
 8002c4a:	0019      	movs	r1, r3
 8002c4c:	4b70      	ldr	r3, [pc, #448]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c54:	f7fe ff5e 	bl	8001b14 <HAL_GetTick>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c5c:	e009      	b.n	8002c72 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5e:	f7fe ff59 	bl	8001b14 <HAL_GetTick>
 8002c62:	0002      	movs	r2, r0
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	4a6a      	ldr	r2, [pc, #424]	; (8002e14 <HAL_RCC_ClockConfig+0x1f4>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e0ca      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c72:	4b67      	ldr	r3, [pc, #412]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2207      	movs	r2, #7
 8002c78:	4013      	ands	r3, r2
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d1ee      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2202      	movs	r2, #2
 8002c86:	4013      	ands	r3, r2
 8002c88:	d015      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2204      	movs	r2, #4
 8002c90:	4013      	ands	r3, r2
 8002c92:	d006      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c94:	4b60      	ldr	r3, [pc, #384]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	4b5f      	ldr	r3, [pc, #380]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002c9a:	21e0      	movs	r1, #224	; 0xe0
 8002c9c:	01c9      	lsls	r1, r1, #7
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca2:	4b5d      	ldr	r3, [pc, #372]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	4a5d      	ldr	r2, [pc, #372]	; (8002e1c <HAL_RCC_ClockConfig+0x1fc>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	0019      	movs	r1, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	4b59      	ldr	r3, [pc, #356]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	d057      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cc8:	4b53      	ldr	r3, [pc, #332]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	2380      	movs	r3, #128	; 0x80
 8002cce:	029b      	lsls	r3, r3, #10
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	d12b      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e097      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d107      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce0:	4b4d      	ldr	r3, [pc, #308]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	049b      	lsls	r3, r3, #18
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d11f      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e08b      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d107      	bne.n	8002d08 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf8:	4b47      	ldr	r3, [pc, #284]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	4013      	ands	r3, r2
 8002d02:	d113      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e07f      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	2b03      	cmp	r3, #3
 8002d0e:	d106      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d10:	4b41      	ldr	r3, [pc, #260]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d14:	2202      	movs	r2, #2
 8002d16:	4013      	ands	r3, r2
 8002d18:	d108      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e074      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d1e:	4b3e      	ldr	r3, [pc, #248]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d22:	2202      	movs	r2, #2
 8002d24:	4013      	ands	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e06d      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d2c:	4b3a      	ldr	r3, [pc, #232]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2207      	movs	r2, #7
 8002d32:	4393      	bics	r3, r2
 8002d34:	0019      	movs	r1, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685a      	ldr	r2, [r3, #4]
 8002d3a:	4b37      	ldr	r3, [pc, #220]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d40:	f7fe fee8 	bl	8001b14 <HAL_GetTick>
 8002d44:	0003      	movs	r3, r0
 8002d46:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d48:	e009      	b.n	8002d5e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d4a:	f7fe fee3 	bl	8001b14 <HAL_GetTick>
 8002d4e:	0002      	movs	r2, r0
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	4a2f      	ldr	r2, [pc, #188]	; (8002e14 <HAL_RCC_ClockConfig+0x1f4>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e054      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5e:	4b2e      	ldr	r3, [pc, #184]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2238      	movs	r2, #56	; 0x38
 8002d64:	401a      	ands	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	00db      	lsls	r3, r3, #3
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d1ec      	bne.n	8002d4a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d70:	4b27      	ldr	r3, [pc, #156]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2207      	movs	r2, #7
 8002d76:	4013      	ands	r3, r2
 8002d78:	683a      	ldr	r2, [r7, #0]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d21e      	bcs.n	8002dbc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7e:	4b24      	ldr	r3, [pc, #144]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	2207      	movs	r2, #7
 8002d84:	4393      	bics	r3, r2
 8002d86:	0019      	movs	r1, r3
 8002d88:	4b21      	ldr	r3, [pc, #132]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d90:	f7fe fec0 	bl	8001b14 <HAL_GetTick>
 8002d94:	0003      	movs	r3, r0
 8002d96:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002d98:	e009      	b.n	8002dae <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d9a:	f7fe febb 	bl	8001b14 <HAL_GetTick>
 8002d9e:	0002      	movs	r2, r0
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	4a1b      	ldr	r2, [pc, #108]	; (8002e14 <HAL_RCC_ClockConfig+0x1f4>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e02c      	b.n	8002e08 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002dae:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <HAL_RCC_ClockConfig+0x1f0>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2207      	movs	r2, #7
 8002db4:	4013      	ands	r3, r2
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d1ee      	bne.n	8002d9a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d009      	beq.n	8002dda <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002dc6:	4b14      	ldr	r3, [pc, #80]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	4a15      	ldr	r2, [pc, #84]	; (8002e20 <HAL_RCC_ClockConfig+0x200>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	0019      	movs	r1, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	68da      	ldr	r2, [r3, #12]
 8002dd4:	4b10      	ldr	r3, [pc, #64]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002dda:	f000 f829 	bl	8002e30 <HAL_RCC_GetSysClockFreq>
 8002dde:	0001      	movs	r1, r0
 8002de0:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <HAL_RCC_ClockConfig+0x1f8>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	0a1b      	lsrs	r3, r3, #8
 8002de6:	220f      	movs	r2, #15
 8002de8:	401a      	ands	r2, r3
 8002dea:	4b0e      	ldr	r3, [pc, #56]	; (8002e24 <HAL_RCC_ClockConfig+0x204>)
 8002dec:	0092      	lsls	r2, r2, #2
 8002dee:	58d3      	ldr	r3, [r2, r3]
 8002df0:	221f      	movs	r2, #31
 8002df2:	4013      	ands	r3, r2
 8002df4:	000a      	movs	r2, r1
 8002df6:	40da      	lsrs	r2, r3
 8002df8:	4b0b      	ldr	r3, [pc, #44]	; (8002e28 <HAL_RCC_ClockConfig+0x208>)
 8002dfa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <HAL_RCC_ClockConfig+0x20c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	0018      	movs	r0, r3
 8002e02:	f7fe fe2b 	bl	8001a5c <HAL_InitTick>
 8002e06:	0003      	movs	r3, r0
}
 8002e08:	0018      	movs	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	b004      	add	sp, #16
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40022000 	.word	0x40022000
 8002e14:	00001388 	.word	0x00001388
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	fffff0ff 	.word	0xfffff0ff
 8002e20:	ffff8fff 	.word	0xffff8fff
 8002e24:	080058dc 	.word	0x080058dc
 8002e28:	20000044 	.word	0x20000044
 8002e2c:	20000048 	.word	0x20000048

08002e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e36:	4b3c      	ldr	r3, [pc, #240]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	2238      	movs	r2, #56	; 0x38
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	d10f      	bne.n	8002e60 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002e40:	4b39      	ldr	r3, [pc, #228]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	0adb      	lsrs	r3, r3, #11
 8002e46:	2207      	movs	r2, #7
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	409a      	lsls	r2, r3
 8002e4e:	0013      	movs	r3, r2
 8002e50:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002e52:	6839      	ldr	r1, [r7, #0]
 8002e54:	4835      	ldr	r0, [pc, #212]	; (8002f2c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e56:	f7fd f96f 	bl	8000138 <__udivsi3>
 8002e5a:	0003      	movs	r3, r0
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	e05d      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e60:	4b31      	ldr	r3, [pc, #196]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	2238      	movs	r2, #56	; 0x38
 8002e66:	4013      	ands	r3, r2
 8002e68:	2b08      	cmp	r3, #8
 8002e6a:	d102      	bne.n	8002e72 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e6c:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <HAL_RCC_GetSysClockFreq+0x100>)
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	e054      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e72:	4b2d      	ldr	r3, [pc, #180]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2238      	movs	r2, #56	; 0x38
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b10      	cmp	r3, #16
 8002e7c:	d138      	bne.n	8002ef0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002e7e:	4b2a      	ldr	r3, [pc, #168]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	2203      	movs	r2, #3
 8002e84:	4013      	ands	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e88:	4b27      	ldr	r3, [pc, #156]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	2207      	movs	r2, #7
 8002e90:	4013      	ands	r3, r2
 8002e92:	3301      	adds	r3, #1
 8002e94:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d10d      	bne.n	8002eb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	4824      	ldr	r0, [pc, #144]	; (8002f30 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ea0:	f7fd f94a 	bl	8000138 <__udivsi3>
 8002ea4:	0003      	movs	r3, r0
 8002ea6:	0019      	movs	r1, r3
 8002ea8:	4b1f      	ldr	r3, [pc, #124]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	0a1b      	lsrs	r3, r3, #8
 8002eae:	227f      	movs	r2, #127	; 0x7f
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	434b      	muls	r3, r1
 8002eb4:	617b      	str	r3, [r7, #20]
        break;
 8002eb6:	e00d      	b.n	8002ed4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002eb8:	68b9      	ldr	r1, [r7, #8]
 8002eba:	481c      	ldr	r0, [pc, #112]	; (8002f2c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ebc:	f7fd f93c 	bl	8000138 <__udivsi3>
 8002ec0:	0003      	movs	r3, r0
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	4b18      	ldr	r3, [pc, #96]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	0a1b      	lsrs	r3, r3, #8
 8002eca:	227f      	movs	r2, #127	; 0x7f
 8002ecc:	4013      	ands	r3, r2
 8002ece:	434b      	muls	r3, r1
 8002ed0:	617b      	str	r3, [r7, #20]
        break;
 8002ed2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002ed4:	4b14      	ldr	r3, [pc, #80]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	0f5b      	lsrs	r3, r3, #29
 8002eda:	2207      	movs	r2, #7
 8002edc:	4013      	ands	r3, r2
 8002ede:	3301      	adds	r3, #1
 8002ee0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	6978      	ldr	r0, [r7, #20]
 8002ee6:	f7fd f927 	bl	8000138 <__udivsi3>
 8002eea:	0003      	movs	r3, r0
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	e015      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002ef0:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	2238      	movs	r2, #56	; 0x38
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d103      	bne.n	8002f04 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	021b      	lsls	r3, r3, #8
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	e00b      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f04:	4b08      	ldr	r3, [pc, #32]	; (8002f28 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	2238      	movs	r2, #56	; 0x38
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b18      	cmp	r3, #24
 8002f0e:	d103      	bne.n	8002f18 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002f10:	23fa      	movs	r3, #250	; 0xfa
 8002f12:	01db      	lsls	r3, r3, #7
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	e001      	b.n	8002f1c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002f1c:	693b      	ldr	r3, [r7, #16]
}
 8002f1e:	0018      	movs	r0, r3
 8002f20:	46bd      	mov	sp, r7
 8002f22:	b006      	add	sp, #24
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	00f42400 	.word	0x00f42400
 8002f30:	007a1200 	.word	0x007a1200

08002f34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f38:	4b02      	ldr	r3, [pc, #8]	; (8002f44 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	20000044 	.word	0x20000044

08002f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f48:	b5b0      	push	{r4, r5, r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002f4c:	f7ff fff2 	bl	8002f34 <HAL_RCC_GetHCLKFreq>
 8002f50:	0004      	movs	r4, r0
 8002f52:	f7ff fb49 	bl	80025e8 <LL_RCC_GetAPB1Prescaler>
 8002f56:	0003      	movs	r3, r0
 8002f58:	0b1a      	lsrs	r2, r3, #12
 8002f5a:	4b05      	ldr	r3, [pc, #20]	; (8002f70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f5c:	0092      	lsls	r2, r2, #2
 8002f5e:	58d3      	ldr	r3, [r2, r3]
 8002f60:	221f      	movs	r2, #31
 8002f62:	4013      	ands	r3, r2
 8002f64:	40dc      	lsrs	r4, r3
 8002f66:	0023      	movs	r3, r4
}
 8002f68:	0018      	movs	r0, r3
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	0800591c 	.word	0x0800591c

08002f74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002f7c:	2313      	movs	r3, #19
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	2200      	movs	r2, #0
 8002f82:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f84:	2312      	movs	r3, #18
 8002f86:	18fb      	adds	r3, r7, r3
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	029b      	lsls	r3, r3, #10
 8002f94:	4013      	ands	r3, r2
 8002f96:	d100      	bne.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002f98:	e0a3      	b.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f9a:	2011      	movs	r0, #17
 8002f9c:	183b      	adds	r3, r7, r0
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fa2:	4b86      	ldr	r3, [pc, #536]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fa4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fa6:	2380      	movs	r3, #128	; 0x80
 8002fa8:	055b      	lsls	r3, r3, #21
 8002faa:	4013      	ands	r3, r2
 8002fac:	d110      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fae:	4b83      	ldr	r3, [pc, #524]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fb2:	4b82      	ldr	r3, [pc, #520]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fb4:	2180      	movs	r1, #128	; 0x80
 8002fb6:	0549      	lsls	r1, r1, #21
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	63da      	str	r2, [r3, #60]	; 0x3c
 8002fbc:	4b7f      	ldr	r3, [pc, #508]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002fbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fc0:	2380      	movs	r3, #128	; 0x80
 8002fc2:	055b      	lsls	r3, r3, #21
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	60bb      	str	r3, [r7, #8]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fca:	183b      	adds	r3, r7, r0
 8002fcc:	2201      	movs	r2, #1
 8002fce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fd0:	4b7b      	ldr	r3, [pc, #492]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4b7a      	ldr	r3, [pc, #488]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002fd6:	2180      	movs	r1, #128	; 0x80
 8002fd8:	0049      	lsls	r1, r1, #1
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fde:	f7fe fd99 	bl	8001b14 <HAL_GetTick>
 8002fe2:	0003      	movs	r3, r0
 8002fe4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fe6:	e00b      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe8:	f7fe fd94 	bl	8001b14 <HAL_GetTick>
 8002fec:	0002      	movs	r2, r0
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d904      	bls.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002ff6:	2313      	movs	r3, #19
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	2203      	movs	r2, #3
 8002ffc:	701a      	strb	r2, [r3, #0]
        break;
 8002ffe:	e005      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003000:	4b6f      	ldr	r3, [pc, #444]	; (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	2380      	movs	r3, #128	; 0x80
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	4013      	ands	r3, r2
 800300a:	d0ed      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800300c:	2313      	movs	r3, #19
 800300e:	18fb      	adds	r3, r7, r3
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d154      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003016:	4b69      	ldr	r3, [pc, #420]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003018:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800301a:	23c0      	movs	r3, #192	; 0xc0
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	4013      	ands	r3, r2
 8003020:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d019      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	699b      	ldr	r3, [r3, #24]
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	429a      	cmp	r2, r3
 8003030:	d014      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003032:	4b62      	ldr	r3, [pc, #392]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003036:	4a63      	ldr	r2, [pc, #396]	; (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003038:	4013      	ands	r3, r2
 800303a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800303c:	4b5f      	ldr	r3, [pc, #380]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800303e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003040:	4b5e      	ldr	r3, [pc, #376]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	0249      	lsls	r1, r1, #9
 8003046:	430a      	orrs	r2, r1
 8003048:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800304a:	4b5c      	ldr	r3, [pc, #368]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800304c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800304e:	4b5b      	ldr	r3, [pc, #364]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003050:	495d      	ldr	r1, [pc, #372]	; (80031c8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003052:	400a      	ands	r2, r1
 8003054:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003056:	4b59      	ldr	r3, [pc, #356]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2201      	movs	r2, #1
 8003060:	4013      	ands	r3, r2
 8003062:	d016      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003064:	f7fe fd56 	bl	8001b14 <HAL_GetTick>
 8003068:	0003      	movs	r3, r0
 800306a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800306c:	e00c      	b.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800306e:	f7fe fd51 	bl	8001b14 <HAL_GetTick>
 8003072:	0002      	movs	r2, r0
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	4a54      	ldr	r2, [pc, #336]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d904      	bls.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800307e:	2313      	movs	r3, #19
 8003080:	18fb      	adds	r3, r7, r3
 8003082:	2203      	movs	r2, #3
 8003084:	701a      	strb	r2, [r3, #0]
            break;
 8003086:	e004      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003088:	4b4c      	ldr	r3, [pc, #304]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800308a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308c:	2202      	movs	r2, #2
 800308e:	4013      	ands	r3, r2
 8003090:	d0ed      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003092:	2313      	movs	r3, #19
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d10a      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800309c:	4b47      	ldr	r3, [pc, #284]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800309e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a0:	4a48      	ldr	r2, [pc, #288]	; (80031c4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	0019      	movs	r1, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699a      	ldr	r2, [r3, #24]
 80030aa:	4b44      	ldr	r3, [pc, #272]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80030ac:	430a      	orrs	r2, r1
 80030ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80030b0:	e00c      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030b2:	2312      	movs	r3, #18
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	2213      	movs	r2, #19
 80030b8:	18ba      	adds	r2, r7, r2
 80030ba:	7812      	ldrb	r2, [r2, #0]
 80030bc:	701a      	strb	r2, [r3, #0]
 80030be:	e005      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c0:	2312      	movs	r3, #18
 80030c2:	18fb      	adds	r3, r7, r3
 80030c4:	2213      	movs	r2, #19
 80030c6:	18ba      	adds	r2, r7, r2
 80030c8:	7812      	ldrb	r2, [r2, #0]
 80030ca:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030cc:	2311      	movs	r3, #17
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d105      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030d6:	4b39      	ldr	r3, [pc, #228]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80030d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030da:	4b38      	ldr	r3, [pc, #224]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80030dc:	493c      	ldr	r1, [pc, #240]	; (80031d0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80030de:	400a      	ands	r2, r1
 80030e0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2201      	movs	r2, #1
 80030e8:	4013      	ands	r3, r2
 80030ea:	d009      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030ec:	4b33      	ldr	r3, [pc, #204]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80030ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f0:	2203      	movs	r2, #3
 80030f2:	4393      	bics	r3, r2
 80030f4:	0019      	movs	r1, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	4b30      	ldr	r3, [pc, #192]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80030fc:	430a      	orrs	r2, r1
 80030fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2202      	movs	r2, #2
 8003106:	4013      	ands	r3, r2
 8003108:	d009      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800310a:	4b2c      	ldr	r3, [pc, #176]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800310c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800310e:	220c      	movs	r2, #12
 8003110:	4393      	bics	r3, r2
 8003112:	0019      	movs	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800311a:	430a      	orrs	r2, r1
 800311c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2220      	movs	r2, #32
 8003124:	4013      	ands	r3, r2
 8003126:	d009      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003128:	4b24      	ldr	r3, [pc, #144]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800312a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312c:	4a29      	ldr	r2, [pc, #164]	; (80031d4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800312e:	4013      	ands	r3, r2
 8003130:	0019      	movs	r1, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	4b21      	ldr	r3, [pc, #132]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003138:	430a      	orrs	r2, r1
 800313a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	2380      	movs	r3, #128	; 0x80
 8003142:	01db      	lsls	r3, r3, #7
 8003144:	4013      	ands	r3, r2
 8003146:	d015      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003148:	4b1c      	ldr	r3, [pc, #112]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800314a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	0899      	lsrs	r1, r3, #2
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695a      	ldr	r2, [r3, #20]
 8003154:	4b19      	ldr	r3, [pc, #100]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003156:	430a      	orrs	r2, r1
 8003158:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695a      	ldr	r2, [r3, #20]
 800315e:	2380      	movs	r3, #128	; 0x80
 8003160:	05db      	lsls	r3, r3, #23
 8003162:	429a      	cmp	r2, r3
 8003164:	d106      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003166:	4b15      	ldr	r3, [pc, #84]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	4b14      	ldr	r3, [pc, #80]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800316c:	2180      	movs	r1, #128	; 0x80
 800316e:	0249      	lsls	r1, r1, #9
 8003170:	430a      	orrs	r2, r1
 8003172:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	2380      	movs	r3, #128	; 0x80
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	4013      	ands	r3, r2
 800317e:	d016      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003180:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003184:	4a14      	ldr	r2, [pc, #80]	; (80031d8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003186:	4013      	ands	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691a      	ldr	r2, [r3, #16]
 800318e:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003190:	430a      	orrs	r2, r1
 8003192:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	2380      	movs	r3, #128	; 0x80
 800319a:	01db      	lsls	r3, r3, #7
 800319c:	429a      	cmp	r2, r3
 800319e:	d106      	bne.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	4b05      	ldr	r3, [pc, #20]	; (80031bc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80031a6:	2180      	movs	r1, #128	; 0x80
 80031a8:	0249      	lsls	r1, r1, #9
 80031aa:	430a      	orrs	r2, r1
 80031ac:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80031ae:	2312      	movs	r3, #18
 80031b0:	18fb      	adds	r3, r7, r3
 80031b2:	781b      	ldrb	r3, [r3, #0]
}
 80031b4:	0018      	movs	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b006      	add	sp, #24
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40021000 	.word	0x40021000
 80031c0:	40007000 	.word	0x40007000
 80031c4:	fffffcff 	.word	0xfffffcff
 80031c8:	fffeffff 	.word	0xfffeffff
 80031cc:	00001388 	.word	0x00001388
 80031d0:	efffffff 	.word	0xefffffff
 80031d4:	ffffcfff 	.word	0xffffcfff
 80031d8:	ffff3fff 	.word	0xffff3fff

080031dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e046      	b.n	800327c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2284      	movs	r2, #132	; 0x84
 80031f2:	589b      	ldr	r3, [r3, r2]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d107      	bne.n	8003208 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	2100      	movs	r1, #0
 80031fe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	0018      	movs	r0, r3
 8003204:	f7fe fa40 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2284      	movs	r2, #132	; 0x84
 800320c:	2124      	movs	r1, #36	; 0x24
 800320e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2101      	movs	r1, #1
 800321c:	438a      	bics	r2, r1
 800321e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	0018      	movs	r0, r3
 8003224:	f000 fa54 	bl	80036d0 <UART_SetConfig>
 8003228:	0003      	movs	r3, r0
 800322a:	2b01      	cmp	r3, #1
 800322c:	d101      	bne.n	8003232 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e024      	b.n	800327c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	0018      	movs	r0, r3
 800323e:	f000 fbeb 	bl	8003a18 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	490d      	ldr	r1, [pc, #52]	; (8003284 <HAL_UART_Init+0xa8>)
 800324e:	400a      	ands	r2, r1
 8003250:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	212a      	movs	r1, #42	; 0x2a
 800325e:	438a      	bics	r2, r1
 8003260:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2101      	movs	r1, #1
 800326e:	430a      	orrs	r2, r1
 8003270:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	0018      	movs	r0, r3
 8003276:	f000 fc83 	bl	8003b80 <UART_CheckIdleState>
 800327a:	0003      	movs	r3, r0
}
 800327c:	0018      	movs	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	b002      	add	sp, #8
 8003282:	bd80      	pop	{r7, pc}
 8003284:	ffffb7ff 	.word	0xffffb7ff

08003288 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b08a      	sub	sp, #40	; 0x28
 800328c:	af02      	add	r7, sp, #8
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	603b      	str	r3, [r7, #0]
 8003294:	1dbb      	adds	r3, r7, #6
 8003296:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2284      	movs	r2, #132	; 0x84
 800329c:	589b      	ldr	r3, [r3, r2]
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d000      	beq.n	80032a4 <HAL_UART_Transmit+0x1c>
 80032a2:	e097      	b.n	80033d4 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_UART_Transmit+0x2a>
 80032aa:	1dbb      	adds	r3, r7, #6
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e08f      	b.n	80033d6 <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	2380      	movs	r3, #128	; 0x80
 80032bc:	015b      	lsls	r3, r3, #5
 80032be:	429a      	cmp	r2, r3
 80032c0:	d109      	bne.n	80032d6 <HAL_UART_Transmit+0x4e>
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d105      	bne.n	80032d6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2201      	movs	r2, #1
 80032ce:	4013      	ands	r3, r2
 80032d0:	d001      	beq.n	80032d6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e07f      	b.n	80033d6 <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2280      	movs	r2, #128	; 0x80
 80032da:	5c9b      	ldrb	r3, [r3, r2]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_UART_Transmit+0x5c>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e078      	b.n	80033d6 <HAL_UART_Transmit+0x14e>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2280      	movs	r2, #128	; 0x80
 80032e8:	2101      	movs	r1, #1
 80032ea:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	228c      	movs	r2, #140	; 0x8c
 80032f0:	2100      	movs	r1, #0
 80032f2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2284      	movs	r2, #132	; 0x84
 80032f8:	2121      	movs	r1, #33	; 0x21
 80032fa:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032fc:	f7fe fc0a 	bl	8001b14 <HAL_GetTick>
 8003300:	0003      	movs	r3, r0
 8003302:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1dba      	adds	r2, r7, #6
 8003308:	2154      	movs	r1, #84	; 0x54
 800330a:	8812      	ldrh	r2, [r2, #0]
 800330c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	1dba      	adds	r2, r7, #6
 8003312:	2156      	movs	r1, #86	; 0x56
 8003314:	8812      	ldrh	r2, [r2, #0]
 8003316:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	2380      	movs	r3, #128	; 0x80
 800331e:	015b      	lsls	r3, r3, #5
 8003320:	429a      	cmp	r2, r3
 8003322:	d108      	bne.n	8003336 <HAL_UART_Transmit+0xae>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d104      	bne.n	8003336 <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 800332c:	2300      	movs	r3, #0
 800332e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	61bb      	str	r3, [r7, #24]
 8003334:	e003      	b.n	800333e <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800333a:	2300      	movs	r3, #0
 800333c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2280      	movs	r2, #128	; 0x80
 8003342:	2100      	movs	r1, #0
 8003344:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003346:	e02c      	b.n	80033a2 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	68f8      	ldr	r0, [r7, #12]
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	0013      	movs	r3, r2
 8003352:	2200      	movs	r2, #0
 8003354:	2180      	movs	r1, #128	; 0x80
 8003356:	f000 fc5d 	bl	8003c14 <UART_WaitOnFlagUntilTimeout>
 800335a:	1e03      	subs	r3, r0, #0
 800335c:	d001      	beq.n	8003362 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e039      	b.n	80033d6 <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d10b      	bne.n	8003380 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	001a      	movs	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	05d2      	lsls	r2, r2, #23
 8003374:	0dd2      	lsrs	r2, r2, #23
 8003376:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	3302      	adds	r3, #2
 800337c:	61bb      	str	r3, [r7, #24]
 800337e:	e007      	b.n	8003390 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	781a      	ldrb	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	3301      	adds	r3, #1
 800338e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2256      	movs	r2, #86	; 0x56
 8003394:	5a9b      	ldrh	r3, [r3, r2]
 8003396:	b29b      	uxth	r3, r3
 8003398:	3b01      	subs	r3, #1
 800339a:	b299      	uxth	r1, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2256      	movs	r2, #86	; 0x56
 80033a0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2256      	movs	r2, #86	; 0x56
 80033a6:	5a9b      	ldrh	r3, [r3, r2]
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1cc      	bne.n	8003348 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	0013      	movs	r3, r2
 80033b8:	2200      	movs	r2, #0
 80033ba:	2140      	movs	r1, #64	; 0x40
 80033bc:	f000 fc2a 	bl	8003c14 <UART_WaitOnFlagUntilTimeout>
 80033c0:	1e03      	subs	r3, r0, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e006      	b.n	80033d6 <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2284      	movs	r2, #132	; 0x84
 80033cc:	2120      	movs	r1, #32
 80033ce:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80033d0:	2300      	movs	r3, #0
 80033d2:	e000      	b.n	80033d6 <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80033d4:	2302      	movs	r3, #2
  }
}
 80033d6:	0018      	movs	r0, r3
 80033d8:	46bd      	mov	sp, r7
 80033da:	b008      	add	sp, #32
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08a      	sub	sp, #40	; 0x28
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	603b      	str	r3, [r7, #0]
 80033ec:	1dbb      	adds	r3, r7, #6
 80033ee:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2288      	movs	r2, #136	; 0x88
 80033f4:	589b      	ldr	r3, [r3, r2]
 80033f6:	2b20      	cmp	r3, #32
 80033f8:	d000      	beq.n	80033fc <HAL_UART_Receive+0x1c>
 80033fa:	e0db      	b.n	80035b4 <HAL_UART_Receive+0x1d4>
  {
    if ((pData == NULL) || (Size == 0U))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_UART_Receive+0x2a>
 8003402:	1dbb      	adds	r3, r7, #6
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e0d3      	b.n	80035b6 <HAL_UART_Receive+0x1d6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	2380      	movs	r3, #128	; 0x80
 8003414:	015b      	lsls	r3, r3, #5
 8003416:	429a      	cmp	r2, r3
 8003418:	d109      	bne.n	800342e <HAL_UART_Receive+0x4e>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d105      	bne.n	800342e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	2201      	movs	r2, #1
 8003426:	4013      	ands	r3, r2
 8003428:	d001      	beq.n	800342e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e0c3      	b.n	80035b6 <HAL_UART_Receive+0x1d6>
      }
    }

    __HAL_LOCK(huart);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2280      	movs	r2, #128	; 0x80
 8003432:	5c9b      	ldrb	r3, [r3, r2]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d101      	bne.n	800343c <HAL_UART_Receive+0x5c>
 8003438:	2302      	movs	r3, #2
 800343a:	e0bc      	b.n	80035b6 <HAL_UART_Receive+0x1d6>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2280      	movs	r2, #128	; 0x80
 8003440:	2101      	movs	r1, #1
 8003442:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	228c      	movs	r2, #140	; 0x8c
 8003448:	2100      	movs	r1, #0
 800344a:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2288      	movs	r2, #136	; 0x88
 8003450:	2122      	movs	r1, #34	; 0x22
 8003452:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800345a:	f7fe fb5b 	bl	8001b14 <HAL_GetTick>
 800345e:	0003      	movs	r3, r0
 8003460:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1dba      	adds	r2, r7, #6
 8003466:	215c      	movs	r1, #92	; 0x5c
 8003468:	8812      	ldrh	r2, [r2, #0]
 800346a:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1dba      	adds	r2, r7, #6
 8003470:	215e      	movs	r1, #94	; 0x5e
 8003472:	8812      	ldrh	r2, [r2, #0]
 8003474:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	689a      	ldr	r2, [r3, #8]
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	015b      	lsls	r3, r3, #5
 800347e:	429a      	cmp	r2, r3
 8003480:	d10d      	bne.n	800349e <HAL_UART_Receive+0xbe>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d104      	bne.n	8003494 <HAL_UART_Receive+0xb4>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2260      	movs	r2, #96	; 0x60
 800348e:	494c      	ldr	r1, [pc, #304]	; (80035c0 <HAL_UART_Receive+0x1e0>)
 8003490:	5299      	strh	r1, [r3, r2]
 8003492:	e02e      	b.n	80034f2 <HAL_UART_Receive+0x112>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2260      	movs	r2, #96	; 0x60
 8003498:	21ff      	movs	r1, #255	; 0xff
 800349a:	5299      	strh	r1, [r3, r2]
 800349c:	e029      	b.n	80034f2 <HAL_UART_Receive+0x112>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d10d      	bne.n	80034c2 <HAL_UART_Receive+0xe2>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d104      	bne.n	80034b8 <HAL_UART_Receive+0xd8>
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2260      	movs	r2, #96	; 0x60
 80034b2:	21ff      	movs	r1, #255	; 0xff
 80034b4:	5299      	strh	r1, [r3, r2]
 80034b6:	e01c      	b.n	80034f2 <HAL_UART_Receive+0x112>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2260      	movs	r2, #96	; 0x60
 80034bc:	217f      	movs	r1, #127	; 0x7f
 80034be:	5299      	strh	r1, [r3, r2]
 80034c0:	e017      	b.n	80034f2 <HAL_UART_Receive+0x112>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	689a      	ldr	r2, [r3, #8]
 80034c6:	2380      	movs	r3, #128	; 0x80
 80034c8:	055b      	lsls	r3, r3, #21
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d10d      	bne.n	80034ea <HAL_UART_Receive+0x10a>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d104      	bne.n	80034e0 <HAL_UART_Receive+0x100>
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2260      	movs	r2, #96	; 0x60
 80034da:	217f      	movs	r1, #127	; 0x7f
 80034dc:	5299      	strh	r1, [r3, r2]
 80034de:	e008      	b.n	80034f2 <HAL_UART_Receive+0x112>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2260      	movs	r2, #96	; 0x60
 80034e4:	213f      	movs	r1, #63	; 0x3f
 80034e6:	5299      	strh	r1, [r3, r2]
 80034e8:	e003      	b.n	80034f2 <HAL_UART_Receive+0x112>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2260      	movs	r2, #96	; 0x60
 80034ee:	2100      	movs	r1, #0
 80034f0:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80034f2:	2312      	movs	r3, #18
 80034f4:	18fb      	adds	r3, r7, r3
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	2160      	movs	r1, #96	; 0x60
 80034fa:	5a52      	ldrh	r2, [r2, r1]
 80034fc:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	2380      	movs	r3, #128	; 0x80
 8003504:	015b      	lsls	r3, r3, #5
 8003506:	429a      	cmp	r2, r3
 8003508:	d108      	bne.n	800351c <HAL_UART_Receive+0x13c>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d104      	bne.n	800351c <HAL_UART_Receive+0x13c>
    {
      pdata8bits  = NULL;
 8003512:	2300      	movs	r3, #0
 8003514:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	61bb      	str	r3, [r7, #24]
 800351a:	e003      	b.n	8003524 <HAL_UART_Receive+0x144>
    }
    else
    {
      pdata8bits  = pData;
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003520:	2300      	movs	r3, #0
 8003522:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2280      	movs	r2, #128	; 0x80
 8003528:	2100      	movs	r1, #0
 800352a:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800352c:	e036      	b.n	800359c <HAL_UART_Receive+0x1bc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	9300      	str	r3, [sp, #0]
 8003536:	0013      	movs	r3, r2
 8003538:	2200      	movs	r2, #0
 800353a:	2120      	movs	r1, #32
 800353c:	f000 fb6a 	bl	8003c14 <UART_WaitOnFlagUntilTimeout>
 8003540:	1e03      	subs	r3, r0, #0
 8003542:	d001      	beq.n	8003548 <HAL_UART_Receive+0x168>
      {
        return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e036      	b.n	80035b6 <HAL_UART_Receive+0x1d6>
      }
      if (pdata8bits == NULL)
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10e      	bne.n	800356c <HAL_UART_Receive+0x18c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	b29b      	uxth	r3, r3
 8003556:	2212      	movs	r2, #18
 8003558:	18ba      	adds	r2, r7, r2
 800355a:	8812      	ldrh	r2, [r2, #0]
 800355c:	4013      	ands	r3, r2
 800355e:	b29a      	uxth	r2, r3
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	3302      	adds	r3, #2
 8003568:	61bb      	str	r3, [r7, #24]
 800356a:	e00e      	b.n	800358a <HAL_UART_Receive+0x1aa>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2212      	movs	r2, #18
 8003576:	18ba      	adds	r2, r7, r2
 8003578:	8812      	ldrh	r2, [r2, #0]
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	4013      	ands	r3, r2
 800357e:	b2da      	uxtb	r2, r3
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	3301      	adds	r3, #1
 8003588:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	225e      	movs	r2, #94	; 0x5e
 800358e:	5a9b      	ldrh	r3, [r3, r2]
 8003590:	b29b      	uxth	r3, r3
 8003592:	3b01      	subs	r3, #1
 8003594:	b299      	uxth	r1, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	225e      	movs	r2, #94	; 0x5e
 800359a:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	225e      	movs	r2, #94	; 0x5e
 80035a0:	5a9b      	ldrh	r3, [r3, r2]
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1c2      	bne.n	800352e <HAL_UART_Receive+0x14e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2288      	movs	r2, #136	; 0x88
 80035ac:	2120      	movs	r1, #32
 80035ae:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e000      	b.n	80035b6 <HAL_UART_Receive+0x1d6>
  }
  else
  {
    return HAL_BUSY;
 80035b4:	2302      	movs	r3, #2
  }
}
 80035b6:	0018      	movs	r0, r3
 80035b8:	46bd      	mov	sp, r7
 80035ba:	b008      	add	sp, #32
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	46c0      	nop			; (mov r8, r8)
 80035c0:	000001ff 	.word	0x000001ff

080035c4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b088      	sub	sp, #32
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	1dbb      	adds	r3, r7, #6
 80035d0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2288      	movs	r2, #136	; 0x88
 80035d6:	589b      	ldr	r3, [r3, r2]
 80035d8:	2b20      	cmp	r3, #32
 80035da:	d150      	bne.n	800367e <HAL_UART_Receive_DMA+0xba>
  {
    if ((pData == NULL) || (Size == 0U))
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_UART_Receive_DMA+0x26>
 80035e2:	1dbb      	adds	r3, r7, #6
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e048      	b.n	8003680 <HAL_UART_Receive_DMA+0xbc>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	2380      	movs	r3, #128	; 0x80
 80035f4:	015b      	lsls	r3, r3, #5
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d109      	bne.n	800360e <HAL_UART_Receive_DMA+0x4a>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d105      	bne.n	800360e <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2201      	movs	r2, #1
 8003606:	4013      	ands	r3, r2
 8003608:	d001      	beq.n	800360e <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e038      	b.n	8003680 <HAL_UART_Receive_DMA+0xbc>
      }
    }

    __HAL_LOCK(huart);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2280      	movs	r2, #128	; 0x80
 8003612:	5c9b      	ldrb	r3, [r3, r2]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d101      	bne.n	800361c <HAL_UART_Receive_DMA+0x58>
 8003618:	2302      	movs	r3, #2
 800361a:	e031      	b.n	8003680 <HAL_UART_Receive_DMA+0xbc>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2280      	movs	r2, #128	; 0x80
 8003620:	2101      	movs	r1, #1
 8003622:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	2380      	movs	r3, #128	; 0x80
 8003632:	041b      	lsls	r3, r3, #16
 8003634:	4013      	ands	r3, r2
 8003636:	d019      	beq.n	800366c <HAL_UART_Receive_DMA+0xa8>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003638:	f3ef 8310 	mrs	r3, PRIMASK
 800363c:	613b      	str	r3, [r7, #16]
  return(result);
 800363e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003640:	61fb      	str	r3, [r7, #28]
 8003642:	2301      	movs	r3, #1
 8003644:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f383 8810 	msr	PRIMASK, r3
}
 800364c:	46c0      	nop			; (mov r8, r8)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2180      	movs	r1, #128	; 0x80
 800365a:	04c9      	lsls	r1, r1, #19
 800365c:	430a      	orrs	r2, r1
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	f383 8810 	msr	PRIMASK, r3
}
 800366a:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800366c:	1dbb      	adds	r3, r7, #6
 800366e:	881a      	ldrh	r2, [r3, #0]
 8003670:	68b9      	ldr	r1, [r7, #8]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	0018      	movs	r0, r3
 8003676:	f000 fb95 	bl	8003da4 <UART_Start_Receive_DMA>
 800367a:	0003      	movs	r3, r0
 800367c:	e000      	b.n	8003680 <HAL_UART_Receive_DMA+0xbc>
  }
  else
  {
    return HAL_BUSY;
 800367e:	2302      	movs	r3, #2
  }
}
 8003680:	0018      	movs	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	b008      	add	sp, #32
 8003686:	bd80      	pop	{r7, pc}

08003688 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003690:	46c0      	nop			; (mov r8, r8)
 8003692:	46bd      	mov	sp, r7
 8003694:	b002      	add	sp, #8
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80036a0:	46c0      	nop			; (mov r8, r8)
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b002      	add	sp, #8
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80036b0:	46c0      	nop			; (mov r8, r8)
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b002      	add	sp, #8
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	000a      	movs	r2, r1
 80036c2:	1cbb      	adds	r3, r7, #2
 80036c4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	46bd      	mov	sp, r7
 80036ca:	b002      	add	sp, #8
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b088      	sub	sp, #32
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036d8:	231a      	movs	r3, #26
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	2200      	movs	r2, #0
 80036de:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	431a      	orrs	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	69db      	ldr	r3, [r3, #28]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4abc      	ldr	r2, [pc, #752]	; (80039f0 <UART_SetConfig+0x320>)
 8003700:	4013      	ands	r3, r2
 8003702:	0019      	movs	r1, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	69fa      	ldr	r2, [r7, #28]
 800370a:	430a      	orrs	r2, r1
 800370c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	4ab7      	ldr	r2, [pc, #732]	; (80039f4 <UART_SetConfig+0x324>)
 8003716:	4013      	ands	r3, r2
 8003718:	0019      	movs	r1, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	69fa      	ldr	r2, [r7, #28]
 8003732:	4313      	orrs	r3, r2
 8003734:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	4aae      	ldr	r2, [pc, #696]	; (80039f8 <UART_SetConfig+0x328>)
 800373e:	4013      	ands	r3, r2
 8003740:	0019      	movs	r1, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	69fa      	ldr	r2, [r7, #28]
 8003748:	430a      	orrs	r2, r1
 800374a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003752:	220f      	movs	r2, #15
 8003754:	4393      	bics	r3, r2
 8003756:	0019      	movs	r1, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4aa4      	ldr	r2, [pc, #656]	; (80039fc <UART_SetConfig+0x32c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d127      	bne.n	80037be <UART_SetConfig+0xee>
 800376e:	4ba4      	ldr	r3, [pc, #656]	; (8003a00 <UART_SetConfig+0x330>)
 8003770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003772:	2203      	movs	r2, #3
 8003774:	4013      	ands	r3, r2
 8003776:	2b03      	cmp	r3, #3
 8003778:	d017      	beq.n	80037aa <UART_SetConfig+0xda>
 800377a:	d81b      	bhi.n	80037b4 <UART_SetConfig+0xe4>
 800377c:	2b02      	cmp	r3, #2
 800377e:	d00a      	beq.n	8003796 <UART_SetConfig+0xc6>
 8003780:	d818      	bhi.n	80037b4 <UART_SetConfig+0xe4>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d002      	beq.n	800378c <UART_SetConfig+0xbc>
 8003786:	2b01      	cmp	r3, #1
 8003788:	d00a      	beq.n	80037a0 <UART_SetConfig+0xd0>
 800378a:	e013      	b.n	80037b4 <UART_SetConfig+0xe4>
 800378c:	231b      	movs	r3, #27
 800378e:	18fb      	adds	r3, r7, r3
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]
 8003794:	e058      	b.n	8003848 <UART_SetConfig+0x178>
 8003796:	231b      	movs	r3, #27
 8003798:	18fb      	adds	r3, r7, r3
 800379a:	2202      	movs	r2, #2
 800379c:	701a      	strb	r2, [r3, #0]
 800379e:	e053      	b.n	8003848 <UART_SetConfig+0x178>
 80037a0:	231b      	movs	r3, #27
 80037a2:	18fb      	adds	r3, r7, r3
 80037a4:	2204      	movs	r2, #4
 80037a6:	701a      	strb	r2, [r3, #0]
 80037a8:	e04e      	b.n	8003848 <UART_SetConfig+0x178>
 80037aa:	231b      	movs	r3, #27
 80037ac:	18fb      	adds	r3, r7, r3
 80037ae:	2208      	movs	r2, #8
 80037b0:	701a      	strb	r2, [r3, #0]
 80037b2:	e049      	b.n	8003848 <UART_SetConfig+0x178>
 80037b4:	231b      	movs	r3, #27
 80037b6:	18fb      	adds	r3, r7, r3
 80037b8:	2210      	movs	r2, #16
 80037ba:	701a      	strb	r2, [r3, #0]
 80037bc:	e044      	b.n	8003848 <UART_SetConfig+0x178>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a90      	ldr	r2, [pc, #576]	; (8003a04 <UART_SetConfig+0x334>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d127      	bne.n	8003818 <UART_SetConfig+0x148>
 80037c8:	4b8d      	ldr	r3, [pc, #564]	; (8003a00 <UART_SetConfig+0x330>)
 80037ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037cc:	220c      	movs	r2, #12
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b0c      	cmp	r3, #12
 80037d2:	d017      	beq.n	8003804 <UART_SetConfig+0x134>
 80037d4:	d81b      	bhi.n	800380e <UART_SetConfig+0x13e>
 80037d6:	2b08      	cmp	r3, #8
 80037d8:	d00a      	beq.n	80037f0 <UART_SetConfig+0x120>
 80037da:	d818      	bhi.n	800380e <UART_SetConfig+0x13e>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d002      	beq.n	80037e6 <UART_SetConfig+0x116>
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d00a      	beq.n	80037fa <UART_SetConfig+0x12a>
 80037e4:	e013      	b.n	800380e <UART_SetConfig+0x13e>
 80037e6:	231b      	movs	r3, #27
 80037e8:	18fb      	adds	r3, r7, r3
 80037ea:	2200      	movs	r2, #0
 80037ec:	701a      	strb	r2, [r3, #0]
 80037ee:	e02b      	b.n	8003848 <UART_SetConfig+0x178>
 80037f0:	231b      	movs	r3, #27
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	2202      	movs	r2, #2
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e026      	b.n	8003848 <UART_SetConfig+0x178>
 80037fa:	231b      	movs	r3, #27
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	2204      	movs	r2, #4
 8003800:	701a      	strb	r2, [r3, #0]
 8003802:	e021      	b.n	8003848 <UART_SetConfig+0x178>
 8003804:	231b      	movs	r3, #27
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	2208      	movs	r2, #8
 800380a:	701a      	strb	r2, [r3, #0]
 800380c:	e01c      	b.n	8003848 <UART_SetConfig+0x178>
 800380e:	231b      	movs	r3, #27
 8003810:	18fb      	adds	r3, r7, r3
 8003812:	2210      	movs	r2, #16
 8003814:	701a      	strb	r2, [r3, #0]
 8003816:	e017      	b.n	8003848 <UART_SetConfig+0x178>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a7a      	ldr	r2, [pc, #488]	; (8003a08 <UART_SetConfig+0x338>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d104      	bne.n	800382c <UART_SetConfig+0x15c>
 8003822:	231b      	movs	r3, #27
 8003824:	18fb      	adds	r3, r7, r3
 8003826:	2200      	movs	r2, #0
 8003828:	701a      	strb	r2, [r3, #0]
 800382a:	e00d      	b.n	8003848 <UART_SetConfig+0x178>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a76      	ldr	r2, [pc, #472]	; (8003a0c <UART_SetConfig+0x33c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d104      	bne.n	8003840 <UART_SetConfig+0x170>
 8003836:	231b      	movs	r3, #27
 8003838:	18fb      	adds	r3, r7, r3
 800383a:	2200      	movs	r2, #0
 800383c:	701a      	strb	r2, [r3, #0]
 800383e:	e003      	b.n	8003848 <UART_SetConfig+0x178>
 8003840:	231b      	movs	r3, #27
 8003842:	18fb      	adds	r3, r7, r3
 8003844:	2210      	movs	r2, #16
 8003846:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	69da      	ldr	r2, [r3, #28]
 800384c:	2380      	movs	r3, #128	; 0x80
 800384e:	021b      	lsls	r3, r3, #8
 8003850:	429a      	cmp	r2, r3
 8003852:	d000      	beq.n	8003856 <UART_SetConfig+0x186>
 8003854:	e065      	b.n	8003922 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8003856:	231b      	movs	r3, #27
 8003858:	18fb      	adds	r3, r7, r3
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d015      	beq.n	800388c <UART_SetConfig+0x1bc>
 8003860:	dc18      	bgt.n	8003894 <UART_SetConfig+0x1c4>
 8003862:	2b04      	cmp	r3, #4
 8003864:	d00d      	beq.n	8003882 <UART_SetConfig+0x1b2>
 8003866:	dc15      	bgt.n	8003894 <UART_SetConfig+0x1c4>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d002      	beq.n	8003872 <UART_SetConfig+0x1a2>
 800386c:	2b02      	cmp	r3, #2
 800386e:	d005      	beq.n	800387c <UART_SetConfig+0x1ac>
 8003870:	e010      	b.n	8003894 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003872:	f7ff fb69 	bl	8002f48 <HAL_RCC_GetPCLK1Freq>
 8003876:	0003      	movs	r3, r0
 8003878:	617b      	str	r3, [r7, #20]
        break;
 800387a:	e012      	b.n	80038a2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800387c:	4b64      	ldr	r3, [pc, #400]	; (8003a10 <UART_SetConfig+0x340>)
 800387e:	617b      	str	r3, [r7, #20]
        break;
 8003880:	e00f      	b.n	80038a2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003882:	f7ff fad5 	bl	8002e30 <HAL_RCC_GetSysClockFreq>
 8003886:	0003      	movs	r3, r0
 8003888:	617b      	str	r3, [r7, #20]
        break;
 800388a:	e00a      	b.n	80038a2 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800388c:	2380      	movs	r3, #128	; 0x80
 800388e:	021b      	lsls	r3, r3, #8
 8003890:	617b      	str	r3, [r7, #20]
        break;
 8003892:	e006      	b.n	80038a2 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003898:	231a      	movs	r3, #26
 800389a:	18fb      	adds	r3, r7, r3
 800389c:	2201      	movs	r2, #1
 800389e:	701a      	strb	r2, [r3, #0]
        break;
 80038a0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d100      	bne.n	80038aa <UART_SetConfig+0x1da>
 80038a8:	e08d      	b.n	80039c6 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038ae:	4b59      	ldr	r3, [pc, #356]	; (8003a14 <UART_SetConfig+0x344>)
 80038b0:	0052      	lsls	r2, r2, #1
 80038b2:	5ad3      	ldrh	r3, [r2, r3]
 80038b4:	0019      	movs	r1, r3
 80038b6:	6978      	ldr	r0, [r7, #20]
 80038b8:	f7fc fc3e 	bl	8000138 <__udivsi3>
 80038bc:	0003      	movs	r3, r0
 80038be:	005a      	lsls	r2, r3, #1
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	085b      	lsrs	r3, r3, #1
 80038c6:	18d2      	adds	r2, r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	0019      	movs	r1, r3
 80038ce:	0010      	movs	r0, r2
 80038d0:	f7fc fc32 	bl	8000138 <__udivsi3>
 80038d4:	0003      	movs	r3, r0
 80038d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	2b0f      	cmp	r3, #15
 80038dc:	d91c      	bls.n	8003918 <UART_SetConfig+0x248>
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	2380      	movs	r3, #128	; 0x80
 80038e2:	025b      	lsls	r3, r3, #9
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d217      	bcs.n	8003918 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	200e      	movs	r0, #14
 80038ee:	183b      	adds	r3, r7, r0
 80038f0:	210f      	movs	r1, #15
 80038f2:	438a      	bics	r2, r1
 80038f4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	085b      	lsrs	r3, r3, #1
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2207      	movs	r2, #7
 80038fe:	4013      	ands	r3, r2
 8003900:	b299      	uxth	r1, r3
 8003902:	183b      	adds	r3, r7, r0
 8003904:	183a      	adds	r2, r7, r0
 8003906:	8812      	ldrh	r2, [r2, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	183a      	adds	r2, r7, r0
 8003912:	8812      	ldrh	r2, [r2, #0]
 8003914:	60da      	str	r2, [r3, #12]
 8003916:	e056      	b.n	80039c6 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8003918:	231a      	movs	r3, #26
 800391a:	18fb      	adds	r3, r7, r3
 800391c:	2201      	movs	r2, #1
 800391e:	701a      	strb	r2, [r3, #0]
 8003920:	e051      	b.n	80039c6 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003922:	231b      	movs	r3, #27
 8003924:	18fb      	adds	r3, r7, r3
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b08      	cmp	r3, #8
 800392a:	d015      	beq.n	8003958 <UART_SetConfig+0x288>
 800392c:	dc18      	bgt.n	8003960 <UART_SetConfig+0x290>
 800392e:	2b04      	cmp	r3, #4
 8003930:	d00d      	beq.n	800394e <UART_SetConfig+0x27e>
 8003932:	dc15      	bgt.n	8003960 <UART_SetConfig+0x290>
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <UART_SetConfig+0x26e>
 8003938:	2b02      	cmp	r3, #2
 800393a:	d005      	beq.n	8003948 <UART_SetConfig+0x278>
 800393c:	e010      	b.n	8003960 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800393e:	f7ff fb03 	bl	8002f48 <HAL_RCC_GetPCLK1Freq>
 8003942:	0003      	movs	r3, r0
 8003944:	617b      	str	r3, [r7, #20]
        break;
 8003946:	e012      	b.n	800396e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003948:	4b31      	ldr	r3, [pc, #196]	; (8003a10 <UART_SetConfig+0x340>)
 800394a:	617b      	str	r3, [r7, #20]
        break;
 800394c:	e00f      	b.n	800396e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800394e:	f7ff fa6f 	bl	8002e30 <HAL_RCC_GetSysClockFreq>
 8003952:	0003      	movs	r3, r0
 8003954:	617b      	str	r3, [r7, #20]
        break;
 8003956:	e00a      	b.n	800396e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003958:	2380      	movs	r3, #128	; 0x80
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	617b      	str	r3, [r7, #20]
        break;
 800395e:	e006      	b.n	800396e <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003964:	231a      	movs	r3, #26
 8003966:	18fb      	adds	r3, r7, r3
 8003968:	2201      	movs	r2, #1
 800396a:	701a      	strb	r2, [r3, #0]
        break;
 800396c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d028      	beq.n	80039c6 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003978:	4b26      	ldr	r3, [pc, #152]	; (8003a14 <UART_SetConfig+0x344>)
 800397a:	0052      	lsls	r2, r2, #1
 800397c:	5ad3      	ldrh	r3, [r2, r3]
 800397e:	0019      	movs	r1, r3
 8003980:	6978      	ldr	r0, [r7, #20]
 8003982:	f7fc fbd9 	bl	8000138 <__udivsi3>
 8003986:	0003      	movs	r3, r0
 8003988:	001a      	movs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	085b      	lsrs	r3, r3, #1
 8003990:	18d2      	adds	r2, r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	0019      	movs	r1, r3
 8003998:	0010      	movs	r0, r2
 800399a:	f7fc fbcd 	bl	8000138 <__udivsi3>
 800399e:	0003      	movs	r3, r0
 80039a0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	2b0f      	cmp	r3, #15
 80039a6:	d90a      	bls.n	80039be <UART_SetConfig+0x2ee>
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	2380      	movs	r3, #128	; 0x80
 80039ac:	025b      	lsls	r3, r3, #9
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d205      	bcs.n	80039be <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	60da      	str	r2, [r3, #12]
 80039bc:	e003      	b.n	80039c6 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80039be:	231a      	movs	r3, #26
 80039c0:	18fb      	adds	r3, r7, r3
 80039c2:	2201      	movs	r2, #1
 80039c4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	226a      	movs	r2, #106	; 0x6a
 80039ca:	2101      	movs	r1, #1
 80039cc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2268      	movs	r2, #104	; 0x68
 80039d2:	2101      	movs	r1, #1
 80039d4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2200      	movs	r2, #0
 80039da:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2200      	movs	r2, #0
 80039e0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80039e2:	231a      	movs	r3, #26
 80039e4:	18fb      	adds	r3, r7, r3
 80039e6:	781b      	ldrb	r3, [r3, #0]
}
 80039e8:	0018      	movs	r0, r3
 80039ea:	46bd      	mov	sp, r7
 80039ec:	b008      	add	sp, #32
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	cfff69f3 	.word	0xcfff69f3
 80039f4:	ffffcfff 	.word	0xffffcfff
 80039f8:	11fff4ff 	.word	0x11fff4ff
 80039fc:	40013800 	.word	0x40013800
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40004400 	.word	0x40004400
 8003a08:	40004800 	.word	0x40004800
 8003a0c:	40004c00 	.word	0x40004c00
 8003a10:	00f42400 	.word	0x00f42400
 8003a14:	0800593c 	.word	0x0800593c

08003a18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a24:	2201      	movs	r2, #1
 8003a26:	4013      	ands	r3, r2
 8003a28:	d00b      	beq.n	8003a42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	4a4a      	ldr	r2, [pc, #296]	; (8003b5c <UART_AdvFeatureConfig+0x144>)
 8003a32:	4013      	ands	r3, r2
 8003a34:	0019      	movs	r1, r3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a46:	2202      	movs	r2, #2
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d00b      	beq.n	8003a64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	4a43      	ldr	r2, [pc, #268]	; (8003b60 <UART_AdvFeatureConfig+0x148>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	0019      	movs	r1, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a68:	2204      	movs	r2, #4
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	d00b      	beq.n	8003a86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	4a3b      	ldr	r2, [pc, #236]	; (8003b64 <UART_AdvFeatureConfig+0x14c>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	0019      	movs	r1, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8a:	2208      	movs	r2, #8
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	d00b      	beq.n	8003aa8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4a34      	ldr	r2, [pc, #208]	; (8003b68 <UART_AdvFeatureConfig+0x150>)
 8003a98:	4013      	ands	r3, r2
 8003a9a:	0019      	movs	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aac:	2210      	movs	r2, #16
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d00b      	beq.n	8003aca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	4a2c      	ldr	r2, [pc, #176]	; (8003b6c <UART_AdvFeatureConfig+0x154>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	0019      	movs	r1, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ace:	2220      	movs	r2, #32
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	d00b      	beq.n	8003aec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	4a25      	ldr	r2, [pc, #148]	; (8003b70 <UART_AdvFeatureConfig+0x158>)
 8003adc:	4013      	ands	r3, r2
 8003ade:	0019      	movs	r1, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af0:	2240      	movs	r2, #64	; 0x40
 8003af2:	4013      	ands	r3, r2
 8003af4:	d01d      	beq.n	8003b32 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a1d      	ldr	r2, [pc, #116]	; (8003b74 <UART_AdvFeatureConfig+0x15c>)
 8003afe:	4013      	ands	r3, r2
 8003b00:	0019      	movs	r1, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b12:	2380      	movs	r3, #128	; 0x80
 8003b14:	035b      	lsls	r3, r3, #13
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d10b      	bne.n	8003b32 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	4a15      	ldr	r2, [pc, #84]	; (8003b78 <UART_AdvFeatureConfig+0x160>)
 8003b22:	4013      	ands	r3, r2
 8003b24:	0019      	movs	r1, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b36:	2280      	movs	r2, #128	; 0x80
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d00b      	beq.n	8003b54 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	4a0e      	ldr	r2, [pc, #56]	; (8003b7c <UART_AdvFeatureConfig+0x164>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	0019      	movs	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	430a      	orrs	r2, r1
 8003b52:	605a      	str	r2, [r3, #4]
  }
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b002      	add	sp, #8
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	fffdffff 	.word	0xfffdffff
 8003b60:	fffeffff 	.word	0xfffeffff
 8003b64:	fffbffff 	.word	0xfffbffff
 8003b68:	ffff7fff 	.word	0xffff7fff
 8003b6c:	ffffefff 	.word	0xffffefff
 8003b70:	ffffdfff 	.word	0xffffdfff
 8003b74:	ffefffff 	.word	0xffefffff
 8003b78:	ff9fffff 	.word	0xff9fffff
 8003b7c:	fff7ffff 	.word	0xfff7ffff

08003b80 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	228c      	movs	r2, #140	; 0x8c
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b90:	f7fd ffc0 	bl	8001b14 <HAL_GetTick>
 8003b94:	0003      	movs	r3, r0
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	2208      	movs	r2, #8
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	2b08      	cmp	r3, #8
 8003ba4:	d10c      	bne.n	8003bc0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2280      	movs	r2, #128	; 0x80
 8003baa:	0391      	lsls	r1, r2, #14
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	4a18      	ldr	r2, [pc, #96]	; (8003c10 <UART_CheckIdleState+0x90>)
 8003bb0:	9200      	str	r2, [sp, #0]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f000 f82e 	bl	8003c14 <UART_WaitOnFlagUntilTimeout>
 8003bb8:	1e03      	subs	r3, r0, #0
 8003bba:	d001      	beq.n	8003bc0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e023      	b.n	8003c08 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2204      	movs	r2, #4
 8003bc8:	4013      	ands	r3, r2
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d10c      	bne.n	8003be8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2280      	movs	r2, #128	; 0x80
 8003bd2:	03d1      	lsls	r1, r2, #15
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	4a0e      	ldr	r2, [pc, #56]	; (8003c10 <UART_CheckIdleState+0x90>)
 8003bd8:	9200      	str	r2, [sp, #0]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f000 f81a 	bl	8003c14 <UART_WaitOnFlagUntilTimeout>
 8003be0:	1e03      	subs	r3, r0, #0
 8003be2:	d001      	beq.n	8003be8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e00f      	b.n	8003c08 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2284      	movs	r2, #132	; 0x84
 8003bec:	2120      	movs	r1, #32
 8003bee:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2288      	movs	r2, #136	; 0x88
 8003bf4:	2120      	movs	r1, #32
 8003bf6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2280      	movs	r2, #128	; 0x80
 8003c02:	2100      	movs	r1, #0
 8003c04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	0018      	movs	r0, r3
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b004      	add	sp, #16
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	01ffffff 	.word	0x01ffffff

08003c14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b094      	sub	sp, #80	; 0x50
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	603b      	str	r3, [r7, #0]
 8003c20:	1dfb      	adds	r3, r7, #7
 8003c22:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c24:	e0a7      	b.n	8003d76 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c28:	3301      	adds	r3, #1
 8003c2a:	d100      	bne.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x1a>
 8003c2c:	e0a3      	b.n	8003d76 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2e:	f7fd ff71 	bl	8001b14 <HAL_GetTick>
 8003c32:	0002      	movs	r2, r0
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d302      	bcc.n	8003c44 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d13f      	bne.n	8003cc4 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c44:	f3ef 8310 	mrs	r3, PRIMASK
 8003c48:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003c4c:	647b      	str	r3, [r7, #68]	; 0x44
 8003c4e:	2301      	movs	r3, #1
 8003c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c54:	f383 8810 	msr	PRIMASK, r3
}
 8003c58:	46c0      	nop			; (mov r8, r8)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	494e      	ldr	r1, [pc, #312]	; (8003da0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003c66:	400a      	ands	r2, r1
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c6c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c70:	f383 8810 	msr	PRIMASK, r3
}
 8003c74:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c76:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003c7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c7e:	643b      	str	r3, [r7, #64]	; 0x40
 8003c80:	2301      	movs	r3, #1
 8003c82:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c86:	f383 8810 	msr	PRIMASK, r3
}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2101      	movs	r1, #1
 8003c98:	438a      	bics	r2, r1
 8003c9a:	609a      	str	r2, [r3, #8]
 8003c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ca2:	f383 8810 	msr	PRIMASK, r3
}
 8003ca6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2284      	movs	r2, #132	; 0x84
 8003cac:	2120      	movs	r1, #32
 8003cae:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2288      	movs	r2, #136	; 0x88
 8003cb4:	2120      	movs	r1, #32
 8003cb6:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2280      	movs	r2, #128	; 0x80
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e069      	b.n	8003d98 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	2204      	movs	r2, #4
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d052      	beq.n	8003d76 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	69da      	ldr	r2, [r3, #28]
 8003cd6:	2380      	movs	r3, #128	; 0x80
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	401a      	ands	r2, r3
 8003cdc:	2380      	movs	r3, #128	; 0x80
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d148      	bne.n	8003d76 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2280      	movs	r2, #128	; 0x80
 8003cea:	0112      	lsls	r2, r2, #4
 8003cec:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cee:	f3ef 8310 	mrs	r3, PRIMASK
 8003cf2:	613b      	str	r3, [r7, #16]
  return(result);
 8003cf4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	f383 8810 	msr	PRIMASK, r3
}
 8003d02:	46c0      	nop			; (mov r8, r8)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4924      	ldr	r1, [pc, #144]	; (8003da0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003d10:	400a      	ands	r2, r1
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d16:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	f383 8810 	msr	PRIMASK, r3
}
 8003d1e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d20:	f3ef 8310 	mrs	r3, PRIMASK
 8003d24:	61fb      	str	r3, [r7, #28]
  return(result);
 8003d26:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d28:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	f383 8810 	msr	PRIMASK, r3
}
 8003d34:	46c0      	nop			; (mov r8, r8)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2101      	movs	r1, #1
 8003d42:	438a      	bics	r2, r1
 8003d44:	609a      	str	r2, [r3, #8]
 8003d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d48:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	f383 8810 	msr	PRIMASK, r3
}
 8003d50:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2284      	movs	r2, #132	; 0x84
 8003d56:	2120      	movs	r1, #32
 8003d58:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2288      	movs	r2, #136	; 0x88
 8003d5e:	2120      	movs	r1, #32
 8003d60:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	228c      	movs	r2, #140	; 0x8c
 8003d66:	2120      	movs	r1, #32
 8003d68:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2280      	movs	r2, #128	; 0x80
 8003d6e:	2100      	movs	r1, #0
 8003d70:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e010      	b.n	8003d98 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	69db      	ldr	r3, [r3, #28]
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	68ba      	ldr	r2, [r7, #8]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	425a      	negs	r2, r3
 8003d86:	4153      	adcs	r3, r2
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	001a      	movs	r2, r3
 8003d8c:	1dfb      	adds	r3, r7, #7
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d100      	bne.n	8003d96 <UART_WaitOnFlagUntilTimeout+0x182>
 8003d94:	e747      	b.n	8003c26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	0018      	movs	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	b014      	add	sp, #80	; 0x50
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	fffffe5f 	.word	0xfffffe5f

08003da4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b090      	sub	sp, #64	; 0x40
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	1dbb      	adds	r3, r7, #6
 8003db0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	68ba      	ldr	r2, [r7, #8]
 8003db6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	1dba      	adds	r2, r7, #6
 8003dbc:	215c      	movs	r1, #92	; 0x5c
 8003dbe:	8812      	ldrh	r2, [r2, #0]
 8003dc0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	228c      	movs	r2, #140	; 0x8c
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2288      	movs	r2, #136	; 0x88
 8003dce:	2122      	movs	r1, #34	; 0x22
 8003dd0:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d02c      	beq.n	8003e34 <UART_Start_Receive_DMA+0x90>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dde:	4a42      	ldr	r2, [pc, #264]	; (8003ee8 <UART_Start_Receive_DMA+0x144>)
 8003de0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003de6:	4a41      	ldr	r2, [pc, #260]	; (8003eec <UART_Start_Receive_DMA+0x148>)
 8003de8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dee:	4a40      	ldr	r2, [pc, #256]	; (8003ef0 <UART_Start_Receive_DMA+0x14c>)
 8003df0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003df6:	2200      	movs	r2, #0
 8003df8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	3324      	adds	r3, #36	; 0x24
 8003e04:	0019      	movs	r1, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e0a:	001a      	movs	r2, r3
 8003e0c:	1dbb      	adds	r3, r7, #6
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	f7fe f82c 	bl	8001e6c <HAL_DMA_Start_IT>
 8003e14:	1e03      	subs	r3, r0, #0
 8003e16:	d00d      	beq.n	8003e34 <UART_Start_Receive_DMA+0x90>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	228c      	movs	r2, #140	; 0x8c
 8003e1c:	2110      	movs	r1, #16
 8003e1e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2280      	movs	r2, #128	; 0x80
 8003e24:	2100      	movs	r1, #0
 8003e26:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2288      	movs	r2, #136	; 0x88
 8003e2c:	2120      	movs	r1, #32
 8003e2e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e054      	b.n	8003ede <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2280      	movs	r2, #128	; 0x80
 8003e38:	2100      	movs	r1, #0
 8003e3a:	5499      	strb	r1, [r3, r2]

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d019      	beq.n	8003e78 <UART_Start_Receive_DMA+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e44:	f3ef 8310 	mrs	r3, PRIMASK
 8003e48:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e4e:	2301      	movs	r3, #1
 8003e50:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e54:	f383 8810 	msr	PRIMASK, r3
}
 8003e58:	46c0      	nop			; (mov r8, r8)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2180      	movs	r1, #128	; 0x80
 8003e66:	0049      	lsls	r1, r1, #1
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e6e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e72:	f383 8810 	msr	PRIMASK, r3
}
 8003e76:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e78:	f3ef 8310 	mrs	r3, PRIMASK
 8003e7c:	613b      	str	r3, [r7, #16]
  return(result);
 8003e7e:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e80:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e82:	2301      	movs	r3, #1
 8003e84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	f383 8810 	msr	PRIMASK, r3
}
 8003e8c:	46c0      	nop			; (mov r8, r8)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2101      	movs	r1, #1
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	609a      	str	r2, [r3, #8]
 8003e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	f383 8810 	msr	PRIMASK, r3
}
 8003ea8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8003eae:	61fb      	str	r3, [r7, #28]
  return(result);
 8003eb0:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eb2:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	f383 8810 	msr	PRIMASK, r3
}
 8003ebe:	46c0      	nop			; (mov r8, r8)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689a      	ldr	r2, [r3, #8]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2140      	movs	r1, #64	; 0x40
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	609a      	str	r2, [r3, #8]
 8003ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	f383 8810 	msr	PRIMASK, r3
}
 8003eda:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	0018      	movs	r0, r3
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	b010      	add	sp, #64	; 0x40
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	46c0      	nop			; (mov r8, r8)
 8003ee8:	08004041 	.word	0x08004041
 8003eec:	08004169 	.word	0x08004169
 8003ef0:	080041a5 	.word	0x080041a5

08003ef4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b08a      	sub	sp, #40	; 0x28
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003efc:	f3ef 8310 	mrs	r3, PRIMASK
 8003f00:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f02:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003f04:	627b      	str	r3, [r7, #36]	; 0x24
 8003f06:	2301      	movs	r3, #1
 8003f08:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f383 8810 	msr	PRIMASK, r3
}
 8003f10:	46c0      	nop			; (mov r8, r8)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	21c0      	movs	r1, #192	; 0xc0
 8003f1e:	438a      	bics	r2, r1
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	f383 8810 	msr	PRIMASK, r3
}
 8003f2c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f2e:	f3ef 8310 	mrs	r3, PRIMASK
 8003f32:	617b      	str	r3, [r7, #20]
  return(result);
 8003f34:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003f36:	623b      	str	r3, [r7, #32]
 8003f38:	2301      	movs	r3, #1
 8003f3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	f383 8810 	msr	PRIMASK, r3
}
 8003f42:	46c0      	nop			; (mov r8, r8)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4908      	ldr	r1, [pc, #32]	; (8003f70 <UART_EndTxTransfer+0x7c>)
 8003f50:	400a      	ands	r2, r1
 8003f52:	609a      	str	r2, [r3, #8]
 8003f54:	6a3b      	ldr	r3, [r7, #32]
 8003f56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f383 8810 	msr	PRIMASK, r3
}
 8003f5e:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2284      	movs	r2, #132	; 0x84
 8003f64:	2120      	movs	r1, #32
 8003f66:	5099      	str	r1, [r3, r2]
}
 8003f68:	46c0      	nop			; (mov r8, r8)
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	b00a      	add	sp, #40	; 0x28
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	ff7fffff 	.word	0xff7fffff

08003f74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b08e      	sub	sp, #56	; 0x38
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8003f80:	617b      	str	r3, [r7, #20]
  return(result);
 8003f82:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f84:	637b      	str	r3, [r7, #52]	; 0x34
 8003f86:	2301      	movs	r3, #1
 8003f88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	f383 8810 	msr	PRIMASK, r3
}
 8003f90:	46c0      	nop			; (mov r8, r8)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4926      	ldr	r1, [pc, #152]	; (8004038 <UART_EndRxTransfer+0xc4>)
 8003f9e:	400a      	ands	r2, r1
 8003fa0:	601a      	str	r2, [r3, #0]
 8003fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	f383 8810 	msr	PRIMASK, r3
}
 8003fac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fae:	f3ef 8310 	mrs	r3, PRIMASK
 8003fb2:	623b      	str	r3, [r7, #32]
  return(result);
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003fb6:	633b      	str	r3, [r7, #48]	; 0x30
 8003fb8:	2301      	movs	r3, #1
 8003fba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fbe:	f383 8810 	msr	PRIMASK, r3
}
 8003fc2:	46c0      	nop			; (mov r8, r8)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	491b      	ldr	r1, [pc, #108]	; (800403c <UART_EndRxTransfer+0xc8>)
 8003fd0:	400a      	ands	r2, r1
 8003fd2:	609a      	str	r2, [r3, #8]
 8003fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fda:	f383 8810 	msr	PRIMASK, r3
}
 8003fde:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d118      	bne.n	800401a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fec:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f383 8810 	msr	PRIMASK, r3
}
 8003ffc:	46c0      	nop			; (mov r8, r8)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2110      	movs	r1, #16
 800400a:	438a      	bics	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004010:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	f383 8810 	msr	PRIMASK, r3
}
 8004018:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2288      	movs	r2, #136	; 0x88
 800401e:	2120      	movs	r1, #32
 8004020:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	671a      	str	r2, [r3, #112]	; 0x70
}
 800402e:	46c0      	nop			; (mov r8, r8)
 8004030:	46bd      	mov	sp, r7
 8004032:	b00e      	add	sp, #56	; 0x38
 8004034:	bd80      	pop	{r7, pc}
 8004036:	46c0      	nop			; (mov r8, r8)
 8004038:	fffffedf 	.word	0xfffffedf
 800403c:	effffffe 	.word	0xeffffffe

08004040 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b094      	sub	sp, #80	; 0x50
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2220      	movs	r2, #32
 8004056:	4013      	ands	r3, r2
 8004058:	d16f      	bne.n	800413a <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800405a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800405c:	225e      	movs	r2, #94	; 0x5e
 800405e:	2100      	movs	r1, #0
 8004060:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004062:	f3ef 8310 	mrs	r3, PRIMASK
 8004066:	61bb      	str	r3, [r7, #24]
  return(result);
 8004068:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800406a:	64bb      	str	r3, [r7, #72]	; 0x48
 800406c:	2301      	movs	r3, #1
 800406e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f383 8810 	msr	PRIMASK, r3
}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4938      	ldr	r1, [pc, #224]	; (8004164 <UART_DMAReceiveCplt+0x124>)
 8004084:	400a      	ands	r2, r1
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800408a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800408c:	6a3b      	ldr	r3, [r7, #32]
 800408e:	f383 8810 	msr	PRIMASK, r3
}
 8004092:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004094:	f3ef 8310 	mrs	r3, PRIMASK
 8004098:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800409a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800409c:	647b      	str	r3, [r7, #68]	; 0x44
 800409e:	2301      	movs	r3, #1
 80040a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a4:	f383 8810 	msr	PRIMASK, r3
}
 80040a8:	46c0      	nop			; (mov r8, r8)
 80040aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2101      	movs	r1, #1
 80040b6:	438a      	bics	r2, r1
 80040b8:	609a      	str	r2, [r3, #8]
 80040ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040c0:	f383 8810 	msr	PRIMASK, r3
}
 80040c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040c6:	f3ef 8310 	mrs	r3, PRIMASK
 80040ca:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80040cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ce:	643b      	str	r3, [r7, #64]	; 0x40
 80040d0:	2301      	movs	r3, #1
 80040d2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040d6:	f383 8810 	msr	PRIMASK, r3
}
 80040da:	46c0      	nop			; (mov r8, r8)
 80040dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	689a      	ldr	r2, [r3, #8]
 80040e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2140      	movs	r1, #64	; 0x40
 80040e8:	438a      	bics	r2, r1
 80040ea:	609a      	str	r2, [r3, #8]
 80040ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f2:	f383 8810 	msr	PRIMASK, r3
}
 80040f6:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80040f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040fa:	2288      	movs	r2, #136	; 0x88
 80040fc:	2120      	movs	r1, #32
 80040fe:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004102:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004104:	2b01      	cmp	r3, #1
 8004106:	d118      	bne.n	800413a <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004108:	f3ef 8310 	mrs	r3, PRIMASK
 800410c:	60fb      	str	r3, [r7, #12]
  return(result);
 800410e:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004110:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004112:	2301      	movs	r3, #1
 8004114:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	f383 8810 	msr	PRIMASK, r3
}
 800411c:	46c0      	nop			; (mov r8, r8)
 800411e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2110      	movs	r1, #16
 800412a:	438a      	bics	r2, r1
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004130:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f383 8810 	msr	PRIMASK, r3
}
 8004138:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800413a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800413c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800413e:	2b01      	cmp	r3, #1
 8004140:	d108      	bne.n	8004154 <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004142:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004144:	225c      	movs	r2, #92	; 0x5c
 8004146:	5a9a      	ldrh	r2, [r3, r2]
 8004148:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800414a:	0011      	movs	r1, r2
 800414c:	0018      	movs	r0, r3
 800414e:	f7ff fab3 	bl	80036b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004152:	e003      	b.n	800415c <UART_DMAReceiveCplt+0x11c>
    HAL_UART_RxCpltCallback(huart);
 8004154:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004156:	0018      	movs	r0, r3
 8004158:	f7ff fa96 	bl	8003688 <HAL_UART_RxCpltCallback>
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b014      	add	sp, #80	; 0x50
 8004162:	bd80      	pop	{r7, pc}
 8004164:	fffffeff 	.word	0xfffffeff

08004168 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004174:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800417a:	2b01      	cmp	r3, #1
 800417c:	d10a      	bne.n	8004194 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	225c      	movs	r2, #92	; 0x5c
 8004182:	5a9b      	ldrh	r3, [r3, r2]
 8004184:	085b      	lsrs	r3, r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	0011      	movs	r1, r2
 800418c:	0018      	movs	r0, r3
 800418e:	f7ff fa93 	bl	80036b8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004192:	e003      	b.n	800419c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	0018      	movs	r0, r3
 8004198:	f7ff fa7e 	bl	8003698 <HAL_UART_RxHalfCpltCallback>
}
 800419c:	46c0      	nop			; (mov r8, r8)
 800419e:	46bd      	mov	sp, r7
 80041a0:	b004      	add	sp, #16
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2284      	movs	r2, #132	; 0x84
 80041b6:	589b      	ldr	r3, [r3, r2]
 80041b8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	2288      	movs	r2, #136	; 0x88
 80041be:	589b      	ldr	r3, [r3, r2]
 80041c0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	2280      	movs	r2, #128	; 0x80
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b80      	cmp	r3, #128	; 0x80
 80041ce:	d10a      	bne.n	80041e6 <UART_DMAError+0x42>
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b21      	cmp	r3, #33	; 0x21
 80041d4:	d107      	bne.n	80041e6 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2256      	movs	r2, #86	; 0x56
 80041da:	2100      	movs	r1, #0
 80041dc:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	0018      	movs	r0, r3
 80041e2:	f7ff fe87 	bl	8003ef4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	2240      	movs	r2, #64	; 0x40
 80041ee:	4013      	ands	r3, r2
 80041f0:	2b40      	cmp	r3, #64	; 0x40
 80041f2:	d10a      	bne.n	800420a <UART_DMAError+0x66>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b22      	cmp	r3, #34	; 0x22
 80041f8:	d107      	bne.n	800420a <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	225e      	movs	r2, #94	; 0x5e
 80041fe:	2100      	movs	r1, #0
 8004200:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	0018      	movs	r0, r3
 8004206:	f7ff feb5 	bl	8003f74 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	228c      	movs	r2, #140	; 0x8c
 800420e:	589b      	ldr	r3, [r3, r2]
 8004210:	2210      	movs	r2, #16
 8004212:	431a      	orrs	r2, r3
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	218c      	movs	r1, #140	; 0x8c
 8004218:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	0018      	movs	r0, r3
 800421e:	f7ff fa43 	bl	80036a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	46bd      	mov	sp, r7
 8004226:	b006      	add	sp, #24
 8004228:	bd80      	pop	{r7, pc}
	...

0800422c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2280      	movs	r2, #128	; 0x80
 8004238:	5c9b      	ldrb	r3, [r3, r2]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_UARTEx_DisableFifoMode+0x16>
 800423e:	2302      	movs	r3, #2
 8004240:	e027      	b.n	8004292 <HAL_UARTEx_DisableFifoMode+0x66>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2280      	movs	r2, #128	; 0x80
 8004246:	2101      	movs	r1, #1
 8004248:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2284      	movs	r2, #132	; 0x84
 800424e:	2124      	movs	r1, #36	; 0x24
 8004250:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2101      	movs	r1, #1
 8004266:	438a      	bics	r2, r1
 8004268:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	4a0b      	ldr	r2, [pc, #44]	; (800429c <HAL_UARTEx_DisableFifoMode+0x70>)
 800426e:	4013      	ands	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2284      	movs	r2, #132	; 0x84
 8004284:	2120      	movs	r1, #32
 8004286:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2280      	movs	r2, #128	; 0x80
 800428c:	2100      	movs	r1, #0
 800428e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	0018      	movs	r0, r3
 8004294:	46bd      	mov	sp, r7
 8004296:	b004      	add	sp, #16
 8004298:	bd80      	pop	{r7, pc}
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	dfffffff 	.word	0xdfffffff

080042a0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2280      	movs	r2, #128	; 0x80
 80042ae:	5c9b      	ldrb	r3, [r3, r2]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d101      	bne.n	80042b8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80042b4:	2302      	movs	r3, #2
 80042b6:	e02e      	b.n	8004316 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2280      	movs	r2, #128	; 0x80
 80042bc:	2101      	movs	r1, #1
 80042be:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2284      	movs	r2, #132	; 0x84
 80042c4:	2124      	movs	r1, #36	; 0x24
 80042c6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2101      	movs	r1, #1
 80042dc:	438a      	bics	r2, r1
 80042de:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	00db      	lsls	r3, r3, #3
 80042e8:	08d9      	lsrs	r1, r3, #3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	0018      	movs	r0, r3
 80042f8:	f000 f854 	bl	80043a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2284      	movs	r2, #132	; 0x84
 8004308:	2120      	movs	r1, #32
 800430a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2280      	movs	r2, #128	; 0x80
 8004310:	2100      	movs	r1, #0
 8004312:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	0018      	movs	r0, r3
 8004318:	46bd      	mov	sp, r7
 800431a:	b004      	add	sp, #16
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2280      	movs	r2, #128	; 0x80
 800432e:	5c9b      	ldrb	r3, [r3, r2]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004334:	2302      	movs	r3, #2
 8004336:	e02f      	b.n	8004398 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2280      	movs	r2, #128	; 0x80
 800433c:	2101      	movs	r1, #1
 800433e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2284      	movs	r2, #132	; 0x84
 8004344:	2124      	movs	r1, #36	; 0x24
 8004346:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2101      	movs	r1, #1
 800435c:	438a      	bics	r2, r1
 800435e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	4a0e      	ldr	r2, [pc, #56]	; (80043a0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004368:	4013      	ands	r3, r2
 800436a:	0019      	movs	r1, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	0018      	movs	r0, r3
 800437a:	f000 f813 	bl	80043a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2284      	movs	r2, #132	; 0x84
 800438a:	2120      	movs	r1, #32
 800438c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2280      	movs	r2, #128	; 0x80
 8004392:	2100      	movs	r1, #0
 8004394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	0018      	movs	r0, r3
 800439a:	46bd      	mov	sp, r7
 800439c:	b004      	add	sp, #16
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	f1ffffff 	.word	0xf1ffffff

080043a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80043a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d108      	bne.n	80043c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	226a      	movs	r2, #106	; 0x6a
 80043b8:	2101      	movs	r1, #1
 80043ba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2268      	movs	r2, #104	; 0x68
 80043c0:	2101      	movs	r1, #1
 80043c2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80043c4:	e043      	b.n	800444e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80043c6:	260f      	movs	r6, #15
 80043c8:	19bb      	adds	r3, r7, r6
 80043ca:	2208      	movs	r2, #8
 80043cc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80043ce:	200e      	movs	r0, #14
 80043d0:	183b      	adds	r3, r7, r0
 80043d2:	2208      	movs	r2, #8
 80043d4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	0e5b      	lsrs	r3, r3, #25
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	240d      	movs	r4, #13
 80043e2:	193b      	adds	r3, r7, r4
 80043e4:	2107      	movs	r1, #7
 80043e6:	400a      	ands	r2, r1
 80043e8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	0f5b      	lsrs	r3, r3, #29
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	250c      	movs	r5, #12
 80043f6:	197b      	adds	r3, r7, r5
 80043f8:	2107      	movs	r1, #7
 80043fa:	400a      	ands	r2, r1
 80043fc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80043fe:	183b      	adds	r3, r7, r0
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	197a      	adds	r2, r7, r5
 8004404:	7812      	ldrb	r2, [r2, #0]
 8004406:	4914      	ldr	r1, [pc, #80]	; (8004458 <UARTEx_SetNbDataToProcess+0xb4>)
 8004408:	5c8a      	ldrb	r2, [r1, r2]
 800440a:	435a      	muls	r2, r3
 800440c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800440e:	197b      	adds	r3, r7, r5
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	4a12      	ldr	r2, [pc, #72]	; (800445c <UARTEx_SetNbDataToProcess+0xb8>)
 8004414:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004416:	0019      	movs	r1, r3
 8004418:	f7fb ff18 	bl	800024c <__divsi3>
 800441c:	0003      	movs	r3, r0
 800441e:	b299      	uxth	r1, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	226a      	movs	r2, #106	; 0x6a
 8004424:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004426:	19bb      	adds	r3, r7, r6
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	193a      	adds	r2, r7, r4
 800442c:	7812      	ldrb	r2, [r2, #0]
 800442e:	490a      	ldr	r1, [pc, #40]	; (8004458 <UARTEx_SetNbDataToProcess+0xb4>)
 8004430:	5c8a      	ldrb	r2, [r1, r2]
 8004432:	435a      	muls	r2, r3
 8004434:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004436:	193b      	adds	r3, r7, r4
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	4a08      	ldr	r2, [pc, #32]	; (800445c <UARTEx_SetNbDataToProcess+0xb8>)
 800443c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800443e:	0019      	movs	r1, r3
 8004440:	f7fb ff04 	bl	800024c <__divsi3>
 8004444:	0003      	movs	r3, r0
 8004446:	b299      	uxth	r1, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2268      	movs	r2, #104	; 0x68
 800444c:	5299      	strh	r1, [r3, r2]
}
 800444e:	46c0      	nop			; (mov r8, r8)
 8004450:	46bd      	mov	sp, r7
 8004452:	b005      	add	sp, #20
 8004454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004456:	46c0      	nop			; (mov r8, r8)
 8004458:	08005954 	.word	0x08005954
 800445c:	0800595c 	.word	0x0800595c

08004460 <__errno>:
 8004460:	4b01      	ldr	r3, [pc, #4]	; (8004468 <__errno+0x8>)
 8004462:	6818      	ldr	r0, [r3, #0]
 8004464:	4770      	bx	lr
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	20000050 	.word	0x20000050

0800446c <__libc_init_array>:
 800446c:	b570      	push	{r4, r5, r6, lr}
 800446e:	2600      	movs	r6, #0
 8004470:	4d0c      	ldr	r5, [pc, #48]	; (80044a4 <__libc_init_array+0x38>)
 8004472:	4c0d      	ldr	r4, [pc, #52]	; (80044a8 <__libc_init_array+0x3c>)
 8004474:	1b64      	subs	r4, r4, r5
 8004476:	10a4      	asrs	r4, r4, #2
 8004478:	42a6      	cmp	r6, r4
 800447a:	d109      	bne.n	8004490 <__libc_init_array+0x24>
 800447c:	2600      	movs	r6, #0
 800447e:	f001 f9a1 	bl	80057c4 <_init>
 8004482:	4d0a      	ldr	r5, [pc, #40]	; (80044ac <__libc_init_array+0x40>)
 8004484:	4c0a      	ldr	r4, [pc, #40]	; (80044b0 <__libc_init_array+0x44>)
 8004486:	1b64      	subs	r4, r4, r5
 8004488:	10a4      	asrs	r4, r4, #2
 800448a:	42a6      	cmp	r6, r4
 800448c:	d105      	bne.n	800449a <__libc_init_array+0x2e>
 800448e:	bd70      	pop	{r4, r5, r6, pc}
 8004490:	00b3      	lsls	r3, r6, #2
 8004492:	58eb      	ldr	r3, [r5, r3]
 8004494:	4798      	blx	r3
 8004496:	3601      	adds	r6, #1
 8004498:	e7ee      	b.n	8004478 <__libc_init_array+0xc>
 800449a:	00b3      	lsls	r3, r6, #2
 800449c:	58eb      	ldr	r3, [r5, r3]
 800449e:	4798      	blx	r3
 80044a0:	3601      	adds	r6, #1
 80044a2:	e7f2      	b.n	800448a <__libc_init_array+0x1e>
 80044a4:	08005b14 	.word	0x08005b14
 80044a8:	08005b14 	.word	0x08005b14
 80044ac:	08005b14 	.word	0x08005b14
 80044b0:	08005b18 	.word	0x08005b18

080044b4 <memset>:
 80044b4:	0003      	movs	r3, r0
 80044b6:	1882      	adds	r2, r0, r2
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d100      	bne.n	80044be <memset+0xa>
 80044bc:	4770      	bx	lr
 80044be:	7019      	strb	r1, [r3, #0]
 80044c0:	3301      	adds	r3, #1
 80044c2:	e7f9      	b.n	80044b8 <memset+0x4>

080044c4 <siprintf>:
 80044c4:	b40e      	push	{r1, r2, r3}
 80044c6:	b500      	push	{lr}
 80044c8:	490b      	ldr	r1, [pc, #44]	; (80044f8 <siprintf+0x34>)
 80044ca:	b09c      	sub	sp, #112	; 0x70
 80044cc:	ab1d      	add	r3, sp, #116	; 0x74
 80044ce:	9002      	str	r0, [sp, #8]
 80044d0:	9006      	str	r0, [sp, #24]
 80044d2:	9107      	str	r1, [sp, #28]
 80044d4:	9104      	str	r1, [sp, #16]
 80044d6:	4809      	ldr	r0, [pc, #36]	; (80044fc <siprintf+0x38>)
 80044d8:	4909      	ldr	r1, [pc, #36]	; (8004500 <siprintf+0x3c>)
 80044da:	cb04      	ldmia	r3!, {r2}
 80044dc:	9105      	str	r1, [sp, #20]
 80044de:	6800      	ldr	r0, [r0, #0]
 80044e0:	a902      	add	r1, sp, #8
 80044e2:	9301      	str	r3, [sp, #4]
 80044e4:	f000 f8b0 	bl	8004648 <_svfiprintf_r>
 80044e8:	2300      	movs	r3, #0
 80044ea:	9a02      	ldr	r2, [sp, #8]
 80044ec:	7013      	strb	r3, [r2, #0]
 80044ee:	b01c      	add	sp, #112	; 0x70
 80044f0:	bc08      	pop	{r3}
 80044f2:	b003      	add	sp, #12
 80044f4:	4718      	bx	r3
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	7fffffff 	.word	0x7fffffff
 80044fc:	20000050 	.word	0x20000050
 8004500:	ffff0208 	.word	0xffff0208

08004504 <siscanf>:
 8004504:	b40e      	push	{r1, r2, r3}
 8004506:	b530      	push	{r4, r5, lr}
 8004508:	2381      	movs	r3, #129	; 0x81
 800450a:	b09c      	sub	sp, #112	; 0x70
 800450c:	466a      	mov	r2, sp
 800450e:	ac1f      	add	r4, sp, #124	; 0x7c
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	cc20      	ldmia	r4!, {r5}
 8004514:	8293      	strh	r3, [r2, #20]
 8004516:	9002      	str	r0, [sp, #8]
 8004518:	9006      	str	r0, [sp, #24]
 800451a:	f7fb fdfb 	bl	8000114 <strlen>
 800451e:	4b0b      	ldr	r3, [pc, #44]	; (800454c <siscanf+0x48>)
 8004520:	466a      	mov	r2, sp
 8004522:	930b      	str	r3, [sp, #44]	; 0x2c
 8004524:	2300      	movs	r3, #0
 8004526:	9003      	str	r0, [sp, #12]
 8004528:	9007      	str	r0, [sp, #28]
 800452a:	4809      	ldr	r0, [pc, #36]	; (8004550 <siscanf+0x4c>)
 800452c:	930f      	str	r3, [sp, #60]	; 0x3c
 800452e:	9314      	str	r3, [sp, #80]	; 0x50
 8004530:	3b01      	subs	r3, #1
 8004532:	82d3      	strh	r3, [r2, #22]
 8004534:	a902      	add	r1, sp, #8
 8004536:	0023      	movs	r3, r4
 8004538:	002a      	movs	r2, r5
 800453a:	6800      	ldr	r0, [r0, #0]
 800453c:	9401      	str	r4, [sp, #4]
 800453e:	f000 f9df 	bl	8004900 <__ssvfiscanf_r>
 8004542:	b01c      	add	sp, #112	; 0x70
 8004544:	bc30      	pop	{r4, r5}
 8004546:	bc08      	pop	{r3}
 8004548:	b003      	add	sp, #12
 800454a:	4718      	bx	r3
 800454c:	08004555 	.word	0x08004555
 8004550:	20000050 	.word	0x20000050

08004554 <__seofread>:
 8004554:	2000      	movs	r0, #0
 8004556:	4770      	bx	lr

08004558 <strstr>:
 8004558:	780a      	ldrb	r2, [r1, #0]
 800455a:	b530      	push	{r4, r5, lr}
 800455c:	2a00      	cmp	r2, #0
 800455e:	d10c      	bne.n	800457a <strstr+0x22>
 8004560:	bd30      	pop	{r4, r5, pc}
 8004562:	429a      	cmp	r2, r3
 8004564:	d108      	bne.n	8004578 <strstr+0x20>
 8004566:	2301      	movs	r3, #1
 8004568:	5ccc      	ldrb	r4, [r1, r3]
 800456a:	2c00      	cmp	r4, #0
 800456c:	d0f8      	beq.n	8004560 <strstr+0x8>
 800456e:	5cc5      	ldrb	r5, [r0, r3]
 8004570:	42a5      	cmp	r5, r4
 8004572:	d101      	bne.n	8004578 <strstr+0x20>
 8004574:	3301      	adds	r3, #1
 8004576:	e7f7      	b.n	8004568 <strstr+0x10>
 8004578:	3001      	adds	r0, #1
 800457a:	7803      	ldrb	r3, [r0, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d1f0      	bne.n	8004562 <strstr+0xa>
 8004580:	0018      	movs	r0, r3
 8004582:	e7ed      	b.n	8004560 <strstr+0x8>

08004584 <__ssputs_r>:
 8004584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004586:	688e      	ldr	r6, [r1, #8]
 8004588:	b085      	sub	sp, #20
 800458a:	0007      	movs	r7, r0
 800458c:	000c      	movs	r4, r1
 800458e:	9203      	str	r2, [sp, #12]
 8004590:	9301      	str	r3, [sp, #4]
 8004592:	429e      	cmp	r6, r3
 8004594:	d83c      	bhi.n	8004610 <__ssputs_r+0x8c>
 8004596:	2390      	movs	r3, #144	; 0x90
 8004598:	898a      	ldrh	r2, [r1, #12]
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	421a      	tst	r2, r3
 800459e:	d034      	beq.n	800460a <__ssputs_r+0x86>
 80045a0:	6909      	ldr	r1, [r1, #16]
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	6960      	ldr	r0, [r4, #20]
 80045a6:	1a5b      	subs	r3, r3, r1
 80045a8:	9302      	str	r3, [sp, #8]
 80045aa:	2303      	movs	r3, #3
 80045ac:	4343      	muls	r3, r0
 80045ae:	0fdd      	lsrs	r5, r3, #31
 80045b0:	18ed      	adds	r5, r5, r3
 80045b2:	9b01      	ldr	r3, [sp, #4]
 80045b4:	9802      	ldr	r0, [sp, #8]
 80045b6:	3301      	adds	r3, #1
 80045b8:	181b      	adds	r3, r3, r0
 80045ba:	106d      	asrs	r5, r5, #1
 80045bc:	42ab      	cmp	r3, r5
 80045be:	d900      	bls.n	80045c2 <__ssputs_r+0x3e>
 80045c0:	001d      	movs	r5, r3
 80045c2:	0553      	lsls	r3, r2, #21
 80045c4:	d532      	bpl.n	800462c <__ssputs_r+0xa8>
 80045c6:	0029      	movs	r1, r5
 80045c8:	0038      	movs	r0, r7
 80045ca:	f001 f82b 	bl	8005624 <_malloc_r>
 80045ce:	1e06      	subs	r6, r0, #0
 80045d0:	d109      	bne.n	80045e6 <__ssputs_r+0x62>
 80045d2:	230c      	movs	r3, #12
 80045d4:	603b      	str	r3, [r7, #0]
 80045d6:	2340      	movs	r3, #64	; 0x40
 80045d8:	2001      	movs	r0, #1
 80045da:	89a2      	ldrh	r2, [r4, #12]
 80045dc:	4240      	negs	r0, r0
 80045de:	4313      	orrs	r3, r2
 80045e0:	81a3      	strh	r3, [r4, #12]
 80045e2:	b005      	add	sp, #20
 80045e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045e6:	9a02      	ldr	r2, [sp, #8]
 80045e8:	6921      	ldr	r1, [r4, #16]
 80045ea:	f000 ff92 	bl	8005512 <memcpy>
 80045ee:	89a3      	ldrh	r3, [r4, #12]
 80045f0:	4a14      	ldr	r2, [pc, #80]	; (8004644 <__ssputs_r+0xc0>)
 80045f2:	401a      	ands	r2, r3
 80045f4:	2380      	movs	r3, #128	; 0x80
 80045f6:	4313      	orrs	r3, r2
 80045f8:	81a3      	strh	r3, [r4, #12]
 80045fa:	9b02      	ldr	r3, [sp, #8]
 80045fc:	6126      	str	r6, [r4, #16]
 80045fe:	18f6      	adds	r6, r6, r3
 8004600:	6026      	str	r6, [r4, #0]
 8004602:	6165      	str	r5, [r4, #20]
 8004604:	9e01      	ldr	r6, [sp, #4]
 8004606:	1aed      	subs	r5, r5, r3
 8004608:	60a5      	str	r5, [r4, #8]
 800460a:	9b01      	ldr	r3, [sp, #4]
 800460c:	429e      	cmp	r6, r3
 800460e:	d900      	bls.n	8004612 <__ssputs_r+0x8e>
 8004610:	9e01      	ldr	r6, [sp, #4]
 8004612:	0032      	movs	r2, r6
 8004614:	9903      	ldr	r1, [sp, #12]
 8004616:	6820      	ldr	r0, [r4, #0]
 8004618:	f000 ff84 	bl	8005524 <memmove>
 800461c:	68a3      	ldr	r3, [r4, #8]
 800461e:	2000      	movs	r0, #0
 8004620:	1b9b      	subs	r3, r3, r6
 8004622:	60a3      	str	r3, [r4, #8]
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	199e      	adds	r6, r3, r6
 8004628:	6026      	str	r6, [r4, #0]
 800462a:	e7da      	b.n	80045e2 <__ssputs_r+0x5e>
 800462c:	002a      	movs	r2, r5
 800462e:	0038      	movs	r0, r7
 8004630:	f001 f86e 	bl	8005710 <_realloc_r>
 8004634:	1e06      	subs	r6, r0, #0
 8004636:	d1e0      	bne.n	80045fa <__ssputs_r+0x76>
 8004638:	0038      	movs	r0, r7
 800463a:	6921      	ldr	r1, [r4, #16]
 800463c:	f000 ff86 	bl	800554c <_free_r>
 8004640:	e7c7      	b.n	80045d2 <__ssputs_r+0x4e>
 8004642:	46c0      	nop			; (mov r8, r8)
 8004644:	fffffb7f 	.word	0xfffffb7f

08004648 <_svfiprintf_r>:
 8004648:	b5f0      	push	{r4, r5, r6, r7, lr}
 800464a:	b0a1      	sub	sp, #132	; 0x84
 800464c:	9003      	str	r0, [sp, #12]
 800464e:	001d      	movs	r5, r3
 8004650:	898b      	ldrh	r3, [r1, #12]
 8004652:	000f      	movs	r7, r1
 8004654:	0016      	movs	r6, r2
 8004656:	061b      	lsls	r3, r3, #24
 8004658:	d511      	bpl.n	800467e <_svfiprintf_r+0x36>
 800465a:	690b      	ldr	r3, [r1, #16]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10e      	bne.n	800467e <_svfiprintf_r+0x36>
 8004660:	2140      	movs	r1, #64	; 0x40
 8004662:	f000 ffdf 	bl	8005624 <_malloc_r>
 8004666:	6038      	str	r0, [r7, #0]
 8004668:	6138      	str	r0, [r7, #16]
 800466a:	2800      	cmp	r0, #0
 800466c:	d105      	bne.n	800467a <_svfiprintf_r+0x32>
 800466e:	230c      	movs	r3, #12
 8004670:	9a03      	ldr	r2, [sp, #12]
 8004672:	3801      	subs	r0, #1
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	b021      	add	sp, #132	; 0x84
 8004678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800467a:	2340      	movs	r3, #64	; 0x40
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	2300      	movs	r3, #0
 8004680:	ac08      	add	r4, sp, #32
 8004682:	6163      	str	r3, [r4, #20]
 8004684:	3320      	adds	r3, #32
 8004686:	7663      	strb	r3, [r4, #25]
 8004688:	3310      	adds	r3, #16
 800468a:	76a3      	strb	r3, [r4, #26]
 800468c:	9507      	str	r5, [sp, #28]
 800468e:	0035      	movs	r5, r6
 8004690:	782b      	ldrb	r3, [r5, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <_svfiprintf_r+0x52>
 8004696:	2b25      	cmp	r3, #37	; 0x25
 8004698:	d147      	bne.n	800472a <_svfiprintf_r+0xe2>
 800469a:	1bab      	subs	r3, r5, r6
 800469c:	9305      	str	r3, [sp, #20]
 800469e:	42b5      	cmp	r5, r6
 80046a0:	d00c      	beq.n	80046bc <_svfiprintf_r+0x74>
 80046a2:	0032      	movs	r2, r6
 80046a4:	0039      	movs	r1, r7
 80046a6:	9803      	ldr	r0, [sp, #12]
 80046a8:	f7ff ff6c 	bl	8004584 <__ssputs_r>
 80046ac:	1c43      	adds	r3, r0, #1
 80046ae:	d100      	bne.n	80046b2 <_svfiprintf_r+0x6a>
 80046b0:	e0ae      	b.n	8004810 <_svfiprintf_r+0x1c8>
 80046b2:	6962      	ldr	r2, [r4, #20]
 80046b4:	9b05      	ldr	r3, [sp, #20]
 80046b6:	4694      	mov	ip, r2
 80046b8:	4463      	add	r3, ip
 80046ba:	6163      	str	r3, [r4, #20]
 80046bc:	782b      	ldrb	r3, [r5, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d100      	bne.n	80046c4 <_svfiprintf_r+0x7c>
 80046c2:	e0a5      	b.n	8004810 <_svfiprintf_r+0x1c8>
 80046c4:	2201      	movs	r2, #1
 80046c6:	2300      	movs	r3, #0
 80046c8:	4252      	negs	r2, r2
 80046ca:	6062      	str	r2, [r4, #4]
 80046cc:	a904      	add	r1, sp, #16
 80046ce:	3254      	adds	r2, #84	; 0x54
 80046d0:	1852      	adds	r2, r2, r1
 80046d2:	1c6e      	adds	r6, r5, #1
 80046d4:	6023      	str	r3, [r4, #0]
 80046d6:	60e3      	str	r3, [r4, #12]
 80046d8:	60a3      	str	r3, [r4, #8]
 80046da:	7013      	strb	r3, [r2, #0]
 80046dc:	65a3      	str	r3, [r4, #88]	; 0x58
 80046de:	2205      	movs	r2, #5
 80046e0:	7831      	ldrb	r1, [r6, #0]
 80046e2:	4854      	ldr	r0, [pc, #336]	; (8004834 <_svfiprintf_r+0x1ec>)
 80046e4:	f000 ff0a 	bl	80054fc <memchr>
 80046e8:	1c75      	adds	r5, r6, #1
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d11f      	bne.n	800472e <_svfiprintf_r+0xe6>
 80046ee:	6822      	ldr	r2, [r4, #0]
 80046f0:	06d3      	lsls	r3, r2, #27
 80046f2:	d504      	bpl.n	80046fe <_svfiprintf_r+0xb6>
 80046f4:	2353      	movs	r3, #83	; 0x53
 80046f6:	a904      	add	r1, sp, #16
 80046f8:	185b      	adds	r3, r3, r1
 80046fa:	2120      	movs	r1, #32
 80046fc:	7019      	strb	r1, [r3, #0]
 80046fe:	0713      	lsls	r3, r2, #28
 8004700:	d504      	bpl.n	800470c <_svfiprintf_r+0xc4>
 8004702:	2353      	movs	r3, #83	; 0x53
 8004704:	a904      	add	r1, sp, #16
 8004706:	185b      	adds	r3, r3, r1
 8004708:	212b      	movs	r1, #43	; 0x2b
 800470a:	7019      	strb	r1, [r3, #0]
 800470c:	7833      	ldrb	r3, [r6, #0]
 800470e:	2b2a      	cmp	r3, #42	; 0x2a
 8004710:	d016      	beq.n	8004740 <_svfiprintf_r+0xf8>
 8004712:	0035      	movs	r5, r6
 8004714:	2100      	movs	r1, #0
 8004716:	200a      	movs	r0, #10
 8004718:	68e3      	ldr	r3, [r4, #12]
 800471a:	782a      	ldrb	r2, [r5, #0]
 800471c:	1c6e      	adds	r6, r5, #1
 800471e:	3a30      	subs	r2, #48	; 0x30
 8004720:	2a09      	cmp	r2, #9
 8004722:	d94e      	bls.n	80047c2 <_svfiprintf_r+0x17a>
 8004724:	2900      	cmp	r1, #0
 8004726:	d111      	bne.n	800474c <_svfiprintf_r+0x104>
 8004728:	e017      	b.n	800475a <_svfiprintf_r+0x112>
 800472a:	3501      	adds	r5, #1
 800472c:	e7b0      	b.n	8004690 <_svfiprintf_r+0x48>
 800472e:	4b41      	ldr	r3, [pc, #260]	; (8004834 <_svfiprintf_r+0x1ec>)
 8004730:	6822      	ldr	r2, [r4, #0]
 8004732:	1ac0      	subs	r0, r0, r3
 8004734:	2301      	movs	r3, #1
 8004736:	4083      	lsls	r3, r0
 8004738:	4313      	orrs	r3, r2
 800473a:	002e      	movs	r6, r5
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	e7ce      	b.n	80046de <_svfiprintf_r+0x96>
 8004740:	9b07      	ldr	r3, [sp, #28]
 8004742:	1d19      	adds	r1, r3, #4
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	9107      	str	r1, [sp, #28]
 8004748:	2b00      	cmp	r3, #0
 800474a:	db01      	blt.n	8004750 <_svfiprintf_r+0x108>
 800474c:	930b      	str	r3, [sp, #44]	; 0x2c
 800474e:	e004      	b.n	800475a <_svfiprintf_r+0x112>
 8004750:	425b      	negs	r3, r3
 8004752:	60e3      	str	r3, [r4, #12]
 8004754:	2302      	movs	r3, #2
 8004756:	4313      	orrs	r3, r2
 8004758:	6023      	str	r3, [r4, #0]
 800475a:	782b      	ldrb	r3, [r5, #0]
 800475c:	2b2e      	cmp	r3, #46	; 0x2e
 800475e:	d10a      	bne.n	8004776 <_svfiprintf_r+0x12e>
 8004760:	786b      	ldrb	r3, [r5, #1]
 8004762:	2b2a      	cmp	r3, #42	; 0x2a
 8004764:	d135      	bne.n	80047d2 <_svfiprintf_r+0x18a>
 8004766:	9b07      	ldr	r3, [sp, #28]
 8004768:	3502      	adds	r5, #2
 800476a:	1d1a      	adds	r2, r3, #4
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	9207      	str	r2, [sp, #28]
 8004770:	2b00      	cmp	r3, #0
 8004772:	db2b      	blt.n	80047cc <_svfiprintf_r+0x184>
 8004774:	9309      	str	r3, [sp, #36]	; 0x24
 8004776:	4e30      	ldr	r6, [pc, #192]	; (8004838 <_svfiprintf_r+0x1f0>)
 8004778:	2203      	movs	r2, #3
 800477a:	0030      	movs	r0, r6
 800477c:	7829      	ldrb	r1, [r5, #0]
 800477e:	f000 febd 	bl	80054fc <memchr>
 8004782:	2800      	cmp	r0, #0
 8004784:	d006      	beq.n	8004794 <_svfiprintf_r+0x14c>
 8004786:	2340      	movs	r3, #64	; 0x40
 8004788:	1b80      	subs	r0, r0, r6
 800478a:	4083      	lsls	r3, r0
 800478c:	6822      	ldr	r2, [r4, #0]
 800478e:	3501      	adds	r5, #1
 8004790:	4313      	orrs	r3, r2
 8004792:	6023      	str	r3, [r4, #0]
 8004794:	7829      	ldrb	r1, [r5, #0]
 8004796:	2206      	movs	r2, #6
 8004798:	4828      	ldr	r0, [pc, #160]	; (800483c <_svfiprintf_r+0x1f4>)
 800479a:	1c6e      	adds	r6, r5, #1
 800479c:	7621      	strb	r1, [r4, #24]
 800479e:	f000 fead 	bl	80054fc <memchr>
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d03c      	beq.n	8004820 <_svfiprintf_r+0x1d8>
 80047a6:	4b26      	ldr	r3, [pc, #152]	; (8004840 <_svfiprintf_r+0x1f8>)
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d125      	bne.n	80047f8 <_svfiprintf_r+0x1b0>
 80047ac:	2207      	movs	r2, #7
 80047ae:	9b07      	ldr	r3, [sp, #28]
 80047b0:	3307      	adds	r3, #7
 80047b2:	4393      	bics	r3, r2
 80047b4:	3308      	adds	r3, #8
 80047b6:	9307      	str	r3, [sp, #28]
 80047b8:	6963      	ldr	r3, [r4, #20]
 80047ba:	9a04      	ldr	r2, [sp, #16]
 80047bc:	189b      	adds	r3, r3, r2
 80047be:	6163      	str	r3, [r4, #20]
 80047c0:	e765      	b.n	800468e <_svfiprintf_r+0x46>
 80047c2:	4343      	muls	r3, r0
 80047c4:	0035      	movs	r5, r6
 80047c6:	2101      	movs	r1, #1
 80047c8:	189b      	adds	r3, r3, r2
 80047ca:	e7a6      	b.n	800471a <_svfiprintf_r+0xd2>
 80047cc:	2301      	movs	r3, #1
 80047ce:	425b      	negs	r3, r3
 80047d0:	e7d0      	b.n	8004774 <_svfiprintf_r+0x12c>
 80047d2:	2300      	movs	r3, #0
 80047d4:	200a      	movs	r0, #10
 80047d6:	001a      	movs	r2, r3
 80047d8:	3501      	adds	r5, #1
 80047da:	6063      	str	r3, [r4, #4]
 80047dc:	7829      	ldrb	r1, [r5, #0]
 80047de:	1c6e      	adds	r6, r5, #1
 80047e0:	3930      	subs	r1, #48	; 0x30
 80047e2:	2909      	cmp	r1, #9
 80047e4:	d903      	bls.n	80047ee <_svfiprintf_r+0x1a6>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0c5      	beq.n	8004776 <_svfiprintf_r+0x12e>
 80047ea:	9209      	str	r2, [sp, #36]	; 0x24
 80047ec:	e7c3      	b.n	8004776 <_svfiprintf_r+0x12e>
 80047ee:	4342      	muls	r2, r0
 80047f0:	0035      	movs	r5, r6
 80047f2:	2301      	movs	r3, #1
 80047f4:	1852      	adds	r2, r2, r1
 80047f6:	e7f1      	b.n	80047dc <_svfiprintf_r+0x194>
 80047f8:	ab07      	add	r3, sp, #28
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	003a      	movs	r2, r7
 80047fe:	0021      	movs	r1, r4
 8004800:	4b10      	ldr	r3, [pc, #64]	; (8004844 <_svfiprintf_r+0x1fc>)
 8004802:	9803      	ldr	r0, [sp, #12]
 8004804:	e000      	b.n	8004808 <_svfiprintf_r+0x1c0>
 8004806:	bf00      	nop
 8004808:	9004      	str	r0, [sp, #16]
 800480a:	9b04      	ldr	r3, [sp, #16]
 800480c:	3301      	adds	r3, #1
 800480e:	d1d3      	bne.n	80047b8 <_svfiprintf_r+0x170>
 8004810:	89bb      	ldrh	r3, [r7, #12]
 8004812:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004814:	065b      	lsls	r3, r3, #25
 8004816:	d400      	bmi.n	800481a <_svfiprintf_r+0x1d2>
 8004818:	e72d      	b.n	8004676 <_svfiprintf_r+0x2e>
 800481a:	2001      	movs	r0, #1
 800481c:	4240      	negs	r0, r0
 800481e:	e72a      	b.n	8004676 <_svfiprintf_r+0x2e>
 8004820:	ab07      	add	r3, sp, #28
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	003a      	movs	r2, r7
 8004826:	0021      	movs	r1, r4
 8004828:	4b06      	ldr	r3, [pc, #24]	; (8004844 <_svfiprintf_r+0x1fc>)
 800482a:	9803      	ldr	r0, [sp, #12]
 800482c:	f000 fa56 	bl	8004cdc <_printf_i>
 8004830:	e7ea      	b.n	8004808 <_svfiprintf_r+0x1c0>
 8004832:	46c0      	nop			; (mov r8, r8)
 8004834:	08005964 	.word	0x08005964
 8004838:	0800596a 	.word	0x0800596a
 800483c:	0800596e 	.word	0x0800596e
 8004840:	00000000 	.word	0x00000000
 8004844:	08004585 	.word	0x08004585

08004848 <_sungetc_r>:
 8004848:	b570      	push	{r4, r5, r6, lr}
 800484a:	0014      	movs	r4, r2
 800484c:	1c4b      	adds	r3, r1, #1
 800484e:	d103      	bne.n	8004858 <_sungetc_r+0x10>
 8004850:	2501      	movs	r5, #1
 8004852:	426d      	negs	r5, r5
 8004854:	0028      	movs	r0, r5
 8004856:	bd70      	pop	{r4, r5, r6, pc}
 8004858:	8993      	ldrh	r3, [r2, #12]
 800485a:	2220      	movs	r2, #32
 800485c:	4393      	bics	r3, r2
 800485e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004860:	81a3      	strh	r3, [r4, #12]
 8004862:	b2ce      	uxtb	r6, r1
 8004864:	6863      	ldr	r3, [r4, #4]
 8004866:	b2cd      	uxtb	r5, r1
 8004868:	2a00      	cmp	r2, #0
 800486a:	d010      	beq.n	800488e <_sungetc_r+0x46>
 800486c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800486e:	429a      	cmp	r2, r3
 8004870:	dd07      	ble.n	8004882 <_sungetc_r+0x3a>
 8004872:	6823      	ldr	r3, [r4, #0]
 8004874:	3b01      	subs	r3, #1
 8004876:	6023      	str	r3, [r4, #0]
 8004878:	701e      	strb	r6, [r3, #0]
 800487a:	6863      	ldr	r3, [r4, #4]
 800487c:	3301      	adds	r3, #1
 800487e:	6063      	str	r3, [r4, #4]
 8004880:	e7e8      	b.n	8004854 <_sungetc_r+0xc>
 8004882:	0021      	movs	r1, r4
 8004884:	f000 fdfa 	bl	800547c <__submore>
 8004888:	2800      	cmp	r0, #0
 800488a:	d0f2      	beq.n	8004872 <_sungetc_r+0x2a>
 800488c:	e7e0      	b.n	8004850 <_sungetc_r+0x8>
 800488e:	6921      	ldr	r1, [r4, #16]
 8004890:	6822      	ldr	r2, [r4, #0]
 8004892:	2900      	cmp	r1, #0
 8004894:	d007      	beq.n	80048a6 <_sungetc_r+0x5e>
 8004896:	4291      	cmp	r1, r2
 8004898:	d205      	bcs.n	80048a6 <_sungetc_r+0x5e>
 800489a:	1e51      	subs	r1, r2, #1
 800489c:	7808      	ldrb	r0, [r1, #0]
 800489e:	42a8      	cmp	r0, r5
 80048a0:	d101      	bne.n	80048a6 <_sungetc_r+0x5e>
 80048a2:	6021      	str	r1, [r4, #0]
 80048a4:	e7ea      	b.n	800487c <_sungetc_r+0x34>
 80048a6:	6423      	str	r3, [r4, #64]	; 0x40
 80048a8:	0023      	movs	r3, r4
 80048aa:	3344      	adds	r3, #68	; 0x44
 80048ac:	6363      	str	r3, [r4, #52]	; 0x34
 80048ae:	2303      	movs	r3, #3
 80048b0:	63a3      	str	r3, [r4, #56]	; 0x38
 80048b2:	0023      	movs	r3, r4
 80048b4:	3346      	adds	r3, #70	; 0x46
 80048b6:	63e2      	str	r2, [r4, #60]	; 0x3c
 80048b8:	701e      	strb	r6, [r3, #0]
 80048ba:	6023      	str	r3, [r4, #0]
 80048bc:	2301      	movs	r3, #1
 80048be:	e7de      	b.n	800487e <_sungetc_r+0x36>

080048c0 <__ssrefill_r>:
 80048c0:	b510      	push	{r4, lr}
 80048c2:	000c      	movs	r4, r1
 80048c4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80048c6:	2900      	cmp	r1, #0
 80048c8:	d00e      	beq.n	80048e8 <__ssrefill_r+0x28>
 80048ca:	0023      	movs	r3, r4
 80048cc:	3344      	adds	r3, #68	; 0x44
 80048ce:	4299      	cmp	r1, r3
 80048d0:	d001      	beq.n	80048d6 <__ssrefill_r+0x16>
 80048d2:	f000 fe3b 	bl	800554c <_free_r>
 80048d6:	2000      	movs	r0, #0
 80048d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048da:	6360      	str	r0, [r4, #52]	; 0x34
 80048dc:	6063      	str	r3, [r4, #4]
 80048de:	4283      	cmp	r3, r0
 80048e0:	d002      	beq.n	80048e8 <__ssrefill_r+0x28>
 80048e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80048e4:	6023      	str	r3, [r4, #0]
 80048e6:	bd10      	pop	{r4, pc}
 80048e8:	6923      	ldr	r3, [r4, #16]
 80048ea:	2001      	movs	r0, #1
 80048ec:	6023      	str	r3, [r4, #0]
 80048ee:	2300      	movs	r3, #0
 80048f0:	89a2      	ldrh	r2, [r4, #12]
 80048f2:	6063      	str	r3, [r4, #4]
 80048f4:	3320      	adds	r3, #32
 80048f6:	4313      	orrs	r3, r2
 80048f8:	81a3      	strh	r3, [r4, #12]
 80048fa:	4240      	negs	r0, r0
 80048fc:	e7f3      	b.n	80048e6 <__ssrefill_r+0x26>
	...

08004900 <__ssvfiscanf_r>:
 8004900:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004902:	4cb8      	ldr	r4, [pc, #736]	; (8004be4 <__ssvfiscanf_r+0x2e4>)
 8004904:	0006      	movs	r6, r0
 8004906:	44a5      	add	sp, r4
 8004908:	000c      	movs	r4, r1
 800490a:	2100      	movs	r1, #0
 800490c:	9146      	str	r1, [sp, #280]	; 0x118
 800490e:	9147      	str	r1, [sp, #284]	; 0x11c
 8004910:	a903      	add	r1, sp, #12
 8004912:	9148      	str	r1, [sp, #288]	; 0x120
 8004914:	21be      	movs	r1, #190	; 0xbe
 8004916:	48b4      	ldr	r0, [pc, #720]	; (8004be8 <__ssvfiscanf_r+0x2e8>)
 8004918:	0049      	lsls	r1, r1, #1
 800491a:	ad43      	add	r5, sp, #268	; 0x10c
 800491c:	5068      	str	r0, [r5, r1]
 800491e:	25c0      	movs	r5, #192	; 0xc0
 8004920:	49b2      	ldr	r1, [pc, #712]	; (8004bec <__ssvfiscanf_r+0x2ec>)
 8004922:	006d      	lsls	r5, r5, #1
 8004924:	a843      	add	r0, sp, #268	; 0x10c
 8004926:	5141      	str	r1, [r0, r5]
 8004928:	9302      	str	r3, [sp, #8]
 800492a:	7813      	ldrb	r3, [r2, #0]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d100      	bne.n	8004932 <__ssvfiscanf_r+0x32>
 8004930:	e155      	b.n	8004bde <__ssvfiscanf_r+0x2de>
 8004932:	49af      	ldr	r1, [pc, #700]	; (8004bf0 <__ssvfiscanf_r+0x2f0>)
 8004934:	2508      	movs	r5, #8
 8004936:	5cc8      	ldrb	r0, [r1, r3]
 8004938:	2108      	movs	r1, #8
 800493a:	1c57      	adds	r7, r2, #1
 800493c:	4001      	ands	r1, r0
 800493e:	4228      	tst	r0, r5
 8004940:	d020      	beq.n	8004984 <__ssvfiscanf_r+0x84>
 8004942:	6863      	ldr	r3, [r4, #4]
 8004944:	2b00      	cmp	r3, #0
 8004946:	dd12      	ble.n	800496e <__ssvfiscanf_r+0x6e>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	49a9      	ldr	r1, [pc, #676]	; (8004bf0 <__ssvfiscanf_r+0x2f0>)
 800494c:	781a      	ldrb	r2, [r3, #0]
 800494e:	5c8a      	ldrb	r2, [r1, r2]
 8004950:	2108      	movs	r1, #8
 8004952:	420a      	tst	r2, r1
 8004954:	d101      	bne.n	800495a <__ssvfiscanf_r+0x5a>
 8004956:	003a      	movs	r2, r7
 8004958:	e7e7      	b.n	800492a <__ssvfiscanf_r+0x2a>
 800495a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800495c:	3301      	adds	r3, #1
 800495e:	9200      	str	r2, [sp, #0]
 8004960:	3201      	adds	r2, #1
 8004962:	9247      	str	r2, [sp, #284]	; 0x11c
 8004964:	6862      	ldr	r2, [r4, #4]
 8004966:	6023      	str	r3, [r4, #0]
 8004968:	3a01      	subs	r2, #1
 800496a:	6062      	str	r2, [r4, #4]
 800496c:	e7e9      	b.n	8004942 <__ssvfiscanf_r+0x42>
 800496e:	22c0      	movs	r2, #192	; 0xc0
 8004970:	ab43      	add	r3, sp, #268	; 0x10c
 8004972:	0052      	lsls	r2, r2, #1
 8004974:	589b      	ldr	r3, [r3, r2]
 8004976:	0021      	movs	r1, r4
 8004978:	0030      	movs	r0, r6
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	4798      	blx	r3
 800497e:	2800      	cmp	r0, #0
 8004980:	d0e2      	beq.n	8004948 <__ssvfiscanf_r+0x48>
 8004982:	e7e8      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004984:	001d      	movs	r5, r3
 8004986:	2b25      	cmp	r3, #37	; 0x25
 8004988:	d164      	bne.n	8004a54 <__ssvfiscanf_r+0x154>
 800498a:	9145      	str	r1, [sp, #276]	; 0x114
 800498c:	9143      	str	r1, [sp, #268]	; 0x10c
 800498e:	7853      	ldrb	r3, [r2, #1]
 8004990:	2b2a      	cmp	r3, #42	; 0x2a
 8004992:	d102      	bne.n	800499a <__ssvfiscanf_r+0x9a>
 8004994:	3b1a      	subs	r3, #26
 8004996:	9343      	str	r3, [sp, #268]	; 0x10c
 8004998:	1c97      	adds	r7, r2, #2
 800499a:	003d      	movs	r5, r7
 800499c:	220a      	movs	r2, #10
 800499e:	7829      	ldrb	r1, [r5, #0]
 80049a0:	1c6b      	adds	r3, r5, #1
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	000b      	movs	r3, r1
 80049a6:	3b30      	subs	r3, #48	; 0x30
 80049a8:	2b09      	cmp	r3, #9
 80049aa:	d91f      	bls.n	80049ec <__ssvfiscanf_r+0xec>
 80049ac:	4f91      	ldr	r7, [pc, #580]	; (8004bf4 <__ssvfiscanf_r+0x2f4>)
 80049ae:	2203      	movs	r2, #3
 80049b0:	0038      	movs	r0, r7
 80049b2:	f000 fda3 	bl	80054fc <memchr>
 80049b6:	2800      	cmp	r0, #0
 80049b8:	d007      	beq.n	80049ca <__ssvfiscanf_r+0xca>
 80049ba:	2301      	movs	r3, #1
 80049bc:	1bc0      	subs	r0, r0, r7
 80049be:	4083      	lsls	r3, r0
 80049c0:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80049c2:	9d00      	ldr	r5, [sp, #0]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	9201      	str	r2, [sp, #4]
 80049c8:	9343      	str	r3, [sp, #268]	; 0x10c
 80049ca:	1c6f      	adds	r7, r5, #1
 80049cc:	782d      	ldrb	r5, [r5, #0]
 80049ce:	2d78      	cmp	r5, #120	; 0x78
 80049d0:	d807      	bhi.n	80049e2 <__ssvfiscanf_r+0xe2>
 80049d2:	2d57      	cmp	r5, #87	; 0x57
 80049d4:	d812      	bhi.n	80049fc <__ssvfiscanf_r+0xfc>
 80049d6:	2d25      	cmp	r5, #37	; 0x25
 80049d8:	d03c      	beq.n	8004a54 <__ssvfiscanf_r+0x154>
 80049da:	d836      	bhi.n	8004a4a <__ssvfiscanf_r+0x14a>
 80049dc:	2d00      	cmp	r5, #0
 80049de:	d100      	bne.n	80049e2 <__ssvfiscanf_r+0xe2>
 80049e0:	e0fa      	b.n	8004bd8 <__ssvfiscanf_r+0x2d8>
 80049e2:	2303      	movs	r3, #3
 80049e4:	9349      	str	r3, [sp, #292]	; 0x124
 80049e6:	3307      	adds	r3, #7
 80049e8:	9344      	str	r3, [sp, #272]	; 0x110
 80049ea:	e06d      	b.n	8004ac8 <__ssvfiscanf_r+0x1c8>
 80049ec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80049ee:	9d00      	ldr	r5, [sp, #0]
 80049f0:	9301      	str	r3, [sp, #4]
 80049f2:	4353      	muls	r3, r2
 80049f4:	3b30      	subs	r3, #48	; 0x30
 80049f6:	185b      	adds	r3, r3, r1
 80049f8:	9345      	str	r3, [sp, #276]	; 0x114
 80049fa:	e7d0      	b.n	800499e <__ssvfiscanf_r+0x9e>
 80049fc:	0028      	movs	r0, r5
 80049fe:	3858      	subs	r0, #88	; 0x58
 8004a00:	2820      	cmp	r0, #32
 8004a02:	d8ee      	bhi.n	80049e2 <__ssvfiscanf_r+0xe2>
 8004a04:	f7fb fb8e 	bl	8000124 <__gnu_thumb1_case_shi>
 8004a08:	ffed0051 	.word	0xffed0051
 8004a0c:	0087ffed 	.word	0x0087ffed
 8004a10:	ffedffed 	.word	0xffedffed
 8004a14:	ffedffed 	.word	0xffedffed
 8004a18:	ffedffed 	.word	0xffedffed
 8004a1c:	0095ffed 	.word	0x0095ffed
 8004a20:	0024007d 	.word	0x0024007d
 8004a24:	00240024 	.word	0x00240024
 8004a28:	007fffed 	.word	0x007fffed
 8004a2c:	ffedffed 	.word	0xffedffed
 8004a30:	ffedffed 	.word	0xffedffed
 8004a34:	0083009f 	.word	0x0083009f
 8004a38:	ffed004b 	.word	0xffed004b
 8004a3c:	009dffed 	.word	0x009dffed
 8004a40:	007dffed 	.word	0x007dffed
 8004a44:	ffedffed 	.word	0xffedffed
 8004a48:	0051      	.short	0x0051
 8004a4a:	3d45      	subs	r5, #69	; 0x45
 8004a4c:	2d02      	cmp	r5, #2
 8004a4e:	d8c8      	bhi.n	80049e2 <__ssvfiscanf_r+0xe2>
 8004a50:	2305      	movs	r3, #5
 8004a52:	e06c      	b.n	8004b2e <__ssvfiscanf_r+0x22e>
 8004a54:	6863      	ldr	r3, [r4, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	dd0e      	ble.n	8004a78 <__ssvfiscanf_r+0x178>
 8004a5a:	6823      	ldr	r3, [r4, #0]
 8004a5c:	781a      	ldrb	r2, [r3, #0]
 8004a5e:	42aa      	cmp	r2, r5
 8004a60:	d000      	beq.n	8004a64 <__ssvfiscanf_r+0x164>
 8004a62:	e0bc      	b.n	8004bde <__ssvfiscanf_r+0x2de>
 8004a64:	3301      	adds	r3, #1
 8004a66:	6862      	ldr	r2, [r4, #4]
 8004a68:	6023      	str	r3, [r4, #0]
 8004a6a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004a6c:	3a01      	subs	r2, #1
 8004a6e:	9300      	str	r3, [sp, #0]
 8004a70:	3301      	adds	r3, #1
 8004a72:	6062      	str	r2, [r4, #4]
 8004a74:	9347      	str	r3, [sp, #284]	; 0x11c
 8004a76:	e76e      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004a78:	22c0      	movs	r2, #192	; 0xc0
 8004a7a:	ab43      	add	r3, sp, #268	; 0x10c
 8004a7c:	0052      	lsls	r2, r2, #1
 8004a7e:	589b      	ldr	r3, [r3, r2]
 8004a80:	0021      	movs	r1, r4
 8004a82:	0030      	movs	r0, r6
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	4798      	blx	r3
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	d0e6      	beq.n	8004a5a <__ssvfiscanf_r+0x15a>
 8004a8c:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004a8e:	2800      	cmp	r0, #0
 8004a90:	d000      	beq.n	8004a94 <__ssvfiscanf_r+0x194>
 8004a92:	e09d      	b.n	8004bd0 <__ssvfiscanf_r+0x2d0>
 8004a94:	3801      	subs	r0, #1
 8004a96:	23a5      	movs	r3, #165	; 0xa5
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	449d      	add	sp, r3
 8004a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a9e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004aa0:	9300      	str	r3, [sp, #0]
 8004aa2:	2320      	movs	r3, #32
 8004aa4:	9a00      	ldr	r2, [sp, #0]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	9343      	str	r3, [sp, #268]	; 0x10c
 8004aaa:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004aac:	9300      	str	r3, [sp, #0]
 8004aae:	2380      	movs	r3, #128	; 0x80
 8004ab0:	9a00      	ldr	r2, [sp, #0]
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	9343      	str	r3, [sp, #268]	; 0x10c
 8004ab8:	2310      	movs	r3, #16
 8004aba:	9344      	str	r3, [sp, #272]	; 0x110
 8004abc:	236e      	movs	r3, #110	; 0x6e
 8004abe:	42ab      	cmp	r3, r5
 8004ac0:	41ad      	sbcs	r5, r5
 8004ac2:	426d      	negs	r5, r5
 8004ac4:	3503      	adds	r5, #3
 8004ac6:	9549      	str	r5, [sp, #292]	; 0x124
 8004ac8:	6863      	ldr	r3, [r4, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	dd4a      	ble.n	8004b64 <__ssvfiscanf_r+0x264>
 8004ace:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	065b      	lsls	r3, r3, #25
 8004ad4:	d406      	bmi.n	8004ae4 <__ssvfiscanf_r+0x1e4>
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	4945      	ldr	r1, [pc, #276]	; (8004bf0 <__ssvfiscanf_r+0x2f0>)
 8004ada:	781a      	ldrb	r2, [r3, #0]
 8004adc:	5c8a      	ldrb	r2, [r1, r2]
 8004ade:	2108      	movs	r1, #8
 8004ae0:	420a      	tst	r2, r1
 8004ae2:	d14a      	bne.n	8004b7a <__ssvfiscanf_r+0x27a>
 8004ae4:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	dc5e      	bgt.n	8004ba8 <__ssvfiscanf_r+0x2a8>
 8004aea:	0022      	movs	r2, r4
 8004aec:	0030      	movs	r0, r6
 8004aee:	ab02      	add	r3, sp, #8
 8004af0:	a943      	add	r1, sp, #268	; 0x10c
 8004af2:	f000 fa05 	bl	8004f00 <_scanf_chars>
 8004af6:	2801      	cmp	r0, #1
 8004af8:	d071      	beq.n	8004bde <__ssvfiscanf_r+0x2de>
 8004afa:	2802      	cmp	r0, #2
 8004afc:	d000      	beq.n	8004b00 <__ssvfiscanf_r+0x200>
 8004afe:	e72a      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004b00:	e7c4      	b.n	8004a8c <__ssvfiscanf_r+0x18c>
 8004b02:	230a      	movs	r3, #10
 8004b04:	e7d9      	b.n	8004aba <__ssvfiscanf_r+0x1ba>
 8004b06:	2300      	movs	r3, #0
 8004b08:	2503      	movs	r5, #3
 8004b0a:	9344      	str	r3, [sp, #272]	; 0x110
 8004b0c:	e7db      	b.n	8004ac6 <__ssvfiscanf_r+0x1c6>
 8004b0e:	2308      	movs	r3, #8
 8004b10:	2504      	movs	r5, #4
 8004b12:	9344      	str	r3, [sp, #272]	; 0x110
 8004b14:	e7d7      	b.n	8004ac6 <__ssvfiscanf_r+0x1c6>
 8004b16:	0039      	movs	r1, r7
 8004b18:	a803      	add	r0, sp, #12
 8004b1a:	f000 fb53 	bl	80051c4 <__sccl>
 8004b1e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004b20:	0007      	movs	r7, r0
 8004b22:	9300      	str	r3, [sp, #0]
 8004b24:	2340      	movs	r3, #64	; 0x40
 8004b26:	9a00      	ldr	r2, [sp, #0]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	9343      	str	r3, [sp, #268]	; 0x10c
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	9349      	str	r3, [sp, #292]	; 0x124
 8004b30:	e7ca      	b.n	8004ac8 <__ssvfiscanf_r+0x1c8>
 8004b32:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	2340      	movs	r3, #64	; 0x40
 8004b38:	9a00      	ldr	r2, [sp, #0]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	9343      	str	r3, [sp, #268]	; 0x10c
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e7f5      	b.n	8004b2e <__ssvfiscanf_r+0x22e>
 8004b42:	2302      	movs	r3, #2
 8004b44:	e7f3      	b.n	8004b2e <__ssvfiscanf_r+0x22e>
 8004b46:	9843      	ldr	r0, [sp, #268]	; 0x10c
 8004b48:	06c3      	lsls	r3, r0, #27
 8004b4a:	d500      	bpl.n	8004b4e <__ssvfiscanf_r+0x24e>
 8004b4c:	e703      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004b4e:	9b02      	ldr	r3, [sp, #8]
 8004b50:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8004b52:	1d19      	adds	r1, r3, #4
 8004b54:	9102      	str	r1, [sp, #8]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	07c5      	lsls	r5, r0, #31
 8004b5a:	d501      	bpl.n	8004b60 <__ssvfiscanf_r+0x260>
 8004b5c:	801a      	strh	r2, [r3, #0]
 8004b5e:	e6fa      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	e6f8      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004b64:	22c0      	movs	r2, #192	; 0xc0
 8004b66:	ab43      	add	r3, sp, #268	; 0x10c
 8004b68:	0052      	lsls	r2, r2, #1
 8004b6a:	589b      	ldr	r3, [r3, r2]
 8004b6c:	0021      	movs	r1, r4
 8004b6e:	0030      	movs	r0, r6
 8004b70:	9300      	str	r3, [sp, #0]
 8004b72:	4798      	blx	r3
 8004b74:	2800      	cmp	r0, #0
 8004b76:	d0aa      	beq.n	8004ace <__ssvfiscanf_r+0x1ce>
 8004b78:	e788      	b.n	8004a8c <__ssvfiscanf_r+0x18c>
 8004b7a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8004b7c:	9200      	str	r2, [sp, #0]
 8004b7e:	3201      	adds	r2, #1
 8004b80:	9247      	str	r2, [sp, #284]	; 0x11c
 8004b82:	6862      	ldr	r2, [r4, #4]
 8004b84:	3a01      	subs	r2, #1
 8004b86:	6062      	str	r2, [r4, #4]
 8004b88:	2a00      	cmp	r2, #0
 8004b8a:	dd02      	ble.n	8004b92 <__ssvfiscanf_r+0x292>
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	6023      	str	r3, [r4, #0]
 8004b90:	e7a1      	b.n	8004ad6 <__ssvfiscanf_r+0x1d6>
 8004b92:	22c0      	movs	r2, #192	; 0xc0
 8004b94:	ab43      	add	r3, sp, #268	; 0x10c
 8004b96:	0052      	lsls	r2, r2, #1
 8004b98:	589b      	ldr	r3, [r3, r2]
 8004b9a:	0021      	movs	r1, r4
 8004b9c:	0030      	movs	r0, r6
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	4798      	blx	r3
 8004ba2:	2800      	cmp	r0, #0
 8004ba4:	d097      	beq.n	8004ad6 <__ssvfiscanf_r+0x1d6>
 8004ba6:	e771      	b.n	8004a8c <__ssvfiscanf_r+0x18c>
 8004ba8:	2b04      	cmp	r3, #4
 8004baa:	dc06      	bgt.n	8004bba <__ssvfiscanf_r+0x2ba>
 8004bac:	0022      	movs	r2, r4
 8004bae:	0030      	movs	r0, r6
 8004bb0:	ab02      	add	r3, sp, #8
 8004bb2:	a943      	add	r1, sp, #268	; 0x10c
 8004bb4:	f000 fa02 	bl	8004fbc <_scanf_i>
 8004bb8:	e79d      	b.n	8004af6 <__ssvfiscanf_r+0x1f6>
 8004bba:	4b0f      	ldr	r3, [pc, #60]	; (8004bf8 <__ssvfiscanf_r+0x2f8>)
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d100      	bne.n	8004bc2 <__ssvfiscanf_r+0x2c2>
 8004bc0:	e6c9      	b.n	8004956 <__ssvfiscanf_r+0x56>
 8004bc2:	0022      	movs	r2, r4
 8004bc4:	0030      	movs	r0, r6
 8004bc6:	ab02      	add	r3, sp, #8
 8004bc8:	a943      	add	r1, sp, #268	; 0x10c
 8004bca:	e000      	b.n	8004bce <__ssvfiscanf_r+0x2ce>
 8004bcc:	bf00      	nop
 8004bce:	e792      	b.n	8004af6 <__ssvfiscanf_r+0x1f6>
 8004bd0:	89a3      	ldrh	r3, [r4, #12]
 8004bd2:	065b      	lsls	r3, r3, #25
 8004bd4:	d400      	bmi.n	8004bd8 <__ssvfiscanf_r+0x2d8>
 8004bd6:	e75e      	b.n	8004a96 <__ssvfiscanf_r+0x196>
 8004bd8:	2001      	movs	r0, #1
 8004bda:	4240      	negs	r0, r0
 8004bdc:	e75b      	b.n	8004a96 <__ssvfiscanf_r+0x196>
 8004bde:	9846      	ldr	r0, [sp, #280]	; 0x118
 8004be0:	e759      	b.n	8004a96 <__ssvfiscanf_r+0x196>
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	fffffd6c 	.word	0xfffffd6c
 8004be8:	08004849 	.word	0x08004849
 8004bec:	080048c1 	.word	0x080048c1
 8004bf0:	080059b3 	.word	0x080059b3
 8004bf4:	0800596a 	.word	0x0800596a
 8004bf8:	00000000 	.word	0x00000000

08004bfc <_printf_common>:
 8004bfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bfe:	0015      	movs	r5, r2
 8004c00:	9301      	str	r3, [sp, #4]
 8004c02:	688a      	ldr	r2, [r1, #8]
 8004c04:	690b      	ldr	r3, [r1, #16]
 8004c06:	000c      	movs	r4, r1
 8004c08:	9000      	str	r0, [sp, #0]
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	da00      	bge.n	8004c10 <_printf_common+0x14>
 8004c0e:	0013      	movs	r3, r2
 8004c10:	0022      	movs	r2, r4
 8004c12:	602b      	str	r3, [r5, #0]
 8004c14:	3243      	adds	r2, #67	; 0x43
 8004c16:	7812      	ldrb	r2, [r2, #0]
 8004c18:	2a00      	cmp	r2, #0
 8004c1a:	d001      	beq.n	8004c20 <_printf_common+0x24>
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	602b      	str	r3, [r5, #0]
 8004c20:	6823      	ldr	r3, [r4, #0]
 8004c22:	069b      	lsls	r3, r3, #26
 8004c24:	d502      	bpl.n	8004c2c <_printf_common+0x30>
 8004c26:	682b      	ldr	r3, [r5, #0]
 8004c28:	3302      	adds	r3, #2
 8004c2a:	602b      	str	r3, [r5, #0]
 8004c2c:	6822      	ldr	r2, [r4, #0]
 8004c2e:	2306      	movs	r3, #6
 8004c30:	0017      	movs	r7, r2
 8004c32:	401f      	ands	r7, r3
 8004c34:	421a      	tst	r2, r3
 8004c36:	d027      	beq.n	8004c88 <_printf_common+0x8c>
 8004c38:	0023      	movs	r3, r4
 8004c3a:	3343      	adds	r3, #67	; 0x43
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	1e5a      	subs	r2, r3, #1
 8004c40:	4193      	sbcs	r3, r2
 8004c42:	6822      	ldr	r2, [r4, #0]
 8004c44:	0692      	lsls	r2, r2, #26
 8004c46:	d430      	bmi.n	8004caa <_printf_common+0xae>
 8004c48:	0022      	movs	r2, r4
 8004c4a:	9901      	ldr	r1, [sp, #4]
 8004c4c:	9800      	ldr	r0, [sp, #0]
 8004c4e:	9e08      	ldr	r6, [sp, #32]
 8004c50:	3243      	adds	r2, #67	; 0x43
 8004c52:	47b0      	blx	r6
 8004c54:	1c43      	adds	r3, r0, #1
 8004c56:	d025      	beq.n	8004ca4 <_printf_common+0xa8>
 8004c58:	2306      	movs	r3, #6
 8004c5a:	6820      	ldr	r0, [r4, #0]
 8004c5c:	682a      	ldr	r2, [r5, #0]
 8004c5e:	68e1      	ldr	r1, [r4, #12]
 8004c60:	2500      	movs	r5, #0
 8004c62:	4003      	ands	r3, r0
 8004c64:	2b04      	cmp	r3, #4
 8004c66:	d103      	bne.n	8004c70 <_printf_common+0x74>
 8004c68:	1a8d      	subs	r5, r1, r2
 8004c6a:	43eb      	mvns	r3, r5
 8004c6c:	17db      	asrs	r3, r3, #31
 8004c6e:	401d      	ands	r5, r3
 8004c70:	68a3      	ldr	r3, [r4, #8]
 8004c72:	6922      	ldr	r2, [r4, #16]
 8004c74:	4293      	cmp	r3, r2
 8004c76:	dd01      	ble.n	8004c7c <_printf_common+0x80>
 8004c78:	1a9b      	subs	r3, r3, r2
 8004c7a:	18ed      	adds	r5, r5, r3
 8004c7c:	2700      	movs	r7, #0
 8004c7e:	42bd      	cmp	r5, r7
 8004c80:	d120      	bne.n	8004cc4 <_printf_common+0xc8>
 8004c82:	2000      	movs	r0, #0
 8004c84:	e010      	b.n	8004ca8 <_printf_common+0xac>
 8004c86:	3701      	adds	r7, #1
 8004c88:	68e3      	ldr	r3, [r4, #12]
 8004c8a:	682a      	ldr	r2, [r5, #0]
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	42bb      	cmp	r3, r7
 8004c90:	ddd2      	ble.n	8004c38 <_printf_common+0x3c>
 8004c92:	0022      	movs	r2, r4
 8004c94:	2301      	movs	r3, #1
 8004c96:	9901      	ldr	r1, [sp, #4]
 8004c98:	9800      	ldr	r0, [sp, #0]
 8004c9a:	9e08      	ldr	r6, [sp, #32]
 8004c9c:	3219      	adds	r2, #25
 8004c9e:	47b0      	blx	r6
 8004ca0:	1c43      	adds	r3, r0, #1
 8004ca2:	d1f0      	bne.n	8004c86 <_printf_common+0x8a>
 8004ca4:	2001      	movs	r0, #1
 8004ca6:	4240      	negs	r0, r0
 8004ca8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004caa:	2030      	movs	r0, #48	; 0x30
 8004cac:	18e1      	adds	r1, r4, r3
 8004cae:	3143      	adds	r1, #67	; 0x43
 8004cb0:	7008      	strb	r0, [r1, #0]
 8004cb2:	0021      	movs	r1, r4
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	3145      	adds	r1, #69	; 0x45
 8004cb8:	7809      	ldrb	r1, [r1, #0]
 8004cba:	18a2      	adds	r2, r4, r2
 8004cbc:	3243      	adds	r2, #67	; 0x43
 8004cbe:	3302      	adds	r3, #2
 8004cc0:	7011      	strb	r1, [r2, #0]
 8004cc2:	e7c1      	b.n	8004c48 <_printf_common+0x4c>
 8004cc4:	0022      	movs	r2, r4
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	9901      	ldr	r1, [sp, #4]
 8004cca:	9800      	ldr	r0, [sp, #0]
 8004ccc:	9e08      	ldr	r6, [sp, #32]
 8004cce:	321a      	adds	r2, #26
 8004cd0:	47b0      	blx	r6
 8004cd2:	1c43      	adds	r3, r0, #1
 8004cd4:	d0e6      	beq.n	8004ca4 <_printf_common+0xa8>
 8004cd6:	3701      	adds	r7, #1
 8004cd8:	e7d1      	b.n	8004c7e <_printf_common+0x82>
	...

08004cdc <_printf_i>:
 8004cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cde:	b08b      	sub	sp, #44	; 0x2c
 8004ce0:	9206      	str	r2, [sp, #24]
 8004ce2:	000a      	movs	r2, r1
 8004ce4:	3243      	adds	r2, #67	; 0x43
 8004ce6:	9307      	str	r3, [sp, #28]
 8004ce8:	9005      	str	r0, [sp, #20]
 8004cea:	9204      	str	r2, [sp, #16]
 8004cec:	7e0a      	ldrb	r2, [r1, #24]
 8004cee:	000c      	movs	r4, r1
 8004cf0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004cf2:	2a78      	cmp	r2, #120	; 0x78
 8004cf4:	d807      	bhi.n	8004d06 <_printf_i+0x2a>
 8004cf6:	2a62      	cmp	r2, #98	; 0x62
 8004cf8:	d809      	bhi.n	8004d0e <_printf_i+0x32>
 8004cfa:	2a00      	cmp	r2, #0
 8004cfc:	d100      	bne.n	8004d00 <_printf_i+0x24>
 8004cfe:	e0c1      	b.n	8004e84 <_printf_i+0x1a8>
 8004d00:	2a58      	cmp	r2, #88	; 0x58
 8004d02:	d100      	bne.n	8004d06 <_printf_i+0x2a>
 8004d04:	e08c      	b.n	8004e20 <_printf_i+0x144>
 8004d06:	0026      	movs	r6, r4
 8004d08:	3642      	adds	r6, #66	; 0x42
 8004d0a:	7032      	strb	r2, [r6, #0]
 8004d0c:	e022      	b.n	8004d54 <_printf_i+0x78>
 8004d0e:	0010      	movs	r0, r2
 8004d10:	3863      	subs	r0, #99	; 0x63
 8004d12:	2815      	cmp	r0, #21
 8004d14:	d8f7      	bhi.n	8004d06 <_printf_i+0x2a>
 8004d16:	f7fb fa05 	bl	8000124 <__gnu_thumb1_case_shi>
 8004d1a:	0016      	.short	0x0016
 8004d1c:	fff6001f 	.word	0xfff6001f
 8004d20:	fff6fff6 	.word	0xfff6fff6
 8004d24:	001ffff6 	.word	0x001ffff6
 8004d28:	fff6fff6 	.word	0xfff6fff6
 8004d2c:	fff6fff6 	.word	0xfff6fff6
 8004d30:	003600a8 	.word	0x003600a8
 8004d34:	fff6009a 	.word	0xfff6009a
 8004d38:	00b9fff6 	.word	0x00b9fff6
 8004d3c:	0036fff6 	.word	0x0036fff6
 8004d40:	fff6fff6 	.word	0xfff6fff6
 8004d44:	009e      	.short	0x009e
 8004d46:	0026      	movs	r6, r4
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	3642      	adds	r6, #66	; 0x42
 8004d4c:	1d11      	adds	r1, r2, #4
 8004d4e:	6019      	str	r1, [r3, #0]
 8004d50:	6813      	ldr	r3, [r2, #0]
 8004d52:	7033      	strb	r3, [r6, #0]
 8004d54:	2301      	movs	r3, #1
 8004d56:	e0a7      	b.n	8004ea8 <_printf_i+0x1cc>
 8004d58:	6808      	ldr	r0, [r1, #0]
 8004d5a:	6819      	ldr	r1, [r3, #0]
 8004d5c:	1d0a      	adds	r2, r1, #4
 8004d5e:	0605      	lsls	r5, r0, #24
 8004d60:	d50b      	bpl.n	8004d7a <_printf_i+0x9e>
 8004d62:	680d      	ldr	r5, [r1, #0]
 8004d64:	601a      	str	r2, [r3, #0]
 8004d66:	2d00      	cmp	r5, #0
 8004d68:	da03      	bge.n	8004d72 <_printf_i+0x96>
 8004d6a:	232d      	movs	r3, #45	; 0x2d
 8004d6c:	9a04      	ldr	r2, [sp, #16]
 8004d6e:	426d      	negs	r5, r5
 8004d70:	7013      	strb	r3, [r2, #0]
 8004d72:	4b61      	ldr	r3, [pc, #388]	; (8004ef8 <_printf_i+0x21c>)
 8004d74:	270a      	movs	r7, #10
 8004d76:	9303      	str	r3, [sp, #12]
 8004d78:	e01b      	b.n	8004db2 <_printf_i+0xd6>
 8004d7a:	680d      	ldr	r5, [r1, #0]
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	0641      	lsls	r1, r0, #25
 8004d80:	d5f1      	bpl.n	8004d66 <_printf_i+0x8a>
 8004d82:	b22d      	sxth	r5, r5
 8004d84:	e7ef      	b.n	8004d66 <_printf_i+0x8a>
 8004d86:	680d      	ldr	r5, [r1, #0]
 8004d88:	6819      	ldr	r1, [r3, #0]
 8004d8a:	1d08      	adds	r0, r1, #4
 8004d8c:	6018      	str	r0, [r3, #0]
 8004d8e:	062e      	lsls	r6, r5, #24
 8004d90:	d501      	bpl.n	8004d96 <_printf_i+0xba>
 8004d92:	680d      	ldr	r5, [r1, #0]
 8004d94:	e003      	b.n	8004d9e <_printf_i+0xc2>
 8004d96:	066d      	lsls	r5, r5, #25
 8004d98:	d5fb      	bpl.n	8004d92 <_printf_i+0xb6>
 8004d9a:	680d      	ldr	r5, [r1, #0]
 8004d9c:	b2ad      	uxth	r5, r5
 8004d9e:	4b56      	ldr	r3, [pc, #344]	; (8004ef8 <_printf_i+0x21c>)
 8004da0:	2708      	movs	r7, #8
 8004da2:	9303      	str	r3, [sp, #12]
 8004da4:	2a6f      	cmp	r2, #111	; 0x6f
 8004da6:	d000      	beq.n	8004daa <_printf_i+0xce>
 8004da8:	3702      	adds	r7, #2
 8004daa:	0023      	movs	r3, r4
 8004dac:	2200      	movs	r2, #0
 8004dae:	3343      	adds	r3, #67	; 0x43
 8004db0:	701a      	strb	r2, [r3, #0]
 8004db2:	6863      	ldr	r3, [r4, #4]
 8004db4:	60a3      	str	r3, [r4, #8]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	db03      	blt.n	8004dc2 <_printf_i+0xe6>
 8004dba:	2204      	movs	r2, #4
 8004dbc:	6821      	ldr	r1, [r4, #0]
 8004dbe:	4391      	bics	r1, r2
 8004dc0:	6021      	str	r1, [r4, #0]
 8004dc2:	2d00      	cmp	r5, #0
 8004dc4:	d102      	bne.n	8004dcc <_printf_i+0xf0>
 8004dc6:	9e04      	ldr	r6, [sp, #16]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00c      	beq.n	8004de6 <_printf_i+0x10a>
 8004dcc:	9e04      	ldr	r6, [sp, #16]
 8004dce:	0028      	movs	r0, r5
 8004dd0:	0039      	movs	r1, r7
 8004dd2:	f7fb fa37 	bl	8000244 <__aeabi_uidivmod>
 8004dd6:	9b03      	ldr	r3, [sp, #12]
 8004dd8:	3e01      	subs	r6, #1
 8004dda:	5c5b      	ldrb	r3, [r3, r1]
 8004ddc:	7033      	strb	r3, [r6, #0]
 8004dde:	002b      	movs	r3, r5
 8004de0:	0005      	movs	r5, r0
 8004de2:	429f      	cmp	r7, r3
 8004de4:	d9f3      	bls.n	8004dce <_printf_i+0xf2>
 8004de6:	2f08      	cmp	r7, #8
 8004de8:	d109      	bne.n	8004dfe <_printf_i+0x122>
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	07db      	lsls	r3, r3, #31
 8004dee:	d506      	bpl.n	8004dfe <_printf_i+0x122>
 8004df0:	6863      	ldr	r3, [r4, #4]
 8004df2:	6922      	ldr	r2, [r4, #16]
 8004df4:	4293      	cmp	r3, r2
 8004df6:	dc02      	bgt.n	8004dfe <_printf_i+0x122>
 8004df8:	2330      	movs	r3, #48	; 0x30
 8004dfa:	3e01      	subs	r6, #1
 8004dfc:	7033      	strb	r3, [r6, #0]
 8004dfe:	9b04      	ldr	r3, [sp, #16]
 8004e00:	1b9b      	subs	r3, r3, r6
 8004e02:	6123      	str	r3, [r4, #16]
 8004e04:	9b07      	ldr	r3, [sp, #28]
 8004e06:	0021      	movs	r1, r4
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	9805      	ldr	r0, [sp, #20]
 8004e0c:	9b06      	ldr	r3, [sp, #24]
 8004e0e:	aa09      	add	r2, sp, #36	; 0x24
 8004e10:	f7ff fef4 	bl	8004bfc <_printf_common>
 8004e14:	1c43      	adds	r3, r0, #1
 8004e16:	d14c      	bne.n	8004eb2 <_printf_i+0x1d6>
 8004e18:	2001      	movs	r0, #1
 8004e1a:	4240      	negs	r0, r0
 8004e1c:	b00b      	add	sp, #44	; 0x2c
 8004e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e20:	3145      	adds	r1, #69	; 0x45
 8004e22:	700a      	strb	r2, [r1, #0]
 8004e24:	4a34      	ldr	r2, [pc, #208]	; (8004ef8 <_printf_i+0x21c>)
 8004e26:	9203      	str	r2, [sp, #12]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	6821      	ldr	r1, [r4, #0]
 8004e2c:	ca20      	ldmia	r2!, {r5}
 8004e2e:	601a      	str	r2, [r3, #0]
 8004e30:	0608      	lsls	r0, r1, #24
 8004e32:	d516      	bpl.n	8004e62 <_printf_i+0x186>
 8004e34:	07cb      	lsls	r3, r1, #31
 8004e36:	d502      	bpl.n	8004e3e <_printf_i+0x162>
 8004e38:	2320      	movs	r3, #32
 8004e3a:	4319      	orrs	r1, r3
 8004e3c:	6021      	str	r1, [r4, #0]
 8004e3e:	2710      	movs	r7, #16
 8004e40:	2d00      	cmp	r5, #0
 8004e42:	d1b2      	bne.n	8004daa <_printf_i+0xce>
 8004e44:	2320      	movs	r3, #32
 8004e46:	6822      	ldr	r2, [r4, #0]
 8004e48:	439a      	bics	r2, r3
 8004e4a:	6022      	str	r2, [r4, #0]
 8004e4c:	e7ad      	b.n	8004daa <_printf_i+0xce>
 8004e4e:	2220      	movs	r2, #32
 8004e50:	6809      	ldr	r1, [r1, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	6022      	str	r2, [r4, #0]
 8004e56:	0022      	movs	r2, r4
 8004e58:	2178      	movs	r1, #120	; 0x78
 8004e5a:	3245      	adds	r2, #69	; 0x45
 8004e5c:	7011      	strb	r1, [r2, #0]
 8004e5e:	4a27      	ldr	r2, [pc, #156]	; (8004efc <_printf_i+0x220>)
 8004e60:	e7e1      	b.n	8004e26 <_printf_i+0x14a>
 8004e62:	0648      	lsls	r0, r1, #25
 8004e64:	d5e6      	bpl.n	8004e34 <_printf_i+0x158>
 8004e66:	b2ad      	uxth	r5, r5
 8004e68:	e7e4      	b.n	8004e34 <_printf_i+0x158>
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	680d      	ldr	r5, [r1, #0]
 8004e6e:	1d10      	adds	r0, r2, #4
 8004e70:	6949      	ldr	r1, [r1, #20]
 8004e72:	6018      	str	r0, [r3, #0]
 8004e74:	6813      	ldr	r3, [r2, #0]
 8004e76:	062e      	lsls	r6, r5, #24
 8004e78:	d501      	bpl.n	8004e7e <_printf_i+0x1a2>
 8004e7a:	6019      	str	r1, [r3, #0]
 8004e7c:	e002      	b.n	8004e84 <_printf_i+0x1a8>
 8004e7e:	066d      	lsls	r5, r5, #25
 8004e80:	d5fb      	bpl.n	8004e7a <_printf_i+0x19e>
 8004e82:	8019      	strh	r1, [r3, #0]
 8004e84:	2300      	movs	r3, #0
 8004e86:	9e04      	ldr	r6, [sp, #16]
 8004e88:	6123      	str	r3, [r4, #16]
 8004e8a:	e7bb      	b.n	8004e04 <_printf_i+0x128>
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	1d11      	adds	r1, r2, #4
 8004e90:	6019      	str	r1, [r3, #0]
 8004e92:	6816      	ldr	r6, [r2, #0]
 8004e94:	2100      	movs	r1, #0
 8004e96:	0030      	movs	r0, r6
 8004e98:	6862      	ldr	r2, [r4, #4]
 8004e9a:	f000 fb2f 	bl	80054fc <memchr>
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	d001      	beq.n	8004ea6 <_printf_i+0x1ca>
 8004ea2:	1b80      	subs	r0, r0, r6
 8004ea4:	6060      	str	r0, [r4, #4]
 8004ea6:	6863      	ldr	r3, [r4, #4]
 8004ea8:	6123      	str	r3, [r4, #16]
 8004eaa:	2300      	movs	r3, #0
 8004eac:	9a04      	ldr	r2, [sp, #16]
 8004eae:	7013      	strb	r3, [r2, #0]
 8004eb0:	e7a8      	b.n	8004e04 <_printf_i+0x128>
 8004eb2:	6923      	ldr	r3, [r4, #16]
 8004eb4:	0032      	movs	r2, r6
 8004eb6:	9906      	ldr	r1, [sp, #24]
 8004eb8:	9805      	ldr	r0, [sp, #20]
 8004eba:	9d07      	ldr	r5, [sp, #28]
 8004ebc:	47a8      	blx	r5
 8004ebe:	1c43      	adds	r3, r0, #1
 8004ec0:	d0aa      	beq.n	8004e18 <_printf_i+0x13c>
 8004ec2:	6823      	ldr	r3, [r4, #0]
 8004ec4:	079b      	lsls	r3, r3, #30
 8004ec6:	d415      	bmi.n	8004ef4 <_printf_i+0x218>
 8004ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eca:	68e0      	ldr	r0, [r4, #12]
 8004ecc:	4298      	cmp	r0, r3
 8004ece:	daa5      	bge.n	8004e1c <_printf_i+0x140>
 8004ed0:	0018      	movs	r0, r3
 8004ed2:	e7a3      	b.n	8004e1c <_printf_i+0x140>
 8004ed4:	0022      	movs	r2, r4
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	9906      	ldr	r1, [sp, #24]
 8004eda:	9805      	ldr	r0, [sp, #20]
 8004edc:	9e07      	ldr	r6, [sp, #28]
 8004ede:	3219      	adds	r2, #25
 8004ee0:	47b0      	blx	r6
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	d098      	beq.n	8004e18 <_printf_i+0x13c>
 8004ee6:	3501      	adds	r5, #1
 8004ee8:	68e3      	ldr	r3, [r4, #12]
 8004eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	42ab      	cmp	r3, r5
 8004ef0:	dcf0      	bgt.n	8004ed4 <_printf_i+0x1f8>
 8004ef2:	e7e9      	b.n	8004ec8 <_printf_i+0x1ec>
 8004ef4:	2500      	movs	r5, #0
 8004ef6:	e7f7      	b.n	8004ee8 <_printf_i+0x20c>
 8004ef8:	08005975 	.word	0x08005975
 8004efc:	08005986 	.word	0x08005986

08004f00 <_scanf_chars>:
 8004f00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f02:	0015      	movs	r5, r2
 8004f04:	688a      	ldr	r2, [r1, #8]
 8004f06:	000c      	movs	r4, r1
 8004f08:	9001      	str	r0, [sp, #4]
 8004f0a:	2a00      	cmp	r2, #0
 8004f0c:	d105      	bne.n	8004f1a <_scanf_chars+0x1a>
 8004f0e:	6989      	ldr	r1, [r1, #24]
 8004f10:	3201      	adds	r2, #1
 8004f12:	2900      	cmp	r1, #0
 8004f14:	d000      	beq.n	8004f18 <_scanf_chars+0x18>
 8004f16:	3a02      	subs	r2, #2
 8004f18:	60a2      	str	r2, [r4, #8]
 8004f1a:	6822      	ldr	r2, [r4, #0]
 8004f1c:	06d2      	lsls	r2, r2, #27
 8004f1e:	d403      	bmi.n	8004f28 <_scanf_chars+0x28>
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	1d11      	adds	r1, r2, #4
 8004f24:	6019      	str	r1, [r3, #0]
 8004f26:	6817      	ldr	r7, [r2, #0]
 8004f28:	2600      	movs	r6, #0
 8004f2a:	69a0      	ldr	r0, [r4, #24]
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	d013      	beq.n	8004f58 <_scanf_chars+0x58>
 8004f30:	2801      	cmp	r0, #1
 8004f32:	d108      	bne.n	8004f46 <_scanf_chars+0x46>
 8004f34:	682b      	ldr	r3, [r5, #0]
 8004f36:	6962      	ldr	r2, [r4, #20]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	5cd3      	ldrb	r3, [r2, r3]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10b      	bne.n	8004f58 <_scanf_chars+0x58>
 8004f40:	2e00      	cmp	r6, #0
 8004f42:	d038      	beq.n	8004fb6 <_scanf_chars+0xb6>
 8004f44:	e026      	b.n	8004f94 <_scanf_chars+0x94>
 8004f46:	2802      	cmp	r0, #2
 8004f48:	d124      	bne.n	8004f94 <_scanf_chars+0x94>
 8004f4a:	682b      	ldr	r3, [r5, #0]
 8004f4c:	4a1a      	ldr	r2, [pc, #104]	; (8004fb8 <_scanf_chars+0xb8>)
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	5cd3      	ldrb	r3, [r2, r3]
 8004f52:	2208      	movs	r2, #8
 8004f54:	4213      	tst	r3, r2
 8004f56:	d11d      	bne.n	8004f94 <_scanf_chars+0x94>
 8004f58:	2210      	movs	r2, #16
 8004f5a:	6823      	ldr	r3, [r4, #0]
 8004f5c:	3601      	adds	r6, #1
 8004f5e:	4213      	tst	r3, r2
 8004f60:	d103      	bne.n	8004f6a <_scanf_chars+0x6a>
 8004f62:	682b      	ldr	r3, [r5, #0]
 8004f64:	781b      	ldrb	r3, [r3, #0]
 8004f66:	703b      	strb	r3, [r7, #0]
 8004f68:	3701      	adds	r7, #1
 8004f6a:	682a      	ldr	r2, [r5, #0]
 8004f6c:	686b      	ldr	r3, [r5, #4]
 8004f6e:	3201      	adds	r2, #1
 8004f70:	602a      	str	r2, [r5, #0]
 8004f72:	68a2      	ldr	r2, [r4, #8]
 8004f74:	3b01      	subs	r3, #1
 8004f76:	3a01      	subs	r2, #1
 8004f78:	606b      	str	r3, [r5, #4]
 8004f7a:	60a2      	str	r2, [r4, #8]
 8004f7c:	2a00      	cmp	r2, #0
 8004f7e:	d009      	beq.n	8004f94 <_scanf_chars+0x94>
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	dcd2      	bgt.n	8004f2a <_scanf_chars+0x2a>
 8004f84:	23c0      	movs	r3, #192	; 0xc0
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	0029      	movs	r1, r5
 8004f8a:	58e3      	ldr	r3, [r4, r3]
 8004f8c:	9801      	ldr	r0, [sp, #4]
 8004f8e:	4798      	blx	r3
 8004f90:	2800      	cmp	r0, #0
 8004f92:	d0ca      	beq.n	8004f2a <_scanf_chars+0x2a>
 8004f94:	6822      	ldr	r2, [r4, #0]
 8004f96:	2310      	movs	r3, #16
 8004f98:	0011      	movs	r1, r2
 8004f9a:	4019      	ands	r1, r3
 8004f9c:	421a      	tst	r2, r3
 8004f9e:	d106      	bne.n	8004fae <_scanf_chars+0xae>
 8004fa0:	68e3      	ldr	r3, [r4, #12]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	60e3      	str	r3, [r4, #12]
 8004fa6:	69a3      	ldr	r3, [r4, #24]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d000      	beq.n	8004fae <_scanf_chars+0xae>
 8004fac:	7039      	strb	r1, [r7, #0]
 8004fae:	2000      	movs	r0, #0
 8004fb0:	6923      	ldr	r3, [r4, #16]
 8004fb2:	199e      	adds	r6, r3, r6
 8004fb4:	6126      	str	r6, [r4, #16]
 8004fb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004fb8:	080059b3 	.word	0x080059b3

08004fbc <_scanf_i>:
 8004fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fbe:	000c      	movs	r4, r1
 8004fc0:	b08d      	sub	sp, #52	; 0x34
 8004fc2:	9302      	str	r3, [sp, #8]
 8004fc4:	4b79      	ldr	r3, [pc, #484]	; (80051ac <_scanf_i+0x1f0>)
 8004fc6:	0016      	movs	r6, r2
 8004fc8:	9005      	str	r0, [sp, #20]
 8004fca:	aa09      	add	r2, sp, #36	; 0x24
 8004fcc:	cb23      	ldmia	r3!, {r0, r1, r5}
 8004fce:	c223      	stmia	r2!, {r0, r1, r5}
 8004fd0:	4b77      	ldr	r3, [pc, #476]	; (80051b0 <_scanf_i+0x1f4>)
 8004fd2:	9306      	str	r3, [sp, #24]
 8004fd4:	69a3      	ldr	r3, [r4, #24]
 8004fd6:	2b03      	cmp	r3, #3
 8004fd8:	d001      	beq.n	8004fde <_scanf_i+0x22>
 8004fda:	4b76      	ldr	r3, [pc, #472]	; (80051b4 <_scanf_i+0x1f8>)
 8004fdc:	9306      	str	r3, [sp, #24]
 8004fde:	22ae      	movs	r2, #174	; 0xae
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	68a3      	ldr	r3, [r4, #8]
 8004fe4:	0052      	lsls	r2, r2, #1
 8004fe6:	1e59      	subs	r1, r3, #1
 8004fe8:	9004      	str	r0, [sp, #16]
 8004fea:	4291      	cmp	r1, r2
 8004fec:	d905      	bls.n	8004ffa <_scanf_i+0x3e>
 8004fee:	3b5e      	subs	r3, #94	; 0x5e
 8004ff0:	3bff      	subs	r3, #255	; 0xff
 8004ff2:	9304      	str	r3, [sp, #16]
 8004ff4:	235e      	movs	r3, #94	; 0x5e
 8004ff6:	33ff      	adds	r3, #255	; 0xff
 8004ff8:	60a3      	str	r3, [r4, #8]
 8004ffa:	0023      	movs	r3, r4
 8004ffc:	331c      	adds	r3, #28
 8004ffe:	9301      	str	r3, [sp, #4]
 8005000:	23d0      	movs	r3, #208	; 0xd0
 8005002:	2700      	movs	r7, #0
 8005004:	6822      	ldr	r2, [r4, #0]
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	4313      	orrs	r3, r2
 800500a:	6023      	str	r3, [r4, #0]
 800500c:	9b01      	ldr	r3, [sp, #4]
 800500e:	9303      	str	r3, [sp, #12]
 8005010:	6833      	ldr	r3, [r6, #0]
 8005012:	a809      	add	r0, sp, #36	; 0x24
 8005014:	7819      	ldrb	r1, [r3, #0]
 8005016:	00bb      	lsls	r3, r7, #2
 8005018:	2202      	movs	r2, #2
 800501a:	5818      	ldr	r0, [r3, r0]
 800501c:	f000 fa6e 	bl	80054fc <memchr>
 8005020:	2800      	cmp	r0, #0
 8005022:	d02b      	beq.n	800507c <_scanf_i+0xc0>
 8005024:	2f01      	cmp	r7, #1
 8005026:	d162      	bne.n	80050ee <_scanf_i+0x132>
 8005028:	6863      	ldr	r3, [r4, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d106      	bne.n	800503c <_scanf_i+0x80>
 800502e:	3308      	adds	r3, #8
 8005030:	6822      	ldr	r2, [r4, #0]
 8005032:	6063      	str	r3, [r4, #4]
 8005034:	33f9      	adds	r3, #249	; 0xf9
 8005036:	33ff      	adds	r3, #255	; 0xff
 8005038:	4313      	orrs	r3, r2
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	4b5e      	ldr	r3, [pc, #376]	; (80051b8 <_scanf_i+0x1fc>)
 800503e:	6822      	ldr	r2, [r4, #0]
 8005040:	4013      	ands	r3, r2
 8005042:	6023      	str	r3, [r4, #0]
 8005044:	68a3      	ldr	r3, [r4, #8]
 8005046:	1e5a      	subs	r2, r3, #1
 8005048:	60a2      	str	r2, [r4, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d016      	beq.n	800507c <_scanf_i+0xc0>
 800504e:	6833      	ldr	r3, [r6, #0]
 8005050:	1c5a      	adds	r2, r3, #1
 8005052:	6032      	str	r2, [r6, #0]
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	9a03      	ldr	r2, [sp, #12]
 8005058:	7013      	strb	r3, [r2, #0]
 800505a:	6873      	ldr	r3, [r6, #4]
 800505c:	1c55      	adds	r5, r2, #1
 800505e:	3b01      	subs	r3, #1
 8005060:	6073      	str	r3, [r6, #4]
 8005062:	9503      	str	r5, [sp, #12]
 8005064:	2b00      	cmp	r3, #0
 8005066:	dc09      	bgt.n	800507c <_scanf_i+0xc0>
 8005068:	23c0      	movs	r3, #192	; 0xc0
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	58e3      	ldr	r3, [r4, r3]
 800506e:	0031      	movs	r1, r6
 8005070:	9805      	ldr	r0, [sp, #20]
 8005072:	9307      	str	r3, [sp, #28]
 8005074:	4798      	blx	r3
 8005076:	2800      	cmp	r0, #0
 8005078:	d000      	beq.n	800507c <_scanf_i+0xc0>
 800507a:	e081      	b.n	8005180 <_scanf_i+0x1c4>
 800507c:	3701      	adds	r7, #1
 800507e:	2f03      	cmp	r7, #3
 8005080:	d1c6      	bne.n	8005010 <_scanf_i+0x54>
 8005082:	6863      	ldr	r3, [r4, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <_scanf_i+0xd0>
 8005088:	330a      	adds	r3, #10
 800508a:	6063      	str	r3, [r4, #4]
 800508c:	2110      	movs	r1, #16
 800508e:	2700      	movs	r7, #0
 8005090:	6863      	ldr	r3, [r4, #4]
 8005092:	6960      	ldr	r0, [r4, #20]
 8005094:	1ac9      	subs	r1, r1, r3
 8005096:	4b49      	ldr	r3, [pc, #292]	; (80051bc <_scanf_i+0x200>)
 8005098:	18c9      	adds	r1, r1, r3
 800509a:	f000 f893 	bl	80051c4 <__sccl>
 800509e:	9d03      	ldr	r5, [sp, #12]
 80050a0:	68a3      	ldr	r3, [r4, #8]
 80050a2:	6822      	ldr	r2, [r4, #0]
 80050a4:	9303      	str	r3, [sp, #12]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d041      	beq.n	800512e <_scanf_i+0x172>
 80050aa:	6831      	ldr	r1, [r6, #0]
 80050ac:	6963      	ldr	r3, [r4, #20]
 80050ae:	7808      	ldrb	r0, [r1, #0]
 80050b0:	5c1b      	ldrb	r3, [r3, r0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d03b      	beq.n	800512e <_scanf_i+0x172>
 80050b6:	2830      	cmp	r0, #48	; 0x30
 80050b8:	d129      	bne.n	800510e <_scanf_i+0x152>
 80050ba:	2380      	movs	r3, #128	; 0x80
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	421a      	tst	r2, r3
 80050c0:	d025      	beq.n	800510e <_scanf_i+0x152>
 80050c2:	9b04      	ldr	r3, [sp, #16]
 80050c4:	3701      	adds	r7, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d005      	beq.n	80050d6 <_scanf_i+0x11a>
 80050ca:	001a      	movs	r2, r3
 80050cc:	9b03      	ldr	r3, [sp, #12]
 80050ce:	3a01      	subs	r2, #1
 80050d0:	3301      	adds	r3, #1
 80050d2:	9204      	str	r2, [sp, #16]
 80050d4:	60a3      	str	r3, [r4, #8]
 80050d6:	6873      	ldr	r3, [r6, #4]
 80050d8:	3b01      	subs	r3, #1
 80050da:	6073      	str	r3, [r6, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	dd1d      	ble.n	800511c <_scanf_i+0x160>
 80050e0:	6833      	ldr	r3, [r6, #0]
 80050e2:	3301      	adds	r3, #1
 80050e4:	6033      	str	r3, [r6, #0]
 80050e6:	68a3      	ldr	r3, [r4, #8]
 80050e8:	3b01      	subs	r3, #1
 80050ea:	60a3      	str	r3, [r4, #8]
 80050ec:	e7d8      	b.n	80050a0 <_scanf_i+0xe4>
 80050ee:	2f02      	cmp	r7, #2
 80050f0:	d1a8      	bne.n	8005044 <_scanf_i+0x88>
 80050f2:	21c0      	movs	r1, #192	; 0xc0
 80050f4:	2380      	movs	r3, #128	; 0x80
 80050f6:	6822      	ldr	r2, [r4, #0]
 80050f8:	00c9      	lsls	r1, r1, #3
 80050fa:	4011      	ands	r1, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4299      	cmp	r1, r3
 8005100:	d1bf      	bne.n	8005082 <_scanf_i+0xc6>
 8005102:	3bf1      	subs	r3, #241	; 0xf1
 8005104:	3bff      	subs	r3, #255	; 0xff
 8005106:	6063      	str	r3, [r4, #4]
 8005108:	33f0      	adds	r3, #240	; 0xf0
 800510a:	4313      	orrs	r3, r2
 800510c:	e799      	b.n	8005042 <_scanf_i+0x86>
 800510e:	4b2c      	ldr	r3, [pc, #176]	; (80051c0 <_scanf_i+0x204>)
 8005110:	4013      	ands	r3, r2
 8005112:	6023      	str	r3, [r4, #0]
 8005114:	780b      	ldrb	r3, [r1, #0]
 8005116:	702b      	strb	r3, [r5, #0]
 8005118:	3501      	adds	r5, #1
 800511a:	e7dc      	b.n	80050d6 <_scanf_i+0x11a>
 800511c:	23c0      	movs	r3, #192	; 0xc0
 800511e:	005b      	lsls	r3, r3, #1
 8005120:	58e3      	ldr	r3, [r4, r3]
 8005122:	0031      	movs	r1, r6
 8005124:	9805      	ldr	r0, [sp, #20]
 8005126:	9303      	str	r3, [sp, #12]
 8005128:	4798      	blx	r3
 800512a:	2800      	cmp	r0, #0
 800512c:	d0db      	beq.n	80050e6 <_scanf_i+0x12a>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	05db      	lsls	r3, r3, #23
 8005132:	d50e      	bpl.n	8005152 <_scanf_i+0x196>
 8005134:	9b01      	ldr	r3, [sp, #4]
 8005136:	429d      	cmp	r5, r3
 8005138:	d907      	bls.n	800514a <_scanf_i+0x18e>
 800513a:	23be      	movs	r3, #190	; 0xbe
 800513c:	3d01      	subs	r5, #1
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	0032      	movs	r2, r6
 8005142:	7829      	ldrb	r1, [r5, #0]
 8005144:	58e3      	ldr	r3, [r4, r3]
 8005146:	9805      	ldr	r0, [sp, #20]
 8005148:	4798      	blx	r3
 800514a:	9b01      	ldr	r3, [sp, #4]
 800514c:	2001      	movs	r0, #1
 800514e:	429d      	cmp	r5, r3
 8005150:	d029      	beq.n	80051a6 <_scanf_i+0x1ea>
 8005152:	6821      	ldr	r1, [r4, #0]
 8005154:	2310      	movs	r3, #16
 8005156:	000a      	movs	r2, r1
 8005158:	401a      	ands	r2, r3
 800515a:	4219      	tst	r1, r3
 800515c:	d11c      	bne.n	8005198 <_scanf_i+0x1dc>
 800515e:	702a      	strb	r2, [r5, #0]
 8005160:	6863      	ldr	r3, [r4, #4]
 8005162:	9901      	ldr	r1, [sp, #4]
 8005164:	9805      	ldr	r0, [sp, #20]
 8005166:	9e06      	ldr	r6, [sp, #24]
 8005168:	47b0      	blx	r6
 800516a:	9b02      	ldr	r3, [sp, #8]
 800516c:	6821      	ldr	r1, [r4, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	068a      	lsls	r2, r1, #26
 8005172:	d507      	bpl.n	8005184 <_scanf_i+0x1c8>
 8005174:	1d1a      	adds	r2, r3, #4
 8005176:	9902      	ldr	r1, [sp, #8]
 8005178:	600a      	str	r2, [r1, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6018      	str	r0, [r3, #0]
 800517e:	e008      	b.n	8005192 <_scanf_i+0x1d6>
 8005180:	2700      	movs	r7, #0
 8005182:	e7d4      	b.n	800512e <_scanf_i+0x172>
 8005184:	1d1a      	adds	r2, r3, #4
 8005186:	07ce      	lsls	r6, r1, #31
 8005188:	d5f5      	bpl.n	8005176 <_scanf_i+0x1ba>
 800518a:	9902      	ldr	r1, [sp, #8]
 800518c:	600a      	str	r2, [r1, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	8018      	strh	r0, [r3, #0]
 8005192:	68e3      	ldr	r3, [r4, #12]
 8005194:	3301      	adds	r3, #1
 8005196:	60e3      	str	r3, [r4, #12]
 8005198:	2000      	movs	r0, #0
 800519a:	9b01      	ldr	r3, [sp, #4]
 800519c:	1aed      	subs	r5, r5, r3
 800519e:	6923      	ldr	r3, [r4, #16]
 80051a0:	19ef      	adds	r7, r5, r7
 80051a2:	19df      	adds	r7, r3, r7
 80051a4:	6127      	str	r7, [r4, #16]
 80051a6:	b00d      	add	sp, #52	; 0x34
 80051a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051aa:	46c0      	nop			; (mov r8, r8)
 80051ac:	08005850 	.word	0x08005850
 80051b0:	08005359 	.word	0x08005359
 80051b4:	08005475 	.word	0x08005475
 80051b8:	fffffaff 	.word	0xfffffaff
 80051bc:	080059a0 	.word	0x080059a0
 80051c0:	fffff6ff 	.word	0xfffff6ff

080051c4 <__sccl>:
 80051c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051c6:	780b      	ldrb	r3, [r1, #0]
 80051c8:	0004      	movs	r4, r0
 80051ca:	2b5e      	cmp	r3, #94	; 0x5e
 80051cc:	d00c      	beq.n	80051e8 <__sccl+0x24>
 80051ce:	1c48      	adds	r0, r1, #1
 80051d0:	2100      	movs	r1, #0
 80051d2:	0022      	movs	r2, r4
 80051d4:	1c65      	adds	r5, r4, #1
 80051d6:	35ff      	adds	r5, #255	; 0xff
 80051d8:	7011      	strb	r1, [r2, #0]
 80051da:	3201      	adds	r2, #1
 80051dc:	42aa      	cmp	r2, r5
 80051de:	d1fb      	bne.n	80051d8 <__sccl+0x14>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d105      	bne.n	80051f0 <__sccl+0x2c>
 80051e4:	3801      	subs	r0, #1
 80051e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051e8:	784b      	ldrb	r3, [r1, #1]
 80051ea:	1c88      	adds	r0, r1, #2
 80051ec:	2101      	movs	r1, #1
 80051ee:	e7f0      	b.n	80051d2 <__sccl+0xe>
 80051f0:	2201      	movs	r2, #1
 80051f2:	262d      	movs	r6, #45	; 0x2d
 80051f4:	4051      	eors	r1, r2
 80051f6:	0002      	movs	r2, r0
 80051f8:	54e1      	strb	r1, [r4, r3]
 80051fa:	7815      	ldrb	r5, [r2, #0]
 80051fc:	1c50      	adds	r0, r2, #1
 80051fe:	2d2d      	cmp	r5, #45	; 0x2d
 8005200:	d009      	beq.n	8005216 <__sccl+0x52>
 8005202:	2d5d      	cmp	r5, #93	; 0x5d
 8005204:	d0ef      	beq.n	80051e6 <__sccl+0x22>
 8005206:	2d00      	cmp	r5, #0
 8005208:	d101      	bne.n	800520e <__sccl+0x4a>
 800520a:	0010      	movs	r0, r2
 800520c:	e7eb      	b.n	80051e6 <__sccl+0x22>
 800520e:	002b      	movs	r3, r5
 8005210:	e7f1      	b.n	80051f6 <__sccl+0x32>
 8005212:	0033      	movs	r3, r6
 8005214:	e7ef      	b.n	80051f6 <__sccl+0x32>
 8005216:	7855      	ldrb	r5, [r2, #1]
 8005218:	2d5d      	cmp	r5, #93	; 0x5d
 800521a:	d0fa      	beq.n	8005212 <__sccl+0x4e>
 800521c:	42ab      	cmp	r3, r5
 800521e:	dcf8      	bgt.n	8005212 <__sccl+0x4e>
 8005220:	0018      	movs	r0, r3
 8005222:	3202      	adds	r2, #2
 8005224:	3001      	adds	r0, #1
 8005226:	5421      	strb	r1, [r4, r0]
 8005228:	4285      	cmp	r5, r0
 800522a:	dcfb      	bgt.n	8005224 <__sccl+0x60>
 800522c:	2000      	movs	r0, #0
 800522e:	1c5f      	adds	r7, r3, #1
 8005230:	42ab      	cmp	r3, r5
 8005232:	da01      	bge.n	8005238 <__sccl+0x74>
 8005234:	1ae8      	subs	r0, r5, r3
 8005236:	3801      	subs	r0, #1
 8005238:	183b      	adds	r3, r7, r0
 800523a:	e7de      	b.n	80051fa <__sccl+0x36>

0800523c <_strtol_l.constprop.0>:
 800523c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800523e:	b087      	sub	sp, #28
 8005240:	001e      	movs	r6, r3
 8005242:	9005      	str	r0, [sp, #20]
 8005244:	9101      	str	r1, [sp, #4]
 8005246:	9202      	str	r2, [sp, #8]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d045      	beq.n	80052d8 <_strtol_l.constprop.0+0x9c>
 800524c:	000b      	movs	r3, r1
 800524e:	2e24      	cmp	r6, #36	; 0x24
 8005250:	d842      	bhi.n	80052d8 <_strtol_l.constprop.0+0x9c>
 8005252:	4a3f      	ldr	r2, [pc, #252]	; (8005350 <_strtol_l.constprop.0+0x114>)
 8005254:	2108      	movs	r1, #8
 8005256:	4694      	mov	ip, r2
 8005258:	001a      	movs	r2, r3
 800525a:	4660      	mov	r0, ip
 800525c:	7814      	ldrb	r4, [r2, #0]
 800525e:	3301      	adds	r3, #1
 8005260:	5d00      	ldrb	r0, [r0, r4]
 8005262:	001d      	movs	r5, r3
 8005264:	0007      	movs	r7, r0
 8005266:	400f      	ands	r7, r1
 8005268:	4208      	tst	r0, r1
 800526a:	d1f5      	bne.n	8005258 <_strtol_l.constprop.0+0x1c>
 800526c:	2c2d      	cmp	r4, #45	; 0x2d
 800526e:	d13a      	bne.n	80052e6 <_strtol_l.constprop.0+0xaa>
 8005270:	2701      	movs	r7, #1
 8005272:	781c      	ldrb	r4, [r3, #0]
 8005274:	1c95      	adds	r5, r2, #2
 8005276:	2e00      	cmp	r6, #0
 8005278:	d065      	beq.n	8005346 <_strtol_l.constprop.0+0x10a>
 800527a:	2e10      	cmp	r6, #16
 800527c:	d109      	bne.n	8005292 <_strtol_l.constprop.0+0x56>
 800527e:	2c30      	cmp	r4, #48	; 0x30
 8005280:	d107      	bne.n	8005292 <_strtol_l.constprop.0+0x56>
 8005282:	2220      	movs	r2, #32
 8005284:	782b      	ldrb	r3, [r5, #0]
 8005286:	4393      	bics	r3, r2
 8005288:	2b58      	cmp	r3, #88	; 0x58
 800528a:	d157      	bne.n	800533c <_strtol_l.constprop.0+0x100>
 800528c:	2610      	movs	r6, #16
 800528e:	786c      	ldrb	r4, [r5, #1]
 8005290:	3502      	adds	r5, #2
 8005292:	4b30      	ldr	r3, [pc, #192]	; (8005354 <_strtol_l.constprop.0+0x118>)
 8005294:	0031      	movs	r1, r6
 8005296:	18fb      	adds	r3, r7, r3
 8005298:	0018      	movs	r0, r3
 800529a:	9303      	str	r3, [sp, #12]
 800529c:	f7fa ffd2 	bl	8000244 <__aeabi_uidivmod>
 80052a0:	2300      	movs	r3, #0
 80052a2:	2201      	movs	r2, #1
 80052a4:	4684      	mov	ip, r0
 80052a6:	0018      	movs	r0, r3
 80052a8:	9104      	str	r1, [sp, #16]
 80052aa:	4252      	negs	r2, r2
 80052ac:	0021      	movs	r1, r4
 80052ae:	3930      	subs	r1, #48	; 0x30
 80052b0:	2909      	cmp	r1, #9
 80052b2:	d81d      	bhi.n	80052f0 <_strtol_l.constprop.0+0xb4>
 80052b4:	000c      	movs	r4, r1
 80052b6:	42a6      	cmp	r6, r4
 80052b8:	dd28      	ble.n	800530c <_strtol_l.constprop.0+0xd0>
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	db24      	blt.n	8005308 <_strtol_l.constprop.0+0xcc>
 80052be:	0013      	movs	r3, r2
 80052c0:	4584      	cmp	ip, r0
 80052c2:	d306      	bcc.n	80052d2 <_strtol_l.constprop.0+0x96>
 80052c4:	d102      	bne.n	80052cc <_strtol_l.constprop.0+0x90>
 80052c6:	9904      	ldr	r1, [sp, #16]
 80052c8:	42a1      	cmp	r1, r4
 80052ca:	db02      	blt.n	80052d2 <_strtol_l.constprop.0+0x96>
 80052cc:	2301      	movs	r3, #1
 80052ce:	4370      	muls	r0, r6
 80052d0:	1820      	adds	r0, r4, r0
 80052d2:	782c      	ldrb	r4, [r5, #0]
 80052d4:	3501      	adds	r5, #1
 80052d6:	e7e9      	b.n	80052ac <_strtol_l.constprop.0+0x70>
 80052d8:	f7ff f8c2 	bl	8004460 <__errno>
 80052dc:	2316      	movs	r3, #22
 80052de:	6003      	str	r3, [r0, #0]
 80052e0:	2000      	movs	r0, #0
 80052e2:	b007      	add	sp, #28
 80052e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052e6:	2c2b      	cmp	r4, #43	; 0x2b
 80052e8:	d1c5      	bne.n	8005276 <_strtol_l.constprop.0+0x3a>
 80052ea:	781c      	ldrb	r4, [r3, #0]
 80052ec:	1c95      	adds	r5, r2, #2
 80052ee:	e7c2      	b.n	8005276 <_strtol_l.constprop.0+0x3a>
 80052f0:	0021      	movs	r1, r4
 80052f2:	3941      	subs	r1, #65	; 0x41
 80052f4:	2919      	cmp	r1, #25
 80052f6:	d801      	bhi.n	80052fc <_strtol_l.constprop.0+0xc0>
 80052f8:	3c37      	subs	r4, #55	; 0x37
 80052fa:	e7dc      	b.n	80052b6 <_strtol_l.constprop.0+0x7a>
 80052fc:	0021      	movs	r1, r4
 80052fe:	3961      	subs	r1, #97	; 0x61
 8005300:	2919      	cmp	r1, #25
 8005302:	d803      	bhi.n	800530c <_strtol_l.constprop.0+0xd0>
 8005304:	3c57      	subs	r4, #87	; 0x57
 8005306:	e7d6      	b.n	80052b6 <_strtol_l.constprop.0+0x7a>
 8005308:	0013      	movs	r3, r2
 800530a:	e7e2      	b.n	80052d2 <_strtol_l.constprop.0+0x96>
 800530c:	2b00      	cmp	r3, #0
 800530e:	da09      	bge.n	8005324 <_strtol_l.constprop.0+0xe8>
 8005310:	2322      	movs	r3, #34	; 0x22
 8005312:	9a05      	ldr	r2, [sp, #20]
 8005314:	9803      	ldr	r0, [sp, #12]
 8005316:	6013      	str	r3, [r2, #0]
 8005318:	9b02      	ldr	r3, [sp, #8]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0e1      	beq.n	80052e2 <_strtol_l.constprop.0+0xa6>
 800531e:	1e6b      	subs	r3, r5, #1
 8005320:	9301      	str	r3, [sp, #4]
 8005322:	e007      	b.n	8005334 <_strtol_l.constprop.0+0xf8>
 8005324:	2f00      	cmp	r7, #0
 8005326:	d000      	beq.n	800532a <_strtol_l.constprop.0+0xee>
 8005328:	4240      	negs	r0, r0
 800532a:	9a02      	ldr	r2, [sp, #8]
 800532c:	2a00      	cmp	r2, #0
 800532e:	d0d8      	beq.n	80052e2 <_strtol_l.constprop.0+0xa6>
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1f4      	bne.n	800531e <_strtol_l.constprop.0+0xe2>
 8005334:	9b02      	ldr	r3, [sp, #8]
 8005336:	9a01      	ldr	r2, [sp, #4]
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	e7d2      	b.n	80052e2 <_strtol_l.constprop.0+0xa6>
 800533c:	2430      	movs	r4, #48	; 0x30
 800533e:	2e00      	cmp	r6, #0
 8005340:	d1a7      	bne.n	8005292 <_strtol_l.constprop.0+0x56>
 8005342:	3608      	adds	r6, #8
 8005344:	e7a5      	b.n	8005292 <_strtol_l.constprop.0+0x56>
 8005346:	2c30      	cmp	r4, #48	; 0x30
 8005348:	d09b      	beq.n	8005282 <_strtol_l.constprop.0+0x46>
 800534a:	260a      	movs	r6, #10
 800534c:	e7a1      	b.n	8005292 <_strtol_l.constprop.0+0x56>
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	080059b3 	.word	0x080059b3
 8005354:	7fffffff 	.word	0x7fffffff

08005358 <_strtol_r>:
 8005358:	b510      	push	{r4, lr}
 800535a:	f7ff ff6f 	bl	800523c <_strtol_l.constprop.0>
 800535e:	bd10      	pop	{r4, pc}

08005360 <_strtoul_l.constprop.0>:
 8005360:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005362:	b087      	sub	sp, #28
 8005364:	9202      	str	r2, [sp, #8]
 8005366:	4a42      	ldr	r2, [pc, #264]	; (8005470 <_strtoul_l.constprop.0+0x110>)
 8005368:	001e      	movs	r6, r3
 800536a:	9101      	str	r1, [sp, #4]
 800536c:	000b      	movs	r3, r1
 800536e:	4694      	mov	ip, r2
 8005370:	2108      	movs	r1, #8
 8005372:	9005      	str	r0, [sp, #20]
 8005374:	001a      	movs	r2, r3
 8005376:	4660      	mov	r0, ip
 8005378:	7814      	ldrb	r4, [r2, #0]
 800537a:	3301      	adds	r3, #1
 800537c:	5d00      	ldrb	r0, [r0, r4]
 800537e:	001d      	movs	r5, r3
 8005380:	0007      	movs	r7, r0
 8005382:	400f      	ands	r7, r1
 8005384:	4208      	tst	r0, r1
 8005386:	d1f5      	bne.n	8005374 <_strtoul_l.constprop.0+0x14>
 8005388:	2c2d      	cmp	r4, #45	; 0x2d
 800538a:	d13a      	bne.n	8005402 <_strtoul_l.constprop.0+0xa2>
 800538c:	2701      	movs	r7, #1
 800538e:	781c      	ldrb	r4, [r3, #0]
 8005390:	1c95      	adds	r5, r2, #2
 8005392:	2e00      	cmp	r6, #0
 8005394:	d067      	beq.n	8005466 <_strtoul_l.constprop.0+0x106>
 8005396:	2e10      	cmp	r6, #16
 8005398:	d109      	bne.n	80053ae <_strtoul_l.constprop.0+0x4e>
 800539a:	2c30      	cmp	r4, #48	; 0x30
 800539c:	d107      	bne.n	80053ae <_strtoul_l.constprop.0+0x4e>
 800539e:	2220      	movs	r2, #32
 80053a0:	782b      	ldrb	r3, [r5, #0]
 80053a2:	4393      	bics	r3, r2
 80053a4:	2b58      	cmp	r3, #88	; 0x58
 80053a6:	d159      	bne.n	800545c <_strtoul_l.constprop.0+0xfc>
 80053a8:	2610      	movs	r6, #16
 80053aa:	786c      	ldrb	r4, [r5, #1]
 80053ac:	3502      	adds	r5, #2
 80053ae:	2001      	movs	r0, #1
 80053b0:	0031      	movs	r1, r6
 80053b2:	4240      	negs	r0, r0
 80053b4:	f7fa fec0 	bl	8000138 <__udivsi3>
 80053b8:	9003      	str	r0, [sp, #12]
 80053ba:	2001      	movs	r0, #1
 80053bc:	0031      	movs	r1, r6
 80053be:	4240      	negs	r0, r0
 80053c0:	f7fa ff40 	bl	8000244 <__aeabi_uidivmod>
 80053c4:	2300      	movs	r3, #0
 80053c6:	9104      	str	r1, [sp, #16]
 80053c8:	2101      	movs	r1, #1
 80053ca:	2201      	movs	r2, #1
 80053cc:	0018      	movs	r0, r3
 80053ce:	468c      	mov	ip, r1
 80053d0:	4252      	negs	r2, r2
 80053d2:	0021      	movs	r1, r4
 80053d4:	3930      	subs	r1, #48	; 0x30
 80053d6:	2909      	cmp	r1, #9
 80053d8:	d818      	bhi.n	800540c <_strtoul_l.constprop.0+0xac>
 80053da:	000c      	movs	r4, r1
 80053dc:	42a6      	cmp	r6, r4
 80053de:	dd23      	ble.n	8005428 <_strtoul_l.constprop.0+0xc8>
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	db1f      	blt.n	8005424 <_strtoul_l.constprop.0+0xc4>
 80053e4:	9903      	ldr	r1, [sp, #12]
 80053e6:	0013      	movs	r3, r2
 80053e8:	4281      	cmp	r1, r0
 80053ea:	d307      	bcc.n	80053fc <_strtoul_l.constprop.0+0x9c>
 80053ec:	d103      	bne.n	80053f6 <_strtoul_l.constprop.0+0x96>
 80053ee:	9904      	ldr	r1, [sp, #16]
 80053f0:	0013      	movs	r3, r2
 80053f2:	42a1      	cmp	r1, r4
 80053f4:	db02      	blt.n	80053fc <_strtoul_l.constprop.0+0x9c>
 80053f6:	4663      	mov	r3, ip
 80053f8:	4370      	muls	r0, r6
 80053fa:	1820      	adds	r0, r4, r0
 80053fc:	782c      	ldrb	r4, [r5, #0]
 80053fe:	3501      	adds	r5, #1
 8005400:	e7e7      	b.n	80053d2 <_strtoul_l.constprop.0+0x72>
 8005402:	2c2b      	cmp	r4, #43	; 0x2b
 8005404:	d1c5      	bne.n	8005392 <_strtoul_l.constprop.0+0x32>
 8005406:	781c      	ldrb	r4, [r3, #0]
 8005408:	1c95      	adds	r5, r2, #2
 800540a:	e7c2      	b.n	8005392 <_strtoul_l.constprop.0+0x32>
 800540c:	0021      	movs	r1, r4
 800540e:	3941      	subs	r1, #65	; 0x41
 8005410:	2919      	cmp	r1, #25
 8005412:	d801      	bhi.n	8005418 <_strtoul_l.constprop.0+0xb8>
 8005414:	3c37      	subs	r4, #55	; 0x37
 8005416:	e7e1      	b.n	80053dc <_strtoul_l.constprop.0+0x7c>
 8005418:	0021      	movs	r1, r4
 800541a:	3961      	subs	r1, #97	; 0x61
 800541c:	2919      	cmp	r1, #25
 800541e:	d803      	bhi.n	8005428 <_strtoul_l.constprop.0+0xc8>
 8005420:	3c57      	subs	r4, #87	; 0x57
 8005422:	e7db      	b.n	80053dc <_strtoul_l.constprop.0+0x7c>
 8005424:	0013      	movs	r3, r2
 8005426:	e7e9      	b.n	80053fc <_strtoul_l.constprop.0+0x9c>
 8005428:	2b00      	cmp	r3, #0
 800542a:	da09      	bge.n	8005440 <_strtoul_l.constprop.0+0xe0>
 800542c:	2322      	movs	r3, #34	; 0x22
 800542e:	2001      	movs	r0, #1
 8005430:	9a05      	ldr	r2, [sp, #20]
 8005432:	4240      	negs	r0, r0
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	9b02      	ldr	r3, [sp, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d109      	bne.n	8005450 <_strtoul_l.constprop.0+0xf0>
 800543c:	b007      	add	sp, #28
 800543e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005440:	2f00      	cmp	r7, #0
 8005442:	d000      	beq.n	8005446 <_strtoul_l.constprop.0+0xe6>
 8005444:	4240      	negs	r0, r0
 8005446:	9a02      	ldr	r2, [sp, #8]
 8005448:	2a00      	cmp	r2, #0
 800544a:	d0f7      	beq.n	800543c <_strtoul_l.constprop.0+0xdc>
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <_strtoul_l.constprop.0+0xf4>
 8005450:	1e6b      	subs	r3, r5, #1
 8005452:	9301      	str	r3, [sp, #4]
 8005454:	9b02      	ldr	r3, [sp, #8]
 8005456:	9a01      	ldr	r2, [sp, #4]
 8005458:	601a      	str	r2, [r3, #0]
 800545a:	e7ef      	b.n	800543c <_strtoul_l.constprop.0+0xdc>
 800545c:	2430      	movs	r4, #48	; 0x30
 800545e:	2e00      	cmp	r6, #0
 8005460:	d1a5      	bne.n	80053ae <_strtoul_l.constprop.0+0x4e>
 8005462:	3608      	adds	r6, #8
 8005464:	e7a3      	b.n	80053ae <_strtoul_l.constprop.0+0x4e>
 8005466:	2c30      	cmp	r4, #48	; 0x30
 8005468:	d099      	beq.n	800539e <_strtoul_l.constprop.0+0x3e>
 800546a:	260a      	movs	r6, #10
 800546c:	e79f      	b.n	80053ae <_strtoul_l.constprop.0+0x4e>
 800546e:	46c0      	nop			; (mov r8, r8)
 8005470:	080059b3 	.word	0x080059b3

08005474 <_strtoul_r>:
 8005474:	b510      	push	{r4, lr}
 8005476:	f7ff ff73 	bl	8005360 <_strtoul_l.constprop.0>
 800547a:	bd10      	pop	{r4, pc}

0800547c <__submore>:
 800547c:	000b      	movs	r3, r1
 800547e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005480:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8005482:	3344      	adds	r3, #68	; 0x44
 8005484:	000c      	movs	r4, r1
 8005486:	429d      	cmp	r5, r3
 8005488:	d11c      	bne.n	80054c4 <__submore+0x48>
 800548a:	2680      	movs	r6, #128	; 0x80
 800548c:	00f6      	lsls	r6, r6, #3
 800548e:	0031      	movs	r1, r6
 8005490:	f000 f8c8 	bl	8005624 <_malloc_r>
 8005494:	2800      	cmp	r0, #0
 8005496:	d102      	bne.n	800549e <__submore+0x22>
 8005498:	2001      	movs	r0, #1
 800549a:	4240      	negs	r0, r0
 800549c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800549e:	0023      	movs	r3, r4
 80054a0:	6360      	str	r0, [r4, #52]	; 0x34
 80054a2:	63a6      	str	r6, [r4, #56]	; 0x38
 80054a4:	3346      	adds	r3, #70	; 0x46
 80054a6:	781a      	ldrb	r2, [r3, #0]
 80054a8:	4b10      	ldr	r3, [pc, #64]	; (80054ec <__submore+0x70>)
 80054aa:	54c2      	strb	r2, [r0, r3]
 80054ac:	0023      	movs	r3, r4
 80054ae:	3345      	adds	r3, #69	; 0x45
 80054b0:	781a      	ldrb	r2, [r3, #0]
 80054b2:	4b0f      	ldr	r3, [pc, #60]	; (80054f0 <__submore+0x74>)
 80054b4:	54c2      	strb	r2, [r0, r3]
 80054b6:	782a      	ldrb	r2, [r5, #0]
 80054b8:	4b0e      	ldr	r3, [pc, #56]	; (80054f4 <__submore+0x78>)
 80054ba:	54c2      	strb	r2, [r0, r3]
 80054bc:	18c0      	adds	r0, r0, r3
 80054be:	6020      	str	r0, [r4, #0]
 80054c0:	2000      	movs	r0, #0
 80054c2:	e7eb      	b.n	800549c <__submore+0x20>
 80054c4:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 80054c6:	0029      	movs	r1, r5
 80054c8:	0073      	lsls	r3, r6, #1
 80054ca:	001a      	movs	r2, r3
 80054cc:	9301      	str	r3, [sp, #4]
 80054ce:	f000 f91f 	bl	8005710 <_realloc_r>
 80054d2:	1e05      	subs	r5, r0, #0
 80054d4:	d0e0      	beq.n	8005498 <__submore+0x1c>
 80054d6:	1987      	adds	r7, r0, r6
 80054d8:	0001      	movs	r1, r0
 80054da:	0032      	movs	r2, r6
 80054dc:	0038      	movs	r0, r7
 80054de:	f000 f818 	bl	8005512 <memcpy>
 80054e2:	9b01      	ldr	r3, [sp, #4]
 80054e4:	6027      	str	r7, [r4, #0]
 80054e6:	6365      	str	r5, [r4, #52]	; 0x34
 80054e8:	63a3      	str	r3, [r4, #56]	; 0x38
 80054ea:	e7e9      	b.n	80054c0 <__submore+0x44>
 80054ec:	000003ff 	.word	0x000003ff
 80054f0:	000003fe 	.word	0x000003fe
 80054f4:	000003fd 	.word	0x000003fd

080054f8 <__retarget_lock_acquire_recursive>:
 80054f8:	4770      	bx	lr

080054fa <__retarget_lock_release_recursive>:
 80054fa:	4770      	bx	lr

080054fc <memchr>:
 80054fc:	b2c9      	uxtb	r1, r1
 80054fe:	1882      	adds	r2, r0, r2
 8005500:	4290      	cmp	r0, r2
 8005502:	d101      	bne.n	8005508 <memchr+0xc>
 8005504:	2000      	movs	r0, #0
 8005506:	4770      	bx	lr
 8005508:	7803      	ldrb	r3, [r0, #0]
 800550a:	428b      	cmp	r3, r1
 800550c:	d0fb      	beq.n	8005506 <memchr+0xa>
 800550e:	3001      	adds	r0, #1
 8005510:	e7f6      	b.n	8005500 <memchr+0x4>

08005512 <memcpy>:
 8005512:	2300      	movs	r3, #0
 8005514:	b510      	push	{r4, lr}
 8005516:	429a      	cmp	r2, r3
 8005518:	d100      	bne.n	800551c <memcpy+0xa>
 800551a:	bd10      	pop	{r4, pc}
 800551c:	5ccc      	ldrb	r4, [r1, r3]
 800551e:	54c4      	strb	r4, [r0, r3]
 8005520:	3301      	adds	r3, #1
 8005522:	e7f8      	b.n	8005516 <memcpy+0x4>

08005524 <memmove>:
 8005524:	b510      	push	{r4, lr}
 8005526:	4288      	cmp	r0, r1
 8005528:	d902      	bls.n	8005530 <memmove+0xc>
 800552a:	188b      	adds	r3, r1, r2
 800552c:	4298      	cmp	r0, r3
 800552e:	d303      	bcc.n	8005538 <memmove+0x14>
 8005530:	2300      	movs	r3, #0
 8005532:	e007      	b.n	8005544 <memmove+0x20>
 8005534:	5c8b      	ldrb	r3, [r1, r2]
 8005536:	5483      	strb	r3, [r0, r2]
 8005538:	3a01      	subs	r2, #1
 800553a:	d2fb      	bcs.n	8005534 <memmove+0x10>
 800553c:	bd10      	pop	{r4, pc}
 800553e:	5ccc      	ldrb	r4, [r1, r3]
 8005540:	54c4      	strb	r4, [r0, r3]
 8005542:	3301      	adds	r3, #1
 8005544:	429a      	cmp	r2, r3
 8005546:	d1fa      	bne.n	800553e <memmove+0x1a>
 8005548:	e7f8      	b.n	800553c <memmove+0x18>
	...

0800554c <_free_r>:
 800554c:	b570      	push	{r4, r5, r6, lr}
 800554e:	0005      	movs	r5, r0
 8005550:	2900      	cmp	r1, #0
 8005552:	d010      	beq.n	8005576 <_free_r+0x2a>
 8005554:	1f0c      	subs	r4, r1, #4
 8005556:	6823      	ldr	r3, [r4, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	da00      	bge.n	800555e <_free_r+0x12>
 800555c:	18e4      	adds	r4, r4, r3
 800555e:	0028      	movs	r0, r5
 8005560:	f000 f918 	bl	8005794 <__malloc_lock>
 8005564:	4a1d      	ldr	r2, [pc, #116]	; (80055dc <_free_r+0x90>)
 8005566:	6813      	ldr	r3, [r2, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d105      	bne.n	8005578 <_free_r+0x2c>
 800556c:	6063      	str	r3, [r4, #4]
 800556e:	6014      	str	r4, [r2, #0]
 8005570:	0028      	movs	r0, r5
 8005572:	f000 f917 	bl	80057a4 <__malloc_unlock>
 8005576:	bd70      	pop	{r4, r5, r6, pc}
 8005578:	42a3      	cmp	r3, r4
 800557a:	d908      	bls.n	800558e <_free_r+0x42>
 800557c:	6821      	ldr	r1, [r4, #0]
 800557e:	1860      	adds	r0, r4, r1
 8005580:	4283      	cmp	r3, r0
 8005582:	d1f3      	bne.n	800556c <_free_r+0x20>
 8005584:	6818      	ldr	r0, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	1841      	adds	r1, r0, r1
 800558a:	6021      	str	r1, [r4, #0]
 800558c:	e7ee      	b.n	800556c <_free_r+0x20>
 800558e:	001a      	movs	r2, r3
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <_free_r+0x4e>
 8005596:	42a3      	cmp	r3, r4
 8005598:	d9f9      	bls.n	800558e <_free_r+0x42>
 800559a:	6811      	ldr	r1, [r2, #0]
 800559c:	1850      	adds	r0, r2, r1
 800559e:	42a0      	cmp	r0, r4
 80055a0:	d10b      	bne.n	80055ba <_free_r+0x6e>
 80055a2:	6820      	ldr	r0, [r4, #0]
 80055a4:	1809      	adds	r1, r1, r0
 80055a6:	1850      	adds	r0, r2, r1
 80055a8:	6011      	str	r1, [r2, #0]
 80055aa:	4283      	cmp	r3, r0
 80055ac:	d1e0      	bne.n	8005570 <_free_r+0x24>
 80055ae:	6818      	ldr	r0, [r3, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	1841      	adds	r1, r0, r1
 80055b4:	6011      	str	r1, [r2, #0]
 80055b6:	6053      	str	r3, [r2, #4]
 80055b8:	e7da      	b.n	8005570 <_free_r+0x24>
 80055ba:	42a0      	cmp	r0, r4
 80055bc:	d902      	bls.n	80055c4 <_free_r+0x78>
 80055be:	230c      	movs	r3, #12
 80055c0:	602b      	str	r3, [r5, #0]
 80055c2:	e7d5      	b.n	8005570 <_free_r+0x24>
 80055c4:	6821      	ldr	r1, [r4, #0]
 80055c6:	1860      	adds	r0, r4, r1
 80055c8:	4283      	cmp	r3, r0
 80055ca:	d103      	bne.n	80055d4 <_free_r+0x88>
 80055cc:	6818      	ldr	r0, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	1841      	adds	r1, r0, r1
 80055d2:	6021      	str	r1, [r4, #0]
 80055d4:	6063      	str	r3, [r4, #4]
 80055d6:	6054      	str	r4, [r2, #4]
 80055d8:	e7ca      	b.n	8005570 <_free_r+0x24>
 80055da:	46c0      	nop			; (mov r8, r8)
 80055dc:	20000868 	.word	0x20000868

080055e0 <sbrk_aligned>:
 80055e0:	b570      	push	{r4, r5, r6, lr}
 80055e2:	4e0f      	ldr	r6, [pc, #60]	; (8005620 <sbrk_aligned+0x40>)
 80055e4:	000d      	movs	r5, r1
 80055e6:	6831      	ldr	r1, [r6, #0]
 80055e8:	0004      	movs	r4, r0
 80055ea:	2900      	cmp	r1, #0
 80055ec:	d102      	bne.n	80055f4 <sbrk_aligned+0x14>
 80055ee:	f000 f8bf 	bl	8005770 <_sbrk_r>
 80055f2:	6030      	str	r0, [r6, #0]
 80055f4:	0029      	movs	r1, r5
 80055f6:	0020      	movs	r0, r4
 80055f8:	f000 f8ba 	bl	8005770 <_sbrk_r>
 80055fc:	1c43      	adds	r3, r0, #1
 80055fe:	d00a      	beq.n	8005616 <sbrk_aligned+0x36>
 8005600:	2303      	movs	r3, #3
 8005602:	1cc5      	adds	r5, r0, #3
 8005604:	439d      	bics	r5, r3
 8005606:	42a8      	cmp	r0, r5
 8005608:	d007      	beq.n	800561a <sbrk_aligned+0x3a>
 800560a:	1a29      	subs	r1, r5, r0
 800560c:	0020      	movs	r0, r4
 800560e:	f000 f8af 	bl	8005770 <_sbrk_r>
 8005612:	1c43      	adds	r3, r0, #1
 8005614:	d101      	bne.n	800561a <sbrk_aligned+0x3a>
 8005616:	2501      	movs	r5, #1
 8005618:	426d      	negs	r5, r5
 800561a:	0028      	movs	r0, r5
 800561c:	bd70      	pop	{r4, r5, r6, pc}
 800561e:	46c0      	nop			; (mov r8, r8)
 8005620:	2000086c 	.word	0x2000086c

08005624 <_malloc_r>:
 8005624:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005626:	2203      	movs	r2, #3
 8005628:	1ccb      	adds	r3, r1, #3
 800562a:	4393      	bics	r3, r2
 800562c:	3308      	adds	r3, #8
 800562e:	0006      	movs	r6, r0
 8005630:	001f      	movs	r7, r3
 8005632:	2b0c      	cmp	r3, #12
 8005634:	d232      	bcs.n	800569c <_malloc_r+0x78>
 8005636:	270c      	movs	r7, #12
 8005638:	42b9      	cmp	r1, r7
 800563a:	d831      	bhi.n	80056a0 <_malloc_r+0x7c>
 800563c:	0030      	movs	r0, r6
 800563e:	f000 f8a9 	bl	8005794 <__malloc_lock>
 8005642:	4d32      	ldr	r5, [pc, #200]	; (800570c <_malloc_r+0xe8>)
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	001c      	movs	r4, r3
 8005648:	2c00      	cmp	r4, #0
 800564a:	d12e      	bne.n	80056aa <_malloc_r+0x86>
 800564c:	0039      	movs	r1, r7
 800564e:	0030      	movs	r0, r6
 8005650:	f7ff ffc6 	bl	80055e0 <sbrk_aligned>
 8005654:	0004      	movs	r4, r0
 8005656:	1c43      	adds	r3, r0, #1
 8005658:	d11e      	bne.n	8005698 <_malloc_r+0x74>
 800565a:	682c      	ldr	r4, [r5, #0]
 800565c:	0025      	movs	r5, r4
 800565e:	2d00      	cmp	r5, #0
 8005660:	d14a      	bne.n	80056f8 <_malloc_r+0xd4>
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	0029      	movs	r1, r5
 8005666:	18e3      	adds	r3, r4, r3
 8005668:	0030      	movs	r0, r6
 800566a:	9301      	str	r3, [sp, #4]
 800566c:	f000 f880 	bl	8005770 <_sbrk_r>
 8005670:	9b01      	ldr	r3, [sp, #4]
 8005672:	4283      	cmp	r3, r0
 8005674:	d143      	bne.n	80056fe <_malloc_r+0xda>
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	3703      	adds	r7, #3
 800567a:	1aff      	subs	r7, r7, r3
 800567c:	2303      	movs	r3, #3
 800567e:	439f      	bics	r7, r3
 8005680:	3708      	adds	r7, #8
 8005682:	2f0c      	cmp	r7, #12
 8005684:	d200      	bcs.n	8005688 <_malloc_r+0x64>
 8005686:	270c      	movs	r7, #12
 8005688:	0039      	movs	r1, r7
 800568a:	0030      	movs	r0, r6
 800568c:	f7ff ffa8 	bl	80055e0 <sbrk_aligned>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d034      	beq.n	80056fe <_malloc_r+0xda>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	19df      	adds	r7, r3, r7
 8005698:	6027      	str	r7, [r4, #0]
 800569a:	e013      	b.n	80056c4 <_malloc_r+0xa0>
 800569c:	2b00      	cmp	r3, #0
 800569e:	dacb      	bge.n	8005638 <_malloc_r+0x14>
 80056a0:	230c      	movs	r3, #12
 80056a2:	2500      	movs	r5, #0
 80056a4:	6033      	str	r3, [r6, #0]
 80056a6:	0028      	movs	r0, r5
 80056a8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80056aa:	6822      	ldr	r2, [r4, #0]
 80056ac:	1bd1      	subs	r1, r2, r7
 80056ae:	d420      	bmi.n	80056f2 <_malloc_r+0xce>
 80056b0:	290b      	cmp	r1, #11
 80056b2:	d917      	bls.n	80056e4 <_malloc_r+0xc0>
 80056b4:	19e2      	adds	r2, r4, r7
 80056b6:	6027      	str	r7, [r4, #0]
 80056b8:	42a3      	cmp	r3, r4
 80056ba:	d111      	bne.n	80056e0 <_malloc_r+0xbc>
 80056bc:	602a      	str	r2, [r5, #0]
 80056be:	6863      	ldr	r3, [r4, #4]
 80056c0:	6011      	str	r1, [r2, #0]
 80056c2:	6053      	str	r3, [r2, #4]
 80056c4:	0030      	movs	r0, r6
 80056c6:	0025      	movs	r5, r4
 80056c8:	f000 f86c 	bl	80057a4 <__malloc_unlock>
 80056cc:	2207      	movs	r2, #7
 80056ce:	350b      	adds	r5, #11
 80056d0:	1d23      	adds	r3, r4, #4
 80056d2:	4395      	bics	r5, r2
 80056d4:	1aea      	subs	r2, r5, r3
 80056d6:	429d      	cmp	r5, r3
 80056d8:	d0e5      	beq.n	80056a6 <_malloc_r+0x82>
 80056da:	1b5b      	subs	r3, r3, r5
 80056dc:	50a3      	str	r3, [r4, r2]
 80056de:	e7e2      	b.n	80056a6 <_malloc_r+0x82>
 80056e0:	605a      	str	r2, [r3, #4]
 80056e2:	e7ec      	b.n	80056be <_malloc_r+0x9a>
 80056e4:	6862      	ldr	r2, [r4, #4]
 80056e6:	42a3      	cmp	r3, r4
 80056e8:	d101      	bne.n	80056ee <_malloc_r+0xca>
 80056ea:	602a      	str	r2, [r5, #0]
 80056ec:	e7ea      	b.n	80056c4 <_malloc_r+0xa0>
 80056ee:	605a      	str	r2, [r3, #4]
 80056f0:	e7e8      	b.n	80056c4 <_malloc_r+0xa0>
 80056f2:	0023      	movs	r3, r4
 80056f4:	6864      	ldr	r4, [r4, #4]
 80056f6:	e7a7      	b.n	8005648 <_malloc_r+0x24>
 80056f8:	002c      	movs	r4, r5
 80056fa:	686d      	ldr	r5, [r5, #4]
 80056fc:	e7af      	b.n	800565e <_malloc_r+0x3a>
 80056fe:	230c      	movs	r3, #12
 8005700:	0030      	movs	r0, r6
 8005702:	6033      	str	r3, [r6, #0]
 8005704:	f000 f84e 	bl	80057a4 <__malloc_unlock>
 8005708:	e7cd      	b.n	80056a6 <_malloc_r+0x82>
 800570a:	46c0      	nop			; (mov r8, r8)
 800570c:	20000868 	.word	0x20000868

08005710 <_realloc_r>:
 8005710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005712:	0007      	movs	r7, r0
 8005714:	000e      	movs	r6, r1
 8005716:	0014      	movs	r4, r2
 8005718:	2900      	cmp	r1, #0
 800571a:	d105      	bne.n	8005728 <_realloc_r+0x18>
 800571c:	0011      	movs	r1, r2
 800571e:	f7ff ff81 	bl	8005624 <_malloc_r>
 8005722:	0005      	movs	r5, r0
 8005724:	0028      	movs	r0, r5
 8005726:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005728:	2a00      	cmp	r2, #0
 800572a:	d103      	bne.n	8005734 <_realloc_r+0x24>
 800572c:	f7ff ff0e 	bl	800554c <_free_r>
 8005730:	0025      	movs	r5, r4
 8005732:	e7f7      	b.n	8005724 <_realloc_r+0x14>
 8005734:	f000 f83e 	bl	80057b4 <_malloc_usable_size_r>
 8005738:	9001      	str	r0, [sp, #4]
 800573a:	4284      	cmp	r4, r0
 800573c:	d803      	bhi.n	8005746 <_realloc_r+0x36>
 800573e:	0035      	movs	r5, r6
 8005740:	0843      	lsrs	r3, r0, #1
 8005742:	42a3      	cmp	r3, r4
 8005744:	d3ee      	bcc.n	8005724 <_realloc_r+0x14>
 8005746:	0021      	movs	r1, r4
 8005748:	0038      	movs	r0, r7
 800574a:	f7ff ff6b 	bl	8005624 <_malloc_r>
 800574e:	1e05      	subs	r5, r0, #0
 8005750:	d0e8      	beq.n	8005724 <_realloc_r+0x14>
 8005752:	9b01      	ldr	r3, [sp, #4]
 8005754:	0022      	movs	r2, r4
 8005756:	429c      	cmp	r4, r3
 8005758:	d900      	bls.n	800575c <_realloc_r+0x4c>
 800575a:	001a      	movs	r2, r3
 800575c:	0031      	movs	r1, r6
 800575e:	0028      	movs	r0, r5
 8005760:	f7ff fed7 	bl	8005512 <memcpy>
 8005764:	0031      	movs	r1, r6
 8005766:	0038      	movs	r0, r7
 8005768:	f7ff fef0 	bl	800554c <_free_r>
 800576c:	e7da      	b.n	8005724 <_realloc_r+0x14>
	...

08005770 <_sbrk_r>:
 8005770:	2300      	movs	r3, #0
 8005772:	b570      	push	{r4, r5, r6, lr}
 8005774:	4d06      	ldr	r5, [pc, #24]	; (8005790 <_sbrk_r+0x20>)
 8005776:	0004      	movs	r4, r0
 8005778:	0008      	movs	r0, r1
 800577a:	602b      	str	r3, [r5, #0]
 800577c:	f7fc f8e8 	bl	8001950 <_sbrk>
 8005780:	1c43      	adds	r3, r0, #1
 8005782:	d103      	bne.n	800578c <_sbrk_r+0x1c>
 8005784:	682b      	ldr	r3, [r5, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d000      	beq.n	800578c <_sbrk_r+0x1c>
 800578a:	6023      	str	r3, [r4, #0]
 800578c:	bd70      	pop	{r4, r5, r6, pc}
 800578e:	46c0      	nop			; (mov r8, r8)
 8005790:	20000860 	.word	0x20000860

08005794 <__malloc_lock>:
 8005794:	b510      	push	{r4, lr}
 8005796:	4802      	ldr	r0, [pc, #8]	; (80057a0 <__malloc_lock+0xc>)
 8005798:	f7ff feae 	bl	80054f8 <__retarget_lock_acquire_recursive>
 800579c:	bd10      	pop	{r4, pc}
 800579e:	46c0      	nop			; (mov r8, r8)
 80057a0:	20000864 	.word	0x20000864

080057a4 <__malloc_unlock>:
 80057a4:	b510      	push	{r4, lr}
 80057a6:	4802      	ldr	r0, [pc, #8]	; (80057b0 <__malloc_unlock+0xc>)
 80057a8:	f7ff fea7 	bl	80054fa <__retarget_lock_release_recursive>
 80057ac:	bd10      	pop	{r4, pc}
 80057ae:	46c0      	nop			; (mov r8, r8)
 80057b0:	20000864 	.word	0x20000864

080057b4 <_malloc_usable_size_r>:
 80057b4:	1f0b      	subs	r3, r1, #4
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	1f18      	subs	r0, r3, #4
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	da01      	bge.n	80057c2 <_malloc_usable_size_r+0xe>
 80057be:	580b      	ldr	r3, [r1, r0]
 80057c0:	18c0      	adds	r0, r0, r3
 80057c2:	4770      	bx	lr

080057c4 <_init>:
 80057c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057c6:	46c0      	nop			; (mov r8, r8)
 80057c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ca:	bc08      	pop	{r3}
 80057cc:	469e      	mov	lr, r3
 80057ce:	4770      	bx	lr

080057d0 <_fini>:
 80057d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057d2:	46c0      	nop			; (mov r8, r8)
 80057d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057d6:	bc08      	pop	{r3}
 80057d8:	469e      	mov	lr, r3
 80057da:	4770      	bx	lr
