// Seed: 1342329896
module module_0 (
    input id_0,
    output id_1,
    output reg id_2,
    input logic id_3,
    output id_4
);
  reg id_5;
  always begin
    id_5 <= 1;
    id_1 <= {id_0, 1};
    id_2 = id_0;
    if (1);
    else begin
      SystemTFIdentifier(1'b0 > id_3 !== 1);
    end
  end
  always id_4 = id_3;
  assign id_2 = ~id_5;
endmodule
