/* Generated by Amaranth Yosys 0.40 (PyPI ver 0.40.0.0.post101, git sha1 a1bb0255d) */

(* top =  1  *)
(* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\axi\\script.py:30" *)
(* generator = "Amaranth" *)
module i2s_startup(ctl_wready, ctl_arready, ctl_rdata, ctl_rvalid, ctl_bresp, ctl_bvalid, clk, rst, ctl_awvalid, ctl_awaddr, ctl_wdata, ctl_wvalid, ctl_arvalid, ctl_araddr, ctl_rready, ctl_bready, ctl_awready);
  reg \$auto$verilog_backend.cc:2352:dump_module$1  = 0;
  wire \$1 ;
  wire \$2 ;
  wire [2:0] \$3 ;
  wire \$4 ;
  wire \$5 ;
  wire \$6 ;
  reg \$7 ;
  reg [1:0] \$8 ;
  reg [1:0] \$9 ;
  (* src = "C:\\Users\\magen\\AppData\\Local\\Packages\\PythonSoftwareFoundation.Python.3.11_qbz5n2kfra8p0\\LocalCache\\local-packages\\Python311\\site-packages\\amaranth\\hdl\\_ir.py:283" *)
  input clk;
  wire clk;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\axi\\script.py:32" *)
  reg [1:0] counter = 2'h0;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:97" *)
  output [7:0] ctl_araddr;
  wire [7:0] ctl_araddr;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:96" *)
  input ctl_arready;
  wire ctl_arready;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:100" *)
  output ctl_arvalid;
  wire ctl_arvalid;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:91" *)
  output [7:0] ctl_awaddr;
  reg [7:0] ctl_awaddr;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:90" *)
  input ctl_awready;
  wire ctl_awready;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:89" *)
  output ctl_awvalid;
  reg ctl_awvalid;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:102" *)
  output ctl_bready;
  reg ctl_bready = 1'h0;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:101" *)
  input [1:0] ctl_bresp;
  wire [1:0] ctl_bresp;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:103" *)
  input ctl_bvalid;
  wire ctl_bvalid;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:98" *)
  input [31:0] ctl_rdata;
  wire [31:0] ctl_rdata;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:100" *)
  output ctl_rready;
  wire ctl_rready;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:99" *)
  input ctl_rvalid;
  wire ctl_rvalid;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:92" *)
  output [31:0] ctl_wdata;
  reg [31:0] ctl_wdata;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:94" *)
  input ctl_wready;
  wire ctl_wready;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:93" *)
  output ctl_wvalid;
  reg ctl_wvalid;
  (* src = "C:\\Program Files\\WindowsApps\\PythonSoftwareFoundation.Python.3.11_3.11.2544.0_x64_qbz5n2kfra8p0\\Lib\\contextlib.py:144" *)
  reg [1:0] fsm_state = 2'h0;
  (* src = "C:\\Users\\magen\\AppData\\Local\\Packages\\PythonSoftwareFoundation.Python.3.11_qbz5n2kfra8p0\\LocalCache\\local-packages\\Python311\\site-packages\\amaranth\\hdl\\_ir.py:283" *)
  input rst;
  wire rst;
  assign \$1  = ctl_bvalid & (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\axi\\script.py:34" *) ctl_bready;
  assign \$2  = counter < (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\axi\\script.py:39" *) 2'h3;
  assign \$3  = counter + (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\axi\\script.py:57" *) 1'h1;
  assign \$4  = ! (* src = "C:\\Users\\magen\\AppData\\Local\\Packages\\PythonSoftwareFoundation.Python.3.11_qbz5n2kfra8p0\\LocalCache\\local-packages\\Python311\\site-packages\\amaranth\\hdl\\_dsl.py:486" *) fsm_state;
  assign \$5  = fsm_state == (* src = "C:\\Users\\magen\\AppData\\Local\\Packages\\PythonSoftwareFoundation.Python.3.11_qbz5n2kfra8p0\\LocalCache\\local-packages\\Python311\\site-packages\\amaranth\\hdl\\_dsl.py:486" *) 1'h1;
  assign \$6  = fsm_state == (* src = "C:\\Users\\magen\\AppData\\Local\\Packages\\PythonSoftwareFoundation.Python.3.11_qbz5n2kfra8p0\\LocalCache\\local-packages\\Python311\\site-packages\\amaranth\\hdl\\_dsl.py:486" *) 2'h2;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\signature.py:102" *)
  always @(posedge clk)
    ctl_bready <= \$7 ;
  (* src = "C:\\Program Files\\WindowsApps\\PythonSoftwareFoundation.Python.3.11_3.11.2544.0_x64_qbz5n2kfra8p0\\Lib\\contextlib.py:144" *)
  always @(posedge clk)
    fsm_state <= \$8 ;
  (* src = "C:\\Users\\magen\\Documents\\Programs\\audio_fpga\\sapf\\axi\\script.py:32" *)
  always @(posedge clk)
    counter <= \$9 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$7  = ctl_bready;
    if (\$1 ) begin
      \$7  = 1'h0;
    end
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (ctl_wready) begin
            \$7  = 1'h1;
          end
    endcase
    if (rst) begin
      \$7  = 1'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$8  = fsm_state;
    casez (fsm_state)
      2'h0:
          if (\$2 ) begin
            \$8  = 2'h1;
          end
      2'h1:
          if (ctl_awready) begin
            \$8  = 2'h2;
          end
      2'h2:
          if (ctl_wready) begin
            \$8  = 2'h0;
          end
    endcase
    if (rst) begin
      \$8  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    \$9  = counter;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          if (ctl_wready) begin
            \$9  = \$3 [1:0];
          end
    endcase
    if (rst) begin
      \$9  = 2'h0;
    end
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    ctl_awaddr = 8'h00;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          casez (counter)
            2'h0:
                ctl_awaddr = 8'h20;
            2'h1:
                ctl_awaddr = 8'h08;
            2'h2:
                ctl_awaddr = 8'h30;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    ctl_awvalid = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          ctl_awvalid = 1'h1;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    ctl_wdata = 32'd0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          casez (counter)
            2'h0:
                ctl_wdata = 32'd4;
            2'h1:
                ctl_wdata = 32'd1;
            2'h2:
                ctl_wdata = 32'd1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end
    ctl_wvalid = 1'h0;
    casez (fsm_state)
      2'h0:
          /* empty */;
      2'h1:
          /* empty */;
      2'h2:
          ctl_wvalid = 1'h1;
    endcase
  end
  assign ctl_arvalid = 1'h0;
  assign ctl_araddr = 8'h00;
  assign ctl_rready = 1'h0;
endmodule
