;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @42
	ADD 10, 1
	ADD 10, 1
	MOV -7, <-20
	SUB #72, @700
	SUB #72, @200
	SUB <0, @7
	SUB #72, @200
	JMZ <121, 103
	SPL 12, <10
	SLT 0, @42
	MOV -7, <-20
	SUB <-7, <-28
	DJN -81, @-27
	SLT 0, @42
	SPL 0, 300
	ADD 10, 1
	SPL 0, 300
	SUB -0, 9
	ADD 10, 1
	ADD 10, 1
	SLT 0, @42
	JMN <127, 160
	ADD 10, 1
	SUB -0, 9
	MOV -1, <-20
	DAT #121, #103
	SLT 10, 1
	SLT 0, @42
	SUB -0, 9
	SUB #0, 30
	SUB <-7, <-28
	SUB 0, 0
	SPL 0, 300
	SLT 0, @-42
	CMP @121, 103
	SUB <-7, <-28
	CMP <-7, <-28
	DJN -1, @-20
	SUB 0, 0
	SUB 0, 0
	SPL 6, @-2
	CMP -207, <-120
	SLT 0, @42
	SLT 0, @-42
	SLT 0, @-42
	SPL 0, 300
	ADD 210, 30
