# SPDX-License-Identifier: Apache-2.0
# SPDX-FileCopyrightText: Copyright contributors to the amd-kernels project
"""``router_topk_sorted``'s top-4 in the first M workgroups and the MXFP4 + MXFP8 input quant in the next 3 M (64
32-value groups each, one per lane, one amax for both formats), one launch (gfx950): the ids, weights, codes and scales
of ``router_topk_mxfp4_mxfp8_quant``, bit for bit. The workgroups write disjoint outputs."""

import functools
from flydsl._mlir import ir as _mlir_ir
from flydsl._mlir.dialects import arith as _arith
import struct

import flydsl.compiler as flyc
import flydsl.expr as fx
import torch
from amd_kernels.common import buffer_ops
from flydsl.expr import const_expr, range_constexpr
from flydsl.expr.typing import T
from flydsl.expr.typing import Vector as Vec

from .common.loaders import _as_f32
from .i3072.gemm1_prefill_h6144_i3072_persistent import _cvt_pk_fp4, _e8m0_even_e2m1
from .mxfp8.gemm1_prefill_h6144_i3072 import _fmax3_abs
from .router_topk import DPP_TREE, NEG_LOG2E, NW, PRELOAD_HINTS, _dpp, _ir, _run_compiled
from flydsl._mlir.dialects import rocdl as _rocdl_ops

from .shared_quant import _fp8, _e8m0_fp8
from amd_kernels.warm_up import launcher

H = 6144
BLOCKS = H // 32  # 32-value blocks per row
assert BLOCKS % 64 == 0 and NW == 1


# DPP steps whose source lane is valid in every lane (quad_perm, row_half_mirror, row_mirror)
FULL_DPP = (0xB1, 0x4E, 0x141, 0x140)


def _dpp_full(v, ctrl):
    """``_dpp`` for a step with a valid source in every lane: with bound_ctrl the old value is
    not read, so LLVM needs no copy of ``v`` before the v_mov_b32_dpp (same result)."""
    return fx.Int32(_rocdl_ops.update_dpp(T.i32, _ir(v), _ir(v), ctrl, 0xF, 0xF, True))


def _maxf_nn(a, b):
    """v_max_f32 with nnan (the queue holds no NaN): no canonicalization, and the value does not wait for the index."""
    fm = _mlir_ir.Attribute.parse("#arith.fastmath<nnan>")
    return fx.Float32(_arith.MaxNumFOp(fx.as_ir_value(a), fx.as_ir_value(b), fastmath=fm).result)


@launcher
def compile_router_topk_mxfp4_mxfp8_quant_sorted_tasks(num_experts: int, topk: int, split_k: int, token_major: bool = False):
    """Each lane sorts its four choices once; the winning lane pops its head after each pick.

    Strict adjacent swaps keep the lower component first on ties. The tree's sixth DPP step only copies lane 31's
    result to lane 63, so the tree stops at five steps and reads lane 31.

    Args:
        token_major: contiguous [m, S, 128] partials, read at constant split offsets.
    """
    assert num_experts == 128 and topk == 4
    E, K, S = num_experts, topk, split_k
    assert not token_major or S == 48
    name = (f"router_splitk_biased_top{K}_mxfp4_mxfp8_quant_sorted_tasks_h{H}_e{E}_s{S}"
            + "_half_tree_maxnum_direct_weight" + ("_token_partials" if token_major else ""))

    @flyc.kernel(name=name, known_block_size=[64 * NW, 1, 1])
    def kernel(
        arg_part: fx.Int64,  # split-K partials, fp32, [M, S, E] by strides
        arg_bias: fx.Int64,  # correction bias [E] fp32
        arg_w: fx.Int64,  # top-k weights fp32, row stride i32_stk
        arg_ids: fx.Int64,  # top-k ids int32, row stride i32_stk
        i64_part_bytes: fx.Int64,
        i32_m: fx.Int32,
        i32_sm: fx.Int32,  # partial strides (elements): token, split
        i32_sk: fx.Int32,
        i32_stk: fx.Int32,
        i32_scale: fx.Int32,  # routed_scaling_factor (fp32 bits)
        arg_x: fx.Int64,  # bf16 [M, H] row-major (the router GEMM's input)
        arg_q: fx.Int64,  # e2m1 codes [M, H / 2]
        arg_s: fx.Int64,  # routed e8m0 [M,H/32]
        arg_q8: fx.Int64,
        arg_s8: fx.Int64,
    ):
        tx, pid = fx.thread_idx.x, fx.block_idx.x
        lane = tx % 64
        wave = fx.Int32(fx.rocdl.readfirstlane(T.i32, tx // 64))
        t = pid * NW + wave
        if t < i32_m:
            pr = buffer_ops.create_buffer_resource_from_addr(
                arg_part, num_records_bytes=i64_part_bytes
            )
            br = buffer_ops.create_buffer_resource_from_addr(
                arg_bias, num_records_bytes=E * 4
            )
            out_bytes = fx.Int64(i32_m) * fx.Int64(i32_stk) * 4
            wr = buffer_ops.create_buffer_resource_from_addr(
                arg_w, num_records_bytes=out_bytes
            )
            ir = buffer_ops.create_buffer_resource_from_addr(
                arg_ids, num_records_bytes=out_bytes
            )
            has = lane < E // 4
            el = lane % 32 * 4 + lane // 32 * 2
            base = t * (S * E if const_expr(token_major) else i32_sm) + el
            parts = [Vec(buffer_ops.buffer_load(pr, base + k * (E if const_expr(token_major) else i32_sk), vec_width=2, dtype=fx.Float32))
                     for k in range_constexpr(S)]
            bias = Vec(
                buffer_ops.buffer_load(
                    br, lane * 4, vec_width=4, dtype=fx.Float32, mask=has
                )
            )
            neg_inf = fx.Float32(float("-inf"))
            ss = []
            for i in range_constexpr(2):
                x = fx.Float32(0.0)
                for k in range_constexpr(S):
                    x = x + fx.Float32(parts[k][i])
                y = (x.to(fx.Float64) * fx.Float64(NEG_LOG2E)).to(fx.Float32)
                ss.append(fx.Float32(fx.rocdl.rcp(T.f32, fx.Float32(1.0) + y.exp2())))
            # components 2 / 3 back to the quartet's lower lane, for the same argmax tree and ties
            sig = [ss[0], ss[1],
                   fx.Int32(fx.rocdl.ds_bpermute(T.i32, (lane ^ 32) * 4, ss[0].bitcast(fx.Int32))).bitcast(fx.Float32),
                   fx.Int32(fx.rocdl.ds_bpermute(T.i32, (lane ^ 32) * 4, ss[1].bitcast(fx.Int32))).bitcast(fx.Float32)]
            choice = [has.select(sig[i] + fx.Float32(bias[i]), neg_inf) for i in range_constexpr(4)]
            # Strict argmax ignores NaNs and -inf; keep that behavior in the queue.
            choice = [(v > neg_inf).select(v, neg_inf) for v in choice]
            local_ids = [lane * 4 + i for i in range_constexpr(4)]
            # stable insertion network: ties keep the component order
            for a, b in ((0, 1), (1, 2), (0, 1), (2, 3), (1, 2), (0, 1)):
                take = choice[b] > choice[a]
                va, vb = choice[a], choice[b]
                ia, ib = local_ids[a], local_ids[b]
                choice[a], choice[b] = take.select(vb, va), take.select(va, vb)
                local_ids[a], local_ids[b] = take.select(ib, ia), take.select(ia, ib)
            total = fx.Float32(0.0)
            out_id = fx.Int32(0)
            out_val = fx.Float32(0.0)
            for k in range_constexpr(K):
                mv = choice[0]
                mi = (mv > neg_inf).select(local_ids[0], fx.Int32(k))
                for ctrl in DPP_TREE[:-1]:
                    dpp = _dpp_full if ctrl in FULL_DPP else _dpp
                    rv = dpp(mv.bitcast(fx.Int32), ctrl).bitcast(fx.Float32)
                    ri = dpp(mi, ctrl)
                    take = rv > mv
                    mv = _maxf_nn(rv, mv)
                    mi = take.select(ri, mi)
                idx = fx.Int32(fx.rocdl.readlane(T.i32, mi, fx.Int32(31)))
                owner, comp = idx >> 2, idx & 3
                # expert idx: element comp % 2 of lane owner + 32 (comp // 2), also the strict argmax's fallback index
                source_lane = owner + ((comp & 2) << 4)
                local_w = ((comp & 1) == 1).select(ss[1], ss[0])
                w = fx.Int32(fx.rocdl.readlane(
                    T.i32, local_w.bitcast(fx.Int32), source_lane
                )).bitcast(fx.Float32)
                # Only the lane that supplied the global pick advances its queue.
                pick = lane == owner
                for i in range_constexpr(3):
                    choice[i] = pick.select(choice[i + 1], choice[i])
                    local_ids[i] = pick.select(local_ids[i + 1], local_ids[i])
                choice[3] = pick.select(neg_inf, choice[3])
                total = total + w
                out_id = (lane == k).select(idx, out_id)
                out_val = (lane == k).select(w, out_val)
            scale = i32_scale.bitcast(fx.Float32)
            factor = scale / total
            off = t * i32_stk + lane
            buffer_ops.buffer_store(out_val * factor, wr, off, mask=lane < K)
            buffer_ops.buffer_store(out_id, ir, off, mask=lane < K)
        if pid >= i32_m:
            blk_base = (pid - i32_m) * 64
            if blk_base < i32_m * BLOCKS:
                # one 32-value group per lane
                row_bytes = fx.Int64(i32_m) * (H * 2)
                xr = buffer_ops.create_buffer_resource_from_addr(arg_x, num_records_bytes=row_bytes)
                xv = [
                    [
                        Vec(
                            buffer_ops.buffer_load(
                                xr, (blk_base + lane + 64 * b) * 16 + j * 4, vec_width=4, dtype=fx.Int32
                            )
                        )
                        for j in range_constexpr(4)
                    ]
                    for b in range_constexpr(1)
                ]
                # both quants, quant.py's and shared_quant's arithmetic op for op
                qr = buffer_ops.create_buffer_resource_from_addr(
                    arg_q, num_records_bytes=fx.Int64(i32_m) * (H // 2)
                )
                sr = buffer_ops.create_buffer_resource_from_addr(
                    arg_s, num_records_bytes=fx.Int64(i32_m) * (H // 32)
                )
                q8r = buffer_ops.create_buffer_resource_from_addr(arg_q8, num_records_bytes=fx.Int64(i32_m) * H)
                s8r = buffer_ops.create_buffer_resource_from_addr(arg_s8, num_records_bytes=fx.Int64(i32_m) * (H//32))
                for b in range_constexpr(1):
                    blk = blk_base + lane + 64 * b
                    vals = []
                    for j in range_constexpr(4):
                        for kk in range_constexpr(4):
                            w = fx.Int32(xv[b][j][kk])
                            vals.append(_as_f32(w << 16))
                            vals.append(_as_f32(w & fx.Int32(-65536)))
                    amax = _fmax3_abs(vals[0], vals[1], vals[2])
                    for i in range_constexpr(3, 31, 2):
                        amax = _fmax3_abs(vals[i], vals[i + 1], amax)
                    amax = _fmax3_abs(vals[31], vals[31], amax)
                    e8 = _e8m0_fp8(amax)
                    sf8 = (e8 << 23).bitcast(fx.Float32)
                    for half in range_constexpr(2):
                        words = []
                        for dw in range_constexpr(4):
                            j = half * 16 + dw * 4
                            pk = _fp8(fx.Int32(0), vals[j], vals[j+1], sf8, False)
                            pk = _fp8(pk, vals[j+2], vals[j+3], sf8, True)
                            words.append(pk)
                        buffer_ops.buffer_store(Vec.from_elements(words, fx.Int32), q8r, blk*8+half*4)
                    buffer_ops.buffer_store(e8.to(fx.Int8), s8r, blk)
                    e8m0 = _e8m0_even_e2m1(amax)
                    scale_f = _as_f32(e8m0 << 23)
                    qo = []
                    for d in range_constexpr(4):
                        p = fx.Int32(0)
                        for kk in range_constexpr(4):
                            p = _cvt_pk_fp4(p, vals[8 * d + 2 * kk], vals[8 * d + 2 * kk + 1], scale_f, kk)
                        qo.append(p)
                    buffer_ops.buffer_store(Vec.from_elements(qo, fx.Int32), qr, blk * 4)
                    buffer_ops.buffer_store(fx.Int32(e8m0).to(fx.Int8), sr, blk)

    @flyc.jit
    def launch_router_topk_mxfp4_mxfp8_quant_sorted_tasks(
        arg_part: fx.Int64,
        arg_bias: fx.Int64,
        arg_w: fx.Int64,
        arg_ids: fx.Int64,
        i64_part_bytes: fx.Int64,
        i32_m: fx.Int32,
        i32_sm: fx.Int32,
        i32_sk: fx.Int32,
        i32_stk: fx.Int32,
        i32_scale: fx.Int32,
        arg_x: fx.Int64,
        arg_q: fx.Int64,
        arg_s: fx.Int64,
        arg_q8: fx.Int64,
        arg_s8: fx.Int64,
        stream: fx.Stream,
    ):
        kernel(
            arg_part,
            arg_bias,
            arg_w,
            arg_ids,
            i64_part_bytes,
            i32_m,
            i32_sm,
            i32_sk,
            i32_stk,
            i32_scale,
            arg_x,
            arg_q,
            arg_s,
            arg_q8,
            arg_s8,
        ).launch(
            grid=(fx.Int64(i32_m + (i32_m * BLOCKS + 63) // 64), 1, 1),
            block=(64 * NW, 1, 1),
            stream=stream,
        )

    launch_router_topk_mxfp4_mxfp8_quant_sorted_tasks.kernel_name = name
    launch_router_topk_mxfp4_mxfp8_quant_sorted_tasks.compile_hints = PRELOAD_HINTS
    return launch_router_topk_mxfp4_mxfp8_quant_sorted_tasks


@functools.cache
def _get_kernel(num_experts: int, topk: int, split_k: int, token_major: bool = False):
    return compile_router_topk_mxfp4_mxfp8_quant_sorted_tasks(num_experts, topk, split_k, token_major)


def splitk_biased_topk_mxfp4_mxfp8_quant(
    partials: torch.Tensor,  # [M, split_k, E] fp32 (any strides, last dim dense)
    correction_bias: torch.Tensor,  # [E] fp32
    topk_weights: torch.Tensor,  # [M, topk] fp32
    topk_ids: torch.Tensor,  # [M, topk] int32, same row stride
    routed_scaling_factor: float,
    x: torch.Tensor,  # bf16 [M, H] contiguous
) -> tuple[tuple[torch.Tensor, torch.Tensor], tuple[torch.Tensor, torch.Tensor]]:
    """Top-k and both input quants from one bf16 read -> ((FP4 codes, e8m0 scales), (FP8 codes, e8m0 scales))."""
    m, split_k, num_experts = partials.shape
    assert x.dtype == torch.bfloat16 and x.is_contiguous() and x.shape == (m, H)
    assert partials.dtype == torch.float32 and partials.stride(2) == 1
    assert correction_bias.dtype == torch.float32 and correction_bias.is_contiguous()
    assert topk_weights.stride(1) == 1 and topk_ids.stride(1) == 1
    assert topk_weights.stride(0) == topk_ids.stride(0)
    q = torch.empty((m, H // 2), dtype=torch.uint8, device=x.device)
    s = torch.empty((m, H // 32), dtype=torch.uint8, device=x.device)
    q8 = torch.empty((m,H),dtype=torch.uint8,device=x.device)
    s8 = torch.empty((m,H//32),dtype=torch.uint8,device=x.device)
    end = (m - 1) * partials.stride(0) + (split_k - 1) * partials.stride(1) + num_experts
    _run_compiled(
        _get_kernel(num_experts, topk_ids.shape[1], split_k),
        partials.data_ptr(),
        correction_bias.data_ptr(),
        topk_weights.data_ptr(),
        topk_ids.data_ptr(),
        end * 4,
        m,
        partials.stride(0),
        partials.stride(1),
        topk_ids.stride(0),
        struct.unpack("<i", struct.pack("<f", routed_scaling_factor))[0],
        x.data_ptr(),
        q.data_ptr(),
        s.data_ptr(),
        q8.data_ptr(),
        s8.data_ptr(),
        torch.cuda.current_stream(),
    )
    return (q, s), (q8, s8)
