Protel Design System Design Rule Check
PCB File : C:\Users\Cor-Energy\Documents\GitHub\Power_suply\Inverter_50-350VDC_to_315VDC\Power_Inverter_350VDC.PcbDoc
Date     : 01.04.2024
Time     : 10:24:35

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad TP2-1(249.403mm,4.703mm) on Multi-Layer on Net NetCR1_1
   Pad TP5-1(253.85mm,4.7mm) on Multi-Layer on Net NetC1_2
   Pad TP1-1(272.85mm,14.375mm) on Multi-Layer on Net NetC4_1
   Pad TP7-1(246.038mm,4.912mm) on Multi-Layer on Net NetRP1_2
   Pad TP4-1(325.825mm,17.525mm) on Multi-Layer on Net NetC2_2
   Pad TP23-1(48.475mm,85.35mm) on Multi-Layer on Net Net*PWM1_16
   Pad TP24-1(52.75mm,53.225mm) on Multi-Layer on Net NetC12_1
   Pad TP21-1(43.326mm,42.624mm) on Multi-Layer on Net Net*PWM1_2
   Pad TP25-1(302.075mm,136.1mm) on Multi-Layer on Net NetTP25_1
   Pad TP22-1(86.3mm,130.975mm) on Multi-Layer on Net NetD8_2
   Pad TP28-1(49.95mm,37.275mm) on Multi-Layer on Net Net*PWM1_3
   Pad TP27-1(86.475mm,120.3mm) on Multi-Layer on Net NetD10_2
   Pad TP32-1(130.4mm,115.575mm) on Multi-Layer on Net NetR26_1
   Pad TP40-1(113.325mm,5mm) on Multi-Layer on Net NetRP2_2
   Pad TP36-1(121.525mm,4.5mm) on Multi-Layer on Net NetCR2_1
   Pad TP35-1(50.625mm,25.875mm) on Multi-Layer on Net Net*PWM1_1
   Pad TP33-1(7.4mm,83.4mm) on Multi-Layer on Net Net*PWM1_13
   Pad TP34-1(2.9mm,82.175mm) on Multi-Layer on Net Net*PWM1_12
   Pad TP39-1(136.325mm,48.15mm) on Multi-Layer on Net NetD13_2
   Pad TP3-1(207.901mm,42.266mm) on Multi-Layer on Net NetD1_2
   Pad TP38-1(98.225mm,38.975mm) on Multi-Layer on Net NetC20_2
   Pad TP11-1(204.726mm,29.566mm) on Multi-Layer on Net NetD3_2
   Pad TP37-1(31.625mm,94.844mm) on Multi-Layer on Net +5V
   Pad TP8-1(207.774mm,2.642mm) on Multi-Layer on Net NetDA1_1
   Pad TP10-1(201.551mm,18.644mm) on Multi-Layer on Net NetR3_1
   Pad TP14-1(232.285mm,28.733mm) on Multi-Layer on Net GND_II
   Pad TP16-1(313.525mm,127.5mm) on Multi-Layer on Net GND_II
   Pad TP41-1(133.475mm,52.525mm) on Multi-Layer on Net NetD15_2
   Pad TP6-1(216.283mm,3.658mm) on Multi-Layer on Net NetC5_2
   Pad TP12-1(217.172mm,12.421mm) on Multi-Layer on Net NetR2_1
   Pad TP15-1(22.9mm,79.775mm) on Multi-Layer on Net NetR11_1
   Pad TP13-1(44.96mm,87.478mm) on Multi-Layer on Net NetC7_1
   Pad TP9-1(40.896mm,94.844mm) on Multi-Layer on Net NetR8_2
   Pad TP17-1(41.25mm,121.05mm) on Multi-Layer on Net VCC
   Pad TP18-1(57.225mm,91.85mm) on Multi-Layer on Net NetC9_2
   Pad TP19-1(20.975mm,143.125mm) on Multi-Layer on Net Net*PWM1_15
   Pad TP20-1(46.625mm,144.8mm) on Multi-Layer on Net Net*PWM1_17
   Pad TP26-1(129.45mm,57.25mm) on Multi-Layer on Net NetC10_1
   Pad TP29-1(236.475mm,119.325mm) on Multi-Layer on Net NetL2_5
   Pad TP30-1(48.25mm,67.325mm) on Multi-Layer on Net Net*PWM1_11
   Pad TP31-1(204.25mm,134.8mm) on Multi-Layer on Net NetTP31_1

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=5mm) (Preferred=2mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.15mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.15mm) Between Pad C28-1(26.624mm,13.501mm) on Bottom Layer And Via (26.568mm,12.479mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.15mm) Between Pad Q5-1(50.63mm,12.15mm) on Top Layer And Via (50.725mm,10.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.15mm) Between Pad R23-1(54.692mm,47.815mm) on Bottom Layer And Via (55.867mm,47.815mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.15mm) Between Pad R34-1(19.163mm,16.612mm) on Bottom Layer And Via (18.7mm,17.875mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.123mm < 0.15mm) Between Pad R41-1(73.975mm,44.6mm) on Bottom Layer And Via (74.05mm,43.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.123mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,167.785mm) from Top Layer to Bottom Layer And Via (124.984mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,168.674mm) from Top Layer to Bottom Layer And Via (124.984mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,169.563mm) from Top Layer to Bottom Layer And Via (124.984mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,170.452mm) from Top Layer to Bottom Layer And Via (124.984mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,171.341mm) from Top Layer to Bottom Layer And Via (124.984mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,172.23mm) from Top Layer to Bottom Layer And Via (124.984mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.968mm,173.119mm) from Top Layer to Bottom Layer And Via (124.984mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (123.981mm,174.925mm) from Top Layer to Bottom Layer And Via (124.997mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.006mm,166.913mm) from Top Layer to Bottom Layer And Via (125.022mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.006mm,174.025mm) from Top Layer to Bottom Layer And Via (125.022mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,167.785mm) from Top Layer to Bottom Layer And Via (126mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,168.674mm) from Top Layer to Bottom Layer And Via (126mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,169.563mm) from Top Layer to Bottom Layer And Via (126mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,170.452mm) from Top Layer to Bottom Layer And Via (126mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,171.341mm) from Top Layer to Bottom Layer And Via (126mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,172.23mm) from Top Layer to Bottom Layer And Via (126mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.984mm,173.119mm) from Top Layer to Bottom Layer And Via (126mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124.997mm,174.925mm) from Top Layer to Bottom Layer And Via (126.013mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124mm,165.149mm) from Top Layer to Bottom Layer And Via (125.016mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (124mm,166.038mm) from Top Layer to Bottom Layer And Via (125.016mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (125.016mm,165.149mm) from Top Layer to Bottom Layer And Via (126.032mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (125.016mm,166.038mm) from Top Layer to Bottom Layer And Via (126.032mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (125.022mm,166.913mm) from Top Layer to Bottom Layer And Via (126.038mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (125.022mm,174.025mm) from Top Layer to Bottom Layer And Via (126.038mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126.013mm,174.925mm) from Top Layer to Bottom Layer And Via (127.029mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126.032mm,165.149mm) from Top Layer to Bottom Layer And Via (127.048mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126.032mm,166.038mm) from Top Layer to Bottom Layer And Via (127.048mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126.038mm,166.913mm) from Top Layer to Bottom Layer And Via (127.054mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126.038mm,174.025mm) from Top Layer to Bottom Layer And Via (127.054mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,167.785mm) from Top Layer to Bottom Layer And Via (127.016mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,168.674mm) from Top Layer to Bottom Layer And Via (127.016mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,169.563mm) from Top Layer to Bottom Layer And Via (127.016mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,170.452mm) from Top Layer to Bottom Layer And Via (127.016mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,171.341mm) from Top Layer to Bottom Layer And Via (127.016mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,172.23mm) from Top Layer to Bottom Layer And Via (127.016mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (126mm,173.119mm) from Top Layer to Bottom Layer And Via (127.016mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,167.785mm) from Top Layer to Bottom Layer And Via (128.032mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,168.674mm) from Top Layer to Bottom Layer And Via (128.032mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,169.563mm) from Top Layer to Bottom Layer And Via (128.032mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,170.452mm) from Top Layer to Bottom Layer And Via (128.032mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,171.341mm) from Top Layer to Bottom Layer And Via (128.032mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,172.23mm) from Top Layer to Bottom Layer And Via (128.032mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.016mm,173.119mm) from Top Layer to Bottom Layer And Via (128.032mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.029mm,174.925mm) from Top Layer to Bottom Layer And Via (128.045mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.048mm,165.149mm) from Top Layer to Bottom Layer And Via (128.064mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.048mm,166.038mm) from Top Layer to Bottom Layer And Via (128.064mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.054mm,166.913mm) from Top Layer to Bottom Layer And Via (128.07mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (127.054mm,174.025mm) from Top Layer to Bottom Layer And Via (128.07mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,167.785mm) from Top Layer to Bottom Layer And Via (129.048mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,168.674mm) from Top Layer to Bottom Layer And Via (129.048mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,169.563mm) from Top Layer to Bottom Layer And Via (129.048mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,170.452mm) from Top Layer to Bottom Layer And Via (129.048mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,171.341mm) from Top Layer to Bottom Layer And Via (129.048mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,172.23mm) from Top Layer to Bottom Layer And Via (129.048mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.032mm,173.119mm) from Top Layer to Bottom Layer And Via (129.048mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.045mm,174.925mm) from Top Layer to Bottom Layer And Via (129.061mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.064mm,165.149mm) from Top Layer to Bottom Layer And Via (129.08mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.064mm,166.038mm) from Top Layer to Bottom Layer And Via (129.08mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.07mm,166.913mm) from Top Layer to Bottom Layer And Via (129.086mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (128.07mm,174.025mm) from Top Layer to Bottom Layer And Via (129.086mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,167.785mm) from Top Layer to Bottom Layer And Via (130.064mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,168.674mm) from Top Layer to Bottom Layer And Via (130.064mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,169.563mm) from Top Layer to Bottom Layer And Via (130.064mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,170.452mm) from Top Layer to Bottom Layer And Via (130.064mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,171.341mm) from Top Layer to Bottom Layer And Via (130.064mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,172.23mm) from Top Layer to Bottom Layer And Via (130.064mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.048mm,173.119mm) from Top Layer to Bottom Layer And Via (130.064mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.061mm,174.925mm) from Top Layer to Bottom Layer And Via (130.077mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.086mm,166.913mm) from Top Layer to Bottom Layer And Via (130.102mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.086mm,174.025mm) from Top Layer to Bottom Layer And Via (130.102mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.08mm,165.149mm) from Top Layer to Bottom Layer And Via (130.096mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (129.08mm,166.038mm) from Top Layer to Bottom Layer And Via (130.096mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,167.785mm) from Top Layer to Bottom Layer And Via (131.08mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,168.674mm) from Top Layer to Bottom Layer And Via (131.08mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,169.563mm) from Top Layer to Bottom Layer And Via (131.08mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,170.452mm) from Top Layer to Bottom Layer And Via (131.08mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,171.341mm) from Top Layer to Bottom Layer And Via (131.08mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,172.23mm) from Top Layer to Bottom Layer And Via (131.08mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.064mm,173.119mm) from Top Layer to Bottom Layer And Via (131.08mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.077mm,174.925mm) from Top Layer to Bottom Layer And Via (131.093mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.096mm,165.149mm) from Top Layer to Bottom Layer And Via (131.112mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.096mm,166.038mm) from Top Layer to Bottom Layer And Via (131.112mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.102mm,166.913mm) from Top Layer to Bottom Layer And Via (131.118mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (130.102mm,174.025mm) from Top Layer to Bottom Layer And Via (131.118mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,167.785mm) from Top Layer to Bottom Layer And Via (132.096mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,168.674mm) from Top Layer to Bottom Layer And Via (132.096mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,169.563mm) from Top Layer to Bottom Layer And Via (132.096mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,170.452mm) from Top Layer to Bottom Layer And Via (132.096mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,171.341mm) from Top Layer to Bottom Layer And Via (132.096mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,172.23mm) from Top Layer to Bottom Layer And Via (132.096mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.08mm,173.119mm) from Top Layer to Bottom Layer And Via (132.096mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.093mm,174.925mm) from Top Layer to Bottom Layer And Via (132.109mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.112mm,165.149mm) from Top Layer to Bottom Layer And Via (132.128mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.112mm,166.038mm) from Top Layer to Bottom Layer And Via (132.128mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.118mm,166.913mm) from Top Layer to Bottom Layer And Via (132.134mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (131.118mm,174.025mm) from Top Layer to Bottom Layer And Via (132.134mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,167.785mm) from Top Layer to Bottom Layer And Via (133.112mm,167.785mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,168.674mm) from Top Layer to Bottom Layer And Via (133.112mm,168.674mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,169.563mm) from Top Layer to Bottom Layer And Via (133.112mm,169.563mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,170.452mm) from Top Layer to Bottom Layer And Via (133.112mm,170.452mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,171.341mm) from Top Layer to Bottom Layer And Via (133.112mm,171.341mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,172.23mm) from Top Layer to Bottom Layer And Via (133.112mm,172.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.096mm,173.119mm) from Top Layer to Bottom Layer And Via (133.112mm,173.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.109mm,174.925mm) from Top Layer to Bottom Layer And Via (133.125mm,174.925mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.128mm,165.149mm) from Top Layer to Bottom Layer And Via (133.144mm,165.149mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.128mm,166.038mm) from Top Layer to Bottom Layer And Via (133.144mm,166.038mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.134mm,166.913mm) from Top Layer to Bottom Layer And Via (133.15mm,166.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (132.134mm,174.025mm) from Top Layer to Bottom Layer And Via (133.15mm,174.025mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (24.983mm,133.054mm) from Top Layer to Bottom Layer And Via (25.999mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (24.983mm,133.943mm) from Top Layer to Bottom Layer And Via (25.999mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (24.983mm,134.832mm) from Top Layer to Bottom Layer And Via (25.999mm,134.832mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (24.983mm,135.721mm) from Top Layer to Bottom Layer And Via (25.999mm,135.721mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (24.983mm,138.388mm) from Top Layer to Bottom Layer And Via (25.999mm,138.388mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (25.021mm,132.182mm) from Top Layer to Bottom Layer And Via (26.037mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (25.021mm,139.294mm) from Top Layer to Bottom Layer And Via (26.037mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (25.999mm,133.054mm) from Top Layer to Bottom Layer And Via (27.015mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (25.999mm,133.943mm) from Top Layer to Bottom Layer And Via (27.015mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (25.999mm,136.61mm) from Top Layer to Bottom Layer And Via (27.015mm,136.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (26.037mm,132.182mm) from Top Layer to Bottom Layer And Via (27.053mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (26.037mm,139.294mm) from Top Layer to Bottom Layer And Via (27.053mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (27.015mm,133.054mm) from Top Layer to Bottom Layer And Via (28.031mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (27.015mm,133.943mm) from Top Layer to Bottom Layer And Via (28.031mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (27.015mm,136.61mm) from Top Layer to Bottom Layer And Via (28.031mm,136.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (27.015mm,137.499mm) from Top Layer to Bottom Layer And Via (28.031mm,137.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (27.015mm,138.388mm) from Top Layer to Bottom Layer And Via (28.031mm,138.388mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (27.053mm,132.182mm) from Top Layer to Bottom Layer And Via (28.069mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (28.031mm,133.054mm) from Top Layer to Bottom Layer And Via (29.047mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (28.031mm,133.943mm) from Top Layer to Bottom Layer And Via (29.047mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (28.031mm,134.832mm) from Top Layer to Bottom Layer And Via (29.047mm,134.832mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (28.031mm,135.721mm) from Top Layer to Bottom Layer And Via (29.047mm,135.721mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (28.069mm,132.182mm) from Top Layer to Bottom Layer And Via (29.085mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (28.069mm,139.294mm) from Top Layer to Bottom Layer And Via (29.085mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.047mm,133.054mm) from Top Layer to Bottom Layer And Via (30.063mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.047mm,133.943mm) from Top Layer to Bottom Layer And Via (30.063mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.047mm,134.832mm) from Top Layer to Bottom Layer And Via (30.063mm,134.832mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.047mm,135.721mm) from Top Layer to Bottom Layer And Via (30.063mm,135.721mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.047mm,136.61mm) from Top Layer to Bottom Layer And Via (30.063mm,136.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.047mm,138.388mm) from Top Layer to Bottom Layer And Via (30.063mm,138.388mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.085mm,132.182mm) from Top Layer to Bottom Layer And Via (30.101mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (29.085mm,139.294mm) from Top Layer to Bottom Layer And Via (30.101mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (30.063mm,133.054mm) from Top Layer to Bottom Layer And Via (31.079mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (30.063mm,133.943mm) from Top Layer to Bottom Layer And Via (31.079mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (30.063mm,137.499mm) from Top Layer to Bottom Layer And Via (31.079mm,137.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (30.063mm,138.388mm) from Top Layer to Bottom Layer And Via (31.079mm,138.388mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (30.101mm,132.182mm) from Top Layer to Bottom Layer And Via (31.117mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (30.101mm,139.294mm) from Top Layer to Bottom Layer And Via (31.117mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.079mm,133.054mm) from Top Layer to Bottom Layer And Via (32.095mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.079mm,133.943mm) from Top Layer to Bottom Layer And Via (32.095mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.079mm,136.61mm) from Top Layer to Bottom Layer And Via (32.095mm,136.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.079mm,137.499mm) from Top Layer to Bottom Layer And Via (32.095mm,137.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.079mm,138.388mm) from Top Layer to Bottom Layer And Via (32.095mm,138.388mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.117mm,132.182mm) from Top Layer to Bottom Layer And Via (32.133mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (31.117mm,139.294mm) from Top Layer to Bottom Layer And Via (32.133mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.095mm,133.054mm) from Top Layer to Bottom Layer And Via (33.111mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.095mm,133.943mm) from Top Layer to Bottom Layer And Via (33.111mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.095mm,135.721mm) from Top Layer to Bottom Layer And Via (33.111mm,135.721mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.095mm,137.499mm) from Top Layer to Bottom Layer And Via (33.111mm,137.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.095mm,138.388mm) from Top Layer to Bottom Layer And Via (33.111mm,138.388mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.133mm,132.182mm) from Top Layer to Bottom Layer And Via (33.149mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (32.133mm,139.294mm) from Top Layer to Bottom Layer And Via (33.149mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.111mm,133.054mm) from Top Layer to Bottom Layer And Via (34.127mm,133.054mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.111mm,133.943mm) from Top Layer to Bottom Layer And Via (34.127mm,133.943mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.111mm,134.832mm) from Top Layer to Bottom Layer And Via (34.127mm,134.832mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.111mm,136.61mm) from Top Layer to Bottom Layer And Via (34.127mm,136.61mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.111mm,137.499mm) from Top Layer to Bottom Layer And Via (34.127mm,137.499mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.149mm,132.182mm) from Top Layer to Bottom Layer And Via (34.165mm,132.182mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (33.149mm,139.294mm) from Top Layer to Bottom Layer And Via (34.165mm,139.294mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (69.596mm,147.142mm) from Top Layer to Bottom Layer And Via (69.657mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.596mm,147.142mm) from Top Layer to Bottom Layer And Via (70.612mm,147.142mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.657mm,141.656mm) from Top Layer to Bottom Layer And Via (70.673mm,141.656mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.657mm,142.545mm) from Top Layer to Bottom Layer And Via (70.673mm,142.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.657mm,143.434mm) from Top Layer to Bottom Layer And Via (70.673mm,143.434mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.657mm,144.323mm) from Top Layer to Bottom Layer And Via (70.673mm,144.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.657mm,145.212mm) from Top Layer to Bottom Layer And Via (70.673mm,145.212mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (69.657mm,146.101mm) from Top Layer to Bottom Layer And Via (70.673mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (70.612mm,147.142mm) from Top Layer to Bottom Layer And Via (70.673mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.612mm,147.142mm) from Top Layer to Bottom Layer And Via (71.628mm,147.142mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.673mm,141.656mm) from Top Layer to Bottom Layer And Via (71.689mm,141.656mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.673mm,142.545mm) from Top Layer to Bottom Layer And Via (71.689mm,142.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.673mm,143.434mm) from Top Layer to Bottom Layer And Via (71.689mm,143.434mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.673mm,144.323mm) from Top Layer to Bottom Layer And Via (71.689mm,144.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.673mm,145.212mm) from Top Layer to Bottom Layer And Via (71.689mm,145.212mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (70.673mm,146.101mm) from Top Layer to Bottom Layer And Via (71.689mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (71.628mm,147.142mm) from Top Layer to Bottom Layer And Via (71.689mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.628mm,147.142mm) from Top Layer to Bottom Layer And Via (72.644mm,147.142mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.689mm,141.656mm) from Top Layer to Bottom Layer And Via (72.705mm,141.656mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.689mm,142.545mm) from Top Layer to Bottom Layer And Via (72.705mm,142.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.689mm,143.434mm) from Top Layer to Bottom Layer And Via (72.705mm,143.434mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.689mm,144.323mm) from Top Layer to Bottom Layer And Via (72.705mm,144.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.689mm,145.212mm) from Top Layer to Bottom Layer And Via (72.705mm,145.212mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (71.689mm,146.101mm) from Top Layer to Bottom Layer And Via (72.705mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (72.644mm,147.142mm) from Top Layer to Bottom Layer And Via (72.705mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.644mm,147.142mm) from Top Layer to Bottom Layer And Via (73.66mm,147.142mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.705mm,141.656mm) from Top Layer to Bottom Layer And Via (73.721mm,141.656mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.705mm,142.545mm) from Top Layer to Bottom Layer And Via (73.721mm,142.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.705mm,143.434mm) from Top Layer to Bottom Layer And Via (73.721mm,143.434mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.705mm,144.323mm) from Top Layer to Bottom Layer And Via (73.721mm,144.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.705mm,145.212mm) from Top Layer to Bottom Layer And Via (73.721mm,145.212mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (72.705mm,146.101mm) from Top Layer to Bottom Layer And Via (73.721mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (73.66mm,147.142mm) from Top Layer to Bottom Layer And Via (73.721mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.66mm,147.142mm) from Top Layer to Bottom Layer And Via (74.676mm,147.142mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.721mm,141.656mm) from Top Layer to Bottom Layer And Via (74.737mm,141.656mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.721mm,142.545mm) from Top Layer to Bottom Layer And Via (74.737mm,142.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.721mm,143.434mm) from Top Layer to Bottom Layer And Via (74.737mm,143.434mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.721mm,144.323mm) from Top Layer to Bottom Layer And Via (74.737mm,144.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.721mm,145.212mm) from Top Layer to Bottom Layer And Via (74.737mm,145.212mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (73.721mm,146.101mm) from Top Layer to Bottom Layer And Via (74.737mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (74.676mm,147.142mm) from Top Layer to Bottom Layer And Via (74.737mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.676mm,147.142mm) from Top Layer to Bottom Layer And Via (75.692mm,147.142mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.737mm,141.656mm) from Top Layer to Bottom Layer And Via (75.753mm,141.656mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.737mm,142.545mm) from Top Layer to Bottom Layer And Via (75.753mm,142.545mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.737mm,143.434mm) from Top Layer to Bottom Layer And Via (75.753mm,143.434mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.737mm,144.323mm) from Top Layer to Bottom Layer And Via (75.753mm,144.323mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.737mm,145.212mm) from Top Layer to Bottom Layer And Via (75.753mm,145.212mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.15mm) Between Via (74.737mm,146.101mm) from Top Layer to Bottom Layer And Via (75.753mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm] / [Bottom Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (75.692mm,147.142mm) from Top Layer to Bottom Layer And Via (75.753mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.15mm) Between Via (76.581mm,147.142mm) from Top Layer to Bottom Layer And Via (76.642mm,146.101mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.04mm] / [Bottom Solder] Mask Sliver [0.04mm]
Rule Violations :222

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (170.002mm,158.022mm) on Bottom Overlay And Pad TR1-0(170.002mm,158.022mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (170.002mm,158.022mm) on Top Overlay And Pad TR1-0(170.002mm,158.022mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (170.002mm,48.022mm) on Bottom Overlay And Pad TR1-0(170.002mm,48.022mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Arc (170.002mm,48.022mm) on Top Overlay And Pad TR1-0(170.002mm,48.022mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.735mm,155.943mm) on Bottom Overlay And Pad Q4-1(118.368mm,152.387mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.735mm,155.943mm) on Bottom Overlay And Pad Q4-2(123.702mm,152.387mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.735mm,155.943mm) on Bottom Overlay And Pad Q4-3(129.036mm,152.387mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.735mm,155.943mm) on Bottom Overlay And Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.862mm,155.943mm) on Top Overlay And Pad Q4-1(118.368mm,152.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.862mm,155.943mm) on Top Overlay And Pad Q4-2(123.702mm,152.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.862mm,155.943mm) on Top Overlay And Pad Q4-3(129.036mm,152.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Area Fill (113.669mm,154.292mm) (133.862mm,155.943mm) on Top Overlay And Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Area Fill (16.269mm,154.419mm) (36.335mm,155.562mm) on Top Overlay And Pad Radiator_1-1(37.502mm,158.222mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Area Fill (296.005mm,10.924mm) (311.245mm,19.306mm) on Top Overlay And Pad RG1-2(303.625mm,15.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Area Fill (60.996mm,48.351mm) (76.236mm,56.733mm) on Top Overlay And Pad RG3-2(68.617mm,53.177mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Area Fill (78.903mm,30.249mm) (94.143mm,38.631mm) on Top Overlay And Pad RG2-2(86.525mm,35.075mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (81.169mm,154.292mm) (101.235mm,155.943mm) on Bottom Overlay And Pad Q3-1(85.868mm,152.387mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (81.169mm,154.292mm) (101.235mm,155.943mm) on Bottom Overlay And Pad Q3-2(91.202mm,152.387mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (81.169mm,154.292mm) (101.235mm,155.943mm) on Bottom Overlay And Pad Q3-3(96.536mm,152.387mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (81.169mm,154.292mm) (101.362mm,155.943mm) on Top Overlay And Pad Q3-1(85.868mm,152.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (81.169mm,154.292mm) (101.362mm,155.943mm) on Top Overlay And Pad Q3-2(91.202mm,152.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Area Fill (81.169mm,154.292mm) (101.362mm,155.943mm) on Top Overlay And Pad Q3-3(96.536mm,152.387mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C12-1(99.875mm,124.292mm) on Bottom Layer And Track (100.637mm,121.768mm)(100.637mm,124.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C12-1(99.875mm,124.292mm) on Bottom Layer And Track (99.113mm,121.768mm)(99.113mm,124.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-1(99.875mm,124.292mm) on Bottom Layer And Track (99.113mm,124.816mm)(100.637mm,124.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C12-2(99.875mm,122.292mm) on Bottom Layer And Track (100.637mm,121.768mm)(100.637mm,124.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C12-2(99.875mm,122.292mm) on Bottom Layer And Track (99.113mm,121.768mm)(100.637mm,121.768mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C12-2(99.875mm,122.292mm) on Bottom Layer And Track (99.113mm,121.768mm)(99.113mm,124.816mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C13-2(99.875mm,128.737mm) on Bottom Layer And Track (100.637mm,126.213mm)(100.637mm,129.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C13-2(99.875mm,128.737mm) on Bottom Layer And Track (99.113mm,126.213mm)(99.113mm,129.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C13-2(99.875mm,128.737mm) on Bottom Layer And Track (99.113mm,129.261mm)(100.637mm,129.261mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C14-1(101.475mm,85.192mm) on Multi-Layer And Track (101.348mm,85.192mm)(112.905mm,85.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad C14-2(127.383mm,85.192mm) on Multi-Layer And Track (115.445mm,85.192mm)(127.51mm,85.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C17-2(6.987mm,13.929mm) on Bottom Layer And Track (6.225mm,11.405mm)(6.225mm,14.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C17-2(6.987mm,13.929mm) on Bottom Layer And Track (6.225mm,14.453mm)(7.749mm,14.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C17-2(6.987mm,13.929mm) on Bottom Layer And Track (7.749mm,11.405mm)(7.749mm,14.453mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C19-1(13.099mm,35.535mm) on Bottom Layer And Track (12.575mm,34.773mm)(12.575mm,36.297mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C19-1(13.099mm,35.535mm) on Bottom Layer And Track (12.575mm,34.773mm)(15.623mm,34.773mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C19-1(13.099mm,35.535mm) on Bottom Layer And Track (12.575mm,36.297mm)(15.623mm,36.297mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C26-1(28.656mm,14.997mm) on Bottom Layer And Track (27.894mm,12.473mm)(27.894mm,15.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C26-1(28.656mm,14.997mm) on Bottom Layer And Track (27.894mm,15.521mm)(29.418mm,15.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C26-1(28.656mm,14.997mm) on Bottom Layer And Track (29.418mm,12.473mm)(29.418mm,15.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C26-2(28.656mm,12.997mm) on Bottom Layer And Track (27.894mm,12.473mm)(27.894mm,15.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C26-2(28.656mm,12.997mm) on Bottom Layer And Track (27.894mm,12.473mm)(29.418mm,12.473mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C26-2(28.656mm,12.997mm) on Bottom Layer And Track (29.418mm,12.473mm)(29.418mm,15.521mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C5-2(218.442mm,6.214mm) on Bottom Layer And Track (217.68mm,5.69mm)(217.68mm,8.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C5-2(218.442mm,6.214mm) on Bottom Layer And Track (217.68mm,5.69mm)(219.204mm,5.69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C5-2(218.442mm,6.214mm) on Bottom Layer And Track (219.204mm,5.69mm)(219.204mm,8.738mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C7-1(39.61mm,88.621mm) on Bottom Layer And Track (37.086mm,87.859mm)(40.134mm,87.859mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C7-1(39.61mm,88.621mm) on Bottom Layer And Track (37.086mm,89.383mm)(40.134mm,89.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C7-1(39.61mm,88.621mm) on Bottom Layer And Track (40.134mm,87.859mm)(40.134mm,89.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C8-1(36.316mm,90.352mm) on Bottom Layer And Track (33.792mm,89.59mm)(36.84mm,89.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C8-1(36.316mm,90.352mm) on Bottom Layer And Track (33.792mm,91.114mm)(36.84mm,91.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-1(36.316mm,90.352mm) on Bottom Layer And Track (36.84mm,89.59mm)(36.84mm,91.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad C8-2(34.316mm,90.352mm) on Bottom Layer And Track (33.792mm,89.59mm)(33.792mm,91.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C8-2(34.316mm,90.352mm) on Bottom Layer And Track (33.792mm,89.59mm)(36.84mm,89.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad C8-2(34.316mm,90.352mm) on Bottom Layer And Track (33.792mm,91.114mm)(36.84mm,91.114mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad D5-1(225.554mm,5.823mm) on Multi-Layer And Track (225.554mm,6.848mm)(225.554mm,7.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad D5-2(225.554mm,12.923mm) on Multi-Layer And Track (225.554mm,11.323mm)(225.554mm,11.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad DA1-1(174.577mm,28.73mm) on Top Layer And Track (175.602mm,27.6mm)(175.602mm,32.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.15mm) Between Pad DA1-3(165.427mm,31.27mm) on Top Layer And Track (164.402mm,27.6mm)(164.402mm,32.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J1-1(18.13mm,116.593mm) on Multi-Layer And Track (21.432mm,111.705mm)(21.432mm,121.419mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J1-1(18.13mm,116.593mm) on Multi-Layer And Track (21.432mm,111.767mm)(21.432mm,121.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J1-1(18.13mm,116.593mm) on Multi-Layer And Track (21.432mm,111.767mm)(21.432mm,121.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J1-1(8.224mm,116.593mm) on Multi-Layer And Track (5.176mm,111.767mm)(5.176mm,121.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J3-1(18.13mm,96.593mm) on Multi-Layer And Track (21.432mm,91.705mm)(21.432mm,101.419mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J3-1(18.13mm,96.593mm) on Multi-Layer And Track (21.432mm,91.767mm)(21.432mm,101.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J3-1(18.13mm,96.593mm) on Multi-Layer And Track (21.432mm,91.767mm)(21.432mm,101.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J3-1(8.224mm,96.593mm) on Multi-Layer And Track (5.176mm,91.767mm)(5.176mm,101.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J4-1(321.136mm,73.022mm) on Multi-Layer And Track (317.834mm,68.196mm)(317.834mm,77.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J4-1(321.136mm,73.022mm) on Multi-Layer And Track (317.834mm,68.196mm)(317.834mm,77.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J4-1(321.136mm,73.022mm) on Multi-Layer And Track (317.834mm,68.196mm)(317.834mm,77.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J4-1(331.042mm,73.022mm) on Multi-Layer And Track (334.09mm,68.196mm)(334.09mm,77.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J5-1(321.136mm,63.022mm) on Multi-Layer And Track (317.834mm,58.196mm)(317.834mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J5-1(321.136mm,63.022mm) on Multi-Layer And Track (317.834mm,58.196mm)(317.834mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J5-1(321.136mm,63.022mm) on Multi-Layer And Track (317.834mm,58.196mm)(317.834mm,67.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J5-1(331.042mm,63.022mm) on Multi-Layer And Track (334.09mm,58.196mm)(334.09mm,67.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J6-1(321.136mm,83.022mm) on Multi-Layer And Track (317.834mm,78.196mm)(317.834mm,87.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J6-1(321.136mm,83.022mm) on Multi-Layer And Track (317.834mm,78.196mm)(317.834mm,87.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J6-1(321.136mm,83.022mm) on Multi-Layer And Track (317.834mm,78.196mm)(317.834mm,87.91mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J8-1(18.13mm,126.593mm) on Multi-Layer And Track (21.432mm,121.705mm)(21.432mm,131.419mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J8-1(18.13mm,126.593mm) on Multi-Layer And Track (21.432mm,121.767mm)(21.432mm,131.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J8-1(18.13mm,126.593mm) on Multi-Layer And Track (21.432mm,121.767mm)(21.432mm,131.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J8-1(8.224mm,126.593mm) on Multi-Layer And Track (5.176mm,121.767mm)(5.176mm,131.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J9-1(18.13mm,106.593mm) on Multi-Layer And Track (21.432mm,101.705mm)(21.432mm,111.419mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J9-1(18.13mm,106.593mm) on Multi-Layer And Track (21.432mm,101.767mm)(21.432mm,111.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J9-1(18.13mm,106.593mm) on Multi-Layer And Track (21.432mm,101.767mm)(21.432mm,111.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad J9-1(8.224mm,106.593mm) on Multi-Layer And Track (5.176mm,101.767mm)(5.176mm,111.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-1(278.584mm,104.974mm) on Multi-Layer And Track (278.431mm,46.122mm)(278.431mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-10(212.315mm,74.342mm) on Multi-Layer And Track (212.315mm,46.072mm)(212.315mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-2(278.482mm,94.89mm) on Multi-Layer And Track (278.431mm,46.122mm)(278.431mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-3(278.304mm,64.385mm) on Multi-Layer And Track (278.431mm,46.122mm)(278.431mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-4(278.457mm,54.174mm) on Multi-Layer And Track (278.431mm,46.122mm)(278.431mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (206.6mm,112.988mm)(227.682mm,112.988mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (212.315mm,113.001mm)(283.689mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (212.315mm,46.072mm)(212.315mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (212.417mm,112.975mm)(212.417mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (212.417mm,112.975mm)(212.645mm,112.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (212.417mm,113.001mm)(212.645mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-5(212.163mm,110.054mm) on Multi-Layer And Track (212.645mm,112.975mm)(212.645mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-6(212.29mm,99.742mm) on Multi-Layer And Track (212.315mm,46.072mm)(212.315mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-7(212.239mm,64.156mm) on Multi-Layer And Track (212.315mm,46.072mm)(212.315mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-8(212.239mm,54.073mm) on Multi-Layer And Track (212.315mm,46.072mm)(212.315mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad L2-9(212.29mm,89.658mm) on Multi-Layer And Track (212.315mm,46.072mm)(212.315mm,113.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.15mm) Between Pad P4-1(50.63mm,5.7mm) on Multi-Layer And Track (49.938mm,6.676mm)(51.462mm,6.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R10-1(257.9mm,11.625mm) on Bottom Layer And Track (255.376mm,10.863mm)(258.424mm,10.863mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R10-1(257.9mm,11.625mm) on Bottom Layer And Track (255.376mm,12.387mm)(258.424mm,12.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R10-1(257.9mm,11.625mm) on Bottom Layer And Track (258.424mm,10.863mm)(258.424mm,12.387mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-1(30.101mm,87.91mm) on Bottom Layer And Track (29.085mm,87.224mm)(29.085mm,91.796mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.15mm) Between Pad R1-1(30.101mm,87.91mm) on Bottom Layer And Track (29.085mm,87.224mm)(31.117mm,87.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-1(30.101mm,87.91mm) on Bottom Layer And Track (31.117mm,87.224mm)(31.117mm,91.796mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-1(30.101mm,78.385mm) on Bottom Layer And Track (29.085mm,77.699mm)(29.085mm,82.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.15mm) Between Pad R11-1(30.101mm,78.385mm) on Bottom Layer And Track (29.085mm,77.699mm)(31.117mm,77.699mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-1(30.101mm,78.385mm) on Bottom Layer And Track (31.117mm,77.699mm)(31.117mm,82.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-2(30.101mm,81.585mm) on Bottom Layer And Track (29.085mm,77.699mm)(29.085mm,82.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.15mm) Between Pad R11-2(30.101mm,81.585mm) on Bottom Layer And Track (29.085mm,82.271mm)(31.117mm,82.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-2(30.101mm,81.585mm) on Bottom Layer And Track (31.117mm,77.699mm)(31.117mm,82.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-2(30.101mm,91.11mm) on Bottom Layer And Track (29.085mm,87.224mm)(29.085mm,91.796mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.15mm) Between Pad R1-2(30.101mm,91.11mm) on Bottom Layer And Track (29.085mm,91.796mm)(31.117mm,91.796mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-2(30.101mm,91.11mm) on Bottom Layer And Track (31.117mm,87.224mm)(31.117mm,91.796mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R12-2(39.61mm,90.399mm) on Bottom Layer And Track (37.086mm,89.637mm)(40.134mm,89.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R12-2(39.61mm,90.399mm) on Bottom Layer And Track (37.086mm,91.161mm)(40.134mm,91.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R12-2(39.61mm,90.399mm) on Bottom Layer And Track (40.134mm,89.637mm)(40.134mm,91.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R15-1(79.631mm,58.953mm) on Multi-Layer And Track (79.631mm,60.128mm)(79.631mm,61.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R15-2(79.631mm,88.063mm) on Multi-Layer And Track (79.631mm,85.258mm)(79.631mm,86.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R16-1(68.455mm,58.953mm) on Multi-Layer And Track (68.455mm,60.128mm)(68.455mm,61.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R16-2(68.455mm,88.063mm) on Multi-Layer And Track (68.455mm,85.258mm)(68.455mm,86.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R17-1(57.152mm,58.953mm) on Multi-Layer And Track (57.152mm,60.128mm)(57.152mm,61.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R17-2(57.152mm,88.063mm) on Multi-Layer And Track (57.152mm,85.258mm)(57.152mm,86.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R19-2(22.475mm,42.7mm) on Bottom Layer And Track (19.951mm,41.938mm)(22.999mm,41.938mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R19-2(22.475mm,42.7mm) on Bottom Layer And Track (19.951mm,43.462mm)(22.999mm,43.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R19-2(22.475mm,42.7mm) on Bottom Layer And Track (22.999mm,41.938mm)(22.999mm,43.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R2-1(208.774mm,7.087mm) on Bottom Layer And Track (206.25mm,6.325mm)(209.298mm,6.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R2-1(208.774mm,7.087mm) on Bottom Layer And Track (206.25mm,7.849mm)(209.298mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R2-1(208.774mm,7.087mm) on Bottom Layer And Track (209.298mm,6.325mm)(209.298mm,7.849mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R23-1(54.692mm,47.815mm) on Bottom Layer And Track (52.168mm,47.053mm)(55.216mm,47.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R23-1(54.692mm,47.815mm) on Bottom Layer And Track (52.168mm,48.577mm)(55.216mm,48.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R23-1(54.692mm,47.815mm) on Bottom Layer And Track (55.216mm,47.053mm)(55.216mm,48.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R23-2(52.692mm,47.815mm) on Bottom Layer And Track (52.168mm,47.053mm)(52.168mm,48.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R23-2(52.692mm,47.815mm) on Bottom Layer And Track (52.168mm,47.053mm)(55.216mm,47.053mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R23-2(52.692mm,47.815mm) on Bottom Layer And Track (52.168mm,48.577mm)(55.216mm,48.577mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R24-2(32.847mm,11.695mm) on Bottom Layer And Track (32.085mm,12.219mm)(33.609mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R24-2(32.847mm,11.695mm) on Bottom Layer And Track (32.085mm,9.171mm)(32.085mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R24-2(32.847mm,11.695mm) on Bottom Layer And Track (33.609mm,9.171mm)(33.609mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad R26-GND(120.486mm,108.159mm) on Multi-Layer And Track (102.736mm,106.306mm)(123.564mm,106.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R3-2(206.774mm,8.738mm) on Bottom Layer And Track (206.25mm,7.976mm)(206.25mm,9.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R3-2(206.774mm,8.738mm) on Bottom Layer And Track (206.25mm,7.976mm)(209.298mm,7.976mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R3-2(206.774mm,8.738mm) on Bottom Layer And Track (206.25mm,9.5mm)(209.298mm,9.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R32-1(6.749mm,17.12mm) on Bottom Layer And Track (6.225mm,16.358mm)(6.225mm,17.882mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R32-1(6.749mm,17.12mm) on Bottom Layer And Track (6.225mm,16.358mm)(9.273mm,16.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R32-1(6.749mm,17.12mm) on Bottom Layer And Track (6.225mm,17.882mm)(9.273mm,17.882mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R33-1(17.274mm,13.072mm) on Bottom Layer And Track (16.512mm,12.548mm)(16.512mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R33-1(17.274mm,13.072mm) on Bottom Layer And Track (16.512mm,12.548mm)(18.036mm,12.548mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R33-1(17.274mm,13.072mm) on Bottom Layer And Track (18.036mm,12.548mm)(18.036mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R33-2(17.274mm,15.072mm) on Bottom Layer And Track (16.512mm,12.548mm)(16.512mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R33-2(17.274mm,15.072mm) on Bottom Layer And Track (16.512mm,15.596mm)(18.036mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R33-2(17.274mm,15.072mm) on Bottom Layer And Track (18.036mm,12.548mm)(18.036mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R34-2(17.163mm,16.612mm) on Bottom Layer And Track (16.639mm,15.85mm)(16.639mm,17.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R34-2(17.163mm,16.612mm) on Bottom Layer And Track (16.639mm,15.85mm)(19.687mm,15.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R34-2(17.163mm,16.612mm) on Bottom Layer And Track (16.639mm,17.374mm)(19.687mm,17.374mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R35-2(13.099mm,33.757mm) on Bottom Layer And Track (12.575mm,32.995mm)(12.575mm,34.519mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R35-2(13.099mm,33.757mm) on Bottom Layer And Track (12.575mm,32.995mm)(15.623mm,32.995mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R35-2(13.099mm,33.757mm) on Bottom Layer And Track (12.575mm,34.519mm)(15.623mm,34.519mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R36-2(8.775mm,18.875mm) on Bottom Layer And Track (8.013mm,18.351mm)(8.013mm,21.399mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R36-2(8.775mm,18.875mm) on Bottom Layer And Track (8.013mm,18.351mm)(9.537mm,18.351mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R36-2(8.775mm,18.875mm) on Bottom Layer And Track (9.537mm,18.351mm)(9.537mm,21.399mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R37-1(15.099mm,31.979mm) on Bottom Layer And Track (12.575mm,31.217mm)(15.623mm,31.217mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R37-1(15.099mm,31.979mm) on Bottom Layer And Track (12.575mm,32.741mm)(15.623mm,32.741mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R37-1(15.099mm,31.979mm) on Bottom Layer And Track (15.623mm,31.217mm)(15.623mm,32.741mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R38-2(19.052mm,13.072mm) on Bottom Layer And Track (18.29mm,12.548mm)(18.29mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R38-2(19.052mm,13.072mm) on Bottom Layer And Track (18.29mm,12.548mm)(19.814mm,12.548mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R38-2(19.052mm,13.072mm) on Bottom Layer And Track (19.814mm,12.548mm)(19.814mm,15.596mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R39-1(21.043mm,15.1mm) on Bottom Layer And Track (20.281mm,12.576mm)(20.281mm,15.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R39-1(21.043mm,15.1mm) on Bottom Layer And Track (20.281mm,15.624mm)(21.805mm,15.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R39-1(21.043mm,15.1mm) on Bottom Layer And Track (21.805mm,12.576mm)(21.805mm,15.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R39-2(21.043mm,13.1mm) on Bottom Layer And Track (20.281mm,12.576mm)(20.281mm,15.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R39-2(21.043mm,13.1mm) on Bottom Layer And Track (20.281mm,12.576mm)(21.805mm,12.576mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R39-2(21.043mm,13.1mm) on Bottom Layer And Track (21.805mm,12.576mm)(21.805mm,15.624mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R40-1(13.734mm,13.056mm) on Bottom Layer And Track (13.21mm,12.294mm)(13.21mm,13.818mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R40-1(13.734mm,13.056mm) on Bottom Layer And Track (13.21mm,12.294mm)(16.258mm,12.294mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R40-1(13.734mm,13.056mm) on Bottom Layer And Track (13.21mm,13.818mm)(16.258mm,13.818mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R4-1(208.774mm,5.436mm) on Bottom Layer And Track (206.25mm,4.674mm)(209.298mm,4.674mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R4-1(208.774mm,5.436mm) on Bottom Layer And Track (206.25mm,6.198mm)(209.298mm,6.198mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R4-1(208.774mm,5.436mm) on Bottom Layer And Track (209.298mm,4.674mm)(209.298mm,6.198mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R42-1(50.7mm,7.2mm) on Bottom Layer And Track (49.938mm,6.676mm)(49.938mm,9.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R42-1(50.7mm,7.2mm) on Bottom Layer And Track (49.938mm,6.676mm)(51.462mm,6.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R42-1(50.7mm,7.2mm) on Bottom Layer And Track (51.462mm,6.676mm)(51.462mm,9.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R43-1(128.625mm,10.6mm) on Bottom Layer And Track (127.863mm,11.124mm)(129.387mm,11.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R43-1(128.625mm,10.6mm) on Bottom Layer And Track (127.863mm,8.076mm)(127.863mm,11.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R43-1(128.625mm,10.6mm) on Bottom Layer And Track (129.387mm,8.076mm)(129.387mm,11.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R43-2(128.625mm,8.6mm) on Bottom Layer And Track (127.863mm,8.076mm)(127.863mm,11.124mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R43-2(128.625mm,8.6mm) on Bottom Layer And Track (127.863mm,8.076mm)(129.387mm,8.076mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R44-2(34.625mm,9.695mm) on Bottom Layer And Track (33.863mm,9.171mm)(33.863mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R44-2(34.625mm,9.695mm) on Bottom Layer And Track (33.863mm,9.171mm)(35.387mm,9.171mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R44-2(34.625mm,9.695mm) on Bottom Layer And Track (35.387mm,9.171mm)(35.387mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R45-1(34.625mm,15.124mm) on Bottom Layer And Track (33.863mm,12.6mm)(33.863mm,15.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R45-1(34.625mm,15.124mm) on Bottom Layer And Track (33.863mm,15.648mm)(35.387mm,15.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R45-1(34.625mm,15.124mm) on Bottom Layer And Track (35.387mm,12.6mm)(35.387mm,15.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R46-2(32.847mm,15.124mm) on Bottom Layer And Track (32.085mm,12.6mm)(32.085mm,15.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R46-2(32.847mm,15.124mm) on Bottom Layer And Track (32.085mm,15.648mm)(33.609mm,15.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R46-2(32.847mm,15.124mm) on Bottom Layer And Track (33.609mm,12.6mm)(33.609mm,15.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R47-2(26.513mm,11.457mm) on Bottom Layer And Track (25.989mm,10.695mm)(25.989mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R47-2(26.513mm,11.457mm) on Bottom Layer And Track (25.989mm,10.695mm)(29.037mm,10.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R47-2(26.513mm,11.457mm) on Bottom Layer And Track (25.989mm,12.219mm)(29.037mm,12.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R48-1(26.513mm,9.552mm) on Bottom Layer And Track (25.989mm,10.314mm)(29.037mm,10.314mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R48-1(26.513mm,9.552mm) on Bottom Layer And Track (25.989mm,8.79mm)(25.989mm,10.314mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R48-1(26.513mm,9.552mm) on Bottom Layer And Track (25.989mm,8.79mm)(29.037mm,8.79mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R48-2(28.513mm,9.552mm) on Bottom Layer And Track (25.989mm,10.314mm)(29.037mm,10.314mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R48-2(28.513mm,9.552mm) on Bottom Layer And Track (25.989mm,8.79mm)(29.037mm,8.79mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R48-2(28.513mm,9.552mm) on Bottom Layer And Track (29.037mm,8.79mm)(29.037mm,10.314mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R6-1(211.584mm,2.658mm) on Bottom Layer And Track (210.822mm,2.134mm)(210.822mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R6-1(211.584mm,2.658mm) on Bottom Layer And Track (210.822mm,2.134mm)(212.346mm,2.134mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R6-1(211.584mm,2.658mm) on Bottom Layer And Track (212.346mm,2.134mm)(212.346mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R6-2(211.584mm,4.658mm) on Bottom Layer And Track (210.822mm,2.134mm)(210.822mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R6-2(211.584mm,4.658mm) on Bottom Layer And Track (210.822mm,5.182mm)(212.346mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R6-2(211.584mm,4.658mm) on Bottom Layer And Track (212.346mm,2.134mm)(212.346mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-2(30.101mm,86.335mm) on Bottom Layer And Track (29.085mm,82.449mm)(29.085mm,87.021mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.15mm) Between Pad R7-2(30.101mm,86.335mm) on Bottom Layer And Track (29.085mm,87.021mm)(31.117mm,87.021mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-2(30.101mm,86.335mm) on Bottom Layer And Track (31.117mm,82.449mm)(31.117mm,87.021mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R8-2(42.912mm,90.399mm) on Bottom Layer And Track (40.388mm,89.637mm)(43.436mm,89.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R8-2(42.912mm,90.399mm) on Bottom Layer And Track (40.388mm,91.161mm)(43.436mm,91.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R8-2(42.912mm,90.399mm) on Bottom Layer And Track (43.436mm,89.637mm)(43.436mm,91.161mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R9-1(213.362mm,4.658mm) on Bottom Layer And Track (212.6mm,2.134mm)(212.6mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.15mm) Between Pad R9-1(213.362mm,4.658mm) on Bottom Layer And Track (212.6mm,5.182mm)(214.124mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.037mm < 0.15mm) Between Pad R9-1(213.362mm,4.658mm) on Bottom Layer And Track (214.124mm,2.134mm)(214.124mm,5.182mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.037mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,149.466mm)(113.669mm,154.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,149.466mm)(113.669mm,154.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,154.546mm)(113.669mm,155.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,154.546mm)(113.669mm,155.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,154.546mm)(133.735mm,154.546mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,154.546mm)(133.735mm,154.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,154.546mm)(133.735mm,154.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,155.943mm)(133.735mm,155.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(112.502mm,158.222mm) on Multi-Layer And Track (113.669mm,155.943mm)(133.735mm,155.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(37.502mm,158.222mm) on Multi-Layer And Track (16.269mm,155.562mm)(36.335mm,155.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad Radiator_1-1(37.502mm,158.222mm) on Multi-Layer And Track (36.335mm,149.593mm)(36.335mm,155.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG1-1(301.085mm,9.4mm) on Multi-Layer And Track (296.005mm,8.13mm)(311.245mm,8.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG1-2(303.625mm,9.4mm) on Multi-Layer And Track (296.005mm,8.13mm)(311.245mm,8.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG1-3(306.165mm,9.4mm) on Multi-Layer And Track (296.005mm,8.13mm)(311.245mm,8.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG2-1(83.985mm,28.725mm) on Multi-Layer And Track (78.905mm,27.455mm)(94.145mm,27.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG2-2(86.525mm,28.725mm) on Multi-Layer And Track (78.905mm,27.455mm)(94.145mm,27.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG2-3(89.065mm,28.725mm) on Multi-Layer And Track (78.905mm,27.455mm)(94.145mm,27.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG3-1(66.077mm,46.827mm) on Multi-Layer And Track (60.997mm,45.557mm)(76.237mm,45.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG3-2(68.617mm,46.827mm) on Multi-Layer And Track (60.997mm,45.557mm)(76.237mm,45.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.15mm) Between Pad RG3-3(71.157mm,46.827mm) on Multi-Layer And Track (60.997mm,45.557mm)(76.237mm,45.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.15mm) Between Pad T2-1(130.298mm,129.418mm) on Multi-Layer And Track (119.122mm,132.403mm)(134.743mm,132.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad T2-3(88.515mm,127.132mm) on Multi-Layer And Track (86.864mm,122.369mm)(86.864mm,128.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad T2-3(88.515mm,127.132mm) on Multi-Layer And Track (86.864mm,125.608mm)(93.341mm,125.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad T2-3(88.515mm,127.132mm) on Multi-Layer And Track (86.864mm,128.847mm)(93.087mm,128.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad T2-4(88.515mm,124.084mm) on Multi-Layer And Track (86.864mm,122.369mm)(86.864mm,128.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.15mm) Between Pad T2-4(88.515mm,124.084mm) on Multi-Layer And Track (86.864mm,122.369mm)(93.087mm,122.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad T2-4(88.515mm,124.084mm) on Multi-Layer And Track (86.864mm,125.608mm)(93.341mm,125.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.15mm) Between Pad TP37-1(31.625mm,94.844mm) on Multi-Layer And Track (33.047mm,93.218mm)(33.047mm,96.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.15mm) Between Pad TP6-1(216.283mm,3.658mm) on Multi-Layer And Text "R9" (215.866mm,1.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-1(144.502mm,78.322mm) on Multi-Layer And Track (141.046mm,35.648mm)(141.046mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-10(195.502mm,108.222mm) on Multi-Layer And Track (198.958mm,35.648mm)(198.958mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-11(195.502mm,118.222mm) on Multi-Layer And Track (198.958mm,35.648mm)(198.958mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-12(195.502mm,128.222mm) on Multi-Layer And Track (198.958mm,35.648mm)(198.958mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-2(144.502mm,88.322mm) on Multi-Layer And Track (141.046mm,35.648mm)(141.046mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-3(144.502mm,98.322mm) on Multi-Layer And Track (141.046mm,35.648mm)(141.046mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-4(144.502mm,108.222mm) on Multi-Layer And Track (141.046mm,35.648mm)(141.046mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-5(144.502mm,118.222mm) on Multi-Layer And Track (141.046mm,35.648mm)(141.046mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-6(144.502mm,128.222mm) on Multi-Layer And Track (141.046mm,35.648mm)(141.046mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-7(195.502mm,78.322mm) on Multi-Layer And Track (198.958mm,35.648mm)(198.958mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-8(195.502mm,88.322mm) on Multi-Layer And Track (198.958mm,35.648mm)(198.958mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad TR1-9(195.502mm,98.322mm) on Multi-Layer And Track (198.958mm,35.648mm)(198.958mm,170.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad U1-1(34.165mm,94.844mm) on Multi-Layer And Track (35.105mm,93.269mm)(35.105mm,95.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.15mm) Between Pad U1-2(36.07mm,94.844mm) on Multi-Layer And Track (35.105mm,93.269mm)(35.105mm,95.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.15mm) Between Pad U1-2(36.07mm,94.844mm) on Multi-Layer And Track (37.01mm,93.295mm)(37.01mm,95.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.15mm) Between Pad U1-3(37.975mm,94.844mm) on Multi-Layer And Track (37.01mm,93.295mm)(37.01mm,95.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
Rule Violations :270

Processing Rule : Silk to Silk (Clearance=0.15mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "C4" (294.434mm,7.675mm) on Top Overlay And Track (296.005mm,8.13mm)(296.005mm,19.306mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "C4" (294.434mm,7.675mm) on Top Overlay And Track (296.005mm,8.13mm)(311.245mm,8.13mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.15mm) Between Text "CR2" (108.231mm,23.445mm) on Top Overlay And Track (107.14mm,24.584mm)(116.64mm,24.584mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.15mm) Between Text "GND" (0.454mm,108.096mm) on Top Overlay And Track (2.255mm,101.767mm)(2.255mm,111.419mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.15mm) Between Text "GND" (0.454mm,98.496mm) on Top Overlay And Track (2.255mm,91.767mm)(2.255mm,101.419mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.15mm) Between Text "R32" (5.891mm,16.7mm) on Bottom Overlay And Track (6.225mm,16.358mm)(6.225mm,17.882mm) on Bottom Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.15mm) Between Text "TP26" (128.45mm,59.259mm) on Top Overlay And Track (128.145mm,49.695mm)(128.145mm,64.554mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.15mm) Between Text "VCC" (0.454mm,118.621mm) on Top Overlay And Track (2.255mm,111.767mm)(2.255mm,121.419mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=150mm) (Prefered=50mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02