$date
	Tue Apr 25 04:35:53 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Test $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 " rd [4:0] $end
$var wire 1 # regWrite $end
$var wire 5 $ rs [4:0] $end
$var wire 5 % rt [4:0] $end
$var wire 32 & writeData [31:0] $end
$var reg 32 ' readData1 [31:0] $end
$var reg 32 ( readData2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
x#
bx "
0!
$end
#5
1#
b1001 &
b1 "
1!
#10
0!
#15
b1001 '
b1 $
0#
1!
#20
0!
#25
b1001 (
b0 '
b1 %
b0 $
1!
