library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity OverFlow_sudip is
    Port ( A : in  std_logic_vector(3 downto 0);
           B : in  std_logic_vector(3 downto 0);
           Overflow : out  std_logic);
end OverFlow_sudip;

architecture Behavioral of OverFlow_sudip is
begin
    process (A, B)
        variable sum : std_logic_vector(4 downto 0);
    begin
        sum := std_logic_vector(unsigned('0' & A) + unsigned('0' & B));
        
        if sum(sum'high) = '1' then
            Overflow <= '1';  
        else
            Overflow <= '0'; 
        end if;
    end process;
end Behavioral;

