\doxysection{Core/\+Inc/main.h File Reference}
\hypertarget{main_8h}{}\label{main_8h}\index{Core/Inc/main.h@{Core/Inc/main.h}}


\+: Header for \doxylink{main_8c}{main.\+c} file. This file contains the common defines of the application.  


{\ttfamily \#include "{}stm32l4xx\+\_\+hal.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{main_8h_a31ac298fbbc8a1d6de1dc4577a108232}{B1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{main_8h_a4926b92dcb220e465850d9616c27e171}{B1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{main_8h_a5644600bf1ed996688dd87dc3f88526c}{USART\+\_\+\+TX\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{main_8h_a79a3e098f5d738c55a12e4272b7b2f84}{USART\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{main_8h_ac93b92f1334823df872908c845c71afc}{USART\+\_\+\+RX\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{main_8h_aae451289f2eda1c04e3bf6d6120b6c0b}{USART\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{main_8h_af17a94dd613cff35c699b06c7c6a2820}{LD2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}
\item 
\#define \mbox{\hyperlink{main_8h_a5aff6ddf7fe557e53b048115ad322aa0}{LD2\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{main_8h_af2c8a7a0746106e52f6f415b8921c21b}{TMS\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{main_8h_affce477a22cc940d3962932cb33ec422}{TMS\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{main_8h_a9e21d9bed16b0275ff16a864ffb2ab6e}{TCK\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}
\item 
\#define \mbox{\hyperlink{main_8h_a1541f23b870848a43f0274857badd175}{TCK\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{main_8h_a92aba89301afeefb00b6dfbc6e874027}{SWO\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{main_8h_a1540b1bd5614d42feb933c5b943263c0}{SWO\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{main_8h_ae70bce6c39d0b570a7523b86738cec4b}{HAL\+\_\+\+TIM\+\_\+\+Msp\+Post\+Init}} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}htim)
\item 
void \mbox{\hyperlink{main_8h_a1730ffe1e560465665eb47d9264826f9}{Error\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function is executed in case of error occurrence. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\+: Header for \doxylink{main_8c}{main.\+c} file. This file contains the common defines of the application. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2024 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\doxysubsection{Macro Definition Documentation}
\Hypertarget{main_8h_a4926b92dcb220e465850d9616c27e171}\index{main.h@{main.h}!B1\_GPIO\_Port@{B1\_GPIO\_Port}}
\index{B1\_GPIO\_Port@{B1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{B1\_GPIO\_Port}{B1\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a4926b92dcb220e465850d9616c27e171} 
\#define B1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{main_8h_a31ac298fbbc8a1d6de1dc4577a108232}\index{main.h@{main.h}!B1\_Pin@{B1\_Pin}}
\index{B1\_Pin@{B1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{B1\_Pin}{B1\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a31ac298fbbc8a1d6de1dc4577a108232} 
\#define B1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}

\Hypertarget{main_8h_a5aff6ddf7fe557e53b048115ad322aa0}\index{main.h@{main.h}!LD2\_GPIO\_Port@{LD2\_GPIO\_Port}}
\index{LD2\_GPIO\_Port@{LD2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD2\_GPIO\_Port}{LD2\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a5aff6ddf7fe557e53b048115ad322aa0} 
\#define LD2\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{main_8h_af17a94dd613cff35c699b06c7c6a2820}\index{main.h@{main.h}!LD2\_Pin@{LD2\_Pin}}
\index{LD2\_Pin@{LD2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD2\_Pin}{LD2\_Pin}}
{\footnotesize\ttfamily \label{main_8h_af17a94dd613cff35c699b06c7c6a2820} 
\#define LD2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}}

\Hypertarget{main_8h_a1540b1bd5614d42feb933c5b943263c0}\index{main.h@{main.h}!SWO\_GPIO\_Port@{SWO\_GPIO\_Port}}
\index{SWO\_GPIO\_Port@{SWO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWO\_GPIO\_Port}{SWO\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a1540b1bd5614d42feb933c5b943263c0} 
\#define SWO\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{main_8h_a92aba89301afeefb00b6dfbc6e874027}\index{main.h@{main.h}!SWO\_Pin@{SWO\_Pin}}
\index{SWO\_Pin@{SWO\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SWO\_Pin}{SWO\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a92aba89301afeefb00b6dfbc6e874027} 
\#define SWO\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{main_8h_a1541f23b870848a43f0274857badd175}\index{main.h@{main.h}!TCK\_GPIO\_Port@{TCK\_GPIO\_Port}}
\index{TCK\_GPIO\_Port@{TCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TCK\_GPIO\_Port}{TCK\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a1541f23b870848a43f0274857badd175} 
\#define TCK\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{main_8h_a9e21d9bed16b0275ff16a864ffb2ab6e}\index{main.h@{main.h}!TCK\_Pin@{TCK\_Pin}}
\index{TCK\_Pin@{TCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TCK\_Pin}{TCK\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a9e21d9bed16b0275ff16a864ffb2ab6e} 
\#define TCK\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}}

\Hypertarget{main_8h_affce477a22cc940d3962932cb33ec422}\index{main.h@{main.h}!TMS\_GPIO\_Port@{TMS\_GPIO\_Port}}
\index{TMS\_GPIO\_Port@{TMS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TMS\_GPIO\_Port}{TMS\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_affce477a22cc940d3962932cb33ec422} 
\#define TMS\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{main_8h_af2c8a7a0746106e52f6f415b8921c21b}\index{main.h@{main.h}!TMS\_Pin@{TMS\_Pin}}
\index{TMS\_Pin@{TMS\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TMS\_Pin}{TMS\_Pin}}
{\footnotesize\ttfamily \label{main_8h_af2c8a7a0746106e52f6f415b8921c21b} 
\#define TMS\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}

\Hypertarget{main_8h_aae451289f2eda1c04e3bf6d6120b6c0b}\index{main.h@{main.h}!USART\_RX\_GPIO\_Port@{USART\_RX\_GPIO\_Port}}
\index{USART\_RX\_GPIO\_Port@{USART\_RX\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_RX\_GPIO\_Port}{USART\_RX\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_aae451289f2eda1c04e3bf6d6120b6c0b} 
\#define USART\+\_\+\+RX\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{main_8h_ac93b92f1334823df872908c845c71afc}\index{main.h@{main.h}!USART\_RX\_Pin@{USART\_RX\_Pin}}
\index{USART\_RX\_Pin@{USART\_RX\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_RX\_Pin}{USART\_RX\_Pin}}
{\footnotesize\ttfamily \label{main_8h_ac93b92f1334823df872908c845c71afc} 
\#define USART\+\_\+\+RX\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{main_8h_a79a3e098f5d738c55a12e4272b7b2f84}\index{main.h@{main.h}!USART\_TX\_GPIO\_Port@{USART\_TX\_GPIO\_Port}}
\index{USART\_TX\_GPIO\_Port@{USART\_TX\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_TX\_GPIO\_Port}{USART\_TX\_GPIO\_Port}}
{\footnotesize\ttfamily \label{main_8h_a79a3e098f5d738c55a12e4272b7b2f84} 
\#define USART\+\_\+\+TX\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{main_8h_a5644600bf1ed996688dd87dc3f88526c}\index{main.h@{main.h}!USART\_TX\_Pin@{USART\_TX\_Pin}}
\index{USART\_TX\_Pin@{USART\_TX\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{USART\_TX\_Pin}{USART\_TX\_Pin}}
{\footnotesize\ttfamily \label{main_8h_a5644600bf1ed996688dd87dc3f88526c} 
\#define USART\+\_\+\+TX\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}



\doxysubsection{Function Documentation}
\Hypertarget{main_8h_a1730ffe1e560465665eb47d9264826f9}\index{main.h@{main.h}!Error\_Handler@{Error\_Handler}}
\index{Error\_Handler@{Error\_Handler}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Error\_Handler()}{Error\_Handler()}}
{\footnotesize\ttfamily \label{main_8h_a1730ffe1e560465665eb47d9264826f9} 
void Error\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



This function is executed in case of error occurrence. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{main_8h_ae70bce6c39d0b570a7523b86738cec4b}\index{main.h@{main.h}!HAL\_TIM\_MspPostInit@{HAL\_TIM\_MspPostInit}}
\index{HAL\_TIM\_MspPostInit@{HAL\_TIM\_MspPostInit}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_MspPostInit()}{HAL\_TIM\_MspPostInit()}}
{\footnotesize\ttfamily \label{main_8h_ae70bce6c39d0b570a7523b86738cec4b} 
void HAL\+\_\+\+TIM\+\_\+\+Msp\+Post\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{htim}{}\end{DoxyParamCaption})}

TIM1 GPIO Configuration PA8 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH1 PA9 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH2 PA10 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH3 PA11 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH4

TIM1 GPIO Configuration PA8 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH1 PA9 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH2 PA10 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH3 PA11 -\/-\/-\/-\/-\/-\/\texorpdfstring{$>$}{>} TIM1\+\_\+\+CH4