ISim log file
Running: D:\Computer_Architecture\final_102062106\Pipe_CPU_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Computer_Architecture/final_102062106/Pipe_CPU_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "D:/Computer_Architecture/final_102062106/Pipe_CPU.v" Line 54.  For instance Pipe_CPU/Mux1/, width 1 of formal port select_i is not equal to width 3 of actual signal ID_EX_ALUop_o.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: File CO_LAB3_test_data1.txt referenced on D:/Computer_Architecture/final_102062106/Instr_Memory.v at line 40 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
