

================================================================
== Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_2'
================================================================
* Date:           Wed May 22 10:27:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       80|      110|  0.800 us|  1.100 us|   80|  110|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       78|      108|        78|          1|          1|  1 ~ 31|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2246|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     956|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     956|    2391|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |empty_34_fu_240_p2         |         +|   0|  0|   10|           5|           5|
    |empty_37_fu_193_p2         |         +|   0|  0|   71|          64|          64|
    |empty_38_fu_274_p2         |         +|   0|  0|   10|           5|           5|
    |empty_43_fu_209_p2         |         +|   0|  0|   12|           5|           1|
    |empty_fu_177_p2            |         +|   0|  0|   71|          64|          64|
    |tmp1_fu_236_p2             |         +|   0|  0|   10|           5|           5|
    |tmp3_fu_270_p2             |         +|   0|  0|   10|           5|           5|
    |tmp_fu_167_p2              |         +|   0|  0|   41|          34|          34|
    |exitcond4_fu_215_p2        |      icmp|   0|  0|    9|           5|           5|
    |empty_35_fu_257_p2         |      lshr|   0|  0|  950|         256|         256|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |empty_39_fu_283_p2         |       shl|   0|  0|   96|           1|          32|
    |empty_40_fu_301_p2         |       shl|   0|  0|  950|         256|         256|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2246|         708|         736|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter77_reg           |   9|          2|    1|          2|
    |ap_sig_allocacmp_residual_loop_index6_load  |   9|          2|    5|         10|
    |concat_data_blk_n_AR                        |   9|          2|    1|          2|
    |concat_data_blk_n_AW                        |   9|          2|    1|          2|
    |concat_data_blk_n_B                         |   9|          2|    1|          2|
    |concat_data_blk_n_R                         |   9|          2|    1|          2|
    |concat_data_blk_n_W                         |   9|          2|    1|          2|
    |residual_loop_index6_fu_78                  |   9|          2|    5|         10|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  81|         18|   17|         34|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |concat_data_addr_2_read_reg_366    |  256|   0|  256|          0|
    |empty_39_reg_371                   |   32|   0|   32|          0|
    |empty_40_reg_376                   |  256|   0|  256|          0|
    |p_cast3_reg_346                    |   59|   0|   59|          0|
    |p_cast7_reg_351                    |   59|   0|   59|          0|
    |residual_loop_index6_fu_78         |    5|   0|    5|          0|
    |residual_loop_index6_load_reg_340  |    5|   0|    5|          0|
    |p_cast7_reg_351                    |   64|  32|   59|          0|
    |residual_loop_index6_load_reg_340  |   64|  32|    5|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  956|  64|  892|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2|  return value|
|m_axi_concat_data_AWVALID   |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWREADY   |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWADDR    |  out|   64|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWID      |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWLEN     |  out|   32|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWSIZE    |  out|    3|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWBURST   |  out|    2|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWLOCK    |  out|    2|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWCACHE   |  out|    4|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWPROT    |  out|    3|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWQOS     |  out|    4|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWREGION  |  out|    4|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_AWUSER    |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WVALID    |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WREADY    |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WDATA     |  out|  256|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WSTRB     |  out|   32|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WLAST     |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WID       |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_WUSER     |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARVALID   |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARREADY   |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARADDR    |  out|   64|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARID      |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARLEN     |  out|   32|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARSIZE    |  out|    3|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARBURST   |  out|    2|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARLOCK    |  out|    2|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARCACHE   |  out|    4|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARPROT    |  out|    3|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARQOS     |  out|    4|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARREGION  |  out|    4|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_ARUSER    |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RVALID    |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RREADY    |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RDATA     |   in|  256|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RLAST     |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RID       |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RFIFONUM  |   in|    9|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RUSER     |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_RRESP     |   in|    2|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_BVALID    |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_BREADY    |  out|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_BRESP     |   in|    2|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_BID       |   in|    1|       m_axi|                                           concat_data|       pointer|
|m_axi_concat_data_BUSER     |   in|    1|       m_axi|                                           concat_data|       pointer|
|sext_ln19                   |   in|   33|     ap_none|                                             sext_ln19|        scalar|
|add_ln19_1                  |   in|   64|     ap_none|                                            add_ln19_1|        scalar|
|trunc_ln19_1                |   in|    5|     ap_none|                                          trunc_ln19_1|        scalar|
|sub_ln19_cast               |   in|    5|     ap_none|                                         sub_ln19_cast|        scalar|
|add_ln19                    |   in|   64|     ap_none|                                              add_ln19|        scalar|
|trunc_ln1                   |   in|    5|     ap_none|                                             trunc_ln1|        scalar|
|trunc_ln                    |   in|    5|     ap_none|                                              trunc_ln|        scalar|
+----------------------------+-----+-----+------------+------------------------------------------------------+--------------+

