// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "04/02/2023 01:52:27"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Low_Pass_Filter (
	SW,
	CLOCK_50,
	KEY0,
	LEDR);
input 	[7:0] SW;
input 	CLOCK_50;
input 	KEY0;
output 	[15:0] LEDR;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY0	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult2~8 ;
wire \Mult2~9 ;
wire \Mult2~10 ;
wire \Mult2~11 ;
wire \Mult2~12 ;
wire \Mult2~13 ;
wire \Mult2~14 ;
wire \Mult2~15 ;
wire \Mult2~16 ;
wire \Mult2~17 ;
wire \Mult2~18 ;
wire \Mult2~19 ;
wire \Mult2~20 ;
wire \Mult2~21 ;
wire \Mult2~22 ;
wire \Mult2~23 ;
wire \Mult2~24 ;
wire \Mult2~25 ;
wire \Mult2~26 ;
wire \Mult2~27 ;
wire \Mult2~28 ;
wire \Mult2~29 ;
wire \Mult2~30 ;
wire \Mult2~31 ;
wire \Mult2~32 ;
wire \Mult2~33 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult2~36 ;
wire \Mult2~37 ;
wire \Mult2~38 ;
wire \Mult2~39 ;
wire \Mult2~40 ;
wire \Mult2~41 ;
wire \Mult2~42 ;
wire \Mult2~43 ;
wire \Mult2~44 ;
wire \Mult2~45 ;
wire \Mult2~46 ;
wire \Mult2~47 ;
wire \Mult2~48 ;
wire \Mult2~49 ;
wire \Mult2~50 ;
wire \Mult2~51 ;
wire \Mult2~52 ;
wire \Mult2~53 ;
wire \Mult2~54 ;
wire \Mult2~55 ;
wire \Mult1~8 ;
wire \Mult1~9 ;
wire \Mult1~10 ;
wire \Mult1~11 ;
wire \Mult1~12 ;
wire \Mult1~13 ;
wire \Mult1~14 ;
wire \Mult1~15 ;
wire \Mult1~16 ;
wire \Mult1~17 ;
wire \Mult1~18 ;
wire \Mult1~19 ;
wire \Mult1~20 ;
wire \Mult1~21 ;
wire \Mult1~22 ;
wire \Mult1~23 ;
wire \Mult1~24 ;
wire \Mult1~25 ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~33 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult0~8 ;
wire \Mult0~9 ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \KEY0~input_o ;
wire \Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder_combout ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder_combout ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder_combout ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder_combout ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ;
wire \Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder_combout ;
wire \Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ;
wire \SW[1]~input_o ;
wire \Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \SW[2]~input_o ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder_combout ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder_combout ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ;
wire \SW[3]~input_o ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[3]~DUPLICATE_q ;
wire \Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder_combout ;
wire \SW[4]~input_o ;
wire \Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder_combout ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder_combout ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder_combout ;
wire \SW[5]~input_o ;
wire \Lowpass:1:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q ;
wire \Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder_combout ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder_combout ;
wire \SW[6]~input_o ;
wire \Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ;
wire \SW[7]~input_o ;
wire \Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder_combout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder_combout ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder_combout ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder_combout ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ;
wire \Lowpass:4:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ;
wire \Add1~1_sumout ;
wire \Add3~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Add0~1_sumout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \Add1~10 ;
wire \Add1~17_sumout ;
wire \Add2~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add1~34 ;
wire \Add1~13_sumout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \added_value[2][0] ;
wire \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ;
wire \Add6~1_sumout ;
wire \Add7~61_sumout ;
wire \added_value[2][1] ;
wire \Add5~1_sumout ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \Add7~1_sumout ;
wire \Add7~62 ;
wire \Add7~63 ;
wire \Add7~65_sumout ;
wire \Add5~2 ;
wire \Add5~5_sumout ;
wire \added_value[2][2] ;
wire \Add6~6 ;
wire \Add6~9_sumout ;
wire \Add7~2 ;
wire \Add7~5_sumout ;
wire \Add7~66 ;
wire \Add7~67 ;
wire \Add7~69_sumout ;
wire \Add5~6 ;
wire \Add5~9_sumout ;
wire \added_value[2][3] ;
wire \Add6~10 ;
wire \Add6~13_sumout ;
wire \Add7~6 ;
wire \Add7~9_sumout ;
wire \Add5~10 ;
wire \Add5~13_sumout ;
wire \added_value[2][4] ;
wire \Add6~14 ;
wire \Add6~17_sumout ;
wire \Add7~70 ;
wire \Add7~71 ;
wire \Add7~73_sumout ;
wire \Add7~10 ;
wire \Add7~13_sumout ;
wire \Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ;
wire \Add7~74 ;
wire \Add7~75 ;
wire \Add7~77_sumout ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \added_value[2][5] ;
wire \Add6~18 ;
wire \Add6~21_sumout ;
wire \Add7~14 ;
wire \Add7~17_sumout ;
wire \Add5~18 ;
wire \Add5~21_sumout ;
wire \added_value[2][6] ;
wire \Add6~22 ;
wire \Add6~25_sumout ;
wire \Add7~78 ;
wire \Add7~79 ;
wire \Add7~81_sumout ;
wire \Add7~18 ;
wire \Add7~21_sumout ;
wire \Add7~82 ;
wire \Add7~83 ;
wire \Add7~85_sumout ;
wire \added_value[2][7] ;
wire \Add5~22 ;
wire \Add5~25_sumout ;
wire \Add6~26 ;
wire \Add6~29_sumout ;
wire \Add7~22 ;
wire \Add7~25_sumout ;
wire \Add7~86 ;
wire \Add7~87 ;
wire \Add7~89_sumout ;
wire \added_value[2][8] ;
wire \Add5~26 ;
wire \Add5~29_sumout ;
wire \Add6~30 ;
wire \Add6~33_sumout ;
wire \Add7~26 ;
wire \Add7~29_sumout ;
wire \Add7~90 ;
wire \Add7~91 ;
wire \Add7~93_sumout ;
wire \added_value[2][9] ;
wire \Add6~34 ;
wire \Add6~37_sumout ;
wire \Add7~30 ;
wire \Add7~33_sumout ;
wire \added_value[2][10] ;
wire \Add6~38 ;
wire \Add6~41_sumout ;
wire \Add7~94 ;
wire \Add7~95 ;
wire \Add7~97_sumout ;
wire \Add7~34 ;
wire \Add7~37_sumout ;
wire \added_value[2][11] ;
wire \Add6~42 ;
wire \Add6~45_sumout ;
wire \Add7~98 ;
wire \Add7~99 ;
wire \Add7~101_sumout ;
wire \Add7~38 ;
wire \Add7~41_sumout ;
wire \added_value[2][12] ;
wire \Add6~46 ;
wire \Add6~49_sumout ;
wire \Add7~102 ;
wire \Add7~103 ;
wire \Add7~105_sumout ;
wire \Add7~42 ;
wire \Add7~45_sumout ;
wire \Add7~106 ;
wire \Add7~107 ;
wire \Add7~109_sumout ;
wire \added_value[2][13] ;
wire \Add6~50 ;
wire \Add6~53_sumout ;
wire \Add7~46 ;
wire \Add7~49_sumout ;
wire \added_value[2][14] ;
wire \Add6~54 ;
wire \Add6~57_sumout ;
wire \Add7~50 ;
wire \Add7~53_sumout ;
wire \added_value[2][15] ;
wire \Add6~58 ;
wire \Add6~61_sumout ;
wire \Add7~54 ;
wire \Add7~57_sumout ;
wire \added_value[5][0] ;
wire \Add15~1_sumout ;
wire \Add14~1_sumout ;
wire \added_value[5][1] ;
wire \Add11~1_sumout ;
wire \Add13~1_sumout ;
wire \Add15~2 ;
wire \Add15~5_sumout ;
wire \Add14~2 ;
wire \Add14~5_sumout ;
wire \added_value[5][2] ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ;
wire \Add11~2 ;
wire \Add11~3 ;
wire \Add11~5_sumout ;
wire \Add13~2 ;
wire \Add13~5_sumout ;
wire \Add15~6 ;
wire \Add15~9_sumout ;
wire \Add14~6 ;
wire \Add14~9_sumout ;
wire \added_value[5][3] ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ;
wire \Add11~6 ;
wire \Add11~7 ;
wire \Add11~9_sumout ;
wire \Add13~6 ;
wire \Add13~9_sumout ;
wire \Add15~10 ;
wire \Add15~13_sumout ;
wire \Add11~10 ;
wire \Add11~11 ;
wire \Add11~13_sumout ;
wire \added_value[5][4] ;
wire \Add13~10 ;
wire \Add13~13_sumout ;
wire \Add14~10 ;
wire \Add14~13_sumout ;
wire \Add15~14 ;
wire \Add15~17_sumout ;
wire \Add14~14 ;
wire \Add14~17_sumout ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ;
wire \Add11~14 ;
wire \Add11~15 ;
wire \Add11~17_sumout ;
wire \added_value[5][5] ;
wire \Add13~14 ;
wire \Add13~17_sumout ;
wire \Add15~18 ;
wire \Add15~21_sumout ;
wire \Add11~18 ;
wire \Add11~19 ;
wire \Add11~21_sumout ;
wire \added_value[5][6] ;
wire \Add13~18 ;
wire \Add13~21_sumout ;
wire \Add14~18 ;
wire \Add14~21_sumout ;
wire \Add15~22 ;
wire \Add15~25_sumout ;
wire \Add14~22 ;
wire \Add14~25_sumout ;
wire \Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ;
wire \Add11~22 ;
wire \Add11~23 ;
wire \Add11~25_sumout ;
wire \added_value[5][7] ;
wire \Add13~22 ;
wire \Add13~25_sumout ;
wire \Add15~26 ;
wire \Add15~29_sumout ;
wire \Add11~26 ;
wire \Add11~27 ;
wire \Add11~29_sumout ;
wire \added_value[5][8] ;
wire \Add13~26 ;
wire \Add13~29_sumout ;
wire \Add14~26 ;
wire \Add14~29_sumout ;
wire \Add15~30 ;
wire \Add15~33_sumout ;
wire \Add11~30 ;
wire \Add11~31 ;
wire \Add11~33_sumout ;
wire \added_value[5][9] ;
wire \Add13~30 ;
wire \Add13~33_sumout ;
wire \Add15~34 ;
wire \Add15~37_sumout ;
wire \Add11~34 ;
wire \Add11~35 ;
wire \Add11~37_sumout ;
wire \added_value[5][10] ;
wire \Add13~34 ;
wire \Add13~37_sumout ;
wire \Add15~38 ;
wire \Add15~41_sumout ;
wire \added_value[5][11] ;
wire \Add11~38 ;
wire \Add11~39 ;
wire \Add11~41_sumout ;
wire \Add13~38 ;
wire \Add13~41_sumout ;
wire \Add15~42 ;
wire \Add15~45_sumout ;
wire \added_value[5][12] ;
wire \Add11~42 ;
wire \Add11~43 ;
wire \Add11~45_sumout ;
wire \Add13~42 ;
wire \Add13~45_sumout ;
wire \Add15~46 ;
wire \Add15~49_sumout ;
wire \Add11~46 ;
wire \Add11~47 ;
wire \Add11~49_sumout ;
wire \added_value[5][13] ;
wire \Add13~46 ;
wire \Add13~49_sumout ;
wire \Add15~50 ;
wire \Add15~53_sumout ;
wire \added_value[5][14] ;
wire \Add13~50 ;
wire \Add13~53_sumout ;
wire \Add15~54 ;
wire \Add15~57_sumout ;
wire \added_value[5][15] ;
wire \Add13~54 ;
wire \Add13~57_sumout ;
wire \Add15~58 ;
wire \Add15~61_sumout ;
wire \added_value[8][0] ;
wire \Add17~1_sumout ;
wire \Add19~1_sumout ;
wire \Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder_combout ;
wire \added_value[8][1] ;
wire \Add17~2 ;
wire \Add17~5_sumout ;
wire \Add19~2 ;
wire \Add19~3 ;
wire \Add19~5_sumout ;
wire \Add20~1_sumout ;
wire \added_value[8][2] ;
wire \Add17~6 ;
wire \Add17~9_sumout ;
wire \Add19~6 ;
wire \Add19~7 ;
wire \Add19~9_sumout ;
wire \added_value[8][3] ;
wire \Lowpass:7:N_Bit_Register_unit|LEDR[3]~DUPLICATE_q ;
wire \Add17~10 ;
wire \Add17~17_sumout ;
wire \Add18~1_sumout ;
wire \Add20~2 ;
wire \Add20~5_sumout ;
wire \Add19~10 ;
wire \Add19~11 ;
wire \Add19~13_sumout ;
wire \Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder_combout ;
wire \Add17~18 ;
wire \Add17~21_sumout ;
wire \Add18~2 ;
wire \Add18~5_sumout ;
wire \added_value[8][4] ;
wire \Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder_combout ;
wire \Add20~6 ;
wire \Add20~9_sumout ;
wire \Add19~14 ;
wire \Add19~15 ;
wire \Add19~17_sumout ;
wire \added_value[8][5] ;
wire \Add20~10 ;
wire \Add20~13_sumout ;
wire \Add17~22 ;
wire \Add17~25_sumout ;
wire \Add18~6 ;
wire \Add18~9_sumout ;
wire \Add19~18 ;
wire \Add19~19 ;
wire \Add19~21_sumout ;
wire \Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Add17~26 ;
wire \Add17~29_sumout ;
wire \Add18~10 ;
wire \Add18~13_sumout ;
wire \Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder_combout ;
wire \Add20~14 ;
wire \Add20~17_sumout ;
wire \added_value[8][6] ;
wire \Add19~22 ;
wire \Add19~23 ;
wire \Add19~25_sumout ;
wire \Add17~30 ;
wire \Add17~33_sumout ;
wire \Add18~14 ;
wire \Add18~17_sumout ;
wire \added_value[8][7] ;
wire \Add20~18 ;
wire \Add20~21_sumout ;
wire \Add19~26 ;
wire \Add19~27 ;
wire \Add19~29_sumout ;
wire \Add17~34 ;
wire \Add17~13_sumout ;
wire \Add18~18 ;
wire \Add18~21_sumout ;
wire \Add20~22 ;
wire \Add20~25_sumout ;
wire \added_value[8][8] ;
wire \Add19~30 ;
wire \Add19~31 ;
wire \Add19~33_sumout ;
wire \Add20~26 ;
wire \Add20~29_sumout ;
wire \Add18~22 ;
wire \Add18~25_sumout ;
wire \added_value[8][9] ;
wire \Add19~34 ;
wire \Add19~35 ;
wire \Add19~37_sumout ;
wire \Add18~26 ;
wire \Add18~29_sumout ;
wire \added_value[8][10] ;
wire \Add19~38 ;
wire \Add19~39 ;
wire \Add19~41_sumout ;
wire \added_value[8][11] ;
wire \Add18~30 ;
wire \Add18~33_sumout ;
wire \Add19~42 ;
wire \Add19~43 ;
wire \Add19~45_sumout ;
wire \Add18~34 ;
wire \Add18~37_sumout ;
wire \added_value[8][12] ;
wire \Add19~46 ;
wire \Add19~47 ;
wire \Add19~49_sumout ;
wire \added_value[8][13] ;
wire \Add19~50 ;
wire \Add19~51 ;
wire \Add19~53_sumout ;
wire \added_value[8][14] ;
wire \Add19~54 ;
wire \Add19~55 ;
wire \Add19~57_sumout ;
wire \added_value[8][15] ;
wire \Add19~58 ;
wire \Add19~59 ;
wire \Add19~61_sumout ;
wire [7:0] \Lowpass:1:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:9:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:8:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:7:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:6:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:5:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:4:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:3:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:2:N_Bit_Register_unit|LEDR ;
wire [7:0] \Lowpass:0:N_Bit_Register_unit|LEDR ;

wire [63:0] \Mult2~mac_RESULTA_bus ;
wire [63:0] \Mult1~mac_RESULTA_bus ;
wire [63:0] \Mult0~mac_RESULTA_bus ;

assign \added_value[8][0]  = \Mult2~mac_RESULTA_bus [0];
assign \added_value[8][1]  = \Mult2~mac_RESULTA_bus [1];
assign \added_value[8][2]  = \Mult2~mac_RESULTA_bus [2];
assign \added_value[8][3]  = \Mult2~mac_RESULTA_bus [3];
assign \added_value[8][4]  = \Mult2~mac_RESULTA_bus [4];
assign \added_value[8][5]  = \Mult2~mac_RESULTA_bus [5];
assign \added_value[8][6]  = \Mult2~mac_RESULTA_bus [6];
assign \added_value[8][7]  = \Mult2~mac_RESULTA_bus [7];
assign \added_value[8][8]  = \Mult2~mac_RESULTA_bus [8];
assign \added_value[8][9]  = \Mult2~mac_RESULTA_bus [9];
assign \added_value[8][10]  = \Mult2~mac_RESULTA_bus [10];
assign \added_value[8][11]  = \Mult2~mac_RESULTA_bus [11];
assign \added_value[8][12]  = \Mult2~mac_RESULTA_bus [12];
assign \added_value[8][13]  = \Mult2~mac_RESULTA_bus [13];
assign \added_value[8][14]  = \Mult2~mac_RESULTA_bus [14];
assign \added_value[8][15]  = \Mult2~mac_RESULTA_bus [15];
assign \Mult2~8  = \Mult2~mac_RESULTA_bus [16];
assign \Mult2~9  = \Mult2~mac_RESULTA_bus [17];
assign \Mult2~10  = \Mult2~mac_RESULTA_bus [18];
assign \Mult2~11  = \Mult2~mac_RESULTA_bus [19];
assign \Mult2~12  = \Mult2~mac_RESULTA_bus [20];
assign \Mult2~13  = \Mult2~mac_RESULTA_bus [21];
assign \Mult2~14  = \Mult2~mac_RESULTA_bus [22];
assign \Mult2~15  = \Mult2~mac_RESULTA_bus [23];
assign \Mult2~16  = \Mult2~mac_RESULTA_bus [24];
assign \Mult2~17  = \Mult2~mac_RESULTA_bus [25];
assign \Mult2~18  = \Mult2~mac_RESULTA_bus [26];
assign \Mult2~19  = \Mult2~mac_RESULTA_bus [27];
assign \Mult2~20  = \Mult2~mac_RESULTA_bus [28];
assign \Mult2~21  = \Mult2~mac_RESULTA_bus [29];
assign \Mult2~22  = \Mult2~mac_RESULTA_bus [30];
assign \Mult2~23  = \Mult2~mac_RESULTA_bus [31];
assign \Mult2~24  = \Mult2~mac_RESULTA_bus [32];
assign \Mult2~25  = \Mult2~mac_RESULTA_bus [33];
assign \Mult2~26  = \Mult2~mac_RESULTA_bus [34];
assign \Mult2~27  = \Mult2~mac_RESULTA_bus [35];
assign \Mult2~28  = \Mult2~mac_RESULTA_bus [36];
assign \Mult2~29  = \Mult2~mac_RESULTA_bus [37];
assign \Mult2~30  = \Mult2~mac_RESULTA_bus [38];
assign \Mult2~31  = \Mult2~mac_RESULTA_bus [39];
assign \Mult2~32  = \Mult2~mac_RESULTA_bus [40];
assign \Mult2~33  = \Mult2~mac_RESULTA_bus [41];
assign \Mult2~34  = \Mult2~mac_RESULTA_bus [42];
assign \Mult2~35  = \Mult2~mac_RESULTA_bus [43];
assign \Mult2~36  = \Mult2~mac_RESULTA_bus [44];
assign \Mult2~37  = \Mult2~mac_RESULTA_bus [45];
assign \Mult2~38  = \Mult2~mac_RESULTA_bus [46];
assign \Mult2~39  = \Mult2~mac_RESULTA_bus [47];
assign \Mult2~40  = \Mult2~mac_RESULTA_bus [48];
assign \Mult2~41  = \Mult2~mac_RESULTA_bus [49];
assign \Mult2~42  = \Mult2~mac_RESULTA_bus [50];
assign \Mult2~43  = \Mult2~mac_RESULTA_bus [51];
assign \Mult2~44  = \Mult2~mac_RESULTA_bus [52];
assign \Mult2~45  = \Mult2~mac_RESULTA_bus [53];
assign \Mult2~46  = \Mult2~mac_RESULTA_bus [54];
assign \Mult2~47  = \Mult2~mac_RESULTA_bus [55];
assign \Mult2~48  = \Mult2~mac_RESULTA_bus [56];
assign \Mult2~49  = \Mult2~mac_RESULTA_bus [57];
assign \Mult2~50  = \Mult2~mac_RESULTA_bus [58];
assign \Mult2~51  = \Mult2~mac_RESULTA_bus [59];
assign \Mult2~52  = \Mult2~mac_RESULTA_bus [60];
assign \Mult2~53  = \Mult2~mac_RESULTA_bus [61];
assign \Mult2~54  = \Mult2~mac_RESULTA_bus [62];
assign \Mult2~55  = \Mult2~mac_RESULTA_bus [63];

assign \added_value[5][0]  = \Mult1~mac_RESULTA_bus [0];
assign \added_value[5][1]  = \Mult1~mac_RESULTA_bus [1];
assign \added_value[5][2]  = \Mult1~mac_RESULTA_bus [2];
assign \added_value[5][3]  = \Mult1~mac_RESULTA_bus [3];
assign \added_value[5][4]  = \Mult1~mac_RESULTA_bus [4];
assign \added_value[5][5]  = \Mult1~mac_RESULTA_bus [5];
assign \added_value[5][6]  = \Mult1~mac_RESULTA_bus [6];
assign \added_value[5][7]  = \Mult1~mac_RESULTA_bus [7];
assign \added_value[5][8]  = \Mult1~mac_RESULTA_bus [8];
assign \added_value[5][9]  = \Mult1~mac_RESULTA_bus [9];
assign \added_value[5][10]  = \Mult1~mac_RESULTA_bus [10];
assign \added_value[5][11]  = \Mult1~mac_RESULTA_bus [11];
assign \added_value[5][12]  = \Mult1~mac_RESULTA_bus [12];
assign \added_value[5][13]  = \Mult1~mac_RESULTA_bus [13];
assign \added_value[5][14]  = \Mult1~mac_RESULTA_bus [14];
assign \added_value[5][15]  = \Mult1~mac_RESULTA_bus [15];
assign \Mult1~8  = \Mult1~mac_RESULTA_bus [16];
assign \Mult1~9  = \Mult1~mac_RESULTA_bus [17];
assign \Mult1~10  = \Mult1~mac_RESULTA_bus [18];
assign \Mult1~11  = \Mult1~mac_RESULTA_bus [19];
assign \Mult1~12  = \Mult1~mac_RESULTA_bus [20];
assign \Mult1~13  = \Mult1~mac_RESULTA_bus [21];
assign \Mult1~14  = \Mult1~mac_RESULTA_bus [22];
assign \Mult1~15  = \Mult1~mac_RESULTA_bus [23];
assign \Mult1~16  = \Mult1~mac_RESULTA_bus [24];
assign \Mult1~17  = \Mult1~mac_RESULTA_bus [25];
assign \Mult1~18  = \Mult1~mac_RESULTA_bus [26];
assign \Mult1~19  = \Mult1~mac_RESULTA_bus [27];
assign \Mult1~20  = \Mult1~mac_RESULTA_bus [28];
assign \Mult1~21  = \Mult1~mac_RESULTA_bus [29];
assign \Mult1~22  = \Mult1~mac_RESULTA_bus [30];
assign \Mult1~23  = \Mult1~mac_RESULTA_bus [31];
assign \Mult1~24  = \Mult1~mac_RESULTA_bus [32];
assign \Mult1~25  = \Mult1~mac_RESULTA_bus [33];
assign \Mult1~26  = \Mult1~mac_RESULTA_bus [34];
assign \Mult1~27  = \Mult1~mac_RESULTA_bus [35];
assign \Mult1~28  = \Mult1~mac_RESULTA_bus [36];
assign \Mult1~29  = \Mult1~mac_RESULTA_bus [37];
assign \Mult1~30  = \Mult1~mac_RESULTA_bus [38];
assign \Mult1~31  = \Mult1~mac_RESULTA_bus [39];
assign \Mult1~32  = \Mult1~mac_RESULTA_bus [40];
assign \Mult1~33  = \Mult1~mac_RESULTA_bus [41];
assign \Mult1~34  = \Mult1~mac_RESULTA_bus [42];
assign \Mult1~35  = \Mult1~mac_RESULTA_bus [43];
assign \Mult1~36  = \Mult1~mac_RESULTA_bus [44];
assign \Mult1~37  = \Mult1~mac_RESULTA_bus [45];
assign \Mult1~38  = \Mult1~mac_RESULTA_bus [46];
assign \Mult1~39  = \Mult1~mac_RESULTA_bus [47];
assign \Mult1~40  = \Mult1~mac_RESULTA_bus [48];
assign \Mult1~41  = \Mult1~mac_RESULTA_bus [49];
assign \Mult1~42  = \Mult1~mac_RESULTA_bus [50];
assign \Mult1~43  = \Mult1~mac_RESULTA_bus [51];
assign \Mult1~44  = \Mult1~mac_RESULTA_bus [52];
assign \Mult1~45  = \Mult1~mac_RESULTA_bus [53];
assign \Mult1~46  = \Mult1~mac_RESULTA_bus [54];
assign \Mult1~47  = \Mult1~mac_RESULTA_bus [55];
assign \Mult1~48  = \Mult1~mac_RESULTA_bus [56];
assign \Mult1~49  = \Mult1~mac_RESULTA_bus [57];
assign \Mult1~50  = \Mult1~mac_RESULTA_bus [58];
assign \Mult1~51  = \Mult1~mac_RESULTA_bus [59];
assign \Mult1~52  = \Mult1~mac_RESULTA_bus [60];
assign \Mult1~53  = \Mult1~mac_RESULTA_bus [61];
assign \Mult1~54  = \Mult1~mac_RESULTA_bus [62];
assign \Mult1~55  = \Mult1~mac_RESULTA_bus [63];

assign \added_value[2][0]  = \Mult0~mac_RESULTA_bus [0];
assign \added_value[2][1]  = \Mult0~mac_RESULTA_bus [1];
assign \added_value[2][2]  = \Mult0~mac_RESULTA_bus [2];
assign \added_value[2][3]  = \Mult0~mac_RESULTA_bus [3];
assign \added_value[2][4]  = \Mult0~mac_RESULTA_bus [4];
assign \added_value[2][5]  = \Mult0~mac_RESULTA_bus [5];
assign \added_value[2][6]  = \Mult0~mac_RESULTA_bus [6];
assign \added_value[2][7]  = \Mult0~mac_RESULTA_bus [7];
assign \added_value[2][8]  = \Mult0~mac_RESULTA_bus [8];
assign \added_value[2][9]  = \Mult0~mac_RESULTA_bus [9];
assign \added_value[2][10]  = \Mult0~mac_RESULTA_bus [10];
assign \added_value[2][11]  = \Mult0~mac_RESULTA_bus [11];
assign \added_value[2][12]  = \Mult0~mac_RESULTA_bus [12];
assign \added_value[2][13]  = \Mult0~mac_RESULTA_bus [13];
assign \added_value[2][14]  = \Mult0~mac_RESULTA_bus [14];
assign \added_value[2][15]  = \Mult0~mac_RESULTA_bus [15];
assign \Mult0~8  = \Mult0~mac_RESULTA_bus [16];
assign \Mult0~9  = \Mult0~mac_RESULTA_bus [17];
assign \Mult0~10  = \Mult0~mac_RESULTA_bus [18];
assign \Mult0~11  = \Mult0~mac_RESULTA_bus [19];
assign \Mult0~12  = \Mult0~mac_RESULTA_bus [20];
assign \Mult0~13  = \Mult0~mac_RESULTA_bus [21];
assign \Mult0~14  = \Mult0~mac_RESULTA_bus [22];
assign \Mult0~15  = \Mult0~mac_RESULTA_bus [23];
assign \Mult0~16  = \Mult0~mac_RESULTA_bus [24];
assign \Mult0~17  = \Mult0~mac_RESULTA_bus [25];
assign \Mult0~18  = \Mult0~mac_RESULTA_bus [26];
assign \Mult0~19  = \Mult0~mac_RESULTA_bus [27];
assign \Mult0~20  = \Mult0~mac_RESULTA_bus [28];
assign \Mult0~21  = \Mult0~mac_RESULTA_bus [29];
assign \Mult0~22  = \Mult0~mac_RESULTA_bus [30];
assign \Mult0~23  = \Mult0~mac_RESULTA_bus [31];
assign \Mult0~24  = \Mult0~mac_RESULTA_bus [32];
assign \Mult0~25  = \Mult0~mac_RESULTA_bus [33];
assign \Mult0~26  = \Mult0~mac_RESULTA_bus [34];
assign \Mult0~27  = \Mult0~mac_RESULTA_bus [35];
assign \Mult0~28  = \Mult0~mac_RESULTA_bus [36];
assign \Mult0~29  = \Mult0~mac_RESULTA_bus [37];
assign \Mult0~30  = \Mult0~mac_RESULTA_bus [38];
assign \Mult0~31  = \Mult0~mac_RESULTA_bus [39];
assign \Mult0~32  = \Mult0~mac_RESULTA_bus [40];
assign \Mult0~33  = \Mult0~mac_RESULTA_bus [41];
assign \Mult0~34  = \Mult0~mac_RESULTA_bus [42];
assign \Mult0~35  = \Mult0~mac_RESULTA_bus [43];
assign \Mult0~36  = \Mult0~mac_RESULTA_bus [44];
assign \Mult0~37  = \Mult0~mac_RESULTA_bus [45];
assign \Mult0~38  = \Mult0~mac_RESULTA_bus [46];
assign \Mult0~39  = \Mult0~mac_RESULTA_bus [47];
assign \Mult0~40  = \Mult0~mac_RESULTA_bus [48];
assign \Mult0~41  = \Mult0~mac_RESULTA_bus [49];
assign \Mult0~42  = \Mult0~mac_RESULTA_bus [50];
assign \Mult0~43  = \Mult0~mac_RESULTA_bus [51];
assign \Mult0~44  = \Mult0~mac_RESULTA_bus [52];
assign \Mult0~45  = \Mult0~mac_RESULTA_bus [53];
assign \Mult0~46  = \Mult0~mac_RESULTA_bus [54];
assign \Mult0~47  = \Mult0~mac_RESULTA_bus [55];
assign \Mult0~48  = \Mult0~mac_RESULTA_bus [56];
assign \Mult0~49  = \Mult0~mac_RESULTA_bus [57];
assign \Mult0~50  = \Mult0~mac_RESULTA_bus [58];
assign \Mult0~51  = \Mult0~mac_RESULTA_bus [59];
assign \Mult0~52  = \Mult0~mac_RESULTA_bus [60];
assign \Mult0~53  = \Mult0~mac_RESULTA_bus [61];
assign \Mult0~54  = \Mult0~mac_RESULTA_bus [62];
assign \Mult0~55  = \Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Add19~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Add19~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Add19~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Add19~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Add19~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Add19~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Add19~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Add19~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\Add19~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(\Add19~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[10]~output (
	.i(\Add19~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
defparam \LEDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \LEDR[11]~output (
	.i(\Add19~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
defparam \LEDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \LEDR[12]~output (
	.i(\Add19~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
defparam \LEDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \LEDR[13]~output (
	.i(\Add19~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
defparam \LEDR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \LEDR[14]~output (
	.i(\Add19~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
defparam \LEDR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \LEDR[15]~output (
	.i(\Add19~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
defparam \LEDR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y4_N41
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder (
// Equation(s):
// \Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder_combout  = ( \Lowpass:0:N_Bit_Register_unit|LEDR [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:0:N_Bit_Register_unit|LEDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder .extended_lut = "off";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:1:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:2:N_Bit_Register_unit|LEDR [0]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder (
// Equation(s):
// \Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder_combout  = ( \Lowpass:3:N_Bit_Register_unit|LEDR [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:3:N_Bit_Register_unit|LEDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder .extended_lut = "off";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N58
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N9
cyclonev_lcell_comb \Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder (
// Equation(s):
// \Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder_combout  = ( \Lowpass:4:N_Bit_Register_unit|LEDR [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:4:N_Bit_Register_unit|LEDR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder .extended_lut = "off";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N45
cyclonev_lcell_comb \Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder (
// Equation(s):
// \Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder_combout  = ( \Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:5:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder .extended_lut = "off";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N47
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N38
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N20
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:7:N_Bit_Register_unit|LEDR [0]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N4
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:8:N_Bit_Register_unit|LEDR [0]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N37
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N41
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:0:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \Lowpass:0:N_Bit_Register_unit|LEDR [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:0:N_Bit_Register_unit|LEDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N28
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:1:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N50
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:2:N_Bit_Register_unit|LEDR [1]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:3:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N53
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N47
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N58
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:5:N_Bit_Register_unit|LEDR [1]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \Lowpass:6:N_Bit_Register_unit|LEDR [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:6:N_Bit_Register_unit|LEDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N31
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:7:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y4_N5
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N16
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [2]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N28
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder (
// Equation(s):
// \Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder_combout  = ( \Lowpass:2:N_Bit_Register_unit|LEDR [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:2:N_Bit_Register_unit|LEDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder .extended_lut = "off";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N47
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder (
// Equation(s):
// \Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder_combout  = ( \Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:3:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder .extended_lut = "off";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [2]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N46
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:5:N_Bit_Register_unit|LEDR [2]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder (
// Equation(s):
// \Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder_combout  = ( \Lowpass:6:N_Bit_Register_unit|LEDR [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:6:N_Bit_Register_unit|LEDR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder .extended_lut = "off";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N55
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N40
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [3]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N22
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder (
// Equation(s):
// \Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder_combout  = ( \Lowpass:2:N_Bit_Register_unit|LEDR [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:2:N_Bit_Register_unit|LEDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder .extended_lut = "off";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N49
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N50
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:3:N_Bit_Register_unit|LEDR[3]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N20
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [3]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N15
cyclonev_lcell_comb \Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder (
// Equation(s):
// \Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder_combout  = ( \Lowpass:5:N_Bit_Register_unit|LEDR [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:5:N_Bit_Register_unit|LEDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder .extended_lut = "off";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N17
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:6:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N1
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR [3]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N57
cyclonev_lcell_comb \Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder (
// Equation(s):
// \Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder .extended_lut = "off";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N59
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:0:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y3_N53
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [4]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N58
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N48
cyclonev_lcell_comb \Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder (
// Equation(s):
// \Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder_combout  = ( \Lowpass:2:N_Bit_Register_unit|LEDR [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:2:N_Bit_Register_unit|LEDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder .extended_lut = "off";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N50
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N54
cyclonev_lcell_comb \Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder (
// Equation(s):
// \Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder_combout  = ( \Lowpass:3:N_Bit_Register_unit|LEDR [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:3:N_Bit_Register_unit|LEDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder .extended_lut = "off";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N56
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N47
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [4]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N5
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:5:N_Bit_Register_unit|LEDR [4]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N35
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR [4]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y4_N11
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N58
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:1:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:2:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N44
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:3:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder (
// Equation(s):
// \Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder_combout  = ( \Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:5:N_Bit_Register_unit|LEDR[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder .extended_lut = "off";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N31
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:6:N_Bit_Register_unit|LEDR[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder (
// Equation(s):
// \Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder_combout  = ( \Lowpass:6:N_Bit_Register_unit|LEDR [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:6:N_Bit_Register_unit|LEDR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder .extended_lut = "off";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N34
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:7:N_Bit_Register_unit|LEDR[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:0:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N39
cyclonev_lcell_comb \Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:0:N_Bit_Register_unit|LEDR [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:0:N_Bit_Register_unit|LEDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N41
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N57
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N58
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N21
cyclonev_lcell_comb \Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:2:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N22
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:3:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N50
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:4:N_Bit_Register_unit|LEDR [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:4:N_Bit_Register_unit|LEDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N44
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N13
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:5:N_Bit_Register_unit|LEDR [6]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:6:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y3_N5
dffeas \Lowpass:0:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:0:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:0:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N8
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N57
cyclonev_lcell_comb \Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder (
// Equation(s):
// \Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder_combout  = ( \Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:1:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder .extended_lut = "off";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N58
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder (
// Equation(s):
// \Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder_combout  = ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder .extended_lut = "off";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N13
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder (
// Equation(s):
// \Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder_combout  = ( \Lowpass:3:N_Bit_Register_unit|LEDR [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:3:N_Bit_Register_unit|LEDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder .extended_lut = "off";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N25
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N51
cyclonev_lcell_comb \Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder (
// Equation(s):
// \Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder_combout  = ( \Lowpass:4:N_Bit_Register_unit|LEDR [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:4:N_Bit_Register_unit|LEDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder .extended_lut = "off";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N53
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:5:N_Bit_Register_unit|LEDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N56
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:5:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N49
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N46
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:6:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N52
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N55
dffeas \Lowpass:4:N_Bit_Register_unit|LEDR[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:4:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:4:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:4:N_Bit_Register_unit|LEDR[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N7
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N40
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:1:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N7
dffeas \Lowpass:1:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:0:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:1:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:1:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [0] ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:0:N_Bit_Register_unit|LEDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h000000000000F0F0;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \Add1~1_sumout  ) + ( \SW[0]~input_o  ) + ( !VCC ))
// \Add3~2  = CARRY(( \Add1~1_sumout  ) + ( \SW[0]~input_o  ) + ( !VCC ))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [1] ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [1] ) + ( GND ) + ( \Add1~2  ))

	.dataa(!\Lowpass:0:N_Bit_Register_unit|LEDR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N3
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \SW[1]~input_o  ) + ( \Add1~5_sumout  ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( \SW[1]~input_o  ) + ( \Add1~5_sumout  ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [2] ) + ( GND ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [2] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:0:N_Bit_Register_unit|LEDR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \SW[2]~input_o  ) + ( \SW[0]~input_o  ) + ( !VCC ))
// \Add0~2  = CARRY(( \SW[2]~input_o  ) + ( \SW[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N6
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \Add1~9_sumout  ) + ( \Add0~1_sumout  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( \Add1~9_sumout  ) + ( \Add0~1_sumout  ) + ( \Add3~6  ))

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N39
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [3] ) + ( GND ) + ( \Add1~10  ))
// \Add1~18  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [3] ) + ( GND ) + ( \Add1~10  ))

	.dataa(!\Lowpass:0:N_Bit_Register_unit|LEDR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \Add1~17_sumout  ) + ( \Add1~1_sumout  ) + ( !VCC ))
// \Add2~2  = CARRY(( \Add1~17_sumout  ) + ( \Add1~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Add1~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF0000003333;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \SW[3]~input_o  ) + ( \SW[1]~input_o  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \SW[3]~input_o  ) + ( \SW[1]~input_o  ) + ( \Add0~2  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N9
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \Add2~1_sumout  ) + ( \Add0~5_sumout  ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \Add2~1_sumout  ) + ( \Add0~5_sumout  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \SW[4]~input_o  ) + ( \SW[2]~input_o  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \SW[4]~input_o  ) + ( \SW[2]~input_o  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [4] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [4] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:0:N_Bit_Register_unit|LEDR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \Add1~21_sumout  ) + ( \Add1~5_sumout  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \Add1~21_sumout  ) + ( \Add1~5_sumout  ) + ( \Add2~2  ))

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(!\Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N12
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \Add2~5_sumout  ) + ( \Add0~9_sumout  ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \Add2~5_sumout  ) + ( \Add0~9_sumout  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!\Add0~9_sumout ),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \SW[5]~input_o  ) + ( \SW[3]~input_o  ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \SW[5]~input_o  ) + ( \SW[3]~input_o  ) + ( \Add0~10  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N45
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [5] ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [5] ) + ( GND ) + ( \Add1~22  ))

	.dataa(!\Lowpass:0:N_Bit_Register_unit|LEDR [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \Add1~25_sumout  ) + ( \Add1~9_sumout  ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \Add1~25_sumout  ) + ( \Add1~9_sumout  ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\Add1~25_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N15
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \Add2~9_sumout  ) + ( \Add0~13_sumout  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \Add2~9_sumout  ) + ( \Add0~13_sumout  ) + ( \Add3~18  ))

	.dataa(!\Add0~13_sumout ),
	.datab(gnd),
	.datac(!\Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \SW[6]~input_o  ) + ( \SW[4]~input_o  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \SW[6]~input_o  ) + ( \SW[4]~input_o  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [6] ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [6] ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:0:N_Bit_Register_unit|LEDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \Add1~29_sumout  ) + ( \Add1~17_sumout  ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \Add1~29_sumout  ) + ( \Add1~17_sumout  ) + ( \Add2~10  ))

	.dataa(!\Add1~29_sumout ),
	.datab(gnd),
	.datac(!\Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \Add2~13_sumout  ) + ( \Add0~17_sumout  ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \Add2~13_sumout  ) + ( \Add0~17_sumout  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!\Add0~17_sumout ),
	.datac(!\Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \SW[5]~input_o  ) + ( \SW[7]~input_o  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \SW[5]~input_o  ) + ( \SW[7]~input_o  ) + ( \Add0~18  ))

	.dataa(!\SW[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N51
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [7] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( !\Lowpass:0:N_Bit_Register_unit|LEDR [7] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:0:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \Add1~33_sumout  ) + ( \Add1~21_sumout  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \Add1~33_sumout  ) + ( \Add1~21_sumout  ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \Add2~17_sumout  ) + ( \Add0~21_sumout  ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \Add2~17_sumout  ) + ( \Add0~21_sumout  ) + ( \Add3~26  ))

	.dataa(!\Add0~21_sumout ),
	.datab(gnd),
	.datac(!\Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \SW[7]~input_o  ) + ( \SW[6]~input_o  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \SW[7]~input_o  ) + ( \SW[6]~input_o  ) + ( \Add0~22  ))

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\Lowpass:0:N_Bit_Register_unit|LEDR [7] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!\Lowpass:0:N_Bit_Register_unit|LEDR [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \Add1~25_sumout  ) + ( \Add1~13_sumout  ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \Add1~25_sumout  ) + ( \Add1~13_sumout  ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N24
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \Add2~21_sumout  ) + ( \Add0~25_sumout  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \Add2~21_sumout  ) + ( \Add0~25_sumout  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(!\Add0~25_sumout ),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \Add1~13_sumout  ) + ( \Add1~29_sumout  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \Add1~13_sumout  ) + ( \Add1~29_sumout  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\Add1~13_sumout ),
	.datac(!\Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y6_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N27
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \Add2~25_sumout  ) + ( \Add0~29_sumout  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \Add2~25_sumout  ) + ( \Add0~29_sumout  ) + ( \Add3~34  ))

	.dataa(!\Add2~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \Add1~13_sumout  ) + ( \Add1~33_sumout  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \Add1~13_sumout  ) + ( \Add1~33_sumout  ) + ( \Add2~26  ))

	.dataa(!\Add1~33_sumout ),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N30
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \SW[7]~input_o  ) + ( \Add2~29_sumout  ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \SW[7]~input_o  ) + ( \Add2~29_sumout  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!\Add2~29_sumout ),
	.datac(gnd),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \Add1~13_sumout  ) + ( \Add1~13_sumout  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \Add1~13_sumout  ) + ( \Add1~13_sumout  ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!\Add1~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000CCCC00003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N33
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \Add2~33_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( \Add2~33_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~42  ))

	.dataa(!\Add2~33_sumout ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( GND ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000000;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N36
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \Add2~37_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( \Add2~37_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N39
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \Add1~13_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( \Add1~13_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~50  ))

	.dataa(!\Add1~13_sumout ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y6_N42
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( \Add1~13_sumout  ) + ( \SW[7]~input_o  ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc}),
	.ay({\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],
\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [7],\Lowpass:1:N_Bit_Register_unit|LEDR [6],\Lowpass:1:N_Bit_Register_unit|LEDR [5],
\Lowpass:1:N_Bit_Register_unit|LEDR [4],\Lowpass:1:N_Bit_Register_unit|LEDR [3],\Lowpass:1:N_Bit_Register_unit|LEDR [2],\Lowpass:1:N_Bit_Register_unit|LEDR [1],\Lowpass:1:N_Bit_Register_unit|LEDR [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,
\Add3~57_sumout ,\Add3~57_sumout }),
	.by({\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout ,
\Add3~5_sumout ,\Add3~1_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~mac .accumulate_clock = "none";
defparam \Mult0~mac .ax_clock = "none";
defparam \Mult0~mac .ax_width = 18;
defparam \Mult0~mac .ay_scan_in_clock = "none";
defparam \Mult0~mac .ay_scan_in_width = 19;
defparam \Mult0~mac .ay_use_scan_in = "false";
defparam \Mult0~mac .az_clock = "none";
defparam \Mult0~mac .bx_clock = "none";
defparam \Mult0~mac .bx_width = 18;
defparam \Mult0~mac .by_clock = "none";
defparam \Mult0~mac .by_use_scan_in = "false";
defparam \Mult0~mac .by_width = 18;
defparam \Mult0~mac .bz_clock = "none";
defparam \Mult0~mac .coef_a_0 = 0;
defparam \Mult0~mac .coef_a_1 = 0;
defparam \Mult0~mac .coef_a_2 = 0;
defparam \Mult0~mac .coef_a_3 = 0;
defparam \Mult0~mac .coef_a_4 = 0;
defparam \Mult0~mac .coef_a_5 = 0;
defparam \Mult0~mac .coef_a_6 = 0;
defparam \Mult0~mac .coef_a_7 = 0;
defparam \Mult0~mac .coef_b_0 = 0;
defparam \Mult0~mac .coef_b_1 = 0;
defparam \Mult0~mac .coef_b_2 = 0;
defparam \Mult0~mac .coef_b_3 = 0;
defparam \Mult0~mac .coef_b_4 = 0;
defparam \Mult0~mac .coef_b_5 = 0;
defparam \Mult0~mac .coef_b_6 = 0;
defparam \Mult0~mac .coef_b_7 = 0;
defparam \Mult0~mac .coef_sel_a_clock = "none";
defparam \Mult0~mac .coef_sel_b_clock = "none";
defparam \Mult0~mac .delay_scan_out_ay = "false";
defparam \Mult0~mac .delay_scan_out_by = "false";
defparam \Mult0~mac .enable_double_accum = "false";
defparam \Mult0~mac .load_const_clock = "none";
defparam \Mult0~mac .load_const_value = 0;
defparam \Mult0~mac .mode_sub_location = 0;
defparam \Mult0~mac .negate_clock = "none";
defparam \Mult0~mac .operand_source_max = "input";
defparam \Mult0~mac .operand_source_may = "input";
defparam \Mult0~mac .operand_source_mbx = "input";
defparam \Mult0~mac .operand_source_mby = "input";
defparam \Mult0~mac .operation_mode = "m18x18_plus36";
defparam \Mult0~mac .output_clock = "none";
defparam \Mult0~mac .preadder_subtract_a = "false";
defparam \Mult0~mac .preadder_subtract_b = "false";
defparam \Mult0~mac .result_a_width = 64;
defparam \Mult0~mac .signed_max = "true";
defparam \Mult0~mac .signed_may = "true";
defparam \Mult0~mac .signed_mbx = "true";
defparam \Mult0~mac .signed_mby = "false";
defparam \Mult0~mac .sub_clock = "none";
defparam \Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X81_Y4_N43
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( \added_value[2][0]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add6~2  = CARRY(( \added_value[2][0]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\added_value[2][0] ),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \Add7~61 (
// Equation(s):
// \Add7~61_sumout  = SUM(( \Lowpass:3:N_Bit_Register_unit|LEDR [0] ) + ( !VCC ) + ( !VCC ))
// \Add7~62  = CARRY(( \Lowpass:3:N_Bit_Register_unit|LEDR [0] ) + ( !VCC ) + ( !VCC ))
// \Add7~63  = SHARE(!\Lowpass:3:N_Bit_Register_unit|LEDR [0])

	.dataa(gnd),
	.datab(!\Lowpass:3:N_Bit_Register_unit|LEDR [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~61_sumout ),
	.cout(\Add7~62 ),
	.shareout(\Add7~63 ));
// synopsys translate_off
defparam \Add7~61 .extended_lut = "off";
defparam \Add7~61 .lut_mask = 64'h0000CCCC00003333;
defparam \Add7~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [1] ) + ( !VCC ))
// \Add5~2  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q ),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \added_value[2][1]  ) + ( \Add5~1_sumout  ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( \added_value[2][1]  ) + ( \Add5~1_sumout  ) + ( \Add6~2  ))

	.dataa(!\added_value[2][1] ),
	.datab(gnd),
	.datac(!\Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N0
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( \Add7~61_sumout  ) + ( \Add6~5_sumout  ) + ( !VCC ))
// \Add7~2  = CARRY(( \Add7~61_sumout  ) + ( \Add6~5_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Add7~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000FF0000003333;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N49
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:2:N_Bit_Register_unit|LEDR [1]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N3
cyclonev_lcell_comb \Add7~65 (
// Equation(s):
// \Add7~65_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [1] ) + ( \Add7~63  ) + ( \Add7~62  ))
// \Add7~66  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [1] ) + ( \Add7~63  ) + ( \Add7~62  ))
// \Add7~67  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~62 ),
	.sharein(\Add7~63 ),
	.combout(),
	.sumout(\Add7~65_sumout ),
	.cout(\Add7~66 ),
	.shareout(\Add7~67 ));
// synopsys translate_off
defparam \Add7~65 .extended_lut = "off";
defparam \Add7~65 .lut_mask = 64'h000000000000F0F0;
defparam \Add7~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR [1] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [2] ) + ( \Add5~2  ))
// \Add5~6  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR [1] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [2] ) + ( \Add5~2  ))

	.dataa(!\Lowpass:2:N_Bit_Register_unit|LEDR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Lowpass:2:N_Bit_Register_unit|LEDR [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \added_value[2][2]  ) + ( \Add5~5_sumout  ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( \added_value[2][2]  ) + ( \Add5~5_sumout  ) + ( \Add6~6  ))

	.dataa(gnd),
	.datab(!\Add5~5_sumout ),
	.datac(!\added_value[2][2] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( \Add7~65_sumout  ) + ( \Add6~9_sumout  ) + ( \Add7~2  ))
// \Add7~6  = CARRY(( \Add7~65_sumout  ) + ( \Add6~9_sumout  ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~9_sumout ),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N46
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \Add7~69 (
// Equation(s):
// \Add7~69_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [2] ) + ( \Add7~67  ) + ( \Add7~66  ))
// \Add7~70  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [2] ) + ( \Add7~67  ) + ( \Add7~66  ))
// \Add7~71  = SHARE(GND)

	.dataa(gnd),
	.datab(!\Lowpass:3:N_Bit_Register_unit|LEDR [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~66 ),
	.sharein(\Add7~67 ),
	.combout(),
	.sumout(\Add7~69_sumout ),
	.cout(\Add7~70 ),
	.shareout(\Add7~71 ));
// synopsys translate_off
defparam \Add7~69 .extended_lut = "off";
defparam \Add7~69 .lut_mask = 64'h000000000000CCCC;
defparam \Add7~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [3] ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [3] ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [2]),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( \added_value[2][3]  ) + ( \Add5~9_sumout  ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( \added_value[2][3]  ) + ( \Add5~9_sumout  ) + ( \Add6~10  ))

	.dataa(!\Add5~9_sumout ),
	.datab(gnd),
	.datac(!\added_value[2][3] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( \Add6~13_sumout  ) + ( \Add7~69_sumout  ) + ( \Add7~6  ))
// \Add7~10  = CARRY(( \Add6~13_sumout  ) + ( \Add7~69_sumout  ) + ( \Add7~6  ))

	.dataa(!\Add7~69_sumout ),
	.datab(gnd),
	.datac(!\Add6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR [3] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [4] ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR [3] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [4] ) + ( \Add5~10  ))

	.dataa(!\Lowpass:2:N_Bit_Register_unit|LEDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Lowpass:2:N_Bit_Register_unit|LEDR [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N12
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( \added_value[2][4]  ) + ( \Add5~13_sumout  ) + ( \Add6~14  ))
// \Add6~18  = CARRY(( \added_value[2][4]  ) + ( \Add5~13_sumout  ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(!\Add5~13_sumout ),
	.datac(!\added_value[2][4] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N50
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N9
cyclonev_lcell_comb \Add7~73 (
// Equation(s):
// \Add7~73_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [3] ) + ( \Add7~71  ) + ( \Add7~70  ))
// \Add7~74  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [3] ) + ( \Add7~71  ) + ( \Add7~70  ))
// \Add7~75  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~70 ),
	.sharein(\Add7~71 ),
	.combout(),
	.sumout(\Add7~73_sumout ),
	.cout(\Add7~74 ),
	.shareout(\Add7~75 ));
// synopsys translate_off
defparam \Add7~73 .extended_lut = "off";
defparam \Add7~73 .lut_mask = 64'h000000000000F0F0;
defparam \Add7~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N9
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( \Add6~17_sumout  ) + ( \Add7~73_sumout  ) + ( \Add7~10  ))
// \Add7~14  = CARRY(( \Add6~17_sumout  ) + ( \Add7~73_sumout  ) + ( \Add7~10  ))

	.dataa(gnd),
	.datab(!\Add6~17_sumout ),
	.datac(!\Add7~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000F0F000003333;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N49
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \Add7~77 (
// Equation(s):
// \Add7~77_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q  $ (\Lowpass:3:N_Bit_Register_unit|LEDR [0]) ) + ( \Add7~75  ) + ( \Add7~74  ))
// \Add7~78  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q  $ (\Lowpass:3:N_Bit_Register_unit|LEDR [0]) ) + ( \Add7~75  ) + ( \Add7~74  ))
// \Add7~79  = SHARE((!\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q  & \Lowpass:3:N_Bit_Register_unit|LEDR [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.datad(!\Lowpass:3:N_Bit_Register_unit|LEDR [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~74 ),
	.sharein(\Add7~75 ),
	.combout(),
	.sumout(\Add7~77_sumout ),
	.cout(\Add7~78 ),
	.shareout(\Add7~79 ));
// synopsys translate_off
defparam \Add7~77 .extended_lut = "off";
defparam \Add7~77 .lut_mask = 64'h000000F00000F00F;
defparam \Add7~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [5] ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [5] ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [5]),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N15
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( \added_value[2][5]  ) + ( \Add5~17_sumout  ) + ( \Add6~18  ))
// \Add6~22  = CARRY(( \added_value[2][5]  ) + ( \Add5~17_sumout  ) + ( \Add6~18  ))

	.dataa(!\Add5~17_sumout ),
	.datab(gnd),
	.datac(!\added_value[2][5] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( \Add6~21_sumout  ) + ( \Add7~77_sumout  ) + ( \Add7~14  ))
// \Add7~18  = CARRY(( \Add6~21_sumout  ) + ( \Add7~77_sumout  ) + ( \Add7~14  ))

	.dataa(!\Add7~77_sumout ),
	.datab(gnd),
	.datac(!\Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N59
dffeas \Lowpass:2:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:2:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:2:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:2:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [5] ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [5] ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [5]),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N18
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( \Add5~21_sumout  ) + ( \added_value[2][6]  ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( \Add5~21_sumout  ) + ( \added_value[2][6]  ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(!\Add5~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\added_value[2][6] ),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FF0000003333;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N15
cyclonev_lcell_comb \Add7~81 (
// Equation(s):
// \Add7~81_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [5] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [1]) ) + ( \Add7~79  ) + ( \Add7~78  ))
// \Add7~82  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [5] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [1]) ) + ( \Add7~79  ) + ( \Add7~78  ))
// \Add7~83  = SHARE((!\Lowpass:3:N_Bit_Register_unit|LEDR [5] & \Lowpass:3:N_Bit_Register_unit|LEDR [1]))

	.dataa(gnd),
	.datab(!\Lowpass:3:N_Bit_Register_unit|LEDR [5]),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~78 ),
	.sharein(\Add7~79 ),
	.combout(),
	.sumout(\Add7~81_sumout ),
	.cout(\Add7~82 ),
	.shareout(\Add7~83 ));
// synopsys translate_off
defparam \Add7~81 .extended_lut = "off";
defparam \Add7~81 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add7~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N15
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( \Add6~25_sumout  ) + ( \Add7~81_sumout  ) + ( \Add7~18  ))
// \Add7~22  = CARRY(( \Add6~25_sumout  ) + ( \Add7~81_sumout  ) + ( \Add7~18  ))

	.dataa(gnd),
	.datab(!\Add6~25_sumout ),
	.datac(!\Add7~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000F0F000003333;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N23
dffeas \Lowpass:3:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:3:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:3:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:3:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \Add7~85 (
// Equation(s):
// \Add7~85_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [6] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [2]) ) + ( \Add7~83  ) + ( \Add7~82  ))
// \Add7~86  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [6] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [2]) ) + ( \Add7~83  ) + ( \Add7~82  ))
// \Add7~87  = SHARE((!\Lowpass:3:N_Bit_Register_unit|LEDR [6] & \Lowpass:3:N_Bit_Register_unit|LEDR [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [6]),
	.datad(!\Lowpass:3:N_Bit_Register_unit|LEDR [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~82 ),
	.sharein(\Add7~83 ),
	.combout(),
	.sumout(\Add7~85_sumout ),
	.cout(\Add7~86 ),
	.shareout(\Add7~87 ));
// synopsys translate_off
defparam \Add7~85 .extended_lut = "off";
defparam \Add7~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add7~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( \Lowpass:2:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( \Lowpass:2:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [6]),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N21
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( \added_value[2][7]  ) + ( \Add5~25_sumout  ) + ( \Add6~26  ))
// \Add6~30  = CARRY(( \added_value[2][7]  ) + ( \Add5~25_sumout  ) + ( \Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\added_value[2][7] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~25_sumout ),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( \Add6~29_sumout  ) + ( \Add7~85_sumout  ) + ( \Add7~22  ))
// \Add7~26  = CARRY(( \Add6~29_sumout  ) + ( \Add7~85_sumout  ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(!\Add7~85_sumout ),
	.datac(!\Add6~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N21
cyclonev_lcell_comb \Add7~89 (
// Equation(s):
// \Add7~89_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [3]) ) + ( \Add7~87  ) + ( \Add7~86  ))
// \Add7~90  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [3]) ) + ( \Add7~87  ) + ( \Add7~86  ))
// \Add7~91  = SHARE((!\Lowpass:3:N_Bit_Register_unit|LEDR [7] & \Lowpass:3:N_Bit_Register_unit|LEDR [3]))

	.dataa(!\Lowpass:3:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~86 ),
	.sharein(\Add7~87 ),
	.combout(),
	.sumout(\Add7~89_sumout ),
	.cout(\Add7~90 ),
	.shareout(\Add7~91 ));
// synopsys translate_off
defparam \Add7~89 .extended_lut = "off";
defparam \Add7~89 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add7~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( GND ) + ( GND ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FFFF00000000;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( \added_value[2][8]  ) + ( \Add5~29_sumout  ) + ( \Add6~30  ))
// \Add6~34  = CARRY(( \added_value[2][8]  ) + ( \Add5~29_sumout  ) + ( \Add6~30  ))

	.dataa(gnd),
	.datab(!\added_value[2][8] ),
	.datac(!\Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000F0F000003333;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N21
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( \Add6~33_sumout  ) + ( \Add7~89_sumout  ) + ( \Add7~26  ))
// \Add7~30  = CARRY(( \Add6~33_sumout  ) + ( \Add7~89_sumout  ) + ( \Add7~26  ))

	.dataa(!\Add7~89_sumout ),
	.datab(gnd),
	.datac(!\Add6~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \Add7~93 (
// Equation(s):
// \Add7~93_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ) ) + ( \Add7~91  ) + ( \Add7~90  ))
// \Add7~94  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ) ) + ( \Add7~91  ) + ( \Add7~90  ))
// \Add7~95  = SHARE((!\Lowpass:3:N_Bit_Register_unit|LEDR [7] & \Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ))

	.dataa(!\Lowpass:3:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~90 ),
	.sharein(\Add7~91 ),
	.combout(),
	.sumout(\Add7~93_sumout ),
	.cout(\Add7~94 ),
	.shareout(\Add7~95 ));
// synopsys translate_off
defparam \Add7~93 .extended_lut = "off";
defparam \Add7~93 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add7~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( \added_value[2][9]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~34  ))
// \Add6~38  = CARRY(( \added_value[2][9]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~34  ))

	.dataa(!\added_value[2][9] ),
	.datab(gnd),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N24
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( \Add6~37_sumout  ) + ( \Add7~93_sumout  ) + ( \Add7~30  ))
// \Add7~34  = CARRY(( \Add6~37_sumout  ) + ( \Add7~93_sumout  ) + ( \Add7~30  ))

	.dataa(gnd),
	.datab(!\Add7~93_sumout ),
	.datac(!\Add6~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( \added_value[2][10]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( \added_value[2][10]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~38  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datac(gnd),
	.datad(!\added_value[2][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N27
cyclonev_lcell_comb \Add7~97 (
// Equation(s):
// \Add7~97_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [5]) ) + ( \Add7~95  ) + ( \Add7~94  ))
// \Add7~98  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [5]) ) + ( \Add7~95  ) + ( \Add7~94  ))
// \Add7~99  = SHARE((!\Lowpass:3:N_Bit_Register_unit|LEDR [7] & \Lowpass:3:N_Bit_Register_unit|LEDR [5]))

	.dataa(!\Lowpass:3:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~94 ),
	.sharein(\Add7~95 ),
	.combout(),
	.sumout(\Add7~97_sumout ),
	.cout(\Add7~98 ),
	.shareout(\Add7~99 ));
// synopsys translate_off
defparam \Add7~97 .extended_lut = "off";
defparam \Add7~97 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add7~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( \Add7~97_sumout  ) + ( \Add6~41_sumout  ) + ( \Add7~34  ))
// \Add7~38  = CARRY(( \Add7~97_sumout  ) + ( \Add6~41_sumout  ) + ( \Add7~34  ))

	.dataa(!\Add6~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( \added_value[2][11]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~42  ))
// \Add6~46  = CARRY(( \added_value[2][11]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~42  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datac(!\added_value[2][11] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \Add7~101 (
// Equation(s):
// \Add7~101_sumout  = SUM(( !\Lowpass:3:N_Bit_Register_unit|LEDR [6] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [7]) ) + ( \Add7~99  ) + ( \Add7~98  ))
// \Add7~102  = CARRY(( !\Lowpass:3:N_Bit_Register_unit|LEDR [6] $ (\Lowpass:3:N_Bit_Register_unit|LEDR [7]) ) + ( \Add7~99  ) + ( \Add7~98  ))
// \Add7~103  = SHARE((\Lowpass:3:N_Bit_Register_unit|LEDR [6] & !\Lowpass:3:N_Bit_Register_unit|LEDR [7]))

	.dataa(!\Lowpass:3:N_Bit_Register_unit|LEDR [6]),
	.datab(gnd),
	.datac(!\Lowpass:3:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~98 ),
	.sharein(\Add7~99 ),
	.combout(),
	.sumout(\Add7~101_sumout ),
	.cout(\Add7~102 ),
	.shareout(\Add7~103 ));
// synopsys translate_off
defparam \Add7~101 .extended_lut = "off";
defparam \Add7~101 .lut_mask = 64'h000050500000A5A5;
defparam \Add7~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( \Add6~45_sumout  ) + ( \Add7~101_sumout  ) + ( \Add7~38  ))
// \Add7~42  = CARRY(( \Add6~45_sumout  ) + ( \Add7~101_sumout  ) + ( \Add7~38  ))

	.dataa(gnd),
	.datab(!\Add6~45_sumout ),
	.datac(!\Add7~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( \added_value[2][12]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~46  ))
// \Add6~50  = CARRY(( \added_value[2][12]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~46  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datac(!\added_value[2][12] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N33
cyclonev_lcell_comb \Add7~105 (
// Equation(s):
// \Add7~105_sumout  = SUM(( VCC ) + ( \Add7~103  ) + ( \Add7~102  ))
// \Add7~106  = CARRY(( VCC ) + ( \Add7~103  ) + ( \Add7~102  ))
// \Add7~107  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~102 ),
	.sharein(\Add7~103 ),
	.combout(),
	.sumout(\Add7~105_sumout ),
	.cout(\Add7~106 ),
	.shareout(\Add7~107 ));
// synopsys translate_off
defparam \Add7~105 .extended_lut = "off";
defparam \Add7~105 .lut_mask = 64'h000000000000FFFF;
defparam \Add7~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N33
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( \Add6~49_sumout  ) + ( \Add7~105_sumout  ) + ( \Add7~42  ))
// \Add7~46  = CARRY(( \Add6~49_sumout  ) + ( \Add7~105_sumout  ) + ( \Add7~42  ))

	.dataa(!\Add6~49_sumout ),
	.datab(gnd),
	.datac(!\Add7~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \Add7~109 (
// Equation(s):
// \Add7~109_sumout  = SUM(( VCC ) + ( \Add7~107  ) + ( \Add7~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~106 ),
	.sharein(\Add7~107 ),
	.combout(),
	.sumout(\Add7~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~109 .extended_lut = "off";
defparam \Add7~109 .lut_mask = 64'h000000000000FFFF;
defparam \Add7~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N39
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( \added_value[2][13]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~50  ))
// \Add6~54  = CARRY(( \added_value[2][13]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~50  ))

	.dataa(!\added_value[2][13] ),
	.datab(gnd),
	.datac(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000F0F000005555;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N36
cyclonev_lcell_comb \Add7~49 (
// Equation(s):
// \Add7~49_sumout  = SUM(( \Add6~53_sumout  ) + ( \Add7~109_sumout  ) + ( \Add7~46  ))
// \Add7~50  = CARRY(( \Add6~53_sumout  ) + ( \Add7~109_sumout  ) + ( \Add7~46  ))

	.dataa(!\Add7~109_sumout ),
	.datab(!\Add6~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~49_sumout ),
	.cout(\Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Add7~49 .extended_lut = "off";
defparam \Add7~49 .lut_mask = 64'h0000AAAA00003333;
defparam \Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_sumout  = SUM(( \added_value[2][14]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~54  ))
// \Add6~58  = CARRY(( \added_value[2][14]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datac(!\added_value[2][14] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~57_sumout ),
	.cout(\Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N39
cyclonev_lcell_comb \Add7~53 (
// Equation(s):
// \Add7~53_sumout  = SUM(( \Add7~109_sumout  ) + ( \Add6~57_sumout  ) + ( \Add7~50  ))
// \Add7~54  = CARRY(( \Add7~109_sumout  ) + ( \Add6~57_sumout  ) + ( \Add7~50  ))

	.dataa(!\Add7~109_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~57_sumout ),
	.datag(gnd),
	.cin(\Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~53_sumout ),
	.cout(\Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Add7~53 .extended_lut = "off";
defparam \Add7~53 .lut_mask = 64'h0000FF0000005555;
defparam \Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N45
cyclonev_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_sumout  = SUM(( \added_value[2][15]  ) + ( \Lowpass:2:N_Bit_Register_unit|LEDR [7] ) + ( \Add6~58  ))

	.dataa(!\added_value[2][15] ),
	.datab(!\Lowpass:2:N_Bit_Register_unit|LEDR [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~61 .extended_lut = "off";
defparam \Add6~61 .lut_mask = 64'h0000CCCC00005555;
defparam \Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N42
cyclonev_lcell_comb \Add7~57 (
// Equation(s):
// \Add7~57_sumout  = SUM(( \Add6~61_sumout  ) + ( \Add7~109_sumout  ) + ( \Add7~54  ))

	.dataa(!\Add6~61_sumout ),
	.datab(gnd),
	.datac(!\Add7~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~57 .extended_lut = "off";
defparam \Add7~57 .lut_mask = 64'h0000F0F000005555;
defparam \Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \Mult1~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,gnd,gnd}),
	.ay({\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],
\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [7],\Lowpass:4:N_Bit_Register_unit|LEDR [6],\Lowpass:4:N_Bit_Register_unit|LEDR [5],
\Lowpass:4:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ,\Lowpass:4:N_Bit_Register_unit|LEDR [3],\Lowpass:4:N_Bit_Register_unit|LEDR [2],\Lowpass:4:N_Bit_Register_unit|LEDR [1],\Lowpass:4:N_Bit_Register_unit|LEDR [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,
\Add7~57_sumout ,\Add7~57_sumout }),
	.by({\Add7~57_sumout ,\Add7~57_sumout ,\Add7~57_sumout ,\Add7~53_sumout ,\Add7~49_sumout ,\Add7~45_sumout ,\Add7~41_sumout ,\Add7~37_sumout ,\Add7~33_sumout ,\Add7~29_sumout ,\Add7~25_sumout ,\Add7~21_sumout ,\Add7~17_sumout ,\Add7~13_sumout ,\Add7~9_sumout ,\Add7~5_sumout ,
\Add7~1_sumout ,\Add6~1_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~mac .accumulate_clock = "none";
defparam \Mult1~mac .ax_clock = "none";
defparam \Mult1~mac .ax_width = 6;
defparam \Mult1~mac .ay_scan_in_clock = "none";
defparam \Mult1~mac .ay_scan_in_width = 19;
defparam \Mult1~mac .ay_use_scan_in = "false";
defparam \Mult1~mac .az_clock = "none";
defparam \Mult1~mac .bx_clock = "none";
defparam \Mult1~mac .bx_width = 18;
defparam \Mult1~mac .by_clock = "none";
defparam \Mult1~mac .by_use_scan_in = "false";
defparam \Mult1~mac .by_width = 18;
defparam \Mult1~mac .bz_clock = "none";
defparam \Mult1~mac .coef_a_0 = 0;
defparam \Mult1~mac .coef_a_1 = 0;
defparam \Mult1~mac .coef_a_2 = 0;
defparam \Mult1~mac .coef_a_3 = 0;
defparam \Mult1~mac .coef_a_4 = 0;
defparam \Mult1~mac .coef_a_5 = 0;
defparam \Mult1~mac .coef_a_6 = 0;
defparam \Mult1~mac .coef_a_7 = 0;
defparam \Mult1~mac .coef_b_0 = 0;
defparam \Mult1~mac .coef_b_1 = 0;
defparam \Mult1~mac .coef_b_2 = 0;
defparam \Mult1~mac .coef_b_3 = 0;
defparam \Mult1~mac .coef_b_4 = 0;
defparam \Mult1~mac .coef_b_5 = 0;
defparam \Mult1~mac .coef_b_6 = 0;
defparam \Mult1~mac .coef_b_7 = 0;
defparam \Mult1~mac .coef_sel_a_clock = "none";
defparam \Mult1~mac .coef_sel_b_clock = "none";
defparam \Mult1~mac .delay_scan_out_ay = "false";
defparam \Mult1~mac .delay_scan_out_by = "false";
defparam \Mult1~mac .enable_double_accum = "false";
defparam \Mult1~mac .load_const_clock = "none";
defparam \Mult1~mac .load_const_value = 0;
defparam \Mult1~mac .mode_sub_location = 0;
defparam \Mult1~mac .negate_clock = "none";
defparam \Mult1~mac .operand_source_max = "input";
defparam \Mult1~mac .operand_source_may = "input";
defparam \Mult1~mac .operand_source_mbx = "input";
defparam \Mult1~mac .operand_source_mby = "input";
defparam \Mult1~mac .operation_mode = "m18x18_plus36";
defparam \Mult1~mac .output_clock = "none";
defparam \Mult1~mac .preadder_subtract_a = "false";
defparam \Mult1~mac .preadder_subtract_b = "false";
defparam \Mult1~mac .result_a_width = 64;
defparam \Mult1~mac .signed_max = "false";
defparam \Mult1~mac .signed_may = "true";
defparam \Mult1~mac .signed_mbx = "true";
defparam \Mult1~mac .signed_mby = "false";
defparam \Mult1~mac .sub_clock = "none";
defparam \Mult1~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \Add15~1 (
// Equation(s):
// \Add15~1_sumout  = SUM(( \added_value[5][0]  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [0] ) + ( !VCC ))
// \Add15~2  = CARRY(( \added_value[5][0]  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Lowpass:6:N_Bit_Register_unit|LEDR [0]),
	.datac(!\added_value[5][0] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~1_sumout ),
	.cout(\Add15~2 ),
	.shareout());
// synopsys translate_off
defparam \Add15~1 .extended_lut = "off";
defparam \Add15~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \Add14~1 (
// Equation(s):
// \Add14~1_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [0] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [1] ) + ( !VCC ))
// \Add14~2  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [0] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Lowpass:6:N_Bit_Register_unit|LEDR [1]),
	.datac(!\Lowpass:6:N_Bit_Register_unit|LEDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~1_sumout ),
	.cout(\Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \Add14~1 .extended_lut = "off";
defparam \Add14~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N10
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:5:N_Bit_Register_unit|LEDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N0
cyclonev_lcell_comb \Add11~1 (
// Equation(s):
// \Add11~1_sumout  = SUM(( \Lowpass:5:N_Bit_Register_unit|LEDR [0] ) + ( !VCC ) + ( !VCC ))
// \Add11~2  = CARRY(( \Lowpass:5:N_Bit_Register_unit|LEDR [0] ) + ( !VCC ) + ( !VCC ))
// \Add11~3  = SHARE(!\Lowpass:5:N_Bit_Register_unit|LEDR [0])

	.dataa(gnd),
	.datab(!\Lowpass:5:N_Bit_Register_unit|LEDR [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~1_sumout ),
	.cout(\Add11~2 ),
	.shareout(\Add11~3 ));
// synopsys translate_off
defparam \Add11~1 .extended_lut = "off";
defparam \Add11~1 .lut_mask = 64'h0000CCCC00003333;
defparam \Add11~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_sumout  = SUM(( \added_value[5][1]  ) + ( \Add11~1_sumout  ) + ( !VCC ))
// \Add13~2  = CARRY(( \added_value[5][1]  ) + ( \Add11~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\added_value[5][1] ),
	.datac(!\Add11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~1_sumout ),
	.cout(\Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \Add13~1 .extended_lut = "off";
defparam \Add13~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \Add15~5 (
// Equation(s):
// \Add15~5_sumout  = SUM(( \Add13~1_sumout  ) + ( \Add14~1_sumout  ) + ( \Add15~2  ))
// \Add15~6  = CARRY(( \Add13~1_sumout  ) + ( \Add14~1_sumout  ) + ( \Add15~2  ))

	.dataa(!\Add14~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add13~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~5_sumout ),
	.cout(\Add15~6 ),
	.shareout());
// synopsys translate_off
defparam \Add15~5 .extended_lut = "off";
defparam \Add15~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N33
cyclonev_lcell_comb \Add14~5 (
// Equation(s):
// \Add14~5_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [1] ) + ( \Add14~2  ))
// \Add14~6  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [1] ) + ( \Add14~2  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [2]),
	.datab(gnd),
	.datac(!\Lowpass:6:N_Bit_Register_unit|LEDR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~5_sumout ),
	.cout(\Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \Add14~5 .extended_lut = "off";
defparam \Add14~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N46
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N3
cyclonev_lcell_comb \Add11~5 (
// Equation(s):
// \Add11~5_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q  ) + ( \Add11~3  ) + ( \Add11~2  ))
// \Add11~6  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q  ) + ( \Add11~3  ) + ( \Add11~2  ))
// \Add11~7  = SHARE(GND)

	.dataa(!\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~2 ),
	.sharein(\Add11~3 ),
	.combout(),
	.sumout(\Add11~5_sumout ),
	.cout(\Add11~6 ),
	.shareout(\Add11~7 ));
// synopsys translate_off
defparam \Add11~5 .extended_lut = "off";
defparam \Add11~5 .lut_mask = 64'h000000000000AAAA;
defparam \Add11~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N3
cyclonev_lcell_comb \Add13~5 (
// Equation(s):
// \Add13~5_sumout  = SUM(( \added_value[5][2]  ) + ( \Add11~5_sumout  ) + ( \Add13~2  ))
// \Add13~6  = CARRY(( \added_value[5][2]  ) + ( \Add11~5_sumout  ) + ( \Add13~2  ))

	.dataa(!\added_value[5][2] ),
	.datab(gnd),
	.datac(!\Add11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~5_sumout ),
	.cout(\Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \Add13~5 .extended_lut = "off";
defparam \Add13~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \Add15~9 (
// Equation(s):
// \Add15~9_sumout  = SUM(( \Add14~5_sumout  ) + ( \Add13~5_sumout  ) + ( \Add15~6  ))
// \Add15~10  = CARRY(( \Add14~5_sumout  ) + ( \Add13~5_sumout  ) + ( \Add15~6  ))

	.dataa(gnd),
	.datab(!\Add14~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add13~5_sumout ),
	.datag(gnd),
	.cin(\Add15~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~9_sumout ),
	.cout(\Add15~10 ),
	.shareout());
// synopsys translate_off
defparam \Add15~9 .extended_lut = "off";
defparam \Add15~9 .lut_mask = 64'h0000FF0000003333;
defparam \Add15~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N36
cyclonev_lcell_comb \Add14~9 (
// Equation(s):
// \Add14~9_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [3] ) + ( \Add14~6  ))
// \Add14~10  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [3] ) + ( \Add14~6  ))

	.dataa(gnd),
	.datab(!\Lowpass:6:N_Bit_Register_unit|LEDR [3]),
	.datac(!\Lowpass:6:N_Bit_Register_unit|LEDR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~9_sumout ),
	.cout(\Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \Add14~9 .extended_lut = "off";
defparam \Add14~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N43
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [2]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \Add11~9 (
// Equation(s):
// \Add11~9_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q  ) + ( \Add11~7  ) + ( \Add11~6  ))
// \Add11~10  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q  ) + ( \Add11~7  ) + ( \Add11~6  ))
// \Add11~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~6 ),
	.sharein(\Add11~7 ),
	.combout(),
	.sumout(\Add11~9_sumout ),
	.cout(\Add11~10 ),
	.shareout(\Add11~11 ));
// synopsys translate_off
defparam \Add11~9 .extended_lut = "off";
defparam \Add11~9 .lut_mask = 64'h000000000000F0F0;
defparam \Add11~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N6
cyclonev_lcell_comb \Add13~9 (
// Equation(s):
// \Add13~9_sumout  = SUM(( \Add11~9_sumout  ) + ( \added_value[5][3]  ) + ( \Add13~6  ))
// \Add13~10  = CARRY(( \Add11~9_sumout  ) + ( \added_value[5][3]  ) + ( \Add13~6  ))

	.dataa(gnd),
	.datab(!\added_value[5][3] ),
	.datac(gnd),
	.datad(!\Add11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~9_sumout ),
	.cout(\Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \Add13~9 .extended_lut = "off";
defparam \Add13~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N9
cyclonev_lcell_comb \Add15~13 (
// Equation(s):
// \Add15~13_sumout  = SUM(( \Add13~9_sumout  ) + ( \Add14~9_sumout  ) + ( \Add15~10  ))
// \Add15~14  = CARRY(( \Add13~9_sumout  ) + ( \Add14~9_sumout  ) + ( \Add15~10  ))

	.dataa(!\Add14~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add13~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~13_sumout ),
	.cout(\Add15~14 ),
	.shareout());
// synopsys translate_off
defparam \Add15~13 .extended_lut = "off";
defparam \Add15~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add15~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N9
cyclonev_lcell_comb \Add11~13 (
// Equation(s):
// \Add11~13_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR [3] ) + ( \Add11~11  ) + ( \Add11~10  ))
// \Add11~14  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR [3] ) + ( \Add11~11  ) + ( \Add11~10  ))
// \Add11~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~10 ),
	.sharein(\Add11~11 ),
	.combout(),
	.sumout(\Add11~13_sumout ),
	.cout(\Add11~14 ),
	.shareout(\Add11~15 ));
// synopsys translate_off
defparam \Add11~13 .extended_lut = "off";
defparam \Add11~13 .lut_mask = 64'h000000000000F0F0;
defparam \Add11~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N9
cyclonev_lcell_comb \Add13~13 (
// Equation(s):
// \Add13~13_sumout  = SUM(( \added_value[5][4]  ) + ( \Add11~13_sumout  ) + ( \Add13~10  ))
// \Add13~14  = CARRY(( \added_value[5][4]  ) + ( \Add11~13_sumout  ) + ( \Add13~10  ))

	.dataa(!\Add11~13_sumout ),
	.datab(gnd),
	.datac(!\added_value[5][4] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~13_sumout ),
	.cout(\Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \Add13~13 .extended_lut = "off";
defparam \Add13~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N39
cyclonev_lcell_comb \Add14~13 (
// Equation(s):
// \Add14~13_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [3] ) + ( \Add14~10  ))
// \Add14~14  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [3] ) + ( \Add14~10  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [4]),
	.datab(gnd),
	.datac(!\Lowpass:6:N_Bit_Register_unit|LEDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~13_sumout ),
	.cout(\Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \Add14~13 .extended_lut = "off";
defparam \Add14~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \Add15~17 (
// Equation(s):
// \Add15~17_sumout  = SUM(( \Add13~13_sumout  ) + ( \Add14~13_sumout  ) + ( \Add15~14  ))
// \Add15~18  = CARRY(( \Add13~13_sumout  ) + ( \Add14~13_sumout  ) + ( \Add15~14  ))

	.dataa(!\Add13~13_sumout ),
	.datab(gnd),
	.datac(!\Add14~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~17_sumout ),
	.cout(\Add15~18 ),
	.shareout());
// synopsys translate_off
defparam \Add15~17 .extended_lut = "off";
defparam \Add15~17 .lut_mask = 64'h0000F0F000005555;
defparam \Add15~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \Add14~17 (
// Equation(s):
// \Add14~17_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [5] ) + ( \Add14~14  ))
// \Add14~18  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [5] ) + ( \Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:6:N_Bit_Register_unit|LEDR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:6:N_Bit_Register_unit|LEDR [5]),
	.datag(gnd),
	.cin(\Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~17_sumout ),
	.cout(\Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \Add14~17 .extended_lut = "off";
defparam \Add14~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N46
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [4]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N12
cyclonev_lcell_comb \Add11~17 (
// Equation(s):
// \Add11~17_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR [0] $ (\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ) ) + ( \Add11~15  ) + ( \Add11~14  ))
// \Add11~18  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR [0] $ (\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ) ) + ( \Add11~15  ) + ( \Add11~14  ))
// \Add11~19  = SHARE((\Lowpass:5:N_Bit_Register_unit|LEDR [0] & !\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\Lowpass:5:N_Bit_Register_unit|LEDR [0]),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~14 ),
	.sharein(\Add11~15 ),
	.combout(),
	.sumout(\Add11~17_sumout ),
	.cout(\Add11~18 ),
	.shareout(\Add11~19 ));
// synopsys translate_off
defparam \Add11~17 .extended_lut = "off";
defparam \Add11~17 .lut_mask = 64'h000030300000C3C3;
defparam \Add11~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N12
cyclonev_lcell_comb \Add13~17 (
// Equation(s):
// \Add13~17_sumout  = SUM(( \added_value[5][5]  ) + ( \Add11~17_sumout  ) + ( \Add13~14  ))
// \Add13~18  = CARRY(( \added_value[5][5]  ) + ( \Add11~17_sumout  ) + ( \Add13~14  ))

	.dataa(gnd),
	.datab(!\Add11~17_sumout ),
	.datac(gnd),
	.datad(!\added_value[5][5] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~17_sumout ),
	.cout(\Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \Add13~17 .extended_lut = "off";
defparam \Add13~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N15
cyclonev_lcell_comb \Add15~21 (
// Equation(s):
// \Add15~21_sumout  = SUM(( \Add13~17_sumout  ) + ( \Add14~17_sumout  ) + ( \Add15~18  ))
// \Add15~22  = CARRY(( \Add13~17_sumout  ) + ( \Add14~17_sumout  ) + ( \Add15~18  ))

	.dataa(gnd),
	.datab(!\Add14~17_sumout ),
	.datac(!\Add13~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~21_sumout ),
	.cout(\Add15~22 ),
	.shareout());
// synopsys translate_off
defparam \Add15~21 .extended_lut = "off";
defparam \Add15~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add15~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N37
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:4:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N15
cyclonev_lcell_comb \Add11~21 (
// Equation(s):
// \Add11~21_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q  $ (\Lowpass:5:N_Bit_Register_unit|LEDR [5]) ) + ( \Add11~19  ) + ( \Add11~18  ))
// \Add11~22  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q  $ (\Lowpass:5:N_Bit_Register_unit|LEDR [5]) ) + ( \Add11~19  ) + ( \Add11~18  ))
// \Add11~23  = SHARE((\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q  & !\Lowpass:5:N_Bit_Register_unit|LEDR [5]))

	.dataa(!\Lowpass:5:N_Bit_Register_unit|LEDR[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~18 ),
	.sharein(\Add11~19 ),
	.combout(),
	.sumout(\Add11~21_sumout ),
	.cout(\Add11~22 ),
	.shareout(\Add11~23 ));
// synopsys translate_off
defparam \Add11~21 .extended_lut = "off";
defparam \Add11~21 .lut_mask = 64'h000050500000A5A5;
defparam \Add11~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N15
cyclonev_lcell_comb \Add13~21 (
// Equation(s):
// \Add13~21_sumout  = SUM(( \added_value[5][6]  ) + ( \Add11~21_sumout  ) + ( \Add13~18  ))
// \Add13~22  = CARRY(( \added_value[5][6]  ) + ( \Add11~21_sumout  ) + ( \Add13~18  ))

	.dataa(!\Add11~21_sumout ),
	.datab(gnd),
	.datac(!\added_value[5][6] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~21_sumout ),
	.cout(\Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \Add13~21 .extended_lut = "off";
defparam \Add13~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N14
dffeas \Lowpass:6:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:5:N_Bit_Register_unit|LEDR [6]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:6:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:6:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N45
cyclonev_lcell_comb \Add14~21 (
// Equation(s):
// \Add14~21_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [5] ) + ( \Add14~18  ))
// \Add14~22  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [5] ) + ( \Add14~18  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:6:N_Bit_Register_unit|LEDR [5]),
	.datag(gnd),
	.cin(\Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~21_sumout ),
	.cout(\Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \Add14~21 .extended_lut = "off";
defparam \Add14~21 .lut_mask = 64'h0000FF0000005555;
defparam \Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N18
cyclonev_lcell_comb \Add15~25 (
// Equation(s):
// \Add15~25_sumout  = SUM(( \Add13~21_sumout  ) + ( \Add14~21_sumout  ) + ( \Add15~22  ))
// \Add15~26  = CARRY(( \Add13~21_sumout  ) + ( \Add14~21_sumout  ) + ( \Add15~22  ))

	.dataa(!\Add13~21_sumout ),
	.datab(gnd),
	.datac(!\Add14~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~25_sumout ),
	.cout(\Add15~26 ),
	.shareout());
// synopsys translate_off
defparam \Add15~25 .extended_lut = "off";
defparam \Add15~25 .lut_mask = 64'h0000F0F000005555;
defparam \Add15~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \Add14~25 (
// Equation(s):
// \Add14~25_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add14~22  ))
// \Add14~26  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [6] ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add14~22  ))

	.dataa(gnd),
	.datab(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datac(!\Lowpass:6:N_Bit_Register_unit|LEDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~25_sumout ),
	.cout(\Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \Add14~25 .extended_lut = "off";
defparam \Add14~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N43
dffeas \Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:5:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N18
cyclonev_lcell_comb \Add11~25 (
// Equation(s):
// \Add11~25_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  $ (\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ) ) + ( \Add11~23  ) + ( \Add11~22  ))
// \Add11~26  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  $ (\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ) ) + ( \Add11~23  ) + ( \Add11~22  ))
// \Add11~27  = SHARE((!\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q  & \Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~22 ),
	.sharein(\Add11~23 ),
	.combout(),
	.sumout(\Add11~25_sumout ),
	.cout(\Add11~26 ),
	.shareout(\Add11~27 ));
// synopsys translate_off
defparam \Add11~25 .extended_lut = "off";
defparam \Add11~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add11~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N18
cyclonev_lcell_comb \Add13~25 (
// Equation(s):
// \Add13~25_sumout  = SUM(( \added_value[5][7]  ) + ( \Add11~25_sumout  ) + ( \Add13~22  ))
// \Add13~26  = CARRY(( \added_value[5][7]  ) + ( \Add11~25_sumout  ) + ( \Add13~22  ))

	.dataa(gnd),
	.datab(!\Add11~25_sumout ),
	.datac(gnd),
	.datad(!\added_value[5][7] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~25_sumout ),
	.cout(\Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \Add13~25 .extended_lut = "off";
defparam \Add13~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N21
cyclonev_lcell_comb \Add15~29 (
// Equation(s):
// \Add15~29_sumout  = SUM(( \Add13~25_sumout  ) + ( \Add14~25_sumout  ) + ( \Add15~26  ))
// \Add15~30  = CARRY(( \Add13~25_sumout  ) + ( \Add14~25_sumout  ) + ( \Add15~26  ))

	.dataa(gnd),
	.datab(!\Add14~25_sumout ),
	.datac(!\Add13~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~29_sumout ),
	.cout(\Add15~30 ),
	.shareout());
// synopsys translate_off
defparam \Add15~29 .extended_lut = "off";
defparam \Add15~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add15~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N21
cyclonev_lcell_comb \Add11~29 (
// Equation(s):
// \Add11~29_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR [3]) ) + ( \Add11~27  ) + ( \Add11~26  ))
// \Add11~30  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR [3]) ) + ( \Add11~27  ) + ( \Add11~26  ))
// \Add11~31  = SHARE((!\Lowpass:5:N_Bit_Register_unit|LEDR [7] & \Lowpass:5:N_Bit_Register_unit|LEDR [3]))

	.dataa(!\Lowpass:5:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~26 ),
	.sharein(\Add11~27 ),
	.combout(),
	.sumout(\Add11~29_sumout ),
	.cout(\Add11~30 ),
	.shareout(\Add11~31 ));
// synopsys translate_off
defparam \Add11~29 .extended_lut = "off";
defparam \Add11~29 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add11~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N21
cyclonev_lcell_comb \Add13~29 (
// Equation(s):
// \Add13~29_sumout  = SUM(( \Add11~29_sumout  ) + ( \added_value[5][8]  ) + ( \Add13~26  ))
// \Add13~30  = CARRY(( \Add11~29_sumout  ) + ( \added_value[5][8]  ) + ( \Add13~26  ))

	.dataa(!\Add11~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\added_value[5][8] ),
	.datag(gnd),
	.cin(\Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~29_sumout ),
	.cout(\Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \Add13~29 .extended_lut = "off";
defparam \Add13~29 .lut_mask = 64'h0000FF0000005555;
defparam \Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N51
cyclonev_lcell_comb \Add14~29 (
// Equation(s):
// \Add14~29_sumout  = SUM(( GND ) + ( GND ) + ( \Add14~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add14~29 .extended_lut = "off";
defparam \Add14~29 .lut_mask = 64'h0000FFFF00000000;
defparam \Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \Add15~33 (
// Equation(s):
// \Add15~33_sumout  = SUM(( \Add13~29_sumout  ) + ( \Add14~29_sumout  ) + ( \Add15~30  ))
// \Add15~34  = CARRY(( \Add13~29_sumout  ) + ( \Add14~29_sumout  ) + ( \Add15~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add13~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add14~29_sumout ),
	.datag(gnd),
	.cin(\Add15~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~33_sumout ),
	.cout(\Add15~34 ),
	.shareout());
// synopsys translate_off
defparam \Add15~33 .extended_lut = "off";
defparam \Add15~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add15~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N24
cyclonev_lcell_comb \Add11~33 (
// Equation(s):
// \Add11~33_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ) ) + ( \Add11~31  ) + ( \Add11~30  ))
// \Add11~34  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ) ) + ( \Add11~31  ) + ( \Add11~30  ))
// \Add11~35  = SHARE((!\Lowpass:5:N_Bit_Register_unit|LEDR [7] & \Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ))

	.dataa(!\Lowpass:5:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~30 ),
	.sharein(\Add11~31 ),
	.combout(),
	.sumout(\Add11~33_sumout ),
	.cout(\Add11~34 ),
	.shareout(\Add11~35 ));
// synopsys translate_off
defparam \Add11~33 .extended_lut = "off";
defparam \Add11~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add11~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \Add13~33 (
// Equation(s):
// \Add13~33_sumout  = SUM(( \added_value[5][9]  ) + ( \Add11~33_sumout  ) + ( \Add13~30  ))
// \Add13~34  = CARRY(( \added_value[5][9]  ) + ( \Add11~33_sumout  ) + ( \Add13~30  ))

	.dataa(gnd),
	.datab(!\Add11~33_sumout ),
	.datac(!\added_value[5][9] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~33_sumout ),
	.cout(\Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \Add13~33 .extended_lut = "off";
defparam \Add13~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N27
cyclonev_lcell_comb \Add15~37 (
// Equation(s):
// \Add15~37_sumout  = SUM(( \Add13~33_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~34  ))
// \Add15~38  = CARRY(( \Add13~33_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~34  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Add13~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~37_sumout ),
	.cout(\Add15~38 ),
	.shareout());
// synopsys translate_off
defparam \Add15~37 .extended_lut = "off";
defparam \Add15~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add15~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N27
cyclonev_lcell_comb \Add11~37 (
// Equation(s):
// \Add11~37_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR [5]) ) + ( \Add11~35  ) + ( \Add11~34  ))
// \Add11~38  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR [5]) ) + ( \Add11~35  ) + ( \Add11~34  ))
// \Add11~39  = SHARE((!\Lowpass:5:N_Bit_Register_unit|LEDR [7] & \Lowpass:5:N_Bit_Register_unit|LEDR [5]))

	.dataa(!\Lowpass:5:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Lowpass:5:N_Bit_Register_unit|LEDR [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~34 ),
	.sharein(\Add11~35 ),
	.combout(),
	.sumout(\Add11~37_sumout ),
	.cout(\Add11~38 ),
	.shareout(\Add11~39 ));
// synopsys translate_off
defparam \Add11~37 .extended_lut = "off";
defparam \Add11~37 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add11~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N27
cyclonev_lcell_comb \Add13~37 (
// Equation(s):
// \Add13~37_sumout  = SUM(( \Add11~37_sumout  ) + ( \added_value[5][10]  ) + ( \Add13~34  ))
// \Add13~38  = CARRY(( \Add11~37_sumout  ) + ( \added_value[5][10]  ) + ( \Add13~34  ))

	.dataa(!\Add11~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\added_value[5][10] ),
	.datag(gnd),
	.cin(\Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~37_sumout ),
	.cout(\Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \Add13~37 .extended_lut = "off";
defparam \Add13~37 .lut_mask = 64'h0000FF0000005555;
defparam \Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \Add15~41 (
// Equation(s):
// \Add15~41_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add13~37_sumout  ) + ( \Add15~38  ))
// \Add15~42  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add13~37_sumout  ) + ( \Add15~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add13~37_sumout ),
	.datad(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~41_sumout ),
	.cout(\Add15~42 ),
	.shareout());
// synopsys translate_off
defparam \Add15~41 .extended_lut = "off";
defparam \Add15~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add15~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \Add11~41 (
// Equation(s):
// \Add11~41_sumout  = SUM(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ) ) + ( \Add11~39  ) + ( \Add11~38  ))
// \Add11~42  = CARRY(( !\Lowpass:5:N_Bit_Register_unit|LEDR [7] $ (\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ) ) + ( \Add11~39  ) + ( \Add11~38  ))
// \Add11~43  = SHARE((!\Lowpass:5:N_Bit_Register_unit|LEDR [7] & \Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ))

	.dataa(!\Lowpass:5:N_Bit_Register_unit|LEDR [7]),
	.datab(!\Lowpass:5:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~38 ),
	.sharein(\Add11~39 ),
	.combout(),
	.sumout(\Add11~41_sumout ),
	.cout(\Add11~42 ),
	.shareout(\Add11~43 ));
// synopsys translate_off
defparam \Add11~41 .extended_lut = "off";
defparam \Add11~41 .lut_mask = 64'h0000222200009999;
defparam \Add11~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N30
cyclonev_lcell_comb \Add13~41 (
// Equation(s):
// \Add13~41_sumout  = SUM(( \added_value[5][11]  ) + ( \Add11~41_sumout  ) + ( \Add13~38  ))
// \Add13~42  = CARRY(( \added_value[5][11]  ) + ( \Add11~41_sumout  ) + ( \Add13~38  ))

	.dataa(gnd),
	.datab(!\added_value[5][11] ),
	.datac(!\Add11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~41_sumout ),
	.cout(\Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \Add13~41 .extended_lut = "off";
defparam \Add13~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N33
cyclonev_lcell_comb \Add15~45 (
// Equation(s):
// \Add15~45_sumout  = SUM(( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add13~41_sumout  ) + ( \Add15~42  ))
// \Add15~46  = CARRY(( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add13~41_sumout  ) + ( \Add15~42  ))

	.dataa(!\Add13~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~45_sumout ),
	.cout(\Add15~46 ),
	.shareout());
// synopsys translate_off
defparam \Add15~45 .extended_lut = "off";
defparam \Add15~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add15~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N33
cyclonev_lcell_comb \Add11~45 (
// Equation(s):
// \Add11~45_sumout  = SUM(( VCC ) + ( \Add11~43  ) + ( \Add11~42  ))
// \Add11~46  = CARRY(( VCC ) + ( \Add11~43  ) + ( \Add11~42  ))
// \Add11~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~42 ),
	.sharein(\Add11~43 ),
	.combout(),
	.sumout(\Add11~45_sumout ),
	.cout(\Add11~46 ),
	.shareout(\Add11~47 ));
// synopsys translate_off
defparam \Add11~45 .extended_lut = "off";
defparam \Add11~45 .lut_mask = 64'h000000000000FFFF;
defparam \Add11~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N33
cyclonev_lcell_comb \Add13~45 (
// Equation(s):
// \Add13~45_sumout  = SUM(( \added_value[5][12]  ) + ( \Add11~45_sumout  ) + ( \Add13~42  ))
// \Add13~46  = CARRY(( \added_value[5][12]  ) + ( \Add11~45_sumout  ) + ( \Add13~42  ))

	.dataa(!\added_value[5][12] ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add11~45_sumout ),
	.datag(gnd),
	.cin(\Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~45_sumout ),
	.cout(\Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \Add13~45 .extended_lut = "off";
defparam \Add13~45 .lut_mask = 64'h0000FF0000005555;
defparam \Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \Add15~49 (
// Equation(s):
// \Add15~49_sumout  = SUM(( \Add13~45_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~46  ))
// \Add15~50  = CARRY(( \Add13~45_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~46  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Add13~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~49_sumout ),
	.cout(\Add15~50 ),
	.shareout());
// synopsys translate_off
defparam \Add15~49 .extended_lut = "off";
defparam \Add15~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add15~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N36
cyclonev_lcell_comb \Add11~49 (
// Equation(s):
// \Add11~49_sumout  = SUM(( VCC ) + ( \Add11~47  ) + ( \Add11~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~46 ),
	.sharein(\Add11~47 ),
	.combout(),
	.sumout(\Add11~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add11~49 .extended_lut = "off";
defparam \Add11~49 .lut_mask = 64'h000000000000FFFF;
defparam \Add11~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N36
cyclonev_lcell_comb \Add13~49 (
// Equation(s):
// \Add13~49_sumout  = SUM(( \added_value[5][13]  ) + ( \Add11~49_sumout  ) + ( \Add13~46  ))
// \Add13~50  = CARRY(( \added_value[5][13]  ) + ( \Add11~49_sumout  ) + ( \Add13~46  ))

	.dataa(gnd),
	.datab(!\Add11~49_sumout ),
	.datac(!\added_value[5][13] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~49_sumout ),
	.cout(\Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \Add13~49 .extended_lut = "off";
defparam \Add13~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N39
cyclonev_lcell_comb \Add15~53 (
// Equation(s):
// \Add15~53_sumout  = SUM(( \Add13~49_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~50  ))
// \Add15~54  = CARRY(( \Add13~49_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~50  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Add13~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~53_sumout ),
	.cout(\Add15~54 ),
	.shareout());
// synopsys translate_off
defparam \Add15~53 .extended_lut = "off";
defparam \Add15~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add15~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \Add13~53 (
// Equation(s):
// \Add13~53_sumout  = SUM(( \added_value[5][14]  ) + ( \Add11~49_sumout  ) + ( \Add13~50  ))
// \Add13~54  = CARRY(( \added_value[5][14]  ) + ( \Add11~49_sumout  ) + ( \Add13~50  ))

	.dataa(!\added_value[5][14] ),
	.datab(gnd),
	.datac(!\Add11~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~53_sumout ),
	.cout(\Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \Add13~53 .extended_lut = "off";
defparam \Add13~53 .lut_mask = 64'h0000F0F000005555;
defparam \Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \Add15~57 (
// Equation(s):
// \Add15~57_sumout  = SUM(( \Add13~53_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~54  ))
// \Add15~58  = CARRY(( \Add13~53_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~54  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Add13~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~57_sumout ),
	.cout(\Add15~58 ),
	.shareout());
// synopsys translate_off
defparam \Add15~57 .extended_lut = "off";
defparam \Add15~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add15~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N42
cyclonev_lcell_comb \Add13~57 (
// Equation(s):
// \Add13~57_sumout  = SUM(( \added_value[5][15]  ) + ( \Add11~49_sumout  ) + ( \Add13~54  ))

	.dataa(gnd),
	.datab(!\Add11~49_sumout ),
	.datac(!\added_value[5][15] ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add13~57 .extended_lut = "off";
defparam \Add13~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N45
cyclonev_lcell_comb \Add15~61 (
// Equation(s):
// \Add15~61_sumout  = SUM(( \Add13~57_sumout  ) + ( \Lowpass:6:N_Bit_Register_unit|LEDR [7] ) + ( \Add15~58  ))

	.dataa(!\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(!\Add13~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add15~61 .extended_lut = "off";
defparam \Add15~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add15~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc}),
	.ay({\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,
\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,
\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[7]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR[6]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR [5],\Lowpass:7:N_Bit_Register_unit|LEDR [4],
\Lowpass:7:N_Bit_Register_unit|LEDR [3],\Lowpass:7:N_Bit_Register_unit|LEDR[2]~DUPLICATE_q ,\Lowpass:7:N_Bit_Register_unit|LEDR [1],\Lowpass:7:N_Bit_Register_unit|LEDR[0]~DUPLICATE_q }),
	.az(26'b00000000000000000000000000),
	.bx({\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,
\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout }),
	.by({\Add15~61_sumout ,\Add15~61_sumout ,\Add15~61_sumout ,\Add15~57_sumout ,\Add15~53_sumout ,\Add15~49_sumout ,\Add15~45_sumout ,\Add15~41_sumout ,\Add15~37_sumout ,\Add15~33_sumout ,\Add15~29_sumout ,\Add15~25_sumout ,\Add15~21_sumout ,\Add15~17_sumout ,\Add15~13_sumout ,
\Add15~9_sumout ,\Add15~5_sumout ,\Add15~1_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~mac .accumulate_clock = "none";
defparam \Mult2~mac .ax_clock = "none";
defparam \Mult2~mac .ax_width = 18;
defparam \Mult2~mac .ay_scan_in_clock = "none";
defparam \Mult2~mac .ay_scan_in_width = 19;
defparam \Mult2~mac .ay_use_scan_in = "false";
defparam \Mult2~mac .az_clock = "none";
defparam \Mult2~mac .bx_clock = "none";
defparam \Mult2~mac .bx_width = 18;
defparam \Mult2~mac .by_clock = "none";
defparam \Mult2~mac .by_use_scan_in = "false";
defparam \Mult2~mac .by_width = 18;
defparam \Mult2~mac .bz_clock = "none";
defparam \Mult2~mac .coef_a_0 = 0;
defparam \Mult2~mac .coef_a_1 = 0;
defparam \Mult2~mac .coef_a_2 = 0;
defparam \Mult2~mac .coef_a_3 = 0;
defparam \Mult2~mac .coef_a_4 = 0;
defparam \Mult2~mac .coef_a_5 = 0;
defparam \Mult2~mac .coef_a_6 = 0;
defparam \Mult2~mac .coef_a_7 = 0;
defparam \Mult2~mac .coef_b_0 = 0;
defparam \Mult2~mac .coef_b_1 = 0;
defparam \Mult2~mac .coef_b_2 = 0;
defparam \Mult2~mac .coef_b_3 = 0;
defparam \Mult2~mac .coef_b_4 = 0;
defparam \Mult2~mac .coef_b_5 = 0;
defparam \Mult2~mac .coef_b_6 = 0;
defparam \Mult2~mac .coef_b_7 = 0;
defparam \Mult2~mac .coef_sel_a_clock = "none";
defparam \Mult2~mac .coef_sel_b_clock = "none";
defparam \Mult2~mac .delay_scan_out_ay = "false";
defparam \Mult2~mac .delay_scan_out_by = "false";
defparam \Mult2~mac .enable_double_accum = "false";
defparam \Mult2~mac .load_const_clock = "none";
defparam \Mult2~mac .load_const_value = 0;
defparam \Mult2~mac .mode_sub_location = 0;
defparam \Mult2~mac .negate_clock = "none";
defparam \Mult2~mac .operand_source_max = "input";
defparam \Mult2~mac .operand_source_may = "input";
defparam \Mult2~mac .operand_source_mbx = "input";
defparam \Mult2~mac .operand_source_mby = "input";
defparam \Mult2~mac .operation_mode = "m18x18_plus36";
defparam \Mult2~mac .output_clock = "none";
defparam \Mult2~mac .preadder_subtract_a = "false";
defparam \Mult2~mac .preadder_subtract_b = "false";
defparam \Mult2~mac .result_a_width = 64;
defparam \Mult2~mac .signed_max = "true";
defparam \Mult2~mac .signed_may = "true";
defparam \Mult2~mac .signed_mbx = "true";
defparam \Mult2~mac .signed_mby = "false";
defparam \Mult2~mac .sub_clock = "none";
defparam \Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \Add17~1 (
// Equation(s):
// \Add17~1_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [0] ) + ( VCC ) + ( !VCC ))
// \Add17~2  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:8:N_Bit_Register_unit|LEDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~1_sumout ),
	.cout(\Add17~2 ),
	.shareout());
// synopsys translate_off
defparam \Add17~1 .extended_lut = "off";
defparam \Add17~1 .lut_mask = 64'h000000000000F0F0;
defparam \Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N0
cyclonev_lcell_comb \Add19~1 (
// Equation(s):
// \Add19~1_sumout  = SUM(( !\Lowpass:9:N_Bit_Register_unit|LEDR [0] $ (!\added_value[8][0]  $ (\Add17~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \Add19~2  = CARRY(( !\Lowpass:9:N_Bit_Register_unit|LEDR [0] $ (!\added_value[8][0]  $ (\Add17~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \Add19~3  = SHARE((!\Lowpass:9:N_Bit_Register_unit|LEDR [0] & (\added_value[8][0]  & \Add17~1_sumout )) # (\Lowpass:9:N_Bit_Register_unit|LEDR [0] & ((\Add17~1_sumout ) # (\added_value[8][0] ))))

	.dataa(gnd),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [0]),
	.datac(!\added_value[8][0] ),
	.datad(!\Add17~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~1_sumout ),
	.cout(\Add19~2 ),
	.shareout(\Add19~3 ));
// synopsys translate_off
defparam \Add19~1 .extended_lut = "off";
defparam \Add19~1 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \Lowpass:7:N_Bit_Register_unit|LEDR [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:7:N_Bit_Register_unit|LEDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N25
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:8:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder (
// Equation(s):
// \Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder_combout  = ( \Lowpass:8:N_Bit_Register_unit|LEDR [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:8:N_Bit_Register_unit|LEDR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder .extended_lut = "off";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N35
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:9:N_Bit_Register_unit|LEDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[1] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N3
cyclonev_lcell_comb \Add17~5 (
// Equation(s):
// \Add17~5_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [1] ) + ( GND ) + ( \Add17~2  ))
// \Add17~6  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [1] ) + ( GND ) + ( \Add17~2  ))

	.dataa(!\Lowpass:8:N_Bit_Register_unit|LEDR [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~5_sumout ),
	.cout(\Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \Add17~5 .extended_lut = "off";
defparam \Add17~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N3
cyclonev_lcell_comb \Add19~5 (
// Equation(s):
// \Add19~5_sumout  = SUM(( !\Lowpass:9:N_Bit_Register_unit|LEDR [1] $ (!\added_value[8][1]  $ (\Add17~5_sumout )) ) + ( \Add19~3  ) + ( \Add19~2  ))
// \Add19~6  = CARRY(( !\Lowpass:9:N_Bit_Register_unit|LEDR [1] $ (!\added_value[8][1]  $ (\Add17~5_sumout )) ) + ( \Add19~3  ) + ( \Add19~2  ))
// \Add19~7  = SHARE((!\Lowpass:9:N_Bit_Register_unit|LEDR [1] & (\added_value[8][1]  & \Add17~5_sumout )) # (\Lowpass:9:N_Bit_Register_unit|LEDR [1] & ((\Add17~5_sumout ) # (\added_value[8][1] ))))

	.dataa(!\Lowpass:9:N_Bit_Register_unit|LEDR [1]),
	.datab(gnd),
	.datac(!\added_value[8][1] ),
	.datad(!\Add17~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~2 ),
	.sharein(\Add19~3 ),
	.combout(),
	.sumout(\Add19~5_sumout ),
	.cout(\Add19~6 ),
	.shareout(\Add19~7 ));
// synopsys translate_off
defparam \Add19~5 .extended_lut = "off";
defparam \Add19~5 .lut_mask = 64'h0000055F00005AA5;
defparam \Add19~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X82_Y3_N56
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:7:N_Bit_Register_unit|LEDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N11
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:7:N_Bit_Register_unit|LEDR [2]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N32
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:8:N_Bit_Register_unit|LEDR [2]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[2] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N0
cyclonev_lcell_comb \Add20~1 (
// Equation(s):
// \Add20~1_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [0] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [2] ) + ( !VCC ))
// \Add20~2  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [0] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [2]),
	.datac(!\Lowpass:9:N_Bit_Register_unit|LEDR [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~1_sumout ),
	.cout(\Add20~2 ),
	.shareout());
// synopsys translate_off
defparam \Add20~1 .extended_lut = "off";
defparam \Add20~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \Add17~9 (
// Equation(s):
// \Add17~9_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [2] ) + ( GND ) + ( \Add17~6  ))
// \Add17~10  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [2] ) + ( GND ) + ( \Add17~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:8:N_Bit_Register_unit|LEDR [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~9_sumout ),
	.cout(\Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \Add17~9 .extended_lut = "off";
defparam \Add17~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N6
cyclonev_lcell_comb \Add19~9 (
// Equation(s):
// \Add19~9_sumout  = SUM(( !\Add20~1_sumout  $ (!\added_value[8][2]  $ (\Add17~9_sumout )) ) + ( \Add19~7  ) + ( \Add19~6  ))
// \Add19~10  = CARRY(( !\Add20~1_sumout  $ (!\added_value[8][2]  $ (\Add17~9_sumout )) ) + ( \Add19~7  ) + ( \Add19~6  ))
// \Add19~11  = SHARE((!\Add20~1_sumout  & (\added_value[8][2]  & \Add17~9_sumout )) # (\Add20~1_sumout  & ((\Add17~9_sumout ) # (\added_value[8][2] ))))

	.dataa(gnd),
	.datab(!\Add20~1_sumout ),
	.datac(!\added_value[8][2] ),
	.datad(!\Add17~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~6 ),
	.sharein(\Add19~7 ),
	.combout(),
	.sumout(\Add19~9_sumout ),
	.cout(\Add19~10 ),
	.shareout(\Add19~11 ));
// synopsys translate_off
defparam \Add19~9 .extended_lut = "off";
defparam \Add19~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X82_Y3_N2
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR [3]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N29
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:7:N_Bit_Register_unit|LEDR[3]~DUPLICATE_q ),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N9
cyclonev_lcell_comb \Add17~17 (
// Equation(s):
// \Add17~17_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [3] ) + ( GND ) + ( \Add17~10  ))
// \Add17~18  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [3] ) + ( GND ) + ( \Add17~10  ))

	.dataa(!\Lowpass:8:N_Bit_Register_unit|LEDR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~17_sumout ),
	.cout(\Add17~18 ),
	.shareout());
// synopsys translate_off
defparam \Add17~17 .extended_lut = "off";
defparam \Add17~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N0
cyclonev_lcell_comb \Add18~1 (
// Equation(s):
// \Add18~1_sumout  = SUM(( \Add17~17_sumout  ) + ( \Add17~1_sumout  ) + ( !VCC ))
// \Add18~2  = CARRY(( \Add17~17_sumout  ) + ( \Add17~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Add17~17_sumout ),
	.datac(!\Add17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~1_sumout ),
	.cout(\Add18~2 ),
	.shareout());
// synopsys translate_off
defparam \Add18~1 .extended_lut = "off";
defparam \Add18~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N47
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:8:N_Bit_Register_unit|LEDR [3]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[3] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N3
cyclonev_lcell_comb \Add20~5 (
// Equation(s):
// \Add20~5_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [1] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [3] ) + ( \Add20~2  ))
// \Add20~6  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [1] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [3] ) + ( \Add20~2  ))

	.dataa(!\Lowpass:9:N_Bit_Register_unit|LEDR [3]),
	.datab(gnd),
	.datac(!\Lowpass:9:N_Bit_Register_unit|LEDR [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add20~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~5_sumout ),
	.cout(\Add20~6 ),
	.shareout());
// synopsys translate_off
defparam \Add20~5 .extended_lut = "off";
defparam \Add20~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N9
cyclonev_lcell_comb \Add19~13 (
// Equation(s):
// \Add19~13_sumout  = SUM(( !\added_value[8][3]  $ (!\Add18~1_sumout  $ (\Add20~5_sumout )) ) + ( \Add19~11  ) + ( \Add19~10  ))
// \Add19~14  = CARRY(( !\added_value[8][3]  $ (!\Add18~1_sumout  $ (\Add20~5_sumout )) ) + ( \Add19~11  ) + ( \Add19~10  ))
// \Add19~15  = SHARE((!\added_value[8][3]  & (\Add18~1_sumout  & \Add20~5_sumout )) # (\added_value[8][3]  & ((\Add20~5_sumout ) # (\Add18~1_sumout ))))

	.dataa(!\added_value[8][3] ),
	.datab(gnd),
	.datac(!\Add18~1_sumout ),
	.datad(!\Add20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~10 ),
	.sharein(\Add19~11 ),
	.combout(),
	.sumout(\Add19~13_sumout ),
	.cout(\Add19~14 ),
	.shareout(\Add19~15 ));
// synopsys translate_off
defparam \Add19~13 .extended_lut = "off";
defparam \Add19~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Add19~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N51
cyclonev_lcell_comb \Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder (
// Equation(s):
// \Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder_combout  = ( \Lowpass:7:N_Bit_Register_unit|LEDR [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:7:N_Bit_Register_unit|LEDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder .extended_lut = "off";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N52
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:8:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \Add17~21 (
// Equation(s):
// \Add17~21_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [4] ) + ( GND ) + ( \Add17~18  ))
// \Add17~22  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [4] ) + ( GND ) + ( \Add17~18  ))

	.dataa(gnd),
	.datab(!\Lowpass:8:N_Bit_Register_unit|LEDR [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~21_sumout ),
	.cout(\Add17~22 ),
	.shareout());
// synopsys translate_off
defparam \Add17~21 .extended_lut = "off";
defparam \Add17~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \Add18~5 (
// Equation(s):
// \Add18~5_sumout  = SUM(( \Add17~21_sumout  ) + ( \Add17~5_sumout  ) + ( \Add18~2  ))
// \Add18~6  = CARRY(( \Add17~21_sumout  ) + ( \Add17~5_sumout  ) + ( \Add18~2  ))

	.dataa(!\Add17~5_sumout ),
	.datab(gnd),
	.datac(!\Add17~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~5_sumout ),
	.cout(\Add18~6 ),
	.shareout());
// synopsys translate_off
defparam \Add18~5 .extended_lut = "off";
defparam \Add18~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N42
cyclonev_lcell_comb \Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder (
// Equation(s):
// \Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder_combout  = ( \Lowpass:8:N_Bit_Register_unit|LEDR [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:8:N_Bit_Register_unit|LEDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder .extended_lut = "off";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N43
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:9:N_Bit_Register_unit|LEDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[4] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N6
cyclonev_lcell_comb \Add20~9 (
// Equation(s):
// \Add20~9_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [4] ) + ( \Add20~6  ))
// \Add20~10  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [2] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [4] ) + ( \Add20~6  ))

	.dataa(gnd),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [2]),
	.datac(!\Lowpass:9:N_Bit_Register_unit|LEDR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~9_sumout ),
	.cout(\Add20~10 ),
	.shareout());
// synopsys translate_off
defparam \Add20~9 .extended_lut = "off";
defparam \Add20~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N12
cyclonev_lcell_comb \Add19~17 (
// Equation(s):
// \Add19~17_sumout  = SUM(( !\Add18~5_sumout  $ (!\added_value[8][4]  $ (\Add20~9_sumout )) ) + ( \Add19~15  ) + ( \Add19~14  ))
// \Add19~18  = CARRY(( !\Add18~5_sumout  $ (!\added_value[8][4]  $ (\Add20~9_sumout )) ) + ( \Add19~15  ) + ( \Add19~14  ))
// \Add19~19  = SHARE((!\Add18~5_sumout  & (\added_value[8][4]  & \Add20~9_sumout )) # (\Add18~5_sumout  & ((\Add20~9_sumout ) # (\added_value[8][4] ))))

	.dataa(gnd),
	.datab(!\Add18~5_sumout ),
	.datac(!\added_value[8][4] ),
	.datad(!\Add20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~14 ),
	.sharein(\Add19~15 ),
	.combout(),
	.sumout(\Add19~17_sumout ),
	.cout(\Add19~18 ),
	.shareout(\Add19~19 ));
// synopsys translate_off
defparam \Add19~17 .extended_lut = "off";
defparam \Add19~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X82_Y3_N23
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:7:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N37
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:8:N_Bit_Register_unit|LEDR [5]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[5] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N9
cyclonev_lcell_comb \Add20~13 (
// Equation(s):
// \Add20~13_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [3] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [5] ) + ( \Add20~10  ))
// \Add20~14  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [3] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [5] ) + ( \Add20~10  ))

	.dataa(!\Lowpass:9:N_Bit_Register_unit|LEDR [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Lowpass:9:N_Bit_Register_unit|LEDR [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~13_sumout ),
	.cout(\Add20~14 ),
	.shareout());
// synopsys translate_off
defparam \Add20~13 .extended_lut = "off";
defparam \Add20~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N15
cyclonev_lcell_comb \Add17~25 (
// Equation(s):
// \Add17~25_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [5] ) + ( GND ) + ( \Add17~22  ))
// \Add17~26  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [5] ) + ( GND ) + ( \Add17~22  ))

	.dataa(!\Lowpass:8:N_Bit_Register_unit|LEDR [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~25_sumout ),
	.cout(\Add17~26 ),
	.shareout());
// synopsys translate_off
defparam \Add17~25 .extended_lut = "off";
defparam \Add17~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \Add18~9 (
// Equation(s):
// \Add18~9_sumout  = SUM(( \Add17~25_sumout  ) + ( \Add17~9_sumout  ) + ( \Add18~6  ))
// \Add18~10  = CARRY(( \Add17~25_sumout  ) + ( \Add17~9_sumout  ) + ( \Add18~6  ))

	.dataa(gnd),
	.datab(!\Add17~25_sumout ),
	.datac(!\Add17~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~9_sumout ),
	.cout(\Add18~10 ),
	.shareout());
// synopsys translate_off
defparam \Add18~9 .extended_lut = "off";
defparam \Add18~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N15
cyclonev_lcell_comb \Add19~21 (
// Equation(s):
// \Add19~21_sumout  = SUM(( !\added_value[8][5]  $ (!\Add20~13_sumout  $ (\Add18~9_sumout )) ) + ( \Add19~19  ) + ( \Add19~18  ))
// \Add19~22  = CARRY(( !\added_value[8][5]  $ (!\Add20~13_sumout  $ (\Add18~9_sumout )) ) + ( \Add19~19  ) + ( \Add19~18  ))
// \Add19~23  = SHARE((!\added_value[8][5]  & (\Add20~13_sumout  & \Add18~9_sumout )) # (\added_value[8][5]  & ((\Add18~9_sumout ) # (\Add20~13_sumout ))))

	.dataa(!\added_value[8][5] ),
	.datab(gnd),
	.datac(!\Add20~13_sumout ),
	.datad(!\Add18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~18 ),
	.sharein(\Add19~19 ),
	.combout(),
	.sumout(\Add19~21_sumout ),
	.cout(\Add19~22 ),
	.shareout(\Add19~23 ));
// synopsys translate_off
defparam \Add19~21 .extended_lut = "off";
defparam \Add19~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Add19~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:7:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:7:N_Bit_Register_unit|LEDR [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:7:N_Bit_Register_unit|LEDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N31
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:8:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \Add17~29 (
// Equation(s):
// \Add17~29_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [6] ) + ( GND ) + ( \Add17~26  ))
// \Add17~30  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [6] ) + ( GND ) + ( \Add17~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:8:N_Bit_Register_unit|LEDR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~29_sumout ),
	.cout(\Add17~30 ),
	.shareout());
// synopsys translate_off
defparam \Add17~29 .extended_lut = "off";
defparam \Add17~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N9
cyclonev_lcell_comb \Add18~13 (
// Equation(s):
// \Add18~13_sumout  = SUM(( \Add17~29_sumout  ) + ( \Add17~17_sumout  ) + ( \Add18~10  ))
// \Add18~14  = CARRY(( \Add17~29_sumout  ) + ( \Add17~17_sumout  ) + ( \Add18~10  ))

	.dataa(!\Add17~29_sumout ),
	.datab(gnd),
	.datac(!\Add17~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~13_sumout ),
	.cout(\Add18~14 ),
	.shareout());
// synopsys translate_off
defparam \Add18~13 .extended_lut = "off";
defparam \Add18~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder (
// Equation(s):
// \Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder_combout  = ( \Lowpass:8:N_Bit_Register_unit|LEDR [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:8:N_Bit_Register_unit|LEDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder .extended_lut = "off";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N7
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Lowpass:9:N_Bit_Register_unit|LEDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[6] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N12
cyclonev_lcell_comb \Add20~17 (
// Equation(s):
// \Add20~17_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [6] ) + ( \Add20~14  ))
// \Add20~18  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [4] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [6] ) + ( \Add20~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:9:N_Bit_Register_unit|LEDR [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Lowpass:9:N_Bit_Register_unit|LEDR [6]),
	.datag(gnd),
	.cin(\Add20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~17_sumout ),
	.cout(\Add20~18 ),
	.shareout());
// synopsys translate_off
defparam \Add20~17 .extended_lut = "off";
defparam \Add20~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N18
cyclonev_lcell_comb \Add19~25 (
// Equation(s):
// \Add19~25_sumout  = SUM(( !\Add18~13_sumout  $ (!\Add20~17_sumout  $ (\added_value[8][6] )) ) + ( \Add19~23  ) + ( \Add19~22  ))
// \Add19~26  = CARRY(( !\Add18~13_sumout  $ (!\Add20~17_sumout  $ (\added_value[8][6] )) ) + ( \Add19~23  ) + ( \Add19~22  ))
// \Add19~27  = SHARE((!\Add18~13_sumout  & (\Add20~17_sumout  & \added_value[8][6] )) # (\Add18~13_sumout  & ((\added_value[8][6] ) # (\Add20~17_sumout ))))

	.dataa(gnd),
	.datab(!\Add18~13_sumout ),
	.datac(!\Add20~17_sumout ),
	.datad(!\added_value[8][6] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~22 ),
	.sharein(\Add19~23 ),
	.combout(),
	.sumout(\Add19~25_sumout ),
	.cout(\Add19~26 ),
	.shareout(\Add19~27 ));
// synopsys translate_off
defparam \Add19~25 .extended_lut = "off";
defparam \Add19~25 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X83_Y3_N50
dffeas \Lowpass:7:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:6:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:7:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:7:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N59
dffeas \Lowpass:8:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:7:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:8:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:8:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \Add17~33 (
// Equation(s):
// \Add17~33_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [7] ) + ( GND ) + ( \Add17~30  ))
// \Add17~34  = CARRY(( !\Lowpass:8:N_Bit_Register_unit|LEDR [7] ) + ( GND ) + ( \Add17~30  ))

	.dataa(!\Lowpass:8:N_Bit_Register_unit|LEDR [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~33_sumout ),
	.cout(\Add17~34 ),
	.shareout());
// synopsys translate_off
defparam \Add17~33 .extended_lut = "off";
defparam \Add17~33 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N12
cyclonev_lcell_comb \Add18~17 (
// Equation(s):
// \Add18~17_sumout  = SUM(( \Add17~33_sumout  ) + ( \Add17~21_sumout  ) + ( \Add18~14  ))
// \Add18~18  = CARRY(( \Add17~33_sumout  ) + ( \Add17~21_sumout  ) + ( \Add18~14  ))

	.dataa(gnd),
	.datab(!\Add17~21_sumout ),
	.datac(!\Add17~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~17_sumout ),
	.cout(\Add18~18 ),
	.shareout());
// synopsys translate_off
defparam \Add18~17 .extended_lut = "off";
defparam \Add18~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add18~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N47
dffeas \Lowpass:9:N_Bit_Register_unit|LEDR[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Lowpass:8:N_Bit_Register_unit|LEDR [7]),
	.clrn(!\KEY0~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[7] .is_wysiwyg = "true";
defparam \Lowpass:9:N_Bit_Register_unit|LEDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N15
cyclonev_lcell_comb \Add20~21 (
// Equation(s):
// \Add20~21_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [5] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [7] ) + ( \Add20~18  ))
// \Add20~22  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [5] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [7] ) + ( \Add20~18  ))

	.dataa(!\Lowpass:9:N_Bit_Register_unit|LEDR [5]),
	.datab(gnd),
	.datac(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~21_sumout ),
	.cout(\Add20~22 ),
	.shareout());
// synopsys translate_off
defparam \Add20~21 .extended_lut = "off";
defparam \Add20~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add20~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N21
cyclonev_lcell_comb \Add19~29 (
// Equation(s):
// \Add19~29_sumout  = SUM(( !\Add18~17_sumout  $ (!\added_value[8][7]  $ (\Add20~21_sumout )) ) + ( \Add19~27  ) + ( \Add19~26  ))
// \Add19~30  = CARRY(( !\Add18~17_sumout  $ (!\added_value[8][7]  $ (\Add20~21_sumout )) ) + ( \Add19~27  ) + ( \Add19~26  ))
// \Add19~31  = SHARE((!\Add18~17_sumout  & (\added_value[8][7]  & \Add20~21_sumout )) # (\Add18~17_sumout  & ((\Add20~21_sumout ) # (\added_value[8][7] ))))

	.dataa(!\Add18~17_sumout ),
	.datab(gnd),
	.datac(!\added_value[8][7] ),
	.datad(!\Add20~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~26 ),
	.sharein(\Add19~27 ),
	.combout(),
	.sumout(\Add19~29_sumout ),
	.cout(\Add19~30 ),
	.shareout(\Add19~31 ));
// synopsys translate_off
defparam \Add19~29 .extended_lut = "off";
defparam \Add19~29 .lut_mask = 64'h0000055F00005AA5;
defparam \Add19~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \Add17~13 (
// Equation(s):
// \Add17~13_sumout  = SUM(( !\Lowpass:8:N_Bit_Register_unit|LEDR [7] ) + ( GND ) + ( \Add17~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:8:N_Bit_Register_unit|LEDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add17~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add17~13 .extended_lut = "off";
defparam \Add17~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \Add18~21 (
// Equation(s):
// \Add18~21_sumout  = SUM(( \Add17~13_sumout  ) + ( \Add17~25_sumout  ) + ( \Add18~18  ))
// \Add18~22  = CARRY(( \Add17~13_sumout  ) + ( \Add17~25_sumout  ) + ( \Add18~18  ))

	.dataa(!\Add17~13_sumout ),
	.datab(gnd),
	.datac(!\Add17~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~21_sumout ),
	.cout(\Add18~22 ),
	.shareout());
// synopsys translate_off
defparam \Add18~21 .extended_lut = "off";
defparam \Add18~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N18
cyclonev_lcell_comb \Add20~25 (
// Equation(s):
// \Add20~25_sumout  = SUM(( \Lowpass:9:N_Bit_Register_unit|LEDR [7] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [6] ) + ( \Add20~22  ))
// \Add20~26  = CARRY(( \Lowpass:9:N_Bit_Register_unit|LEDR [7] ) + ( \Lowpass:9:N_Bit_Register_unit|LEDR [6] ) + ( \Add20~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Lowpass:9:N_Bit_Register_unit|LEDR [6]),
	.datad(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~25_sumout ),
	.cout(\Add20~26 ),
	.shareout());
// synopsys translate_off
defparam \Add20~25 .extended_lut = "off";
defparam \Add20~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add20~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N24
cyclonev_lcell_comb \Add19~33 (
// Equation(s):
// \Add19~33_sumout  = SUM(( !\Add18~21_sumout  $ (!\Add20~25_sumout  $ (\added_value[8][8] )) ) + ( \Add19~31  ) + ( \Add19~30  ))
// \Add19~34  = CARRY(( !\Add18~21_sumout  $ (!\Add20~25_sumout  $ (\added_value[8][8] )) ) + ( \Add19~31  ) + ( \Add19~30  ))
// \Add19~35  = SHARE((!\Add18~21_sumout  & (\Add20~25_sumout  & \added_value[8][8] )) # (\Add18~21_sumout  & ((\added_value[8][8] ) # (\Add20~25_sumout ))))

	.dataa(gnd),
	.datab(!\Add18~21_sumout ),
	.datac(!\Add20~25_sumout ),
	.datad(!\added_value[8][8] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~30 ),
	.sharein(\Add19~31 ),
	.combout(),
	.sumout(\Add19~33_sumout ),
	.cout(\Add19~34 ),
	.shareout(\Add19~35 ));
// synopsys translate_off
defparam \Add19~33 .extended_lut = "off";
defparam \Add19~33 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N21
cyclonev_lcell_comb \Add20~29 (
// Equation(s):
// \Add20~29_sumout  = SUM(( GND ) + ( GND ) + ( \Add20~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add20~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add20~29 .extended_lut = "off";
defparam \Add20~29 .lut_mask = 64'h0000FFFF00000000;
defparam \Add20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N18
cyclonev_lcell_comb \Add18~25 (
// Equation(s):
// \Add18~25_sumout  = SUM(( \Add17~29_sumout  ) + ( \Add17~13_sumout  ) + ( \Add18~22  ))
// \Add18~26  = CARRY(( \Add17~29_sumout  ) + ( \Add17~13_sumout  ) + ( \Add18~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add17~13_sumout ),
	.datad(!\Add17~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~25_sumout ),
	.cout(\Add18~26 ),
	.shareout());
// synopsys translate_off
defparam \Add18~25 .extended_lut = "off";
defparam \Add18~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add18~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N27
cyclonev_lcell_comb \Add19~37 (
// Equation(s):
// \Add19~37_sumout  = SUM(( !\Add20~29_sumout  $ (!\Add18~25_sumout  $ (\added_value[8][9] )) ) + ( \Add19~35  ) + ( \Add19~34  ))
// \Add19~38  = CARRY(( !\Add20~29_sumout  $ (!\Add18~25_sumout  $ (\added_value[8][9] )) ) + ( \Add19~35  ) + ( \Add19~34  ))
// \Add19~39  = SHARE((!\Add20~29_sumout  & (\Add18~25_sumout  & \added_value[8][9] )) # (\Add20~29_sumout  & ((\added_value[8][9] ) # (\Add18~25_sumout ))))

	.dataa(!\Add20~29_sumout ),
	.datab(gnd),
	.datac(!\Add18~25_sumout ),
	.datad(!\added_value[8][9] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~34 ),
	.sharein(\Add19~35 ),
	.combout(),
	.sumout(\Add19~37_sumout ),
	.cout(\Add19~38 ),
	.shareout(\Add19~39 ));
// synopsys translate_off
defparam \Add19~37 .extended_lut = "off";
defparam \Add19~37 .lut_mask = 64'h0000055F00005AA5;
defparam \Add19~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N21
cyclonev_lcell_comb \Add18~29 (
// Equation(s):
// \Add18~29_sumout  = SUM(( \Add17~13_sumout  ) + ( \Add17~33_sumout  ) + ( \Add18~26  ))
// \Add18~30  = CARRY(( \Add17~13_sumout  ) + ( \Add17~33_sumout  ) + ( \Add18~26  ))

	.dataa(!\Add17~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add17~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~29_sumout ),
	.cout(\Add18~30 ),
	.shareout());
// synopsys translate_off
defparam \Add18~29 .extended_lut = "off";
defparam \Add18~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add18~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N30
cyclonev_lcell_comb \Add19~41 (
// Equation(s):
// \Add19~41_sumout  = SUM(( !\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (!\Add18~29_sumout  $ (\added_value[8][10] )) ) + ( \Add19~39  ) + ( \Add19~38  ))
// \Add19~42  = CARRY(( !\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (!\Add18~29_sumout  $ (\added_value[8][10] )) ) + ( \Add19~39  ) + ( \Add19~38  ))
// \Add19~43  = SHARE((!\Lowpass:9:N_Bit_Register_unit|LEDR [7] & (\Add18~29_sumout  & \added_value[8][10] )) # (\Lowpass:9:N_Bit_Register_unit|LEDR [7] & ((\added_value[8][10] ) # (\Add18~29_sumout ))))

	.dataa(gnd),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datac(!\Add18~29_sumout ),
	.datad(!\added_value[8][10] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~38 ),
	.sharein(\Add19~39 ),
	.combout(),
	.sumout(\Add19~41_sumout ),
	.cout(\Add19~42 ),
	.shareout(\Add19~43 ));
// synopsys translate_off
defparam \Add19~41 .extended_lut = "off";
defparam \Add19~41 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \Add18~33 (
// Equation(s):
// \Add18~33_sumout  = SUM(( \Add17~13_sumout  ) + ( \Add17~13_sumout  ) + ( \Add18~30  ))
// \Add18~34  = CARRY(( \Add17~13_sumout  ) + ( \Add17~13_sumout  ) + ( \Add18~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add17~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~33_sumout ),
	.cout(\Add18~34 ),
	.shareout());
// synopsys translate_off
defparam \Add18~33 .extended_lut = "off";
defparam \Add18~33 .lut_mask = 64'h0000F0F000000F0F;
defparam \Add18~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N33
cyclonev_lcell_comb \Add19~45 (
// Equation(s):
// \Add19~45_sumout  = SUM(( !\added_value[8][11]  $ (!\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (\Add18~33_sumout )) ) + ( \Add19~43  ) + ( \Add19~42  ))
// \Add19~46  = CARRY(( !\added_value[8][11]  $ (!\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (\Add18~33_sumout )) ) + ( \Add19~43  ) + ( \Add19~42  ))
// \Add19~47  = SHARE((!\added_value[8][11]  & (\Lowpass:9:N_Bit_Register_unit|LEDR [7] & \Add18~33_sumout )) # (\added_value[8][11]  & ((\Add18~33_sumout ) # (\Lowpass:9:N_Bit_Register_unit|LEDR [7]))))

	.dataa(!\added_value[8][11] ),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datac(!\Add18~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~42 ),
	.sharein(\Add19~43 ),
	.combout(),
	.sumout(\Add19~45_sumout ),
	.cout(\Add19~46 ),
	.shareout(\Add19~47 ));
// synopsys translate_off
defparam \Add19~45 .extended_lut = "off";
defparam \Add19~45 .lut_mask = 64'h0000171700006969;
defparam \Add19~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N27
cyclonev_lcell_comb \Add18~37 (
// Equation(s):
// \Add18~37_sumout  = SUM(( GND ) + ( GND ) + ( \Add18~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add18~37 .extended_lut = "off";
defparam \Add18~37 .lut_mask = 64'h0000FFFF00000000;
defparam \Add18~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N36
cyclonev_lcell_comb \Add19~49 (
// Equation(s):
// \Add19~49_sumout  = SUM(( !\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (!\Add18~37_sumout  $ (\added_value[8][12] )) ) + ( \Add19~47  ) + ( \Add19~46  ))
// \Add19~50  = CARRY(( !\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (!\Add18~37_sumout  $ (\added_value[8][12] )) ) + ( \Add19~47  ) + ( \Add19~46  ))
// \Add19~51  = SHARE((!\Lowpass:9:N_Bit_Register_unit|LEDR [7] & (\Add18~37_sumout  & \added_value[8][12] )) # (\Lowpass:9:N_Bit_Register_unit|LEDR [7] & ((\added_value[8][12] ) # (\Add18~37_sumout ))))

	.dataa(gnd),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datac(!\Add18~37_sumout ),
	.datad(!\added_value[8][12] ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~46 ),
	.sharein(\Add19~47 ),
	.combout(),
	.sumout(\Add19~49_sumout ),
	.cout(\Add19~50 ),
	.shareout(\Add19~51 ));
// synopsys translate_off
defparam \Add19~49 .extended_lut = "off";
defparam \Add19~49 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N39
cyclonev_lcell_comb \Add19~53 (
// Equation(s):
// \Add19~53_sumout  = SUM(( !\added_value[8][13]  $ (!\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (\Add17~13_sumout )) ) + ( \Add19~51  ) + ( \Add19~50  ))
// \Add19~54  = CARRY(( !\added_value[8][13]  $ (!\Lowpass:9:N_Bit_Register_unit|LEDR [7] $ (\Add17~13_sumout )) ) + ( \Add19~51  ) + ( \Add19~50  ))
// \Add19~55  = SHARE((!\added_value[8][13]  & (\Lowpass:9:N_Bit_Register_unit|LEDR [7] & \Add17~13_sumout )) # (\added_value[8][13]  & ((\Add17~13_sumout ) # (\Lowpass:9:N_Bit_Register_unit|LEDR [7]))))

	.dataa(!\added_value[8][13] ),
	.datab(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datac(!\Add17~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~50 ),
	.sharein(\Add19~51 ),
	.combout(),
	.sumout(\Add19~53_sumout ),
	.cout(\Add19~54 ),
	.shareout(\Add19~55 ));
// synopsys translate_off
defparam \Add19~53 .extended_lut = "off";
defparam \Add19~53 .lut_mask = 64'h0000171700006969;
defparam \Add19~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N42
cyclonev_lcell_comb \Add19~57 (
// Equation(s):
// \Add19~57_sumout  = SUM(( !\Add17~13_sumout  $ (!\added_value[8][14]  $ (\Lowpass:9:N_Bit_Register_unit|LEDR [7])) ) + ( \Add19~55  ) + ( \Add19~54  ))
// \Add19~58  = CARRY(( !\Add17~13_sumout  $ (!\added_value[8][14]  $ (\Lowpass:9:N_Bit_Register_unit|LEDR [7])) ) + ( \Add19~55  ) + ( \Add19~54  ))
// \Add19~59  = SHARE((!\Add17~13_sumout  & (\added_value[8][14]  & \Lowpass:9:N_Bit_Register_unit|LEDR [7])) # (\Add17~13_sumout  & ((\Lowpass:9:N_Bit_Register_unit|LEDR [7]) # (\added_value[8][14] ))))

	.dataa(gnd),
	.datab(!\Add17~13_sumout ),
	.datac(!\added_value[8][14] ),
	.datad(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~54 ),
	.sharein(\Add19~55 ),
	.combout(),
	.sumout(\Add19~57_sumout ),
	.cout(\Add19~58 ),
	.shareout(\Add19~59 ));
// synopsys translate_off
defparam \Add19~57 .extended_lut = "off";
defparam \Add19~57 .lut_mask = 64'h0000033F00003CC3;
defparam \Add19~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N45
cyclonev_lcell_comb \Add19~61 (
// Equation(s):
// \Add19~61_sumout  = SUM(( !\Add17~13_sumout  $ (!\added_value[8][15]  $ (\Lowpass:9:N_Bit_Register_unit|LEDR [7])) ) + ( \Add19~59  ) + ( \Add19~58  ))

	.dataa(gnd),
	.datab(!\Add17~13_sumout ),
	.datac(!\added_value[8][15] ),
	.datad(!\Lowpass:9:N_Bit_Register_unit|LEDR [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~58 ),
	.sharein(\Add19~59 ),
	.combout(),
	.sumout(\Add19~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add19~61 .extended_lut = "off";
defparam \Add19~61 .lut_mask = 64'h0000000000003CC3;
defparam \Add19~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y36_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
