# UART_Verilog
 Implements a UART transceiver with 115200 baud rate, 8 data bits + 1 even parity bit, 1 start and 1 stop bit. Includes separate Tx and Rx modules, parity checking, and full simulation testbenches. Tested on Sipeed Tang Nano 20k FPGA board.
