// Automatically generated file. DO NOT EDIT.
// Generated by gen-device-svd.go from stm32l4r9.svd, see https://github.com/tinygo-org/stm32-svd

// +build stm32,stm32l4r9

// STM32L4R9
//

package stm32

import (
	"runtime/interrupt"
	"runtime/volatile"
	"unsafe"
)

// Some information about this device.
const (
	Device       = "STM32L4R9"
	CPU          = "CM4"
	FPUPresent   = true
	NVICPrioBits = 4
)

// Interrupt numbers.
const (
	// System window watchdog
	IRQ_WWDG = 0

	// External interrupt/event controller
	IRQ_PVD_PVM = 1

	// Real-time clock
	IRQ_TAMP_STAMP = 2

	// Real-time clock
	IRQ_RTC_WKUP = 3

	// Flash
	IRQ_FLASH = 4

	// Reset and clock control
	IRQ_RCC = 5

	// External interrupt/event controller
	IRQ_EXTI0 = 6

	// External interrupt/event controller
	IRQ_EXTI1 = 7

	// External interrupt/event controller
	IRQ_EXTI2 = 8

	// External interrupt/event controller
	IRQ_EXTI3 = 9

	// External interrupt/event controller
	IRQ_EXTI4 = 10

	// Direct memory access controller
	IRQ_DMA1_CH1 = 11

	// Direct memory access controller
	IRQ_DMA1_CH2 = 12

	// Direct memory access controller
	IRQ_DMA1_CH3 = 13

	// Direct memory access controller
	IRQ_DMA1_CH4 = 14

	// Direct memory access controller
	IRQ_DMA1_CH5 = 15

	// Direct memory access controller
	IRQ_DMA1_CH6 = 16

	// Direct memory access controller
	IRQ_DMA1_CH7 = 17

	// Analog-to-Digital Converter
	IRQ_ADC1 = 18

	// Controller area network
	IRQ_CAN1_TX = 19

	// Controller area network
	IRQ_CAN1_RX0 = 20

	// Controller area network
	IRQ_CAN1_RX1 = 21

	// Controller area network
	IRQ_CAN1_SCE = 22

	// External interrupt/event controller
	IRQ_EXTI9_5 = 23

	// Advanced-timers
	IRQ_TIM1_BRK_TIM15 = 24

	// Advanced-timers
	IRQ_TIM1_UP_TIM16 = 25

	// Advanced-timers
	IRQ_TIM1_TRG_COM_TIM17 = 26

	// Advanced-timers
	IRQ_TIM1_CC = 27

	// General-purpose-timers
	IRQ_TIM2 = 28

	IRQ_TIM3 = 29

	IRQ_TIM4 = 30

	// Inter-integrated circuit
	IRQ_I2C1_EV = 31

	// Inter-integrated circuit
	IRQ_I2C1_ER = 32

	IRQ_I2C2_EV = 33

	IRQ_I2C2_ER = 34

	// Serial peripheral interface/Inter-IC sound
	IRQ_SPI1 = 35

	IRQ_SPI2 = 36

	// Universal synchronous asynchronous receiver transmitter
	IRQ_USART1 = 37

	IRQ_USART2 = 38

	IRQ_USART3 = 39

	// External interrupt/event controller
	IRQ_EXTI15_10 = 40

	// Real-time clock
	IRQ_RTC_ALARM = 41

	// Digital filter for sigma delta modulators
	IRQ_DFSDM1_FLT3 = 42

	// Advanced-timers
	IRQ_TIM8_BRK = 43

	// Advanced-timers
	IRQ_TIM8_UP = 44

	// Advanced-timers
	IRQ_TIM8_TRG_COM = 45

	// Advanced-timers
	IRQ_TIM8_CC = 46

	// Analog-to-Digital Converter
	IRQ_ADC3 = 47

	// Flexible memory controller
	IRQ_FMC = 48

	// Secure digital input/output interface
	IRQ_SDMMC1 = 49

	IRQ_TIM5 = 50

	IRQ_SPI3 = 51

	IRQ_UART4 = 52

	IRQ_UART5 = 53

	// Basic-timers
	IRQ_TIM6_DACUNDER = 54

	IRQ_TIM7 = 55

	IRQ_DMA2_CH1 = 56

	IRQ_DMA2_CH2 = 57

	IRQ_DMA2_CH3 = 58

	IRQ_DMA2_CH4 = 59

	IRQ_DMA2_CH5 = 60

	// Digital filter for sigma delta modulators
	IRQ_DFSDM1_FLT0 = 61

	// Digital filter for sigma delta modulators
	IRQ_DFSDM1_FLT1 = 62

	// Digital filter for sigma delta modulators
	IRQ_DFSDM1_FLT2 = 63

	// Comparator
	IRQ_COMP = 64

	// Low power timer
	IRQ_LPTIM1 = 65

	IRQ_LPTIM2 = 66

	// USB on the go full speed
	IRQ_OTG_FS = 67

	IRQ_DMA2_CH6 = 68

	IRQ_DMA2_CH7 = 69

	// Universal synchronous asynchronous receiver transmitter
	IRQ_LPUART1 = 70

	// OctoSPI
	IRQ_OCTOSPI1 = 71

	IRQ_I2C3_EV = 72

	IRQ_I2C3_ER = 73

	// Serial audio interface
	IRQ_SAI1 = 74

	IRQ_SAI2 = 75

	IRQ_OCTOSPI2 = 76

	// Touch sensing controller
	IRQ_TSC = 77

	// DSI Host
	IRQ_DSIHSOT = 78

	// Advanced encryption standard hardware accelerator
	IRQ_AES = 79

	// Random number generator
	IRQ_RNG_HASH = 80

	// Flexible memory controller // Floting point unit
	IRQ_FPU = 81

	// Clock recovery system
	IRQ_CRS = 82

	IRQ_I2C4_ER = 83

	IRQ_I2C4_EV = 84

	// Digital camera interface
	IRQ_DCMI = 85

	// DMA2D controller
	IRQ_DMA2D = 90

	// Liquid crystal display controller
	IRQ_LCD_TFT = 91

	// Liquid crystal display controller
	IRQ_LCD_TFT_ER = 92

	// Graphic MMU
	IRQ_GFXMMU = 93

	// DMA request multiplexer
	IRQ_DMAMUX_OVR = 94

	// Highest interrupt number on this device.
	IRQ_max = 94
)

// Map interrupt numbers to function names.
// These aren't real calls, they're removed by the compiler.
var (
	_ = interrupt.Register(IRQ_WWDG, "WWDG_IRQHandler")
	_ = interrupt.Register(IRQ_PVD_PVM, "PVD_PVM_IRQHandler")
	_ = interrupt.Register(IRQ_TAMP_STAMP, "TAMP_STAMP_IRQHandler")
	_ = interrupt.Register(IRQ_RTC_WKUP, "RTC_WKUP_IRQHandler")
	_ = interrupt.Register(IRQ_FLASH, "FLASH_IRQHandler")
	_ = interrupt.Register(IRQ_RCC, "RCC_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI0, "EXTI0_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI1, "EXTI1_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI2, "EXTI2_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI3, "EXTI3_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI4, "EXTI4_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH1, "DMA1_CH1_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH2, "DMA1_CH2_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH3, "DMA1_CH3_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH4, "DMA1_CH4_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH5, "DMA1_CH5_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH6, "DMA1_CH6_IRQHandler")
	_ = interrupt.Register(IRQ_DMA1_CH7, "DMA1_CH7_IRQHandler")
	_ = interrupt.Register(IRQ_ADC1, "ADC1_IRQHandler")
	_ = interrupt.Register(IRQ_CAN1_TX, "CAN1_TX_IRQHandler")
	_ = interrupt.Register(IRQ_CAN1_RX0, "CAN1_RX0_IRQHandler")
	_ = interrupt.Register(IRQ_CAN1_RX1, "CAN1_RX1_IRQHandler")
	_ = interrupt.Register(IRQ_CAN1_SCE, "CAN1_SCE_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI9_5, "EXTI9_5_IRQHandler")
	_ = interrupt.Register(IRQ_TIM1_BRK_TIM15, "TIM1_BRK_TIM15_IRQHandler")
	_ = interrupt.Register(IRQ_TIM1_UP_TIM16, "TIM1_UP_TIM16_IRQHandler")
	_ = interrupt.Register(IRQ_TIM1_TRG_COM_TIM17, "TIM1_TRG_COM_TIM17_IRQHandler")
	_ = interrupt.Register(IRQ_TIM1_CC, "TIM1_CC_IRQHandler")
	_ = interrupt.Register(IRQ_TIM2, "TIM2_IRQHandler")
	_ = interrupt.Register(IRQ_TIM3, "TIM3_IRQHandler")
	_ = interrupt.Register(IRQ_TIM4, "TIM4_IRQHandler")
	_ = interrupt.Register(IRQ_I2C1_EV, "I2C1_EV_IRQHandler")
	_ = interrupt.Register(IRQ_I2C1_ER, "I2C1_ER_IRQHandler")
	_ = interrupt.Register(IRQ_I2C2_EV, "I2C2_EV_IRQHandler")
	_ = interrupt.Register(IRQ_I2C2_ER, "I2C2_ER_IRQHandler")
	_ = interrupt.Register(IRQ_SPI1, "SPI1_IRQHandler")
	_ = interrupt.Register(IRQ_SPI2, "SPI2_IRQHandler")
	_ = interrupt.Register(IRQ_USART1, "USART1_IRQHandler")
	_ = interrupt.Register(IRQ_USART2, "USART2_IRQHandler")
	_ = interrupt.Register(IRQ_USART3, "USART3_IRQHandler")
	_ = interrupt.Register(IRQ_EXTI15_10, "EXTI15_10_IRQHandler")
	_ = interrupt.Register(IRQ_RTC_ALARM, "RTC_ALARM_IRQHandler")
	_ = interrupt.Register(IRQ_DFSDM1_FLT3, "DFSDM1_FLT3_IRQHandler")
	_ = interrupt.Register(IRQ_TIM8_BRK, "TIM8_BRK_IRQHandler")
	_ = interrupt.Register(IRQ_TIM8_UP, "TIM8_UP_IRQHandler")
	_ = interrupt.Register(IRQ_TIM8_TRG_COM, "TIM8_TRG_COM_IRQHandler")
	_ = interrupt.Register(IRQ_TIM8_CC, "TIM8_CC_IRQHandler")
	_ = interrupt.Register(IRQ_ADC3, "ADC3_IRQHandler")
	_ = interrupt.Register(IRQ_FMC, "FMC_IRQHandler")
	_ = interrupt.Register(IRQ_SDMMC1, "SDMMC1_IRQHandler")
	_ = interrupt.Register(IRQ_TIM5, "TIM5_IRQHandler")
	_ = interrupt.Register(IRQ_SPI3, "SPI3_IRQHandler")
	_ = interrupt.Register(IRQ_UART4, "UART4_IRQHandler")
	_ = interrupt.Register(IRQ_UART5, "UART5_IRQHandler")
	_ = interrupt.Register(IRQ_TIM6_DACUNDER, "TIM6_DACUNDER_IRQHandler")
	_ = interrupt.Register(IRQ_TIM7, "TIM7_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH1, "DMA2_CH1_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH2, "DMA2_CH2_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH3, "DMA2_CH3_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH4, "DMA2_CH4_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH5, "DMA2_CH5_IRQHandler")
	_ = interrupt.Register(IRQ_DFSDM1_FLT0, "DFSDM1_FLT0_IRQHandler")
	_ = interrupt.Register(IRQ_DFSDM1_FLT1, "DFSDM1_FLT1_IRQHandler")
	_ = interrupt.Register(IRQ_DFSDM1_FLT2, "DFSDM1_FLT2_IRQHandler")
	_ = interrupt.Register(IRQ_COMP, "COMP_IRQHandler")
	_ = interrupt.Register(IRQ_LPTIM1, "LPTIM1_IRQHandler")
	_ = interrupt.Register(IRQ_LPTIM2, "LPTIM2_IRQHandler")
	_ = interrupt.Register(IRQ_OTG_FS, "OTG_FS_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH6, "DMA2_CH6_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2_CH7, "DMA2_CH7_IRQHandler")
	_ = interrupt.Register(IRQ_LPUART1, "LPUART1_IRQHandler")
	_ = interrupt.Register(IRQ_OCTOSPI1, "OCTOSPI1_IRQHandler")
	_ = interrupt.Register(IRQ_I2C3_EV, "I2C3_EV_IRQHandler")
	_ = interrupt.Register(IRQ_I2C3_ER, "I2C3_ER_IRQHandler")
	_ = interrupt.Register(IRQ_SAI1, "SAI1_IRQHandler")
	_ = interrupt.Register(IRQ_SAI2, "SAI2_IRQHandler")
	_ = interrupt.Register(IRQ_OCTOSPI2, "OCTOSPI2_IRQHandler")
	_ = interrupt.Register(IRQ_TSC, "TSC_IRQHandler")
	_ = interrupt.Register(IRQ_DSIHSOT, "DSIHSOT_IRQHandler")
	_ = interrupt.Register(IRQ_AES, "AES_IRQHandler")
	_ = interrupt.Register(IRQ_RNG_HASH, "RNG_HASH_IRQHandler")
	_ = interrupt.Register(IRQ_FPU, "FPU_IRQHandler")
	_ = interrupt.Register(IRQ_CRS, "CRS_IRQHandler")
	_ = interrupt.Register(IRQ_I2C4_ER, "I2C4_ER_IRQHandler")
	_ = interrupt.Register(IRQ_I2C4_EV, "I2C4_EV_IRQHandler")
	_ = interrupt.Register(IRQ_DCMI, "DCMI_IRQHandler")
	_ = interrupt.Register(IRQ_DMA2D, "DMA2D_IRQHandler")
	_ = interrupt.Register(IRQ_LCD_TFT, "LCD_TFT_IRQHandler")
	_ = interrupt.Register(IRQ_LCD_TFT_ER, "LCD_TFT_ER_IRQHandler")
	_ = interrupt.Register(IRQ_GFXMMU, "GFXMMU_IRQHandler")
	_ = interrupt.Register(IRQ_DMAMUX_OVR, "DMAMUX_OVR_IRQHandler")
)

// Peripherals.
var (
	// Digital-to-analog converter
	DAC = (*DAC_Type)(unsafe.Pointer(uintptr(0x40007400)))

	// Direct memory access controller
	DMA1 = (*DMA_Type)(unsafe.Pointer(uintptr(0x40020000)))

	// DMA request multiplexer
	DMAMUX1 = (*DMAMUX_Type)(unsafe.Pointer(uintptr(0x40020800)))

	// Cyclic redundancy check calculation unit
	CRC = (*CRC_Type)(unsafe.Pointer(uintptr(0x40023000)))

	// Liquid crystal display controller
	LTCD = (*LCD_Type)(unsafe.Pointer(uintptr(0x40016800)))

	// Touch sensing controller
	TSC = (*TSC_Type)(unsafe.Pointer(uintptr(0x40024000)))

	// Independent watchdog
	IWDG = (*IWDG_Type)(unsafe.Pointer(uintptr(0x40003000)))

	// System window watchdog
	WWDG = (*WWDG_Type)(unsafe.Pointer(uintptr(0x40002c00)))

	// Comparator
	COMP = (*COMP_Type)(unsafe.Pointer(uintptr(0x40010200)))

	// Firewall
	FIREWALL = (*Firewall_Type)(unsafe.Pointer(uintptr(0x40011c00)))

	// Inter-integrated circuit
	I2C1 = (*I2C_Type)(unsafe.Pointer(uintptr(0x40005400)))

	// Flash
	FLASH = (*Flash_Type)(unsafe.Pointer(uintptr(0x40022000)))

	// Debug support
	DBGMCU = (*DBGMCU_Type)(unsafe.Pointer(uintptr(0xe0042000)))

	// OctoSPI
	OCTOSPI1 = (*OctoSPI_Type)(unsafe.Pointer(uintptr(0xa0001000)))

	// Reset and clock control
	RCC = (*RCC_Type)(unsafe.Pointer(uintptr(0x40021000)))

	// Power control
	PWR = (*PWR_Type)(unsafe.Pointer(uintptr(0x40007000)))

	// System configuration controller
	SYSCFG = (*SYSCFG_Type)(unsafe.Pointer(uintptr(0x40010000)))

	// Digital filter for sigma delta modulators
	DFSDM1 = (*DFSDM_Type)(unsafe.Pointer(uintptr(0x40016000)))

	// Random number generator
	RNG = (*RNG_Type)(unsafe.Pointer(uintptr(0x50060800)))

	// Advanced encryption standard hardware accelerator
	AES = (*AES_Type)(unsafe.Pointer(uintptr(0x50060000)))

	// Analog-to-Digital Converter
	ADC = (*ADC_Type)(unsafe.Pointer(uintptr(0x50040000)))

	// Analog-to-Digital Converter
	ADC_Common = (*ADC_Type)(unsafe.Pointer(uintptr(0x50040300)))

	// General-purpose I/Os
	GPIOA = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48000000)))

	// General-purpose I/Os
	GPIOB = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48000400)))

	// General-purpose I/Os
	GPIOC = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48000800)))

	// General-purpose I/Os
	GPIOI = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48002000)))

	// Serial audio interface
	SAI1 = (*SAI_Type)(unsafe.Pointer(uintptr(0x40015400)))

	// General-purpose-timers
	TIM2 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40000000)))

	// General purpose timers
	TIM15 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40014000)))

	// General purpose timers
	TIM16 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40014400)))

	// Advanced-timers
	TIM1 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40012c00)))

	// Advanced-timers
	TIM8 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40013400)))

	// Basic-timers
	TIM6 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40001000)))

	// Low power timer
	LPTIM1 = (*LPTIM_Type)(unsafe.Pointer(uintptr(0x40007c00)))

	// Universal synchronous asynchronous receiver transmitter
	USART1 = (*USART_Type)(unsafe.Pointer(uintptr(0x40013800)))

	// Universal synchronous asynchronous receiver transmitter
	LPUART1 = (*USART_Type)(unsafe.Pointer(uintptr(0x40008000)))

	// Serial peripheral interface/Inter-IC sound
	SPI1 = (*SPI_Type)(unsafe.Pointer(uintptr(0x40013000)))

	// Secure digital input/output interface
	SDMMC1 = (*SDIO_Type)(unsafe.Pointer(uintptr(0x50062400)))

	// External interrupt/event controller
	EXTI = (*EXTI_Type)(unsafe.Pointer(uintptr(0x40010400)))

	// Voltage reference buffer
	VREFBUF = (*VREF_Type)(unsafe.Pointer(uintptr(0x40010030)))

	// Controller area network
	CAN1 = (*CAN_Type)(unsafe.Pointer(uintptr(0x40006400)))

	// Real-time clock
	RTC = (*RTC_Type)(unsafe.Pointer(uintptr(0x40002800)))

	// USB on the go full speed
	OTG_FS_GLOBAL = (*USB_OTG_FS_Type)(unsafe.Pointer(uintptr(0x50000000)))

	// USB on the go full speed
	OTG_FS_HOST = (*USB_OTG_FS_Type)(unsafe.Pointer(uintptr(0x50000400)))

	// USB on the go full speed
	OTG_FS_DEVICE = (*USB_OTG_FS_Type)(unsafe.Pointer(uintptr(0x50000800)))

	// USB on the go full speed
	OTG_FS_PWRCLK = (*USB_OTG_FS_Type)(unsafe.Pointer(uintptr(0x50000e00)))

	// Single Wire Protocol Master Interface
	SWPMI1 = (*SWPMI_Type)(unsafe.Pointer(uintptr(0x40008800)))

	// Operational amplifiers
	OPAMP = (*OPAMP_Type)(unsafe.Pointer(uintptr(0x40007800)))

	// Flexible memory controller
	FMC = (*FMC_Type)(unsafe.Pointer(uintptr(0xa0000000)))

	// Nested Vectored Interrupt Controller
	NVIC = (*NVIC_Type)(unsafe.Pointer(uintptr(0xe000e100)))

	// Clock recovery system
	CRS = (*CRS_Type)(unsafe.Pointer(uintptr(0x40006000)))

	// Digital camera interface
	DCMI = (*DCMI_Type)(unsafe.Pointer(uintptr(0x50050000)))

	// Hash processor
	HASH = (*HASH_Type)(unsafe.Pointer(uintptr(0x50060400)))

	// DMA2D controller
	DMA2D = (*DMA2D_Type)(unsafe.Pointer(uintptr(0x4002b000)))

	// DSI Host
	DSI = (*DSI_Type)(unsafe.Pointer(uintptr(0x40016c00)))

	// Graphic MMU
	GFXMMU = (*GFXMMU_Type)(unsafe.Pointer(uintptr(0x4002c000)))

	// OctoSPI IO Manager
	OCTOSPIM = (*OCTOSPIM_Type)(unsafe.Pointer(uintptr(0x50061c00)))

	// Floting point unit
	FPU = (*FPU_Type)(unsafe.Pointer(uintptr(0xe000ef34)))

	// Memory protection unit
	MPU = (*MPU_Type)(unsafe.Pointer(uintptr(0xe000ed90)))

	// SysTick timer
	STK = (*STK_Type)(unsafe.Pointer(uintptr(0xe000e010)))

	// System control block
	SCB = (*SCB_Type)(unsafe.Pointer(uintptr(0xe000ed00)))

	// Nested vectored interrupt controller
	NVIC_STIR = (*NVIC_Type)(unsafe.Pointer(uintptr(0xe000ef00)))

	// Floating point unit CPACR
	FPU_CPACR = (*FPU_Type)(unsafe.Pointer(uintptr(0xe000ed88)))

	// System control block ACTLR
	SCB_ACTRL = (*SCB_Type)(unsafe.Pointer(uintptr(0xe000e008)))

	// Direct memory access controller
	DMA2 = (*DMA_Type)(unsafe.Pointer(uintptr(0x40020400)))

	// Inter-integrated circuit
	I2C2 = (*I2C_Type)(unsafe.Pointer(uintptr(0x40005800)))

	// Inter-integrated circuit
	I2C3 = (*I2C_Type)(unsafe.Pointer(uintptr(0x40005c00)))

	// Inter-integrated circuit
	I2C4 = (*I2C_Type)(unsafe.Pointer(uintptr(0x40008400)))

	// OctoSPI
	OCTOSPI2 = (*OctoSPI_Type)(unsafe.Pointer(uintptr(0xa0001400)))

	// General-purpose I/Os
	GPIOD = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48000c00)))

	// General-purpose I/Os
	GPIOE = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48001000)))

	// General-purpose I/Os
	GPIOF = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48001400)))

	// General-purpose I/Os
	GPIOG = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48001800)))

	// General-purpose I/Os
	GPIOH = (*GPIO_Type)(unsafe.Pointer(uintptr(0x48001c00)))

	// Serial audio interface
	SAI2 = (*SAI_Type)(unsafe.Pointer(uintptr(0x40015800)))

	// General-purpose-timers
	TIM3 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40000400)))

	// General-purpose-timers
	TIM4 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40000800)))

	// General-purpose-timers
	TIM5 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40000c00)))

	// General purpose timers
	TIM17 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40014800)))

	// Basic-timers
	TIM7 = (*TIM_Type)(unsafe.Pointer(uintptr(0x40001400)))

	// Low power timer
	LPTIM2 = (*LPTIM_Type)(unsafe.Pointer(uintptr(0x40009400)))

	// Universal synchronous asynchronous receiver transmitter
	USART2 = (*USART_Type)(unsafe.Pointer(uintptr(0x40004400)))

	// Universal synchronous asynchronous receiver transmitter
	USART3 = (*USART_Type)(unsafe.Pointer(uintptr(0x40004800)))

	// Universal synchronous asynchronous receiver transmitter
	UART4 = (*USART_Type)(unsafe.Pointer(uintptr(0x40004c00)))

	// Universal synchronous asynchronous receiver transmitter
	UART5 = (*USART_Type)(unsafe.Pointer(uintptr(0x40005000)))

	// Serial peripheral interface/Inter-IC sound
	SPI2 = (*SPI_Type)(unsafe.Pointer(uintptr(0x40003800)))

	// Serial peripheral interface/Inter-IC sound
	SPI3 = (*SPI_Type)(unsafe.Pointer(uintptr(0x40003c00)))
)

// Digital-to-analog converter
type DAC_Type struct {
	CR      volatile.Register32 // 0x0
	SWTRIGR volatile.Register32 // 0x4
	DHR12R1 volatile.Register32 // 0x8
	DHR12L1 volatile.Register32 // 0xC
	DHR8R1  volatile.Register32 // 0x10
	DHR12R2 volatile.Register32 // 0x14
	DHR12L2 volatile.Register32 // 0x18
	DHR8R2  volatile.Register32 // 0x1C
	DHR12RD volatile.Register32 // 0x20
	DHR12LD volatile.Register32 // 0x24
	DHR8RD  volatile.Register32 // 0x28
	DOR1    volatile.Register32 // 0x2C
	DOR2    volatile.Register32 // 0x30
	SR      volatile.Register32 // 0x34
	CCR     volatile.Register32 // 0x38
	MCR     volatile.Register32 // 0x3C
	SHSR1   volatile.Register32 // 0x40
	SHSR2   volatile.Register32 // 0x44
	SHHR    volatile.Register32 // 0x48
	SHRR    volatile.Register32 // 0x4C
}

// Direct memory access controller
type DMA_Type struct {
	ISR    volatile.Register32 // 0x0
	IFCR   volatile.Register32 // 0x4
	CCR1   volatile.Register32 // 0x8
	CNDTR1 volatile.Register32 // 0xC
	CPAR1  volatile.Register32 // 0x10
	CMAR1  volatile.Register32 // 0x14
	_      [4]byte
	CCR2   volatile.Register32 // 0x1C
	CNDTR2 volatile.Register32 // 0x20
	CPAR2  volatile.Register32 // 0x24
	CMAR2  volatile.Register32 // 0x28
	_      [4]byte
	CCR3   volatile.Register32 // 0x30
	CNDTR3 volatile.Register32 // 0x34
	CPAR3  volatile.Register32 // 0x38
	CMAR3  volatile.Register32 // 0x3C
	_      [4]byte
	CCR4   volatile.Register32 // 0x44
	CNDTR4 volatile.Register32 // 0x48
	CPAR4  volatile.Register32 // 0x4C
	CMAR4  volatile.Register32 // 0x50
	_      [4]byte
	CCR5   volatile.Register32 // 0x58
	CNDTR5 volatile.Register32 // 0x5C
	CPAR5  volatile.Register32 // 0x60
	CMAR5  volatile.Register32 // 0x64
	_      [4]byte
	CCR6   volatile.Register32 // 0x6C
	CNDTR6 volatile.Register32 // 0x70
	CPAR6  volatile.Register32 // 0x74
	CMAR6  volatile.Register32 // 0x78
	_      [4]byte
	CCR7   volatile.Register32 // 0x80
	CNDTR7 volatile.Register32 // 0x84
	CPAR7  volatile.Register32 // 0x88
	CMAR7  volatile.Register32 // 0x8C
}

// DMA request multiplexer
type DMAMUX_Type struct {
	C0CR  volatile.Register32 // 0x0
	C1CR  volatile.Register32 // 0x4
	C2CR  volatile.Register32 // 0x8
	C3CR  volatile.Register32 // 0xC
	C4CR  volatile.Register32 // 0x10
	C5CR  volatile.Register32 // 0x14
	C6CR  volatile.Register32 // 0x18
	C7CR  volatile.Register32 // 0x1C
	C8CR  volatile.Register32 // 0x20
	C9CR  volatile.Register32 // 0x24
	C10CR volatile.Register32 // 0x28
	C11CR volatile.Register32 // 0x2C
	C12CR volatile.Register32 // 0x30
	C13CR volatile.Register32 // 0x34
	_     [72]byte
	CSR   volatile.Register32 // 0x80
	CFR   volatile.Register32 // 0x84
	_     [120]byte
	RG0CR volatile.Register32 // 0x100
	RG1CR volatile.Register32 // 0x104
	RG2CR volatile.Register32 // 0x108
	RG3CR volatile.Register32 // 0x10C
	_     [48]byte
	RGSR  volatile.Register32 // 0x140
	RGCFR volatile.Register32 // 0x144
}

// Cyclic redundancy check calculation unit
type CRC_Type struct {
	DR   volatile.Register32 // 0x0
	IDR  volatile.Register32 // 0x4
	CR   volatile.Register32 // 0x8
	_    [4]byte
	INIT volatile.Register32 // 0x10
	POL  volatile.Register32 // 0x14
}

// Liquid crystal display controller
type LCD_Type struct {
	_        [8]byte
	SSCR     volatile.Register32 // 0x8
	BPCR     volatile.Register32 // 0xC
	AWCR     volatile.Register32 // 0x10
	TWCR     volatile.Register32 // 0x14
	GCR      volatile.Register32 // 0x18
	_        [8]byte
	SRCR     volatile.Register32 // 0x24
	_        [4]byte
	BCCR     volatile.Register32 // 0x2C
	_        [4]byte
	IER      volatile.Register32 // 0x34
	ISR      volatile.Register32 // 0x38
	ICR      volatile.Register32 // 0x3C
	LIPCR    volatile.Register32 // 0x40
	CPSR     volatile.Register32 // 0x44
	CDSR     volatile.Register32 // 0x48
	_        [56]byte
	L1CR     volatile.Register32 // 0x84
	L1WHPCR  volatile.Register32 // 0x88
	L1WVPCR  volatile.Register32 // 0x8C
	L1CKCR   volatile.Register32 // 0x90
	L1PFCR   volatile.Register32 // 0x94
	L1CACR   volatile.Register32 // 0x98
	L1DCCR   volatile.Register32 // 0x9C
	L1BFCR   volatile.Register32 // 0xA0
	_        [8]byte
	L1CFBAR  volatile.Register32 // 0xAC
	L1CFBLR  volatile.Register32 // 0xB0
	L1CFBLNR volatile.Register32 // 0xB4
	_        [12]byte
	L1CLUTWR volatile.Register32 // 0xC4
	_        [60]byte
	L2CR     volatile.Register32 // 0x104
	L2WHPCR  volatile.Register32 // 0x108
	L2WVPCR  volatile.Register32 // 0x10C
	L2CKCR   volatile.Register32 // 0x110
	L2PFCR   volatile.Register32 // 0x114
	L2CACR   volatile.Register32 // 0x118
	L2DCCR   volatile.Register32 // 0x11C
	_        [4]byte
	L2BFCR   volatile.Register32 // 0x124
	_        [4]byte
	L2CFBAR  volatile.Register32 // 0x12C
	L2CFBLR  volatile.Register32 // 0x130
	L2CFBLNR volatile.Register32 // 0x134
	_        [12]byte
	L2CLUTWR volatile.Register32 // 0x144
}

// Touch sensing controller
type TSC_Type struct {
	CR     volatile.Register32 // 0x0
	IER    volatile.Register32 // 0x4
	ICR    volatile.Register32 // 0x8
	ISR    volatile.Register32 // 0xC
	IOHCR  volatile.Register32 // 0x10
	_      [4]byte
	IOASCR volatile.Register32 // 0x18
	_      [4]byte
	IOSCR  volatile.Register32 // 0x20
	_      [4]byte
	IOCCR  volatile.Register32 // 0x28
	_      [4]byte
	IOGCSR volatile.Register32 // 0x30
	IOG1CR volatile.Register32 // 0x34
	IOG2CR volatile.Register32 // 0x38
	IOG3CR volatile.Register32 // 0x3C
	IOG4CR volatile.Register32 // 0x40
	IOG5CR volatile.Register32 // 0x44
	IOG6CR volatile.Register32 // 0x48
	IOG7CR volatile.Register32 // 0x4C
	IOG8CR volatile.Register32 // 0x50
}

// Independent watchdog
type IWDG_Type struct {
	KR   volatile.Register32 // 0x0
	PR   volatile.Register32 // 0x4
	RLR  volatile.Register32 // 0x8
	SR   volatile.Register32 // 0xC
	WINR volatile.Register32 // 0x10
}

// System window watchdog
type WWDG_Type struct {
	CR  volatile.Register32 // 0x0
	CFR volatile.Register32 // 0x4
	SR  volatile.Register32 // 0x8
}

// Comparator
type COMP_Type struct {
	COMP1_CSR volatile.Register32 // 0x0
	COMP2_CSR volatile.Register32 // 0x4
}

// Firewall
type Firewall_Type struct {
	CSSA   volatile.Register32 // 0x0
	CSL    volatile.Register32 // 0x4
	NVDSSA volatile.Register32 // 0x8
	NVDSL  volatile.Register32 // 0xC
	VDSSA  volatile.Register32 // 0x10
	VDSL   volatile.Register32 // 0x14
	_      [8]byte
	CR     volatile.Register32 // 0x20
}

// Inter-integrated circuit
type I2C_Type struct {
	CR1      volatile.Register32 // 0x0
	CR2      volatile.Register32 // 0x4
	OAR1     volatile.Register32 // 0x8
	OAR2     volatile.Register32 // 0xC
	TIMINGR  volatile.Register32 // 0x10
	TIMEOUTR volatile.Register32 // 0x14
	ISR      volatile.Register32 // 0x18
	ICR      volatile.Register32 // 0x1C
	PECR     volatile.Register32 // 0x20
	RXDR     volatile.Register32 // 0x24
	TXDR     volatile.Register32 // 0x28
}

// Flash
type Flash_Type struct {
	ACR      volatile.Register32 // 0x0
	PDKEYR   volatile.Register32 // 0x4
	KEYR     volatile.Register32 // 0x8
	OPTKEYR  volatile.Register32 // 0xC
	SR       volatile.Register32 // 0x10
	CR       volatile.Register32 // 0x14
	ECCR     volatile.Register32 // 0x18
	_        [4]byte
	OPTR     volatile.Register32 // 0x20
	PCROP1SR volatile.Register32 // 0x24
	PCROP1ER volatile.Register32 // 0x28
	WRP1AR   volatile.Register32 // 0x2C
	WRP1BR   volatile.Register32 // 0x30
	_        [16]byte
	PCROP2SR volatile.Register32 // 0x44
	PCROP2ER volatile.Register32 // 0x48
	WRP2AR   volatile.Register32 // 0x4C
	WRP2BR   volatile.Register32 // 0x50
}

// Debug support
type DBGMCU_Type struct {
	IDCODE    volatile.Register32 // 0x0
	CR        volatile.Register32 // 0x4
	APB1_FZR1 volatile.Register32 // 0x8
	APB1_FZR2 volatile.Register32 // 0xC
	APB2_FZR  volatile.Register32 // 0x10
}

// OctoSPI
type OctoSPI_Type struct {
	CR     volatile.Register32 // 0x0
	_      [4]byte
	DCR1   volatile.Register32 // 0x8
	DCR2   volatile.Register32 // 0xC
	DCR3   volatile.Register32 // 0x10
	_      [12]byte
	SR     volatile.Register32 // 0x20
	FCR    volatile.Register32 // 0x24
	_      [24]byte
	DLR    volatile.Register32 // 0x40
	_      [4]byte
	AR     volatile.Register32 // 0x48
	_      [4]byte
	DR     volatile.Register32 // 0x50
	_      [44]byte
	PSMKR  volatile.Register32 // 0x80
	_      [4]byte
	PSMAR  volatile.Register32 // 0x88
	_      [4]byte
	PIR    volatile.Register32 // 0x90
	_      [108]byte
	CCR    volatile.Register32 // 0x100
	_      [4]byte
	TCR    volatile.Register32 // 0x108
	_      [4]byte
	IR     volatile.Register32 // 0x110
	_      [12]byte
	ABR    volatile.Register32 // 0x120
	_      [12]byte
	LPTR   volatile.Register32 // 0x130
	_      [76]byte
	WCCR   volatile.Register32 // 0x180
	_      [4]byte
	WTCR   volatile.Register32 // 0x188
	_      [4]byte
	WIR    volatile.Register32 // 0x190
	_      [12]byte
	WABR   volatile.Register32 // 0x1A0
	_      [92]byte
	HLCR   volatile.Register32 // 0x200
	_      [492]byte
	HWCFGR volatile.Register32 // 0x3F0
	VER    volatile.Register32 // 0x3F4
	ID     volatile.Register32 // 0x3F8
	MID    volatile.Register32 // 0x3FC
}

// Reset and clock control
type RCC_Type struct {
	CR          volatile.Register32 // 0x0
	ICSCR       volatile.Register32 // 0x4
	CFGR        volatile.Register32 // 0x8
	PLLCFGR     volatile.Register32 // 0xC
	PLLSAI1CFGR volatile.Register32 // 0x10
	PLLSAI2CFGR volatile.Register32 // 0x14
	CIER        volatile.Register32 // 0x18
	CIFR        volatile.Register32 // 0x1C
	CICR        volatile.Register32 // 0x20
	_           [4]byte
	AHB1RSTR    volatile.Register32 // 0x28
	AHB2RSTR    volatile.Register32 // 0x2C
	AHB3RSTR    volatile.Register32 // 0x30
	_           [4]byte
	APB1RSTR1   volatile.Register32 // 0x38
	APB1RSTR2   volatile.Register32 // 0x3C
	APB2RSTR    volatile.Register32 // 0x40
	_           [4]byte
	AHB1ENR     volatile.Register32 // 0x48
	AHB2ENR     volatile.Register32 // 0x4C
	AHB3ENR     volatile.Register32 // 0x50
	_           [4]byte
	APB1ENR1    volatile.Register32 // 0x58
	APB1ENR2    volatile.Register32 // 0x5C
	APB2ENR     volatile.Register32 // 0x60
	_           [4]byte
	AHB1SMENR   volatile.Register32 // 0x68
	AHB2SMENR   volatile.Register32 // 0x6C
	AHB3SMENR   volatile.Register32 // 0x70
	_           [4]byte
	APB1SMENR1  volatile.Register32 // 0x78
	APB1SMENR2  volatile.Register32 // 0x7C
	APB2SMENR   volatile.Register32 // 0x80
	_           [4]byte
	CCIPR       volatile.Register32 // 0x88
	_           [4]byte
	BDCR        volatile.Register32 // 0x90
	CSR         volatile.Register32 // 0x94
	CRRCR       volatile.Register32 // 0x98
	CCIPR2      volatile.Register32 // 0x9C
}

// Power control
type PWR_Type struct {
	CR1   volatile.Register32 // 0x0
	CR2   volatile.Register32 // 0x4
	CR3   volatile.Register32 // 0x8
	CR4   volatile.Register32 // 0xC
	SR1   volatile.Register32 // 0x10
	SR2   volatile.Register32 // 0x14
	SCR   volatile.Register32 // 0x18
	_     [4]byte
	PUCRA volatile.Register32 // 0x20
	PDCRA volatile.Register32 // 0x24
	PUCRB volatile.Register32 // 0x28
	PDCRB volatile.Register32 // 0x2C
	PUCRC volatile.Register32 // 0x30
	PDCRC volatile.Register32 // 0x34
	PUCRD volatile.Register32 // 0x38
	PDCRD volatile.Register32 // 0x3C
	PUCRE volatile.Register32 // 0x40
	PDCRE volatile.Register32 // 0x44
	PUCRF volatile.Register32 // 0x48
	PDCRF volatile.Register32 // 0x4C
	PUCRG volatile.Register32 // 0x50
	PDCRG volatile.Register32 // 0x54
	PUCRH volatile.Register32 // 0x58
	PDCRH volatile.Register32 // 0x5C
}

// System configuration controller
type SYSCFG_Type struct {
	MEMRMP  volatile.Register32 // 0x0
	CFGR1   volatile.Register32 // 0x4
	EXTICR1 volatile.Register32 // 0x8
	EXTICR2 volatile.Register32 // 0xC
	EXTICR3 volatile.Register32 // 0x10
	EXTICR4 volatile.Register32 // 0x14
	SCSR    volatile.Register32 // 0x18
	CFGR2   volatile.Register32 // 0x1C
	SWPR    volatile.Register32 // 0x20
	SKR     volatile.Register32 // 0x24
}

// Digital filter for sigma delta modulators
type DFSDM_Type struct {
	CH0CFGR1          volatile.Register32 // 0x0
	CH0CFGR2          volatile.Register32 // 0x4
	CH0AWSCDR         volatile.Register32 // 0x8
	CH0WDATR          volatile.Register32 // 0xC
	CH0DATINR         volatile.Register32 // 0x10
	CH0DLYR           volatile.Register32 // 0x14
	_                 [8]byte
	CH1CFGR1          volatile.Register32 // 0x20
	CH1CFGR2          volatile.Register32 // 0x24
	CH1AWSCDR         volatile.Register32 // 0x28
	CH1WDATR          volatile.Register32 // 0x2C
	CH1DATINR         volatile.Register32 // 0x30
	CH1DLYR           volatile.Register32 // 0x34
	_                 [8]byte
	CH2CFGR1          volatile.Register32 // 0x40
	CH2CFGR2          volatile.Register32 // 0x44
	CH2AWSCDR         volatile.Register32 // 0x48
	CH2WDATR          volatile.Register32 // 0x4C
	CH2DATINR         volatile.Register32 // 0x50
	CH2DLYR           volatile.Register32 // 0x54
	_                 [8]byte
	CH3CFGR1          volatile.Register32 // 0x60
	CH3CFGR2          volatile.Register32 // 0x64
	CH3AWSCDR         volatile.Register32 // 0x68
	CH3WDATR          volatile.Register32 // 0x6C
	CH3DATINR         volatile.Register32 // 0x70
	CH3DLYR           volatile.Register32 // 0x74
	_                 [8]byte
	CH4CFGR1          volatile.Register32 // 0x80
	CH4CFGR2          volatile.Register32 // 0x84
	CH4AWSCDR         volatile.Register32 // 0x88
	CH4WDATR          volatile.Register32 // 0x8C
	CH4DATINR         volatile.Register32 // 0x90
	CH4DLYR           volatile.Register32 // 0x94
	_                 [8]byte
	CH5CFGR1          volatile.Register32 // 0xA0
	CH5CFGR2          volatile.Register32 // 0xA4
	CH5AWSCDR         volatile.Register32 // 0xA8
	CH5WDATR          volatile.Register32 // 0xAC
	CH5DATINR         volatile.Register32 // 0xB0
	CH5DLYR           volatile.Register32 // 0xB4
	_                 [8]byte
	CH6CFGR1          volatile.Register32 // 0xC0
	CH6CFGR2          volatile.Register32 // 0xC4
	CH6AWSCDR         volatile.Register32 // 0xC8
	CH6WDATR          volatile.Register32 // 0xCC
	CH6DATINR         volatile.Register32 // 0xD0
	CH6DLYR           volatile.Register32 // 0xD4
	_                 [8]byte
	CH7CFGR1          volatile.Register32 // 0xE0
	CH7CFGR2          volatile.Register32 // 0xE4
	CH7AWSCDR         volatile.Register32 // 0xE8
	CH7WDATR          volatile.Register32 // 0xEC
	CH7DATINR         volatile.Register32 // 0xF0
	CH7DLYR           volatile.Register32 // 0xF4
	_                 [8]byte
	DFSDM_FLT0CR1     volatile.Register32 // 0x100
	DFSDM_FLT0CR2     volatile.Register32 // 0x104
	DFSDM_FLT0ISR     volatile.Register32 // 0x108
	DFSDM_FLT0ICR     volatile.Register32 // 0x10C
	DFSDM_FLT0JCHGR   volatile.Register32 // 0x110
	DFSDM_FLT0FCR     volatile.Register32 // 0x114
	DFSDM_FLT0JDATAR  volatile.Register32 // 0x118
	DFSDM_FLT0RDATAR  volatile.Register32 // 0x11C
	DFSDM_FLT0AWHTR   volatile.Register32 // 0x120
	DFSDM_FLT0AWLTR   volatile.Register32 // 0x124
	DFSDM_FLT0AWSR    volatile.Register32 // 0x128
	DFSDM_FLT0AWCFR   volatile.Register32 // 0x12C
	DFSDM_FLT0EXMAX   volatile.Register32 // 0x130
	DFSDM_FLT0EXMIN   volatile.Register32 // 0x134
	DFSDM_FLT0CNVTIMR volatile.Register32 // 0x138
	_                 [68]byte
	DFSDM_FLT1CR1     volatile.Register32 // 0x180
	DFSDM_FLT1CR2     volatile.Register32 // 0x184
	DFSDM_FLT1ISR     volatile.Register32 // 0x188
	DFSDM_FLT1ICR     volatile.Register32 // 0x18C
	DFSDM_FLT1CHGR    volatile.Register32 // 0x190
	DFSDM_FLT1FCR     volatile.Register32 // 0x194
	DFSDM_FLT1JDATAR  volatile.Register32 // 0x198
	DFSDM_FLT1RDATAR  volatile.Register32 // 0x19C
	DFSDM_FLT1AWHTR   volatile.Register32 // 0x1A0
	DFSDM_FLT1AWLTR   volatile.Register32 // 0x1A4
	DFSDM_FLT1AWSR    volatile.Register32 // 0x1A8
	DFSDM_FLT1AWCFR   volatile.Register32 // 0x1AC
	DFSDM_FLT1EXMAX   volatile.Register32 // 0x1B0
	DFSDM_FLT1EXMIN   volatile.Register32 // 0x1B4
	DFSDM_FLT1CNVTIMR volatile.Register32 // 0x1B8
	_                 [68]byte
	DFSDM_FLT2CR1     volatile.Register32 // 0x200
	DFSDM_FLT2CR2     volatile.Register32 // 0x204
	DFSDM_FLT2ISR     volatile.Register32 // 0x208
	DFSDM_FLT2ICR     volatile.Register32 // 0x20C
	DFSDM_FLT2JCHGR   volatile.Register32 // 0x210
	DFSDM_FLT2FCR     volatile.Register32 // 0x214
	DFSDM_FLT2JDATAR  volatile.Register32 // 0x218
	DFSDM_FLT2RDATAR  volatile.Register32 // 0x21C
	DFSDM_FLT2AWHTR   volatile.Register32 // 0x220
	DFSDM_FLT2AWLTR   volatile.Register32 // 0x224
	DFSDM_FLT2AWSR    volatile.Register32 // 0x228
	DFSDM_FLT2AWCFR   volatile.Register32 // 0x22C
	DFSDM_FLT2EXMAX   volatile.Register32 // 0x230
	DFSDM_FLT2EXMIN   volatile.Register32 // 0x234
	DFSDM_FLT2CNVTIMR volatile.Register32 // 0x238
	_                 [68]byte
	DFSDM_FLT3CR1     volatile.Register32 // 0x280
	DFSDM_FLT3CR2     volatile.Register32 // 0x284
	DFSDM_FLT3ISR     volatile.Register32 // 0x288
	DFSDM_FLT3ICR     volatile.Register32 // 0x28C
	DFSDM_FLT3JCHGR   volatile.Register32 // 0x290
	DFSDM_FLT3FCR     volatile.Register32 // 0x294
	DFSDM_FLT3JDATAR  volatile.Register32 // 0x298
	DFSDM_FLT3RDATAR  volatile.Register32 // 0x29C
	DFSDM_FLT3AWHTR   volatile.Register32 // 0x2A0
	DFSDM_FLT3AWLTR   volatile.Register32 // 0x2A4
	DFSDM_FLT3AWSR    volatile.Register32 // 0x2A8
	DFSDM_FLT3AWCFR   volatile.Register32 // 0x2AC
	DFSDM_FLT3EXMAX   volatile.Register32 // 0x2B0
	DFSDM_FLT3EXMIN   volatile.Register32 // 0x2B4
	DFSDM_FLT3CNVTIMR volatile.Register32 // 0x2B8
}

// Random number generator
type RNG_Type struct {
	CR volatile.Register32 // 0x0
	SR volatile.Register32 // 0x4
	DR volatile.Register32 // 0x8
}

// Advanced encryption standard hardware accelerator
type AES_Type struct {
	CR    volatile.Register32 // 0x0
	SR    volatile.Register32 // 0x4
	DINR  volatile.Register32 // 0x8
	DOUTR volatile.Register32 // 0xC
	KEYR0 volatile.Register32 // 0x10
	KEYR1 volatile.Register32 // 0x14
	KEYR2 volatile.Register32 // 0x18
	KEYR3 volatile.Register32 // 0x1C
	IVR0  volatile.Register32 // 0x20
	IVR1  volatile.Register32 // 0x24
	IVR2  volatile.Register32 // 0x28
	IVR3  volatile.Register32 // 0x2C
}

// Analog-to-Digital Converter
type ADC_Type struct {
	ISR     volatile.Register32 // 0x0
	IER     volatile.Register32 // 0x4
	CR      volatile.Register32 // 0x8
	CFGR    volatile.Register32 // 0xC
	CFGR2   volatile.Register32 // 0x10
	SMPR1   volatile.Register32 // 0x14
	SMPR2   volatile.Register32 // 0x18
	_       [4]byte
	TR1     volatile.Register32 // 0x20
	TR2     volatile.Register32 // 0x24
	TR3     volatile.Register32 // 0x28
	_       [4]byte
	SQR1    volatile.Register32 // 0x30
	SQR2    volatile.Register32 // 0x34
	SQR3    volatile.Register32 // 0x38
	SQR4    volatile.Register32 // 0x3C
	DR      volatile.Register32 // 0x40
	_       [8]byte
	JSQR    volatile.Register32 // 0x4C
	_       [16]byte
	OFR1    volatile.Register32 // 0x60
	OFR2    volatile.Register32 // 0x64
	OFR3    volatile.Register32 // 0x68
	OFR4    volatile.Register32 // 0x6C
	_       [16]byte
	JDR1    volatile.Register32 // 0x80
	JDR2    volatile.Register32 // 0x84
	JDR3    volatile.Register32 // 0x88
	JDR4    volatile.Register32 // 0x8C
	_       [16]byte
	AWD2CR  volatile.Register32 // 0xA0
	AWD3CR  volatile.Register32 // 0xA4
	_       [8]byte
	DIFSEL  volatile.Register32 // 0xB0
	CALFACT volatile.Register32 // 0xB4
}

// General-purpose I/Os
type GPIO_Type struct {
	MODER   volatile.Register32 // 0x0
	OTYPER  volatile.Register32 // 0x4
	OSPEEDR volatile.Register32 // 0x8
	PUPDR   volatile.Register32 // 0xC
	IDR     volatile.Register32 // 0x10
	ODR     volatile.Register32 // 0x14
	BSRR    volatile.Register32 // 0x18
	LCKR    volatile.Register32 // 0x1C
	AFRL    volatile.Register32 // 0x20
	AFRH    volatile.Register32 // 0x24
	BRR     volatile.Register32 // 0x28
	ASCR    volatile.Register32 // 0x2C
}

// Serial audio interface
type SAI_Type struct {
	_  [4]byte
	CH [2]struct {
		CR1   volatile.Register32
		CR2   volatile.Register32
		FRCR  volatile.Register32
		SLOTR volatile.Register32
		IM    volatile.Register32
		SR    volatile.Register32
		CLRFR volatile.Register32
		DR    volatile.Register32
	} // 0x4
}

// General-purpose-timers
type TIM_Type struct {
	CR1          volatile.Register32 // 0x0
	CR2          volatile.Register32 // 0x4
	SMCR         volatile.Register32 // 0x8
	DIER         volatile.Register32 // 0xC
	SR           volatile.Register32 // 0x10
	EGR          volatile.Register32 // 0x14
	CCMR1_Output volatile.Register32 // 0x18
	CCMR2_Output volatile.Register32 // 0x1C
	CCER         volatile.Register32 // 0x20
	CNT          volatile.Register32 // 0x24
	PSC          volatile.Register32 // 0x28
	ARR          volatile.Register32 // 0x2C
	_            [4]byte
	CCR1         volatile.Register32 // 0x34
	CCR2         volatile.Register32 // 0x38
	CCR3         volatile.Register32 // 0x3C
	CCR4         volatile.Register32 // 0x40
	_            [4]byte
	DCR          volatile.Register32 // 0x48
	DMAR         volatile.Register32 // 0x4C
	OR           volatile.Register32 // 0x50
}

// Low power timer
type LPTIM_Type struct {
	ISR  volatile.Register32 // 0x0
	ICR  volatile.Register32 // 0x4
	IER  volatile.Register32 // 0x8
	CFGR volatile.Register32 // 0xC
	CR   volatile.Register32 // 0x10
	CMP  volatile.Register32 // 0x14
	ARR  volatile.Register32 // 0x18
	CNT  volatile.Register32 // 0x1C
}

// Universal synchronous asynchronous receiver transmitter
type USART_Type struct {
	CR1  volatile.Register32 // 0x0
	CR2  volatile.Register32 // 0x4
	CR3  volatile.Register32 // 0x8
	BRR  volatile.Register32 // 0xC
	GTPR volatile.Register32 // 0x10
	RTOR volatile.Register32 // 0x14
	RQR  volatile.Register32 // 0x18
	ISR  volatile.Register32 // 0x1C
	ICR  volatile.Register32 // 0x20
	RDR  volatile.Register32 // 0x24
	TDR  volatile.Register32 // 0x28
}

// Serial peripheral interface/Inter-IC sound
type SPI_Type struct {
	CR1    volatile.Register32 // 0x0
	CR2    volatile.Register32 // 0x4
	SR     volatile.Register32 // 0x8
	DR     volatile.Register32 // 0xC
	CRCPR  volatile.Register32 // 0x10
	RXCRCR volatile.Register32 // 0x14
	TXCRCR volatile.Register32 // 0x18
}

// Secure digital input/output interface
type SDIO_Type struct {
	POWER   volatile.Register32 // 0x0
	CLKCR   volatile.Register32 // 0x4
	ARG     volatile.Register32 // 0x8
	CMD     volatile.Register32 // 0xC
	RESPCMD volatile.Register32 // 0x10
	RESP1   volatile.Register32 // 0x14
	RESP2   volatile.Register32 // 0x18
	RESP3   volatile.Register32 // 0x1C
	RESP4   volatile.Register32 // 0x20
	DTIMER  volatile.Register32 // 0x24
	DLEN    volatile.Register32 // 0x28
	DCTRL   volatile.Register32 // 0x2C
	DCOUNT  volatile.Register32 // 0x30
	STA     volatile.Register32 // 0x34
	ICR     volatile.Register32 // 0x38
	MASK    volatile.Register32 // 0x3C
	_       [8]byte
	FIFOCNT volatile.Register32 // 0x48
	_       [52]byte
	FIFO    volatile.Register32 // 0x80
}

// External interrupt/event controller
type EXTI_Type struct {
	IMR1   volatile.Register32 // 0x0
	EMR1   volatile.Register32 // 0x4
	RTSR1  volatile.Register32 // 0x8
	FTSR1  volatile.Register32 // 0xC
	SWIER1 volatile.Register32 // 0x10
	PR1    volatile.Register32 // 0x14
	_      [8]byte
	IMR2   volatile.Register32 // 0x20
	EMR2   volatile.Register32 // 0x24
	RTSR2  volatile.Register32 // 0x28
	FTSR2  volatile.Register32 // 0x2C
	SWIER2 volatile.Register32 // 0x30
	PR2    volatile.Register32 // 0x34
}

// Voltage reference buffer
type VREF_Type struct {
	CSR volatile.Register32 // 0x0
	CCR volatile.Register32 // 0x4
}

// Controller area network
type CAN_Type struct {
	MCR  volatile.Register32 // 0x0
	MSR  volatile.Register32 // 0x4
	TSR  volatile.Register32 // 0x8
	RF0R volatile.Register32 // 0xC
	RF1R volatile.Register32 // 0x10
	IER  volatile.Register32 // 0x14
	ESR  volatile.Register32 // 0x18
	BTR  volatile.Register32 // 0x1C
	_    [352]byte
	TX   [3]struct {
		TIR  volatile.Register32
		TDTR volatile.Register32
		TDLR volatile.Register32
		TDHR volatile.Register32
	} // 0x180
	RX [2]struct {
		RIR  volatile.Register32
		RDTR volatile.Register32
		RDLR volatile.Register32
		RDHR volatile.Register32
	} // 0x1B0
	_     [48]byte
	FMR   volatile.Register32 // 0x200
	FM1R  volatile.Register32 // 0x204
	_     [4]byte
	FS1R  volatile.Register32 // 0x20C
	_     [4]byte
	FFA1R volatile.Register32 // 0x214
	_     [4]byte
	FA1R  volatile.Register32 // 0x21C
	_     [32]byte
	FB    [28]struct {
		FR1 volatile.Register32
		FR2 volatile.Register32
	} // 0x240
}

// Real-time clock
type RTC_Type struct {
	TR       volatile.Register32 // 0x0
	DR       volatile.Register32 // 0x4
	CR       volatile.Register32 // 0x8
	ISR      volatile.Register32 // 0xC
	PRER     volatile.Register32 // 0x10
	WUTR     volatile.Register32 // 0x14
	_        [4]byte
	ALRMAR   volatile.Register32 // 0x1C
	ALRMBR   volatile.Register32 // 0x20
	WPR      volatile.Register32 // 0x24
	SSR      volatile.Register32 // 0x28
	SHIFTR   volatile.Register32 // 0x2C
	TSTR     volatile.Register32 // 0x30
	TSDR     volatile.Register32 // 0x34
	TSSSR    volatile.Register32 // 0x38
	CALR     volatile.Register32 // 0x3C
	TAMPCR   volatile.Register32 // 0x40
	ALRMASSR volatile.Register32 // 0x44
	ALRMBSSR volatile.Register32 // 0x48
	OR       volatile.Register32 // 0x4C
	BKP0R    volatile.Register32 // 0x50
	BKP1R    volatile.Register32 // 0x54
	BKP2R    volatile.Register32 // 0x58
	BKP3R    volatile.Register32 // 0x5C
	BKP4R    volatile.Register32 // 0x60
	BKP5R    volatile.Register32 // 0x64
	BKP6R    volatile.Register32 // 0x68
	BKP7R    volatile.Register32 // 0x6C
	BKP8R    volatile.Register32 // 0x70
	BKP9R    volatile.Register32 // 0x74
	BKP10R   volatile.Register32 // 0x78
	BKP11R   volatile.Register32 // 0x7C
	BKP12R   volatile.Register32 // 0x80
	BKP13R   volatile.Register32 // 0x84
	BKP14R   volatile.Register32 // 0x88
	BKP15R   volatile.Register32 // 0x8C
	BKP16R   volatile.Register32 // 0x90
	BKP17R   volatile.Register32 // 0x94
	BKP18R   volatile.Register32 // 0x98
	BKP19R   volatile.Register32 // 0x9C
	BKP20R   volatile.Register32 // 0xA0
	BKP21R   volatile.Register32 // 0xA4
	BKP22R   volatile.Register32 // 0xA8
	BKP23R   volatile.Register32 // 0xAC
	BKP24R   volatile.Register32 // 0xB0
	BKP25R   volatile.Register32 // 0xB4
	BKP26R   volatile.Register32 // 0xB8
	BKP27R   volatile.Register32 // 0xBC
	BKP28R   volatile.Register32 // 0xC0
	BKP29R   volatile.Register32 // 0xC4
	BKP30R   volatile.Register32 // 0xC8
	BKP31R   volatile.Register32 // 0xCC
}

// USB on the go full speed
type USB_OTG_FS_Type struct {
	GOTGCTL        volatile.Register32 // 0x0
	GOTGINT        volatile.Register32 // 0x4
	GAHBCFG        volatile.Register32 // 0x8
	GUSBCFG        volatile.Register32 // 0xC
	GRSTCTL        volatile.Register32 // 0x10
	GINTSTS        volatile.Register32 // 0x14
	GINTMSK        volatile.Register32 // 0x18
	GRXSTSR_Device volatile.Register32 // 0x1C
	GRXSTSP_Device volatile.Register32 // 0x20
	GRXFSIZ        volatile.Register32 // 0x24
	DIEPTXF0       volatile.Register32 // 0x28
	GNPTXSTS       volatile.Register32 // 0x2C
	_              [8]byte
	GCCFG          volatile.Register32 // 0x38
	CID            volatile.Register32 // 0x3C
	_              [192]byte
	HPTXFSIZ       volatile.Register32 // 0x100
	DIEPTXF1       volatile.Register32 // 0x104
	DIEPTXF2       volatile.Register32 // 0x108
	DIEPTXF3       volatile.Register32 // 0x10C
}

// Single Wire Protocol Master Interface
type SWPMI_Type struct {
	CR  volatile.Register32 // 0x0
	BRR volatile.Register32 // 0x4
	_   [4]byte
	ISR volatile.Register32 // 0xC
	ICR volatile.Register32 // 0x10
	IER volatile.Register32 // 0x14
	RFL volatile.Register32 // 0x18
	TDR volatile.Register32 // 0x1C
	RDR volatile.Register32 // 0x20
}

// Operational amplifiers
type OPAMP_Type struct {
	OPAMP1_CSR   volatile.Register32 // 0x0
	OPAMP1_OTR   volatile.Register32 // 0x4
	OPAMP1_LPOTR volatile.Register32 // 0x8
	_            [4]byte
	OPAMP2_CSR   volatile.Register32 // 0x10
	OPAMP2_OTR   volatile.Register32 // 0x14
	OPAMP2_LPOTR volatile.Register32 // 0x18
}

// Flexible memory controller
type FMC_Type struct {
	BCR1  volatile.Register32 // 0x0
	BTR1  volatile.Register32 // 0x4
	BCR2  volatile.Register32 // 0x8
	BTR2  volatile.Register32 // 0xC
	BCR3  volatile.Register32 // 0x10
	BTR3  volatile.Register32 // 0x14
	BCR4  volatile.Register32 // 0x18
	BTR4  volatile.Register32 // 0x1C
	_     [96]byte
	PCR   volatile.Register32 // 0x80
	SR    volatile.Register32 // 0x84
	PMEM  volatile.Register32 // 0x88
	PATT  volatile.Register32 // 0x8C
	_     [4]byte
	ECCR  volatile.Register32 // 0x94
	_     [108]byte
	BWTR1 volatile.Register32 // 0x104
	_     [4]byte
	BWTR2 volatile.Register32 // 0x10C
	_     [4]byte
	BWTR3 volatile.Register32 // 0x114
	_     [4]byte
	BWTR4 volatile.Register32 // 0x11C
}

// Nested Vectored Interrupt Controller
type NVIC_Type struct {
	ISER0 volatile.Register32 // 0x0
	ISER1 volatile.Register32 // 0x4
	ISER2 volatile.Register32 // 0x8
	_     [116]byte
	ICER0 volatile.Register32 // 0x80
	ICER1 volatile.Register32 // 0x84
	ICER2 volatile.Register32 // 0x88
	_     [116]byte
	ISPR0 volatile.Register32 // 0x100
	ISPR1 volatile.Register32 // 0x104
	ISPR2 volatile.Register32 // 0x108
	_     [116]byte
	ICPR0 volatile.Register32 // 0x180
	ICPR1 volatile.Register32 // 0x184
	ICPR2 volatile.Register32 // 0x188
	_     [116]byte
	IABR0 volatile.Register32 // 0x200
	IABR1 volatile.Register32 // 0x204
	IABR2 volatile.Register32 // 0x208
	_     [244]byte
	IPR0  volatile.Register32 // 0x300
	IPR1  volatile.Register32 // 0x304
	IPR2  volatile.Register32 // 0x308
	IPR3  volatile.Register32 // 0x30C
	IPR4  volatile.Register32 // 0x310
	IPR5  volatile.Register32 // 0x314
	IPR6  volatile.Register32 // 0x318
	IPR7  volatile.Register32 // 0x31C
	IPR8  volatile.Register32 // 0x320
	IPR9  volatile.Register32 // 0x324
	IPR10 volatile.Register32 // 0x328
	IPR11 volatile.Register32 // 0x32C
	IPR12 volatile.Register32 // 0x330
	IPR13 volatile.Register32 // 0x334
	IPR14 volatile.Register32 // 0x338
	IPR15 volatile.Register32 // 0x33C
	IPR16 volatile.Register32 // 0x340
	IPR17 volatile.Register32 // 0x344
	IPR18 volatile.Register32 // 0x348
	IPR19 volatile.Register32 // 0x34C
	IPR20 volatile.Register32 // 0x350
}

// Clock recovery system
type CRS_Type struct {
	CR   volatile.Register32 // 0x0
	CFGR volatile.Register32 // 0x4
	ISR  volatile.Register32 // 0x8
	ICR  volatile.Register32 // 0xC
}

// Digital camera interface
type DCMI_Type struct {
	CR     volatile.Register32 // 0x0
	SR     volatile.Register32 // 0x4
	RIS    volatile.Register32 // 0x8
	IER    volatile.Register32 // 0xC
	MIS    volatile.Register32 // 0x10
	ICR    volatile.Register32 // 0x14
	ESCR   volatile.Register32 // 0x18
	ESUR   volatile.Register32 // 0x1C
	CWSTRT volatile.Register32 // 0x20
	CWSIZE volatile.Register32 // 0x24
	DR     volatile.Register32 // 0x28
}

// Hash processor
type HASH_Type struct {
	CR       volatile.Register32 // 0x0
	DIN      volatile.Register32 // 0x4
	STR      volatile.Register32 // 0x8
	HR0      volatile.Register32 // 0xC
	_        [16]byte
	IMR      volatile.Register32 // 0x20
	SR       volatile.Register32 // 0x24
	_        [208]byte
	CSR0     volatile.Register32 // 0xF8
	CSR1     volatile.Register32 // 0xFC
	CSR2     volatile.Register32 // 0x100
	CSR3     volatile.Register32 // 0x104
	CSR4     volatile.Register32 // 0x108
	CSR5     volatile.Register32 // 0x10C
	CSR6     volatile.Register32 // 0x110
	CSR7     volatile.Register32 // 0x114
	CSR8     volatile.Register32 // 0x118
	CSR9     volatile.Register32 // 0x11C
	CSR10    volatile.Register32 // 0x120
	CSR11    volatile.Register32 // 0x124
	CSR12    volatile.Register32 // 0x128
	CSR13    volatile.Register32 // 0x12C
	CSR14    volatile.Register32 // 0x130
	CSR15    volatile.Register32 // 0x134
	CSR16    volatile.Register32 // 0x138
	CSR17    volatile.Register32 // 0x13C
	CSR18    volatile.Register32 // 0x140
	CSR19    volatile.Register32 // 0x144
	CSR20    volatile.Register32 // 0x148
	CSR21    volatile.Register32 // 0x14C
	CSR22    volatile.Register32 // 0x150
	CSR23    volatile.Register32 // 0x154
	CSR24    volatile.Register32 // 0x158
	CSR25    volatile.Register32 // 0x15C
	CSR26    volatile.Register32 // 0x160
	CSR27    volatile.Register32 // 0x164
	CSR28    volatile.Register32 // 0x168
	CSR29    volatile.Register32 // 0x16C
	CSR30    volatile.Register32 // 0x170
	CSR31    volatile.Register32 // 0x174
	CSR32    volatile.Register32 // 0x178
	CSR33    volatile.Register32 // 0x17C
	CSR34    volatile.Register32 // 0x180
	CSR35    volatile.Register32 // 0x184
	CSR36    volatile.Register32 // 0x188
	CSR37    volatile.Register32 // 0x18C
	CSR38    volatile.Register32 // 0x190
	CSR39    volatile.Register32 // 0x194
	CSR40    volatile.Register32 // 0x198
	CSR41    volatile.Register32 // 0x19C
	CSR42    volatile.Register32 // 0x1A0
	CSR43    volatile.Register32 // 0x1A4
	CSR44    volatile.Register32 // 0x1A8
	CSR45    volatile.Register32 // 0x1AC
	CSR46    volatile.Register32 // 0x1B0
	CSR47    volatile.Register32 // 0x1B4
	CSR48    volatile.Register32 // 0x1B8
	CSR49    volatile.Register32 // 0x1BC
	CSR50    volatile.Register32 // 0x1C0
	CSR51    volatile.Register32 // 0x1C4
	CSR52    volatile.Register32 // 0x1C8
	CSR53    volatile.Register32 // 0x1CC
	_        [320]byte
	HASH_HR0 volatile.Register32 // 0x310
	HASH_HR1 volatile.Register32 // 0x314
	HASH_HR2 volatile.Register32 // 0x318
	HASH_HR3 volatile.Register32 // 0x31C
	HASH_HR4 volatile.Register32 // 0x320
	HASH_HR5 volatile.Register32 // 0x324
	HASH_HR6 volatile.Register32 // 0x328
	HASH_HR7 volatile.Register32 // 0x32C
}

// DMA2D controller
type DMA2D_Type struct {
	CR      volatile.Register32 // 0x0
	ISR     volatile.Register32 // 0x4
	IFCR    volatile.Register32 // 0x8
	FGMAR   volatile.Register32 // 0xC
	FGOR    volatile.Register32 // 0x10
	BGMAR   volatile.Register32 // 0x14
	BGOR    volatile.Register32 // 0x18
	FGPFCCR volatile.Register32 // 0x1C
	FGCOLR  volatile.Register32 // 0x20
	BGPFCCR volatile.Register32 // 0x24
	BGCOLR  volatile.Register32 // 0x28
	FGCMAR  volatile.Register32 // 0x2C
	BGCMAR  volatile.Register32 // 0x30
	OPFCCR  volatile.Register32 // 0x34
	OCOLR   volatile.Register32 // 0x38
	OMAR    volatile.Register32 // 0x3C
	OOR     volatile.Register32 // 0x40
	NLR     volatile.Register32 // 0x44
	LWR     volatile.Register32 // 0x48
	AMTCR   volatile.Register32 // 0x4C
	_       [944]byte
	FGCLUT  volatile.Register32 // 0x400
	_       [1020]byte
	BGCLUT  volatile.Register32 // 0x800
}

// DSI Host
type DSI_Type struct {
	DSI_VR      volatile.Register32 // 0x0
	DSI_CR      volatile.Register32 // 0x4
	DSI_CCR     volatile.Register32 // 0x8
	DSI_LVCIDR  volatile.Register32 // 0xC
	DSI_LCOLCR  volatile.Register32 // 0x10
	DSI_LPCR    volatile.Register32 // 0x14
	DSI_LPMCR   volatile.Register32 // 0x18
	_           [16]byte
	DSI_PCR     volatile.Register32 // 0x2C
	DSI_GVCIDR  volatile.Register32 // 0x30
	DSI_MCR     volatile.Register32 // 0x34
	DSI_VMCR    volatile.Register32 // 0x38
	DSI_VPCR    volatile.Register32 // 0x3C
	DSI_VCCR    volatile.Register32 // 0x40
	DSI_VNPCR   volatile.Register32 // 0x44
	DSI_VHSACR  volatile.Register32 // 0x48
	DSI_VHBPCR  volatile.Register32 // 0x4C
	DSI_VLCR    volatile.Register32 // 0x50
	DSI_VVSACR  volatile.Register32 // 0x54
	DSI_VVBPCR  volatile.Register32 // 0x58
	DSI_VVFPCR  volatile.Register32 // 0x5C
	DSI_VVACR   volatile.Register32 // 0x60
	DSI_LCCR    volatile.Register32 // 0x64
	DSI_CMCR    volatile.Register32 // 0x68
	DSI_GHCR    volatile.Register32 // 0x6C
	DSI_GPDR    volatile.Register32 // 0x70
	DSI_GPSR    volatile.Register32 // 0x74
	DSI_TCCR0   volatile.Register32 // 0x78
	DSI_TCCR1   volatile.Register32 // 0x7C
	DSI_TCCR2   volatile.Register32 // 0x80
	DSI_TCCR3   volatile.Register32 // 0x84
	DSI_TCCR4   volatile.Register32 // 0x88
	DSI_TCCR5   volatile.Register32 // 0x8C
	_           [4]byte
	DSI_CLCR    volatile.Register32 // 0x94
	DSI_CLTCR   volatile.Register32 // 0x98
	DSI_DLTRC   volatile.Register32 // 0x9C
	DSI_PCTLR   volatile.Register32 // 0xA0
	DSI_PCONFR  volatile.Register32 // 0xA4
	DSI_PUCR    volatile.Register32 // 0xA8
	DSI_PTTCR   volatile.Register32 // 0xAC
	DSI_PSR     volatile.Register32 // 0xB0
	_           [8]byte
	DSI_ISR0    volatile.Register32 // 0xBC
	DSI_ISR1    volatile.Register32 // 0xC0
	DSI_IER0    volatile.Register32 // 0xC4
	DSI_IER1    volatile.Register32 // 0xC8
	_           [12]byte
	DSI_FIR0    volatile.Register32 // 0xD8
	DSI_FIR1    volatile.Register32 // 0xDC
	_           [32]byte
	DSI_VSCR    volatile.Register32 // 0x100
	_           [8]byte
	DSI_LCVCIDR volatile.Register32 // 0x10C
	DSI_LCCCR   volatile.Register32 // 0x110
	_           [4]byte
	DSI_LPMCCR  volatile.Register32 // 0x118
	_           [28]byte
	DSI_VMCCR   volatile.Register32 // 0x138
	DSI_VPCCR   volatile.Register32 // 0x13C
	DSI_VCCCR   volatile.Register32 // 0x140
	DSI_VNPCCR  volatile.Register32 // 0x144
	DSI_VHSACCR volatile.Register32 // 0x148
	DSI_VHBPCCR volatile.Register32 // 0x14C
	DSI_VLCCR   volatile.Register32 // 0x150
	DSI_VVSACCR volatile.Register32 // 0x154
	DSI_VVBPCCR volatile.Register32 // 0x158
	DSI_VVFPCCR volatile.Register32 // 0x15C
	DSI_VVACCR  volatile.Register32 // 0x160
	_           [668]byte
	DSI_WCFGR   volatile.Register32 // 0x400
	DSI_WCR     volatile.Register32 // 0x404
	DSI_WIER    volatile.Register32 // 0x408
	DSI_WISR    volatile.Register32 // 0x40C
	DSI_WIFCR   volatile.Register32 // 0x410
	_           [4]byte
	DSI_WPCR0   volatile.Register32 // 0x418
	DSI_WPCR1   volatile.Register32 // 0x41C
	DSI_WPCR2   volatile.Register32 // 0x420
	DSI_WPCR3   volatile.Register32 // 0x424
	DSI_WPCR4   volatile.Register32 // 0x428
	_           [4]byte
	DSI_WRPCR   volatile.Register32 // 0x430
}

// Graphic MMU
type GFXMMU_Type struct {
	CR       volatile.Register32 // 0x0
	SR       volatile.Register32 // 0x4
	FCR      volatile.Register32 // 0x8
	_        [4]byte
	DVR      volatile.Register32 // 0x10
	_        [12]byte
	B0CR     volatile.Register32 // 0x20
	B1CR     volatile.Register32 // 0x24
	B2CR     volatile.Register32 // 0x28
	B3CR     volatile.Register32 // 0x2C
	_        [4036]byte
	VERR     volatile.Register32 // 0xFF4
	IPIDR    volatile.Register32 // 0xFF8
	SIDR     volatile.Register32 // 0xFFC
	LUT0L    volatile.Register32 // 0x1000
	LUT0H    volatile.Register32 // 0x1004
	LUT1L    volatile.Register32 // 0x1008
	LUT1H    volatile.Register32 // 0x100C
	LUT2L    volatile.Register32 // 0x1010
	LUT2H    volatile.Register32 // 0x1014
	LUT3L    volatile.Register32 // 0x1018
	LUT3H    volatile.Register32 // 0x101C
	LUT4L    volatile.Register32 // 0x1020
	LUT4H    volatile.Register32 // 0x1024
	LUT5L    volatile.Register32 // 0x1028
	LUT5H    volatile.Register32 // 0x102C
	LUT6L    volatile.Register32 // 0x1030
	LUT6H    volatile.Register32 // 0x1034
	LUT7L    volatile.Register32 // 0x1038
	LUT7H    volatile.Register32 // 0x103C
	LUT8L    volatile.Register32 // 0x1040
	LUT8H    volatile.Register32 // 0x1044
	LUT9L    volatile.Register32 // 0x1048
	LUT9H    volatile.Register32 // 0x104C
	LUT10L   volatile.Register32 // 0x1050
	LUT10H   volatile.Register32 // 0x1054
	LUT11L   volatile.Register32 // 0x1058
	LUT11H   volatile.Register32 // 0x105C
	LUT12L   volatile.Register32 // 0x1060
	LUT12H   volatile.Register32 // 0x1064
	LUT13L   volatile.Register32 // 0x1068
	LUT13H   volatile.Register32 // 0x106C
	LUT14L   volatile.Register32 // 0x1070
	LUT14H   volatile.Register32 // 0x1074
	LUT15L   volatile.Register32 // 0x1078
	LUT15H   volatile.Register32 // 0x107C
	LUT16L   volatile.Register32 // 0x1080
	LUT16H   volatile.Register32 // 0x1084
	LUT17L   volatile.Register32 // 0x1088
	LUT17H   volatile.Register32 // 0x108C
	LUT18L   volatile.Register32 // 0x1090
	LUT18H   volatile.Register32 // 0x1094
	LUT19L   volatile.Register32 // 0x1098
	LUT19H   volatile.Register32 // 0x109C
	LUT20L   volatile.Register32 // 0x10A0
	LUT20H   volatile.Register32 // 0x10A4
	LUT21L   volatile.Register32 // 0x10A8
	LUT21H   volatile.Register32 // 0x10AC
	LUT22L   volatile.Register32 // 0x10B0
	LUT22H   volatile.Register32 // 0x10B4
	LUT23L   volatile.Register32 // 0x10B8
	LUT23H   volatile.Register32 // 0x10BC
	LUT24L   volatile.Register32 // 0x10C0
	LUT24H   volatile.Register32 // 0x10C4
	LUT25L   volatile.Register32 // 0x10C8
	LUT25H   volatile.Register32 // 0x10CC
	LUT26L   volatile.Register32 // 0x10D0
	LUT26H   volatile.Register32 // 0x10D4
	LUT27L   volatile.Register32 // 0x10D8
	LUT27H   volatile.Register32 // 0x10DC
	LUT28L   volatile.Register32 // 0x10E0
	LUT28H   volatile.Register32 // 0x10E4
	LUT29L   volatile.Register32 // 0x10E8
	LUT29H   volatile.Register32 // 0x10EC
	LUT30L   volatile.Register32 // 0x10F0
	LUT30H   volatile.Register32 // 0x10F4
	LUT31L   volatile.Register32 // 0x10F8
	LUT31H   volatile.Register32 // 0x10FC
	LUT32L   volatile.Register32 // 0x1100
	LUT32H   volatile.Register32 // 0x1104
	LUT33L   volatile.Register32 // 0x1108
	LUT33H   volatile.Register32 // 0x110C
	LUT34L   volatile.Register32 // 0x1110
	LUT34H   volatile.Register32 // 0x1114
	LUT35L   volatile.Register32 // 0x1118
	LUT35H   volatile.Register32 // 0x111C
	LUT36L   volatile.Register32 // 0x1120
	LUT36H   volatile.Register32 // 0x1124
	LUT37L   volatile.Register32 // 0x1128
	LUT37H   volatile.Register32 // 0x112C
	LUT38L   volatile.Register32 // 0x1130
	LUT38H   volatile.Register32 // 0x1134
	LUT39L   volatile.Register32 // 0x1138
	LUT39H   volatile.Register32 // 0x113C
	LUT40L   volatile.Register32 // 0x1140
	LUT40H   volatile.Register32 // 0x1144
	LUT41L   volatile.Register32 // 0x1148
	LUT41H   volatile.Register32 // 0x114C
	LUT42L   volatile.Register32 // 0x1150
	LUT42H   volatile.Register32 // 0x1154
	LUT43L   volatile.Register32 // 0x1158
	LUT43H   volatile.Register32 // 0x115C
	LUT44L   volatile.Register32 // 0x1160
	LUT44H   volatile.Register32 // 0x1164
	LUT45L   volatile.Register32 // 0x1168
	LUT45H   volatile.Register32 // 0x116C
	LUT46L   volatile.Register32 // 0x1170
	LUT46H   volatile.Register32 // 0x1174
	LUT47L   volatile.Register32 // 0x1178
	LUT47H   volatile.Register32 // 0x117C
	LUT48L   volatile.Register32 // 0x1180
	LUT48H   volatile.Register32 // 0x1184
	LUT49L   volatile.Register32 // 0x1188
	LUT49H   volatile.Register32 // 0x118C
	LUT50L   volatile.Register32 // 0x1190
	LUT50H   volatile.Register32 // 0x1194
	LUT51L   volatile.Register32 // 0x1198
	LUT51H   volatile.Register32 // 0x119C
	LUT52L   volatile.Register32 // 0x11A0
	LUT52H   volatile.Register32 // 0x11A4
	LUT53L   volatile.Register32 // 0x11A8
	LUT53H   volatile.Register32 // 0x11AC
	LUT54L   volatile.Register32 // 0x11B0
	LUT54H   volatile.Register32 // 0x11B4
	LUT55L   volatile.Register32 // 0x11B8
	LUT55H   volatile.Register32 // 0x11BC
	LUT56L   volatile.Register32 // 0x11C0
	LUT56H   volatile.Register32 // 0x11C4
	LUT57L   volatile.Register32 // 0x11C8
	LUT57H   volatile.Register32 // 0x11CC
	LUT58L   volatile.Register32 // 0x11D0
	LUT58H   volatile.Register32 // 0x11D4
	LUT59L   volatile.Register32 // 0x11D8
	LUT59H   volatile.Register32 // 0x11DC
	LUT60L   volatile.Register32 // 0x11E0
	LUT60H   volatile.Register32 // 0x11E4
	LUT61L   volatile.Register32 // 0x11E8
	LUT61H   volatile.Register32 // 0x11EC
	LUT62L   volatile.Register32 // 0x11F0
	LUT62H   volatile.Register32 // 0x11F4
	LUT63L   volatile.Register32 // 0x11F8
	LUT63H   volatile.Register32 // 0x11FC
	LUT64L   volatile.Register32 // 0x1200
	LUT64H   volatile.Register32 // 0x1204
	LUT65L   volatile.Register32 // 0x1208
	LUT65H   volatile.Register32 // 0x120C
	LUT66L   volatile.Register32 // 0x1210
	LUT66H   volatile.Register32 // 0x1214
	LUT67L   volatile.Register32 // 0x1218
	LUT67H   volatile.Register32 // 0x121C
	LUT68L   volatile.Register32 // 0x1220
	LUT68H   volatile.Register32 // 0x1224
	LUT69L   volatile.Register32 // 0x1228
	LUT69H   volatile.Register32 // 0x122C
	LUT70L   volatile.Register32 // 0x1230
	LUT70H   volatile.Register32 // 0x1234
	LUT71L   volatile.Register32 // 0x1238
	LUT71H   volatile.Register32 // 0x123C
	LUT72L   volatile.Register32 // 0x1240
	LUT72H   volatile.Register32 // 0x1244
	LUT73L   volatile.Register32 // 0x1248
	LUT73H   volatile.Register32 // 0x124C
	LUT74L   volatile.Register32 // 0x1250
	LUT74H   volatile.Register32 // 0x1254
	LUT75L   volatile.Register32 // 0x1258
	LUT75H   volatile.Register32 // 0x125C
	LUT76L   volatile.Register32 // 0x1260
	LUT76H   volatile.Register32 // 0x1264
	LUT77L   volatile.Register32 // 0x1268
	LUT77H   volatile.Register32 // 0x126C
	LUT78L   volatile.Register32 // 0x1270
	LUT78H   volatile.Register32 // 0x1274
	LUT79L   volatile.Register32 // 0x1278
	LUT79H   volatile.Register32 // 0x127C
	LUT80L   volatile.Register32 // 0x1280
	LUT80H   volatile.Register32 // 0x1284
	LUT81L   volatile.Register32 // 0x1288
	LUT81H   volatile.Register32 // 0x128C
	LUT82L   volatile.Register32 // 0x1290
	LUT82H   volatile.Register32 // 0x1294
	LUT83L   volatile.Register32 // 0x1298
	LUT83H   volatile.Register32 // 0x129C
	LUT84L   volatile.Register32 // 0x12A0
	LUT84H   volatile.Register32 // 0x12A4
	LUT85L   volatile.Register32 // 0x12A8
	LUT85H   volatile.Register32 // 0x12AC
	LUT86L   volatile.Register32 // 0x12B0
	LUT86H   volatile.Register32 // 0x12B4
	LUT87L   volatile.Register32 // 0x12B8
	LUT87H   volatile.Register32 // 0x12BC
	LUT88L   volatile.Register32 // 0x12C0
	LUT88H   volatile.Register32 // 0x12C4
	LUT89L   volatile.Register32 // 0x12C8
	LUT89H   volatile.Register32 // 0x12CC
	LUT90L   volatile.Register32 // 0x12D0
	LUT90H   volatile.Register32 // 0x12D4
	LUT91L   volatile.Register32 // 0x12D8
	LUT91H   volatile.Register32 // 0x12DC
	LUT92L   volatile.Register32 // 0x12E0
	LUT92H   volatile.Register32 // 0x12E4
	LUT93L   volatile.Register32 // 0x12E8
	LUT93H   volatile.Register32 // 0x12EC
	LUT94L   volatile.Register32 // 0x12F0
	LUT94H   volatile.Register32 // 0x12F4
	LUT95L   volatile.Register32 // 0x12F8
	LUT95H   volatile.Register32 // 0x12FC
	LUT96L   volatile.Register32 // 0x1300
	LUT96H   volatile.Register32 // 0x1304
	LUT97L   volatile.Register32 // 0x1308
	LUT97H   volatile.Register32 // 0x130C
	LUT98L   volatile.Register32 // 0x1310
	LUT98H   volatile.Register32 // 0x1314
	LUT99L   volatile.Register32 // 0x1318
	LUT99H   volatile.Register32 // 0x131C
	LUT100L  volatile.Register32 // 0x1320
	LUT100H  volatile.Register32 // 0x1324
	LUT101L  volatile.Register32 // 0x1328
	LUT101H  volatile.Register32 // 0x132C
	LUT102L  volatile.Register32 // 0x1330
	LUT102H  volatile.Register32 // 0x1334
	LUT103L  volatile.Register32 // 0x1338
	LUT103H  volatile.Register32 // 0x133C
	LUT104L  volatile.Register32 // 0x1340
	LUT104H  volatile.Register32 // 0x1344
	LUT105L  volatile.Register32 // 0x1348
	LUT105H  volatile.Register32 // 0x134C
	LUT106L  volatile.Register32 // 0x1350
	LUT106H  volatile.Register32 // 0x1354
	LUT107L  volatile.Register32 // 0x1358
	LUT107H  volatile.Register32 // 0x135C
	LUT108L  volatile.Register32 // 0x1360
	LUT108H  volatile.Register32 // 0x1364
	LUT109L  volatile.Register32 // 0x1368
	LUT109H  volatile.Register32 // 0x136C
	LUT110L  volatile.Register32 // 0x1370
	LUT110H  volatile.Register32 // 0x1374
	LUT111L  volatile.Register32 // 0x1378
	LUT111H  volatile.Register32 // 0x137C
	LUT112L  volatile.Register32 // 0x1380
	LUT112H  volatile.Register32 // 0x1384
	LUT113L  volatile.Register32 // 0x1388
	LUT113H  volatile.Register32 // 0x138C
	LUT114L  volatile.Register32 // 0x1390
	LUT114H  volatile.Register32 // 0x1394
	LUT115L  volatile.Register32 // 0x1398
	LUT115H  volatile.Register32 // 0x139C
	LUT116L  volatile.Register32 // 0x13A0
	LUT116H  volatile.Register32 // 0x13A4
	LUT117L  volatile.Register32 // 0x13A8
	LUT117H  volatile.Register32 // 0x13AC
	LUT118L  volatile.Register32 // 0x13B0
	LUT118H  volatile.Register32 // 0x13B4
	LUT119L  volatile.Register32 // 0x13B8
	LUT119H  volatile.Register32 // 0x13BC
	LUT120L  volatile.Register32 // 0x13C0
	LUT120H  volatile.Register32 // 0x13C4
	LUT121L  volatile.Register32 // 0x13C8
	LUT121H  volatile.Register32 // 0x13CC
	LUT122L  volatile.Register32 // 0x13D0
	LUT122H  volatile.Register32 // 0x13D4
	LUT123L  volatile.Register32 // 0x13D8
	LUT123H  volatile.Register32 // 0x13DC
	LUT124L  volatile.Register32 // 0x13E0
	LUT124H  volatile.Register32 // 0x13E4
	LUT125L  volatile.Register32 // 0x13E8
	LUT125H  volatile.Register32 // 0x13EC
	LUT126L  volatile.Register32 // 0x13F0
	LUT126H  volatile.Register32 // 0x13F4
	LUT127L  volatile.Register32 // 0x13F8
	LUT127H  volatile.Register32 // 0x13FC
	LUT128L  volatile.Register32 // 0x1400
	LUT128H  volatile.Register32 // 0x1404
	LUT129L  volatile.Register32 // 0x1408
	LUT129H  volatile.Register32 // 0x140C
	LUT130L  volatile.Register32 // 0x1410
	LUT130H  volatile.Register32 // 0x1414
	LUT131L  volatile.Register32 // 0x1418
	LUT131H  volatile.Register32 // 0x141C
	LUT132L  volatile.Register32 // 0x1420
	LUT132H  volatile.Register32 // 0x1424
	LUT133L  volatile.Register32 // 0x1428
	LUT133H  volatile.Register32 // 0x142C
	LUT134L  volatile.Register32 // 0x1430
	LUT134H  volatile.Register32 // 0x1434
	LUT135L  volatile.Register32 // 0x1438
	LUT135H  volatile.Register32 // 0x143C
	LUT136L  volatile.Register32 // 0x1440
	LUT136H  volatile.Register32 // 0x1444
	LUT137L  volatile.Register32 // 0x1448
	LUT137H  volatile.Register32 // 0x144C
	LUT138L  volatile.Register32 // 0x1450
	LUT138H  volatile.Register32 // 0x1454
	LUT139L  volatile.Register32 // 0x1458
	LUT139H  volatile.Register32 // 0x145C
	LUT140L  volatile.Register32 // 0x1460
	LUT140H  volatile.Register32 // 0x1464
	LUT141L  volatile.Register32 // 0x1468
	LUT141H  volatile.Register32 // 0x146C
	LUT142L  volatile.Register32 // 0x1470
	LUT142H  volatile.Register32 // 0x1474
	LUT143L  volatile.Register32 // 0x1478
	LUT143H  volatile.Register32 // 0x147C
	LUT144L  volatile.Register32 // 0x1480
	LUT144H  volatile.Register32 // 0x1484
	LUT145L  volatile.Register32 // 0x1488
	LUT145H  volatile.Register32 // 0x148C
	LUT146L  volatile.Register32 // 0x1490
	LUT146H  volatile.Register32 // 0x1494
	LUT147L  volatile.Register32 // 0x1498
	LUT147H  volatile.Register32 // 0x149C
	LUT148L  volatile.Register32 // 0x14A0
	LUT148H  volatile.Register32 // 0x14A4
	LUT149L  volatile.Register32 // 0x14A8
	LUT149H  volatile.Register32 // 0x14AC
	LUT150L  volatile.Register32 // 0x14B0
	LUT150H  volatile.Register32 // 0x14B4
	LUT151L  volatile.Register32 // 0x14B8
	LUT151H  volatile.Register32 // 0x14BC
	LUT152L  volatile.Register32 // 0x14C0
	LUT152H  volatile.Register32 // 0x14C4
	LUT153L  volatile.Register32 // 0x14C8
	LUT153H  volatile.Register32 // 0x14CC
	LUT154L  volatile.Register32 // 0x14D0
	LUT154H  volatile.Register32 // 0x14D4
	LUT155L  volatile.Register32 // 0x14D8
	LUT155H  volatile.Register32 // 0x14DC
	LUT156L  volatile.Register32 // 0x14E0
	LUT156H  volatile.Register32 // 0x14E4
	LUT157L  volatile.Register32 // 0x14E8
	LUT157H  volatile.Register32 // 0x14EC
	LUT158L  volatile.Register32 // 0x14F0
	LUT158H  volatile.Register32 // 0x14F4
	LUT159L  volatile.Register32 // 0x14F8
	LUT159H  volatile.Register32 // 0x14FC
	LUT160L  volatile.Register32 // 0x1500
	LUT160H  volatile.Register32 // 0x1504
	LUT161L  volatile.Register32 // 0x1508
	LUT161H  volatile.Register32 // 0x150C
	LUT162L  volatile.Register32 // 0x1510
	LUT162H  volatile.Register32 // 0x1514
	LUT163L  volatile.Register32 // 0x1518
	LUT163H  volatile.Register32 // 0x151C
	LUT164L  volatile.Register32 // 0x1520
	LUT164H  volatile.Register32 // 0x1524
	LUT165L  volatile.Register32 // 0x1528
	LUT165H  volatile.Register32 // 0x152C
	LUT166L  volatile.Register32 // 0x1530
	LUT166H  volatile.Register32 // 0x1534
	LUT167L  volatile.Register32 // 0x1538
	LUT167H  volatile.Register32 // 0x153C
	LUT168L  volatile.Register32 // 0x1540
	LUT168H  volatile.Register32 // 0x1544
	LUT169L  volatile.Register32 // 0x1548
	LUT169H  volatile.Register32 // 0x154C
	LUT170L  volatile.Register32 // 0x1550
	LUT170H  volatile.Register32 // 0x1554
	LUT171L  volatile.Register32 // 0x1558
	LUT171H  volatile.Register32 // 0x155C
	LUT172L  volatile.Register32 // 0x1560
	LUT172H  volatile.Register32 // 0x1564
	LUT173L  volatile.Register32 // 0x1568
	LUT173H  volatile.Register32 // 0x156C
	LUT174L  volatile.Register32 // 0x1570
	LUT174H  volatile.Register32 // 0x1574
	LUT175L  volatile.Register32 // 0x1578
	LUT175H  volatile.Register32 // 0x157C
	LUT176L  volatile.Register32 // 0x1580
	LUT176H  volatile.Register32 // 0x1584
	LUT177L  volatile.Register32 // 0x1588
	LUT177H  volatile.Register32 // 0x158C
	LUT178L  volatile.Register32 // 0x1590
	LUT178H  volatile.Register32 // 0x1594
	LUT179L  volatile.Register32 // 0x1598
	LUT179H  volatile.Register32 // 0x159C
	LUT180L  volatile.Register32 // 0x15A0
	LUT180H  volatile.Register32 // 0x15A4
	LUT181L  volatile.Register32 // 0x15A8
	LUT181H  volatile.Register32 // 0x15AC
	LUT182L  volatile.Register32 // 0x15B0
	LUT182H  volatile.Register32 // 0x15B4
	LUT183L  volatile.Register32 // 0x15B8
	LUT183H  volatile.Register32 // 0x15BC
	LUT184L  volatile.Register32 // 0x15C0
	LUT184H  volatile.Register32 // 0x15C4
	LUT185L  volatile.Register32 // 0x15C8
	LUT185H  volatile.Register32 // 0x15CC
	LUT186L  volatile.Register32 // 0x15D0
	LUT186H  volatile.Register32 // 0x15D4
	LUT187L  volatile.Register32 // 0x15D8
	LUT187H  volatile.Register32 // 0x15DC
	LUT188L  volatile.Register32 // 0x15E0
	LUT188H  volatile.Register32 // 0x15E4
	LUT189L  volatile.Register32 // 0x15E8
	LUT189H  volatile.Register32 // 0x15EC
	LUT190L  volatile.Register32 // 0x15F0
	LUT190H  volatile.Register32 // 0x15F4
	LUT191L  volatile.Register32 // 0x15F8
	LUT191H  volatile.Register32 // 0x15FC
	LUT192L  volatile.Register32 // 0x1600
	LUT192H  volatile.Register32 // 0x1604
	LUT193L  volatile.Register32 // 0x1608
	LUT193H  volatile.Register32 // 0x160C
	LUT194L  volatile.Register32 // 0x1610
	LUT194H  volatile.Register32 // 0x1614
	LUT195L  volatile.Register32 // 0x1618
	LUT195H  volatile.Register32 // 0x161C
	LUT196L  volatile.Register32 // 0x1620
	LUT196H  volatile.Register32 // 0x1624
	LUT197L  volatile.Register32 // 0x1628
	LUT197H  volatile.Register32 // 0x162C
	LUT198L  volatile.Register32 // 0x1630
	LUT198H  volatile.Register32 // 0x1634
	LUT199L  volatile.Register32 // 0x1638
	LUT199H  volatile.Register32 // 0x163C
	LUT200L  volatile.Register32 // 0x1640
	LUT200H  volatile.Register32 // 0x1644
	LUT201L  volatile.Register32 // 0x1648
	LUT201H  volatile.Register32 // 0x164C
	LUT202L  volatile.Register32 // 0x1650
	LUT202H  volatile.Register32 // 0x1654
	LUT203L  volatile.Register32 // 0x1658
	LUT203H  volatile.Register32 // 0x165C
	LUT204L  volatile.Register32 // 0x1660
	LUT204H  volatile.Register32 // 0x1664
	LUT205L  volatile.Register32 // 0x1668
	LUT205H  volatile.Register32 // 0x166C
	LUT206L  volatile.Register32 // 0x1670
	LUT206H  volatile.Register32 // 0x1674
	LUT207L  volatile.Register32 // 0x1678
	LUT207H  volatile.Register32 // 0x167C
	LUT208L  volatile.Register32 // 0x1680
	LUT208H  volatile.Register32 // 0x1684
	LUT209L  volatile.Register32 // 0x1688
	LUT209H  volatile.Register32 // 0x168C
	LUT210L  volatile.Register32 // 0x1690
	LUT210H  volatile.Register32 // 0x1694
	LUT211L  volatile.Register32 // 0x1698
	LUT211H  volatile.Register32 // 0x169C
	LUT212L  volatile.Register32 // 0x16A0
	LUT212H  volatile.Register32 // 0x16A4
	LUT213L  volatile.Register32 // 0x16A8
	LUT213H  volatile.Register32 // 0x16AC
	LUT214L  volatile.Register32 // 0x16B0
	LUT214H  volatile.Register32 // 0x16B4
	LUT215L  volatile.Register32 // 0x16B8
	LUT215H  volatile.Register32 // 0x16BC
	LUT216L  volatile.Register32 // 0x16C0
	LUT216H  volatile.Register32 // 0x16C4
	LUT217L  volatile.Register32 // 0x16C8
	LUT217H  volatile.Register32 // 0x16CC
	LUT218L  volatile.Register32 // 0x16D0
	LUT218H  volatile.Register32 // 0x16D4
	LUT219L  volatile.Register32 // 0x16D8
	LUT219H  volatile.Register32 // 0x16DC
	LUT220L  volatile.Register32 // 0x16E0
	LUT220H  volatile.Register32 // 0x16E4
	LUT221L  volatile.Register32 // 0x16E8
	LUT221H  volatile.Register32 // 0x16EC
	LUT222L  volatile.Register32 // 0x16F0
	LUT222H  volatile.Register32 // 0x16F4
	LUT223L  volatile.Register32 // 0x16F8
	LUT223H  volatile.Register32 // 0x16FC
	LUT224L  volatile.Register32 // 0x1700
	LUT224H  volatile.Register32 // 0x1704
	LUT225L  volatile.Register32 // 0x1708
	LUT225H  volatile.Register32 // 0x170C
	LUT226L  volatile.Register32 // 0x1710
	LUT226H  volatile.Register32 // 0x1714
	LUT227L  volatile.Register32 // 0x1718
	LUT227H  volatile.Register32 // 0x171C
	LUT228L  volatile.Register32 // 0x1720
	LUT228H  volatile.Register32 // 0x1724
	LUT229L  volatile.Register32 // 0x1728
	LUT229H  volatile.Register32 // 0x172C
	LUT230L  volatile.Register32 // 0x1730
	LUT230H  volatile.Register32 // 0x1734
	LUT231L  volatile.Register32 // 0x1738
	LUT231H  volatile.Register32 // 0x173C
	LUT232L  volatile.Register32 // 0x1740
	LUT232H  volatile.Register32 // 0x1744
	LUT233L  volatile.Register32 // 0x1748
	LUT233H  volatile.Register32 // 0x174C
	LUT234L  volatile.Register32 // 0x1750
	LUT234H  volatile.Register32 // 0x1754
	LUT235L  volatile.Register32 // 0x1758
	LUT235H  volatile.Register32 // 0x175C
	LUT236L  volatile.Register32 // 0x1760
	LUT236H  volatile.Register32 // 0x1764
	LUT237L  volatile.Register32 // 0x1768
	LUT237H  volatile.Register32 // 0x176C
	LUT238L  volatile.Register32 // 0x1770
	LUT238H  volatile.Register32 // 0x1774
	LUT239L  volatile.Register32 // 0x1778
	LUT239H  volatile.Register32 // 0x177C
	LUT240L  volatile.Register32 // 0x1780
	LUT240H  volatile.Register32 // 0x1784
	LUT241L  volatile.Register32 // 0x1788
	LUT241H  volatile.Register32 // 0x178C
	LUT242L  volatile.Register32 // 0x1790
	LUT242H  volatile.Register32 // 0x1794
	LUT243L  volatile.Register32 // 0x1798
	LUT243H  volatile.Register32 // 0x179C
	LUT244L  volatile.Register32 // 0x17A0
	LUT244H  volatile.Register32 // 0x17A4
	LUT245L  volatile.Register32 // 0x17A8
	LUT245H  volatile.Register32 // 0x17AC
	LUT246L  volatile.Register32 // 0x17B0
	LUT246H  volatile.Register32 // 0x17B4
	LUT247L  volatile.Register32 // 0x17B8
	LUT247H  volatile.Register32 // 0x17BC
	LUT248L  volatile.Register32 // 0x17C0
	LUT248H  volatile.Register32 // 0x17C4
	LUT249L  volatile.Register32 // 0x17C8
	LUT249H  volatile.Register32 // 0x17CC
	LUT250L  volatile.Register32 // 0x17D0
	LUT250H  volatile.Register32 // 0x17D4
	LUT251L  volatile.Register32 // 0x17D8
	LUT251H  volatile.Register32 // 0x17DC
	LUT252L  volatile.Register32 // 0x17E0
	LUT252H  volatile.Register32 // 0x17E4
	LUT253L  volatile.Register32 // 0x17E8
	LUT253H  volatile.Register32 // 0x17EC
	LUT254L  volatile.Register32 // 0x17F0
	LUT254H  volatile.Register32 // 0x17F4
	LUT255L  volatile.Register32 // 0x17F8
	LUT255H  volatile.Register32 // 0x17FC
	LUT256L  volatile.Register32 // 0x1800
	LUT256H  volatile.Register32 // 0x1804
	LUT257L  volatile.Register32 // 0x1808
	LUT257H  volatile.Register32 // 0x180C
	LUT258L  volatile.Register32 // 0x1810
	LUT258H  volatile.Register32 // 0x1814
	LUT259L  volatile.Register32 // 0x1818
	LUT259H  volatile.Register32 // 0x181C
	LUT260L  volatile.Register32 // 0x1820
	LUT260H  volatile.Register32 // 0x1824
	LUT261L  volatile.Register32 // 0x1828
	LUT261H  volatile.Register32 // 0x182C
	LUT262L  volatile.Register32 // 0x1830
	LUT262H  volatile.Register32 // 0x1834
	LUT263L  volatile.Register32 // 0x1838
	LUT263H  volatile.Register32 // 0x183C
	LUT264L  volatile.Register32 // 0x1840
	LUT264H  volatile.Register32 // 0x1844
	LUT265L  volatile.Register32 // 0x1848
	LUT265H  volatile.Register32 // 0x184C
	LUT266L  volatile.Register32 // 0x1850
	LUT266H  volatile.Register32 // 0x1854
	LUT267L  volatile.Register32 // 0x1858
	LUT267H  volatile.Register32 // 0x185C
	LUT268L  volatile.Register32 // 0x1860
	LUT268H  volatile.Register32 // 0x1864
	LUT269L  volatile.Register32 // 0x1868
	LUT269H  volatile.Register32 // 0x186C
	LUT270L  volatile.Register32 // 0x1870
	LUT270H  volatile.Register32 // 0x1874
	LUT271L  volatile.Register32 // 0x1878
	LUT271H  volatile.Register32 // 0x187C
	LUT272L  volatile.Register32 // 0x1880
	LUT272H  volatile.Register32 // 0x1884
	LUT273L  volatile.Register32 // 0x1888
	LUT273H  volatile.Register32 // 0x188C
	LUT274L  volatile.Register32 // 0x1890
	LUT274H  volatile.Register32 // 0x1894
	LUT275L  volatile.Register32 // 0x1898
	LUT275H  volatile.Register32 // 0x189C
	LUT276L  volatile.Register32 // 0x18A0
	LUT276H  volatile.Register32 // 0x18A4
	LUT277L  volatile.Register32 // 0x18A8
	LUT277H  volatile.Register32 // 0x18AC
	LUT278L  volatile.Register32 // 0x18B0
	LUT278H  volatile.Register32 // 0x18B4
	LUT279L  volatile.Register32 // 0x18B8
	LUT279H  volatile.Register32 // 0x18BC
	LUT280L  volatile.Register32 // 0x18C0
	LUT280H  volatile.Register32 // 0x18C4
	LUT281L  volatile.Register32 // 0x18C8
	LUT281H  volatile.Register32 // 0x18CC
	LUT282L  volatile.Register32 // 0x18D0
	LUT282H  volatile.Register32 // 0x18D4
	LUT283L  volatile.Register32 // 0x18D8
	LUT283H  volatile.Register32 // 0x18DC
	LUT284L  volatile.Register32 // 0x18E0
	LUT284H  volatile.Register32 // 0x18E4
	LUT285L  volatile.Register32 // 0x18E8
	LUT285H  volatile.Register32 // 0x18EC
	LUT286L  volatile.Register32 // 0x18F0
	LUT286H  volatile.Register32 // 0x18F4
	LUT287L  volatile.Register32 // 0x18F8
	LUT287H  volatile.Register32 // 0x18FC
	LUT288L  volatile.Register32 // 0x1900
	LUT288H  volatile.Register32 // 0x1904
	LUT289L  volatile.Register32 // 0x1908
	LUT289H  volatile.Register32 // 0x190C
	LUT290L  volatile.Register32 // 0x1910
	LUT290H  volatile.Register32 // 0x1914
	LUT291L  volatile.Register32 // 0x1918
	LUT291H  volatile.Register32 // 0x191C
	LUT292L  volatile.Register32 // 0x1920
	LUT292H  volatile.Register32 // 0x1924
	LUT293L  volatile.Register32 // 0x1928
	LUT293H  volatile.Register32 // 0x192C
	LUT294L  volatile.Register32 // 0x1930
	LUT294H  volatile.Register32 // 0x1934
	LUT295L  volatile.Register32 // 0x1938
	LUT295H  volatile.Register32 // 0x193C
	LUT296L  volatile.Register32 // 0x1940
	LUT296H  volatile.Register32 // 0x1944
	LUT297L  volatile.Register32 // 0x1948
	LUT297H  volatile.Register32 // 0x194C
	LUT298L  volatile.Register32 // 0x1950
	LUT298H  volatile.Register32 // 0x1954
	LUT299L  volatile.Register32 // 0x1958
	LUT299H  volatile.Register32 // 0x195C
	LUT300L  volatile.Register32 // 0x1960
	LUT300H  volatile.Register32 // 0x1964
	LUT301L  volatile.Register32 // 0x1968
	LUT301H  volatile.Register32 // 0x196C
	LUT302L  volatile.Register32 // 0x1970
	LUT302H  volatile.Register32 // 0x1974
	LUT303L  volatile.Register32 // 0x1978
	LUT303H  volatile.Register32 // 0x197C
	LUT304L  volatile.Register32 // 0x1980
	LUT304H  volatile.Register32 // 0x1984
	LUT305L  volatile.Register32 // 0x1988
	LUT305H  volatile.Register32 // 0x198C
	LUT306L  volatile.Register32 // 0x1990
	LUT306H  volatile.Register32 // 0x1994
	LUT307L  volatile.Register32 // 0x1998
	LUT307H  volatile.Register32 // 0x199C
	LUT308L  volatile.Register32 // 0x19A0
	LUT308H  volatile.Register32 // 0x19A4
	LUT309L  volatile.Register32 // 0x19A8
	LUT309H  volatile.Register32 // 0x19AC
	LUT310L  volatile.Register32 // 0x19B0
	LUT310H  volatile.Register32 // 0x19B4
	LUT311L  volatile.Register32 // 0x19B8
	LUT311H  volatile.Register32 // 0x19BC
	LUT312L  volatile.Register32 // 0x19C0
	LUT312H  volatile.Register32 // 0x19C4
	LUT313L  volatile.Register32 // 0x19C8
	LUT313H  volatile.Register32 // 0x19CC
	LUT314L  volatile.Register32 // 0x19D0
	LUT314H  volatile.Register32 // 0x19D4
	LUT315L  volatile.Register32 // 0x19D8
	LUT315H  volatile.Register32 // 0x19DC
	LUT316L  volatile.Register32 // 0x19E0
	LUT316H  volatile.Register32 // 0x19E4
	LUT317L  volatile.Register32 // 0x19E8
	LUT317H  volatile.Register32 // 0x19EC
	LUT318L  volatile.Register32 // 0x19F0
	LUT318H  volatile.Register32 // 0x19F4
	LUT319L  volatile.Register32 // 0x19F8
	LUT319H  volatile.Register32 // 0x19FC
	LUT320L  volatile.Register32 // 0x1A00
	LUT320H  volatile.Register32 // 0x1A04
	LUT321L  volatile.Register32 // 0x1A08
	LUT321H  volatile.Register32 // 0x1A0C
	LUT322L  volatile.Register32 // 0x1A10
	LUT322H  volatile.Register32 // 0x1A14
	LUT323L  volatile.Register32 // 0x1A18
	LUT323H  volatile.Register32 // 0x1A1C
	LUT324L  volatile.Register32 // 0x1A20
	LUT324H  volatile.Register32 // 0x1A24
	LUT325L  volatile.Register32 // 0x1A28
	LUT325H  volatile.Register32 // 0x1A2C
	LUT326L  volatile.Register32 // 0x1A30
	LUT326H  volatile.Register32 // 0x1A34
	LUT327L  volatile.Register32 // 0x1A38
	LUT327H  volatile.Register32 // 0x1A3C
	LUT328L  volatile.Register32 // 0x1A40
	LUT328H  volatile.Register32 // 0x1A44
	LUT329L  volatile.Register32 // 0x1A48
	LUT329H  volatile.Register32 // 0x1A4C
	LUT330L  volatile.Register32 // 0x1A50
	LUT330H  volatile.Register32 // 0x1A54
	LUT331L  volatile.Register32 // 0x1A58
	LUT331H  volatile.Register32 // 0x1A5C
	LUT332L  volatile.Register32 // 0x1A60
	LUT332H  volatile.Register32 // 0x1A64
	LUT333L  volatile.Register32 // 0x1A68
	LUT333H  volatile.Register32 // 0x1A6C
	LUT334L  volatile.Register32 // 0x1A70
	LUT334H  volatile.Register32 // 0x1A74
	LUT335L  volatile.Register32 // 0x1A78
	LUT335H  volatile.Register32 // 0x1A7C
	LUT336L  volatile.Register32 // 0x1A80
	LUT336H  volatile.Register32 // 0x1A84
	LUT337L  volatile.Register32 // 0x1A88
	LUT337H  volatile.Register32 // 0x1A8C
	LUT338L  volatile.Register32 // 0x1A90
	LUT338H  volatile.Register32 // 0x1A94
	LUT339L  volatile.Register32 // 0x1A98
	LUT339H  volatile.Register32 // 0x1A9C
	LUT340L  volatile.Register32 // 0x1AA0
	LUT340H  volatile.Register32 // 0x1AA4
	LUT341L  volatile.Register32 // 0x1AA8
	LUT341H  volatile.Register32 // 0x1AAC
	LUT342L  volatile.Register32 // 0x1AB0
	LUT342H  volatile.Register32 // 0x1AB4
	LUT343L  volatile.Register32 // 0x1AB8
	LUT343H  volatile.Register32 // 0x1ABC
	LUT344L  volatile.Register32 // 0x1AC0
	LUT344H  volatile.Register32 // 0x1AC4
	LUT345L  volatile.Register32 // 0x1AC8
	LUT345H  volatile.Register32 // 0x1ACC
	LUT346L  volatile.Register32 // 0x1AD0
	LUT346H  volatile.Register32 // 0x1AD4
	LUT347L  volatile.Register32 // 0x1AD8
	LUT347H  volatile.Register32 // 0x1ADC
	LUT348L  volatile.Register32 // 0x1AE0
	LUT348H  volatile.Register32 // 0x1AE4
	LUT349L  volatile.Register32 // 0x1AE8
	LUT349H  volatile.Register32 // 0x1AEC
	LUT350L  volatile.Register32 // 0x1AF0
	LUT350H  volatile.Register32 // 0x1AF4
	LUT351L  volatile.Register32 // 0x1AF8
	LUT351H  volatile.Register32 // 0x1AFC
	LUT352L  volatile.Register32 // 0x1B00
	LUT352H  volatile.Register32 // 0x1B04
	LUT353L  volatile.Register32 // 0x1B08
	LUT353H  volatile.Register32 // 0x1B0C
	LUT354L  volatile.Register32 // 0x1B10
	LUT354H  volatile.Register32 // 0x1B14
	LUT355L  volatile.Register32 // 0x1B18
	LUT355H  volatile.Register32 // 0x1B1C
	LUT356L  volatile.Register32 // 0x1B20
	LUT356H  volatile.Register32 // 0x1B24
	LUT357L  volatile.Register32 // 0x1B28
	LUT357H  volatile.Register32 // 0x1B2C
	LUT358L  volatile.Register32 // 0x1B30
	LUT358H  volatile.Register32 // 0x1B34
	LUT359L  volatile.Register32 // 0x1B38
	LUT359H  volatile.Register32 // 0x1B3C
	LUT360L  volatile.Register32 // 0x1B40
	LUT360H  volatile.Register32 // 0x1B44
	LUT361L  volatile.Register32 // 0x1B48
	LUT361H  volatile.Register32 // 0x1B4C
	LUT362L  volatile.Register32 // 0x1B50
	LUT362H  volatile.Register32 // 0x1B54
	LUT363L  volatile.Register32 // 0x1B58
	LUT363H  volatile.Register32 // 0x1B5C
	LUT364L  volatile.Register32 // 0x1B60
	LUT364H  volatile.Register32 // 0x1B64
	LUT365L  volatile.Register32 // 0x1B68
	LUT365H  volatile.Register32 // 0x1B6C
	LUT366L  volatile.Register32 // 0x1B70
	LUT366H  volatile.Register32 // 0x1B74
	LUT367L  volatile.Register32 // 0x1B78
	LUT367H  volatile.Register32 // 0x1B7C
	LUT368L  volatile.Register32 // 0x1B80
	LUT368H  volatile.Register32 // 0x1B84
	LUT369L  volatile.Register32 // 0x1B88
	LUT369H  volatile.Register32 // 0x1B8C
	LUT370L  volatile.Register32 // 0x1B90
	LUT370H  volatile.Register32 // 0x1B94
	LUT371L  volatile.Register32 // 0x1B98
	LUT371H  volatile.Register32 // 0x1B9C
	LUT372L  volatile.Register32 // 0x1BA0
	LUT372H  volatile.Register32 // 0x1BA4
	LUT373L  volatile.Register32 // 0x1BA8
	LUT373H  volatile.Register32 // 0x1BAC
	LUT374L  volatile.Register32 // 0x1BB0
	LUT374H  volatile.Register32 // 0x1BB4
	LUT375L  volatile.Register32 // 0x1BB8
	LUT375H  volatile.Register32 // 0x1BBC
	LUT376L  volatile.Register32 // 0x1BC0
	LUT376H  volatile.Register32 // 0x1BC4
	LUT377L  volatile.Register32 // 0x1BC8
	LUT377H  volatile.Register32 // 0x1BCC
	LUT378L  volatile.Register32 // 0x1BD0
	LUT378H  volatile.Register32 // 0x1BD4
	LUT379L  volatile.Register32 // 0x1BD8
	LUT379H  volatile.Register32 // 0x1BDC
	LUT380L  volatile.Register32 // 0x1BE0
	LUT380H  volatile.Register32 // 0x1BE4
	LUT381L  volatile.Register32 // 0x1BE8
	LUT381H  volatile.Register32 // 0x1BEC
	LUT382L  volatile.Register32 // 0x1BF0
	LUT382H  volatile.Register32 // 0x1BF4
	LUT383L  volatile.Register32 // 0x1BF8
	LUT383H  volatile.Register32 // 0x1BFC
	LUT384L  volatile.Register32 // 0x1C00
	LUT384H  volatile.Register32 // 0x1C04
	LUT385L  volatile.Register32 // 0x1C08
	LUT385H  volatile.Register32 // 0x1C0C
	LUT386L  volatile.Register32 // 0x1C10
	LUT386H  volatile.Register32 // 0x1C14
	LUT387L  volatile.Register32 // 0x1C18
	LUT387H  volatile.Register32 // 0x1C1C
	LUT388L  volatile.Register32 // 0x1C20
	LUT388H  volatile.Register32 // 0x1C24
	LUT389L  volatile.Register32 // 0x1C28
	LUT389H  volatile.Register32 // 0x1C2C
	LUT390L  volatile.Register32 // 0x1C30
	LUT390H  volatile.Register32 // 0x1C34
	LUT391L  volatile.Register32 // 0x1C38
	LUT391H  volatile.Register32 // 0x1C3C
	LUT392L  volatile.Register32 // 0x1C40
	LUT392H  volatile.Register32 // 0x1C44
	LUT393L  volatile.Register32 // 0x1C48
	LUT393H  volatile.Register32 // 0x1C4C
	LUT394L  volatile.Register32 // 0x1C50
	LUT394H  volatile.Register32 // 0x1C54
	LUT395L  volatile.Register32 // 0x1C58
	LUT395H  volatile.Register32 // 0x1C5C
	LUT396L  volatile.Register32 // 0x1C60
	LUT396H  volatile.Register32 // 0x1C64
	LUT397L  volatile.Register32 // 0x1C68
	LUT397H  volatile.Register32 // 0x1C6C
	LUT398L  volatile.Register32 // 0x1C70
	LUT398H  volatile.Register32 // 0x1C74
	LUT399L  volatile.Register32 // 0x1C78
	LUT399H  volatile.Register32 // 0x1C7C
	LUT400L  volatile.Register32 // 0x1C80
	LUT400H  volatile.Register32 // 0x1C84
	LUT401L  volatile.Register32 // 0x1C88
	LUT401H  volatile.Register32 // 0x1C8C
	LUT402L  volatile.Register32 // 0x1C90
	LUT402H  volatile.Register32 // 0x1C94
	LUT403L  volatile.Register32 // 0x1C98
	LUT403H  volatile.Register32 // 0x1C9C
	LUT404L  volatile.Register32 // 0x1CA0
	LUT404H  volatile.Register32 // 0x1CA4
	LUT405L  volatile.Register32 // 0x1CA8
	LUT405H  volatile.Register32 // 0x1CAC
	LUT406L  volatile.Register32 // 0x1CB0
	LUT406H  volatile.Register32 // 0x1CB4
	LUT407L  volatile.Register32 // 0x1CB8
	LUT407H  volatile.Register32 // 0x1CBC
	LUT408L  volatile.Register32 // 0x1CC0
	LUT408H  volatile.Register32 // 0x1CC4
	LUT409L  volatile.Register32 // 0x1CC8
	LUT409H  volatile.Register32 // 0x1CCC
	LUT410L  volatile.Register32 // 0x1CD0
	LUT410H  volatile.Register32 // 0x1CD4
	LUT411L  volatile.Register32 // 0x1CD8
	LUT411H  volatile.Register32 // 0x1CDC
	LUT412L  volatile.Register32 // 0x1CE0
	LUT412H  volatile.Register32 // 0x1CE4
	LUT413L  volatile.Register32 // 0x1CE8
	LUT413H  volatile.Register32 // 0x1CEC
	LUT414L  volatile.Register32 // 0x1CF0
	LUT414H  volatile.Register32 // 0x1CF4
	LUT415L  volatile.Register32 // 0x1CF8
	LUT415H  volatile.Register32 // 0x1CFC
	LUT416L  volatile.Register32 // 0x1D00
	LUT416H  volatile.Register32 // 0x1D04
	LUT417L  volatile.Register32 // 0x1D08
	LUT417H  volatile.Register32 // 0x1D0C
	LUT418L  volatile.Register32 // 0x1D10
	LUT418H  volatile.Register32 // 0x1D14
	LUT419L  volatile.Register32 // 0x1D18
	LUT419H  volatile.Register32 // 0x1D1C
	LUT420L  volatile.Register32 // 0x1D20
	LUT420H  volatile.Register32 // 0x1D24
	LUT421L  volatile.Register32 // 0x1D28
	LUT421H  volatile.Register32 // 0x1D2C
	LUT422L  volatile.Register32 // 0x1D30
	LUT422H  volatile.Register32 // 0x1D34
	LUT423L  volatile.Register32 // 0x1D38
	LUT423H  volatile.Register32 // 0x1D3C
	LUT424L  volatile.Register32 // 0x1D40
	LUT424H  volatile.Register32 // 0x1D44
	LUT425L  volatile.Register32 // 0x1D48
	LUT425H  volatile.Register32 // 0x1D4C
	LUT426L  volatile.Register32 // 0x1D50
	LUT426H  volatile.Register32 // 0x1D54
	LUT427L  volatile.Register32 // 0x1D58
	LUT427H  volatile.Register32 // 0x1D5C
	LUT428L  volatile.Register32 // 0x1D60
	LUT428H  volatile.Register32 // 0x1D64
	LUT429L  volatile.Register32 // 0x1D68
	LUT429H  volatile.Register32 // 0x1D6C
	LUT430L  volatile.Register32 // 0x1D70
	LUT430H  volatile.Register32 // 0x1D74
	LUT431L  volatile.Register32 // 0x1D78
	LUT431H  volatile.Register32 // 0x1D7C
	LUT432L  volatile.Register32 // 0x1D80
	LUT432H  volatile.Register32 // 0x1D84
	LUT433L  volatile.Register32 // 0x1D88
	LUT433H  volatile.Register32 // 0x1D8C
	LUT434L  volatile.Register32 // 0x1D90
	LUT434H  volatile.Register32 // 0x1D94
	LUT435L  volatile.Register32 // 0x1D98
	LUT435H  volatile.Register32 // 0x1D9C
	LUT436L  volatile.Register32 // 0x1DA0
	LUT436H  volatile.Register32 // 0x1DA4
	LUT437L  volatile.Register32 // 0x1DA8
	LUT437H  volatile.Register32 // 0x1DAC
	LUT438L  volatile.Register32 // 0x1DB0
	LUT438H  volatile.Register32 // 0x1DB4
	LUT439L  volatile.Register32 // 0x1DB8
	LUT439H  volatile.Register32 // 0x1DBC
	LUT440L  volatile.Register32 // 0x1DC0
	LUT440H  volatile.Register32 // 0x1DC4
	LUT441L  volatile.Register32 // 0x1DC8
	LUT441H  volatile.Register32 // 0x1DCC
	LUT442L  volatile.Register32 // 0x1DD0
	LUT442H  volatile.Register32 // 0x1DD4
	LUT443L  volatile.Register32 // 0x1DD8
	LUT443H  volatile.Register32 // 0x1DDC
	LUT444L  volatile.Register32 // 0x1DE0
	LUT444H  volatile.Register32 // 0x1DE4
	LUT445L  volatile.Register32 // 0x1DE8
	LUT445H  volatile.Register32 // 0x1DEC
	LUT446L  volatile.Register32 // 0x1DF0
	LUT446H  volatile.Register32 // 0x1DF4
	LUT447L  volatile.Register32 // 0x1DF8
	LUT447H  volatile.Register32 // 0x1DFC
	LUT448L  volatile.Register32 // 0x1E00
	LUT448H  volatile.Register32 // 0x1E04
	LUT449L  volatile.Register32 // 0x1E08
	LUT449H  volatile.Register32 // 0x1E0C
	LUT450L  volatile.Register32 // 0x1E10
	LUT450H  volatile.Register32 // 0x1E14
	LUT451L  volatile.Register32 // 0x1E18
	LUT451H  volatile.Register32 // 0x1E1C
	LUT452L  volatile.Register32 // 0x1E20
	LUT452H  volatile.Register32 // 0x1E24
	LUT453L  volatile.Register32 // 0x1E28
	LUT453H  volatile.Register32 // 0x1E2C
	LUT454L  volatile.Register32 // 0x1E30
	LUT454H  volatile.Register32 // 0x1E34
	LUT455L  volatile.Register32 // 0x1E38
	LUT455H  volatile.Register32 // 0x1E3C
	LUT456L  volatile.Register32 // 0x1E40
	LUT456H  volatile.Register32 // 0x1E44
	LUT457L  volatile.Register32 // 0x1E48
	LUT457H  volatile.Register32 // 0x1E4C
	LUT458L  volatile.Register32 // 0x1E50
	LUT458H  volatile.Register32 // 0x1E54
	LUT459L  volatile.Register32 // 0x1E58
	LUT459H  volatile.Register32 // 0x1E5C
	LUT460L  volatile.Register32 // 0x1E60
	LUT460H  volatile.Register32 // 0x1E64
	LUT461L  volatile.Register32 // 0x1E68
	LUT461H  volatile.Register32 // 0x1E6C
	LUT462L  volatile.Register32 // 0x1E70
	LUT462H  volatile.Register32 // 0x1E74
	LUT463L  volatile.Register32 // 0x1E78
	LUT463H  volatile.Register32 // 0x1E7C
	LUT464L  volatile.Register32 // 0x1E80
	LUT464H  volatile.Register32 // 0x1E84
	LUT465L  volatile.Register32 // 0x1E88
	LUT465H  volatile.Register32 // 0x1E8C
	LUT466L  volatile.Register32 // 0x1E90
	LUT466H  volatile.Register32 // 0x1E94
	LUT467L  volatile.Register32 // 0x1E98
	LUT467H  volatile.Register32 // 0x1E9C
	LUT468L  volatile.Register32 // 0x1EA0
	LUT468H  volatile.Register32 // 0x1EA4
	LUT469L  volatile.Register32 // 0x1EA8
	LUT469H  volatile.Register32 // 0x1EAC
	LUT470L  volatile.Register32 // 0x1EB0
	LUT470H  volatile.Register32 // 0x1EB4
	LUT471L  volatile.Register32 // 0x1EB8
	LUT471H  volatile.Register32 // 0x1EBC
	LUT472L  volatile.Register32 // 0x1EC0
	LUT472H  volatile.Register32 // 0x1EC4
	LUT473L  volatile.Register32 // 0x1EC8
	LUT473H  volatile.Register32 // 0x1ECC
	LUT474L  volatile.Register32 // 0x1ED0
	LUT474H  volatile.Register32 // 0x1ED4
	LUT475L  volatile.Register32 // 0x1ED8
	LUT475H  volatile.Register32 // 0x1EDC
	LUT476L  volatile.Register32 // 0x1EE0
	LUT476H  volatile.Register32 // 0x1EE4
	LUT477L  volatile.Register32 // 0x1EE8
	LUT477H  volatile.Register32 // 0x1EEC
	LUT478L  volatile.Register32 // 0x1EF0
	LUT478H  volatile.Register32 // 0x1EF4
	LUT479L  volatile.Register32 // 0x1EF8
	LUT479H  volatile.Register32 // 0x1EFC
	LUT480L  volatile.Register32 // 0x1F00
	LUT480H  volatile.Register32 // 0x1F04
	LUT481L  volatile.Register32 // 0x1F08
	LUT481H  volatile.Register32 // 0x1F0C
	LUT482L  volatile.Register32 // 0x1F10
	LUT482H  volatile.Register32 // 0x1F14
	LUT483L  volatile.Register32 // 0x1F18
	LUT483H  volatile.Register32 // 0x1F1C
	LUT484L  volatile.Register32 // 0x1F20
	LUT484H  volatile.Register32 // 0x1F24
	LUT485L  volatile.Register32 // 0x1F28
	LUT485H  volatile.Register32 // 0x1F2C
	LUT486L  volatile.Register32 // 0x1F30
	LUT486H  volatile.Register32 // 0x1F34
	LUT487L  volatile.Register32 // 0x1F38
	LUT487H  volatile.Register32 // 0x1F3C
	LUT488L  volatile.Register32 // 0x1F40
	LUT488H  volatile.Register32 // 0x1F44
	LUT489L  volatile.Register32 // 0x1F48
	LUT489H  volatile.Register32 // 0x1F4C
	LUT490L  volatile.Register32 // 0x1F50
	LUT490H  volatile.Register32 // 0x1F54
	LUT491L  volatile.Register32 // 0x1F58
	LUT491H  volatile.Register32 // 0x1F5C
	LUT492L  volatile.Register32 // 0x1F60
	LUT492H  volatile.Register32 // 0x1F64
	LUT493L  volatile.Register32 // 0x1F68
	LUT493H  volatile.Register32 // 0x1F6C
	LUT494L  volatile.Register32 // 0x1F70
	LUT494H  volatile.Register32 // 0x1F74
	LUT495L  volatile.Register32 // 0x1F78
	LUT495H  volatile.Register32 // 0x1F7C
	LUT496L  volatile.Register32 // 0x1F80
	LUT496H  volatile.Register32 // 0x1F84
	LUT497L  volatile.Register32 // 0x1F88
	LUT497H  volatile.Register32 // 0x1F8C
	LUT498L  volatile.Register32 // 0x1F90
	LUT498H  volatile.Register32 // 0x1F94
	LUT499L  volatile.Register32 // 0x1F98
	LUT499H  volatile.Register32 // 0x1F9C
	LUT500L  volatile.Register32 // 0x1FA0
	LUT500H  volatile.Register32 // 0x1FA4
	LUT501L  volatile.Register32 // 0x1FA8
	LUT501H  volatile.Register32 // 0x1FAC
	LUT502L  volatile.Register32 // 0x1FB0
	LUT502H  volatile.Register32 // 0x1FB4
	LUT503L  volatile.Register32 // 0x1FB8
	LUT503H  volatile.Register32 // 0x1FBC
	LUT504L  volatile.Register32 // 0x1FC0
	LUT504H  volatile.Register32 // 0x1FC4
	LUT505L  volatile.Register32 // 0x1FC8
	LUT505H  volatile.Register32 // 0x1FCC
	LUT506L  volatile.Register32 // 0x1FD0
	LUT506H  volatile.Register32 // 0x1FD4
	LUT507L  volatile.Register32 // 0x1FD8
	LUT507H  volatile.Register32 // 0x1FDC
	LUT508L  volatile.Register32 // 0x1FE0
	LUT508H  volatile.Register32 // 0x1FE4
	LUT509L  volatile.Register32 // 0x1FE8
	LUT509H  volatile.Register32 // 0x1FEC
	LUT510L  volatile.Register32 // 0x1FF0
	LUT510H  volatile.Register32 // 0x1FF4
	LUT511L  volatile.Register32 // 0x1FF8
	LUT511H  volatile.Register32 // 0x1FFC
	LUT512L  volatile.Register32 // 0x2000
	LUT512H  volatile.Register32 // 0x2004
	LUT513L  volatile.Register32 // 0x2008
	LUT513H  volatile.Register32 // 0x200C
	LUT514L  volatile.Register32 // 0x2010
	LUT514H  volatile.Register32 // 0x2014
	LUT515L  volatile.Register32 // 0x2018
	LUT515H  volatile.Register32 // 0x201C
	LUT516L  volatile.Register32 // 0x2020
	LUT516H  volatile.Register32 // 0x2024
	LUT517L  volatile.Register32 // 0x2028
	LUT517H  volatile.Register32 // 0x202C
	LUT518L  volatile.Register32 // 0x2030
	LUT518H  volatile.Register32 // 0x2034
	LUT519L  volatile.Register32 // 0x2038
	LUT519H  volatile.Register32 // 0x203C
	LUT520L  volatile.Register32 // 0x2040
	LUT520H  volatile.Register32 // 0x2044
	LUT521L  volatile.Register32 // 0x2048
	LUT521H  volatile.Register32 // 0x204C
	LUT522L  volatile.Register32 // 0x2050
	LUT522H  volatile.Register32 // 0x2054
	LUT523L  volatile.Register32 // 0x2058
	LUT523H  volatile.Register32 // 0x205C
	LUT524L  volatile.Register32 // 0x2060
	LUT524H  volatile.Register32 // 0x2064
	LUT525L  volatile.Register32 // 0x2068
	LUT525H  volatile.Register32 // 0x206C
	LUT526L  volatile.Register32 // 0x2070
	LUT526H  volatile.Register32 // 0x2074
	LUT527L  volatile.Register32 // 0x2078
	LUT527H  volatile.Register32 // 0x207C
	LUT528L  volatile.Register32 // 0x2080
	LUT528H  volatile.Register32 // 0x2084
	LUT529L  volatile.Register32 // 0x2088
	LUT529H  volatile.Register32 // 0x208C
	LUT530L  volatile.Register32 // 0x2090
	LUT530H  volatile.Register32 // 0x2094
	LUT531L  volatile.Register32 // 0x2098
	LUT531H  volatile.Register32 // 0x209C
	LUT532L  volatile.Register32 // 0x20A0
	LUT532H  volatile.Register32 // 0x20A4
	LUT533L  volatile.Register32 // 0x20A8
	LUT533H  volatile.Register32 // 0x20AC
	LUT534L  volatile.Register32 // 0x20B0
	LUT534H  volatile.Register32 // 0x20B4
	LUT535L  volatile.Register32 // 0x20B8
	LUT535H  volatile.Register32 // 0x20BC
	LUT536L  volatile.Register32 // 0x20C0
	LUT536H  volatile.Register32 // 0x20C4
	LUT537L  volatile.Register32 // 0x20C8
	LUT537H  volatile.Register32 // 0x20CC
	LUT538L  volatile.Register32 // 0x20D0
	LUT538H  volatile.Register32 // 0x20D4
	LUT539L  volatile.Register32 // 0x20D8
	LUT539H  volatile.Register32 // 0x20DC
	LUT540L  volatile.Register32 // 0x20E0
	LUT540H  volatile.Register32 // 0x20E4
	LUT541L  volatile.Register32 // 0x20E8
	LUT541H  volatile.Register32 // 0x20EC
	LUT542L  volatile.Register32 // 0x20F0
	LUT542H  volatile.Register32 // 0x20F4
	LUT543L  volatile.Register32 // 0x20F8
	LUT543H  volatile.Register32 // 0x20FC
	LUT544L  volatile.Register32 // 0x2100
	LUT544H  volatile.Register32 // 0x2104
	LUT545L  volatile.Register32 // 0x2108
	LUT545H  volatile.Register32 // 0x210C
	LUT546L  volatile.Register32 // 0x2110
	LUT546H  volatile.Register32 // 0x2114
	LUT547L  volatile.Register32 // 0x2118
	LUT547H  volatile.Register32 // 0x211C
	LUT548L  volatile.Register32 // 0x2120
	LUT548H  volatile.Register32 // 0x2124
	LUT549L  volatile.Register32 // 0x2128
	LUT549H  volatile.Register32 // 0x212C
	LUT550L  volatile.Register32 // 0x2130
	LUT550H  volatile.Register32 // 0x2134
	LUT551L  volatile.Register32 // 0x2138
	LUT551H  volatile.Register32 // 0x213C
	LUT552L  volatile.Register32 // 0x2140
	LUT552H  volatile.Register32 // 0x2144
	LUT553L  volatile.Register32 // 0x2148
	LUT553H  volatile.Register32 // 0x214C
	LUT554L  volatile.Register32 // 0x2150
	LUT554H  volatile.Register32 // 0x2154
	LUT555L  volatile.Register32 // 0x2158
	LUT555H  volatile.Register32 // 0x215C
	LUT556L  volatile.Register32 // 0x2160
	LUT556H  volatile.Register32 // 0x2164
	LUT557L  volatile.Register32 // 0x2168
	LUT557H  volatile.Register32 // 0x216C
	LUT558L  volatile.Register32 // 0x2170
	LUT558H  volatile.Register32 // 0x2174
	LUT559L  volatile.Register32 // 0x2178
	LUT559H  volatile.Register32 // 0x217C
	LUT560L  volatile.Register32 // 0x2180
	LUT560H  volatile.Register32 // 0x2184
	LUT561L  volatile.Register32 // 0x2188
	LUT561H  volatile.Register32 // 0x218C
	LUT562L  volatile.Register32 // 0x2190
	LUT562H  volatile.Register32 // 0x2194
	LUT563L  volatile.Register32 // 0x2198
	LUT563H  volatile.Register32 // 0x219C
	LUT564L  volatile.Register32 // 0x21A0
	LUT564H  volatile.Register32 // 0x21A4
	LUT565L  volatile.Register32 // 0x21A8
	LUT565H  volatile.Register32 // 0x21AC
	LUT566L  volatile.Register32 // 0x21B0
	LUT566H  volatile.Register32 // 0x21B4
	LUT567L  volatile.Register32 // 0x21B8
	LUT567H  volatile.Register32 // 0x21BC
	LUT568L  volatile.Register32 // 0x21C0
	LUT568H  volatile.Register32 // 0x21C4
	LUT569L  volatile.Register32 // 0x21C8
	LUT569H  volatile.Register32 // 0x21CC
	LUT570L  volatile.Register32 // 0x21D0
	LUT570H  volatile.Register32 // 0x21D4
	LUT571L  volatile.Register32 // 0x21D8
	LUT571H  volatile.Register32 // 0x21DC
	LUT572L  volatile.Register32 // 0x21E0
	LUT572H  volatile.Register32 // 0x21E4
	LUT573L  volatile.Register32 // 0x21E8
	LUT573H  volatile.Register32 // 0x21EC
	LUT574L  volatile.Register32 // 0x21F0
	LUT574H  volatile.Register32 // 0x21F4
	LUT575L  volatile.Register32 // 0x21F8
	LUT575H  volatile.Register32 // 0x21FC
	LUT576L  volatile.Register32 // 0x2200
	LUT576H  volatile.Register32 // 0x2204
	LUT577L  volatile.Register32 // 0x2208
	LUT577H  volatile.Register32 // 0x220C
	LUT578L  volatile.Register32 // 0x2210
	LUT578H  volatile.Register32 // 0x2214
	LUT579L  volatile.Register32 // 0x2218
	LUT579H  volatile.Register32 // 0x221C
	LUT580L  volatile.Register32 // 0x2220
	LUT580H  volatile.Register32 // 0x2224
	LUT581L  volatile.Register32 // 0x2228
	LUT581H  volatile.Register32 // 0x222C
	LUT582L  volatile.Register32 // 0x2230
	LUT582H  volatile.Register32 // 0x2234
	LUT583L  volatile.Register32 // 0x2238
	LUT583H  volatile.Register32 // 0x223C
	LUT584L  volatile.Register32 // 0x2240
	LUT584H  volatile.Register32 // 0x2244
	LUT585L  volatile.Register32 // 0x2248
	LUT585H  volatile.Register32 // 0x224C
	LUT586L  volatile.Register32 // 0x2250
	LUT586H  volatile.Register32 // 0x2254
	LUT587L  volatile.Register32 // 0x2258
	LUT587H  volatile.Register32 // 0x225C
	LUT588L  volatile.Register32 // 0x2260
	LUT588H  volatile.Register32 // 0x2264
	LUT589L  volatile.Register32 // 0x2268
	LUT589H  volatile.Register32 // 0x226C
	LUT590L  volatile.Register32 // 0x2270
	LUT590H  volatile.Register32 // 0x2274
	LUT591L  volatile.Register32 // 0x2278
	LUT591H  volatile.Register32 // 0x227C
	LUT592L  volatile.Register32 // 0x2280
	LUT592H  volatile.Register32 // 0x2284
	LUT593L  volatile.Register32 // 0x2288
	LUT593H  volatile.Register32 // 0x228C
	LUT594L  volatile.Register32 // 0x2290
	LUT594H  volatile.Register32 // 0x2294
	LUT595L  volatile.Register32 // 0x2298
	LUT595H  volatile.Register32 // 0x229C
	LUT596L  volatile.Register32 // 0x22A0
	LUT596H  volatile.Register32 // 0x22A4
	LUT597L  volatile.Register32 // 0x22A8
	LUT597H  volatile.Register32 // 0x22AC
	LUT598L  volatile.Register32 // 0x22B0
	LUT598H  volatile.Register32 // 0x22B4
	LUT599L  volatile.Register32 // 0x22B8
	LUT599H  volatile.Register32 // 0x22BC
	LUT600L  volatile.Register32 // 0x22C0
	LUT600H  volatile.Register32 // 0x22C4
	LUT601L  volatile.Register32 // 0x22C8
	LUT601H  volatile.Register32 // 0x22CC
	LUT602L  volatile.Register32 // 0x22D0
	LUT602H  volatile.Register32 // 0x22D4
	LUT603L  volatile.Register32 // 0x22D8
	LUT603H  volatile.Register32 // 0x22DC
	LUT604L  volatile.Register32 // 0x22E0
	LUT604H  volatile.Register32 // 0x22E4
	LUT605L  volatile.Register32 // 0x22E8
	LUT605H  volatile.Register32 // 0x22EC
	LUT606L  volatile.Register32 // 0x22F0
	LUT606H  volatile.Register32 // 0x22F4
	LUT607L  volatile.Register32 // 0x22F8
	LUT607H  volatile.Register32 // 0x22FC
	LUT608L  volatile.Register32 // 0x2300
	LUT608H  volatile.Register32 // 0x2304
	LUT609L  volatile.Register32 // 0x2308
	LUT609H  volatile.Register32 // 0x230C
	LUT610L  volatile.Register32 // 0x2310
	LUT610H  volatile.Register32 // 0x2314
	LUT611L  volatile.Register32 // 0x2318
	LUT611H  volatile.Register32 // 0x231C
	LUT612L  volatile.Register32 // 0x2320
	LUT612H  volatile.Register32 // 0x2324
	LUT613L  volatile.Register32 // 0x2328
	LUT613H  volatile.Register32 // 0x232C
	LUT614L  volatile.Register32 // 0x2330
	LUT614H  volatile.Register32 // 0x2334
	LUT615L  volatile.Register32 // 0x2338
	LUT615H  volatile.Register32 // 0x233C
	LUT616L  volatile.Register32 // 0x2340
	LUT616H  volatile.Register32 // 0x2344
	LUT617L  volatile.Register32 // 0x2348
	LUT617H  volatile.Register32 // 0x234C
	LUT618L  volatile.Register32 // 0x2350
	LUT618H  volatile.Register32 // 0x2354
	LUT619L  volatile.Register32 // 0x2358
	LUT619H  volatile.Register32 // 0x235C
	LUT620L  volatile.Register32 // 0x2360
	LUT620H  volatile.Register32 // 0x2364
	LUT621L  volatile.Register32 // 0x2368
	LUT621H  volatile.Register32 // 0x236C
	LUT622L  volatile.Register32 // 0x2370
	LUT622H  volatile.Register32 // 0x2374
	LUT623L  volatile.Register32 // 0x2378
	LUT623H  volatile.Register32 // 0x237C
	LUT624L  volatile.Register32 // 0x2380
	LUT624H  volatile.Register32 // 0x2384
	LUT625L  volatile.Register32 // 0x2388
	LUT625H  volatile.Register32 // 0x238C
	LUT626L  volatile.Register32 // 0x2390
	LUT626H  volatile.Register32 // 0x2394
	LUT627L  volatile.Register32 // 0x2398
	LUT627H  volatile.Register32 // 0x239C
	LUT628L  volatile.Register32 // 0x23A0
	LUT628H  volatile.Register32 // 0x23A4
	LUT629L  volatile.Register32 // 0x23A8
	LUT629H  volatile.Register32 // 0x23AC
	LUT630L  volatile.Register32 // 0x23B0
	LUT630H  volatile.Register32 // 0x23B4
	LUT631L  volatile.Register32 // 0x23B8
	LUT631H  volatile.Register32 // 0x23BC
	LUT632L  volatile.Register32 // 0x23C0
	LUT632H  volatile.Register32 // 0x23C4
	LUT633L  volatile.Register32 // 0x23C8
	LUT633H  volatile.Register32 // 0x23CC
	LUT634L  volatile.Register32 // 0x23D0
	LUT634H  volatile.Register32 // 0x23D4
	LUT635L  volatile.Register32 // 0x23D8
	LUT635H  volatile.Register32 // 0x23DC
	LUT636L  volatile.Register32 // 0x23E0
	LUT636H  volatile.Register32 // 0x23E4
	LUT637L  volatile.Register32 // 0x23E8
	LUT637H  volatile.Register32 // 0x23EC
	LUT638L  volatile.Register32 // 0x23F0
	LUT638H  volatile.Register32 // 0x23F4
	LUT639L  volatile.Register32 // 0x23F8
	LUT639H  volatile.Register32 // 0x23FC
	LUT640L  volatile.Register32 // 0x2400
	LUT640H  volatile.Register32 // 0x2404
	LUT641L  volatile.Register32 // 0x2408
	LUT641H  volatile.Register32 // 0x240C
	LUT642L  volatile.Register32 // 0x2410
	LUT642H  volatile.Register32 // 0x2414
	LUT643L  volatile.Register32 // 0x2418
	LUT643H  volatile.Register32 // 0x241C
	LUT644L  volatile.Register32 // 0x2420
	LUT644H  volatile.Register32 // 0x2424
	LUT645L  volatile.Register32 // 0x2428
	LUT645H  volatile.Register32 // 0x242C
	LUT646L  volatile.Register32 // 0x2430
	LUT646H  volatile.Register32 // 0x2434
	LUT647L  volatile.Register32 // 0x2438
	LUT647H  volatile.Register32 // 0x243C
	LUT648L  volatile.Register32 // 0x2440
	LUT648H  volatile.Register32 // 0x2444
	LUT649L  volatile.Register32 // 0x2448
	LUT649H  volatile.Register32 // 0x244C
	LUT650L  volatile.Register32 // 0x2450
	LUT650H  volatile.Register32 // 0x2454
	LUT651L  volatile.Register32 // 0x2458
	LUT651H  volatile.Register32 // 0x245C
	LUT652L  volatile.Register32 // 0x2460
	LUT652H  volatile.Register32 // 0x2464
	LUT653L  volatile.Register32 // 0x2468
	LUT653H  volatile.Register32 // 0x246C
	LUT654L  volatile.Register32 // 0x2470
	LUT654H  volatile.Register32 // 0x2474
	LUT655L  volatile.Register32 // 0x2478
	LUT655H  volatile.Register32 // 0x247C
	LUT656L  volatile.Register32 // 0x2480
	LUT656H  volatile.Register32 // 0x2484
	LUT657L  volatile.Register32 // 0x2488
	LUT657H  volatile.Register32 // 0x248C
	LUT658L  volatile.Register32 // 0x2490
	LUT658H  volatile.Register32 // 0x2494
	LUT659L  volatile.Register32 // 0x2498
	LUT659H  volatile.Register32 // 0x249C
	LUT660L  volatile.Register32 // 0x24A0
	LUT660H  volatile.Register32 // 0x24A4
	LUT661L  volatile.Register32 // 0x24A8
	LUT661H  volatile.Register32 // 0x24AC
	LUT662L  volatile.Register32 // 0x24B0
	LUT662H  volatile.Register32 // 0x24B4
	LUT663L  volatile.Register32 // 0x24B8
	LUT663H  volatile.Register32 // 0x24BC
	LUT664L  volatile.Register32 // 0x24C0
	LUT664H  volatile.Register32 // 0x24C4
	LUT665L  volatile.Register32 // 0x24C8
	LUT665H  volatile.Register32 // 0x24CC
	LUT666L  volatile.Register32 // 0x24D0
	LUT666H  volatile.Register32 // 0x24D4
	LUT667L  volatile.Register32 // 0x24D8
	LUT667H  volatile.Register32 // 0x24DC
	LUT668L  volatile.Register32 // 0x24E0
	LUT668H  volatile.Register32 // 0x24E4
	LUT669L  volatile.Register32 // 0x24E8
	LUT669H  volatile.Register32 // 0x24EC
	LUT670L  volatile.Register32 // 0x24F0
	LUT670H  volatile.Register32 // 0x24F4
	LUT671L  volatile.Register32 // 0x24F8
	LUT671H  volatile.Register32 // 0x24FC
	LUT672L  volatile.Register32 // 0x2500
	LUT672H  volatile.Register32 // 0x2504
	LUT673L  volatile.Register32 // 0x2508
	LUT673H  volatile.Register32 // 0x250C
	LUT674L  volatile.Register32 // 0x2510
	LUT674H  volatile.Register32 // 0x2514
	LUT675L  volatile.Register32 // 0x2518
	LUT675H  volatile.Register32 // 0x251C
	LUT676L  volatile.Register32 // 0x2520
	LUT676H  volatile.Register32 // 0x2524
	LUT677L  volatile.Register32 // 0x2528
	LUT677H  volatile.Register32 // 0x252C
	LUT678L  volatile.Register32 // 0x2530
	LUT678H  volatile.Register32 // 0x2534
	LUT679L  volatile.Register32 // 0x2538
	LUT679H  volatile.Register32 // 0x253C
	LUT680L  volatile.Register32 // 0x2540
	LUT680H  volatile.Register32 // 0x2544
	LUT681L  volatile.Register32 // 0x2548
	LUT681H  volatile.Register32 // 0x254C
	LUT682L  volatile.Register32 // 0x2550
	LUT682H  volatile.Register32 // 0x2554
	LUT683L  volatile.Register32 // 0x2558
	LUT683H  volatile.Register32 // 0x255C
	LUT684L  volatile.Register32 // 0x2560
	LUT684H  volatile.Register32 // 0x2564
	LUT685L  volatile.Register32 // 0x2568
	LUT685H  volatile.Register32 // 0x256C
	LUT686L  volatile.Register32 // 0x2570
	LUT686H  volatile.Register32 // 0x2574
	LUT687L  volatile.Register32 // 0x2578
	LUT687H  volatile.Register32 // 0x257C
	LUT688L  volatile.Register32 // 0x2580
	LUT688H  volatile.Register32 // 0x2584
	LUT689L  volatile.Register32 // 0x2588
	LUT689H  volatile.Register32 // 0x258C
	LUT690L  volatile.Register32 // 0x2590
	LUT690H  volatile.Register32 // 0x2594
	LUT691L  volatile.Register32 // 0x2598
	LUT691H  volatile.Register32 // 0x259C
	LUT692L  volatile.Register32 // 0x25A0
	LUT692H  volatile.Register32 // 0x25A4
	LUT693L  volatile.Register32 // 0x25A8
	LUT693H  volatile.Register32 // 0x25AC
	LUT694L  volatile.Register32 // 0x25B0
	LUT694H  volatile.Register32 // 0x25B4
	LUT695L  volatile.Register32 // 0x25B8
	LUT695H  volatile.Register32 // 0x25BC
	LUT696L  volatile.Register32 // 0x25C0
	LUT696H  volatile.Register32 // 0x25C4
	LUT697L  volatile.Register32 // 0x25C8
	LUT697H  volatile.Register32 // 0x25CC
	LUT698L  volatile.Register32 // 0x25D0
	LUT698H  volatile.Register32 // 0x25D4
	LUT699L  volatile.Register32 // 0x25D8
	LUT699H  volatile.Register32 // 0x25DC
	LUT700L  volatile.Register32 // 0x25E0
	LUT700H  volatile.Register32 // 0x25E4
	LUT701L  volatile.Register32 // 0x25E8
	LUT701H  volatile.Register32 // 0x25EC
	LUT702L  volatile.Register32 // 0x25F0
	LUT702H  volatile.Register32 // 0x25F4
	LUT703L  volatile.Register32 // 0x25F8
	LUT703H  volatile.Register32 // 0x25FC
	LUT704L  volatile.Register32 // 0x2600
	LUT704H  volatile.Register32 // 0x2604
	LUT705L  volatile.Register32 // 0x2608
	LUT705H  volatile.Register32 // 0x260C
	LUT706L  volatile.Register32 // 0x2610
	LUT706H  volatile.Register32 // 0x2614
	LUT707L  volatile.Register32 // 0x2618
	LUT707H  volatile.Register32 // 0x261C
	LUT708L  volatile.Register32 // 0x2620
	LUT708H  volatile.Register32 // 0x2624
	LUT709L  volatile.Register32 // 0x2628
	LUT709H  volatile.Register32 // 0x262C
	LUT710L  volatile.Register32 // 0x2630
	LUT710H  volatile.Register32 // 0x2634
	LUT711L  volatile.Register32 // 0x2638
	LUT711H  volatile.Register32 // 0x263C
	LUT712L  volatile.Register32 // 0x2640
	LUT712H  volatile.Register32 // 0x2644
	LUT713L  volatile.Register32 // 0x2648
	LUT713H  volatile.Register32 // 0x264C
	LUT714L  volatile.Register32 // 0x2650
	LUT714H  volatile.Register32 // 0x2654
	LUT715L  volatile.Register32 // 0x2658
	LUT715H  volatile.Register32 // 0x265C
	LUT716L  volatile.Register32 // 0x2660
	LUT716H  volatile.Register32 // 0x2664
	LUT717L  volatile.Register32 // 0x2668
	LUT717H  volatile.Register32 // 0x266C
	LUT718L  volatile.Register32 // 0x2670
	LUT718H  volatile.Register32 // 0x2674
	LUT719L  volatile.Register32 // 0x2678
	LUT719H  volatile.Register32 // 0x267C
	LUT720L  volatile.Register32 // 0x2680
	LUT720H  volatile.Register32 // 0x2684
	LUT721L  volatile.Register32 // 0x2688
	LUT721H  volatile.Register32 // 0x268C
	LUT722L  volatile.Register32 // 0x2690
	LUT722H  volatile.Register32 // 0x2694
	LUT723L  volatile.Register32 // 0x2698
	LUT723H  volatile.Register32 // 0x269C
	LUT724L  volatile.Register32 // 0x26A0
	LUT724H  volatile.Register32 // 0x26A4
	LUT725L  volatile.Register32 // 0x26A8
	LUT725H  volatile.Register32 // 0x26AC
	LUT726L  volatile.Register32 // 0x26B0
	LUT726H  volatile.Register32 // 0x26B4
	LUT727L  volatile.Register32 // 0x26B8
	LUT727H  volatile.Register32 // 0x26BC
	LUT728L  volatile.Register32 // 0x26C0
	LUT728H  volatile.Register32 // 0x26C4
	LUT729L  volatile.Register32 // 0x26C8
	LUT729H  volatile.Register32 // 0x26CC
	LUT730L  volatile.Register32 // 0x26D0
	LUT730H  volatile.Register32 // 0x26D4
	LUT731L  volatile.Register32 // 0x26D8
	LUT731H  volatile.Register32 // 0x26DC
	LUT732L  volatile.Register32 // 0x26E0
	LUT732H  volatile.Register32 // 0x26E4
	LUT733L  volatile.Register32 // 0x26E8
	LUT733H  volatile.Register32 // 0x26EC
	LUT734L  volatile.Register32 // 0x26F0
	LUT734H  volatile.Register32 // 0x26F4
	LUT735L  volatile.Register32 // 0x26F8
	LUT735H  volatile.Register32 // 0x26FC
	LUT736L  volatile.Register32 // 0x2700
	LUT736H  volatile.Register32 // 0x2704
	LUT737L  volatile.Register32 // 0x2708
	LUT737H  volatile.Register32 // 0x270C
	LUT738L  volatile.Register32 // 0x2710
	LUT738H  volatile.Register32 // 0x2714
	LUT739L  volatile.Register32 // 0x2718
	LUT739H  volatile.Register32 // 0x271C
	LUT740L  volatile.Register32 // 0x2720
	LUT740H  volatile.Register32 // 0x2724
	LUT741L  volatile.Register32 // 0x2728
	LUT741H  volatile.Register32 // 0x272C
	LUT742L  volatile.Register32 // 0x2730
	LUT742H  volatile.Register32 // 0x2734
	LUT743L  volatile.Register32 // 0x2738
	LUT743H  volatile.Register32 // 0x273C
	LUT744L  volatile.Register32 // 0x2740
	LUT744H  volatile.Register32 // 0x2744
	LUT745L  volatile.Register32 // 0x2748
	LUT745H  volatile.Register32 // 0x274C
	LUT746L  volatile.Register32 // 0x2750
	LUT746H  volatile.Register32 // 0x2754
	LUT747L  volatile.Register32 // 0x2758
	LUT747H  volatile.Register32 // 0x275C
	LUT748L  volatile.Register32 // 0x2760
	LUT748H  volatile.Register32 // 0x2764
	LUT749L  volatile.Register32 // 0x2768
	LUT749H  volatile.Register32 // 0x276C
	LUT750L  volatile.Register32 // 0x2770
	LUT750H  volatile.Register32 // 0x2774
	LUT751L  volatile.Register32 // 0x2778
	LUT751H  volatile.Register32 // 0x277C
	LUT752L  volatile.Register32 // 0x2780
	LUT752H  volatile.Register32 // 0x2784
	LUT753L  volatile.Register32 // 0x2788
	LUT753H  volatile.Register32 // 0x278C
	LUT754L  volatile.Register32 // 0x2790
	LUT754H  volatile.Register32 // 0x2794
	LUT755L  volatile.Register32 // 0x2798
	LUT755H  volatile.Register32 // 0x279C
	LUT756L  volatile.Register32 // 0x27A0
	LUT756H  volatile.Register32 // 0x27A4
	LUT757L  volatile.Register32 // 0x27A8
	LUT757H  volatile.Register32 // 0x27AC
	LUT758L  volatile.Register32 // 0x27B0
	LUT758H  volatile.Register32 // 0x27B4
	LUT759L  volatile.Register32 // 0x27B8
	LUT759H  volatile.Register32 // 0x27BC
	LUT760L  volatile.Register32 // 0x27C0
	LUT760H  volatile.Register32 // 0x27C4
	LUT761L  volatile.Register32 // 0x27C8
	LUT761H  volatile.Register32 // 0x27CC
	LUT762L  volatile.Register32 // 0x27D0
	LUT762H  volatile.Register32 // 0x27D4
	LUT763L  volatile.Register32 // 0x27D8
	LUT763H  volatile.Register32 // 0x27DC
	LUT764L  volatile.Register32 // 0x27E0
	LUT764H  volatile.Register32 // 0x27E4
	LUT765L  volatile.Register32 // 0x27E8
	LUT765H  volatile.Register32 // 0x27EC
	LUT766L  volatile.Register32 // 0x27F0
	LUT766H  volatile.Register32 // 0x27F4
	LUT767L  volatile.Register32 // 0x27F8
	LUT767H  volatile.Register32 // 0x27FC
	LUT768L  volatile.Register32 // 0x2800
	LUT768H  volatile.Register32 // 0x2804
	LUT769L  volatile.Register32 // 0x2808
	LUT769H  volatile.Register32 // 0x280C
	LUT770L  volatile.Register32 // 0x2810
	LUT770H  volatile.Register32 // 0x2814
	LUT771L  volatile.Register32 // 0x2818
	LUT771H  volatile.Register32 // 0x281C
	LUT772L  volatile.Register32 // 0x2820
	LUT772H  volatile.Register32 // 0x2824
	LUT773L  volatile.Register32 // 0x2828
	LUT773H  volatile.Register32 // 0x282C
	LUT774L  volatile.Register32 // 0x2830
	LUT774H  volatile.Register32 // 0x2834
	LUT775L  volatile.Register32 // 0x2838
	LUT775H  volatile.Register32 // 0x283C
	LUT776L  volatile.Register32 // 0x2840
	LUT776H  volatile.Register32 // 0x2844
	LUT777L  volatile.Register32 // 0x2848
	LUT777H  volatile.Register32 // 0x284C
	LUT778L  volatile.Register32 // 0x2850
	LUT778H  volatile.Register32 // 0x2854
	LUT779L  volatile.Register32 // 0x2858
	LUT779H  volatile.Register32 // 0x285C
	LUT780L  volatile.Register32 // 0x2860
	LUT780H  volatile.Register32 // 0x2864
	LUT781L  volatile.Register32 // 0x2868
	LUT781H  volatile.Register32 // 0x286C
	LUT782L  volatile.Register32 // 0x2870
	LUT782H  volatile.Register32 // 0x2874
	LUT783L  volatile.Register32 // 0x2878
	LUT783H  volatile.Register32 // 0x287C
	LUT784L  volatile.Register32 // 0x2880
	LUT784H  volatile.Register32 // 0x2884
	LUT785L  volatile.Register32 // 0x2888
	LUT785H  volatile.Register32 // 0x288C
	LUT786L  volatile.Register32 // 0x2890
	LUT786H  volatile.Register32 // 0x2894
	LUT787L  volatile.Register32 // 0x2898
	LUT787H  volatile.Register32 // 0x289C
	LUT788L  volatile.Register32 // 0x28A0
	LUT788H  volatile.Register32 // 0x28A4
	LUT789L  volatile.Register32 // 0x28A8
	LUT789H  volatile.Register32 // 0x28AC
	LUT790L  volatile.Register32 // 0x28B0
	LUT790H  volatile.Register32 // 0x28B4
	LUT791L  volatile.Register32 // 0x28B8
	LUT791H  volatile.Register32 // 0x28BC
	LUT792L  volatile.Register32 // 0x28C0
	LUT792H  volatile.Register32 // 0x28C4
	LUT793L  volatile.Register32 // 0x28C8
	LUT793H  volatile.Register32 // 0x28CC
	LUT794L  volatile.Register32 // 0x28D0
	LUT794H  volatile.Register32 // 0x28D4
	LUT795L  volatile.Register32 // 0x28D8
	LUT795H  volatile.Register32 // 0x28DC
	LUT796L  volatile.Register32 // 0x28E0
	LUT796H  volatile.Register32 // 0x28E4
	LUT797L  volatile.Register32 // 0x28E8
	LUT797H  volatile.Register32 // 0x28EC
	LUT798L  volatile.Register32 // 0x28F0
	LUT798H  volatile.Register32 // 0x28F4
	LUT799L  volatile.Register32 // 0x28F8
	LUT799H  volatile.Register32 // 0x28FC
	LUT800L  volatile.Register32 // 0x2900
	LUT800H  volatile.Register32 // 0x2904
	LUT801L  volatile.Register32 // 0x2908
	LUT801H  volatile.Register32 // 0x290C
	LUT802L  volatile.Register32 // 0x2910
	LUT802H  volatile.Register32 // 0x2914
	LUT803L  volatile.Register32 // 0x2918
	LUT803H  volatile.Register32 // 0x291C
	LUT804L  volatile.Register32 // 0x2920
	LUT804H  volatile.Register32 // 0x2924
	LUT805L  volatile.Register32 // 0x2928
	LUT805H  volatile.Register32 // 0x292C
	LUT806L  volatile.Register32 // 0x2930
	LUT806H  volatile.Register32 // 0x2934
	LUT807L  volatile.Register32 // 0x2938
	LUT807H  volatile.Register32 // 0x293C
	LUT808L  volatile.Register32 // 0x2940
	LUT808H  volatile.Register32 // 0x2944
	LUT809L  volatile.Register32 // 0x2948
	LUT809H  volatile.Register32 // 0x294C
	LUT810L  volatile.Register32 // 0x2950
	LUT810H  volatile.Register32 // 0x2954
	LUT811L  volatile.Register32 // 0x2958
	LUT811H  volatile.Register32 // 0x295C
	LUT812L  volatile.Register32 // 0x2960
	LUT812H  volatile.Register32 // 0x2964
	LUT813L  volatile.Register32 // 0x2968
	LUT813H  volatile.Register32 // 0x296C
	LUT814L  volatile.Register32 // 0x2970
	LUT814H  volatile.Register32 // 0x2974
	LUT815L  volatile.Register32 // 0x2978
	LUT815H  volatile.Register32 // 0x297C
	LUT816L  volatile.Register32 // 0x2980
	LUT816H  volatile.Register32 // 0x2984
	LUT817L  volatile.Register32 // 0x2988
	LUT817H  volatile.Register32 // 0x298C
	LUT818L  volatile.Register32 // 0x2990
	LUT818H  volatile.Register32 // 0x2994
	LUT819L  volatile.Register32 // 0x2998
	LUT819H  volatile.Register32 // 0x299C
	LUT820L  volatile.Register32 // 0x29A0
	LUT820H  volatile.Register32 // 0x29A4
	LUT821L  volatile.Register32 // 0x29A8
	LUT821H  volatile.Register32 // 0x29AC
	LUT822L  volatile.Register32 // 0x29B0
	LUT822H  volatile.Register32 // 0x29B4
	LUT823L  volatile.Register32 // 0x29B8
	LUT823H  volatile.Register32 // 0x29BC
	LUT824L  volatile.Register32 // 0x29C0
	LUT824H  volatile.Register32 // 0x29C4
	LUT825L  volatile.Register32 // 0x29C8
	LUT825H  volatile.Register32 // 0x29CC
	LUT826L  volatile.Register32 // 0x29D0
	LUT826H  volatile.Register32 // 0x29D4
	LUT827L  volatile.Register32 // 0x29D8
	LUT827H  volatile.Register32 // 0x29DC
	LUT828L  volatile.Register32 // 0x29E0
	LUT828H  volatile.Register32 // 0x29E4
	LUT829L  volatile.Register32 // 0x29E8
	LUT829H  volatile.Register32 // 0x29EC
	LUT830L  volatile.Register32 // 0x29F0
	LUT830H  volatile.Register32 // 0x29F4
	LUT831L  volatile.Register32 // 0x29F8
	LUT831H  volatile.Register32 // 0x29FC
	LUT832L  volatile.Register32 // 0x2A00
	LUT832H  volatile.Register32 // 0x2A04
	LUT833L  volatile.Register32 // 0x2A08
	LUT833H  volatile.Register32 // 0x2A0C
	LUT834L  volatile.Register32 // 0x2A10
	LUT834H  volatile.Register32 // 0x2A14
	LUT835L  volatile.Register32 // 0x2A18
	LUT835H  volatile.Register32 // 0x2A1C
	LUT836L  volatile.Register32 // 0x2A20
	LUT836H  volatile.Register32 // 0x2A24
	LUT837L  volatile.Register32 // 0x2A28
	LUT837H  volatile.Register32 // 0x2A2C
	LUT838L  volatile.Register32 // 0x2A30
	LUT838H  volatile.Register32 // 0x2A34
	LUT839L  volatile.Register32 // 0x2A38
	LUT839H  volatile.Register32 // 0x2A3C
	LUT840L  volatile.Register32 // 0x2A40
	LUT840H  volatile.Register32 // 0x2A44
	LUT841L  volatile.Register32 // 0x2A48
	LUT841H  volatile.Register32 // 0x2A4C
	LUT842L  volatile.Register32 // 0x2A50
	LUT842H  volatile.Register32 // 0x2A54
	LUT843L  volatile.Register32 // 0x2A58
	LUT843H  volatile.Register32 // 0x2A5C
	LUT844L  volatile.Register32 // 0x2A60
	LUT844H  volatile.Register32 // 0x2A64
	LUT845L  volatile.Register32 // 0x2A68
	LUT845H  volatile.Register32 // 0x2A6C
	LUT846L  volatile.Register32 // 0x2A70
	LUT846H  volatile.Register32 // 0x2A74
	LUT847L  volatile.Register32 // 0x2A78
	LUT847H  volatile.Register32 // 0x2A7C
	LUT848L  volatile.Register32 // 0x2A80
	LUT848H  volatile.Register32 // 0x2A84
	LUT849L  volatile.Register32 // 0x2A88
	LUT849H  volatile.Register32 // 0x2A8C
	LUT850L  volatile.Register32 // 0x2A90
	LUT850H  volatile.Register32 // 0x2A94
	LUT851L  volatile.Register32 // 0x2A98
	LUT851H  volatile.Register32 // 0x2A9C
	LUT852L  volatile.Register32 // 0x2AA0
	LUT852H  volatile.Register32 // 0x2AA4
	LUT853L  volatile.Register32 // 0x2AA8
	LUT853H  volatile.Register32 // 0x2AAC
	LUT854L  volatile.Register32 // 0x2AB0
	LUT854H  volatile.Register32 // 0x2AB4
	LUT855L  volatile.Register32 // 0x2AB8
	LUT855H  volatile.Register32 // 0x2ABC
	LUT856L  volatile.Register32 // 0x2AC0
	LUT856H  volatile.Register32 // 0x2AC4
	LUT857L  volatile.Register32 // 0x2AC8
	LUT857H  volatile.Register32 // 0x2ACC
	LUT858L  volatile.Register32 // 0x2AD0
	LUT858H  volatile.Register32 // 0x2AD4
	LUT859L  volatile.Register32 // 0x2AD8
	LUT859H  volatile.Register32 // 0x2ADC
	LUT860L  volatile.Register32 // 0x2AE0
	LUT860H  volatile.Register32 // 0x2AE4
	LUT861L  volatile.Register32 // 0x2AE8
	LUT861H  volatile.Register32 // 0x2AEC
	LUT862L  volatile.Register32 // 0x2AF0
	LUT862H  volatile.Register32 // 0x2AF4
	LUT863L  volatile.Register32 // 0x2AF8
	LUT863H  volatile.Register32 // 0x2AFC
	LUT864L  volatile.Register32 // 0x2B00
	LUT864H  volatile.Register32 // 0x2B04
	LUT865L  volatile.Register32 // 0x2B08
	LUT865H  volatile.Register32 // 0x2B0C
	LUT866L  volatile.Register32 // 0x2B10
	LUT866H  volatile.Register32 // 0x2B14
	LUT867L  volatile.Register32 // 0x2B18
	LUT867H  volatile.Register32 // 0x2B1C
	LUT868L  volatile.Register32 // 0x2B20
	LUT868H  volatile.Register32 // 0x2B24
	LUT869L  volatile.Register32 // 0x2B28
	LUT869H  volatile.Register32 // 0x2B2C
	LUT870L  volatile.Register32 // 0x2B30
	LUT870H  volatile.Register32 // 0x2B34
	LUT871L  volatile.Register32 // 0x2B38
	LUT871H  volatile.Register32 // 0x2B3C
	LUT872L  volatile.Register32 // 0x2B40
	LUT872H  volatile.Register32 // 0x2B44
	LUT873L  volatile.Register32 // 0x2B48
	LUT873H  volatile.Register32 // 0x2B4C
	LUT874L  volatile.Register32 // 0x2B50
	LUT874H  volatile.Register32 // 0x2B54
	LUT875L  volatile.Register32 // 0x2B58
	LUT875H  volatile.Register32 // 0x2B5C
	LUT876L  volatile.Register32 // 0x2B60
	LUT876H  volatile.Register32 // 0x2B64
	LUT877L  volatile.Register32 // 0x2B68
	LUT877H  volatile.Register32 // 0x2B6C
	LUT878L  volatile.Register32 // 0x2B70
	LUT878H  volatile.Register32 // 0x2B74
	LUT879L  volatile.Register32 // 0x2B78
	LUT879H  volatile.Register32 // 0x2B7C
	LUT880L  volatile.Register32 // 0x2B80
	LUT880H  volatile.Register32 // 0x2B84
	LUT881L  volatile.Register32 // 0x2B88
	LUT881H  volatile.Register32 // 0x2B8C
	LUT882L  volatile.Register32 // 0x2B90
	LUT882H  volatile.Register32 // 0x2B94
	LUT883L  volatile.Register32 // 0x2B98
	LUT883H  volatile.Register32 // 0x2B9C
	LUT884L  volatile.Register32 // 0x2BA0
	LUT884H  volatile.Register32 // 0x2BA4
	LUT885L  volatile.Register32 // 0x2BA8
	LUT885H  volatile.Register32 // 0x2BAC
	LUT886L  volatile.Register32 // 0x2BB0
	LUT886H  volatile.Register32 // 0x2BB4
	LUT887L  volatile.Register32 // 0x2BB8
	LUT887H  volatile.Register32 // 0x2BBC
	LUT888L  volatile.Register32 // 0x2BC0
	LUT888H  volatile.Register32 // 0x2BC4
	LUT889L  volatile.Register32 // 0x2BC8
	LUT889H  volatile.Register32 // 0x2BCC
	LUT890L  volatile.Register32 // 0x2BD0
	LUT890H  volatile.Register32 // 0x2BD4
	LUT891L  volatile.Register32 // 0x2BD8
	LUT891H  volatile.Register32 // 0x2BDC
	LUT892L  volatile.Register32 // 0x2BE0
	LUT892H  volatile.Register32 // 0x2BE4
	LUT893L  volatile.Register32 // 0x2BE8
	LUT893H  volatile.Register32 // 0x2BEC
	LUT894L  volatile.Register32 // 0x2BF0
	LUT894H  volatile.Register32 // 0x2BF4
	LUT895L  volatile.Register32 // 0x2BF8
	LUT895H  volatile.Register32 // 0x2BFC
	LUT896L  volatile.Register32 // 0x2C00
	LUT896H  volatile.Register32 // 0x2C04
	LUT897L  volatile.Register32 // 0x2C08
	LUT897H  volatile.Register32 // 0x2C0C
	LUT898L  volatile.Register32 // 0x2C10
	LUT898H  volatile.Register32 // 0x2C14
	LUT899L  volatile.Register32 // 0x2C18
	LUT899H  volatile.Register32 // 0x2C1C
	LUT900L  volatile.Register32 // 0x2C20
	LUT900H  volatile.Register32 // 0x2C24
	LUT901L  volatile.Register32 // 0x2C28
	LUT901H  volatile.Register32 // 0x2C2C
	LUT902L  volatile.Register32 // 0x2C30
	LUT902H  volatile.Register32 // 0x2C34
	LUT903L  volatile.Register32 // 0x2C38
	LUT903H  volatile.Register32 // 0x2C3C
	LUT904L  volatile.Register32 // 0x2C40
	LUT904H  volatile.Register32 // 0x2C44
	LUT905L  volatile.Register32 // 0x2C48
	LUT905H  volatile.Register32 // 0x2C4C
	LUT906L  volatile.Register32 // 0x2C50
	LUT906H  volatile.Register32 // 0x2C54
	LUT907L  volatile.Register32 // 0x2C58
	LUT907H  volatile.Register32 // 0x2C5C
	LUT908L  volatile.Register32 // 0x2C60
	LUT908H  volatile.Register32 // 0x2C64
	LUT909L  volatile.Register32 // 0x2C68
	LUT909H  volatile.Register32 // 0x2C6C
	LUT910L  volatile.Register32 // 0x2C70
	LUT910H  volatile.Register32 // 0x2C74
	LUT911L  volatile.Register32 // 0x2C78
	LUT911H  volatile.Register32 // 0x2C7C
	LUT912L  volatile.Register32 // 0x2C80
	LUT912H  volatile.Register32 // 0x2C84
	LUT913L  volatile.Register32 // 0x2C88
	LUT913H  volatile.Register32 // 0x2C8C
	LUT914L  volatile.Register32 // 0x2C90
	LUT914H  volatile.Register32 // 0x2C94
	LUT915L  volatile.Register32 // 0x2C98
	LUT915H  volatile.Register32 // 0x2C9C
	LUT916L  volatile.Register32 // 0x2CA0
	LUT916H  volatile.Register32 // 0x2CA4
	LUT917L  volatile.Register32 // 0x2CA8
	LUT917H  volatile.Register32 // 0x2CAC
	LUT918L  volatile.Register32 // 0x2CB0
	LUT918H  volatile.Register32 // 0x2CB4
	LUT919L  volatile.Register32 // 0x2CB8
	LUT919H  volatile.Register32 // 0x2CBC
	LUT920L  volatile.Register32 // 0x2CC0
	LUT920H  volatile.Register32 // 0x2CC4
	LUT921L  volatile.Register32 // 0x2CC8
	LUT921H  volatile.Register32 // 0x2CCC
	LUT922L  volatile.Register32 // 0x2CD0
	LUT922H  volatile.Register32 // 0x2CD4
	LUT923L  volatile.Register32 // 0x2CD8
	LUT923H  volatile.Register32 // 0x2CDC
	LUT924L  volatile.Register32 // 0x2CE0
	LUT924H  volatile.Register32 // 0x2CE4
	LUT925L  volatile.Register32 // 0x2CE8
	LUT925H  volatile.Register32 // 0x2CEC
	LUT926L  volatile.Register32 // 0x2CF0
	LUT926H  volatile.Register32 // 0x2CF4
	LUT927L  volatile.Register32 // 0x2CF8
	LUT927H  volatile.Register32 // 0x2CFC
	LUT928L  volatile.Register32 // 0x2D00
	LUT928H  volatile.Register32 // 0x2D04
	LUT929L  volatile.Register32 // 0x2D08
	LUT929H  volatile.Register32 // 0x2D0C
	LUT930L  volatile.Register32 // 0x2D10
	LUT930H  volatile.Register32 // 0x2D14
	LUT931L  volatile.Register32 // 0x2D18
	LUT931H  volatile.Register32 // 0x2D1C
	LUT932L  volatile.Register32 // 0x2D20
	LUT932H  volatile.Register32 // 0x2D24
	LUT933L  volatile.Register32 // 0x2D28
	LUT933H  volatile.Register32 // 0x2D2C
	LUT934L  volatile.Register32 // 0x2D30
	LUT934H  volatile.Register32 // 0x2D34
	LUT935L  volatile.Register32 // 0x2D38
	LUT935H  volatile.Register32 // 0x2D3C
	LUT936L  volatile.Register32 // 0x2D40
	LUT936H  volatile.Register32 // 0x2D44
	LUT937L  volatile.Register32 // 0x2D48
	LUT937H  volatile.Register32 // 0x2D4C
	LUT938L  volatile.Register32 // 0x2D50
	LUT938H  volatile.Register32 // 0x2D54
	LUT939L  volatile.Register32 // 0x2D58
	LUT939H  volatile.Register32 // 0x2D5C
	LUT940L  volatile.Register32 // 0x2D60
	LUT940H  volatile.Register32 // 0x2D64
	LUT941L  volatile.Register32 // 0x2D68
	LUT941H  volatile.Register32 // 0x2D6C
	LUT942L  volatile.Register32 // 0x2D70
	LUT942H  volatile.Register32 // 0x2D74
	LUT943L  volatile.Register32 // 0x2D78
	LUT943H  volatile.Register32 // 0x2D7C
	LUT944L  volatile.Register32 // 0x2D80
	LUT944H  volatile.Register32 // 0x2D84
	LUT945L  volatile.Register32 // 0x2D88
	LUT945H  volatile.Register32 // 0x2D8C
	LUT946L  volatile.Register32 // 0x2D90
	LUT946H  volatile.Register32 // 0x2D94
	LUT947L  volatile.Register32 // 0x2D98
	LUT947H  volatile.Register32 // 0x2D9C
	LUT948L  volatile.Register32 // 0x2DA0
	LUT948H  volatile.Register32 // 0x2DA4
	LUT949L  volatile.Register32 // 0x2DA8
	LUT949H  volatile.Register32 // 0x2DAC
	LUT950L  volatile.Register32 // 0x2DB0
	LUT950H  volatile.Register32 // 0x2DB4
	LUT951L  volatile.Register32 // 0x2DB8
	LUT951H  volatile.Register32 // 0x2DBC
	LUT952L  volatile.Register32 // 0x2DC0
	LUT952H  volatile.Register32 // 0x2DC4
	LUT953L  volatile.Register32 // 0x2DC8
	LUT953H  volatile.Register32 // 0x2DCC
	LUT954L  volatile.Register32 // 0x2DD0
	LUT954H  volatile.Register32 // 0x2DD4
	LUT955L  volatile.Register32 // 0x2DD8
	LUT955H  volatile.Register32 // 0x2DDC
	LUT956L  volatile.Register32 // 0x2DE0
	LUT956H  volatile.Register32 // 0x2DE4
	LUT957L  volatile.Register32 // 0x2DE8
	LUT957H  volatile.Register32 // 0x2DEC
	LUT958L  volatile.Register32 // 0x2DF0
	LUT958H  volatile.Register32 // 0x2DF4
	LUT959L  volatile.Register32 // 0x2DF8
	LUT959H  volatile.Register32 // 0x2DFC
	LUT960L  volatile.Register32 // 0x2E00
	LUT960H  volatile.Register32 // 0x2E04
	LUT961L  volatile.Register32 // 0x2E08
	LUT961H  volatile.Register32 // 0x2E0C
	LUT962L  volatile.Register32 // 0x2E10
	LUT962H  volatile.Register32 // 0x2E14
	LUT963L  volatile.Register32 // 0x2E18
	LUT963H  volatile.Register32 // 0x2E1C
	LUT964L  volatile.Register32 // 0x2E20
	LUT964H  volatile.Register32 // 0x2E24
	LUT965L  volatile.Register32 // 0x2E28
	LUT965H  volatile.Register32 // 0x2E2C
	LUT966L  volatile.Register32 // 0x2E30
	LUT966H  volatile.Register32 // 0x2E34
	LUT967L  volatile.Register32 // 0x2E38
	LUT967H  volatile.Register32 // 0x2E3C
	LUT968L  volatile.Register32 // 0x2E40
	LUT968H  volatile.Register32 // 0x2E44
	LUT969L  volatile.Register32 // 0x2E48
	LUT969H  volatile.Register32 // 0x2E4C
	LUT970L  volatile.Register32 // 0x2E50
	LUT970H  volatile.Register32 // 0x2E54
	LUT971L  volatile.Register32 // 0x2E58
	LUT971H  volatile.Register32 // 0x2E5C
	LUT972L  volatile.Register32 // 0x2E60
	LUT972H  volatile.Register32 // 0x2E64
	LUT973L  volatile.Register32 // 0x2E68
	LUT973H  volatile.Register32 // 0x2E6C
	LUT974L  volatile.Register32 // 0x2E70
	LUT974H  volatile.Register32 // 0x2E74
	LUT975L  volatile.Register32 // 0x2E78
	LUT975H  volatile.Register32 // 0x2E7C
	LUT976L  volatile.Register32 // 0x2E80
	LUT976H  volatile.Register32 // 0x2E84
	LUT977L  volatile.Register32 // 0x2E88
	LUT977H  volatile.Register32 // 0x2E8C
	LUT978L  volatile.Register32 // 0x2E90
	LUT978H  volatile.Register32 // 0x2E94
	LUT979L  volatile.Register32 // 0x2E98
	LUT979H  volatile.Register32 // 0x2E9C
	LUT980L  volatile.Register32 // 0x2EA0
	LUT980H  volatile.Register32 // 0x2EA4
	LUT981L  volatile.Register32 // 0x2EA8
	LUT981H  volatile.Register32 // 0x2EAC
	LUT982L  volatile.Register32 // 0x2EB0
	LUT982H  volatile.Register32 // 0x2EB4
	LUT983L  volatile.Register32 // 0x2EB8
	LUT983H  volatile.Register32 // 0x2EBC
	LUT984L  volatile.Register32 // 0x2EC0
	LUT984H  volatile.Register32 // 0x2EC4
	LUT985L  volatile.Register32 // 0x2EC8
	LUT985H  volatile.Register32 // 0x2ECC
	LUT986L  volatile.Register32 // 0x2ED0
	LUT986H  volatile.Register32 // 0x2ED4
	LUT987L  volatile.Register32 // 0x2ED8
	LUT987H  volatile.Register32 // 0x2EDC
	LUT988L  volatile.Register32 // 0x2EE0
	LUT988H  volatile.Register32 // 0x2EE4
	LUT989L  volatile.Register32 // 0x2EE8
	LUT989H  volatile.Register32 // 0x2EEC
	LUT990L  volatile.Register32 // 0x2EF0
	LUT990H  volatile.Register32 // 0x2EF4
	LUT991L  volatile.Register32 // 0x2EF8
	LUT991H  volatile.Register32 // 0x2EFC
	LUT992L  volatile.Register32 // 0x2F00
	LUT992H  volatile.Register32 // 0x2F04
	LUT993L  volatile.Register32 // 0x2F08
	LUT993H  volatile.Register32 // 0x2F0C
	LUT994L  volatile.Register32 // 0x2F10
	LUT994H  volatile.Register32 // 0x2F14
	LUT995L  volatile.Register32 // 0x2F18
	LUT995H  volatile.Register32 // 0x2F1C
	LUT996L  volatile.Register32 // 0x2F20
	LUT996H  volatile.Register32 // 0x2F24
	LUT997L  volatile.Register32 // 0x2F28
	LUT997H  volatile.Register32 // 0x2F2C
	LUT998L  volatile.Register32 // 0x2F30
	LUT998H  volatile.Register32 // 0x2F34
	LUT999L  volatile.Register32 // 0x2F38
	LUT999H  volatile.Register32 // 0x2F3C
	LUT1000L volatile.Register32 // 0x2F40
	LUT1000H volatile.Register32 // 0x2F44
	LUT1001L volatile.Register32 // 0x2F48
	LUT1001H volatile.Register32 // 0x2F4C
	LUT1002L volatile.Register32 // 0x2F50
	LUT1002H volatile.Register32 // 0x2F54
	LUT1003L volatile.Register32 // 0x2F58
	LUT1003H volatile.Register32 // 0x2F5C
	LUT1004L volatile.Register32 // 0x2F60
	LUT1004H volatile.Register32 // 0x2F64
	LUT1005L volatile.Register32 // 0x2F68
	LUT1005H volatile.Register32 // 0x2F6C
	LUT1006L volatile.Register32 // 0x2F70
	LUT1006H volatile.Register32 // 0x2F74
	LUT1007L volatile.Register32 // 0x2F78
	LUT1007H volatile.Register32 // 0x2F7C
	LUT1008L volatile.Register32 // 0x2F80
	LUT1008H volatile.Register32 // 0x2F84
	LUT1009L volatile.Register32 // 0x2F88
	LUT1009H volatile.Register32 // 0x2F8C
	LUT1010L volatile.Register32 // 0x2F90
	LUT1010H volatile.Register32 // 0x2F94
	LUT1011L volatile.Register32 // 0x2F98
	LUT1011H volatile.Register32 // 0x2F9C
	LUT1012L volatile.Register32 // 0x2FA0
	LUT1012H volatile.Register32 // 0x2FA4
	LUT1013L volatile.Register32 // 0x2FA8
	LUT1013H volatile.Register32 // 0x2FAC
	LUT1014L volatile.Register32 // 0x2FB0
	LUT1014H volatile.Register32 // 0x2FB4
	LUT1015L volatile.Register32 // 0x2FB8
	LUT1015H volatile.Register32 // 0x2FBC
	LUT1016L volatile.Register32 // 0x2FC0
	LUT1016H volatile.Register32 // 0x2FC4
	LUT1017L volatile.Register32 // 0x2FC8
	LUT1017H volatile.Register32 // 0x2FCC
	LUT1018L volatile.Register32 // 0x2FD0
	LUT1018H volatile.Register32 // 0x2FD4
	LUT1019L volatile.Register32 // 0x2FD8
	LUT1019H volatile.Register32 // 0x2FDC
	LUT1020L volatile.Register32 // 0x2FE0
	LUT1020H volatile.Register32 // 0x2FE4
	LUT1021L volatile.Register32 // 0x2FE8
	LUT1021H volatile.Register32 // 0x2FEC
	LUT1022L volatile.Register32 // 0x2FF0
	LUT1022H volatile.Register32 // 0x2FF4
	LUT1023L volatile.Register32 // 0x2FF8
	LUT1023H volatile.Register32 // 0x2FFC
}

// OctoSPI IO Manager
type OCTOSPIM_Type struct {
	_    [4]byte
	P1CR volatile.Register32 // 0x4
	P2CR volatile.Register32 // 0x8
}

// Floting point unit
type FPU_Type struct {
	FPCCR volatile.Register32 // 0x0
	FPCAR volatile.Register32 // 0x4
	FPSCR volatile.Register32 // 0x8
}

// Memory protection unit
type MPU_Type struct {
	MPU_TYPER volatile.Register32 // 0x0
	MPU_CTRL  volatile.Register32 // 0x4
	MPU_RNR   volatile.Register32 // 0x8
	MPU_RBAR  volatile.Register32 // 0xC
	MPU_RASR  volatile.Register32 // 0x10
}

// SysTick timer
type STK_Type struct {
	CTRL  volatile.Register32 // 0x0
	LOAD  volatile.Register32 // 0x4
	VAL   volatile.Register32 // 0x8
	CALIB volatile.Register32 // 0xC
}

// System control block
type SCB_Type struct {
	CPUID                volatile.Register32 // 0x0
	ICSR                 volatile.Register32 // 0x4
	VTOR                 volatile.Register32 // 0x8
	AIRCR                volatile.Register32 // 0xC
	SCR                  volatile.Register32 // 0x10
	CCR                  volatile.Register32 // 0x14
	SHPR1                volatile.Register32 // 0x18
	SHPR2                volatile.Register32 // 0x1C
	SHPR3                volatile.Register32 // 0x20
	SHCSR                volatile.Register32 // 0x24
	CFSR_UFSR_BFSR_MMFSR volatile.Register32 // 0x28
	HFSR                 volatile.Register32 // 0x2C
	_                    [4]byte
	MMFAR                volatile.Register32 // 0x34
	BFAR                 volatile.Register32 // 0x38
	AFSR                 volatile.Register32 // 0x3C
}

// Bitfields for DAC: Digital-to-analog converter
const (
	// CR: control register
	// Position of EN1 field.
	DAC_CR_EN1_Pos = 0x0
	// Bit mask of EN1 field.
	DAC_CR_EN1_Msk = 0x1
	// Bit EN1.
	DAC_CR_EN1 = 0x1
	// Position of TEN1 field.
	DAC_CR_TEN1_Pos = 0x2
	// Bit mask of TEN1 field.
	DAC_CR_TEN1_Msk = 0x4
	// Bit TEN1.
	DAC_CR_TEN1 = 0x4
	// Position of TSEL1 field.
	DAC_CR_TSEL1_Pos = 0x3
	// Bit mask of TSEL1 field.
	DAC_CR_TSEL1_Msk = 0x38
	// Position of WAVE1 field.
	DAC_CR_WAVE1_Pos = 0x6
	// Bit mask of WAVE1 field.
	DAC_CR_WAVE1_Msk = 0xc0
	// Position of MAMP1 field.
	DAC_CR_MAMP1_Pos = 0x8
	// Bit mask of MAMP1 field.
	DAC_CR_MAMP1_Msk = 0xf00
	// Position of DMAEN1 field.
	DAC_CR_DMAEN1_Pos = 0xc
	// Bit mask of DMAEN1 field.
	DAC_CR_DMAEN1_Msk = 0x1000
	// Bit DMAEN1.
	DAC_CR_DMAEN1 = 0x1000
	// Position of DMAUDRIE1 field.
	DAC_CR_DMAUDRIE1_Pos = 0xd
	// Bit mask of DMAUDRIE1 field.
	DAC_CR_DMAUDRIE1_Msk = 0x2000
	// Bit DMAUDRIE1.
	DAC_CR_DMAUDRIE1 = 0x2000
	// Position of CEN1 field.
	DAC_CR_CEN1_Pos = 0xe
	// Bit mask of CEN1 field.
	DAC_CR_CEN1_Msk = 0x4000
	// Bit CEN1.
	DAC_CR_CEN1 = 0x4000
	// Position of EN2 field.
	DAC_CR_EN2_Pos = 0x10
	// Bit mask of EN2 field.
	DAC_CR_EN2_Msk = 0x10000
	// Bit EN2.
	DAC_CR_EN2 = 0x10000
	// Position of TEN2 field.
	DAC_CR_TEN2_Pos = 0x12
	// Bit mask of TEN2 field.
	DAC_CR_TEN2_Msk = 0x40000
	// Bit TEN2.
	DAC_CR_TEN2 = 0x40000
	// Position of TSEL2 field.
	DAC_CR_TSEL2_Pos = 0x13
	// Bit mask of TSEL2 field.
	DAC_CR_TSEL2_Msk = 0x380000
	// Position of WAVE2 field.
	DAC_CR_WAVE2_Pos = 0x16
	// Bit mask of WAVE2 field.
	DAC_CR_WAVE2_Msk = 0xc00000
	// Position of MAMP2 field.
	DAC_CR_MAMP2_Pos = 0x18
	// Bit mask of MAMP2 field.
	DAC_CR_MAMP2_Msk = 0xf000000
	// Position of DMAEN2 field.
	DAC_CR_DMAEN2_Pos = 0x1c
	// Bit mask of DMAEN2 field.
	DAC_CR_DMAEN2_Msk = 0x10000000
	// Bit DMAEN2.
	DAC_CR_DMAEN2 = 0x10000000
	// Position of DMAUDRIE2 field.
	DAC_CR_DMAUDRIE2_Pos = 0x1d
	// Bit mask of DMAUDRIE2 field.
	DAC_CR_DMAUDRIE2_Msk = 0x20000000
	// Bit DMAUDRIE2.
	DAC_CR_DMAUDRIE2 = 0x20000000
	// Position of CEN2 field.
	DAC_CR_CEN2_Pos = 0x1e
	// Bit mask of CEN2 field.
	DAC_CR_CEN2_Msk = 0x40000000
	// Bit CEN2.
	DAC_CR_CEN2 = 0x40000000

	// SWTRIGR: software trigger register
	// Position of SWTRIG1 field.
	DAC_SWTRIGR_SWTRIG1_Pos = 0x0
	// Bit mask of SWTRIG1 field.
	DAC_SWTRIGR_SWTRIG1_Msk = 0x1
	// Bit SWTRIG1.
	DAC_SWTRIGR_SWTRIG1 = 0x1
	// Position of SWTRIG2 field.
	DAC_SWTRIGR_SWTRIG2_Pos = 0x1
	// Bit mask of SWTRIG2 field.
	DAC_SWTRIGR_SWTRIG2_Msk = 0x2
	// Bit SWTRIG2.
	DAC_SWTRIGR_SWTRIG2 = 0x2

	// DHR12R1: channel1 12-bit right-aligned data holding register
	// Position of DACC1DHR field.
	DAC_DHR12R1_DACC1DHR_Pos = 0x0
	// Bit mask of DACC1DHR field.
	DAC_DHR12R1_DACC1DHR_Msk = 0xfff

	// DHR12L1: channel1 12-bit left-aligned data holding register
	// Position of DACC1DHR field.
	DAC_DHR12L1_DACC1DHR_Pos = 0x4
	// Bit mask of DACC1DHR field.
	DAC_DHR12L1_DACC1DHR_Msk = 0xfff0

	// DHR8R1: channel1 8-bit right-aligned data holding register
	// Position of DACC1DHR field.
	DAC_DHR8R1_DACC1DHR_Pos = 0x0
	// Bit mask of DACC1DHR field.
	DAC_DHR8R1_DACC1DHR_Msk = 0xff

	// DHR12R2: channel2 12-bit right aligned data holding register
	// Position of DACC2DHR field.
	DAC_DHR12R2_DACC2DHR_Pos = 0x0
	// Bit mask of DACC2DHR field.
	DAC_DHR12R2_DACC2DHR_Msk = 0xfff

	// DHR12L2: channel2 12-bit left aligned data holding register
	// Position of DACC2DHR field.
	DAC_DHR12L2_DACC2DHR_Pos = 0x4
	// Bit mask of DACC2DHR field.
	DAC_DHR12L2_DACC2DHR_Msk = 0xfff0

	// DHR8R2: channel2 8-bit right-aligned data holding register
	// Position of DACC2DHR field.
	DAC_DHR8R2_DACC2DHR_Pos = 0x0
	// Bit mask of DACC2DHR field.
	DAC_DHR8R2_DACC2DHR_Msk = 0xff

	// DHR12RD: Dual DAC 12-bit right-aligned data holding register
	// Position of DACC1DHR field.
	DAC_DHR12RD_DACC1DHR_Pos = 0x0
	// Bit mask of DACC1DHR field.
	DAC_DHR12RD_DACC1DHR_Msk = 0xfff
	// Position of DACC2DHR field.
	DAC_DHR12RD_DACC2DHR_Pos = 0x10
	// Bit mask of DACC2DHR field.
	DAC_DHR12RD_DACC2DHR_Msk = 0xfff0000

	// DHR12LD: DUAL DAC 12-bit left aligned data holding register
	// Position of DACC1DHR field.
	DAC_DHR12LD_DACC1DHR_Pos = 0x4
	// Bit mask of DACC1DHR field.
	DAC_DHR12LD_DACC1DHR_Msk = 0xfff0
	// Position of DACC2DHR field.
	DAC_DHR12LD_DACC2DHR_Pos = 0x14
	// Bit mask of DACC2DHR field.
	DAC_DHR12LD_DACC2DHR_Msk = 0xfff00000

	// DHR8RD: DUAL DAC 8-bit right aligned data holding register
	// Position of DACC1DHR field.
	DAC_DHR8RD_DACC1DHR_Pos = 0x0
	// Bit mask of DACC1DHR field.
	DAC_DHR8RD_DACC1DHR_Msk = 0xff
	// Position of DACC2DHR field.
	DAC_DHR8RD_DACC2DHR_Pos = 0x8
	// Bit mask of DACC2DHR field.
	DAC_DHR8RD_DACC2DHR_Msk = 0xff00

	// DOR1: channel1 data output register
	// Position of DACC1DOR field.
	DAC_DOR1_DACC1DOR_Pos = 0x0
	// Bit mask of DACC1DOR field.
	DAC_DOR1_DACC1DOR_Msk = 0xfff

	// DOR2: channel2 data output register
	// Position of DACC2DOR field.
	DAC_DOR2_DACC2DOR_Pos = 0x0
	// Bit mask of DACC2DOR field.
	DAC_DOR2_DACC2DOR_Msk = 0xfff

	// SR: status register
	// Position of DMAUDR1 field.
	DAC_SR_DMAUDR1_Pos = 0xd
	// Bit mask of DMAUDR1 field.
	DAC_SR_DMAUDR1_Msk = 0x2000
	// Bit DMAUDR1.
	DAC_SR_DMAUDR1 = 0x2000
	// Position of CAL_FLAG1 field.
	DAC_SR_CAL_FLAG1_Pos = 0xe
	// Bit mask of CAL_FLAG1 field.
	DAC_SR_CAL_FLAG1_Msk = 0x4000
	// Bit CAL_FLAG1.
	DAC_SR_CAL_FLAG1 = 0x4000
	// Position of BWST1 field.
	DAC_SR_BWST1_Pos = 0xf
	// Bit mask of BWST1 field.
	DAC_SR_BWST1_Msk = 0x8000
	// Bit BWST1.
	DAC_SR_BWST1 = 0x8000
	// Position of DMAUDR2 field.
	DAC_SR_DMAUDR2_Pos = 0x1d
	// Bit mask of DMAUDR2 field.
	DAC_SR_DMAUDR2_Msk = 0x20000000
	// Bit DMAUDR2.
	DAC_SR_DMAUDR2 = 0x20000000
	// Position of CAL_FLAG2 field.
	DAC_SR_CAL_FLAG2_Pos = 0x1e
	// Bit mask of CAL_FLAG2 field.
	DAC_SR_CAL_FLAG2_Msk = 0x40000000
	// Bit CAL_FLAG2.
	DAC_SR_CAL_FLAG2 = 0x40000000
	// Position of BWST2 field.
	DAC_SR_BWST2_Pos = 0x1f
	// Bit mask of BWST2 field.
	DAC_SR_BWST2_Msk = 0x80000000
	// Bit BWST2.
	DAC_SR_BWST2 = 0x80000000

	// CCR: calibration control register
	// Position of OTRIM1 field.
	DAC_CCR_OTRIM1_Pos = 0x0
	// Bit mask of OTRIM1 field.
	DAC_CCR_OTRIM1_Msk = 0x1f
	// Position of OTRIM2 field.
	DAC_CCR_OTRIM2_Pos = 0x10
	// Bit mask of OTRIM2 field.
	DAC_CCR_OTRIM2_Msk = 0x1f0000

	// MCR: mode control register
	// Position of MODE1 field.
	DAC_MCR_MODE1_Pos = 0x0
	// Bit mask of MODE1 field.
	DAC_MCR_MODE1_Msk = 0x7
	// Position of MODE2 field.
	DAC_MCR_MODE2_Pos = 0x10
	// Bit mask of MODE2 field.
	DAC_MCR_MODE2_Msk = 0x70000

	// SHSR1: Sample and Hold sample time register 1
	// Position of TSAMPLE1 field.
	DAC_SHSR1_TSAMPLE1_Pos = 0x0
	// Bit mask of TSAMPLE1 field.
	DAC_SHSR1_TSAMPLE1_Msk = 0x3ff

	// SHSR2: Sample and Hold sample time register 2
	// Position of TSAMPLE2 field.
	DAC_SHSR2_TSAMPLE2_Pos = 0x0
	// Bit mask of TSAMPLE2 field.
	DAC_SHSR2_TSAMPLE2_Msk = 0x3ff

	// SHHR: Sample and Hold hold time register
	// Position of THOLD1 field.
	DAC_SHHR_THOLD1_Pos = 0x0
	// Bit mask of THOLD1 field.
	DAC_SHHR_THOLD1_Msk = 0x3ff
	// Position of THOLD2 field.
	DAC_SHHR_THOLD2_Pos = 0x10
	// Bit mask of THOLD2 field.
	DAC_SHHR_THOLD2_Msk = 0x3ff0000

	// SHRR: Sample and Hold refresh time register
	// Position of TREFRESH1 field.
	DAC_SHRR_TREFRESH1_Pos = 0x0
	// Bit mask of TREFRESH1 field.
	DAC_SHRR_TREFRESH1_Msk = 0xff
	// Position of TREFRESH2 field.
	DAC_SHRR_TREFRESH2_Pos = 0x10
	// Bit mask of TREFRESH2 field.
	DAC_SHRR_TREFRESH2_Msk = 0xff0000
)

// Bitfields for DMA1: Direct memory access controller
const (
	// ISR: interrupt status register
	// Position of TEIF7 field.
	DMA_ISR_TEIF7_Pos = 0x1b
	// Bit mask of TEIF7 field.
	DMA_ISR_TEIF7_Msk = 0x8000000
	// Bit TEIF7.
	DMA_ISR_TEIF7 = 0x8000000
	// No transfer error
	DMA_ISR_TEIF7_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF7_Error = 0x1
	// Position of HTIF7 field.
	DMA_ISR_HTIF7_Pos = 0x1a
	// Bit mask of HTIF7 field.
	DMA_ISR_HTIF7_Msk = 0x4000000
	// Bit HTIF7.
	DMA_ISR_HTIF7 = 0x4000000
	// No half transfer event
	DMA_ISR_HTIF7_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF7_Half = 0x1
	// Position of TCIF7 field.
	DMA_ISR_TCIF7_Pos = 0x19
	// Bit mask of TCIF7 field.
	DMA_ISR_TCIF7_Msk = 0x2000000
	// Bit TCIF7.
	DMA_ISR_TCIF7 = 0x2000000
	// No transfer complete event
	DMA_ISR_TCIF7_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF7_Complete = 0x1
	// Position of GIF7 field.
	DMA_ISR_GIF7_Pos = 0x18
	// Bit mask of GIF7 field.
	DMA_ISR_GIF7_Msk = 0x1000000
	// Bit GIF7.
	DMA_ISR_GIF7 = 0x1000000
	// No transfer error, half event, complete event
	DMA_ISR_GIF7_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF7_Event = 0x1
	// Position of TEIF6 field.
	DMA_ISR_TEIF6_Pos = 0x17
	// Bit mask of TEIF6 field.
	DMA_ISR_TEIF6_Msk = 0x800000
	// Bit TEIF6.
	DMA_ISR_TEIF6 = 0x800000
	// No transfer error
	DMA_ISR_TEIF6_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF6_Error = 0x1
	// Position of HTIF6 field.
	DMA_ISR_HTIF6_Pos = 0x16
	// Bit mask of HTIF6 field.
	DMA_ISR_HTIF6_Msk = 0x400000
	// Bit HTIF6.
	DMA_ISR_HTIF6 = 0x400000
	// No half transfer event
	DMA_ISR_HTIF6_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF6_Half = 0x1
	// Position of TCIF6 field.
	DMA_ISR_TCIF6_Pos = 0x15
	// Bit mask of TCIF6 field.
	DMA_ISR_TCIF6_Msk = 0x200000
	// Bit TCIF6.
	DMA_ISR_TCIF6 = 0x200000
	// No transfer complete event
	DMA_ISR_TCIF6_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF6_Complete = 0x1
	// Position of GIF6 field.
	DMA_ISR_GIF6_Pos = 0x14
	// Bit mask of GIF6 field.
	DMA_ISR_GIF6_Msk = 0x100000
	// Bit GIF6.
	DMA_ISR_GIF6 = 0x100000
	// No transfer error, half event, complete event
	DMA_ISR_GIF6_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF6_Event = 0x1
	// Position of TEIF5 field.
	DMA_ISR_TEIF5_Pos = 0x13
	// Bit mask of TEIF5 field.
	DMA_ISR_TEIF5_Msk = 0x80000
	// Bit TEIF5.
	DMA_ISR_TEIF5 = 0x80000
	// No transfer error
	DMA_ISR_TEIF5_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF5_Error = 0x1
	// Position of HTIF5 field.
	DMA_ISR_HTIF5_Pos = 0x12
	// Bit mask of HTIF5 field.
	DMA_ISR_HTIF5_Msk = 0x40000
	// Bit HTIF5.
	DMA_ISR_HTIF5 = 0x40000
	// No half transfer event
	DMA_ISR_HTIF5_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF5_Half = 0x1
	// Position of TCIF5 field.
	DMA_ISR_TCIF5_Pos = 0x11
	// Bit mask of TCIF5 field.
	DMA_ISR_TCIF5_Msk = 0x20000
	// Bit TCIF5.
	DMA_ISR_TCIF5 = 0x20000
	// No transfer complete event
	DMA_ISR_TCIF5_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF5_Complete = 0x1
	// Position of GIF5 field.
	DMA_ISR_GIF5_Pos = 0x10
	// Bit mask of GIF5 field.
	DMA_ISR_GIF5_Msk = 0x10000
	// Bit GIF5.
	DMA_ISR_GIF5 = 0x10000
	// No transfer error, half event, complete event
	DMA_ISR_GIF5_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF5_Event = 0x1
	// Position of TEIF4 field.
	DMA_ISR_TEIF4_Pos = 0xf
	// Bit mask of TEIF4 field.
	DMA_ISR_TEIF4_Msk = 0x8000
	// Bit TEIF4.
	DMA_ISR_TEIF4 = 0x8000
	// No transfer error
	DMA_ISR_TEIF4_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF4_Error = 0x1
	// Position of HTIF4 field.
	DMA_ISR_HTIF4_Pos = 0xe
	// Bit mask of HTIF4 field.
	DMA_ISR_HTIF4_Msk = 0x4000
	// Bit HTIF4.
	DMA_ISR_HTIF4 = 0x4000
	// No half transfer event
	DMA_ISR_HTIF4_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF4_Half = 0x1
	// Position of TCIF4 field.
	DMA_ISR_TCIF4_Pos = 0xd
	// Bit mask of TCIF4 field.
	DMA_ISR_TCIF4_Msk = 0x2000
	// Bit TCIF4.
	DMA_ISR_TCIF4 = 0x2000
	// No transfer complete event
	DMA_ISR_TCIF4_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF4_Complete = 0x1
	// Position of GIF4 field.
	DMA_ISR_GIF4_Pos = 0xc
	// Bit mask of GIF4 field.
	DMA_ISR_GIF4_Msk = 0x1000
	// Bit GIF4.
	DMA_ISR_GIF4 = 0x1000
	// No transfer error, half event, complete event
	DMA_ISR_GIF4_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF4_Event = 0x1
	// Position of TEIF3 field.
	DMA_ISR_TEIF3_Pos = 0xb
	// Bit mask of TEIF3 field.
	DMA_ISR_TEIF3_Msk = 0x800
	// Bit TEIF3.
	DMA_ISR_TEIF3 = 0x800
	// No transfer error
	DMA_ISR_TEIF3_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF3_Error = 0x1
	// Position of HTIF3 field.
	DMA_ISR_HTIF3_Pos = 0xa
	// Bit mask of HTIF3 field.
	DMA_ISR_HTIF3_Msk = 0x400
	// Bit HTIF3.
	DMA_ISR_HTIF3 = 0x400
	// No half transfer event
	DMA_ISR_HTIF3_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF3_Half = 0x1
	// Position of TCIF3 field.
	DMA_ISR_TCIF3_Pos = 0x9
	// Bit mask of TCIF3 field.
	DMA_ISR_TCIF3_Msk = 0x200
	// Bit TCIF3.
	DMA_ISR_TCIF3 = 0x200
	// No transfer complete event
	DMA_ISR_TCIF3_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF3_Complete = 0x1
	// Position of GIF3 field.
	DMA_ISR_GIF3_Pos = 0x8
	// Bit mask of GIF3 field.
	DMA_ISR_GIF3_Msk = 0x100
	// Bit GIF3.
	DMA_ISR_GIF3 = 0x100
	// No transfer error, half event, complete event
	DMA_ISR_GIF3_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF3_Event = 0x1
	// Position of TEIF2 field.
	DMA_ISR_TEIF2_Pos = 0x7
	// Bit mask of TEIF2 field.
	DMA_ISR_TEIF2_Msk = 0x80
	// Bit TEIF2.
	DMA_ISR_TEIF2 = 0x80
	// No transfer error
	DMA_ISR_TEIF2_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF2_Error = 0x1
	// Position of HTIF2 field.
	DMA_ISR_HTIF2_Pos = 0x6
	// Bit mask of HTIF2 field.
	DMA_ISR_HTIF2_Msk = 0x40
	// Bit HTIF2.
	DMA_ISR_HTIF2 = 0x40
	// No half transfer event
	DMA_ISR_HTIF2_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF2_Half = 0x1
	// Position of TCIF2 field.
	DMA_ISR_TCIF2_Pos = 0x5
	// Bit mask of TCIF2 field.
	DMA_ISR_TCIF2_Msk = 0x20
	// Bit TCIF2.
	DMA_ISR_TCIF2 = 0x20
	// No transfer complete event
	DMA_ISR_TCIF2_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF2_Complete = 0x1
	// Position of GIF2 field.
	DMA_ISR_GIF2_Pos = 0x4
	// Bit mask of GIF2 field.
	DMA_ISR_GIF2_Msk = 0x10
	// Bit GIF2.
	DMA_ISR_GIF2 = 0x10
	// No transfer error, half event, complete event
	DMA_ISR_GIF2_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF2_Event = 0x1
	// Position of TEIF1 field.
	DMA_ISR_TEIF1_Pos = 0x3
	// Bit mask of TEIF1 field.
	DMA_ISR_TEIF1_Msk = 0x8
	// Bit TEIF1.
	DMA_ISR_TEIF1 = 0x8
	// No transfer error
	DMA_ISR_TEIF1_NoError = 0x0
	// A transfer error has occured
	DMA_ISR_TEIF1_Error = 0x1
	// Position of HTIF1 field.
	DMA_ISR_HTIF1_Pos = 0x2
	// Bit mask of HTIF1 field.
	DMA_ISR_HTIF1_Msk = 0x4
	// Bit HTIF1.
	DMA_ISR_HTIF1 = 0x4
	// No half transfer event
	DMA_ISR_HTIF1_NotHalf = 0x0
	// A half transfer event has occured
	DMA_ISR_HTIF1_Half = 0x1
	// Position of TCIF1 field.
	DMA_ISR_TCIF1_Pos = 0x1
	// Bit mask of TCIF1 field.
	DMA_ISR_TCIF1_Msk = 0x2
	// Bit TCIF1.
	DMA_ISR_TCIF1 = 0x2
	// No transfer complete event
	DMA_ISR_TCIF1_NotComplete = 0x0
	// A transfer complete event has occured
	DMA_ISR_TCIF1_Complete = 0x1
	// Position of GIF1 field.
	DMA_ISR_GIF1_Pos = 0x0
	// Bit mask of GIF1 field.
	DMA_ISR_GIF1_Msk = 0x1
	// Bit GIF1.
	DMA_ISR_GIF1 = 0x1
	// No transfer error, half event, complete event
	DMA_ISR_GIF1_NoEvent = 0x0
	// A transfer error, half event or complete event has occured
	DMA_ISR_GIF1_Event = 0x1

	// IFCR: interrupt flag clear register
	// Position of CTEIF7 field.
	DMA_IFCR_CTEIF7_Pos = 0x1b
	// Bit mask of CTEIF7 field.
	DMA_IFCR_CTEIF7_Msk = 0x8000000
	// Bit CTEIF7.
	DMA_IFCR_CTEIF7 = 0x8000000
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF7_Clear = 0x1
	// Position of CHTIF7 field.
	DMA_IFCR_CHTIF7_Pos = 0x1a
	// Bit mask of CHTIF7 field.
	DMA_IFCR_CHTIF7_Msk = 0x4000000
	// Bit CHTIF7.
	DMA_IFCR_CHTIF7 = 0x4000000
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF7_Clear = 0x1
	// Position of CTCIF7 field.
	DMA_IFCR_CTCIF7_Pos = 0x19
	// Bit mask of CTCIF7 field.
	DMA_IFCR_CTCIF7_Msk = 0x2000000
	// Bit CTCIF7.
	DMA_IFCR_CTCIF7 = 0x2000000
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF7_Clear = 0x1
	// Position of CGIF7 field.
	DMA_IFCR_CGIF7_Pos = 0x18
	// Bit mask of CGIF7 field.
	DMA_IFCR_CGIF7_Msk = 0x1000000
	// Bit CGIF7.
	DMA_IFCR_CGIF7 = 0x1000000
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF7_Clear = 0x1
	// Position of CTEIF6 field.
	DMA_IFCR_CTEIF6_Pos = 0x17
	// Bit mask of CTEIF6 field.
	DMA_IFCR_CTEIF6_Msk = 0x800000
	// Bit CTEIF6.
	DMA_IFCR_CTEIF6 = 0x800000
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF6_Clear = 0x1
	// Position of CHTIF6 field.
	DMA_IFCR_CHTIF6_Pos = 0x16
	// Bit mask of CHTIF6 field.
	DMA_IFCR_CHTIF6_Msk = 0x400000
	// Bit CHTIF6.
	DMA_IFCR_CHTIF6 = 0x400000
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF6_Clear = 0x1
	// Position of CTCIF6 field.
	DMA_IFCR_CTCIF6_Pos = 0x15
	// Bit mask of CTCIF6 field.
	DMA_IFCR_CTCIF6_Msk = 0x200000
	// Bit CTCIF6.
	DMA_IFCR_CTCIF6 = 0x200000
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF6_Clear = 0x1
	// Position of CGIF6 field.
	DMA_IFCR_CGIF6_Pos = 0x14
	// Bit mask of CGIF6 field.
	DMA_IFCR_CGIF6_Msk = 0x100000
	// Bit CGIF6.
	DMA_IFCR_CGIF6 = 0x100000
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF6_Clear = 0x1
	// Position of CTEIF5 field.
	DMA_IFCR_CTEIF5_Pos = 0x13
	// Bit mask of CTEIF5 field.
	DMA_IFCR_CTEIF5_Msk = 0x80000
	// Bit CTEIF5.
	DMA_IFCR_CTEIF5 = 0x80000
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF5_Clear = 0x1
	// Position of CHTIF5 field.
	DMA_IFCR_CHTIF5_Pos = 0x12
	// Bit mask of CHTIF5 field.
	DMA_IFCR_CHTIF5_Msk = 0x40000
	// Bit CHTIF5.
	DMA_IFCR_CHTIF5 = 0x40000
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF5_Clear = 0x1
	// Position of CTCIF5 field.
	DMA_IFCR_CTCIF5_Pos = 0x11
	// Bit mask of CTCIF5 field.
	DMA_IFCR_CTCIF5_Msk = 0x20000
	// Bit CTCIF5.
	DMA_IFCR_CTCIF5 = 0x20000
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF5_Clear = 0x1
	// Position of CGIF5 field.
	DMA_IFCR_CGIF5_Pos = 0x10
	// Bit mask of CGIF5 field.
	DMA_IFCR_CGIF5_Msk = 0x10000
	// Bit CGIF5.
	DMA_IFCR_CGIF5 = 0x10000
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF5_Clear = 0x1
	// Position of CTEIF4 field.
	DMA_IFCR_CTEIF4_Pos = 0xf
	// Bit mask of CTEIF4 field.
	DMA_IFCR_CTEIF4_Msk = 0x8000
	// Bit CTEIF4.
	DMA_IFCR_CTEIF4 = 0x8000
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF4_Clear = 0x1
	// Position of CHTIF4 field.
	DMA_IFCR_CHTIF4_Pos = 0xe
	// Bit mask of CHTIF4 field.
	DMA_IFCR_CHTIF4_Msk = 0x4000
	// Bit CHTIF4.
	DMA_IFCR_CHTIF4 = 0x4000
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF4_Clear = 0x1
	// Position of CTCIF4 field.
	DMA_IFCR_CTCIF4_Pos = 0xd
	// Bit mask of CTCIF4 field.
	DMA_IFCR_CTCIF4_Msk = 0x2000
	// Bit CTCIF4.
	DMA_IFCR_CTCIF4 = 0x2000
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF4_Clear = 0x1
	// Position of CGIF4 field.
	DMA_IFCR_CGIF4_Pos = 0xc
	// Bit mask of CGIF4 field.
	DMA_IFCR_CGIF4_Msk = 0x1000
	// Bit CGIF4.
	DMA_IFCR_CGIF4 = 0x1000
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF4_Clear = 0x1
	// Position of CTEIF3 field.
	DMA_IFCR_CTEIF3_Pos = 0xb
	// Bit mask of CTEIF3 field.
	DMA_IFCR_CTEIF3_Msk = 0x800
	// Bit CTEIF3.
	DMA_IFCR_CTEIF3 = 0x800
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF3_Clear = 0x1
	// Position of CHTIF3 field.
	DMA_IFCR_CHTIF3_Pos = 0xa
	// Bit mask of CHTIF3 field.
	DMA_IFCR_CHTIF3_Msk = 0x400
	// Bit CHTIF3.
	DMA_IFCR_CHTIF3 = 0x400
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF3_Clear = 0x1
	// Position of CTCIF3 field.
	DMA_IFCR_CTCIF3_Pos = 0x9
	// Bit mask of CTCIF3 field.
	DMA_IFCR_CTCIF3_Msk = 0x200
	// Bit CTCIF3.
	DMA_IFCR_CTCIF3 = 0x200
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF3_Clear = 0x1
	// Position of CGIF3 field.
	DMA_IFCR_CGIF3_Pos = 0x8
	// Bit mask of CGIF3 field.
	DMA_IFCR_CGIF3_Msk = 0x100
	// Bit CGIF3.
	DMA_IFCR_CGIF3 = 0x100
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF3_Clear = 0x1
	// Position of CTEIF2 field.
	DMA_IFCR_CTEIF2_Pos = 0x7
	// Bit mask of CTEIF2 field.
	DMA_IFCR_CTEIF2_Msk = 0x80
	// Bit CTEIF2.
	DMA_IFCR_CTEIF2 = 0x80
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF2_Clear = 0x1
	// Position of CHTIF2 field.
	DMA_IFCR_CHTIF2_Pos = 0x6
	// Bit mask of CHTIF2 field.
	DMA_IFCR_CHTIF2_Msk = 0x40
	// Bit CHTIF2.
	DMA_IFCR_CHTIF2 = 0x40
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF2_Clear = 0x1
	// Position of CTCIF2 field.
	DMA_IFCR_CTCIF2_Pos = 0x5
	// Bit mask of CTCIF2 field.
	DMA_IFCR_CTCIF2_Msk = 0x20
	// Bit CTCIF2.
	DMA_IFCR_CTCIF2 = 0x20
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF2_Clear = 0x1
	// Position of CGIF2 field.
	DMA_IFCR_CGIF2_Pos = 0x4
	// Bit mask of CGIF2 field.
	DMA_IFCR_CGIF2_Msk = 0x10
	// Bit CGIF2.
	DMA_IFCR_CGIF2 = 0x10
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF2_Clear = 0x1
	// Position of CTEIF1 field.
	DMA_IFCR_CTEIF1_Pos = 0x3
	// Bit mask of CTEIF1 field.
	DMA_IFCR_CTEIF1_Msk = 0x8
	// Bit CTEIF1.
	DMA_IFCR_CTEIF1 = 0x8
	// Clears the TEIF flag in the ISR register
	DMA_IFCR_CTEIF1_Clear = 0x1
	// Position of CHTIF1 field.
	DMA_IFCR_CHTIF1_Pos = 0x2
	// Bit mask of CHTIF1 field.
	DMA_IFCR_CHTIF1_Msk = 0x4
	// Bit CHTIF1.
	DMA_IFCR_CHTIF1 = 0x4
	// Clears the HTIF flag in the ISR register
	DMA_IFCR_CHTIF1_Clear = 0x1
	// Position of CTCIF1 field.
	DMA_IFCR_CTCIF1_Pos = 0x1
	// Bit mask of CTCIF1 field.
	DMA_IFCR_CTCIF1_Msk = 0x2
	// Bit CTCIF1.
	DMA_IFCR_CTCIF1 = 0x2
	// Clears the TCIF flag in the ISR register
	DMA_IFCR_CTCIF1_Clear = 0x1
	// Position of CGIF1 field.
	DMA_IFCR_CGIF1_Pos = 0x0
	// Bit mask of CGIF1 field.
	DMA_IFCR_CGIF1_Msk = 0x1
	// Bit CGIF1.
	DMA_IFCR_CGIF1 = 0x1
	// Clears the GIF, TEIF, HTIF, TCIF flags in the ISR register
	DMA_IFCR_CGIF1_Clear = 0x1

	// CCR1: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR1_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR1_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR1_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR1_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR1_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR1_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR1_PL_Msk = 0x3000
	// Low priority
	DMA_CCR1_PL_Low = 0x0
	// Medium priority
	DMA_CCR1_PL_Medium = 0x1
	// High priority
	DMA_CCR1_PL_High = 0x2
	// Very high priority
	DMA_CCR1_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR1_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR1_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR1_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR1_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR1_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR1_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR1_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR1_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR1_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR1_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR1_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR1_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR1_MINC = 0x80
	// Increment mode disabled
	DMA_CCR1_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR1_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR1_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR1_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR1_PINC = 0x40
	// Increment mode disabled
	DMA_CCR1_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR1_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR1_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR1_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR1_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR1_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR1_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR1_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR1_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR1_DIR = 0x10
	// Read from peripheral
	DMA_CCR1_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR1_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR1_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR1_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR1_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR1_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR1_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR1_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR1_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR1_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR1_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR1_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR1_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR1_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR1_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR1_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR1_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR1_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR1_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR1_EN = 0x1
	// Channel disabled
	DMA_CCR1_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR1_EN_Enabled = 0x1

	// CNDTR1: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR1_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR1_NDT_Msk = 0xffff

	// CPAR1: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR1_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR1_PA_Msk = 0xffffffff

	// CMAR1: channel x memory address register
	// Position of MA field.
	DMA_CMAR1_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR1_MA_Msk = 0xffffffff

	// CCR2: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR2_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR2_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR2_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR2_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR2_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR2_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR2_PL_Msk = 0x3000
	// Low priority
	DMA_CCR2_PL_Low = 0x0
	// Medium priority
	DMA_CCR2_PL_Medium = 0x1
	// High priority
	DMA_CCR2_PL_High = 0x2
	// Very high priority
	DMA_CCR2_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR2_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR2_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR2_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR2_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR2_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR2_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR2_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR2_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR2_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR2_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR2_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR2_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR2_MINC = 0x80
	// Increment mode disabled
	DMA_CCR2_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR2_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR2_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR2_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR2_PINC = 0x40
	// Increment mode disabled
	DMA_CCR2_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR2_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR2_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR2_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR2_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR2_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR2_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR2_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR2_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR2_DIR = 0x10
	// Read from peripheral
	DMA_CCR2_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR2_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR2_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR2_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR2_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR2_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR2_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR2_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR2_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR2_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR2_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR2_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR2_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR2_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR2_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR2_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR2_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR2_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR2_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR2_EN = 0x1
	// Channel disabled
	DMA_CCR2_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR2_EN_Enabled = 0x1

	// CNDTR2: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR2_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR2_NDT_Msk = 0xffff

	// CPAR2: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR2_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR2_PA_Msk = 0xffffffff

	// CMAR2: channel x memory address register
	// Position of MA field.
	DMA_CMAR2_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR2_MA_Msk = 0xffffffff

	// CCR3: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR3_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR3_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR3_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR3_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR3_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR3_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR3_PL_Msk = 0x3000
	// Low priority
	DMA_CCR3_PL_Low = 0x0
	// Medium priority
	DMA_CCR3_PL_Medium = 0x1
	// High priority
	DMA_CCR3_PL_High = 0x2
	// Very high priority
	DMA_CCR3_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR3_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR3_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR3_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR3_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR3_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR3_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR3_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR3_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR3_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR3_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR3_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR3_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR3_MINC = 0x80
	// Increment mode disabled
	DMA_CCR3_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR3_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR3_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR3_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR3_PINC = 0x40
	// Increment mode disabled
	DMA_CCR3_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR3_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR3_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR3_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR3_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR3_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR3_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR3_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR3_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR3_DIR = 0x10
	// Read from peripheral
	DMA_CCR3_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR3_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR3_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR3_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR3_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR3_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR3_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR3_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR3_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR3_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR3_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR3_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR3_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR3_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR3_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR3_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR3_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR3_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR3_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR3_EN = 0x1
	// Channel disabled
	DMA_CCR3_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR3_EN_Enabled = 0x1

	// CNDTR3: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR3_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR3_NDT_Msk = 0xffff

	// CPAR3: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR3_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR3_PA_Msk = 0xffffffff

	// CMAR3: channel x memory address register
	// Position of MA field.
	DMA_CMAR3_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR3_MA_Msk = 0xffffffff

	// CCR4: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR4_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR4_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR4_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR4_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR4_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR4_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR4_PL_Msk = 0x3000
	// Low priority
	DMA_CCR4_PL_Low = 0x0
	// Medium priority
	DMA_CCR4_PL_Medium = 0x1
	// High priority
	DMA_CCR4_PL_High = 0x2
	// Very high priority
	DMA_CCR4_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR4_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR4_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR4_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR4_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR4_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR4_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR4_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR4_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR4_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR4_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR4_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR4_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR4_MINC = 0x80
	// Increment mode disabled
	DMA_CCR4_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR4_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR4_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR4_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR4_PINC = 0x40
	// Increment mode disabled
	DMA_CCR4_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR4_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR4_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR4_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR4_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR4_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR4_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR4_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR4_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR4_DIR = 0x10
	// Read from peripheral
	DMA_CCR4_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR4_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR4_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR4_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR4_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR4_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR4_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR4_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR4_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR4_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR4_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR4_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR4_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR4_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR4_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR4_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR4_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR4_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR4_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR4_EN = 0x1
	// Channel disabled
	DMA_CCR4_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR4_EN_Enabled = 0x1

	// CNDTR4: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR4_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR4_NDT_Msk = 0xffff

	// CPAR4: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR4_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR4_PA_Msk = 0xffffffff

	// CMAR4: channel x memory address register
	// Position of MA field.
	DMA_CMAR4_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR4_MA_Msk = 0xffffffff

	// CCR5: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR5_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR5_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR5_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR5_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR5_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR5_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR5_PL_Msk = 0x3000
	// Low priority
	DMA_CCR5_PL_Low = 0x0
	// Medium priority
	DMA_CCR5_PL_Medium = 0x1
	// High priority
	DMA_CCR5_PL_High = 0x2
	// Very high priority
	DMA_CCR5_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR5_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR5_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR5_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR5_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR5_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR5_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR5_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR5_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR5_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR5_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR5_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR5_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR5_MINC = 0x80
	// Increment mode disabled
	DMA_CCR5_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR5_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR5_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR5_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR5_PINC = 0x40
	// Increment mode disabled
	DMA_CCR5_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR5_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR5_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR5_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR5_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR5_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR5_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR5_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR5_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR5_DIR = 0x10
	// Read from peripheral
	DMA_CCR5_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR5_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR5_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR5_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR5_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR5_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR5_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR5_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR5_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR5_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR5_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR5_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR5_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR5_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR5_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR5_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR5_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR5_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR5_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR5_EN = 0x1
	// Channel disabled
	DMA_CCR5_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR5_EN_Enabled = 0x1

	// CNDTR5: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR5_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR5_NDT_Msk = 0xffff

	// CPAR5: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR5_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR5_PA_Msk = 0xffffffff

	// CMAR5: channel x memory address register
	// Position of MA field.
	DMA_CMAR5_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR5_MA_Msk = 0xffffffff

	// CCR6: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR6_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR6_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR6_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR6_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR6_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR6_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR6_PL_Msk = 0x3000
	// Low priority
	DMA_CCR6_PL_Low = 0x0
	// Medium priority
	DMA_CCR6_PL_Medium = 0x1
	// High priority
	DMA_CCR6_PL_High = 0x2
	// Very high priority
	DMA_CCR6_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR6_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR6_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR6_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR6_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR6_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR6_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR6_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR6_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR6_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR6_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR6_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR6_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR6_MINC = 0x80
	// Increment mode disabled
	DMA_CCR6_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR6_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR6_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR6_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR6_PINC = 0x40
	// Increment mode disabled
	DMA_CCR6_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR6_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR6_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR6_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR6_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR6_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR6_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR6_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR6_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR6_DIR = 0x10
	// Read from peripheral
	DMA_CCR6_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR6_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR6_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR6_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR6_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR6_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR6_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR6_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR6_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR6_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR6_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR6_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR6_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR6_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR6_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR6_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR6_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR6_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR6_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR6_EN = 0x1
	// Channel disabled
	DMA_CCR6_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR6_EN_Enabled = 0x1

	// CNDTR6: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR6_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR6_NDT_Msk = 0xffff

	// CPAR6: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR6_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR6_PA_Msk = 0xffffffff

	// CMAR6: channel x memory address register
	// Position of MA field.
	DMA_CMAR6_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR6_MA_Msk = 0xffffffff

	// CCR7: channel x configuration register
	// Position of MEM2MEM field.
	DMA_CCR7_MEM2MEM_Pos = 0xe
	// Bit mask of MEM2MEM field.
	DMA_CCR7_MEM2MEM_Msk = 0x4000
	// Bit MEM2MEM.
	DMA_CCR7_MEM2MEM = 0x4000
	// Memory to memory mode disabled
	DMA_CCR7_MEM2MEM_Disabled = 0x0
	// Memory to memory mode enabled
	DMA_CCR7_MEM2MEM_Enabled = 0x1
	// Position of PL field.
	DMA_CCR7_PL_Pos = 0xc
	// Bit mask of PL field.
	DMA_CCR7_PL_Msk = 0x3000
	// Low priority
	DMA_CCR7_PL_Low = 0x0
	// Medium priority
	DMA_CCR7_PL_Medium = 0x1
	// High priority
	DMA_CCR7_PL_High = 0x2
	// Very high priority
	DMA_CCR7_PL_VeryHigh = 0x3
	// Position of MSIZE field.
	DMA_CCR7_MSIZE_Pos = 0xa
	// Bit mask of MSIZE field.
	DMA_CCR7_MSIZE_Msk = 0xc00
	// 8-bit size
	DMA_CCR7_MSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR7_MSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR7_MSIZE_Bits32 = 0x2
	// Position of PSIZE field.
	DMA_CCR7_PSIZE_Pos = 0x8
	// Bit mask of PSIZE field.
	DMA_CCR7_PSIZE_Msk = 0x300
	// 8-bit size
	DMA_CCR7_PSIZE_Bits8 = 0x0
	// 16-bit size
	DMA_CCR7_PSIZE_Bits16 = 0x1
	// 32-bit size
	DMA_CCR7_PSIZE_Bits32 = 0x2
	// Position of MINC field.
	DMA_CCR7_MINC_Pos = 0x7
	// Bit mask of MINC field.
	DMA_CCR7_MINC_Msk = 0x80
	// Bit MINC.
	DMA_CCR7_MINC = 0x80
	// Increment mode disabled
	DMA_CCR7_MINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR7_MINC_Enabled = 0x1
	// Position of PINC field.
	DMA_CCR7_PINC_Pos = 0x6
	// Bit mask of PINC field.
	DMA_CCR7_PINC_Msk = 0x40
	// Bit PINC.
	DMA_CCR7_PINC = 0x40
	// Increment mode disabled
	DMA_CCR7_PINC_Disabled = 0x0
	// Increment mode enabled
	DMA_CCR7_PINC_Enabled = 0x1
	// Position of CIRC field.
	DMA_CCR7_CIRC_Pos = 0x5
	// Bit mask of CIRC field.
	DMA_CCR7_CIRC_Msk = 0x20
	// Bit CIRC.
	DMA_CCR7_CIRC = 0x20
	// Circular buffer disabled
	DMA_CCR7_CIRC_Disabled = 0x0
	// Circular buffer enabled
	DMA_CCR7_CIRC_Enabled = 0x1
	// Position of DIR field.
	DMA_CCR7_DIR_Pos = 0x4
	// Bit mask of DIR field.
	DMA_CCR7_DIR_Msk = 0x10
	// Bit DIR.
	DMA_CCR7_DIR = 0x10
	// Read from peripheral
	DMA_CCR7_DIR_FromPeripheral = 0x0
	// Read from memory
	DMA_CCR7_DIR_FromMemory = 0x1
	// Position of TEIE field.
	DMA_CCR7_TEIE_Pos = 0x3
	// Bit mask of TEIE field.
	DMA_CCR7_TEIE_Msk = 0x8
	// Bit TEIE.
	DMA_CCR7_TEIE = 0x8
	// Transfer Error interrupt disabled
	DMA_CCR7_TEIE_Disabled = 0x0
	// Transfer Error interrupt enabled
	DMA_CCR7_TEIE_Enabled = 0x1
	// Position of HTIE field.
	DMA_CCR7_HTIE_Pos = 0x2
	// Bit mask of HTIE field.
	DMA_CCR7_HTIE_Msk = 0x4
	// Bit HTIE.
	DMA_CCR7_HTIE = 0x4
	// Half Transfer interrupt disabled
	DMA_CCR7_HTIE_Disabled = 0x0
	// Half Transfer interrupt enabled
	DMA_CCR7_HTIE_Enabled = 0x1
	// Position of TCIE field.
	DMA_CCR7_TCIE_Pos = 0x1
	// Bit mask of TCIE field.
	DMA_CCR7_TCIE_Msk = 0x2
	// Bit TCIE.
	DMA_CCR7_TCIE = 0x2
	// Transfer Complete interrupt disabled
	DMA_CCR7_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	DMA_CCR7_TCIE_Enabled = 0x1
	// Position of EN field.
	DMA_CCR7_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA_CCR7_EN_Msk = 0x1
	// Bit EN.
	DMA_CCR7_EN = 0x1
	// Channel disabled
	DMA_CCR7_EN_Disabled = 0x0
	// Channel enabled
	DMA_CCR7_EN_Enabled = 0x1

	// CNDTR7: channel x number of data register
	// Position of NDT field.
	DMA_CNDTR7_NDT_Pos = 0x0
	// Bit mask of NDT field.
	DMA_CNDTR7_NDT_Msk = 0xffff

	// CPAR7: channel x peripheral address register
	// Position of PA field.
	DMA_CPAR7_PA_Pos = 0x0
	// Bit mask of PA field.
	DMA_CPAR7_PA_Msk = 0xffffffff

	// CMAR7: channel x memory address register
	// Position of MA field.
	DMA_CMAR7_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA_CMAR7_MA_Msk = 0xffffffff
)

// Bitfields for DMAMUX1: DMA request multiplexer
const (
	// C0CR: channel 0 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C0CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C0CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C0CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C0CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C0CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C0CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C0CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C0CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C0CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C0CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C0CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C0CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C0CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C0CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C0CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C0CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C0CR_DMAREQ_ID_Msk = 0x7f

	// C1CR: channel 1 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C1CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C1CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C1CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C1CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C1CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C1CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C1CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C1CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C1CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C1CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C1CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C1CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C1CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C1CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C1CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C1CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C1CR_DMAREQ_ID_Msk = 0x7f

	// C2CR: channel 2 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C2CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C2CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C2CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C2CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C2CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C2CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C2CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C2CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C2CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C2CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C2CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C2CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C2CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C2CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C2CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C2CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C2CR_DMAREQ_ID_Msk = 0x7f

	// C3CR: channel 3 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C3CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C3CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C3CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C3CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C3CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C3CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C3CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C3CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C3CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C3CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C3CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C3CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C3CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C3CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C3CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C3CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C3CR_DMAREQ_ID_Msk = 0x7f

	// C4CR: channel 4 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C4CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C4CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C4CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C4CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C4CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C4CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C4CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C4CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C4CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C4CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C4CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C4CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C4CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C4CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C4CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C4CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C4CR_DMAREQ_ID_Msk = 0x7f

	// C5CR: channel 5 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C5CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C5CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C5CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C5CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C5CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C5CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C5CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C5CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C5CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C5CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C5CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C5CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C5CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C5CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C5CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C5CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C5CR_DMAREQ_ID_Msk = 0x7f

	// C6CR: channel 6 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C6CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C6CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C6CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C6CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C6CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C6CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C6CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C6CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C6CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C6CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C6CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C6CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C6CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C6CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C6CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C6CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C6CR_DMAREQ_ID_Msk = 0x7f

	// C7CR: channel 7 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C7CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C7CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C7CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C7CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C7CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C7CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C7CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C7CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C7CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C7CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C7CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C7CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C7CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C7CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C7CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C7CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C7CR_DMAREQ_ID_Msk = 0x7f

	// C8CR: channel 8 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C8CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C8CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C8CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C8CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C8CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C8CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C8CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C8CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C8CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C8CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C8CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C8CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C8CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C8CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C8CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C8CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C8CR_DMAREQ_ID_Msk = 0x7f

	// C9CR: channel 9 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C9CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C9CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C9CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C9CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C9CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C9CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C9CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C9CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C9CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C9CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C9CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C9CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C9CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C9CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C9CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C9CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C9CR_DMAREQ_ID_Msk = 0x7f

	// C10CR: channel 10 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C10CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C10CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C10CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C10CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C10CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C10CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C10CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C10CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C10CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C10CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C10CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C10CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C10CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C10CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C10CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C10CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C10CR_DMAREQ_ID_Msk = 0x7f

	// C11CR: channel 11 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C11CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C11CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C11CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C11CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C11CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C11CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C11CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C11CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C11CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C11CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C11CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C11CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C11CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C11CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C11CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C11CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C11CR_DMAREQ_ID_Msk = 0x7f

	// C12CR: channel 12 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C12CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C12CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C12CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C12CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C12CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C12CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C12CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C12CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C12CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C12CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C12CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C12CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C12CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C12CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C12CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C12CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C12CR_DMAREQ_ID_Msk = 0x7f

	// C13CR: channel 13 configuration register
	// Position of SYNC_ID field.
	DMAMUX_C13CR_SYNC_ID_Pos = 0x18
	// Bit mask of SYNC_ID field.
	DMAMUX_C13CR_SYNC_ID_Msk = 0x1f000000
	// Position of NBREQ field.
	DMAMUX_C13CR_NBREQ_Pos = 0x13
	// Bit mask of NBREQ field.
	DMAMUX_C13CR_NBREQ_Msk = 0xf80000
	// Position of SPOL field.
	DMAMUX_C13CR_SPOL_Pos = 0x11
	// Bit mask of SPOL field.
	DMAMUX_C13CR_SPOL_Msk = 0x60000
	// Position of SE field.
	DMAMUX_C13CR_SE_Pos = 0x10
	// Bit mask of SE field.
	DMAMUX_C13CR_SE_Msk = 0x10000
	// Bit SE.
	DMAMUX_C13CR_SE = 0x10000
	// Position of EGE field.
	DMAMUX_C13CR_EGE_Pos = 0x9
	// Bit mask of EGE field.
	DMAMUX_C13CR_EGE_Msk = 0x200
	// Bit EGE.
	DMAMUX_C13CR_EGE = 0x200
	// Position of SOIE field.
	DMAMUX_C13CR_SOIE_Pos = 0x8
	// Bit mask of SOIE field.
	DMAMUX_C13CR_SOIE_Msk = 0x100
	// Bit SOIE.
	DMAMUX_C13CR_SOIE = 0x100
	// Position of DMAREQ_ID field.
	DMAMUX_C13CR_DMAREQ_ID_Pos = 0x0
	// Bit mask of DMAREQ_ID field.
	DMAMUX_C13CR_DMAREQ_ID_Msk = 0x7f

	// CSR: channel status register
	// Position of SOF0 field.
	DMAMUX_CSR_SOF0_Pos = 0x0
	// Bit mask of SOF0 field.
	DMAMUX_CSR_SOF0_Msk = 0x1
	// Bit SOF0.
	DMAMUX_CSR_SOF0 = 0x1
	// Position of SOF1 field.
	DMAMUX_CSR_SOF1_Pos = 0x1
	// Bit mask of SOF1 field.
	DMAMUX_CSR_SOF1_Msk = 0x2
	// Bit SOF1.
	DMAMUX_CSR_SOF1 = 0x2
	// Position of SOF2 field.
	DMAMUX_CSR_SOF2_Pos = 0x2
	// Bit mask of SOF2 field.
	DMAMUX_CSR_SOF2_Msk = 0x4
	// Bit SOF2.
	DMAMUX_CSR_SOF2 = 0x4
	// Position of SOF3 field.
	DMAMUX_CSR_SOF3_Pos = 0x3
	// Bit mask of SOF3 field.
	DMAMUX_CSR_SOF3_Msk = 0x8
	// Bit SOF3.
	DMAMUX_CSR_SOF3 = 0x8
	// Position of SOF4 field.
	DMAMUX_CSR_SOF4_Pos = 0x4
	// Bit mask of SOF4 field.
	DMAMUX_CSR_SOF4_Msk = 0x10
	// Bit SOF4.
	DMAMUX_CSR_SOF4 = 0x10
	// Position of SOF5 field.
	DMAMUX_CSR_SOF5_Pos = 0x5
	// Bit mask of SOF5 field.
	DMAMUX_CSR_SOF5_Msk = 0x20
	// Bit SOF5.
	DMAMUX_CSR_SOF5 = 0x20
	// Position of SOF6 field.
	DMAMUX_CSR_SOF6_Pos = 0x6
	// Bit mask of SOF6 field.
	DMAMUX_CSR_SOF6_Msk = 0x40
	// Bit SOF6.
	DMAMUX_CSR_SOF6 = 0x40
	// Position of SOF7 field.
	DMAMUX_CSR_SOF7_Pos = 0x7
	// Bit mask of SOF7 field.
	DMAMUX_CSR_SOF7_Msk = 0x80
	// Bit SOF7.
	DMAMUX_CSR_SOF7 = 0x80
	// Position of SOF8 field.
	DMAMUX_CSR_SOF8_Pos = 0x8
	// Bit mask of SOF8 field.
	DMAMUX_CSR_SOF8_Msk = 0x100
	// Bit SOF8.
	DMAMUX_CSR_SOF8 = 0x100
	// Position of SOF9 field.
	DMAMUX_CSR_SOF9_Pos = 0x9
	// Bit mask of SOF9 field.
	DMAMUX_CSR_SOF9_Msk = 0x200
	// Bit SOF9.
	DMAMUX_CSR_SOF9 = 0x200
	// Position of SOF10 field.
	DMAMUX_CSR_SOF10_Pos = 0xa
	// Bit mask of SOF10 field.
	DMAMUX_CSR_SOF10_Msk = 0x400
	// Bit SOF10.
	DMAMUX_CSR_SOF10 = 0x400
	// Position of SOF11 field.
	DMAMUX_CSR_SOF11_Pos = 0xb
	// Bit mask of SOF11 field.
	DMAMUX_CSR_SOF11_Msk = 0x800
	// Bit SOF11.
	DMAMUX_CSR_SOF11 = 0x800
	// Position of SOF12 field.
	DMAMUX_CSR_SOF12_Pos = 0xc
	// Bit mask of SOF12 field.
	DMAMUX_CSR_SOF12_Msk = 0x1000
	// Bit SOF12.
	DMAMUX_CSR_SOF12 = 0x1000
	// Position of SOF13 field.
	DMAMUX_CSR_SOF13_Pos = 0xd
	// Bit mask of SOF13 field.
	DMAMUX_CSR_SOF13_Msk = 0x2000
	// Bit SOF13.
	DMAMUX_CSR_SOF13 = 0x2000

	// CFR: clear flag register
	// Position of CSOF0 field.
	DMAMUX_CFR_CSOF0_Pos = 0x0
	// Bit mask of CSOF0 field.
	DMAMUX_CFR_CSOF0_Msk = 0x1
	// Bit CSOF0.
	DMAMUX_CFR_CSOF0 = 0x1
	// Position of CSOF1 field.
	DMAMUX_CFR_CSOF1_Pos = 0x1
	// Bit mask of CSOF1 field.
	DMAMUX_CFR_CSOF1_Msk = 0x2
	// Bit CSOF1.
	DMAMUX_CFR_CSOF1 = 0x2
	// Position of CSOF2 field.
	DMAMUX_CFR_CSOF2_Pos = 0x2
	// Bit mask of CSOF2 field.
	DMAMUX_CFR_CSOF2_Msk = 0x4
	// Bit CSOF2.
	DMAMUX_CFR_CSOF2 = 0x4
	// Position of CSOF3 field.
	DMAMUX_CFR_CSOF3_Pos = 0x3
	// Bit mask of CSOF3 field.
	DMAMUX_CFR_CSOF3_Msk = 0x8
	// Bit CSOF3.
	DMAMUX_CFR_CSOF3 = 0x8
	// Position of CSOF4 field.
	DMAMUX_CFR_CSOF4_Pos = 0x4
	// Bit mask of CSOF4 field.
	DMAMUX_CFR_CSOF4_Msk = 0x10
	// Bit CSOF4.
	DMAMUX_CFR_CSOF4 = 0x10
	// Position of CSOF5 field.
	DMAMUX_CFR_CSOF5_Pos = 0x5
	// Bit mask of CSOF5 field.
	DMAMUX_CFR_CSOF5_Msk = 0x20
	// Bit CSOF5.
	DMAMUX_CFR_CSOF5 = 0x20
	// Position of CSOF6 field.
	DMAMUX_CFR_CSOF6_Pos = 0x6
	// Bit mask of CSOF6 field.
	DMAMUX_CFR_CSOF6_Msk = 0x40
	// Bit CSOF6.
	DMAMUX_CFR_CSOF6 = 0x40
	// Position of CSOF7 field.
	DMAMUX_CFR_CSOF7_Pos = 0x7
	// Bit mask of CSOF7 field.
	DMAMUX_CFR_CSOF7_Msk = 0x80
	// Bit CSOF7.
	DMAMUX_CFR_CSOF7 = 0x80
	// Position of CSOF8 field.
	DMAMUX_CFR_CSOF8_Pos = 0x8
	// Bit mask of CSOF8 field.
	DMAMUX_CFR_CSOF8_Msk = 0x100
	// Bit CSOF8.
	DMAMUX_CFR_CSOF8 = 0x100
	// Position of CSOF9 field.
	DMAMUX_CFR_CSOF9_Pos = 0x9
	// Bit mask of CSOF9 field.
	DMAMUX_CFR_CSOF9_Msk = 0x200
	// Bit CSOF9.
	DMAMUX_CFR_CSOF9 = 0x200
	// Position of CSOF10 field.
	DMAMUX_CFR_CSOF10_Pos = 0xa
	// Bit mask of CSOF10 field.
	DMAMUX_CFR_CSOF10_Msk = 0x400
	// Bit CSOF10.
	DMAMUX_CFR_CSOF10 = 0x400
	// Position of CSOF11 field.
	DMAMUX_CFR_CSOF11_Pos = 0xb
	// Bit mask of CSOF11 field.
	DMAMUX_CFR_CSOF11_Msk = 0x800
	// Bit CSOF11.
	DMAMUX_CFR_CSOF11 = 0x800
	// Position of CSOF12 field.
	DMAMUX_CFR_CSOF12_Pos = 0xc
	// Bit mask of CSOF12 field.
	DMAMUX_CFR_CSOF12_Msk = 0x1000
	// Bit CSOF12.
	DMAMUX_CFR_CSOF12 = 0x1000
	// Position of CSOF13 field.
	DMAMUX_CFR_CSOF13_Pos = 0xd
	// Bit mask of CSOF13 field.
	DMAMUX_CFR_CSOF13_Msk = 0x2000
	// Bit CSOF13.
	DMAMUX_CFR_CSOF13 = 0x2000

	// RG0CR: request generator channel 0 configuration register
	// Position of GNBREQ field.
	DMAMUX_RG0CR_GNBREQ_Pos = 0x13
	// Bit mask of GNBREQ field.
	DMAMUX_RG0CR_GNBREQ_Msk = 0xf80000
	// Position of GPOL field.
	DMAMUX_RG0CR_GPOL_Pos = 0x11
	// Bit mask of GPOL field.
	DMAMUX_RG0CR_GPOL_Msk = 0x60000
	// Position of GE field.
	DMAMUX_RG0CR_GE_Pos = 0x10
	// Bit mask of GE field.
	DMAMUX_RG0CR_GE_Msk = 0x10000
	// Bit GE.
	DMAMUX_RG0CR_GE = 0x10000
	// Position of OIE field.
	DMAMUX_RG0CR_OIE_Pos = 0x8
	// Bit mask of OIE field.
	DMAMUX_RG0CR_OIE_Msk = 0x100
	// Bit OIE.
	DMAMUX_RG0CR_OIE = 0x100
	// Position of SIG_ID field.
	DMAMUX_RG0CR_SIG_ID_Pos = 0x0
	// Bit mask of SIG_ID field.
	DMAMUX_RG0CR_SIG_ID_Msk = 0x1f

	// RG1CR: request generator channel 1 configuration register
	// Position of GNBREQ field.
	DMAMUX_RG1CR_GNBREQ_Pos = 0x13
	// Bit mask of GNBREQ field.
	DMAMUX_RG1CR_GNBREQ_Msk = 0xf80000
	// Position of GPOL field.
	DMAMUX_RG1CR_GPOL_Pos = 0x11
	// Bit mask of GPOL field.
	DMAMUX_RG1CR_GPOL_Msk = 0x60000
	// Position of GE field.
	DMAMUX_RG1CR_GE_Pos = 0x10
	// Bit mask of GE field.
	DMAMUX_RG1CR_GE_Msk = 0x10000
	// Bit GE.
	DMAMUX_RG1CR_GE = 0x10000
	// Position of OIE field.
	DMAMUX_RG1CR_OIE_Pos = 0x8
	// Bit mask of OIE field.
	DMAMUX_RG1CR_OIE_Msk = 0x100
	// Bit OIE.
	DMAMUX_RG1CR_OIE = 0x100
	// Position of SIG_ID field.
	DMAMUX_RG1CR_SIG_ID_Pos = 0x0
	// Bit mask of SIG_ID field.
	DMAMUX_RG1CR_SIG_ID_Msk = 0x1f

	// RG2CR: request generator channel 2 configuration register
	// Position of GNBREQ field.
	DMAMUX_RG2CR_GNBREQ_Pos = 0x13
	// Bit mask of GNBREQ field.
	DMAMUX_RG2CR_GNBREQ_Msk = 0xf80000
	// Position of GPOL field.
	DMAMUX_RG2CR_GPOL_Pos = 0x11
	// Bit mask of GPOL field.
	DMAMUX_RG2CR_GPOL_Msk = 0x60000
	// Position of GE field.
	DMAMUX_RG2CR_GE_Pos = 0x10
	// Bit mask of GE field.
	DMAMUX_RG2CR_GE_Msk = 0x10000
	// Bit GE.
	DMAMUX_RG2CR_GE = 0x10000
	// Position of OIE field.
	DMAMUX_RG2CR_OIE_Pos = 0x8
	// Bit mask of OIE field.
	DMAMUX_RG2CR_OIE_Msk = 0x100
	// Bit OIE.
	DMAMUX_RG2CR_OIE = 0x100
	// Position of SIG_ID field.
	DMAMUX_RG2CR_SIG_ID_Pos = 0x0
	// Bit mask of SIG_ID field.
	DMAMUX_RG2CR_SIG_ID_Msk = 0x1f

	// RG3CR: request generator channel 3 configuration register
	// Position of GNBREQ field.
	DMAMUX_RG3CR_GNBREQ_Pos = 0x13
	// Bit mask of GNBREQ field.
	DMAMUX_RG3CR_GNBREQ_Msk = 0xf80000
	// Position of GPOL field.
	DMAMUX_RG3CR_GPOL_Pos = 0x11
	// Bit mask of GPOL field.
	DMAMUX_RG3CR_GPOL_Msk = 0x60000
	// Position of GE field.
	DMAMUX_RG3CR_GE_Pos = 0x10
	// Bit mask of GE field.
	DMAMUX_RG3CR_GE_Msk = 0x10000
	// Bit GE.
	DMAMUX_RG3CR_GE = 0x10000
	// Position of OIE field.
	DMAMUX_RG3CR_OIE_Pos = 0x8
	// Bit mask of OIE field.
	DMAMUX_RG3CR_OIE_Msk = 0x100
	// Bit OIE.
	DMAMUX_RG3CR_OIE = 0x100
	// Position of SIG_ID field.
	DMAMUX_RG3CR_SIG_ID_Pos = 0x0
	// Bit mask of SIG_ID field.
	DMAMUX_RG3CR_SIG_ID_Msk = 0x1f

	// RGSR: request generator interrupt status register
	// Position of OF3 field.
	DMAMUX_RGSR_OF3_Pos = 0x3
	// Bit mask of OF3 field.
	DMAMUX_RGSR_OF3_Msk = 0x8
	// Bit OF3.
	DMAMUX_RGSR_OF3 = 0x8
	// Position of OF2 field.
	DMAMUX_RGSR_OF2_Pos = 0x2
	// Bit mask of OF2 field.
	DMAMUX_RGSR_OF2_Msk = 0x4
	// Bit OF2.
	DMAMUX_RGSR_OF2 = 0x4
	// Position of OF1 field.
	DMAMUX_RGSR_OF1_Pos = 0x1
	// Bit mask of OF1 field.
	DMAMUX_RGSR_OF1_Msk = 0x2
	// Bit OF1.
	DMAMUX_RGSR_OF1 = 0x2
	// Position of OF0 field.
	DMAMUX_RGSR_OF0_Pos = 0x0
	// Bit mask of OF0 field.
	DMAMUX_RGSR_OF0_Msk = 0x1
	// Bit OF0.
	DMAMUX_RGSR_OF0 = 0x1

	// RGCFR: request generator interrupt clear flag register
	// Position of COF3 field.
	DMAMUX_RGCFR_COF3_Pos = 0x3
	// Bit mask of COF3 field.
	DMAMUX_RGCFR_COF3_Msk = 0x8
	// Bit COF3.
	DMAMUX_RGCFR_COF3 = 0x8
	// Position of COF2 field.
	DMAMUX_RGCFR_COF2_Pos = 0x2
	// Bit mask of COF2 field.
	DMAMUX_RGCFR_COF2_Msk = 0x4
	// Bit COF2.
	DMAMUX_RGCFR_COF2 = 0x4
	// Position of COF1 field.
	DMAMUX_RGCFR_COF1_Pos = 0x1
	// Bit mask of COF1 field.
	DMAMUX_RGCFR_COF1_Msk = 0x2
	// Bit COF1.
	DMAMUX_RGCFR_COF1 = 0x2
	// Position of COF0 field.
	DMAMUX_RGCFR_COF0_Pos = 0x0
	// Bit mask of COF0 field.
	DMAMUX_RGCFR_COF0_Msk = 0x1
	// Bit COF0.
	DMAMUX_RGCFR_COF0 = 0x1
)

// Bitfields for CRC: Cyclic redundancy check calculation unit
const (
	// DR: Data register
	// Position of DR field.
	CRC_DR_DR_Pos = 0x0
	// Bit mask of DR field.
	CRC_DR_DR_Msk = 0xffffffff

	// DR8: Data register - byte sized
	// Position of DR8 field.
	CRC_DR8_DR8_Pos = 0x0
	// Bit mask of DR8 field.
	CRC_DR8_DR8_Msk = 0xff

	// DR16: Data register - half-word sized
	// Position of DR16 field.
	CRC_DR16_DR16_Pos = 0x0
	// Bit mask of DR16 field.
	CRC_DR16_DR16_Msk = 0xffff

	// IDR: Independent data register
	// Position of IDR field.
	CRC_IDR_IDR_Pos = 0x0
	// Bit mask of IDR field.
	CRC_IDR_IDR_Msk = 0xff

	// CR: Control register
	// Position of REV_OUT field.
	CRC_CR_REV_OUT_Pos = 0x7
	// Bit mask of REV_OUT field.
	CRC_CR_REV_OUT_Msk = 0x80
	// Bit REV_OUT.
	CRC_CR_REV_OUT = 0x80
	// Bit order not affected
	CRC_CR_REV_OUT_Normal = 0x0
	// Bit reversed output
	CRC_CR_REV_OUT_Reversed = 0x1
	// Position of REV_IN field.
	CRC_CR_REV_IN_Pos = 0x5
	// Bit mask of REV_IN field.
	CRC_CR_REV_IN_Msk = 0x60
	// Bit order not affected
	CRC_CR_REV_IN_Normal = 0x0
	// Bit reversal done by byte
	CRC_CR_REV_IN_Byte = 0x1
	// Bit reversal done by half-word
	CRC_CR_REV_IN_HalfWord = 0x2
	// Bit reversal done by word
	CRC_CR_REV_IN_Word = 0x3
	// Position of POLYSIZE field.
	CRC_CR_POLYSIZE_Pos = 0x3
	// Bit mask of POLYSIZE field.
	CRC_CR_POLYSIZE_Msk = 0x18
	// 32-bit polynomial
	CRC_CR_POLYSIZE_Polysize32 = 0x0
	// 16-bit polynomial
	CRC_CR_POLYSIZE_Polysize16 = 0x1
	// 8-bit polynomial
	CRC_CR_POLYSIZE_Polysize8 = 0x2
	// 7-bit polynomial
	CRC_CR_POLYSIZE_Polysize7 = 0x3
	// Position of RESET field.
	CRC_CR_RESET_Pos = 0x0
	// Bit mask of RESET field.
	CRC_CR_RESET_Msk = 0x1
	// Bit RESET.
	CRC_CR_RESET = 0x1
	// Resets the CRC calculation unit and sets the data register to 0xFFFF FFFF
	CRC_CR_RESET_Reset = 0x1

	// INIT: Initial CRC value
	// Position of INIT field.
	CRC_INIT_INIT_Pos = 0x0
	// Bit mask of INIT field.
	CRC_INIT_INIT_Msk = 0xffffffff

	// POL: polynomial
	// Position of Polynomialcoefficients field.
	CRC_POL_Polynomialcoefficients_Pos = 0x0
	// Bit mask of Polynomialcoefficients field.
	CRC_POL_Polynomialcoefficients_Msk = 0xffffffff
)

// Bitfields for LTCD: Liquid crystal display controller
const (
	// SSCR: LTDC Synchronization Size Configuration Register
	// Position of VSH field.
	LCD_SSCR_VSH_Pos = 0x0
	// Bit mask of VSH field.
	LCD_SSCR_VSH_Msk = 0x7ff
	// Position of HSW field.
	LCD_SSCR_HSW_Pos = 0x10
	// Bit mask of HSW field.
	LCD_SSCR_HSW_Msk = 0xfff0000

	// BPCR: LTDC Back Porch Configuration Register
	// Position of AVBP field.
	LCD_BPCR_AVBP_Pos = 0x0
	// Bit mask of AVBP field.
	LCD_BPCR_AVBP_Msk = 0x7ff
	// Position of AHBP field.
	LCD_BPCR_AHBP_Pos = 0x10
	// Bit mask of AHBP field.
	LCD_BPCR_AHBP_Msk = 0xfff0000

	// AWCR: LTDC Active Width Configuration Register
	// Position of AAH field.
	LCD_AWCR_AAH_Pos = 0x0
	// Bit mask of AAH field.
	LCD_AWCR_AAH_Msk = 0x7ff
	// Position of AAW field.
	LCD_AWCR_AAW_Pos = 0x10
	// Bit mask of AAW field.
	LCD_AWCR_AAW_Msk = 0xfff0000

	// TWCR: LTDC Total Width Configuration Register
	// Position of TOTALH field.
	LCD_TWCR_TOTALH_Pos = 0x0
	// Bit mask of TOTALH field.
	LCD_TWCR_TOTALH_Msk = 0x7ff
	// Position of TOTALW field.
	LCD_TWCR_TOTALW_Pos = 0x10
	// Bit mask of TOTALW field.
	LCD_TWCR_TOTALW_Msk = 0xfff0000

	// GCR: LTDC Global Control Register
	// Position of LTDCEN field.
	LCD_GCR_LTDCEN_Pos = 0x0
	// Bit mask of LTDCEN field.
	LCD_GCR_LTDCEN_Msk = 0x1
	// Bit LTDCEN.
	LCD_GCR_LTDCEN = 0x1
	// Position of DBW field.
	LCD_GCR_DBW_Pos = 0x4
	// Bit mask of DBW field.
	LCD_GCR_DBW_Msk = 0x70
	// Position of DGW field.
	LCD_GCR_DGW_Pos = 0x8
	// Bit mask of DGW field.
	LCD_GCR_DGW_Msk = 0x700
	// Position of DRW field.
	LCD_GCR_DRW_Pos = 0xc
	// Bit mask of DRW field.
	LCD_GCR_DRW_Msk = 0x7000
	// Position of DEN field.
	LCD_GCR_DEN_Pos = 0x10
	// Bit mask of DEN field.
	LCD_GCR_DEN_Msk = 0x10000
	// Bit DEN.
	LCD_GCR_DEN = 0x10000
	// Position of PCPOL field.
	LCD_GCR_PCPOL_Pos = 0x1c
	// Bit mask of PCPOL field.
	LCD_GCR_PCPOL_Msk = 0x10000000
	// Bit PCPOL.
	LCD_GCR_PCPOL = 0x10000000
	// Position of DEPOL field.
	LCD_GCR_DEPOL_Pos = 0x1d
	// Bit mask of DEPOL field.
	LCD_GCR_DEPOL_Msk = 0x20000000
	// Bit DEPOL.
	LCD_GCR_DEPOL = 0x20000000
	// Position of VSPOL field.
	LCD_GCR_VSPOL_Pos = 0x1e
	// Bit mask of VSPOL field.
	LCD_GCR_VSPOL_Msk = 0x40000000
	// Bit VSPOL.
	LCD_GCR_VSPOL = 0x40000000
	// Position of HSPOL field.
	LCD_GCR_HSPOL_Pos = 0x1f
	// Bit mask of HSPOL field.
	LCD_GCR_HSPOL_Msk = 0x80000000
	// Bit HSPOL.
	LCD_GCR_HSPOL = 0x80000000

	// SRCR: LTDC Shadow Reload Configuration Register
	// Position of IMR field.
	LCD_SRCR_IMR_Pos = 0x0
	// Bit mask of IMR field.
	LCD_SRCR_IMR_Msk = 0x1
	// Bit IMR.
	LCD_SRCR_IMR = 0x1
	// Position of VBR field.
	LCD_SRCR_VBR_Pos = 0x1
	// Bit mask of VBR field.
	LCD_SRCR_VBR_Msk = 0x2
	// Bit VBR.
	LCD_SRCR_VBR = 0x2

	// BCCR: LTDC Background Color Configuration Register
	// Position of BCBLUE field.
	LCD_BCCR_BCBLUE_Pos = 0x0
	// Bit mask of BCBLUE field.
	LCD_BCCR_BCBLUE_Msk = 0xff
	// Position of BCGREEN field.
	LCD_BCCR_BCGREEN_Pos = 0x8
	// Bit mask of BCGREEN field.
	LCD_BCCR_BCGREEN_Msk = 0xff00
	// Position of BCRED field.
	LCD_BCCR_BCRED_Pos = 0x10
	// Bit mask of BCRED field.
	LCD_BCCR_BCRED_Msk = 0xff0000

	// IER: LTDC Interrupt Enable Register
	// Position of LIE field.
	LCD_IER_LIE_Pos = 0x0
	// Bit mask of LIE field.
	LCD_IER_LIE_Msk = 0x1
	// Bit LIE.
	LCD_IER_LIE = 0x1
	// Position of FUIE field.
	LCD_IER_FUIE_Pos = 0x1
	// Bit mask of FUIE field.
	LCD_IER_FUIE_Msk = 0x2
	// Bit FUIE.
	LCD_IER_FUIE = 0x2
	// Position of TERRIE field.
	LCD_IER_TERRIE_Pos = 0x2
	// Bit mask of TERRIE field.
	LCD_IER_TERRIE_Msk = 0x4
	// Bit TERRIE.
	LCD_IER_TERRIE = 0x4
	// Position of RRIE field.
	LCD_IER_RRIE_Pos = 0x3
	// Bit mask of RRIE field.
	LCD_IER_RRIE_Msk = 0x8
	// Bit RRIE.
	LCD_IER_RRIE = 0x8

	// ISR: LTDC Interrupt Status Register
	// Position of LIF field.
	LCD_ISR_LIF_Pos = 0x0
	// Bit mask of LIF field.
	LCD_ISR_LIF_Msk = 0x1
	// Bit LIF.
	LCD_ISR_LIF = 0x1
	// Position of FUIF field.
	LCD_ISR_FUIF_Pos = 0x1
	// Bit mask of FUIF field.
	LCD_ISR_FUIF_Msk = 0x2
	// Bit FUIF.
	LCD_ISR_FUIF = 0x2
	// Position of TERRIF field.
	LCD_ISR_TERRIF_Pos = 0x2
	// Bit mask of TERRIF field.
	LCD_ISR_TERRIF_Msk = 0x4
	// Bit TERRIF.
	LCD_ISR_TERRIF = 0x4
	// Position of RRIF field.
	LCD_ISR_RRIF_Pos = 0x3
	// Bit mask of RRIF field.
	LCD_ISR_RRIF_Msk = 0x8
	// Bit RRIF.
	LCD_ISR_RRIF = 0x8

	// ICR: LTDC Interrupt Clear Register
	// Position of CLIF field.
	LCD_ICR_CLIF_Pos = 0x0
	// Bit mask of CLIF field.
	LCD_ICR_CLIF_Msk = 0x1
	// Bit CLIF.
	LCD_ICR_CLIF = 0x1
	// Position of CFUIF field.
	LCD_ICR_CFUIF_Pos = 0x1
	// Bit mask of CFUIF field.
	LCD_ICR_CFUIF_Msk = 0x2
	// Bit CFUIF.
	LCD_ICR_CFUIF = 0x2
	// Position of CTERRIF field.
	LCD_ICR_CTERRIF_Pos = 0x2
	// Bit mask of CTERRIF field.
	LCD_ICR_CTERRIF_Msk = 0x4
	// Bit CTERRIF.
	LCD_ICR_CTERRIF = 0x4
	// Position of CRRIF field.
	LCD_ICR_CRRIF_Pos = 0x3
	// Bit mask of CRRIF field.
	LCD_ICR_CRRIF_Msk = 0x8
	// Bit CRRIF.
	LCD_ICR_CRRIF = 0x8

	// LIPCR: LTDC Line Interrupt Position Configuration Register
	// Position of LIPOS field.
	LCD_LIPCR_LIPOS_Pos = 0x0
	// Bit mask of LIPOS field.
	LCD_LIPCR_LIPOS_Msk = 0x7ff

	// CPSR: LTDC Current Position Status Register
	// Position of CYPOS field.
	LCD_CPSR_CYPOS_Pos = 0x0
	// Bit mask of CYPOS field.
	LCD_CPSR_CYPOS_Msk = 0xffff
	// Position of CXPOS field.
	LCD_CPSR_CXPOS_Pos = 0x10
	// Bit mask of CXPOS field.
	LCD_CPSR_CXPOS_Msk = 0xffff0000

	// CDSR: LTDC Current Display Status Register
	// Position of VDES field.
	LCD_CDSR_VDES_Pos = 0x0
	// Bit mask of VDES field.
	LCD_CDSR_VDES_Msk = 0x1
	// Bit VDES.
	LCD_CDSR_VDES = 0x1
	// Position of HDES field.
	LCD_CDSR_HDES_Pos = 0x1
	// Bit mask of HDES field.
	LCD_CDSR_HDES_Msk = 0x2
	// Bit HDES.
	LCD_CDSR_HDES = 0x2
	// Position of VSYNCS field.
	LCD_CDSR_VSYNCS_Pos = 0x2
	// Bit mask of VSYNCS field.
	LCD_CDSR_VSYNCS_Msk = 0x4
	// Bit VSYNCS.
	LCD_CDSR_VSYNCS = 0x4
	// Position of HSYNCS field.
	LCD_CDSR_HSYNCS_Pos = 0x3
	// Bit mask of HSYNCS field.
	LCD_CDSR_HSYNCS_Msk = 0x8
	// Bit HSYNCS.
	LCD_CDSR_HSYNCS = 0x8

	// L1CR: LTDC Layer Control Register
	// Position of LEN field.
	LCD_L1CR_LEN_Pos = 0x0
	// Bit mask of LEN field.
	LCD_L1CR_LEN_Msk = 0x1
	// Bit LEN.
	LCD_L1CR_LEN = 0x1
	// Position of COLKEN field.
	LCD_L1CR_COLKEN_Pos = 0x1
	// Bit mask of COLKEN field.
	LCD_L1CR_COLKEN_Msk = 0x2
	// Bit COLKEN.
	LCD_L1CR_COLKEN = 0x2
	// Position of CLUTEN field.
	LCD_L1CR_CLUTEN_Pos = 0x4
	// Bit mask of CLUTEN field.
	LCD_L1CR_CLUTEN_Msk = 0x10
	// Bit CLUTEN.
	LCD_L1CR_CLUTEN = 0x10

	// L1WHPCR: LTDC Layer Window Horizontal Position Configuration Register
	// Position of WHSTPOS field.
	LCD_L1WHPCR_WHSTPOS_Pos = 0x0
	// Bit mask of WHSTPOS field.
	LCD_L1WHPCR_WHSTPOS_Msk = 0xfff
	// Position of WHSPPOS field.
	LCD_L1WHPCR_WHSPPOS_Pos = 0x10
	// Bit mask of WHSPPOS field.
	LCD_L1WHPCR_WHSPPOS_Msk = 0xfff0000

	// L1WVPCR: LTDC Layer Window Vertical Position Configuration Register
	// Position of WVSTPOS field.
	LCD_L1WVPCR_WVSTPOS_Pos = 0x0
	// Bit mask of WVSTPOS field.
	LCD_L1WVPCR_WVSTPOS_Msk = 0x7ff
	// Position of WVSPPOS field.
	LCD_L1WVPCR_WVSPPOS_Pos = 0x10
	// Bit mask of WVSPPOS field.
	LCD_L1WVPCR_WVSPPOS_Msk = 0x7ff0000

	// L1CKCR: LTDC Layer Color Keying Configuration Register
	// Position of CKBLUE field.
	LCD_L1CKCR_CKBLUE_Pos = 0x0
	// Bit mask of CKBLUE field.
	LCD_L1CKCR_CKBLUE_Msk = 0xff
	// Position of CKGREEN field.
	LCD_L1CKCR_CKGREEN_Pos = 0x8
	// Bit mask of CKGREEN field.
	LCD_L1CKCR_CKGREEN_Msk = 0xff00
	// Position of CKRED field.
	LCD_L1CKCR_CKRED_Pos = 0x10
	// Bit mask of CKRED field.
	LCD_L1CKCR_CKRED_Msk = 0xff0000

	// L1PFCR: LTDC Layer Pixel Format Configuration Register
	// Position of PF field.
	LCD_L1PFCR_PF_Pos = 0x0
	// Bit mask of PF field.
	LCD_L1PFCR_PF_Msk = 0x7

	// L1CACR: LTDC Layer Constant Alpha Configuration Register
	// Position of CONSTA field.
	LCD_L1CACR_CONSTA_Pos = 0x0
	// Bit mask of CONSTA field.
	LCD_L1CACR_CONSTA_Msk = 0xff

	// L1DCCR: LTDC Layer Default Color Configuration Register
	// Position of DCBLUE field.
	LCD_L1DCCR_DCBLUE_Pos = 0x0
	// Bit mask of DCBLUE field.
	LCD_L1DCCR_DCBLUE_Msk = 0xff
	// Position of DCGREEN field.
	LCD_L1DCCR_DCGREEN_Pos = 0x8
	// Bit mask of DCGREEN field.
	LCD_L1DCCR_DCGREEN_Msk = 0xff00
	// Position of DCRED field.
	LCD_L1DCCR_DCRED_Pos = 0x10
	// Bit mask of DCRED field.
	LCD_L1DCCR_DCRED_Msk = 0xff0000
	// Position of DCALPHA field.
	LCD_L1DCCR_DCALPHA_Pos = 0x18
	// Bit mask of DCALPHA field.
	LCD_L1DCCR_DCALPHA_Msk = 0xff000000

	// L1BFCR: LTDC Layer Blending Factors Configuration Register
	// Position of BF2 field.
	LCD_L1BFCR_BF2_Pos = 0x0
	// Bit mask of BF2 field.
	LCD_L1BFCR_BF2_Msk = 0x7
	// Position of BF1 field.
	LCD_L1BFCR_BF1_Pos = 0x8
	// Bit mask of BF1 field.
	LCD_L1BFCR_BF1_Msk = 0x700

	// L1CFBAR: LTDC Layer Color Frame Buffer Address Register
	// Position of CFBADD field.
	LCD_L1CFBAR_CFBADD_Pos = 0x0
	// Bit mask of CFBADD field.
	LCD_L1CFBAR_CFBADD_Msk = 0xffffffff

	// L1CFBLR: LTDC Layer Color Frame Buffer Length Register
	// Position of CFBLL field.
	LCD_L1CFBLR_CFBLL_Pos = 0x0
	// Bit mask of CFBLL field.
	LCD_L1CFBLR_CFBLL_Msk = 0x1fff
	// Position of CFBP field.
	LCD_L1CFBLR_CFBP_Pos = 0x10
	// Bit mask of CFBP field.
	LCD_L1CFBLR_CFBP_Msk = 0x1fff0000

	// L1CFBLNR: LTDC Layer ColorFrame Buffer Line Number Register
	// Position of CFBLNBR field.
	LCD_L1CFBLNR_CFBLNBR_Pos = 0x0
	// Bit mask of CFBLNBR field.
	LCD_L1CFBLNR_CFBLNBR_Msk = 0x7ff

	// L1CLUTWR: LTDC Layerx CLUT Write Register
	// Position of BLUE field.
	LCD_L1CLUTWR_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	LCD_L1CLUTWR_BLUE_Msk = 0xff
	// Position of GREEN field.
	LCD_L1CLUTWR_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	LCD_L1CLUTWR_GREEN_Msk = 0xff00
	// Position of RED field.
	LCD_L1CLUTWR_RED_Pos = 0x10
	// Bit mask of RED field.
	LCD_L1CLUTWR_RED_Msk = 0xff0000
	// Position of CLUTADD field.
	LCD_L1CLUTWR_CLUTADD_Pos = 0x18
	// Bit mask of CLUTADD field.
	LCD_L1CLUTWR_CLUTADD_Msk = 0xff000000

	// L2CR: LTDC Layer Control Register
	// Position of LEN field.
	LCD_L2CR_LEN_Pos = 0x0
	// Bit mask of LEN field.
	LCD_L2CR_LEN_Msk = 0x1
	// Bit LEN.
	LCD_L2CR_LEN = 0x1
	// Position of COLKEN field.
	LCD_L2CR_COLKEN_Pos = 0x1
	// Bit mask of COLKEN field.
	LCD_L2CR_COLKEN_Msk = 0x2
	// Bit COLKEN.
	LCD_L2CR_COLKEN = 0x2
	// Position of CLUTEN field.
	LCD_L2CR_CLUTEN_Pos = 0x4
	// Bit mask of CLUTEN field.
	LCD_L2CR_CLUTEN_Msk = 0x10
	// Bit CLUTEN.
	LCD_L2CR_CLUTEN = 0x10

	// L2WHPCR: LTDC Layerx Window Horizontal Position Configuration Register
	// Position of WHSTPOS field.
	LCD_L2WHPCR_WHSTPOS_Pos = 0x0
	// Bit mask of WHSTPOS field.
	LCD_L2WHPCR_WHSTPOS_Msk = 0xfff
	// Position of WHSPPOS field.
	LCD_L2WHPCR_WHSPPOS_Pos = 0x10
	// Bit mask of WHSPPOS field.
	LCD_L2WHPCR_WHSPPOS_Msk = 0xfff0000

	// L2WVPCR: LTDC Layer Window Vertical Position Configuration Register
	// Position of WVSTPOS field.
	LCD_L2WVPCR_WVSTPOS_Pos = 0x0
	// Bit mask of WVSTPOS field.
	LCD_L2WVPCR_WVSTPOS_Msk = 0x7ff
	// Position of WVSPPOS field.
	LCD_L2WVPCR_WVSPPOS_Pos = 0x10
	// Bit mask of WVSPPOS field.
	LCD_L2WVPCR_WVSPPOS_Msk = 0x7ff0000

	// L2CKCR: LTDC Layer Color Keying Configuration Register
	// Position of CKBLUE field.
	LCD_L2CKCR_CKBLUE_Pos = 0x0
	// Bit mask of CKBLUE field.
	LCD_L2CKCR_CKBLUE_Msk = 0xff
	// Position of CKGREEN field.
	LCD_L2CKCR_CKGREEN_Pos = 0x8
	// Bit mask of CKGREEN field.
	LCD_L2CKCR_CKGREEN_Msk = 0xff00
	// Position of CKRED field.
	LCD_L2CKCR_CKRED_Pos = 0x10
	// Bit mask of CKRED field.
	LCD_L2CKCR_CKRED_Msk = 0xff0000

	// L2PFCR: LTDC Layer Pixel Format Configuration Register
	// Position of PF field.
	LCD_L2PFCR_PF_Pos = 0x0
	// Bit mask of PF field.
	LCD_L2PFCR_PF_Msk = 0x7

	// L2CACR: LTDC Layer Constant Alpha Configuration Register
	// Position of CONSTA field.
	LCD_L2CACR_CONSTA_Pos = 0x0
	// Bit mask of CONSTA field.
	LCD_L2CACR_CONSTA_Msk = 0xff

	// L2DCCR: LTDC Layer Default Color Configuration Register
	// Position of DCBLUE field.
	LCD_L2DCCR_DCBLUE_Pos = 0x0
	// Bit mask of DCBLUE field.
	LCD_L2DCCR_DCBLUE_Msk = 0xff
	// Position of DCGREEN field.
	LCD_L2DCCR_DCGREEN_Pos = 0x8
	// Bit mask of DCGREEN field.
	LCD_L2DCCR_DCGREEN_Msk = 0xff00
	// Position of DCRED field.
	LCD_L2DCCR_DCRED_Pos = 0x10
	// Bit mask of DCRED field.
	LCD_L2DCCR_DCRED_Msk = 0xff0000
	// Position of DCALPHA field.
	LCD_L2DCCR_DCALPHA_Pos = 0x18
	// Bit mask of DCALPHA field.
	LCD_L2DCCR_DCALPHA_Msk = 0xff000000

	// L2BFCR: LTDC Layer Blending Factors Configuration Register
	// Position of BF2 field.
	LCD_L2BFCR_BF2_Pos = 0x0
	// Bit mask of BF2 field.
	LCD_L2BFCR_BF2_Msk = 0x7
	// Position of BF1 field.
	LCD_L2BFCR_BF1_Pos = 0x8
	// Bit mask of BF1 field.
	LCD_L2BFCR_BF1_Msk = 0x700

	// L2CFBAR: LTDC Layer Color Frame Buffer Address Register
	// Position of CFBADD field.
	LCD_L2CFBAR_CFBADD_Pos = 0x0
	// Bit mask of CFBADD field.
	LCD_L2CFBAR_CFBADD_Msk = 0xffffffff

	// L2CFBLR: LTDC Layer Color Frame Buffer Length Register
	// Position of CFBLL field.
	LCD_L2CFBLR_CFBLL_Pos = 0x0
	// Bit mask of CFBLL field.
	LCD_L2CFBLR_CFBLL_Msk = 0x1fff
	// Position of CFBP field.
	LCD_L2CFBLR_CFBP_Pos = 0x10
	// Bit mask of CFBP field.
	LCD_L2CFBLR_CFBP_Msk = 0x1fff0000

	// L2CFBLNR: LTDC Layer ColorFrame Buffer Line Number Register
	// Position of CFBLNBR field.
	LCD_L2CFBLNR_CFBLNBR_Pos = 0x0
	// Bit mask of CFBLNBR field.
	LCD_L2CFBLNR_CFBLNBR_Msk = 0x7ff

	// L2CLUTWR: LTDC Layerx CLUT Write Register
	// Position of BLUE field.
	LCD_L2CLUTWR_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	LCD_L2CLUTWR_BLUE_Msk = 0xff
	// Position of GREEN field.
	LCD_L2CLUTWR_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	LCD_L2CLUTWR_GREEN_Msk = 0xff00
	// Position of RED field.
	LCD_L2CLUTWR_RED_Pos = 0x10
	// Bit mask of RED field.
	LCD_L2CLUTWR_RED_Msk = 0xff0000
	// Position of CLUTADD field.
	LCD_L2CLUTWR_CLUTADD_Pos = 0x18
	// Bit mask of CLUTADD field.
	LCD_L2CLUTWR_CLUTADD_Msk = 0xff000000
)

// Bitfields for TSC: Touch sensing controller
const (
	// CR: control register
	// Position of CTPH field.
	TSC_CR_CTPH_Pos = 0x1c
	// Bit mask of CTPH field.
	TSC_CR_CTPH_Msk = 0xf0000000
	// Position of CTPL field.
	TSC_CR_CTPL_Pos = 0x18
	// Bit mask of CTPL field.
	TSC_CR_CTPL_Msk = 0xf000000
	// Position of SSD field.
	TSC_CR_SSD_Pos = 0x11
	// Bit mask of SSD field.
	TSC_CR_SSD_Msk = 0xfe0000
	// Position of SSE field.
	TSC_CR_SSE_Pos = 0x10
	// Bit mask of SSE field.
	TSC_CR_SSE_Msk = 0x10000
	// Bit SSE.
	TSC_CR_SSE = 0x10000
	// Position of SSPSC field.
	TSC_CR_SSPSC_Pos = 0xf
	// Bit mask of SSPSC field.
	TSC_CR_SSPSC_Msk = 0x8000
	// Bit SSPSC.
	TSC_CR_SSPSC = 0x8000
	// Position of PGPSC field.
	TSC_CR_PGPSC_Pos = 0xc
	// Bit mask of PGPSC field.
	TSC_CR_PGPSC_Msk = 0x7000
	// Position of MCV field.
	TSC_CR_MCV_Pos = 0x5
	// Bit mask of MCV field.
	TSC_CR_MCV_Msk = 0xe0
	// Position of IODEF field.
	TSC_CR_IODEF_Pos = 0x4
	// Bit mask of IODEF field.
	TSC_CR_IODEF_Msk = 0x10
	// Bit IODEF.
	TSC_CR_IODEF = 0x10
	// Position of SYNCPOL field.
	TSC_CR_SYNCPOL_Pos = 0x3
	// Bit mask of SYNCPOL field.
	TSC_CR_SYNCPOL_Msk = 0x8
	// Bit SYNCPOL.
	TSC_CR_SYNCPOL = 0x8
	// Position of AM field.
	TSC_CR_AM_Pos = 0x2
	// Bit mask of AM field.
	TSC_CR_AM_Msk = 0x4
	// Bit AM.
	TSC_CR_AM = 0x4
	// Position of START field.
	TSC_CR_START_Pos = 0x1
	// Bit mask of START field.
	TSC_CR_START_Msk = 0x2
	// Bit START.
	TSC_CR_START = 0x2
	// Position of TSCE field.
	TSC_CR_TSCE_Pos = 0x0
	// Bit mask of TSCE field.
	TSC_CR_TSCE_Msk = 0x1
	// Bit TSCE.
	TSC_CR_TSCE = 0x1

	// IER: interrupt enable register
	// Position of MCEIE field.
	TSC_IER_MCEIE_Pos = 0x1
	// Bit mask of MCEIE field.
	TSC_IER_MCEIE_Msk = 0x2
	// Bit MCEIE.
	TSC_IER_MCEIE = 0x2
	// Position of EOAIE field.
	TSC_IER_EOAIE_Pos = 0x0
	// Bit mask of EOAIE field.
	TSC_IER_EOAIE_Msk = 0x1
	// Bit EOAIE.
	TSC_IER_EOAIE = 0x1

	// ICR: interrupt clear register
	// Position of MCEIC field.
	TSC_ICR_MCEIC_Pos = 0x1
	// Bit mask of MCEIC field.
	TSC_ICR_MCEIC_Msk = 0x2
	// Bit MCEIC.
	TSC_ICR_MCEIC = 0x2
	// Position of EOAIC field.
	TSC_ICR_EOAIC_Pos = 0x0
	// Bit mask of EOAIC field.
	TSC_ICR_EOAIC_Msk = 0x1
	// Bit EOAIC.
	TSC_ICR_EOAIC = 0x1

	// ISR: interrupt status register
	// Position of MCEF field.
	TSC_ISR_MCEF_Pos = 0x1
	// Bit mask of MCEF field.
	TSC_ISR_MCEF_Msk = 0x2
	// Bit MCEF.
	TSC_ISR_MCEF = 0x2
	// Position of EOAF field.
	TSC_ISR_EOAF_Pos = 0x0
	// Bit mask of EOAF field.
	TSC_ISR_EOAF_Msk = 0x1
	// Bit EOAF.
	TSC_ISR_EOAF = 0x1

	// IOHCR: I/O hysteresis control register
	// Position of G8_IO4 field.
	TSC_IOHCR_G8_IO4_Pos = 0x1f
	// Bit mask of G8_IO4 field.
	TSC_IOHCR_G8_IO4_Msk = 0x80000000
	// Bit G8_IO4.
	TSC_IOHCR_G8_IO4 = 0x80000000
	// Position of G8_IO3 field.
	TSC_IOHCR_G8_IO3_Pos = 0x1e
	// Bit mask of G8_IO3 field.
	TSC_IOHCR_G8_IO3_Msk = 0x40000000
	// Bit G8_IO3.
	TSC_IOHCR_G8_IO3 = 0x40000000
	// Position of G8_IO2 field.
	TSC_IOHCR_G8_IO2_Pos = 0x1d
	// Bit mask of G8_IO2 field.
	TSC_IOHCR_G8_IO2_Msk = 0x20000000
	// Bit G8_IO2.
	TSC_IOHCR_G8_IO2 = 0x20000000
	// Position of G8_IO1 field.
	TSC_IOHCR_G8_IO1_Pos = 0x1c
	// Bit mask of G8_IO1 field.
	TSC_IOHCR_G8_IO1_Msk = 0x10000000
	// Bit G8_IO1.
	TSC_IOHCR_G8_IO1 = 0x10000000
	// Position of G7_IO4 field.
	TSC_IOHCR_G7_IO4_Pos = 0x1b
	// Bit mask of G7_IO4 field.
	TSC_IOHCR_G7_IO4_Msk = 0x8000000
	// Bit G7_IO4.
	TSC_IOHCR_G7_IO4 = 0x8000000
	// Position of G7_IO3 field.
	TSC_IOHCR_G7_IO3_Pos = 0x1a
	// Bit mask of G7_IO3 field.
	TSC_IOHCR_G7_IO3_Msk = 0x4000000
	// Bit G7_IO3.
	TSC_IOHCR_G7_IO3 = 0x4000000
	// Position of G7_IO2 field.
	TSC_IOHCR_G7_IO2_Pos = 0x19
	// Bit mask of G7_IO2 field.
	TSC_IOHCR_G7_IO2_Msk = 0x2000000
	// Bit G7_IO2.
	TSC_IOHCR_G7_IO2 = 0x2000000
	// Position of G7_IO1 field.
	TSC_IOHCR_G7_IO1_Pos = 0x18
	// Bit mask of G7_IO1 field.
	TSC_IOHCR_G7_IO1_Msk = 0x1000000
	// Bit G7_IO1.
	TSC_IOHCR_G7_IO1 = 0x1000000
	// Position of G6_IO4 field.
	TSC_IOHCR_G6_IO4_Pos = 0x17
	// Bit mask of G6_IO4 field.
	TSC_IOHCR_G6_IO4_Msk = 0x800000
	// Bit G6_IO4.
	TSC_IOHCR_G6_IO4 = 0x800000
	// Position of G6_IO3 field.
	TSC_IOHCR_G6_IO3_Pos = 0x16
	// Bit mask of G6_IO3 field.
	TSC_IOHCR_G6_IO3_Msk = 0x400000
	// Bit G6_IO3.
	TSC_IOHCR_G6_IO3 = 0x400000
	// Position of G6_IO2 field.
	TSC_IOHCR_G6_IO2_Pos = 0x15
	// Bit mask of G6_IO2 field.
	TSC_IOHCR_G6_IO2_Msk = 0x200000
	// Bit G6_IO2.
	TSC_IOHCR_G6_IO2 = 0x200000
	// Position of G6_IO1 field.
	TSC_IOHCR_G6_IO1_Pos = 0x14
	// Bit mask of G6_IO1 field.
	TSC_IOHCR_G6_IO1_Msk = 0x100000
	// Bit G6_IO1.
	TSC_IOHCR_G6_IO1 = 0x100000
	// Position of G5_IO4 field.
	TSC_IOHCR_G5_IO4_Pos = 0x13
	// Bit mask of G5_IO4 field.
	TSC_IOHCR_G5_IO4_Msk = 0x80000
	// Bit G5_IO4.
	TSC_IOHCR_G5_IO4 = 0x80000
	// Position of G5_IO3 field.
	TSC_IOHCR_G5_IO3_Pos = 0x12
	// Bit mask of G5_IO3 field.
	TSC_IOHCR_G5_IO3_Msk = 0x40000
	// Bit G5_IO3.
	TSC_IOHCR_G5_IO3 = 0x40000
	// Position of G5_IO2 field.
	TSC_IOHCR_G5_IO2_Pos = 0x11
	// Bit mask of G5_IO2 field.
	TSC_IOHCR_G5_IO2_Msk = 0x20000
	// Bit G5_IO2.
	TSC_IOHCR_G5_IO2 = 0x20000
	// Position of G5_IO1 field.
	TSC_IOHCR_G5_IO1_Pos = 0x10
	// Bit mask of G5_IO1 field.
	TSC_IOHCR_G5_IO1_Msk = 0x10000
	// Bit G5_IO1.
	TSC_IOHCR_G5_IO1 = 0x10000
	// Position of G4_IO4 field.
	TSC_IOHCR_G4_IO4_Pos = 0xf
	// Bit mask of G4_IO4 field.
	TSC_IOHCR_G4_IO4_Msk = 0x8000
	// Bit G4_IO4.
	TSC_IOHCR_G4_IO4 = 0x8000
	// Position of G4_IO3 field.
	TSC_IOHCR_G4_IO3_Pos = 0xe
	// Bit mask of G4_IO3 field.
	TSC_IOHCR_G4_IO3_Msk = 0x4000
	// Bit G4_IO3.
	TSC_IOHCR_G4_IO3 = 0x4000
	// Position of G4_IO2 field.
	TSC_IOHCR_G4_IO2_Pos = 0xd
	// Bit mask of G4_IO2 field.
	TSC_IOHCR_G4_IO2_Msk = 0x2000
	// Bit G4_IO2.
	TSC_IOHCR_G4_IO2 = 0x2000
	// Position of G4_IO1 field.
	TSC_IOHCR_G4_IO1_Pos = 0xc
	// Bit mask of G4_IO1 field.
	TSC_IOHCR_G4_IO1_Msk = 0x1000
	// Bit G4_IO1.
	TSC_IOHCR_G4_IO1 = 0x1000
	// Position of G3_IO4 field.
	TSC_IOHCR_G3_IO4_Pos = 0xb
	// Bit mask of G3_IO4 field.
	TSC_IOHCR_G3_IO4_Msk = 0x800
	// Bit G3_IO4.
	TSC_IOHCR_G3_IO4 = 0x800
	// Position of G3_IO3 field.
	TSC_IOHCR_G3_IO3_Pos = 0xa
	// Bit mask of G3_IO3 field.
	TSC_IOHCR_G3_IO3_Msk = 0x400
	// Bit G3_IO3.
	TSC_IOHCR_G3_IO3 = 0x400
	// Position of G3_IO2 field.
	TSC_IOHCR_G3_IO2_Pos = 0x9
	// Bit mask of G3_IO2 field.
	TSC_IOHCR_G3_IO2_Msk = 0x200
	// Bit G3_IO2.
	TSC_IOHCR_G3_IO2 = 0x200
	// Position of G3_IO1 field.
	TSC_IOHCR_G3_IO1_Pos = 0x8
	// Bit mask of G3_IO1 field.
	TSC_IOHCR_G3_IO1_Msk = 0x100
	// Bit G3_IO1.
	TSC_IOHCR_G3_IO1 = 0x100
	// Position of G2_IO4 field.
	TSC_IOHCR_G2_IO4_Pos = 0x7
	// Bit mask of G2_IO4 field.
	TSC_IOHCR_G2_IO4_Msk = 0x80
	// Bit G2_IO4.
	TSC_IOHCR_G2_IO4 = 0x80
	// Position of G2_IO3 field.
	TSC_IOHCR_G2_IO3_Pos = 0x6
	// Bit mask of G2_IO3 field.
	TSC_IOHCR_G2_IO3_Msk = 0x40
	// Bit G2_IO3.
	TSC_IOHCR_G2_IO3 = 0x40
	// Position of G2_IO2 field.
	TSC_IOHCR_G2_IO2_Pos = 0x5
	// Bit mask of G2_IO2 field.
	TSC_IOHCR_G2_IO2_Msk = 0x20
	// Bit G2_IO2.
	TSC_IOHCR_G2_IO2 = 0x20
	// Position of G2_IO1 field.
	TSC_IOHCR_G2_IO1_Pos = 0x4
	// Bit mask of G2_IO1 field.
	TSC_IOHCR_G2_IO1_Msk = 0x10
	// Bit G2_IO1.
	TSC_IOHCR_G2_IO1 = 0x10
	// Position of G1_IO4 field.
	TSC_IOHCR_G1_IO4_Pos = 0x3
	// Bit mask of G1_IO4 field.
	TSC_IOHCR_G1_IO4_Msk = 0x8
	// Bit G1_IO4.
	TSC_IOHCR_G1_IO4 = 0x8
	// Position of G1_IO3 field.
	TSC_IOHCR_G1_IO3_Pos = 0x2
	// Bit mask of G1_IO3 field.
	TSC_IOHCR_G1_IO3_Msk = 0x4
	// Bit G1_IO3.
	TSC_IOHCR_G1_IO3 = 0x4
	// Position of G1_IO2 field.
	TSC_IOHCR_G1_IO2_Pos = 0x1
	// Bit mask of G1_IO2 field.
	TSC_IOHCR_G1_IO2_Msk = 0x2
	// Bit G1_IO2.
	TSC_IOHCR_G1_IO2 = 0x2
	// Position of G1_IO1 field.
	TSC_IOHCR_G1_IO1_Pos = 0x0
	// Bit mask of G1_IO1 field.
	TSC_IOHCR_G1_IO1_Msk = 0x1
	// Bit G1_IO1.
	TSC_IOHCR_G1_IO1 = 0x1

	// IOASCR: I/O analog switch control register
	// Position of G8_IO4 field.
	TSC_IOASCR_G8_IO4_Pos = 0x1f
	// Bit mask of G8_IO4 field.
	TSC_IOASCR_G8_IO4_Msk = 0x80000000
	// Bit G8_IO4.
	TSC_IOASCR_G8_IO4 = 0x80000000
	// Position of G8_IO3 field.
	TSC_IOASCR_G8_IO3_Pos = 0x1e
	// Bit mask of G8_IO3 field.
	TSC_IOASCR_G8_IO3_Msk = 0x40000000
	// Bit G8_IO3.
	TSC_IOASCR_G8_IO3 = 0x40000000
	// Position of G8_IO2 field.
	TSC_IOASCR_G8_IO2_Pos = 0x1d
	// Bit mask of G8_IO2 field.
	TSC_IOASCR_G8_IO2_Msk = 0x20000000
	// Bit G8_IO2.
	TSC_IOASCR_G8_IO2 = 0x20000000
	// Position of G8_IO1 field.
	TSC_IOASCR_G8_IO1_Pos = 0x1c
	// Bit mask of G8_IO1 field.
	TSC_IOASCR_G8_IO1_Msk = 0x10000000
	// Bit G8_IO1.
	TSC_IOASCR_G8_IO1 = 0x10000000
	// Position of G7_IO4 field.
	TSC_IOASCR_G7_IO4_Pos = 0x1b
	// Bit mask of G7_IO4 field.
	TSC_IOASCR_G7_IO4_Msk = 0x8000000
	// Bit G7_IO4.
	TSC_IOASCR_G7_IO4 = 0x8000000
	// Position of G7_IO3 field.
	TSC_IOASCR_G7_IO3_Pos = 0x1a
	// Bit mask of G7_IO3 field.
	TSC_IOASCR_G7_IO3_Msk = 0x4000000
	// Bit G7_IO3.
	TSC_IOASCR_G7_IO3 = 0x4000000
	// Position of G7_IO2 field.
	TSC_IOASCR_G7_IO2_Pos = 0x19
	// Bit mask of G7_IO2 field.
	TSC_IOASCR_G7_IO2_Msk = 0x2000000
	// Bit G7_IO2.
	TSC_IOASCR_G7_IO2 = 0x2000000
	// Position of G7_IO1 field.
	TSC_IOASCR_G7_IO1_Pos = 0x18
	// Bit mask of G7_IO1 field.
	TSC_IOASCR_G7_IO1_Msk = 0x1000000
	// Bit G7_IO1.
	TSC_IOASCR_G7_IO1 = 0x1000000
	// Position of G6_IO4 field.
	TSC_IOASCR_G6_IO4_Pos = 0x17
	// Bit mask of G6_IO4 field.
	TSC_IOASCR_G6_IO4_Msk = 0x800000
	// Bit G6_IO4.
	TSC_IOASCR_G6_IO4 = 0x800000
	// Position of G6_IO3 field.
	TSC_IOASCR_G6_IO3_Pos = 0x16
	// Bit mask of G6_IO3 field.
	TSC_IOASCR_G6_IO3_Msk = 0x400000
	// Bit G6_IO3.
	TSC_IOASCR_G6_IO3 = 0x400000
	// Position of G6_IO2 field.
	TSC_IOASCR_G6_IO2_Pos = 0x15
	// Bit mask of G6_IO2 field.
	TSC_IOASCR_G6_IO2_Msk = 0x200000
	// Bit G6_IO2.
	TSC_IOASCR_G6_IO2 = 0x200000
	// Position of G6_IO1 field.
	TSC_IOASCR_G6_IO1_Pos = 0x14
	// Bit mask of G6_IO1 field.
	TSC_IOASCR_G6_IO1_Msk = 0x100000
	// Bit G6_IO1.
	TSC_IOASCR_G6_IO1 = 0x100000
	// Position of G5_IO4 field.
	TSC_IOASCR_G5_IO4_Pos = 0x13
	// Bit mask of G5_IO4 field.
	TSC_IOASCR_G5_IO4_Msk = 0x80000
	// Bit G5_IO4.
	TSC_IOASCR_G5_IO4 = 0x80000
	// Position of G5_IO3 field.
	TSC_IOASCR_G5_IO3_Pos = 0x12
	// Bit mask of G5_IO3 field.
	TSC_IOASCR_G5_IO3_Msk = 0x40000
	// Bit G5_IO3.
	TSC_IOASCR_G5_IO3 = 0x40000
	// Position of G5_IO2 field.
	TSC_IOASCR_G5_IO2_Pos = 0x11
	// Bit mask of G5_IO2 field.
	TSC_IOASCR_G5_IO2_Msk = 0x20000
	// Bit G5_IO2.
	TSC_IOASCR_G5_IO2 = 0x20000
	// Position of G5_IO1 field.
	TSC_IOASCR_G5_IO1_Pos = 0x10
	// Bit mask of G5_IO1 field.
	TSC_IOASCR_G5_IO1_Msk = 0x10000
	// Bit G5_IO1.
	TSC_IOASCR_G5_IO1 = 0x10000
	// Position of G4_IO4 field.
	TSC_IOASCR_G4_IO4_Pos = 0xf
	// Bit mask of G4_IO4 field.
	TSC_IOASCR_G4_IO4_Msk = 0x8000
	// Bit G4_IO4.
	TSC_IOASCR_G4_IO4 = 0x8000
	// Position of G4_IO3 field.
	TSC_IOASCR_G4_IO3_Pos = 0xe
	// Bit mask of G4_IO3 field.
	TSC_IOASCR_G4_IO3_Msk = 0x4000
	// Bit G4_IO3.
	TSC_IOASCR_G4_IO3 = 0x4000
	// Position of G4_IO2 field.
	TSC_IOASCR_G4_IO2_Pos = 0xd
	// Bit mask of G4_IO2 field.
	TSC_IOASCR_G4_IO2_Msk = 0x2000
	// Bit G4_IO2.
	TSC_IOASCR_G4_IO2 = 0x2000
	// Position of G4_IO1 field.
	TSC_IOASCR_G4_IO1_Pos = 0xc
	// Bit mask of G4_IO1 field.
	TSC_IOASCR_G4_IO1_Msk = 0x1000
	// Bit G4_IO1.
	TSC_IOASCR_G4_IO1 = 0x1000
	// Position of G3_IO4 field.
	TSC_IOASCR_G3_IO4_Pos = 0xb
	// Bit mask of G3_IO4 field.
	TSC_IOASCR_G3_IO4_Msk = 0x800
	// Bit G3_IO4.
	TSC_IOASCR_G3_IO4 = 0x800
	// Position of G3_IO3 field.
	TSC_IOASCR_G3_IO3_Pos = 0xa
	// Bit mask of G3_IO3 field.
	TSC_IOASCR_G3_IO3_Msk = 0x400
	// Bit G3_IO3.
	TSC_IOASCR_G3_IO3 = 0x400
	// Position of G3_IO2 field.
	TSC_IOASCR_G3_IO2_Pos = 0x9
	// Bit mask of G3_IO2 field.
	TSC_IOASCR_G3_IO2_Msk = 0x200
	// Bit G3_IO2.
	TSC_IOASCR_G3_IO2 = 0x200
	// Position of G3_IO1 field.
	TSC_IOASCR_G3_IO1_Pos = 0x8
	// Bit mask of G3_IO1 field.
	TSC_IOASCR_G3_IO1_Msk = 0x100
	// Bit G3_IO1.
	TSC_IOASCR_G3_IO1 = 0x100
	// Position of G2_IO4 field.
	TSC_IOASCR_G2_IO4_Pos = 0x7
	// Bit mask of G2_IO4 field.
	TSC_IOASCR_G2_IO4_Msk = 0x80
	// Bit G2_IO4.
	TSC_IOASCR_G2_IO4 = 0x80
	// Position of G2_IO3 field.
	TSC_IOASCR_G2_IO3_Pos = 0x6
	// Bit mask of G2_IO3 field.
	TSC_IOASCR_G2_IO3_Msk = 0x40
	// Bit G2_IO3.
	TSC_IOASCR_G2_IO3 = 0x40
	// Position of G2_IO2 field.
	TSC_IOASCR_G2_IO2_Pos = 0x5
	// Bit mask of G2_IO2 field.
	TSC_IOASCR_G2_IO2_Msk = 0x20
	// Bit G2_IO2.
	TSC_IOASCR_G2_IO2 = 0x20
	// Position of G2_IO1 field.
	TSC_IOASCR_G2_IO1_Pos = 0x4
	// Bit mask of G2_IO1 field.
	TSC_IOASCR_G2_IO1_Msk = 0x10
	// Bit G2_IO1.
	TSC_IOASCR_G2_IO1 = 0x10
	// Position of G1_IO4 field.
	TSC_IOASCR_G1_IO4_Pos = 0x3
	// Bit mask of G1_IO4 field.
	TSC_IOASCR_G1_IO4_Msk = 0x8
	// Bit G1_IO4.
	TSC_IOASCR_G1_IO4 = 0x8
	// Position of G1_IO3 field.
	TSC_IOASCR_G1_IO3_Pos = 0x2
	// Bit mask of G1_IO3 field.
	TSC_IOASCR_G1_IO3_Msk = 0x4
	// Bit G1_IO3.
	TSC_IOASCR_G1_IO3 = 0x4
	// Position of G1_IO2 field.
	TSC_IOASCR_G1_IO2_Pos = 0x1
	// Bit mask of G1_IO2 field.
	TSC_IOASCR_G1_IO2_Msk = 0x2
	// Bit G1_IO2.
	TSC_IOASCR_G1_IO2 = 0x2
	// Position of G1_IO1 field.
	TSC_IOASCR_G1_IO1_Pos = 0x0
	// Bit mask of G1_IO1 field.
	TSC_IOASCR_G1_IO1_Msk = 0x1
	// Bit G1_IO1.
	TSC_IOASCR_G1_IO1 = 0x1

	// IOSCR: I/O sampling control register
	// Position of G8_IO4 field.
	TSC_IOSCR_G8_IO4_Pos = 0x1f
	// Bit mask of G8_IO4 field.
	TSC_IOSCR_G8_IO4_Msk = 0x80000000
	// Bit G8_IO4.
	TSC_IOSCR_G8_IO4 = 0x80000000
	// Position of G8_IO3 field.
	TSC_IOSCR_G8_IO3_Pos = 0x1e
	// Bit mask of G8_IO3 field.
	TSC_IOSCR_G8_IO3_Msk = 0x40000000
	// Bit G8_IO3.
	TSC_IOSCR_G8_IO3 = 0x40000000
	// Position of G8_IO2 field.
	TSC_IOSCR_G8_IO2_Pos = 0x1d
	// Bit mask of G8_IO2 field.
	TSC_IOSCR_G8_IO2_Msk = 0x20000000
	// Bit G8_IO2.
	TSC_IOSCR_G8_IO2 = 0x20000000
	// Position of G8_IO1 field.
	TSC_IOSCR_G8_IO1_Pos = 0x1c
	// Bit mask of G8_IO1 field.
	TSC_IOSCR_G8_IO1_Msk = 0x10000000
	// Bit G8_IO1.
	TSC_IOSCR_G8_IO1 = 0x10000000
	// Position of G7_IO4 field.
	TSC_IOSCR_G7_IO4_Pos = 0x1b
	// Bit mask of G7_IO4 field.
	TSC_IOSCR_G7_IO4_Msk = 0x8000000
	// Bit G7_IO4.
	TSC_IOSCR_G7_IO4 = 0x8000000
	// Position of G7_IO3 field.
	TSC_IOSCR_G7_IO3_Pos = 0x1a
	// Bit mask of G7_IO3 field.
	TSC_IOSCR_G7_IO3_Msk = 0x4000000
	// Bit G7_IO3.
	TSC_IOSCR_G7_IO3 = 0x4000000
	// Position of G7_IO2 field.
	TSC_IOSCR_G7_IO2_Pos = 0x19
	// Bit mask of G7_IO2 field.
	TSC_IOSCR_G7_IO2_Msk = 0x2000000
	// Bit G7_IO2.
	TSC_IOSCR_G7_IO2 = 0x2000000
	// Position of G7_IO1 field.
	TSC_IOSCR_G7_IO1_Pos = 0x18
	// Bit mask of G7_IO1 field.
	TSC_IOSCR_G7_IO1_Msk = 0x1000000
	// Bit G7_IO1.
	TSC_IOSCR_G7_IO1 = 0x1000000
	// Position of G6_IO4 field.
	TSC_IOSCR_G6_IO4_Pos = 0x17
	// Bit mask of G6_IO4 field.
	TSC_IOSCR_G6_IO4_Msk = 0x800000
	// Bit G6_IO4.
	TSC_IOSCR_G6_IO4 = 0x800000
	// Position of G6_IO3 field.
	TSC_IOSCR_G6_IO3_Pos = 0x16
	// Bit mask of G6_IO3 field.
	TSC_IOSCR_G6_IO3_Msk = 0x400000
	// Bit G6_IO3.
	TSC_IOSCR_G6_IO3 = 0x400000
	// Position of G6_IO2 field.
	TSC_IOSCR_G6_IO2_Pos = 0x15
	// Bit mask of G6_IO2 field.
	TSC_IOSCR_G6_IO2_Msk = 0x200000
	// Bit G6_IO2.
	TSC_IOSCR_G6_IO2 = 0x200000
	// Position of G6_IO1 field.
	TSC_IOSCR_G6_IO1_Pos = 0x14
	// Bit mask of G6_IO1 field.
	TSC_IOSCR_G6_IO1_Msk = 0x100000
	// Bit G6_IO1.
	TSC_IOSCR_G6_IO1 = 0x100000
	// Position of G5_IO4 field.
	TSC_IOSCR_G5_IO4_Pos = 0x13
	// Bit mask of G5_IO4 field.
	TSC_IOSCR_G5_IO4_Msk = 0x80000
	// Bit G5_IO4.
	TSC_IOSCR_G5_IO4 = 0x80000
	// Position of G5_IO3 field.
	TSC_IOSCR_G5_IO3_Pos = 0x12
	// Bit mask of G5_IO3 field.
	TSC_IOSCR_G5_IO3_Msk = 0x40000
	// Bit G5_IO3.
	TSC_IOSCR_G5_IO3 = 0x40000
	// Position of G5_IO2 field.
	TSC_IOSCR_G5_IO2_Pos = 0x11
	// Bit mask of G5_IO2 field.
	TSC_IOSCR_G5_IO2_Msk = 0x20000
	// Bit G5_IO2.
	TSC_IOSCR_G5_IO2 = 0x20000
	// Position of G5_IO1 field.
	TSC_IOSCR_G5_IO1_Pos = 0x10
	// Bit mask of G5_IO1 field.
	TSC_IOSCR_G5_IO1_Msk = 0x10000
	// Bit G5_IO1.
	TSC_IOSCR_G5_IO1 = 0x10000
	// Position of G4_IO4 field.
	TSC_IOSCR_G4_IO4_Pos = 0xf
	// Bit mask of G4_IO4 field.
	TSC_IOSCR_G4_IO4_Msk = 0x8000
	// Bit G4_IO4.
	TSC_IOSCR_G4_IO4 = 0x8000
	// Position of G4_IO3 field.
	TSC_IOSCR_G4_IO3_Pos = 0xe
	// Bit mask of G4_IO3 field.
	TSC_IOSCR_G4_IO3_Msk = 0x4000
	// Bit G4_IO3.
	TSC_IOSCR_G4_IO3 = 0x4000
	// Position of G4_IO2 field.
	TSC_IOSCR_G4_IO2_Pos = 0xd
	// Bit mask of G4_IO2 field.
	TSC_IOSCR_G4_IO2_Msk = 0x2000
	// Bit G4_IO2.
	TSC_IOSCR_G4_IO2 = 0x2000
	// Position of G4_IO1 field.
	TSC_IOSCR_G4_IO1_Pos = 0xc
	// Bit mask of G4_IO1 field.
	TSC_IOSCR_G4_IO1_Msk = 0x1000
	// Bit G4_IO1.
	TSC_IOSCR_G4_IO1 = 0x1000
	// Position of G3_IO4 field.
	TSC_IOSCR_G3_IO4_Pos = 0xb
	// Bit mask of G3_IO4 field.
	TSC_IOSCR_G3_IO4_Msk = 0x800
	// Bit G3_IO4.
	TSC_IOSCR_G3_IO4 = 0x800
	// Position of G3_IO3 field.
	TSC_IOSCR_G3_IO3_Pos = 0xa
	// Bit mask of G3_IO3 field.
	TSC_IOSCR_G3_IO3_Msk = 0x400
	// Bit G3_IO3.
	TSC_IOSCR_G3_IO3 = 0x400
	// Position of G3_IO2 field.
	TSC_IOSCR_G3_IO2_Pos = 0x9
	// Bit mask of G3_IO2 field.
	TSC_IOSCR_G3_IO2_Msk = 0x200
	// Bit G3_IO2.
	TSC_IOSCR_G3_IO2 = 0x200
	// Position of G3_IO1 field.
	TSC_IOSCR_G3_IO1_Pos = 0x8
	// Bit mask of G3_IO1 field.
	TSC_IOSCR_G3_IO1_Msk = 0x100
	// Bit G3_IO1.
	TSC_IOSCR_G3_IO1 = 0x100
	// Position of G2_IO4 field.
	TSC_IOSCR_G2_IO4_Pos = 0x7
	// Bit mask of G2_IO4 field.
	TSC_IOSCR_G2_IO4_Msk = 0x80
	// Bit G2_IO4.
	TSC_IOSCR_G2_IO4 = 0x80
	// Position of G2_IO3 field.
	TSC_IOSCR_G2_IO3_Pos = 0x6
	// Bit mask of G2_IO3 field.
	TSC_IOSCR_G2_IO3_Msk = 0x40
	// Bit G2_IO3.
	TSC_IOSCR_G2_IO3 = 0x40
	// Position of G2_IO2 field.
	TSC_IOSCR_G2_IO2_Pos = 0x5
	// Bit mask of G2_IO2 field.
	TSC_IOSCR_G2_IO2_Msk = 0x20
	// Bit G2_IO2.
	TSC_IOSCR_G2_IO2 = 0x20
	// Position of G2_IO1 field.
	TSC_IOSCR_G2_IO1_Pos = 0x4
	// Bit mask of G2_IO1 field.
	TSC_IOSCR_G2_IO1_Msk = 0x10
	// Bit G2_IO1.
	TSC_IOSCR_G2_IO1 = 0x10
	// Position of G1_IO4 field.
	TSC_IOSCR_G1_IO4_Pos = 0x3
	// Bit mask of G1_IO4 field.
	TSC_IOSCR_G1_IO4_Msk = 0x8
	// Bit G1_IO4.
	TSC_IOSCR_G1_IO4 = 0x8
	// Position of G1_IO3 field.
	TSC_IOSCR_G1_IO3_Pos = 0x2
	// Bit mask of G1_IO3 field.
	TSC_IOSCR_G1_IO3_Msk = 0x4
	// Bit G1_IO3.
	TSC_IOSCR_G1_IO3 = 0x4
	// Position of G1_IO2 field.
	TSC_IOSCR_G1_IO2_Pos = 0x1
	// Bit mask of G1_IO2 field.
	TSC_IOSCR_G1_IO2_Msk = 0x2
	// Bit G1_IO2.
	TSC_IOSCR_G1_IO2 = 0x2
	// Position of G1_IO1 field.
	TSC_IOSCR_G1_IO1_Pos = 0x0
	// Bit mask of G1_IO1 field.
	TSC_IOSCR_G1_IO1_Msk = 0x1
	// Bit G1_IO1.
	TSC_IOSCR_G1_IO1 = 0x1

	// IOCCR: I/O channel control register
	// Position of G8_IO4 field.
	TSC_IOCCR_G8_IO4_Pos = 0x1f
	// Bit mask of G8_IO4 field.
	TSC_IOCCR_G8_IO4_Msk = 0x80000000
	// Bit G8_IO4.
	TSC_IOCCR_G8_IO4 = 0x80000000
	// Position of G8_IO3 field.
	TSC_IOCCR_G8_IO3_Pos = 0x1e
	// Bit mask of G8_IO3 field.
	TSC_IOCCR_G8_IO3_Msk = 0x40000000
	// Bit G8_IO3.
	TSC_IOCCR_G8_IO3 = 0x40000000
	// Position of G8_IO2 field.
	TSC_IOCCR_G8_IO2_Pos = 0x1d
	// Bit mask of G8_IO2 field.
	TSC_IOCCR_G8_IO2_Msk = 0x20000000
	// Bit G8_IO2.
	TSC_IOCCR_G8_IO2 = 0x20000000
	// Position of G8_IO1 field.
	TSC_IOCCR_G8_IO1_Pos = 0x1c
	// Bit mask of G8_IO1 field.
	TSC_IOCCR_G8_IO1_Msk = 0x10000000
	// Bit G8_IO1.
	TSC_IOCCR_G8_IO1 = 0x10000000
	// Position of G7_IO4 field.
	TSC_IOCCR_G7_IO4_Pos = 0x1b
	// Bit mask of G7_IO4 field.
	TSC_IOCCR_G7_IO4_Msk = 0x8000000
	// Bit G7_IO4.
	TSC_IOCCR_G7_IO4 = 0x8000000
	// Position of G7_IO3 field.
	TSC_IOCCR_G7_IO3_Pos = 0x1a
	// Bit mask of G7_IO3 field.
	TSC_IOCCR_G7_IO3_Msk = 0x4000000
	// Bit G7_IO3.
	TSC_IOCCR_G7_IO3 = 0x4000000
	// Position of G7_IO2 field.
	TSC_IOCCR_G7_IO2_Pos = 0x19
	// Bit mask of G7_IO2 field.
	TSC_IOCCR_G7_IO2_Msk = 0x2000000
	// Bit G7_IO2.
	TSC_IOCCR_G7_IO2 = 0x2000000
	// Position of G7_IO1 field.
	TSC_IOCCR_G7_IO1_Pos = 0x18
	// Bit mask of G7_IO1 field.
	TSC_IOCCR_G7_IO1_Msk = 0x1000000
	// Bit G7_IO1.
	TSC_IOCCR_G7_IO1 = 0x1000000
	// Position of G6_IO4 field.
	TSC_IOCCR_G6_IO4_Pos = 0x17
	// Bit mask of G6_IO4 field.
	TSC_IOCCR_G6_IO4_Msk = 0x800000
	// Bit G6_IO4.
	TSC_IOCCR_G6_IO4 = 0x800000
	// Position of G6_IO3 field.
	TSC_IOCCR_G6_IO3_Pos = 0x16
	// Bit mask of G6_IO3 field.
	TSC_IOCCR_G6_IO3_Msk = 0x400000
	// Bit G6_IO3.
	TSC_IOCCR_G6_IO3 = 0x400000
	// Position of G6_IO2 field.
	TSC_IOCCR_G6_IO2_Pos = 0x15
	// Bit mask of G6_IO2 field.
	TSC_IOCCR_G6_IO2_Msk = 0x200000
	// Bit G6_IO2.
	TSC_IOCCR_G6_IO2 = 0x200000
	// Position of G6_IO1 field.
	TSC_IOCCR_G6_IO1_Pos = 0x14
	// Bit mask of G6_IO1 field.
	TSC_IOCCR_G6_IO1_Msk = 0x100000
	// Bit G6_IO1.
	TSC_IOCCR_G6_IO1 = 0x100000
	// Position of G5_IO4 field.
	TSC_IOCCR_G5_IO4_Pos = 0x13
	// Bit mask of G5_IO4 field.
	TSC_IOCCR_G5_IO4_Msk = 0x80000
	// Bit G5_IO4.
	TSC_IOCCR_G5_IO4 = 0x80000
	// Position of G5_IO3 field.
	TSC_IOCCR_G5_IO3_Pos = 0x12
	// Bit mask of G5_IO3 field.
	TSC_IOCCR_G5_IO3_Msk = 0x40000
	// Bit G5_IO3.
	TSC_IOCCR_G5_IO3 = 0x40000
	// Position of G5_IO2 field.
	TSC_IOCCR_G5_IO2_Pos = 0x11
	// Bit mask of G5_IO2 field.
	TSC_IOCCR_G5_IO2_Msk = 0x20000
	// Bit G5_IO2.
	TSC_IOCCR_G5_IO2 = 0x20000
	// Position of G5_IO1 field.
	TSC_IOCCR_G5_IO1_Pos = 0x10
	// Bit mask of G5_IO1 field.
	TSC_IOCCR_G5_IO1_Msk = 0x10000
	// Bit G5_IO1.
	TSC_IOCCR_G5_IO1 = 0x10000
	// Position of G4_IO4 field.
	TSC_IOCCR_G4_IO4_Pos = 0xf
	// Bit mask of G4_IO4 field.
	TSC_IOCCR_G4_IO4_Msk = 0x8000
	// Bit G4_IO4.
	TSC_IOCCR_G4_IO4 = 0x8000
	// Position of G4_IO3 field.
	TSC_IOCCR_G4_IO3_Pos = 0xe
	// Bit mask of G4_IO3 field.
	TSC_IOCCR_G4_IO3_Msk = 0x4000
	// Bit G4_IO3.
	TSC_IOCCR_G4_IO3 = 0x4000
	// Position of G4_IO2 field.
	TSC_IOCCR_G4_IO2_Pos = 0xd
	// Bit mask of G4_IO2 field.
	TSC_IOCCR_G4_IO2_Msk = 0x2000
	// Bit G4_IO2.
	TSC_IOCCR_G4_IO2 = 0x2000
	// Position of G4_IO1 field.
	TSC_IOCCR_G4_IO1_Pos = 0xc
	// Bit mask of G4_IO1 field.
	TSC_IOCCR_G4_IO1_Msk = 0x1000
	// Bit G4_IO1.
	TSC_IOCCR_G4_IO1 = 0x1000
	// Position of G3_IO4 field.
	TSC_IOCCR_G3_IO4_Pos = 0xb
	// Bit mask of G3_IO4 field.
	TSC_IOCCR_G3_IO4_Msk = 0x800
	// Bit G3_IO4.
	TSC_IOCCR_G3_IO4 = 0x800
	// Position of G3_IO3 field.
	TSC_IOCCR_G3_IO3_Pos = 0xa
	// Bit mask of G3_IO3 field.
	TSC_IOCCR_G3_IO3_Msk = 0x400
	// Bit G3_IO3.
	TSC_IOCCR_G3_IO3 = 0x400
	// Position of G3_IO2 field.
	TSC_IOCCR_G3_IO2_Pos = 0x9
	// Bit mask of G3_IO2 field.
	TSC_IOCCR_G3_IO2_Msk = 0x200
	// Bit G3_IO2.
	TSC_IOCCR_G3_IO2 = 0x200
	// Position of G3_IO1 field.
	TSC_IOCCR_G3_IO1_Pos = 0x8
	// Bit mask of G3_IO1 field.
	TSC_IOCCR_G3_IO1_Msk = 0x100
	// Bit G3_IO1.
	TSC_IOCCR_G3_IO1 = 0x100
	// Position of G2_IO4 field.
	TSC_IOCCR_G2_IO4_Pos = 0x7
	// Bit mask of G2_IO4 field.
	TSC_IOCCR_G2_IO4_Msk = 0x80
	// Bit G2_IO4.
	TSC_IOCCR_G2_IO4 = 0x80
	// Position of G2_IO3 field.
	TSC_IOCCR_G2_IO3_Pos = 0x6
	// Bit mask of G2_IO3 field.
	TSC_IOCCR_G2_IO3_Msk = 0x40
	// Bit G2_IO3.
	TSC_IOCCR_G2_IO3 = 0x40
	// Position of G2_IO2 field.
	TSC_IOCCR_G2_IO2_Pos = 0x5
	// Bit mask of G2_IO2 field.
	TSC_IOCCR_G2_IO2_Msk = 0x20
	// Bit G2_IO2.
	TSC_IOCCR_G2_IO2 = 0x20
	// Position of G2_IO1 field.
	TSC_IOCCR_G2_IO1_Pos = 0x4
	// Bit mask of G2_IO1 field.
	TSC_IOCCR_G2_IO1_Msk = 0x10
	// Bit G2_IO1.
	TSC_IOCCR_G2_IO1 = 0x10
	// Position of G1_IO4 field.
	TSC_IOCCR_G1_IO4_Pos = 0x3
	// Bit mask of G1_IO4 field.
	TSC_IOCCR_G1_IO4_Msk = 0x8
	// Bit G1_IO4.
	TSC_IOCCR_G1_IO4 = 0x8
	// Position of G1_IO3 field.
	TSC_IOCCR_G1_IO3_Pos = 0x2
	// Bit mask of G1_IO3 field.
	TSC_IOCCR_G1_IO3_Msk = 0x4
	// Bit G1_IO3.
	TSC_IOCCR_G1_IO3 = 0x4
	// Position of G1_IO2 field.
	TSC_IOCCR_G1_IO2_Pos = 0x1
	// Bit mask of G1_IO2 field.
	TSC_IOCCR_G1_IO2_Msk = 0x2
	// Bit G1_IO2.
	TSC_IOCCR_G1_IO2 = 0x2
	// Position of G1_IO1 field.
	TSC_IOCCR_G1_IO1_Pos = 0x0
	// Bit mask of G1_IO1 field.
	TSC_IOCCR_G1_IO1_Msk = 0x1
	// Bit G1_IO1.
	TSC_IOCCR_G1_IO1 = 0x1

	// IOGCSR: I/O group control status register
	// Position of G8S field.
	TSC_IOGCSR_G8S_Pos = 0x17
	// Bit mask of G8S field.
	TSC_IOGCSR_G8S_Msk = 0x800000
	// Bit G8S.
	TSC_IOGCSR_G8S = 0x800000
	// Position of G7S field.
	TSC_IOGCSR_G7S_Pos = 0x16
	// Bit mask of G7S field.
	TSC_IOGCSR_G7S_Msk = 0x400000
	// Bit G7S.
	TSC_IOGCSR_G7S = 0x400000
	// Position of G6S field.
	TSC_IOGCSR_G6S_Pos = 0x15
	// Bit mask of G6S field.
	TSC_IOGCSR_G6S_Msk = 0x200000
	// Bit G6S.
	TSC_IOGCSR_G6S = 0x200000
	// Position of G5S field.
	TSC_IOGCSR_G5S_Pos = 0x14
	// Bit mask of G5S field.
	TSC_IOGCSR_G5S_Msk = 0x100000
	// Bit G5S.
	TSC_IOGCSR_G5S = 0x100000
	// Position of G4S field.
	TSC_IOGCSR_G4S_Pos = 0x13
	// Bit mask of G4S field.
	TSC_IOGCSR_G4S_Msk = 0x80000
	// Bit G4S.
	TSC_IOGCSR_G4S = 0x80000
	// Position of G3S field.
	TSC_IOGCSR_G3S_Pos = 0x12
	// Bit mask of G3S field.
	TSC_IOGCSR_G3S_Msk = 0x40000
	// Bit G3S.
	TSC_IOGCSR_G3S = 0x40000
	// Position of G2S field.
	TSC_IOGCSR_G2S_Pos = 0x11
	// Bit mask of G2S field.
	TSC_IOGCSR_G2S_Msk = 0x20000
	// Bit G2S.
	TSC_IOGCSR_G2S = 0x20000
	// Position of G1S field.
	TSC_IOGCSR_G1S_Pos = 0x10
	// Bit mask of G1S field.
	TSC_IOGCSR_G1S_Msk = 0x10000
	// Bit G1S.
	TSC_IOGCSR_G1S = 0x10000
	// Position of G8E field.
	TSC_IOGCSR_G8E_Pos = 0x7
	// Bit mask of G8E field.
	TSC_IOGCSR_G8E_Msk = 0x80
	// Bit G8E.
	TSC_IOGCSR_G8E = 0x80
	// Position of G7E field.
	TSC_IOGCSR_G7E_Pos = 0x6
	// Bit mask of G7E field.
	TSC_IOGCSR_G7E_Msk = 0x40
	// Bit G7E.
	TSC_IOGCSR_G7E = 0x40
	// Position of G6E field.
	TSC_IOGCSR_G6E_Pos = 0x5
	// Bit mask of G6E field.
	TSC_IOGCSR_G6E_Msk = 0x20
	// Bit G6E.
	TSC_IOGCSR_G6E = 0x20
	// Position of G5E field.
	TSC_IOGCSR_G5E_Pos = 0x4
	// Bit mask of G5E field.
	TSC_IOGCSR_G5E_Msk = 0x10
	// Bit G5E.
	TSC_IOGCSR_G5E = 0x10
	// Position of G4E field.
	TSC_IOGCSR_G4E_Pos = 0x3
	// Bit mask of G4E field.
	TSC_IOGCSR_G4E_Msk = 0x8
	// Bit G4E.
	TSC_IOGCSR_G4E = 0x8
	// Position of G3E field.
	TSC_IOGCSR_G3E_Pos = 0x2
	// Bit mask of G3E field.
	TSC_IOGCSR_G3E_Msk = 0x4
	// Bit G3E.
	TSC_IOGCSR_G3E = 0x4
	// Position of G2E field.
	TSC_IOGCSR_G2E_Pos = 0x1
	// Bit mask of G2E field.
	TSC_IOGCSR_G2E_Msk = 0x2
	// Bit G2E.
	TSC_IOGCSR_G2E = 0x2
	// Position of G1E field.
	TSC_IOGCSR_G1E_Pos = 0x0
	// Bit mask of G1E field.
	TSC_IOGCSR_G1E_Msk = 0x1
	// Bit G1E.
	TSC_IOGCSR_G1E = 0x1

	// IOG1CR: I/O group x counter register
	// Position of CNT field.
	TSC_IOGCR_CNT_Pos = 0x0
	// Bit mask of CNT field.
	TSC_IOGCR_CNT_Msk = 0x3fff
)

// Bitfields for IWDG: Independent watchdog
const (
	// KR: Key register
	// Position of KEY field.
	IWDG_KR_KEY_Pos = 0x0
	// Bit mask of KEY field.
	IWDG_KR_KEY_Msk = 0xffff
	// Enable access to PR, RLR and WINR registers (0x5555)
	IWDG_KR_KEY_Enable = 0x5555
	// Reset the watchdog value (0xAAAA)
	IWDG_KR_KEY_Reset = 0xaaaa
	// Start the watchdog (0xCCCC)
	IWDG_KR_KEY_Start = 0xcccc

	// PR: Prescaler register
	// Position of PR field.
	IWDG_PR_PR_Pos = 0x0
	// Bit mask of PR field.
	IWDG_PR_PR_Msk = 0x7
	// Divider /4
	IWDG_PR_PR_DivideBy4 = 0x0
	// Divider /8
	IWDG_PR_PR_DivideBy8 = 0x1
	// Divider /16
	IWDG_PR_PR_DivideBy16 = 0x2
	// Divider /32
	IWDG_PR_PR_DivideBy32 = 0x3
	// Divider /64
	IWDG_PR_PR_DivideBy64 = 0x4
	// Divider /128
	IWDG_PR_PR_DivideBy128 = 0x5
	// Divider /256
	IWDG_PR_PR_DivideBy256 = 0x6
	// Divider /256
	IWDG_PR_PR_DivideBy256bis = 0x7

	// RLR: Reload register
	// Position of RL field.
	IWDG_RLR_RL_Pos = 0x0
	// Bit mask of RL field.
	IWDG_RLR_RL_Msk = 0xfff

	// SR: Status register
	// Position of WVU field.
	IWDG_SR_WVU_Pos = 0x2
	// Bit mask of WVU field.
	IWDG_SR_WVU_Msk = 0x4
	// Bit WVU.
	IWDG_SR_WVU = 0x4
	// Position of RVU field.
	IWDG_SR_RVU_Pos = 0x1
	// Bit mask of RVU field.
	IWDG_SR_RVU_Msk = 0x2
	// Bit RVU.
	IWDG_SR_RVU = 0x2
	// Position of PVU field.
	IWDG_SR_PVU_Pos = 0x0
	// Bit mask of PVU field.
	IWDG_SR_PVU_Msk = 0x1
	// Bit PVU.
	IWDG_SR_PVU = 0x1

	// WINR: Window register
	// Position of WIN field.
	IWDG_WINR_WIN_Pos = 0x0
	// Bit mask of WIN field.
	IWDG_WINR_WIN_Msk = 0xfff
)

// Bitfields for WWDG: System window watchdog
const (
	// CR: Control register
	// Position of WDGA field.
	WWDG_CR_WDGA_Pos = 0x7
	// Bit mask of WDGA field.
	WWDG_CR_WDGA_Msk = 0x80
	// Bit WDGA.
	WWDG_CR_WDGA = 0x80
	// Watchdog disabled
	WWDG_CR_WDGA_Disabled = 0x0
	// Watchdog enabled
	WWDG_CR_WDGA_Enabled = 0x1
	// Position of T field.
	WWDG_CR_T_Pos = 0x0
	// Bit mask of T field.
	WWDG_CR_T_Msk = 0x7f

	// CFR: Configuration register
	// Position of EWI field.
	WWDG_CFR_EWI_Pos = 0x9
	// Bit mask of EWI field.
	WWDG_CFR_EWI_Msk = 0x200
	// Bit EWI.
	WWDG_CFR_EWI = 0x200
	// interrupt occurs whenever the counter reaches the value 0x40
	WWDG_CFR_EWI_Enable = 0x1
	// Position of W field.
	WWDG_CFR_W_Pos = 0x0
	// Bit mask of W field.
	WWDG_CFR_W_Msk = 0x7f
	// Position of WDGTB field.
	WWDG_CFR_WDGTB_Pos = 0x7
	// Bit mask of WDGTB field.
	WWDG_CFR_WDGTB_Msk = 0x180
	// Counter clock (PCLK1 div 4096) div 1
	WWDG_CFR_WDGTB_Div1 = 0x0
	// Counter clock (PCLK1 div 4096) div 2
	WWDG_CFR_WDGTB_Div2 = 0x1
	// Counter clock (PCLK1 div 4096) div 4
	WWDG_CFR_WDGTB_Div4 = 0x2
	// Counter clock (PCLK1 div 4096) div 8
	WWDG_CFR_WDGTB_Div8 = 0x3

	// SR: Status register
	// Position of EWIF field.
	WWDG_SR_EWIF_Pos = 0x0
	// Bit mask of EWIF field.
	WWDG_SR_EWIF_Msk = 0x1
	// Bit EWIF.
	WWDG_SR_EWIF = 0x1
	// The EWI Interrupt Service Routine has been triggered
	WWDG_SR_EWIF_Pending = 0x1
	// The EWI Interrupt Service Routine has been serviced
	WWDG_SR_EWIF_Finished = 0x0
)

// Bitfields for COMP: Comparator
const (
	// COMP1_CSR: Comparator 1 control and status register
	// Position of COMP1_EN field.
	COMP_COMP1_CSR_COMP1_EN_Pos = 0x0
	// Bit mask of COMP1_EN field.
	COMP_COMP1_CSR_COMP1_EN_Msk = 0x1
	// Bit COMP1_EN.
	COMP_COMP1_CSR_COMP1_EN = 0x1
	// Position of COMP1_PWRMODE field.
	COMP_COMP1_CSR_COMP1_PWRMODE_Pos = 0x2
	// Bit mask of COMP1_PWRMODE field.
	COMP_COMP1_CSR_COMP1_PWRMODE_Msk = 0xc
	// Position of COMP1_INMSEL field.
	COMP_COMP1_CSR_COMP1_INMSEL_Pos = 0x4
	// Bit mask of COMP1_INMSEL field.
	COMP_COMP1_CSR_COMP1_INMSEL_Msk = 0x70
	// Position of COMP1_INPSEL field.
	COMP_COMP1_CSR_COMP1_INPSEL_Pos = 0x7
	// Bit mask of COMP1_INPSEL field.
	COMP_COMP1_CSR_COMP1_INPSEL_Msk = 0x80
	// Bit COMP1_INPSEL.
	COMP_COMP1_CSR_COMP1_INPSEL = 0x80
	// Position of COMP1_POLARITY field.
	COMP_COMP1_CSR_COMP1_POLARITY_Pos = 0xf
	// Bit mask of COMP1_POLARITY field.
	COMP_COMP1_CSR_COMP1_POLARITY_Msk = 0x8000
	// Bit COMP1_POLARITY.
	COMP_COMP1_CSR_COMP1_POLARITY = 0x8000
	// Position of COMP1_HYST field.
	COMP_COMP1_CSR_COMP1_HYST_Pos = 0x10
	// Bit mask of COMP1_HYST field.
	COMP_COMP1_CSR_COMP1_HYST_Msk = 0x30000
	// Position of COMP1_BLANKING field.
	COMP_COMP1_CSR_COMP1_BLANKING_Pos = 0x12
	// Bit mask of COMP1_BLANKING field.
	COMP_COMP1_CSR_COMP1_BLANKING_Msk = 0x1c0000
	// Position of COMP1_BRGEN field.
	COMP_COMP1_CSR_COMP1_BRGEN_Pos = 0x16
	// Bit mask of COMP1_BRGEN field.
	COMP_COMP1_CSR_COMP1_BRGEN_Msk = 0x400000
	// Bit COMP1_BRGEN.
	COMP_COMP1_CSR_COMP1_BRGEN = 0x400000
	// Position of COMP1_SCALEN field.
	COMP_COMP1_CSR_COMP1_SCALEN_Pos = 0x17
	// Bit mask of COMP1_SCALEN field.
	COMP_COMP1_CSR_COMP1_SCALEN_Msk = 0x800000
	// Bit COMP1_SCALEN.
	COMP_COMP1_CSR_COMP1_SCALEN = 0x800000
	// Position of COMP1_VALUE field.
	COMP_COMP1_CSR_COMP1_VALUE_Pos = 0x1e
	// Bit mask of COMP1_VALUE field.
	COMP_COMP1_CSR_COMP1_VALUE_Msk = 0x40000000
	// Bit COMP1_VALUE.
	COMP_COMP1_CSR_COMP1_VALUE = 0x40000000
	// Position of COMP1_LOCK field.
	COMP_COMP1_CSR_COMP1_LOCK_Pos = 0x1f
	// Bit mask of COMP1_LOCK field.
	COMP_COMP1_CSR_COMP1_LOCK_Msk = 0x80000000
	// Bit COMP1_LOCK.
	COMP_COMP1_CSR_COMP1_LOCK = 0x80000000

	// COMP2_CSR: Comparator 2 control and status register
	// Position of COMP2_EN field.
	COMP_COMP2_CSR_COMP2_EN_Pos = 0x0
	// Bit mask of COMP2_EN field.
	COMP_COMP2_CSR_COMP2_EN_Msk = 0x1
	// Bit COMP2_EN.
	COMP_COMP2_CSR_COMP2_EN = 0x1
	// Position of COMP2_PWRMODE field.
	COMP_COMP2_CSR_COMP2_PWRMODE_Pos = 0x2
	// Bit mask of COMP2_PWRMODE field.
	COMP_COMP2_CSR_COMP2_PWRMODE_Msk = 0xc
	// Position of COMP2_INMSEL field.
	COMP_COMP2_CSR_COMP2_INMSEL_Pos = 0x4
	// Bit mask of COMP2_INMSEL field.
	COMP_COMP2_CSR_COMP2_INMSEL_Msk = 0x70
	// Position of COMP2_INPSEL field.
	COMP_COMP2_CSR_COMP2_INPSEL_Pos = 0x7
	// Bit mask of COMP2_INPSEL field.
	COMP_COMP2_CSR_COMP2_INPSEL_Msk = 0x80
	// Bit COMP2_INPSEL.
	COMP_COMP2_CSR_COMP2_INPSEL = 0x80
	// Position of COMP2_WINMODE field.
	COMP_COMP2_CSR_COMP2_WINMODE_Pos = 0x9
	// Bit mask of COMP2_WINMODE field.
	COMP_COMP2_CSR_COMP2_WINMODE_Msk = 0x200
	// Bit COMP2_WINMODE.
	COMP_COMP2_CSR_COMP2_WINMODE = 0x200
	// Position of COMP2_POLARITY field.
	COMP_COMP2_CSR_COMP2_POLARITY_Pos = 0xf
	// Bit mask of COMP2_POLARITY field.
	COMP_COMP2_CSR_COMP2_POLARITY_Msk = 0x8000
	// Bit COMP2_POLARITY.
	COMP_COMP2_CSR_COMP2_POLARITY = 0x8000
	// Position of COMP2_HYST field.
	COMP_COMP2_CSR_COMP2_HYST_Pos = 0x10
	// Bit mask of COMP2_HYST field.
	COMP_COMP2_CSR_COMP2_HYST_Msk = 0x30000
	// Position of COMP2_BLANKING field.
	COMP_COMP2_CSR_COMP2_BLANKING_Pos = 0x12
	// Bit mask of COMP2_BLANKING field.
	COMP_COMP2_CSR_COMP2_BLANKING_Msk = 0x1c0000
	// Position of COMP2_BRGEN field.
	COMP_COMP2_CSR_COMP2_BRGEN_Pos = 0x16
	// Bit mask of COMP2_BRGEN field.
	COMP_COMP2_CSR_COMP2_BRGEN_Msk = 0x400000
	// Bit COMP2_BRGEN.
	COMP_COMP2_CSR_COMP2_BRGEN = 0x400000
	// Position of COMP2_SCALEN field.
	COMP_COMP2_CSR_COMP2_SCALEN_Pos = 0x17
	// Bit mask of COMP2_SCALEN field.
	COMP_COMP2_CSR_COMP2_SCALEN_Msk = 0x800000
	// Bit COMP2_SCALEN.
	COMP_COMP2_CSR_COMP2_SCALEN = 0x800000
	// Position of COMP2_VALUE field.
	COMP_COMP2_CSR_COMP2_VALUE_Pos = 0x1e
	// Bit mask of COMP2_VALUE field.
	COMP_COMP2_CSR_COMP2_VALUE_Msk = 0x40000000
	// Bit COMP2_VALUE.
	COMP_COMP2_CSR_COMP2_VALUE = 0x40000000
	// Position of COMP2_LOCK field.
	COMP_COMP2_CSR_COMP2_LOCK_Pos = 0x1f
	// Bit mask of COMP2_LOCK field.
	COMP_COMP2_CSR_COMP2_LOCK_Msk = 0x80000000
	// Bit COMP2_LOCK.
	COMP_COMP2_CSR_COMP2_LOCK = 0x80000000
)

// Bitfields for FIREWALL: Firewall
const (
	// CSSA: Code segment start address
	// Position of ADD field.
	Firewall_CSSA_ADD_Pos = 0x8
	// Bit mask of ADD field.
	Firewall_CSSA_ADD_Msk = 0xffff00

	// CSL: Code segment length
	// Position of LENG field.
	Firewall_CSL_LENG_Pos = 0x8
	// Bit mask of LENG field.
	Firewall_CSL_LENG_Msk = 0x3fff00

	// NVDSSA: Non-volatile data segment start address
	// Position of ADD field.
	Firewall_NVDSSA_ADD_Pos = 0x8
	// Bit mask of ADD field.
	Firewall_NVDSSA_ADD_Msk = 0xffff00

	// NVDSL: Non-volatile data segment length
	// Position of LENG field.
	Firewall_NVDSL_LENG_Pos = 0x8
	// Bit mask of LENG field.
	Firewall_NVDSL_LENG_Msk = 0x3fff00

	// VDSSA: Volatile data segment start address
	// Position of ADD field.
	Firewall_VDSSA_ADD_Pos = 0x6
	// Bit mask of ADD field.
	Firewall_VDSSA_ADD_Msk = 0xffc0

	// VDSL: Volatile data segment length
	// Position of LENG field.
	Firewall_VDSL_LENG_Pos = 0x6
	// Bit mask of LENG field.
	Firewall_VDSL_LENG_Msk = 0xffc0

	// CR: Configuration register
	// Position of VDE field.
	Firewall_CR_VDE_Pos = 0x2
	// Bit mask of VDE field.
	Firewall_CR_VDE_Msk = 0x4
	// Bit VDE.
	Firewall_CR_VDE = 0x4
	// Position of VDS field.
	Firewall_CR_VDS_Pos = 0x1
	// Bit mask of VDS field.
	Firewall_CR_VDS_Msk = 0x2
	// Bit VDS.
	Firewall_CR_VDS = 0x2
	// Position of FPA field.
	Firewall_CR_FPA_Pos = 0x0
	// Bit mask of FPA field.
	Firewall_CR_FPA_Msk = 0x1
	// Bit FPA.
	Firewall_CR_FPA = 0x1
)

// Bitfields for I2C1: Inter-integrated circuit
const (
	// CR1: Control register 1
	// Position of PE field.
	I2C_CR1_PE_Pos = 0x0
	// Bit mask of PE field.
	I2C_CR1_PE_Msk = 0x1
	// Bit PE.
	I2C_CR1_PE = 0x1
	// Peripheral disabled
	I2C_CR1_PE_Disabled = 0x0
	// Peripheral enabled
	I2C_CR1_PE_Enabled = 0x1
	// Position of TXIE field.
	I2C_CR1_TXIE_Pos = 0x1
	// Bit mask of TXIE field.
	I2C_CR1_TXIE_Msk = 0x2
	// Bit TXIE.
	I2C_CR1_TXIE = 0x2
	// Transmit (TXIS) interrupt disabled
	I2C_CR1_TXIE_Disabled = 0x0
	// Transmit (TXIS) interrupt enabled
	I2C_CR1_TXIE_Enabled = 0x1
	// Position of RXIE field.
	I2C_CR1_RXIE_Pos = 0x2
	// Bit mask of RXIE field.
	I2C_CR1_RXIE_Msk = 0x4
	// Bit RXIE.
	I2C_CR1_RXIE = 0x4
	// Receive (RXNE) interrupt disabled
	I2C_CR1_RXIE_Disabled = 0x0
	// Receive (RXNE) interrupt enabled
	I2C_CR1_RXIE_Enabled = 0x1
	// Position of ADDRIE field.
	I2C_CR1_ADDRIE_Pos = 0x3
	// Bit mask of ADDRIE field.
	I2C_CR1_ADDRIE_Msk = 0x8
	// Bit ADDRIE.
	I2C_CR1_ADDRIE = 0x8
	// Address match (ADDR) interrupts disabled
	I2C_CR1_ADDRIE_Disabled = 0x0
	// Address match (ADDR) interrupts enabled
	I2C_CR1_ADDRIE_Enabled = 0x1
	// Position of NACKIE field.
	I2C_CR1_NACKIE_Pos = 0x4
	// Bit mask of NACKIE field.
	I2C_CR1_NACKIE_Msk = 0x10
	// Bit NACKIE.
	I2C_CR1_NACKIE = 0x10
	// Not acknowledge (NACKF) received interrupts disabled
	I2C_CR1_NACKIE_Disabled = 0x0
	// Not acknowledge (NACKF) received interrupts enabled
	I2C_CR1_NACKIE_Enabled = 0x1
	// Position of STOPIE field.
	I2C_CR1_STOPIE_Pos = 0x5
	// Bit mask of STOPIE field.
	I2C_CR1_STOPIE_Msk = 0x20
	// Bit STOPIE.
	I2C_CR1_STOPIE = 0x20
	// Stop detection (STOPF) interrupt disabled
	I2C_CR1_STOPIE_Disabled = 0x0
	// Stop detection (STOPF) interrupt enabled
	I2C_CR1_STOPIE_Enabled = 0x1
	// Position of TCIE field.
	I2C_CR1_TCIE_Pos = 0x6
	// Bit mask of TCIE field.
	I2C_CR1_TCIE_Msk = 0x40
	// Bit TCIE.
	I2C_CR1_TCIE = 0x40
	// Transfer Complete interrupt disabled
	I2C_CR1_TCIE_Disabled = 0x0
	// Transfer Complete interrupt enabled
	I2C_CR1_TCIE_Enabled = 0x1
	// Position of ERRIE field.
	I2C_CR1_ERRIE_Pos = 0x7
	// Bit mask of ERRIE field.
	I2C_CR1_ERRIE_Msk = 0x80
	// Bit ERRIE.
	I2C_CR1_ERRIE = 0x80
	// Error detection interrupts disabled
	I2C_CR1_ERRIE_Disabled = 0x0
	// Error detection interrupts enabled
	I2C_CR1_ERRIE_Enabled = 0x1
	// Position of DNF field.
	I2C_CR1_DNF_Pos = 0x8
	// Bit mask of DNF field.
	I2C_CR1_DNF_Msk = 0xf00
	// Digital filter disabled
	I2C_CR1_DNF_NoFilter = 0x0
	// Digital filter enabled and filtering capability up to 1 tI2CCLK
	I2C_CR1_DNF_Filter1 = 0x1
	// Digital filter enabled and filtering capability up to 2 tI2CCLK
	I2C_CR1_DNF_Filter2 = 0x2
	// Digital filter enabled and filtering capability up to 3 tI2CCLK
	I2C_CR1_DNF_Filter3 = 0x3
	// Digital filter enabled and filtering capability up to 4 tI2CCLK
	I2C_CR1_DNF_Filter4 = 0x4
	// Digital filter enabled and filtering capability up to 5 tI2CCLK
	I2C_CR1_DNF_Filter5 = 0x5
	// Digital filter enabled and filtering capability up to 6 tI2CCLK
	I2C_CR1_DNF_Filter6 = 0x6
	// Digital filter enabled and filtering capability up to 7 tI2CCLK
	I2C_CR1_DNF_Filter7 = 0x7
	// Digital filter enabled and filtering capability up to 8 tI2CCLK
	I2C_CR1_DNF_Filter8 = 0x8
	// Digital filter enabled and filtering capability up to 9 tI2CCLK
	I2C_CR1_DNF_Filter9 = 0x9
	// Digital filter enabled and filtering capability up to 10 tI2CCLK
	I2C_CR1_DNF_Filter10 = 0xa
	// Digital filter enabled and filtering capability up to 11 tI2CCLK
	I2C_CR1_DNF_Filter11 = 0xb
	// Digital filter enabled and filtering capability up to 12 tI2CCLK
	I2C_CR1_DNF_Filter12 = 0xc
	// Digital filter enabled and filtering capability up to 13 tI2CCLK
	I2C_CR1_DNF_Filter13 = 0xd
	// Digital filter enabled and filtering capability up to 14 tI2CCLK
	I2C_CR1_DNF_Filter14 = 0xe
	// Digital filter enabled and filtering capability up to 15 tI2CCLK
	I2C_CR1_DNF_Filter15 = 0xf
	// Position of ANFOFF field.
	I2C_CR1_ANFOFF_Pos = 0xc
	// Bit mask of ANFOFF field.
	I2C_CR1_ANFOFF_Msk = 0x1000
	// Bit ANFOFF.
	I2C_CR1_ANFOFF = 0x1000
	// Analog noise filter enabled
	I2C_CR1_ANFOFF_Enabled = 0x0
	// Analog noise filter disabled
	I2C_CR1_ANFOFF_Disabled = 0x1
	// Position of TXDMAEN field.
	I2C_CR1_TXDMAEN_Pos = 0xe
	// Bit mask of TXDMAEN field.
	I2C_CR1_TXDMAEN_Msk = 0x4000
	// Bit TXDMAEN.
	I2C_CR1_TXDMAEN = 0x4000
	// DMA mode disabled for transmission
	I2C_CR1_TXDMAEN_Disabled = 0x0
	// DMA mode enabled for transmission
	I2C_CR1_TXDMAEN_Enabled = 0x1
	// Position of RXDMAEN field.
	I2C_CR1_RXDMAEN_Pos = 0xf
	// Bit mask of RXDMAEN field.
	I2C_CR1_RXDMAEN_Msk = 0x8000
	// Bit RXDMAEN.
	I2C_CR1_RXDMAEN = 0x8000
	// DMA mode disabled for reception
	I2C_CR1_RXDMAEN_Disabled = 0x0
	// DMA mode enabled for reception
	I2C_CR1_RXDMAEN_Enabled = 0x1
	// Position of SBC field.
	I2C_CR1_SBC_Pos = 0x10
	// Bit mask of SBC field.
	I2C_CR1_SBC_Msk = 0x10000
	// Bit SBC.
	I2C_CR1_SBC = 0x10000
	// Slave byte control disabled
	I2C_CR1_SBC_Disabled = 0x0
	// Slave byte control enabled
	I2C_CR1_SBC_Enabled = 0x1
	// Position of NOSTRETCH field.
	I2C_CR1_NOSTRETCH_Pos = 0x11
	// Bit mask of NOSTRETCH field.
	I2C_CR1_NOSTRETCH_Msk = 0x20000
	// Bit NOSTRETCH.
	I2C_CR1_NOSTRETCH = 0x20000
	// Clock stretching enabled
	I2C_CR1_NOSTRETCH_Enabled = 0x0
	// Clock stretching disabled
	I2C_CR1_NOSTRETCH_Disabled = 0x1
	// Position of WUPEN field.
	I2C_CR1_WUPEN_Pos = 0x12
	// Bit mask of WUPEN field.
	I2C_CR1_WUPEN_Msk = 0x40000
	// Bit WUPEN.
	I2C_CR1_WUPEN = 0x40000
	// Wakeup from Stop mode disabled
	I2C_CR1_WUPEN_Disabled = 0x0
	// Wakeup from Stop mode enabled
	I2C_CR1_WUPEN_Enabled = 0x1
	// Position of GCEN field.
	I2C_CR1_GCEN_Pos = 0x13
	// Bit mask of GCEN field.
	I2C_CR1_GCEN_Msk = 0x80000
	// Bit GCEN.
	I2C_CR1_GCEN = 0x80000
	// General call disabled. Address 0b00000000 is NACKed
	I2C_CR1_GCEN_Disabled = 0x0
	// General call enabled. Address 0b00000000 is ACKed
	I2C_CR1_GCEN_Enabled = 0x1
	// Position of SMBHEN field.
	I2C_CR1_SMBHEN_Pos = 0x14
	// Bit mask of SMBHEN field.
	I2C_CR1_SMBHEN_Msk = 0x100000
	// Bit SMBHEN.
	I2C_CR1_SMBHEN = 0x100000
	// Host address disabled. Address 0b0001000x is NACKed
	I2C_CR1_SMBHEN_Disabled = 0x0
	// Host address enabled. Address 0b0001000x is ACKed
	I2C_CR1_SMBHEN_Enabled = 0x1
	// Position of SMBDEN field.
	I2C_CR1_SMBDEN_Pos = 0x15
	// Bit mask of SMBDEN field.
	I2C_CR1_SMBDEN_Msk = 0x200000
	// Bit SMBDEN.
	I2C_CR1_SMBDEN = 0x200000
	// Device default address disabled. Address 0b1100001x is NACKed
	I2C_CR1_SMBDEN_Disabled = 0x0
	// Device default address enabled. Address 0b1100001x is ACKed
	I2C_CR1_SMBDEN_Enabled = 0x1
	// Position of ALERTEN field.
	I2C_CR1_ALERTEN_Pos = 0x16
	// Bit mask of ALERTEN field.
	I2C_CR1_ALERTEN_Msk = 0x400000
	// Bit ALERTEN.
	I2C_CR1_ALERTEN = 0x400000
	// In device mode (SMBHEN=Disabled) Releases SMBA pin high and Alert Response Address Header disabled (0001100x) followed by NACK. In host mode (SMBHEN=Enabled) SMBus Alert pin (SMBA) not supported
	I2C_CR1_ALERTEN_Disabled = 0x0
	// In device mode (SMBHEN=Disabled) Drives SMBA pin low and Alert Response Address Header enabled (0001100x) followed by ACK.In host mode (SMBHEN=Enabled) SMBus Alert pin (SMBA) supported
	I2C_CR1_ALERTEN_Enabled = 0x1
	// Position of PECEN field.
	I2C_CR1_PECEN_Pos = 0x17
	// Bit mask of PECEN field.
	I2C_CR1_PECEN_Msk = 0x800000
	// Bit PECEN.
	I2C_CR1_PECEN = 0x800000
	// PEC calculation disabled
	I2C_CR1_PECEN_Disabled = 0x0
	// PEC calculation enabled
	I2C_CR1_PECEN_Enabled = 0x1

	// CR2: Control register 2
	// Position of PECBYTE field.
	I2C_CR2_PECBYTE_Pos = 0x1a
	// Bit mask of PECBYTE field.
	I2C_CR2_PECBYTE_Msk = 0x4000000
	// Bit PECBYTE.
	I2C_CR2_PECBYTE = 0x4000000
	// No PEC transfer
	I2C_CR2_PECBYTE_NoPec = 0x0
	// PEC transmission/reception is requested
	I2C_CR2_PECBYTE_Pec = 0x1
	// Position of AUTOEND field.
	I2C_CR2_AUTOEND_Pos = 0x19
	// Bit mask of AUTOEND field.
	I2C_CR2_AUTOEND_Msk = 0x2000000
	// Bit AUTOEND.
	I2C_CR2_AUTOEND = 0x2000000
	// Software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low
	I2C_CR2_AUTOEND_Software = 0x0
	// Automatic end mode: a STOP condition is automatically sent when NBYTES data are transferred
	I2C_CR2_AUTOEND_Automatic = 0x1
	// Position of RELOAD field.
	I2C_CR2_RELOAD_Pos = 0x18
	// Bit mask of RELOAD field.
	I2C_CR2_RELOAD_Msk = 0x1000000
	// Bit RELOAD.
	I2C_CR2_RELOAD = 0x1000000
	// The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow)
	I2C_CR2_RELOAD_Completed = 0x0
	// The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded)
	I2C_CR2_RELOAD_NotCompleted = 0x1
	// Position of NBYTES field.
	I2C_CR2_NBYTES_Pos = 0x10
	// Bit mask of NBYTES field.
	I2C_CR2_NBYTES_Msk = 0xff0000
	// Position of NACK field.
	I2C_CR2_NACK_Pos = 0xf
	// Bit mask of NACK field.
	I2C_CR2_NACK_Msk = 0x8000
	// Bit NACK.
	I2C_CR2_NACK = 0x8000
	// an ACK is sent after current received byte
	I2C_CR2_NACK_Ack = 0x0
	// a NACK is sent after current received byte
	I2C_CR2_NACK_Nack = 0x1
	// Position of STOP field.
	I2C_CR2_STOP_Pos = 0xe
	// Bit mask of STOP field.
	I2C_CR2_STOP_Msk = 0x4000
	// Bit STOP.
	I2C_CR2_STOP = 0x4000
	// No Stop generation
	I2C_CR2_STOP_NoStop = 0x0
	// Stop generation after current byte transfer
	I2C_CR2_STOP_Stop = 0x1
	// Position of START field.
	I2C_CR2_START_Pos = 0xd
	// Bit mask of START field.
	I2C_CR2_START_Msk = 0x2000
	// Bit START.
	I2C_CR2_START = 0x2000
	// No Start generation
	I2C_CR2_START_NoStart = 0x0
	// Restart/Start generation
	I2C_CR2_START_Start = 0x1
	// Position of HEAD10R field.
	I2C_CR2_HEAD10R_Pos = 0xc
	// Bit mask of HEAD10R field.
	I2C_CR2_HEAD10R_Msk = 0x1000
	// Bit HEAD10R.
	I2C_CR2_HEAD10R = 0x1000
	// The master sends the complete 10 bit slave address read sequence
	I2C_CR2_HEAD10R_Complete = 0x0
	// The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction
	I2C_CR2_HEAD10R_Partial = 0x1
	// Position of ADD10 field.
	I2C_CR2_ADD10_Pos = 0xb
	// Bit mask of ADD10 field.
	I2C_CR2_ADD10_Msk = 0x800
	// Bit ADD10.
	I2C_CR2_ADD10 = 0x800
	// The master operates in 7-bit addressing mode
	I2C_CR2_ADD10_Bit7 = 0x0
	// The master operates in 10-bit addressing mode
	I2C_CR2_ADD10_Bit10 = 0x1
	// Position of RD_WRN field.
	I2C_CR2_RD_WRN_Pos = 0xa
	// Bit mask of RD_WRN field.
	I2C_CR2_RD_WRN_Msk = 0x400
	// Bit RD_WRN.
	I2C_CR2_RD_WRN = 0x400
	// Master requests a write transfer
	I2C_CR2_RD_WRN_Write = 0x0
	// Master requests a read transfer
	I2C_CR2_RD_WRN_Read = 0x1
	// Position of SADD field.
	I2C_CR2_SADD_Pos = 0x0
	// Bit mask of SADD field.
	I2C_CR2_SADD_Msk = 0x3ff

	// OAR1: Own address register 1
	// Position of OA1 field.
	I2C_OAR1_OA1_Pos = 0x0
	// Bit mask of OA1 field.
	I2C_OAR1_OA1_Msk = 0x3ff
	// Position of OA1MODE field.
	I2C_OAR1_OA1MODE_Pos = 0xa
	// Bit mask of OA1MODE field.
	I2C_OAR1_OA1MODE_Msk = 0x400
	// Bit OA1MODE.
	I2C_OAR1_OA1MODE = 0x400
	// Own address 1 is a 7-bit address
	I2C_OAR1_OA1MODE_Bit7 = 0x0
	// Own address 1 is a 10-bit address
	I2C_OAR1_OA1MODE_Bit10 = 0x1
	// Position of OA1EN field.
	I2C_OAR1_OA1EN_Pos = 0xf
	// Bit mask of OA1EN field.
	I2C_OAR1_OA1EN_Msk = 0x8000
	// Bit OA1EN.
	I2C_OAR1_OA1EN = 0x8000
	// Own address 1 disabled. The received slave address OA1 is NACKed
	I2C_OAR1_OA1EN_Disabled = 0x0
	// Own address 1 enabled. The received slave address OA1 is ACKed
	I2C_OAR1_OA1EN_Enabled = 0x1

	// OAR2: Own address register 2
	// Position of OA2 field.
	I2C_OAR2_OA2_Pos = 0x1
	// Bit mask of OA2 field.
	I2C_OAR2_OA2_Msk = 0xfe
	// Position of OA2MSK field.
	I2C_OAR2_OA2MSK_Pos = 0x8
	// Bit mask of OA2MSK field.
	I2C_OAR2_OA2MSK_Msk = 0x700
	// No mask
	I2C_OAR2_OA2MSK_NoMask = 0x0
	// OA2[1] is masked and dont care. Only OA2[7:2] are compared
	I2C_OAR2_OA2MSK_Mask1 = 0x1
	// OA2[2:1] are masked and dont care. Only OA2[7:3] are compared
	I2C_OAR2_OA2MSK_Mask2 = 0x2
	// OA2[3:1] are masked and dont care. Only OA2[7:4] are compared
	I2C_OAR2_OA2MSK_Mask3 = 0x3
	// OA2[4:1] are masked and dont care. Only OA2[7:5] are compared
	I2C_OAR2_OA2MSK_Mask4 = 0x4
	// OA2[5:1] are masked and dont care. Only OA2[7:6] are compared
	I2C_OAR2_OA2MSK_Mask5 = 0x5
	// OA2[6:1] are masked and dont care. Only OA2[7] is compared.
	I2C_OAR2_OA2MSK_Mask6 = 0x6
	// OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged
	I2C_OAR2_OA2MSK_Mask7 = 0x7
	// Position of OA2EN field.
	I2C_OAR2_OA2EN_Pos = 0xf
	// Bit mask of OA2EN field.
	I2C_OAR2_OA2EN_Msk = 0x8000
	// Bit OA2EN.
	I2C_OAR2_OA2EN = 0x8000
	// Own address 2 disabled. The received slave address OA2 is NACKed
	I2C_OAR2_OA2EN_Disabled = 0x0
	// Own address 2 enabled. The received slave address OA2 is ACKed
	I2C_OAR2_OA2EN_Enabled = 0x1

	// TIMINGR: Timing register
	// Position of SCLL field.
	I2C_TIMINGR_SCLL_Pos = 0x0
	// Bit mask of SCLL field.
	I2C_TIMINGR_SCLL_Msk = 0xff
	// Position of SCLH field.
	I2C_TIMINGR_SCLH_Pos = 0x8
	// Bit mask of SCLH field.
	I2C_TIMINGR_SCLH_Msk = 0xff00
	// Position of SDADEL field.
	I2C_TIMINGR_SDADEL_Pos = 0x10
	// Bit mask of SDADEL field.
	I2C_TIMINGR_SDADEL_Msk = 0xf0000
	// Position of SCLDEL field.
	I2C_TIMINGR_SCLDEL_Pos = 0x14
	// Bit mask of SCLDEL field.
	I2C_TIMINGR_SCLDEL_Msk = 0xf00000
	// Position of PRESC field.
	I2C_TIMINGR_PRESC_Pos = 0x1c
	// Bit mask of PRESC field.
	I2C_TIMINGR_PRESC_Msk = 0xf0000000

	// TIMEOUTR: Status register 1
	// Position of TIMEOUTA field.
	I2C_TIMEOUTR_TIMEOUTA_Pos = 0x0
	// Bit mask of TIMEOUTA field.
	I2C_TIMEOUTR_TIMEOUTA_Msk = 0xfff
	// Position of TIDLE field.
	I2C_TIMEOUTR_TIDLE_Pos = 0xc
	// Bit mask of TIDLE field.
	I2C_TIMEOUTR_TIDLE_Msk = 0x1000
	// Bit TIDLE.
	I2C_TIMEOUTR_TIDLE = 0x1000
	// TIMEOUTA is used to detect SCL low timeout
	I2C_TIMEOUTR_TIDLE_Disabled = 0x0
	// TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)
	I2C_TIMEOUTR_TIDLE_Enabled = 0x1
	// Position of TIMOUTEN field.
	I2C_TIMEOUTR_TIMOUTEN_Pos = 0xf
	// Bit mask of TIMOUTEN field.
	I2C_TIMEOUTR_TIMOUTEN_Msk = 0x8000
	// Bit TIMOUTEN.
	I2C_TIMEOUTR_TIMOUTEN = 0x8000
	// SCL timeout detection is disabled
	I2C_TIMEOUTR_TIMOUTEN_Disabled = 0x0
	// SCL timeout detection is enabled
	I2C_TIMEOUTR_TIMOUTEN_Enabled = 0x1
	// Position of TIMEOUTB field.
	I2C_TIMEOUTR_TIMEOUTB_Pos = 0x10
	// Bit mask of TIMEOUTB field.
	I2C_TIMEOUTR_TIMEOUTB_Msk = 0xfff0000
	// Position of TEXTEN field.
	I2C_TIMEOUTR_TEXTEN_Pos = 0x1f
	// Bit mask of TEXTEN field.
	I2C_TIMEOUTR_TEXTEN_Msk = 0x80000000
	// Bit TEXTEN.
	I2C_TIMEOUTR_TEXTEN = 0x80000000
	// Extended clock timeout detection is disabled
	I2C_TIMEOUTR_TEXTEN_Disabled = 0x0
	// Extended clock timeout detection is enabled
	I2C_TIMEOUTR_TEXTEN_Enabled = 0x1

	// ISR: Interrupt and Status register
	// Position of ADDCODE field.
	I2C_ISR_ADDCODE_Pos = 0x11
	// Bit mask of ADDCODE field.
	I2C_ISR_ADDCODE_Msk = 0xfe0000
	// Position of DIR field.
	I2C_ISR_DIR_Pos = 0x10
	// Bit mask of DIR field.
	I2C_ISR_DIR_Msk = 0x10000
	// Bit DIR.
	I2C_ISR_DIR = 0x10000
	// Write transfer, slave enters receiver mode
	I2C_ISR_DIR_Write = 0x0
	// Read transfer, slave enters transmitter mode
	I2C_ISR_DIR_Read = 0x1
	// Position of BUSY field.
	I2C_ISR_BUSY_Pos = 0xf
	// Bit mask of BUSY field.
	I2C_ISR_BUSY_Msk = 0x8000
	// Bit BUSY.
	I2C_ISR_BUSY = 0x8000
	// No communication is in progress on the bus
	I2C_ISR_BUSY_NotBusy = 0x0
	// A communication is in progress on the bus
	I2C_ISR_BUSY_Busy = 0x1
	// Position of ALERT field.
	I2C_ISR_ALERT_Pos = 0xd
	// Bit mask of ALERT field.
	I2C_ISR_ALERT_Msk = 0x2000
	// Bit ALERT.
	I2C_ISR_ALERT = 0x2000
	// SMBA alert is not detected
	I2C_ISR_ALERT_NoAlert = 0x0
	// SMBA alert event is detected on SMBA pin
	I2C_ISR_ALERT_Alert = 0x1
	// Position of TIMEOUT field.
	I2C_ISR_TIMEOUT_Pos = 0xc
	// Bit mask of TIMEOUT field.
	I2C_ISR_TIMEOUT_Msk = 0x1000
	// Bit TIMEOUT.
	I2C_ISR_TIMEOUT = 0x1000
	// No timeout occured
	I2C_ISR_TIMEOUT_NoTimeout = 0x0
	// Timeout occured
	I2C_ISR_TIMEOUT_Timeout = 0x1
	// Position of PECERR field.
	I2C_ISR_PECERR_Pos = 0xb
	// Bit mask of PECERR field.
	I2C_ISR_PECERR_Msk = 0x800
	// Bit PECERR.
	I2C_ISR_PECERR = 0x800
	// Received PEC does match with PEC register
	I2C_ISR_PECERR_Match = 0x0
	// Received PEC does not match with PEC register
	I2C_ISR_PECERR_NoMatch = 0x1
	// Position of OVR field.
	I2C_ISR_OVR_Pos = 0xa
	// Bit mask of OVR field.
	I2C_ISR_OVR_Msk = 0x400
	// Bit OVR.
	I2C_ISR_OVR = 0x400
	// No overrun/underrun error occurs
	I2C_ISR_OVR_NoOverrun = 0x0
	// slave mode with NOSTRETCH=1, when an overrun/underrun error occurs
	I2C_ISR_OVR_Overrun = 0x1
	// Position of ARLO field.
	I2C_ISR_ARLO_Pos = 0x9
	// Bit mask of ARLO field.
	I2C_ISR_ARLO_Msk = 0x200
	// Bit ARLO.
	I2C_ISR_ARLO = 0x200
	// No arbitration lost
	I2C_ISR_ARLO_NotLost = 0x0
	// Arbitration lost
	I2C_ISR_ARLO_Lost = 0x1
	// Position of BERR field.
	I2C_ISR_BERR_Pos = 0x8
	// Bit mask of BERR field.
	I2C_ISR_BERR_Msk = 0x100
	// Bit BERR.
	I2C_ISR_BERR = 0x100
	// No bus error
	I2C_ISR_BERR_NoError = 0x0
	// Misplaced Start and Stop condition is detected
	I2C_ISR_BERR_Error = 0x1
	// Position of TCR field.
	I2C_ISR_TCR_Pos = 0x7
	// Bit mask of TCR field.
	I2C_ISR_TCR_Msk = 0x80
	// Bit TCR.
	I2C_ISR_TCR = 0x80
	// Transfer is not complete
	I2C_ISR_TCR_NotComplete = 0x0
	// NBYTES has been transfered
	I2C_ISR_TCR_Complete = 0x1
	// Position of TC field.
	I2C_ISR_TC_Pos = 0x6
	// Bit mask of TC field.
	I2C_ISR_TC_Msk = 0x40
	// Bit TC.
	I2C_ISR_TC = 0x40
	// Transfer is not complete
	I2C_ISR_TC_NotComplete = 0x0
	// NBYTES has been transfered
	I2C_ISR_TC_Complete = 0x1
	// Position of STOPF field.
	I2C_ISR_STOPF_Pos = 0x5
	// Bit mask of STOPF field.
	I2C_ISR_STOPF_Msk = 0x20
	// Bit STOPF.
	I2C_ISR_STOPF = 0x20
	// No Stop condition detected
	I2C_ISR_STOPF_NoStop = 0x0
	// Stop condition detected
	I2C_ISR_STOPF_Stop = 0x1
	// Position of NACKF field.
	I2C_ISR_NACKF_Pos = 0x4
	// Bit mask of NACKF field.
	I2C_ISR_NACKF_Msk = 0x10
	// Bit NACKF.
	I2C_ISR_NACKF = 0x10
	// No NACK has been received
	I2C_ISR_NACKF_NoNack = 0x0
	// NACK has been received
	I2C_ISR_NACKF_Nack = 0x1
	// Position of ADDR field.
	I2C_ISR_ADDR_Pos = 0x3
	// Bit mask of ADDR field.
	I2C_ISR_ADDR_Msk = 0x8
	// Bit ADDR.
	I2C_ISR_ADDR = 0x8
	// Adress mismatched or not received
	I2C_ISR_ADDR_NotMatch = 0x0
	// Received slave address matched with one of the enabled slave addresses
	I2C_ISR_ADDR_Match = 0x1
	// Position of RXNE field.
	I2C_ISR_RXNE_Pos = 0x2
	// Bit mask of RXNE field.
	I2C_ISR_RXNE_Msk = 0x4
	// Bit RXNE.
	I2C_ISR_RXNE = 0x4
	// The RXDR register is empty
	I2C_ISR_RXNE_Empty = 0x0
	// Received data is copied into the RXDR register, and is ready to be read
	I2C_ISR_RXNE_NotEmpty = 0x1
	// Position of TXIS field.
	I2C_ISR_TXIS_Pos = 0x1
	// Bit mask of TXIS field.
	I2C_ISR_TXIS_Msk = 0x2
	// Bit TXIS.
	I2C_ISR_TXIS = 0x2
	// The TXDR register is not empty
	I2C_ISR_TXIS_NotEmpty = 0x0
	// The TXDR register is empty and the data to be transmitted must be written in the TXDR register
	I2C_ISR_TXIS_Empty = 0x1
	// Position of TXE field.
	I2C_ISR_TXE_Pos = 0x0
	// Bit mask of TXE field.
	I2C_ISR_TXE_Msk = 0x1
	// Bit TXE.
	I2C_ISR_TXE = 0x1
	// TXDR register not empty
	I2C_ISR_TXE_NotEmpty = 0x0
	// TXDR register empty
	I2C_ISR_TXE_Empty = 0x1

	// ICR: Interrupt clear register
	// Position of ALERTCF field.
	I2C_ICR_ALERTCF_Pos = 0xd
	// Bit mask of ALERTCF field.
	I2C_ICR_ALERTCF_Msk = 0x2000
	// Bit ALERTCF.
	I2C_ICR_ALERTCF = 0x2000
	// Clears the ALERT flag in ISR register
	I2C_ICR_ALERTCF_Clear = 0x1
	// Position of TIMOUTCF field.
	I2C_ICR_TIMOUTCF_Pos = 0xc
	// Bit mask of TIMOUTCF field.
	I2C_ICR_TIMOUTCF_Msk = 0x1000
	// Bit TIMOUTCF.
	I2C_ICR_TIMOUTCF = 0x1000
	// Clears the TIMOUT flag in ISR register
	I2C_ICR_TIMOUTCF_Clear = 0x1
	// Position of PECCF field.
	I2C_ICR_PECCF_Pos = 0xb
	// Bit mask of PECCF field.
	I2C_ICR_PECCF_Msk = 0x800
	// Bit PECCF.
	I2C_ICR_PECCF = 0x800
	// Clears the PEC flag in ISR register
	I2C_ICR_PECCF_Clear = 0x1
	// Position of OVRCF field.
	I2C_ICR_OVRCF_Pos = 0xa
	// Bit mask of OVRCF field.
	I2C_ICR_OVRCF_Msk = 0x400
	// Bit OVRCF.
	I2C_ICR_OVRCF = 0x400
	// Clears the OVR flag in ISR register
	I2C_ICR_OVRCF_Clear = 0x1
	// Position of ARLOCF field.
	I2C_ICR_ARLOCF_Pos = 0x9
	// Bit mask of ARLOCF field.
	I2C_ICR_ARLOCF_Msk = 0x200
	// Bit ARLOCF.
	I2C_ICR_ARLOCF = 0x200
	// Clears the ARLO flag in ISR register
	I2C_ICR_ARLOCF_Clear = 0x1
	// Position of BERRCF field.
	I2C_ICR_BERRCF_Pos = 0x8
	// Bit mask of BERRCF field.
	I2C_ICR_BERRCF_Msk = 0x100
	// Bit BERRCF.
	I2C_ICR_BERRCF = 0x100
	// Clears the BERR flag in ISR register
	I2C_ICR_BERRCF_Clear = 0x1
	// Position of STOPCF field.
	I2C_ICR_STOPCF_Pos = 0x5
	// Bit mask of STOPCF field.
	I2C_ICR_STOPCF_Msk = 0x20
	// Bit STOPCF.
	I2C_ICR_STOPCF = 0x20
	// Clears the STOP flag in ISR register
	I2C_ICR_STOPCF_Clear = 0x1
	// Position of NACKCF field.
	I2C_ICR_NACKCF_Pos = 0x4
	// Bit mask of NACKCF field.
	I2C_ICR_NACKCF_Msk = 0x10
	// Bit NACKCF.
	I2C_ICR_NACKCF = 0x10
	// Clears the NACK flag in ISR register
	I2C_ICR_NACKCF_Clear = 0x1
	// Position of ADDRCF field.
	I2C_ICR_ADDRCF_Pos = 0x3
	// Bit mask of ADDRCF field.
	I2C_ICR_ADDRCF_Msk = 0x8
	// Bit ADDRCF.
	I2C_ICR_ADDRCF = 0x8
	// Clears the ADDR flag in ISR register
	I2C_ICR_ADDRCF_Clear = 0x1

	// PECR: PEC register
	// Position of PEC field.
	I2C_PECR_PEC_Pos = 0x0
	// Bit mask of PEC field.
	I2C_PECR_PEC_Msk = 0xff

	// RXDR: Receive data register
	// Position of RXDATA field.
	I2C_RXDR_RXDATA_Pos = 0x0
	// Bit mask of RXDATA field.
	I2C_RXDR_RXDATA_Msk = 0xff

	// TXDR: Transmit data register
	// Position of TXDATA field.
	I2C_TXDR_TXDATA_Pos = 0x0
	// Bit mask of TXDATA field.
	I2C_TXDR_TXDATA_Msk = 0xff
)

// Bitfields for FLASH: Flash
const (
	// ACR: Access control register
	// Position of LATENCY field.
	Flash_ACR_LATENCY_Pos = 0x0
	// Bit mask of LATENCY field.
	Flash_ACR_LATENCY_Msk = 0x7
	// Position of PRFTEN field.
	Flash_ACR_PRFTEN_Pos = 0x8
	// Bit mask of PRFTEN field.
	Flash_ACR_PRFTEN_Msk = 0x100
	// Bit PRFTEN.
	Flash_ACR_PRFTEN = 0x100
	// Position of ICEN field.
	Flash_ACR_ICEN_Pos = 0x9
	// Bit mask of ICEN field.
	Flash_ACR_ICEN_Msk = 0x200
	// Bit ICEN.
	Flash_ACR_ICEN = 0x200
	// Position of DCEN field.
	Flash_ACR_DCEN_Pos = 0xa
	// Bit mask of DCEN field.
	Flash_ACR_DCEN_Msk = 0x400
	// Bit DCEN.
	Flash_ACR_DCEN = 0x400
	// Position of ICRST field.
	Flash_ACR_ICRST_Pos = 0xb
	// Bit mask of ICRST field.
	Flash_ACR_ICRST_Msk = 0x800
	// Bit ICRST.
	Flash_ACR_ICRST = 0x800
	// Position of DCRST field.
	Flash_ACR_DCRST_Pos = 0xc
	// Bit mask of DCRST field.
	Flash_ACR_DCRST_Msk = 0x1000
	// Bit DCRST.
	Flash_ACR_DCRST = 0x1000
	// Position of RUN_PD field.
	Flash_ACR_RUN_PD_Pos = 0xd
	// Bit mask of RUN_PD field.
	Flash_ACR_RUN_PD_Msk = 0x2000
	// Bit RUN_PD.
	Flash_ACR_RUN_PD = 0x2000
	// Position of SLEEP_PD field.
	Flash_ACR_SLEEP_PD_Pos = 0xe
	// Bit mask of SLEEP_PD field.
	Flash_ACR_SLEEP_PD_Msk = 0x4000
	// Bit SLEEP_PD.
	Flash_ACR_SLEEP_PD = 0x4000

	// PDKEYR: Power down key register
	// Position of PDKEYR field.
	Flash_PDKEYR_PDKEYR_Pos = 0x0
	// Bit mask of PDKEYR field.
	Flash_PDKEYR_PDKEYR_Msk = 0xffffffff

	// KEYR: Flash key register
	// Position of KEYR field.
	Flash_KEYR_KEYR_Pos = 0x0
	// Bit mask of KEYR field.
	Flash_KEYR_KEYR_Msk = 0xffffffff

	// OPTKEYR: Option byte key register
	// Position of OPTKEYR field.
	Flash_OPTKEYR_OPTKEYR_Pos = 0x0
	// Bit mask of OPTKEYR field.
	Flash_OPTKEYR_OPTKEYR_Msk = 0xffffffff

	// SR: Status register
	// Position of EOP field.
	Flash_SR_EOP_Pos = 0x0
	// Bit mask of EOP field.
	Flash_SR_EOP_Msk = 0x1
	// Bit EOP.
	Flash_SR_EOP = 0x1
	// Position of OPERR field.
	Flash_SR_OPERR_Pos = 0x1
	// Bit mask of OPERR field.
	Flash_SR_OPERR_Msk = 0x2
	// Bit OPERR.
	Flash_SR_OPERR = 0x2
	// Position of PROGERR field.
	Flash_SR_PROGERR_Pos = 0x3
	// Bit mask of PROGERR field.
	Flash_SR_PROGERR_Msk = 0x8
	// Bit PROGERR.
	Flash_SR_PROGERR = 0x8
	// Position of WRPERR field.
	Flash_SR_WRPERR_Pos = 0x4
	// Bit mask of WRPERR field.
	Flash_SR_WRPERR_Msk = 0x10
	// Bit WRPERR.
	Flash_SR_WRPERR = 0x10
	// Position of PGAERR field.
	Flash_SR_PGAERR_Pos = 0x5
	// Bit mask of PGAERR field.
	Flash_SR_PGAERR_Msk = 0x20
	// Bit PGAERR.
	Flash_SR_PGAERR = 0x20
	// Position of SIZERR field.
	Flash_SR_SIZERR_Pos = 0x6
	// Bit mask of SIZERR field.
	Flash_SR_SIZERR_Msk = 0x40
	// Bit SIZERR.
	Flash_SR_SIZERR = 0x40
	// Position of PGSERR field.
	Flash_SR_PGSERR_Pos = 0x7
	// Bit mask of PGSERR field.
	Flash_SR_PGSERR_Msk = 0x80
	// Bit PGSERR.
	Flash_SR_PGSERR = 0x80
	// Position of MISERR field.
	Flash_SR_MISERR_Pos = 0x8
	// Bit mask of MISERR field.
	Flash_SR_MISERR_Msk = 0x100
	// Bit MISERR.
	Flash_SR_MISERR = 0x100
	// Position of FASTERR field.
	Flash_SR_FASTERR_Pos = 0x9
	// Bit mask of FASTERR field.
	Flash_SR_FASTERR_Msk = 0x200
	// Bit FASTERR.
	Flash_SR_FASTERR = 0x200
	// Position of RDERR field.
	Flash_SR_RDERR_Pos = 0xe
	// Bit mask of RDERR field.
	Flash_SR_RDERR_Msk = 0x4000
	// Bit RDERR.
	Flash_SR_RDERR = 0x4000
	// Position of OPTVERR field.
	Flash_SR_OPTVERR_Pos = 0xf
	// Bit mask of OPTVERR field.
	Flash_SR_OPTVERR_Msk = 0x8000
	// Bit OPTVERR.
	Flash_SR_OPTVERR = 0x8000
	// Position of BSY field.
	Flash_SR_BSY_Pos = 0x10
	// Bit mask of BSY field.
	Flash_SR_BSY_Msk = 0x10000
	// Bit BSY.
	Flash_SR_BSY = 0x10000

	// CR: Flash control register
	// Position of PG field.
	Flash_CR_PG_Pos = 0x0
	// Bit mask of PG field.
	Flash_CR_PG_Msk = 0x1
	// Bit PG.
	Flash_CR_PG = 0x1
	// Position of PER field.
	Flash_CR_PER_Pos = 0x1
	// Bit mask of PER field.
	Flash_CR_PER_Msk = 0x2
	// Bit PER.
	Flash_CR_PER = 0x2
	// Position of MER1 field.
	Flash_CR_MER1_Pos = 0x2
	// Bit mask of MER1 field.
	Flash_CR_MER1_Msk = 0x4
	// Bit MER1.
	Flash_CR_MER1 = 0x4
	// Position of PNB field.
	Flash_CR_PNB_Pos = 0x3
	// Bit mask of PNB field.
	Flash_CR_PNB_Msk = 0x7f8
	// Position of BKER field.
	Flash_CR_BKER_Pos = 0xb
	// Bit mask of BKER field.
	Flash_CR_BKER_Msk = 0x800
	// Bit BKER.
	Flash_CR_BKER = 0x800
	// Position of MER2 field.
	Flash_CR_MER2_Pos = 0xf
	// Bit mask of MER2 field.
	Flash_CR_MER2_Msk = 0x8000
	// Bit MER2.
	Flash_CR_MER2 = 0x8000
	// Position of START field.
	Flash_CR_START_Pos = 0x10
	// Bit mask of START field.
	Flash_CR_START_Msk = 0x10000
	// Bit START.
	Flash_CR_START = 0x10000
	// Position of OPTSTRT field.
	Flash_CR_OPTSTRT_Pos = 0x11
	// Bit mask of OPTSTRT field.
	Flash_CR_OPTSTRT_Msk = 0x20000
	// Bit OPTSTRT.
	Flash_CR_OPTSTRT = 0x20000
	// Position of FSTPG field.
	Flash_CR_FSTPG_Pos = 0x12
	// Bit mask of FSTPG field.
	Flash_CR_FSTPG_Msk = 0x40000
	// Bit FSTPG.
	Flash_CR_FSTPG = 0x40000
	// Position of EOPIE field.
	Flash_CR_EOPIE_Pos = 0x18
	// Bit mask of EOPIE field.
	Flash_CR_EOPIE_Msk = 0x1000000
	// Bit EOPIE.
	Flash_CR_EOPIE = 0x1000000
	// Position of ERRIE field.
	Flash_CR_ERRIE_Pos = 0x19
	// Bit mask of ERRIE field.
	Flash_CR_ERRIE_Msk = 0x2000000
	// Bit ERRIE.
	Flash_CR_ERRIE = 0x2000000
	// Position of RDERRIE field.
	Flash_CR_RDERRIE_Pos = 0x1a
	// Bit mask of RDERRIE field.
	Flash_CR_RDERRIE_Msk = 0x4000000
	// Bit RDERRIE.
	Flash_CR_RDERRIE = 0x4000000
	// Position of OBL_LAUNCH field.
	Flash_CR_OBL_LAUNCH_Pos = 0x1b
	// Bit mask of OBL_LAUNCH field.
	Flash_CR_OBL_LAUNCH_Msk = 0x8000000
	// Bit OBL_LAUNCH.
	Flash_CR_OBL_LAUNCH = 0x8000000
	// Position of OPTLOCK field.
	Flash_CR_OPTLOCK_Pos = 0x1e
	// Bit mask of OPTLOCK field.
	Flash_CR_OPTLOCK_Msk = 0x40000000
	// Bit OPTLOCK.
	Flash_CR_OPTLOCK = 0x40000000
	// Position of LOCK field.
	Flash_CR_LOCK_Pos = 0x1f
	// Bit mask of LOCK field.
	Flash_CR_LOCK_Msk = 0x80000000
	// Bit LOCK.
	Flash_CR_LOCK = 0x80000000

	// ECCR: Flash ECC register
	// Position of ADDR_ECC field.
	Flash_ECCR_ADDR_ECC_Pos = 0x0
	// Bit mask of ADDR_ECC field.
	Flash_ECCR_ADDR_ECC_Msk = 0x7ffff
	// Position of BK_ECC field.
	Flash_ECCR_BK_ECC_Pos = 0x13
	// Bit mask of BK_ECC field.
	Flash_ECCR_BK_ECC_Msk = 0x80000
	// Bit BK_ECC.
	Flash_ECCR_BK_ECC = 0x80000
	// Position of SYSF_ECC field.
	Flash_ECCR_SYSF_ECC_Pos = 0x14
	// Bit mask of SYSF_ECC field.
	Flash_ECCR_SYSF_ECC_Msk = 0x100000
	// Bit SYSF_ECC.
	Flash_ECCR_SYSF_ECC = 0x100000
	// Position of ECCIE field.
	Flash_ECCR_ECCIE_Pos = 0x18
	// Bit mask of ECCIE field.
	Flash_ECCR_ECCIE_Msk = 0x1000000
	// Bit ECCIE.
	Flash_ECCR_ECCIE = 0x1000000
	// Position of ECCC field.
	Flash_ECCR_ECCC_Pos = 0x1e
	// Bit mask of ECCC field.
	Flash_ECCR_ECCC_Msk = 0x40000000
	// Bit ECCC.
	Flash_ECCR_ECCC = 0x40000000
	// Position of ECCD field.
	Flash_ECCR_ECCD_Pos = 0x1f
	// Bit mask of ECCD field.
	Flash_ECCR_ECCD_Msk = 0x80000000
	// Bit ECCD.
	Flash_ECCR_ECCD = 0x80000000

	// OPTR: Flash option register
	// Position of RDP field.
	Flash_OPTR_RDP_Pos = 0x0
	// Bit mask of RDP field.
	Flash_OPTR_RDP_Msk = 0xff
	// Position of BOR_LEV field.
	Flash_OPTR_BOR_LEV_Pos = 0x8
	// Bit mask of BOR_LEV field.
	Flash_OPTR_BOR_LEV_Msk = 0x700
	// Position of NRST_STOP field.
	Flash_OPTR_NRST_STOP_Pos = 0xc
	// Bit mask of NRST_STOP field.
	Flash_OPTR_NRST_STOP_Msk = 0x1000
	// Bit NRST_STOP.
	Flash_OPTR_NRST_STOP = 0x1000
	// Position of NRST_STDBY field.
	Flash_OPTR_NRST_STDBY_Pos = 0xd
	// Bit mask of NRST_STDBY field.
	Flash_OPTR_NRST_STDBY_Msk = 0x2000
	// Bit NRST_STDBY.
	Flash_OPTR_NRST_STDBY = 0x2000
	// Position of IDWG_SW field.
	Flash_OPTR_IDWG_SW_Pos = 0x10
	// Bit mask of IDWG_SW field.
	Flash_OPTR_IDWG_SW_Msk = 0x10000
	// Bit IDWG_SW.
	Flash_OPTR_IDWG_SW = 0x10000
	// Position of IWDG_STOP field.
	Flash_OPTR_IWDG_STOP_Pos = 0x11
	// Bit mask of IWDG_STOP field.
	Flash_OPTR_IWDG_STOP_Msk = 0x20000
	// Bit IWDG_STOP.
	Flash_OPTR_IWDG_STOP = 0x20000
	// Position of IWDG_STDBY field.
	Flash_OPTR_IWDG_STDBY_Pos = 0x12
	// Bit mask of IWDG_STDBY field.
	Flash_OPTR_IWDG_STDBY_Msk = 0x40000
	// Bit IWDG_STDBY.
	Flash_OPTR_IWDG_STDBY = 0x40000
	// Position of WWDG_SW field.
	Flash_OPTR_WWDG_SW_Pos = 0x13
	// Bit mask of WWDG_SW field.
	Flash_OPTR_WWDG_SW_Msk = 0x80000
	// Bit WWDG_SW.
	Flash_OPTR_WWDG_SW = 0x80000
	// Position of BFB2 field.
	Flash_OPTR_BFB2_Pos = 0x14
	// Bit mask of BFB2 field.
	Flash_OPTR_BFB2_Msk = 0x100000
	// Bit BFB2.
	Flash_OPTR_BFB2 = 0x100000
	// Position of DUALBANK field.
	Flash_OPTR_DUALBANK_Pos = 0x15
	// Bit mask of DUALBANK field.
	Flash_OPTR_DUALBANK_Msk = 0x200000
	// Bit DUALBANK.
	Flash_OPTR_DUALBANK = 0x200000
	// Position of NBOOT1 field.
	Flash_OPTR_NBOOT1_Pos = 0x17
	// Bit mask of NBOOT1 field.
	Flash_OPTR_NBOOT1_Msk = 0x800000
	// Bit NBOOT1.
	Flash_OPTR_NBOOT1 = 0x800000
	// Position of SRAM2_PE field.
	Flash_OPTR_SRAM2_PE_Pos = 0x18
	// Bit mask of SRAM2_PE field.
	Flash_OPTR_SRAM2_PE_Msk = 0x1000000
	// Bit SRAM2_PE.
	Flash_OPTR_SRAM2_PE = 0x1000000
	// Position of SRAM2_RST field.
	Flash_OPTR_SRAM2_RST_Pos = 0x19
	// Bit mask of SRAM2_RST field.
	Flash_OPTR_SRAM2_RST_Msk = 0x2000000
	// Bit SRAM2_RST.
	Flash_OPTR_SRAM2_RST = 0x2000000
	// Position of NSWBOOT0 field.
	Flash_OPTR_NSWBOOT0_Pos = 0x1a
	// Bit mask of NSWBOOT0 field.
	Flash_OPTR_NSWBOOT0_Msk = 0x4000000
	// Bit NSWBOOT0.
	Flash_OPTR_NSWBOOT0 = 0x4000000
	// Position of NBOOT0 field.
	Flash_OPTR_NBOOT0_Pos = 0x1b
	// Bit mask of NBOOT0 field.
	Flash_OPTR_NBOOT0_Msk = 0x8000000
	// Bit NBOOT0.
	Flash_OPTR_NBOOT0 = 0x8000000

	// PCROP1SR: Flash Bank 1 PCROP Start address register
	// Position of PCROP1_STRT field.
	Flash_PCROP1SR_PCROP1_STRT_Pos = 0x0
	// Bit mask of PCROP1_STRT field.
	Flash_PCROP1SR_PCROP1_STRT_Msk = 0xffff

	// PCROP1ER: Flash Bank 1 PCROP End address register
	// Position of PCROP1_END field.
	Flash_PCROP1ER_PCROP1_END_Pos = 0x0
	// Bit mask of PCROP1_END field.
	Flash_PCROP1ER_PCROP1_END_Msk = 0xffff
	// Position of PCROP_RDP field.
	Flash_PCROP1ER_PCROP_RDP_Pos = 0x1f
	// Bit mask of PCROP_RDP field.
	Flash_PCROP1ER_PCROP_RDP_Msk = 0x80000000
	// Bit PCROP_RDP.
	Flash_PCROP1ER_PCROP_RDP = 0x80000000

	// WRP1AR: Flash Bank 1 WRP area A address register
	// Position of WRP1A_STRT field.
	Flash_WRP1AR_WRP1A_STRT_Pos = 0x0
	// Bit mask of WRP1A_STRT field.
	Flash_WRP1AR_WRP1A_STRT_Msk = 0xff
	// Position of WRP1A_END field.
	Flash_WRP1AR_WRP1A_END_Pos = 0x10
	// Bit mask of WRP1A_END field.
	Flash_WRP1AR_WRP1A_END_Msk = 0xff0000

	// WRP1BR: Flash Bank 1 WRP area B address register
	// Position of WRP1B_END field.
	Flash_WRP1BR_WRP1B_END_Pos = 0x10
	// Bit mask of WRP1B_END field.
	Flash_WRP1BR_WRP1B_END_Msk = 0xff0000
	// Position of WRP1B_STRT field.
	Flash_WRP1BR_WRP1B_STRT_Pos = 0x0
	// Bit mask of WRP1B_STRT field.
	Flash_WRP1BR_WRP1B_STRT_Msk = 0xff

	// PCROP2SR: Flash Bank 2 PCROP Start address register
	// Position of PCROP2_STRT field.
	Flash_PCROP2SR_PCROP2_STRT_Pos = 0x0
	// Bit mask of PCROP2_STRT field.
	Flash_PCROP2SR_PCROP2_STRT_Msk = 0xffff

	// PCROP2ER: Flash Bank 2 PCROP End address register
	// Position of PCROP2_END field.
	Flash_PCROP2ER_PCROP2_END_Pos = 0x0
	// Bit mask of PCROP2_END field.
	Flash_PCROP2ER_PCROP2_END_Msk = 0xffff

	// WRP2AR: Flash Bank 2 WRP area A address register
	// Position of WRP2A_STRT field.
	Flash_WRP2AR_WRP2A_STRT_Pos = 0x0
	// Bit mask of WRP2A_STRT field.
	Flash_WRP2AR_WRP2A_STRT_Msk = 0xff
	// Position of WRP2A_END field.
	Flash_WRP2AR_WRP2A_END_Pos = 0x10
	// Bit mask of WRP2A_END field.
	Flash_WRP2AR_WRP2A_END_Msk = 0xff0000

	// WRP2BR: Flash Bank 2 WRP area B address register
	// Position of WRP2B_STRT field.
	Flash_WRP2BR_WRP2B_STRT_Pos = 0x0
	// Bit mask of WRP2B_STRT field.
	Flash_WRP2BR_WRP2B_STRT_Msk = 0xff
	// Position of WRP2B_END field.
	Flash_WRP2BR_WRP2B_END_Pos = 0x10
	// Bit mask of WRP2B_END field.
	Flash_WRP2BR_WRP2B_END_Msk = 0xff0000
)

// Bitfields for DBGMCU: Debug support
const (
	// IDCODE: MCU Device ID Code Register
	// Position of DEV_ID field.
	DBGMCU_IDCODE_DEV_ID_Pos = 0x0
	// Bit mask of DEV_ID field.
	DBGMCU_IDCODE_DEV_ID_Msk = 0xffff
	// Position of REV_ID field.
	DBGMCU_IDCODE_REV_ID_Pos = 0x10
	// Bit mask of REV_ID field.
	DBGMCU_IDCODE_REV_ID_Msk = 0xffff0000

	// CR: Debug MCU Configuration Register
	// Position of DBG_SLEEP field.
	DBGMCU_CR_DBG_SLEEP_Pos = 0x0
	// Bit mask of DBG_SLEEP field.
	DBGMCU_CR_DBG_SLEEP_Msk = 0x1
	// Bit DBG_SLEEP.
	DBGMCU_CR_DBG_SLEEP = 0x1
	// Position of DBG_STOP field.
	DBGMCU_CR_DBG_STOP_Pos = 0x1
	// Bit mask of DBG_STOP field.
	DBGMCU_CR_DBG_STOP_Msk = 0x2
	// Bit DBG_STOP.
	DBGMCU_CR_DBG_STOP = 0x2
	// Position of DBG_STANDBY field.
	DBGMCU_CR_DBG_STANDBY_Pos = 0x2
	// Bit mask of DBG_STANDBY field.
	DBGMCU_CR_DBG_STANDBY_Msk = 0x4
	// Bit DBG_STANDBY.
	DBGMCU_CR_DBG_STANDBY = 0x4
	// Position of TRACE_IOEN field.
	DBGMCU_CR_TRACE_IOEN_Pos = 0x5
	// Bit mask of TRACE_IOEN field.
	DBGMCU_CR_TRACE_IOEN_Msk = 0x20
	// Bit TRACE_IOEN.
	DBGMCU_CR_TRACE_IOEN = 0x20
	// Position of TRACE_MODE field.
	DBGMCU_CR_TRACE_MODE_Pos = 0x6
	// Bit mask of TRACE_MODE field.
	DBGMCU_CR_TRACE_MODE_Msk = 0xc0

	// APB1_FZR1: APB Low Freeze Register 1
	// Position of DBG_TIMER2_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIMER2_STOP_Pos = 0x0
	// Bit mask of DBG_TIMER2_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIMER2_STOP_Msk = 0x1
	// Bit DBG_TIMER2_STOP.
	DBGMCU_APB1_FZR1_DBG_TIMER2_STOP = 0x1
	// Position of DBG_TIM3_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM3_STOP_Pos = 0x1
	// Bit mask of DBG_TIM3_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM3_STOP_Msk = 0x2
	// Bit DBG_TIM3_STOP.
	DBGMCU_APB1_FZR1_DBG_TIM3_STOP = 0x2
	// Position of DBG_TIM4_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM4_STOP_Pos = 0x2
	// Bit mask of DBG_TIM4_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM4_STOP_Msk = 0x4
	// Bit DBG_TIM4_STOP.
	DBGMCU_APB1_FZR1_DBG_TIM4_STOP = 0x4
	// Position of DBG_TIM5_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM5_STOP_Pos = 0x3
	// Bit mask of DBG_TIM5_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM5_STOP_Msk = 0x8
	// Bit DBG_TIM5_STOP.
	DBGMCU_APB1_FZR1_DBG_TIM5_STOP = 0x8
	// Position of DBG_TIMER6_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIMER6_STOP_Pos = 0x4
	// Bit mask of DBG_TIMER6_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIMER6_STOP_Msk = 0x10
	// Bit DBG_TIMER6_STOP.
	DBGMCU_APB1_FZR1_DBG_TIMER6_STOP = 0x10
	// Position of DBG_TIM7_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM7_STOP_Pos = 0x5
	// Bit mask of DBG_TIM7_STOP field.
	DBGMCU_APB1_FZR1_DBG_TIM7_STOP_Msk = 0x20
	// Bit DBG_TIM7_STOP.
	DBGMCU_APB1_FZR1_DBG_TIM7_STOP = 0x20
	// Position of DBG_RTC_STOP field.
	DBGMCU_APB1_FZR1_DBG_RTC_STOP_Pos = 0xa
	// Bit mask of DBG_RTC_STOP field.
	DBGMCU_APB1_FZR1_DBG_RTC_STOP_Msk = 0x400
	// Bit DBG_RTC_STOP.
	DBGMCU_APB1_FZR1_DBG_RTC_STOP = 0x400
	// Position of DBG_WWDG_STOP field.
	DBGMCU_APB1_FZR1_DBG_WWDG_STOP_Pos = 0xb
	// Bit mask of DBG_WWDG_STOP field.
	DBGMCU_APB1_FZR1_DBG_WWDG_STOP_Msk = 0x800
	// Bit DBG_WWDG_STOP.
	DBGMCU_APB1_FZR1_DBG_WWDG_STOP = 0x800
	// Position of DBG_IWDG_STOP field.
	DBGMCU_APB1_FZR1_DBG_IWDG_STOP_Pos = 0xc
	// Bit mask of DBG_IWDG_STOP field.
	DBGMCU_APB1_FZR1_DBG_IWDG_STOP_Msk = 0x1000
	// Bit DBG_IWDG_STOP.
	DBGMCU_APB1_FZR1_DBG_IWDG_STOP = 0x1000
	// Position of DBG_I2C1_STOP field.
	DBGMCU_APB1_FZR1_DBG_I2C1_STOP_Pos = 0x15
	// Bit mask of DBG_I2C1_STOP field.
	DBGMCU_APB1_FZR1_DBG_I2C1_STOP_Msk = 0x200000
	// Bit DBG_I2C1_STOP.
	DBGMCU_APB1_FZR1_DBG_I2C1_STOP = 0x200000
	// Position of DBG_I2C2_STOP field.
	DBGMCU_APB1_FZR1_DBG_I2C2_STOP_Pos = 0x16
	// Bit mask of DBG_I2C2_STOP field.
	DBGMCU_APB1_FZR1_DBG_I2C2_STOP_Msk = 0x400000
	// Bit DBG_I2C2_STOP.
	DBGMCU_APB1_FZR1_DBG_I2C2_STOP = 0x400000
	// Position of DBG_I2C3_STOP field.
	DBGMCU_APB1_FZR1_DBG_I2C3_STOP_Pos = 0x17
	// Bit mask of DBG_I2C3_STOP field.
	DBGMCU_APB1_FZR1_DBG_I2C3_STOP_Msk = 0x800000
	// Bit DBG_I2C3_STOP.
	DBGMCU_APB1_FZR1_DBG_I2C3_STOP = 0x800000
	// Position of DBG_CAN_STOP field.
	DBGMCU_APB1_FZR1_DBG_CAN_STOP_Pos = 0x19
	// Bit mask of DBG_CAN_STOP field.
	DBGMCU_APB1_FZR1_DBG_CAN_STOP_Msk = 0x2000000
	// Bit DBG_CAN_STOP.
	DBGMCU_APB1_FZR1_DBG_CAN_STOP = 0x2000000
	// Position of DBG_LPTIMER_STOP field.
	DBGMCU_APB1_FZR1_DBG_LPTIMER_STOP_Pos = 0x1f
	// Bit mask of DBG_LPTIMER_STOP field.
	DBGMCU_APB1_FZR1_DBG_LPTIMER_STOP_Msk = 0x80000000
	// Bit DBG_LPTIMER_STOP.
	DBGMCU_APB1_FZR1_DBG_LPTIMER_STOP = 0x80000000

	// APB1_FZR2: APB Low Freeze Register 2
	// Position of DBG_LPTIM2_STOP field.
	DBGMCU_APB1_FZR2_DBG_LPTIM2_STOP_Pos = 0x5
	// Bit mask of DBG_LPTIM2_STOP field.
	DBGMCU_APB1_FZR2_DBG_LPTIM2_STOP_Msk = 0x20
	// Bit DBG_LPTIM2_STOP.
	DBGMCU_APB1_FZR2_DBG_LPTIM2_STOP = 0x20

	// APB2_FZR: APB High Freeze Register
	// Position of DBG_TIM1_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM1_STOP_Pos = 0xb
	// Bit mask of DBG_TIM1_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM1_STOP_Msk = 0x800
	// Bit DBG_TIM1_STOP.
	DBGMCU_APB2_FZR_DBG_TIM1_STOP = 0x800
	// Position of DBG_TIM8_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM8_STOP_Pos = 0xd
	// Bit mask of DBG_TIM8_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM8_STOP_Msk = 0x2000
	// Bit DBG_TIM8_STOP.
	DBGMCU_APB2_FZR_DBG_TIM8_STOP = 0x2000
	// Position of DBG_TIM15_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM15_STOP_Pos = 0x10
	// Bit mask of DBG_TIM15_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM15_STOP_Msk = 0x10000
	// Bit DBG_TIM15_STOP.
	DBGMCU_APB2_FZR_DBG_TIM15_STOP = 0x10000
	// Position of DBG_TIM16_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM16_STOP_Pos = 0x11
	// Bit mask of DBG_TIM16_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM16_STOP_Msk = 0x20000
	// Bit DBG_TIM16_STOP.
	DBGMCU_APB2_FZR_DBG_TIM16_STOP = 0x20000
	// Position of DBG_TIM17_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM17_STOP_Pos = 0x12
	// Bit mask of DBG_TIM17_STOP field.
	DBGMCU_APB2_FZR_DBG_TIM17_STOP_Msk = 0x40000
	// Bit DBG_TIM17_STOP.
	DBGMCU_APB2_FZR_DBG_TIM17_STOP = 0x40000
)

// Bitfields for OCTOSPI1: OctoSPI
const (
	// CR: control register
	// Position of FMODE field.
	OctoSPI_CR_FMODE_Pos = 0x1c
	// Bit mask of FMODE field.
	OctoSPI_CR_FMODE_Msk = 0x30000000
	// Position of PMM field.
	OctoSPI_CR_PMM_Pos = 0x17
	// Bit mask of PMM field.
	OctoSPI_CR_PMM_Msk = 0x800000
	// Bit PMM.
	OctoSPI_CR_PMM = 0x800000
	// Position of APMS field.
	OctoSPI_CR_APMS_Pos = 0x16
	// Bit mask of APMS field.
	OctoSPI_CR_APMS_Msk = 0x400000
	// Bit APMS.
	OctoSPI_CR_APMS = 0x400000
	// Position of TOIE field.
	OctoSPI_CR_TOIE_Pos = 0x14
	// Bit mask of TOIE field.
	OctoSPI_CR_TOIE_Msk = 0x100000
	// Bit TOIE.
	OctoSPI_CR_TOIE = 0x100000
	// Position of SMIE field.
	OctoSPI_CR_SMIE_Pos = 0x13
	// Bit mask of SMIE field.
	OctoSPI_CR_SMIE_Msk = 0x80000
	// Bit SMIE.
	OctoSPI_CR_SMIE = 0x80000
	// Position of FTIE field.
	OctoSPI_CR_FTIE_Pos = 0x12
	// Bit mask of FTIE field.
	OctoSPI_CR_FTIE_Msk = 0x40000
	// Bit FTIE.
	OctoSPI_CR_FTIE = 0x40000
	// Position of TCIE field.
	OctoSPI_CR_TCIE_Pos = 0x11
	// Bit mask of TCIE field.
	OctoSPI_CR_TCIE_Msk = 0x20000
	// Bit TCIE.
	OctoSPI_CR_TCIE = 0x20000
	// Position of TEIE field.
	OctoSPI_CR_TEIE_Pos = 0x10
	// Bit mask of TEIE field.
	OctoSPI_CR_TEIE_Msk = 0x10000
	// Bit TEIE.
	OctoSPI_CR_TEIE = 0x10000
	// Position of FTHRES field.
	OctoSPI_CR_FTHRES_Pos = 0x8
	// Bit mask of FTHRES field.
	OctoSPI_CR_FTHRES_Msk = 0x1f00
	// Position of FSEL field.
	OctoSPI_CR_FSEL_Pos = 0x7
	// Bit mask of FSEL field.
	OctoSPI_CR_FSEL_Msk = 0x80
	// Bit FSEL.
	OctoSPI_CR_FSEL = 0x80
	// Position of DQM field.
	OctoSPI_CR_DQM_Pos = 0x6
	// Bit mask of DQM field.
	OctoSPI_CR_DQM_Msk = 0x40
	// Bit DQM.
	OctoSPI_CR_DQM = 0x40
	// Position of TCEN field.
	OctoSPI_CR_TCEN_Pos = 0x3
	// Bit mask of TCEN field.
	OctoSPI_CR_TCEN_Msk = 0x8
	// Bit TCEN.
	OctoSPI_CR_TCEN = 0x8
	// Position of DMAEN field.
	OctoSPI_CR_DMAEN_Pos = 0x2
	// Bit mask of DMAEN field.
	OctoSPI_CR_DMAEN_Msk = 0x4
	// Bit DMAEN.
	OctoSPI_CR_DMAEN = 0x4
	// Position of ABORT field.
	OctoSPI_CR_ABORT_Pos = 0x1
	// Bit mask of ABORT field.
	OctoSPI_CR_ABORT_Msk = 0x2
	// Bit ABORT.
	OctoSPI_CR_ABORT = 0x2
	// Position of EN field.
	OctoSPI_CR_EN_Pos = 0x0
	// Bit mask of EN field.
	OctoSPI_CR_EN_Msk = 0x1
	// Bit EN.
	OctoSPI_CR_EN = 0x1

	// DCR1: device configuration register
	// Position of CKMODE field.
	OctoSPI_DCR1_CKMODE_Pos = 0x0
	// Bit mask of CKMODE field.
	OctoSPI_DCR1_CKMODE_Msk = 0x1
	// Bit CKMODE.
	OctoSPI_DCR1_CKMODE = 0x1
	// Position of FRCK field.
	OctoSPI_DCR1_FRCK_Pos = 0x1
	// Bit mask of FRCK field.
	OctoSPI_DCR1_FRCK_Msk = 0x2
	// Bit FRCK.
	OctoSPI_DCR1_FRCK = 0x2
	// Position of CSHT field.
	OctoSPI_DCR1_CSHT_Pos = 0x8
	// Bit mask of CSHT field.
	OctoSPI_DCR1_CSHT_Msk = 0x700
	// Position of DEVSIZE field.
	OctoSPI_DCR1_DEVSIZE_Pos = 0x10
	// Bit mask of DEVSIZE field.
	OctoSPI_DCR1_DEVSIZE_Msk = 0x1f0000
	// Position of MTYP field.
	OctoSPI_DCR1_MTYP_Pos = 0x18
	// Bit mask of MTYP field.
	OctoSPI_DCR1_MTYP_Msk = 0x3000000

	// DCR2: device configuration register 2
	// Position of PRESCALER field.
	OctoSPI_DCR2_PRESCALER_Pos = 0x0
	// Bit mask of PRESCALER field.
	OctoSPI_DCR2_PRESCALER_Msk = 0xff
	// Position of WRAPSIZE field.
	OctoSPI_DCR2_WRAPSIZE_Pos = 0x10
	// Bit mask of WRAPSIZE field.
	OctoSPI_DCR2_WRAPSIZE_Msk = 0x70000

	// DCR3: device configuration register 3
	// Position of CSBOUND field.
	OctoSPI_DCR3_CSBOUND_Pos = 0x10
	// Bit mask of CSBOUND field.
	OctoSPI_DCR3_CSBOUND_Msk = 0x1f0000

	// SR: status register
	// Position of TEF field.
	OctoSPI_SR_TEF_Pos = 0x0
	// Bit mask of TEF field.
	OctoSPI_SR_TEF_Msk = 0x1
	// Bit TEF.
	OctoSPI_SR_TEF = 0x1
	// Position of TCF field.
	OctoSPI_SR_TCF_Pos = 0x1
	// Bit mask of TCF field.
	OctoSPI_SR_TCF_Msk = 0x2
	// Bit TCF.
	OctoSPI_SR_TCF = 0x2
	// Position of FTF field.
	OctoSPI_SR_FTF_Pos = 0x2
	// Bit mask of FTF field.
	OctoSPI_SR_FTF_Msk = 0x4
	// Bit FTF.
	OctoSPI_SR_FTF = 0x4
	// Position of SMF field.
	OctoSPI_SR_SMF_Pos = 0x3
	// Bit mask of SMF field.
	OctoSPI_SR_SMF_Msk = 0x8
	// Bit SMF.
	OctoSPI_SR_SMF = 0x8
	// Position of TOF field.
	OctoSPI_SR_TOF_Pos = 0x4
	// Bit mask of TOF field.
	OctoSPI_SR_TOF_Msk = 0x10
	// Bit TOF.
	OctoSPI_SR_TOF = 0x10
	// Position of BUSY field.
	OctoSPI_SR_BUSY_Pos = 0x5
	// Bit mask of BUSY field.
	OctoSPI_SR_BUSY_Msk = 0x20
	// Bit BUSY.
	OctoSPI_SR_BUSY = 0x20
	// Position of FLEVEL field.
	OctoSPI_SR_FLEVEL_Pos = 0x8
	// Bit mask of FLEVEL field.
	OctoSPI_SR_FLEVEL_Msk = 0x3f00

	// FCR: flag clear register
	// Position of CTEF field.
	OctoSPI_FCR_CTEF_Pos = 0x0
	// Bit mask of CTEF field.
	OctoSPI_FCR_CTEF_Msk = 0x1
	// Bit CTEF.
	OctoSPI_FCR_CTEF = 0x1
	// Position of CTCF field.
	OctoSPI_FCR_CTCF_Pos = 0x1
	// Bit mask of CTCF field.
	OctoSPI_FCR_CTCF_Msk = 0x2
	// Bit CTCF.
	OctoSPI_FCR_CTCF = 0x2
	// Position of CSMF field.
	OctoSPI_FCR_CSMF_Pos = 0x3
	// Bit mask of CSMF field.
	OctoSPI_FCR_CSMF_Msk = 0x8
	// Bit CSMF.
	OctoSPI_FCR_CSMF = 0x8
	// Position of CTOF field.
	OctoSPI_FCR_CTOF_Pos = 0x4
	// Bit mask of CTOF field.
	OctoSPI_FCR_CTOF_Msk = 0x10
	// Bit CTOF.
	OctoSPI_FCR_CTOF = 0x10

	// DLR: data length register
	// Position of DL field.
	OctoSPI_DLR_DL_Pos = 0x0
	// Bit mask of DL field.
	OctoSPI_DLR_DL_Msk = 0xffffffff

	// AR: address register
	// Position of ADDRESS field.
	OctoSPI_AR_ADDRESS_Pos = 0x0
	// Bit mask of ADDRESS field.
	OctoSPI_AR_ADDRESS_Msk = 0xffffffff

	// DR: data register
	// Position of DATA field.
	OctoSPI_DR_DATA_Pos = 0x0
	// Bit mask of DATA field.
	OctoSPI_DR_DATA_Msk = 0xffffffff

	// PSMKR: polling status mask register
	// Position of MASK field.
	OctoSPI_PSMKR_MASK_Pos = 0x0
	// Bit mask of MASK field.
	OctoSPI_PSMKR_MASK_Msk = 0xffffffff

	// PSMAR: polling status match register
	// Position of MATCH field.
	OctoSPI_PSMAR_MATCH_Pos = 0x0
	// Bit mask of MATCH field.
	OctoSPI_PSMAR_MATCH_Msk = 0xffffffff

	// PIR: polling interval register
	// Position of INTERVAL field.
	OctoSPI_PIR_INTERVAL_Pos = 0x0
	// Bit mask of INTERVAL field.
	OctoSPI_PIR_INTERVAL_Msk = 0xffff

	// CCR: communication configuration register
	// Position of IMODE field.
	OctoSPI_CCR_IMODE_Pos = 0x0
	// Bit mask of IMODE field.
	OctoSPI_CCR_IMODE_Msk = 0x7
	// Position of IDTR field.
	OctoSPI_CCR_IDTR_Pos = 0x3
	// Bit mask of IDTR field.
	OctoSPI_CCR_IDTR_Msk = 0x8
	// Bit IDTR.
	OctoSPI_CCR_IDTR = 0x8
	// Position of ISIZE field.
	OctoSPI_CCR_ISIZE_Pos = 0x4
	// Bit mask of ISIZE field.
	OctoSPI_CCR_ISIZE_Msk = 0x30
	// Position of ADMODE field.
	OctoSPI_CCR_ADMODE_Pos = 0x8
	// Bit mask of ADMODE field.
	OctoSPI_CCR_ADMODE_Msk = 0x700
	// Position of ADDTR field.
	OctoSPI_CCR_ADDTR_Pos = 0xb
	// Bit mask of ADDTR field.
	OctoSPI_CCR_ADDTR_Msk = 0x800
	// Bit ADDTR.
	OctoSPI_CCR_ADDTR = 0x800
	// Position of ADSIZE field.
	OctoSPI_CCR_ADSIZE_Pos = 0xc
	// Bit mask of ADSIZE field.
	OctoSPI_CCR_ADSIZE_Msk = 0x3000
	// Position of ABMODE field.
	OctoSPI_CCR_ABMODE_Pos = 0x10
	// Bit mask of ABMODE field.
	OctoSPI_CCR_ABMODE_Msk = 0x70000
	// Position of ABDTR field.
	OctoSPI_CCR_ABDTR_Pos = 0x13
	// Bit mask of ABDTR field.
	OctoSPI_CCR_ABDTR_Msk = 0x80000
	// Bit ABDTR.
	OctoSPI_CCR_ABDTR = 0x80000
	// Position of ABSIZE field.
	OctoSPI_CCR_ABSIZE_Pos = 0x14
	// Bit mask of ABSIZE field.
	OctoSPI_CCR_ABSIZE_Msk = 0x300000
	// Position of DMODE field.
	OctoSPI_CCR_DMODE_Pos = 0x18
	// Bit mask of DMODE field.
	OctoSPI_CCR_DMODE_Msk = 0x7000000
	// Position of DDTR field.
	OctoSPI_CCR_DDTR_Pos = 0x1b
	// Bit mask of DDTR field.
	OctoSPI_CCR_DDTR_Msk = 0x8000000
	// Bit DDTR.
	OctoSPI_CCR_DDTR = 0x8000000
	// Position of DQSE field.
	OctoSPI_CCR_DQSE_Pos = 0x1d
	// Bit mask of DQSE field.
	OctoSPI_CCR_DQSE_Msk = 0x20000000
	// Bit DQSE.
	OctoSPI_CCR_DQSE = 0x20000000
	// Position of SIOO field.
	OctoSPI_CCR_SIOO_Pos = 0x1f
	// Bit mask of SIOO field.
	OctoSPI_CCR_SIOO_Msk = 0x80000000
	// Bit SIOO.
	OctoSPI_CCR_SIOO = 0x80000000

	// TCR: timing configuration register
	// Position of DCYC field.
	OctoSPI_TCR_DCYC_Pos = 0x0
	// Bit mask of DCYC field.
	OctoSPI_TCR_DCYC_Msk = 0x1f
	// Position of DHQC field.
	OctoSPI_TCR_DHQC_Pos = 0x1c
	// Bit mask of DHQC field.
	OctoSPI_TCR_DHQC_Msk = 0x10000000
	// Bit DHQC.
	OctoSPI_TCR_DHQC = 0x10000000
	// Position of SSHIFT field.
	OctoSPI_TCR_SSHIFT_Pos = 0x1e
	// Bit mask of SSHIFT field.
	OctoSPI_TCR_SSHIFT_Msk = 0x40000000
	// Bit SSHIFT.
	OctoSPI_TCR_SSHIFT = 0x40000000

	// IR: instruction register
	// Position of INSTRUCTION field.
	OctoSPI_IR_INSTRUCTION_Pos = 0x0
	// Bit mask of INSTRUCTION field.
	OctoSPI_IR_INSTRUCTION_Msk = 0xffffffff

	// ABR: alternate bytes register
	// Position of ALTERNATE field.
	OctoSPI_ABR_ALTERNATE_Pos = 0x0
	// Bit mask of ALTERNATE field.
	OctoSPI_ABR_ALTERNATE_Msk = 0xffffffff

	// LPTR: low-power timeout register
	// Position of TIMEOUT field.
	OctoSPI_LPTR_TIMEOUT_Pos = 0x0
	// Bit mask of TIMEOUT field.
	OctoSPI_LPTR_TIMEOUT_Msk = 0xffff

	// WCCR: write communication configuration register
	// Position of IMODE field.
	OctoSPI_WCCR_IMODE_Pos = 0x0
	// Bit mask of IMODE field.
	OctoSPI_WCCR_IMODE_Msk = 0x7
	// Position of IDTR field.
	OctoSPI_WCCR_IDTR_Pos = 0x3
	// Bit mask of IDTR field.
	OctoSPI_WCCR_IDTR_Msk = 0x8
	// Bit IDTR.
	OctoSPI_WCCR_IDTR = 0x8
	// Position of ISIZE field.
	OctoSPI_WCCR_ISIZE_Pos = 0x4
	// Bit mask of ISIZE field.
	OctoSPI_WCCR_ISIZE_Msk = 0x30
	// Position of ADMODE field.
	OctoSPI_WCCR_ADMODE_Pos = 0x8
	// Bit mask of ADMODE field.
	OctoSPI_WCCR_ADMODE_Msk = 0x700
	// Position of ADDTR field.
	OctoSPI_WCCR_ADDTR_Pos = 0xb
	// Bit mask of ADDTR field.
	OctoSPI_WCCR_ADDTR_Msk = 0x800
	// Bit ADDTR.
	OctoSPI_WCCR_ADDTR = 0x800
	// Position of ADSIZE field.
	OctoSPI_WCCR_ADSIZE_Pos = 0xc
	// Bit mask of ADSIZE field.
	OctoSPI_WCCR_ADSIZE_Msk = 0x3000
	// Position of ABMODE field.
	OctoSPI_WCCR_ABMODE_Pos = 0x10
	// Bit mask of ABMODE field.
	OctoSPI_WCCR_ABMODE_Msk = 0x70000
	// Position of ABDTR field.
	OctoSPI_WCCR_ABDTR_Pos = 0x13
	// Bit mask of ABDTR field.
	OctoSPI_WCCR_ABDTR_Msk = 0x80000
	// Bit ABDTR.
	OctoSPI_WCCR_ABDTR = 0x80000
	// Position of ABSIZE field.
	OctoSPI_WCCR_ABSIZE_Pos = 0x14
	// Bit mask of ABSIZE field.
	OctoSPI_WCCR_ABSIZE_Msk = 0x300000
	// Position of DMODE field.
	OctoSPI_WCCR_DMODE_Pos = 0x18
	// Bit mask of DMODE field.
	OctoSPI_WCCR_DMODE_Msk = 0x7000000
	// Position of DDTR field.
	OctoSPI_WCCR_DDTR_Pos = 0x1b
	// Bit mask of DDTR field.
	OctoSPI_WCCR_DDTR_Msk = 0x8000000
	// Bit DDTR.
	OctoSPI_WCCR_DDTR = 0x8000000
	// Position of DQSE field.
	OctoSPI_WCCR_DQSE_Pos = 0x1d
	// Bit mask of DQSE field.
	OctoSPI_WCCR_DQSE_Msk = 0x20000000
	// Bit DQSE.
	OctoSPI_WCCR_DQSE = 0x20000000
	// Position of SIOO field.
	OctoSPI_WCCR_SIOO_Pos = 0x1f
	// Bit mask of SIOO field.
	OctoSPI_WCCR_SIOO_Msk = 0x80000000
	// Bit SIOO.
	OctoSPI_WCCR_SIOO = 0x80000000

	// WTCR: write timing configuration register
	// Position of DCYC field.
	OctoSPI_WTCR_DCYC_Pos = 0x0
	// Bit mask of DCYC field.
	OctoSPI_WTCR_DCYC_Msk = 0x1f

	// WIR: write instruction register
	// Position of INSTRUCTION field.
	OctoSPI_WIR_INSTRUCTION_Pos = 0x0
	// Bit mask of INSTRUCTION field.
	OctoSPI_WIR_INSTRUCTION_Msk = 0xffffffff

	// WABR: write alternate bytes register
	// Position of ALTERNATE field.
	OctoSPI_WABR_ALTERNATE_Pos = 0x0
	// Bit mask of ALTERNATE field.
	OctoSPI_WABR_ALTERNATE_Msk = 0xffffffff

	// HLCR: HyperBusTM latency configuration register
	// Position of LM field.
	OctoSPI_HLCR_LM_Pos = 0x0
	// Bit mask of LM field.
	OctoSPI_HLCR_LM_Msk = 0x1
	// Bit LM.
	OctoSPI_HLCR_LM = 0x1
	// Position of WZL field.
	OctoSPI_HLCR_WZL_Pos = 0x1
	// Bit mask of WZL field.
	OctoSPI_HLCR_WZL_Msk = 0x2
	// Bit WZL.
	OctoSPI_HLCR_WZL = 0x2
	// Position of TACC field.
	OctoSPI_HLCR_TACC_Pos = 0x8
	// Bit mask of TACC field.
	OctoSPI_HLCR_TACC_Msk = 0xff00
	// Position of TRWR field.
	OctoSPI_HLCR_TRWR_Pos = 0x10
	// Bit mask of TRWR field.
	OctoSPI_HLCR_TRWR_Msk = 0xff0000

	// HWCFGR: HW configuration register
	// Position of AXI field.
	OctoSPI_HWCFGR_AXI_Pos = 0x0
	// Bit mask of AXI field.
	OctoSPI_HWCFGR_AXI_Msk = 0xf
	// Position of FIFO field.
	OctoSPI_HWCFGR_FIFO_Pos = 0x4
	// Bit mask of FIFO field.
	OctoSPI_HWCFGR_FIFO_Msk = 0xff0
	// Position of PRES field.
	OctoSPI_HWCFGR_PRES_Pos = 0xc
	// Bit mask of PRES field.
	OctoSPI_HWCFGR_PRES_Msk = 0xff000
	// Position of IDL field.
	OctoSPI_HWCFGR_IDL_Pos = 0x14
	// Bit mask of IDL field.
	OctoSPI_HWCFGR_IDL_Msk = 0xf00000
	// Position of MMW field.
	OctoSPI_HWCFGR_MMW_Pos = 0x18
	// Bit mask of MMW field.
	OctoSPI_HWCFGR_MMW_Msk = 0xf000000
	// Position of MST field.
	OctoSPI_HWCFGR_MST_Pos = 0x1c
	// Bit mask of MST field.
	OctoSPI_HWCFGR_MST_Msk = 0xf0000000

	// VER: version register
	// Position of VER field.
	OctoSPI_VER_VER_Pos = 0x0
	// Bit mask of VER field.
	OctoSPI_VER_VER_Msk = 0xff

	// ID: identification
	// Position of ID field.
	OctoSPI_ID_ID_Pos = 0x0
	// Bit mask of ID field.
	OctoSPI_ID_ID_Msk = 0xffffffff

	// MID: magic ID
	// Position of MID field.
	OctoSPI_MID_MID_Pos = 0x0
	// Bit mask of MID field.
	OctoSPI_MID_MID_Msk = 0xffffffff
)

// Bitfields for RCC: Reset and clock control
const (
	// CR: Clock control register
	// Position of PLLSAI2RDY field.
	RCC_CR_PLLSAI2RDY_Pos = 0x1d
	// Bit mask of PLLSAI2RDY field.
	RCC_CR_PLLSAI2RDY_Msk = 0x20000000
	// Bit PLLSAI2RDY.
	RCC_CR_PLLSAI2RDY = 0x20000000
	// Position of PLLSAI2ON field.
	RCC_CR_PLLSAI2ON_Pos = 0x1c
	// Bit mask of PLLSAI2ON field.
	RCC_CR_PLLSAI2ON_Msk = 0x10000000
	// Bit PLLSAI2ON.
	RCC_CR_PLLSAI2ON = 0x10000000
	// Position of PLLSAI1RDY field.
	RCC_CR_PLLSAI1RDY_Pos = 0x1b
	// Bit mask of PLLSAI1RDY field.
	RCC_CR_PLLSAI1RDY_Msk = 0x8000000
	// Bit PLLSAI1RDY.
	RCC_CR_PLLSAI1RDY = 0x8000000
	// Position of PLLSAI1ON field.
	RCC_CR_PLLSAI1ON_Pos = 0x1a
	// Bit mask of PLLSAI1ON field.
	RCC_CR_PLLSAI1ON_Msk = 0x4000000
	// Bit PLLSAI1ON.
	RCC_CR_PLLSAI1ON = 0x4000000
	// Position of PLLRDY field.
	RCC_CR_PLLRDY_Pos = 0x19
	// Bit mask of PLLRDY field.
	RCC_CR_PLLRDY_Msk = 0x2000000
	// Bit PLLRDY.
	RCC_CR_PLLRDY = 0x2000000
	// Position of PLLON field.
	RCC_CR_PLLON_Pos = 0x18
	// Bit mask of PLLON field.
	RCC_CR_PLLON_Msk = 0x1000000
	// Bit PLLON.
	RCC_CR_PLLON = 0x1000000
	// Position of CSSON field.
	RCC_CR_CSSON_Pos = 0x13
	// Bit mask of CSSON field.
	RCC_CR_CSSON_Msk = 0x80000
	// Bit CSSON.
	RCC_CR_CSSON = 0x80000
	// Position of HSEBYP field.
	RCC_CR_HSEBYP_Pos = 0x12
	// Bit mask of HSEBYP field.
	RCC_CR_HSEBYP_Msk = 0x40000
	// Bit HSEBYP.
	RCC_CR_HSEBYP = 0x40000
	// Position of HSERDY field.
	RCC_CR_HSERDY_Pos = 0x11
	// Bit mask of HSERDY field.
	RCC_CR_HSERDY_Msk = 0x20000
	// Bit HSERDY.
	RCC_CR_HSERDY = 0x20000
	// Position of HSEON field.
	RCC_CR_HSEON_Pos = 0x10
	// Bit mask of HSEON field.
	RCC_CR_HSEON_Msk = 0x10000
	// Bit HSEON.
	RCC_CR_HSEON = 0x10000
	// Position of HSIASFS field.
	RCC_CR_HSIASFS_Pos = 0xb
	// Bit mask of HSIASFS field.
	RCC_CR_HSIASFS_Msk = 0x800
	// Bit HSIASFS.
	RCC_CR_HSIASFS = 0x800
	// Position of HSIRDY field.
	RCC_CR_HSIRDY_Pos = 0xa
	// Bit mask of HSIRDY field.
	RCC_CR_HSIRDY_Msk = 0x400
	// Bit HSIRDY.
	RCC_CR_HSIRDY = 0x400
	// Position of HSIKERON field.
	RCC_CR_HSIKERON_Pos = 0x9
	// Bit mask of HSIKERON field.
	RCC_CR_HSIKERON_Msk = 0x200
	// Bit HSIKERON.
	RCC_CR_HSIKERON = 0x200
	// Position of HSION field.
	RCC_CR_HSION_Pos = 0x8
	// Bit mask of HSION field.
	RCC_CR_HSION_Msk = 0x100
	// Bit HSION.
	RCC_CR_HSION = 0x100
	// Position of MSIRANGE field.
	RCC_CR_MSIRANGE_Pos = 0x4
	// Bit mask of MSIRANGE field.
	RCC_CR_MSIRANGE_Msk = 0xf0
	// range 0 around 100 kHz
	RCC_CR_MSIRANGE_Range100K = 0x0
	// range 1 around 200 kHz
	RCC_CR_MSIRANGE_Range200K = 0x1
	// range 2 around 400 kHz
	RCC_CR_MSIRANGE_Range400K = 0x2
	// range 3 around 800 kHz
	RCC_CR_MSIRANGE_Range800K = 0x3
	// range 4 around 1 MHz
	RCC_CR_MSIRANGE_Range1M = 0x4
	// range 5 around 2 MHz
	RCC_CR_MSIRANGE_Range2M = 0x5
	// range 6 around 4 MHz
	RCC_CR_MSIRANGE_Range4M = 0x6
	// range 7 around 8 MHz
	RCC_CR_MSIRANGE_Range8M = 0x7
	// range 8 around 16 MHz
	RCC_CR_MSIRANGE_Range16M = 0x8
	// range 9 around 24 MHz
	RCC_CR_MSIRANGE_Range24M = 0x9
	// range 10 around 32 MHz
	RCC_CR_MSIRANGE_Range32M = 0xa
	// range 11 around 48 MHz
	RCC_CR_MSIRANGE_Range48M = 0xb
	// Position of MSIRGSEL field.
	RCC_CR_MSIRGSEL_Pos = 0x3
	// Bit mask of MSIRGSEL field.
	RCC_CR_MSIRGSEL_Msk = 0x8
	// Bit MSIRGSEL.
	RCC_CR_MSIRGSEL = 0x8
	// Position of MSIPLLEN field.
	RCC_CR_MSIPLLEN_Pos = 0x2
	// Bit mask of MSIPLLEN field.
	RCC_CR_MSIPLLEN_Msk = 0x4
	// Bit MSIPLLEN.
	RCC_CR_MSIPLLEN = 0x4
	// Position of MSIRDY field.
	RCC_CR_MSIRDY_Pos = 0x1
	// Bit mask of MSIRDY field.
	RCC_CR_MSIRDY_Msk = 0x2
	// Bit MSIRDY.
	RCC_CR_MSIRDY = 0x2
	// Position of MSION field.
	RCC_CR_MSION_Pos = 0x0
	// Bit mask of MSION field.
	RCC_CR_MSION_Msk = 0x1
	// Bit MSION.
	RCC_CR_MSION = 0x1

	// ICSCR: Internal clock sources calibration register
	// Position of HSITRIM field.
	RCC_ICSCR_HSITRIM_Pos = 0x18
	// Bit mask of HSITRIM field.
	RCC_ICSCR_HSITRIM_Msk = 0x7f000000
	// Position of HSICAL field.
	RCC_ICSCR_HSICAL_Pos = 0x10
	// Bit mask of HSICAL field.
	RCC_ICSCR_HSICAL_Msk = 0xff0000
	// Position of MSITRIM field.
	RCC_ICSCR_MSITRIM_Pos = 0x8
	// Bit mask of MSITRIM field.
	RCC_ICSCR_MSITRIM_Msk = 0xff00
	// Position of MSICAL field.
	RCC_ICSCR_MSICAL_Pos = 0x0
	// Bit mask of MSICAL field.
	RCC_ICSCR_MSICAL_Msk = 0xff

	// CFGR: Clock configuration register
	// Position of MCOPRE field.
	RCC_CFGR_MCOPRE_Pos = 0x1c
	// Bit mask of MCOPRE field.
	RCC_CFGR_MCOPRE_Msk = 0x70000000
	// Position of MCOSEL field.
	RCC_CFGR_MCOSEL_Pos = 0x18
	// Bit mask of MCOSEL field.
	RCC_CFGR_MCOSEL_Msk = 0x7000000
	// Position of STOPWUCK field.
	RCC_CFGR_STOPWUCK_Pos = 0xf
	// Bit mask of STOPWUCK field.
	RCC_CFGR_STOPWUCK_Msk = 0x8000
	// Bit STOPWUCK.
	RCC_CFGR_STOPWUCK = 0x8000
	// Position of PPRE2 field.
	RCC_CFGR_PPRE2_Pos = 0xb
	// Bit mask of PPRE2 field.
	RCC_CFGR_PPRE2_Msk = 0x3800
	// Position of PPRE1 field.
	RCC_CFGR_PPRE1_Pos = 0x8
	// Bit mask of PPRE1 field.
	RCC_CFGR_PPRE1_Msk = 0x700
	// Position of HPRE field.
	RCC_CFGR_HPRE_Pos = 0x4
	// Bit mask of HPRE field.
	RCC_CFGR_HPRE_Msk = 0xf0
	// Position of SWS field.
	RCC_CFGR_SWS_Pos = 0x2
	// Bit mask of SWS field.
	RCC_CFGR_SWS_Msk = 0xc
	// Position of SW field.
	RCC_CFGR_SW_Pos = 0x0
	// Bit mask of SW field.
	RCC_CFGR_SW_Msk = 0x3

	// PLLCFGR: PLL configuration register
	// Position of PLLPDIV field.
	RCC_PLLCFGR_PLLPDIV_Pos = 0x1b
	// Bit mask of PLLPDIV field.
	RCC_PLLCFGR_PLLPDIV_Msk = 0xf8000000
	// Position of PLLR field.
	RCC_PLLCFGR_PLLR_Pos = 0x19
	// Bit mask of PLLR field.
	RCC_PLLCFGR_PLLR_Msk = 0x6000000
	// Position of PLLREN field.
	RCC_PLLCFGR_PLLREN_Pos = 0x18
	// Bit mask of PLLREN field.
	RCC_PLLCFGR_PLLREN_Msk = 0x1000000
	// Bit PLLREN.
	RCC_PLLCFGR_PLLREN = 0x1000000
	// Position of PLLQ field.
	RCC_PLLCFGR_PLLQ_Pos = 0x15
	// Bit mask of PLLQ field.
	RCC_PLLCFGR_PLLQ_Msk = 0x600000
	// Position of PLLQEN field.
	RCC_PLLCFGR_PLLQEN_Pos = 0x14
	// Bit mask of PLLQEN field.
	RCC_PLLCFGR_PLLQEN_Msk = 0x100000
	// Bit PLLQEN.
	RCC_PLLCFGR_PLLQEN = 0x100000
	// Position of PLLP field.
	RCC_PLLCFGR_PLLP_Pos = 0x11
	// Bit mask of PLLP field.
	RCC_PLLCFGR_PLLP_Msk = 0x20000
	// Bit PLLP.
	RCC_PLLCFGR_PLLP = 0x20000
	// Position of PLLPEN field.
	RCC_PLLCFGR_PLLPEN_Pos = 0x10
	// Bit mask of PLLPEN field.
	RCC_PLLCFGR_PLLPEN_Msk = 0x10000
	// Bit PLLPEN.
	RCC_PLLCFGR_PLLPEN = 0x10000
	// Position of PLLN field.
	RCC_PLLCFGR_PLLN_Pos = 0x8
	// Bit mask of PLLN field.
	RCC_PLLCFGR_PLLN_Msk = 0x7f00
	// Position of PLLM field.
	RCC_PLLCFGR_PLLM_Pos = 0x4
	// Bit mask of PLLM field.
	RCC_PLLCFGR_PLLM_Msk = 0xf0
	// Position of PLLSRC field.
	RCC_PLLCFGR_PLLSRC_Pos = 0x0
	// Bit mask of PLLSRC field.
	RCC_PLLCFGR_PLLSRC_Msk = 0x3

	// PLLSAI1CFGR: PLLSAI1 configuration register
	// Position of PLLSAI1PDIV field.
	RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos = 0x1b
	// Bit mask of PLLSAI1PDIV field.
	RCC_PLLSAI1CFGR_PLLSAI1PDIV_Msk = 0xf8000000
	// Position of PLLSAI1R field.
	RCC_PLLSAI1CFGR_PLLSAI1R_Pos = 0x19
	// Bit mask of PLLSAI1R field.
	RCC_PLLSAI1CFGR_PLLSAI1R_Msk = 0x6000000
	// Position of PLLSAI1REN field.
	RCC_PLLSAI1CFGR_PLLSAI1REN_Pos = 0x18
	// Bit mask of PLLSAI1REN field.
	RCC_PLLSAI1CFGR_PLLSAI1REN_Msk = 0x1000000
	// Bit PLLSAI1REN.
	RCC_PLLSAI1CFGR_PLLSAI1REN = 0x1000000
	// Position of PLLSAI1Q field.
	RCC_PLLSAI1CFGR_PLLSAI1Q_Pos = 0x15
	// Bit mask of PLLSAI1Q field.
	RCC_PLLSAI1CFGR_PLLSAI1Q_Msk = 0x600000
	// Position of PLLSAI1QEN field.
	RCC_PLLSAI1CFGR_PLLSAI1QEN_Pos = 0x14
	// Bit mask of PLLSAI1QEN field.
	RCC_PLLSAI1CFGR_PLLSAI1QEN_Msk = 0x100000
	// Bit PLLSAI1QEN.
	RCC_PLLSAI1CFGR_PLLSAI1QEN = 0x100000
	// Position of PLLSAI1P field.
	RCC_PLLSAI1CFGR_PLLSAI1P_Pos = 0x11
	// Bit mask of PLLSAI1P field.
	RCC_PLLSAI1CFGR_PLLSAI1P_Msk = 0x20000
	// Bit PLLSAI1P.
	RCC_PLLSAI1CFGR_PLLSAI1P = 0x20000
	// Position of PLLSAI1PEN field.
	RCC_PLLSAI1CFGR_PLLSAI1PEN_Pos = 0x10
	// Bit mask of PLLSAI1PEN field.
	RCC_PLLSAI1CFGR_PLLSAI1PEN_Msk = 0x10000
	// Bit PLLSAI1PEN.
	RCC_PLLSAI1CFGR_PLLSAI1PEN = 0x10000
	// Position of PLLSAI1N field.
	RCC_PLLSAI1CFGR_PLLSAI1N_Pos = 0x8
	// Bit mask of PLLSAI1N field.
	RCC_PLLSAI1CFGR_PLLSAI1N_Msk = 0x7f00
	// Position of PLLSAI1M field.
	RCC_PLLSAI1CFGR_PLLSAI1M_Pos = 0x4
	// Bit mask of PLLSAI1M field.
	RCC_PLLSAI1CFGR_PLLSAI1M_Msk = 0xf0

	// PLLSAI2CFGR: PLLSAI2 configuration register
	// Position of PLLSAI2PDIV field.
	RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos = 0x1b
	// Bit mask of PLLSAI2PDIV field.
	RCC_PLLSAI2CFGR_PLLSAI2PDIV_Msk = 0xf8000000
	// Position of PLLSAI2R field.
	RCC_PLLSAI2CFGR_PLLSAI2R_Pos = 0x19
	// Bit mask of PLLSAI2R field.
	RCC_PLLSAI2CFGR_PLLSAI2R_Msk = 0x6000000
	// Position of PLLSAI2REN field.
	RCC_PLLSAI2CFGR_PLLSAI2REN_Pos = 0x18
	// Bit mask of PLLSAI2REN field.
	RCC_PLLSAI2CFGR_PLLSAI2REN_Msk = 0x1000000
	// Bit PLLSAI2REN.
	RCC_PLLSAI2CFGR_PLLSAI2REN = 0x1000000
	// Position of PLLSAI2Q field.
	RCC_PLLSAI2CFGR_PLLSAI2Q_Pos = 0x15
	// Bit mask of PLLSAI2Q field.
	RCC_PLLSAI2CFGR_PLLSAI2Q_Msk = 0x600000
	// Position of PLLSAI2QEN field.
	RCC_PLLSAI2CFGR_PLLSAI2QEN_Pos = 0x14
	// Bit mask of PLLSAI2QEN field.
	RCC_PLLSAI2CFGR_PLLSAI2QEN_Msk = 0x100000
	// Bit PLLSAI2QEN.
	RCC_PLLSAI2CFGR_PLLSAI2QEN = 0x100000
	// Position of PLLSAI2P field.
	RCC_PLLSAI2CFGR_PLLSAI2P_Pos = 0x11
	// Bit mask of PLLSAI2P field.
	RCC_PLLSAI2CFGR_PLLSAI2P_Msk = 0x20000
	// Bit PLLSAI2P.
	RCC_PLLSAI2CFGR_PLLSAI2P = 0x20000
	// Position of PLLSAI2PEN field.
	RCC_PLLSAI2CFGR_PLLSAI2PEN_Pos = 0x10
	// Bit mask of PLLSAI2PEN field.
	RCC_PLLSAI2CFGR_PLLSAI2PEN_Msk = 0x10000
	// Bit PLLSAI2PEN.
	RCC_PLLSAI2CFGR_PLLSAI2PEN = 0x10000
	// Position of PLLSAI2N field.
	RCC_PLLSAI2CFGR_PLLSAI2N_Pos = 0x8
	// Bit mask of PLLSAI2N field.
	RCC_PLLSAI2CFGR_PLLSAI2N_Msk = 0x7f00
	// Position of PLLSAI2M field.
	RCC_PLLSAI2CFGR_PLLSAI2M_Pos = 0x4
	// Bit mask of PLLSAI2M field.
	RCC_PLLSAI2CFGR_PLLSAI2M_Msk = 0xf0

	// CIER: Clock interrupt enable register
	// Position of LSIRDYIE field.
	RCC_CIER_LSIRDYIE_Pos = 0x0
	// Bit mask of LSIRDYIE field.
	RCC_CIER_LSIRDYIE_Msk = 0x1
	// Bit LSIRDYIE.
	RCC_CIER_LSIRDYIE = 0x1
	// Position of LSERDYIE field.
	RCC_CIER_LSERDYIE_Pos = 0x1
	// Bit mask of LSERDYIE field.
	RCC_CIER_LSERDYIE_Msk = 0x2
	// Bit LSERDYIE.
	RCC_CIER_LSERDYIE = 0x2
	// Position of MSIRDYIE field.
	RCC_CIER_MSIRDYIE_Pos = 0x2
	// Bit mask of MSIRDYIE field.
	RCC_CIER_MSIRDYIE_Msk = 0x4
	// Bit MSIRDYIE.
	RCC_CIER_MSIRDYIE = 0x4
	// Position of HSIRDYIE field.
	RCC_CIER_HSIRDYIE_Pos = 0x3
	// Bit mask of HSIRDYIE field.
	RCC_CIER_HSIRDYIE_Msk = 0x8
	// Bit HSIRDYIE.
	RCC_CIER_HSIRDYIE = 0x8
	// Position of HSERDYIE field.
	RCC_CIER_HSERDYIE_Pos = 0x4
	// Bit mask of HSERDYIE field.
	RCC_CIER_HSERDYIE_Msk = 0x10
	// Bit HSERDYIE.
	RCC_CIER_HSERDYIE = 0x10
	// Position of PLLRDYIE field.
	RCC_CIER_PLLRDYIE_Pos = 0x5
	// Bit mask of PLLRDYIE field.
	RCC_CIER_PLLRDYIE_Msk = 0x20
	// Bit PLLRDYIE.
	RCC_CIER_PLLRDYIE = 0x20
	// Position of PLLSAI1RDYIE field.
	RCC_CIER_PLLSAI1RDYIE_Pos = 0x6
	// Bit mask of PLLSAI1RDYIE field.
	RCC_CIER_PLLSAI1RDYIE_Msk = 0x40
	// Bit PLLSAI1RDYIE.
	RCC_CIER_PLLSAI1RDYIE = 0x40
	// Position of PLLSAI2RDYIE field.
	RCC_CIER_PLLSAI2RDYIE_Pos = 0x7
	// Bit mask of PLLSAI2RDYIE field.
	RCC_CIER_PLLSAI2RDYIE_Msk = 0x80
	// Bit PLLSAI2RDYIE.
	RCC_CIER_PLLSAI2RDYIE = 0x80
	// Position of LSECSSIE field.
	RCC_CIER_LSECSSIE_Pos = 0x9
	// Bit mask of LSECSSIE field.
	RCC_CIER_LSECSSIE_Msk = 0x200
	// Bit LSECSSIE.
	RCC_CIER_LSECSSIE = 0x200
	// Position of HSI48RDYIE field.
	RCC_CIER_HSI48RDYIE_Pos = 0xa
	// Bit mask of HSI48RDYIE field.
	RCC_CIER_HSI48RDYIE_Msk = 0x400
	// Bit HSI48RDYIE.
	RCC_CIER_HSI48RDYIE = 0x400

	// CIFR: Clock interrupt flag register
	// Position of LSIRDYF field.
	RCC_CIFR_LSIRDYF_Pos = 0x0
	// Bit mask of LSIRDYF field.
	RCC_CIFR_LSIRDYF_Msk = 0x1
	// Bit LSIRDYF.
	RCC_CIFR_LSIRDYF = 0x1
	// Position of LSERDYF field.
	RCC_CIFR_LSERDYF_Pos = 0x1
	// Bit mask of LSERDYF field.
	RCC_CIFR_LSERDYF_Msk = 0x2
	// Bit LSERDYF.
	RCC_CIFR_LSERDYF = 0x2
	// Position of MSIRDYF field.
	RCC_CIFR_MSIRDYF_Pos = 0x2
	// Bit mask of MSIRDYF field.
	RCC_CIFR_MSIRDYF_Msk = 0x4
	// Bit MSIRDYF.
	RCC_CIFR_MSIRDYF = 0x4
	// Position of HSIRDYF field.
	RCC_CIFR_HSIRDYF_Pos = 0x3
	// Bit mask of HSIRDYF field.
	RCC_CIFR_HSIRDYF_Msk = 0x8
	// Bit HSIRDYF.
	RCC_CIFR_HSIRDYF = 0x8
	// Position of HSERDYF field.
	RCC_CIFR_HSERDYF_Pos = 0x4
	// Bit mask of HSERDYF field.
	RCC_CIFR_HSERDYF_Msk = 0x10
	// Bit HSERDYF.
	RCC_CIFR_HSERDYF = 0x10
	// Position of PLLRDYF field.
	RCC_CIFR_PLLRDYF_Pos = 0x5
	// Bit mask of PLLRDYF field.
	RCC_CIFR_PLLRDYF_Msk = 0x20
	// Bit PLLRDYF.
	RCC_CIFR_PLLRDYF = 0x20
	// Position of PLLSAI1RDYF field.
	RCC_CIFR_PLLSAI1RDYF_Pos = 0x6
	// Bit mask of PLLSAI1RDYF field.
	RCC_CIFR_PLLSAI1RDYF_Msk = 0x40
	// Bit PLLSAI1RDYF.
	RCC_CIFR_PLLSAI1RDYF = 0x40
	// Position of PLLSAI2RDYF field.
	RCC_CIFR_PLLSAI2RDYF_Pos = 0x7
	// Bit mask of PLLSAI2RDYF field.
	RCC_CIFR_PLLSAI2RDYF_Msk = 0x80
	// Bit PLLSAI2RDYF.
	RCC_CIFR_PLLSAI2RDYF = 0x80
	// Position of CSSF field.
	RCC_CIFR_CSSF_Pos = 0x8
	// Bit mask of CSSF field.
	RCC_CIFR_CSSF_Msk = 0x100
	// Bit CSSF.
	RCC_CIFR_CSSF = 0x100
	// Position of LSECSSF field.
	RCC_CIFR_LSECSSF_Pos = 0x9
	// Bit mask of LSECSSF field.
	RCC_CIFR_LSECSSF_Msk = 0x200
	// Bit LSECSSF.
	RCC_CIFR_LSECSSF = 0x200
	// Position of HSI48RDYF field.
	RCC_CIFR_HSI48RDYF_Pos = 0xa
	// Bit mask of HSI48RDYF field.
	RCC_CIFR_HSI48RDYF_Msk = 0x400
	// Bit HSI48RDYF.
	RCC_CIFR_HSI48RDYF = 0x400

	// CICR: Clock interrupt clear register
	// Position of LSIRDYC field.
	RCC_CICR_LSIRDYC_Pos = 0x0
	// Bit mask of LSIRDYC field.
	RCC_CICR_LSIRDYC_Msk = 0x1
	// Bit LSIRDYC.
	RCC_CICR_LSIRDYC = 0x1
	// Position of LSERDYC field.
	RCC_CICR_LSERDYC_Pos = 0x1
	// Bit mask of LSERDYC field.
	RCC_CICR_LSERDYC_Msk = 0x2
	// Bit LSERDYC.
	RCC_CICR_LSERDYC = 0x2
	// Position of MSIRDYC field.
	RCC_CICR_MSIRDYC_Pos = 0x2
	// Bit mask of MSIRDYC field.
	RCC_CICR_MSIRDYC_Msk = 0x4
	// Bit MSIRDYC.
	RCC_CICR_MSIRDYC = 0x4
	// Position of HSIRDYC field.
	RCC_CICR_HSIRDYC_Pos = 0x3
	// Bit mask of HSIRDYC field.
	RCC_CICR_HSIRDYC_Msk = 0x8
	// Bit HSIRDYC.
	RCC_CICR_HSIRDYC = 0x8
	// Position of HSERDYC field.
	RCC_CICR_HSERDYC_Pos = 0x4
	// Bit mask of HSERDYC field.
	RCC_CICR_HSERDYC_Msk = 0x10
	// Bit HSERDYC.
	RCC_CICR_HSERDYC = 0x10
	// Position of PLLRDYC field.
	RCC_CICR_PLLRDYC_Pos = 0x5
	// Bit mask of PLLRDYC field.
	RCC_CICR_PLLRDYC_Msk = 0x20
	// Bit PLLRDYC.
	RCC_CICR_PLLRDYC = 0x20
	// Position of PLLSAI1RDYC field.
	RCC_CICR_PLLSAI1RDYC_Pos = 0x6
	// Bit mask of PLLSAI1RDYC field.
	RCC_CICR_PLLSAI1RDYC_Msk = 0x40
	// Bit PLLSAI1RDYC.
	RCC_CICR_PLLSAI1RDYC = 0x40
	// Position of PLLSAI2RDYC field.
	RCC_CICR_PLLSAI2RDYC_Pos = 0x7
	// Bit mask of PLLSAI2RDYC field.
	RCC_CICR_PLLSAI2RDYC_Msk = 0x80
	// Bit PLLSAI2RDYC.
	RCC_CICR_PLLSAI2RDYC = 0x80
	// Position of CSSC field.
	RCC_CICR_CSSC_Pos = 0x8
	// Bit mask of CSSC field.
	RCC_CICR_CSSC_Msk = 0x100
	// Bit CSSC.
	RCC_CICR_CSSC = 0x100
	// Position of LSECSSC field.
	RCC_CICR_LSECSSC_Pos = 0x9
	// Bit mask of LSECSSC field.
	RCC_CICR_LSECSSC_Msk = 0x200
	// Bit LSECSSC.
	RCC_CICR_LSECSSC = 0x200
	// Position of HSI48RDYC field.
	RCC_CICR_HSI48RDYC_Pos = 0xa
	// Bit mask of HSI48RDYC field.
	RCC_CICR_HSI48RDYC_Msk = 0x400
	// Bit HSI48RDYC.
	RCC_CICR_HSI48RDYC = 0x400

	// AHB1RSTR: AHB1 peripheral reset register
	// Position of DMA1RST field.
	RCC_AHB1RSTR_DMA1RST_Pos = 0x0
	// Bit mask of DMA1RST field.
	RCC_AHB1RSTR_DMA1RST_Msk = 0x1
	// Bit DMA1RST.
	RCC_AHB1RSTR_DMA1RST = 0x1
	// Position of DMA2RST field.
	RCC_AHB1RSTR_DMA2RST_Pos = 0x1
	// Bit mask of DMA2RST field.
	RCC_AHB1RSTR_DMA2RST_Msk = 0x2
	// Bit DMA2RST.
	RCC_AHB1RSTR_DMA2RST = 0x2
	// Position of DMAMUX1RST field.
	RCC_AHB1RSTR_DMAMUX1RST_Pos = 0x2
	// Bit mask of DMAMUX1RST field.
	RCC_AHB1RSTR_DMAMUX1RST_Msk = 0x4
	// Bit DMAMUX1RST.
	RCC_AHB1RSTR_DMAMUX1RST = 0x4
	// Position of FLASHRST field.
	RCC_AHB1RSTR_FLASHRST_Pos = 0x8
	// Bit mask of FLASHRST field.
	RCC_AHB1RSTR_FLASHRST_Msk = 0x100
	// Bit FLASHRST.
	RCC_AHB1RSTR_FLASHRST = 0x100
	// Position of CRCRST field.
	RCC_AHB1RSTR_CRCRST_Pos = 0xc
	// Bit mask of CRCRST field.
	RCC_AHB1RSTR_CRCRST_Msk = 0x1000
	// Bit CRCRST.
	RCC_AHB1RSTR_CRCRST = 0x1000
	// Position of TSCRST field.
	RCC_AHB1RSTR_TSCRST_Pos = 0x10
	// Bit mask of TSCRST field.
	RCC_AHB1RSTR_TSCRST_Msk = 0x10000
	// Bit TSCRST.
	RCC_AHB1RSTR_TSCRST = 0x10000
	// Position of DMA2DRST field.
	RCC_AHB1RSTR_DMA2DRST_Pos = 0x11
	// Bit mask of DMA2DRST field.
	RCC_AHB1RSTR_DMA2DRST_Msk = 0x20000
	// Bit DMA2DRST.
	RCC_AHB1RSTR_DMA2DRST = 0x20000
	// Position of GFXMMURST field.
	RCC_AHB1RSTR_GFXMMURST_Pos = 0x12
	// Bit mask of GFXMMURST field.
	RCC_AHB1RSTR_GFXMMURST_Msk = 0x40000
	// Bit GFXMMURST.
	RCC_AHB1RSTR_GFXMMURST = 0x40000

	// AHB2RSTR: AHB2 peripheral reset register
	// Position of GPIOARST field.
	RCC_AHB2RSTR_GPIOARST_Pos = 0x0
	// Bit mask of GPIOARST field.
	RCC_AHB2RSTR_GPIOARST_Msk = 0x1
	// Bit GPIOARST.
	RCC_AHB2RSTR_GPIOARST = 0x1
	// Position of GPIOBRST field.
	RCC_AHB2RSTR_GPIOBRST_Pos = 0x1
	// Bit mask of GPIOBRST field.
	RCC_AHB2RSTR_GPIOBRST_Msk = 0x2
	// Bit GPIOBRST.
	RCC_AHB2RSTR_GPIOBRST = 0x2
	// Position of GPIOCRST field.
	RCC_AHB2RSTR_GPIOCRST_Pos = 0x2
	// Bit mask of GPIOCRST field.
	RCC_AHB2RSTR_GPIOCRST_Msk = 0x4
	// Bit GPIOCRST.
	RCC_AHB2RSTR_GPIOCRST = 0x4
	// Position of GPIODRST field.
	RCC_AHB2RSTR_GPIODRST_Pos = 0x3
	// Bit mask of GPIODRST field.
	RCC_AHB2RSTR_GPIODRST_Msk = 0x8
	// Bit GPIODRST.
	RCC_AHB2RSTR_GPIODRST = 0x8
	// Position of GPIOERST field.
	RCC_AHB2RSTR_GPIOERST_Pos = 0x4
	// Bit mask of GPIOERST field.
	RCC_AHB2RSTR_GPIOERST_Msk = 0x10
	// Bit GPIOERST.
	RCC_AHB2RSTR_GPIOERST = 0x10
	// Position of GPIOFRST field.
	RCC_AHB2RSTR_GPIOFRST_Pos = 0x5
	// Bit mask of GPIOFRST field.
	RCC_AHB2RSTR_GPIOFRST_Msk = 0x20
	// Bit GPIOFRST.
	RCC_AHB2RSTR_GPIOFRST = 0x20
	// Position of GPIOGRST field.
	RCC_AHB2RSTR_GPIOGRST_Pos = 0x6
	// Bit mask of GPIOGRST field.
	RCC_AHB2RSTR_GPIOGRST_Msk = 0x40
	// Bit GPIOGRST.
	RCC_AHB2RSTR_GPIOGRST = 0x40
	// Position of GPIOHRST field.
	RCC_AHB2RSTR_GPIOHRST_Pos = 0x7
	// Bit mask of GPIOHRST field.
	RCC_AHB2RSTR_GPIOHRST_Msk = 0x80
	// Bit GPIOHRST.
	RCC_AHB2RSTR_GPIOHRST = 0x80
	// Position of GPIOIRST field.
	RCC_AHB2RSTR_GPIOIRST_Pos = 0x8
	// Bit mask of GPIOIRST field.
	RCC_AHB2RSTR_GPIOIRST_Msk = 0x100
	// Bit GPIOIRST.
	RCC_AHB2RSTR_GPIOIRST = 0x100
	// Position of OTGFSRST field.
	RCC_AHB2RSTR_OTGFSRST_Pos = 0xc
	// Bit mask of OTGFSRST field.
	RCC_AHB2RSTR_OTGFSRST_Msk = 0x1000
	// Bit OTGFSRST.
	RCC_AHB2RSTR_OTGFSRST = 0x1000
	// Position of ADCRST field.
	RCC_AHB2RSTR_ADCRST_Pos = 0xd
	// Bit mask of ADCRST field.
	RCC_AHB2RSTR_ADCRST_Msk = 0x2000
	// Bit ADCRST.
	RCC_AHB2RSTR_ADCRST = 0x2000
	// Position of DCMIRST field.
	RCC_AHB2RSTR_DCMIRST_Pos = 0xe
	// Bit mask of DCMIRST field.
	RCC_AHB2RSTR_DCMIRST_Msk = 0x4000
	// Bit DCMIRST.
	RCC_AHB2RSTR_DCMIRST = 0x4000
	// Position of AESRST field.
	RCC_AHB2RSTR_AESRST_Pos = 0x10
	// Bit mask of AESRST field.
	RCC_AHB2RSTR_AESRST_Msk = 0x10000
	// Bit AESRST.
	RCC_AHB2RSTR_AESRST = 0x10000
	// Position of HASHRST field.
	RCC_AHB2RSTR_HASHRST_Pos = 0x11
	// Bit mask of HASHRST field.
	RCC_AHB2RSTR_HASHRST_Msk = 0x20000
	// Bit HASHRST.
	RCC_AHB2RSTR_HASHRST = 0x20000
	// Position of RNGRST field.
	RCC_AHB2RSTR_RNGRST_Pos = 0x12
	// Bit mask of RNGRST field.
	RCC_AHB2RSTR_RNGRST_Msk = 0x40000
	// Bit RNGRST.
	RCC_AHB2RSTR_RNGRST = 0x40000
	// Position of OSPIMRST field.
	RCC_AHB2RSTR_OSPIMRST_Pos = 0x14
	// Bit mask of OSPIMRST field.
	RCC_AHB2RSTR_OSPIMRST_Msk = 0x100000
	// Bit OSPIMRST.
	RCC_AHB2RSTR_OSPIMRST = 0x100000
	// Position of SDMMC1RST field.
	RCC_AHB2RSTR_SDMMC1RST_Pos = 0x16
	// Bit mask of SDMMC1RST field.
	RCC_AHB2RSTR_SDMMC1RST_Msk = 0x400000
	// Bit SDMMC1RST.
	RCC_AHB2RSTR_SDMMC1RST = 0x400000

	// AHB3RSTR: AHB3 peripheral reset register
	// Position of FMCRST field.
	RCC_AHB3RSTR_FMCRST_Pos = 0x0
	// Bit mask of FMCRST field.
	RCC_AHB3RSTR_FMCRST_Msk = 0x1
	// Bit FMCRST.
	RCC_AHB3RSTR_FMCRST = 0x1
	// Position of OSPI2RST field.
	RCC_AHB3RSTR_OSPI2RST_Pos = 0x9
	// Bit mask of OSPI2RST field.
	RCC_AHB3RSTR_OSPI2RST_Msk = 0x200
	// Bit OSPI2RST.
	RCC_AHB3RSTR_OSPI2RST = 0x200

	// APB1RSTR1: APB1 peripheral reset register 1
	// Position of LPTIM1RST field.
	RCC_APB1RSTR1_LPTIM1RST_Pos = 0x1f
	// Bit mask of LPTIM1RST field.
	RCC_APB1RSTR1_LPTIM1RST_Msk = 0x80000000
	// Bit LPTIM1RST.
	RCC_APB1RSTR1_LPTIM1RST = 0x80000000
	// Position of OPAMPRST field.
	RCC_APB1RSTR1_OPAMPRST_Pos = 0x1e
	// Bit mask of OPAMPRST field.
	RCC_APB1RSTR1_OPAMPRST_Msk = 0x40000000
	// Bit OPAMPRST.
	RCC_APB1RSTR1_OPAMPRST = 0x40000000
	// Position of DAC1RST field.
	RCC_APB1RSTR1_DAC1RST_Pos = 0x1d
	// Bit mask of DAC1RST field.
	RCC_APB1RSTR1_DAC1RST_Msk = 0x20000000
	// Bit DAC1RST.
	RCC_APB1RSTR1_DAC1RST = 0x20000000
	// Position of PWRRST field.
	RCC_APB1RSTR1_PWRRST_Pos = 0x1c
	// Bit mask of PWRRST field.
	RCC_APB1RSTR1_PWRRST_Msk = 0x10000000
	// Bit PWRRST.
	RCC_APB1RSTR1_PWRRST = 0x10000000
	// Position of CAN1RST field.
	RCC_APB1RSTR1_CAN1RST_Pos = 0x19
	// Bit mask of CAN1RST field.
	RCC_APB1RSTR1_CAN1RST_Msk = 0x2000000
	// Bit CAN1RST.
	RCC_APB1RSTR1_CAN1RST = 0x2000000
	// Position of CRSRST field.
	RCC_APB1RSTR1_CRSRST_Pos = 0x18
	// Bit mask of CRSRST field.
	RCC_APB1RSTR1_CRSRST_Msk = 0x1000000
	// Bit CRSRST.
	RCC_APB1RSTR1_CRSRST = 0x1000000
	// Position of I2C3RST field.
	RCC_APB1RSTR1_I2C3RST_Pos = 0x17
	// Bit mask of I2C3RST field.
	RCC_APB1RSTR1_I2C3RST_Msk = 0x800000
	// Bit I2C3RST.
	RCC_APB1RSTR1_I2C3RST = 0x800000
	// Position of I2C2RST field.
	RCC_APB1RSTR1_I2C2RST_Pos = 0x16
	// Bit mask of I2C2RST field.
	RCC_APB1RSTR1_I2C2RST_Msk = 0x400000
	// Bit I2C2RST.
	RCC_APB1RSTR1_I2C2RST = 0x400000
	// Position of I2C1RST field.
	RCC_APB1RSTR1_I2C1RST_Pos = 0x15
	// Bit mask of I2C1RST field.
	RCC_APB1RSTR1_I2C1RST_Msk = 0x200000
	// Bit I2C1RST.
	RCC_APB1RSTR1_I2C1RST = 0x200000
	// Position of UART5RST field.
	RCC_APB1RSTR1_UART5RST_Pos = 0x14
	// Bit mask of UART5RST field.
	RCC_APB1RSTR1_UART5RST_Msk = 0x100000
	// Bit UART5RST.
	RCC_APB1RSTR1_UART5RST = 0x100000
	// Position of UART4RST field.
	RCC_APB1RSTR1_UART4RST_Pos = 0x13
	// Bit mask of UART4RST field.
	RCC_APB1RSTR1_UART4RST_Msk = 0x80000
	// Bit UART4RST.
	RCC_APB1RSTR1_UART4RST = 0x80000
	// Position of USART3RST field.
	RCC_APB1RSTR1_USART3RST_Pos = 0x12
	// Bit mask of USART3RST field.
	RCC_APB1RSTR1_USART3RST_Msk = 0x40000
	// Bit USART3RST.
	RCC_APB1RSTR1_USART3RST = 0x40000
	// Position of USART2RST field.
	RCC_APB1RSTR1_USART2RST_Pos = 0x11
	// Bit mask of USART2RST field.
	RCC_APB1RSTR1_USART2RST_Msk = 0x20000
	// Bit USART2RST.
	RCC_APB1RSTR1_USART2RST = 0x20000
	// Position of SPI3RST field.
	RCC_APB1RSTR1_SPI3RST_Pos = 0xf
	// Bit mask of SPI3RST field.
	RCC_APB1RSTR1_SPI3RST_Msk = 0x8000
	// Bit SPI3RST.
	RCC_APB1RSTR1_SPI3RST = 0x8000
	// Position of SPI2RST field.
	RCC_APB1RSTR1_SPI2RST_Pos = 0xe
	// Bit mask of SPI2RST field.
	RCC_APB1RSTR1_SPI2RST_Msk = 0x4000
	// Bit SPI2RST.
	RCC_APB1RSTR1_SPI2RST = 0x4000
	// Position of TIM7RST field.
	RCC_APB1RSTR1_TIM7RST_Pos = 0x5
	// Bit mask of TIM7RST field.
	RCC_APB1RSTR1_TIM7RST_Msk = 0x20
	// Bit TIM7RST.
	RCC_APB1RSTR1_TIM7RST = 0x20
	// Position of TIM6RST field.
	RCC_APB1RSTR1_TIM6RST_Pos = 0x4
	// Bit mask of TIM6RST field.
	RCC_APB1RSTR1_TIM6RST_Msk = 0x10
	// Bit TIM6RST.
	RCC_APB1RSTR1_TIM6RST = 0x10
	// Position of TIM5RST field.
	RCC_APB1RSTR1_TIM5RST_Pos = 0x3
	// Bit mask of TIM5RST field.
	RCC_APB1RSTR1_TIM5RST_Msk = 0x8
	// Bit TIM5RST.
	RCC_APB1RSTR1_TIM5RST = 0x8
	// Position of TIM4RST field.
	RCC_APB1RSTR1_TIM4RST_Pos = 0x2
	// Bit mask of TIM4RST field.
	RCC_APB1RSTR1_TIM4RST_Msk = 0x4
	// Bit TIM4RST.
	RCC_APB1RSTR1_TIM4RST = 0x4
	// Position of TIM3RST field.
	RCC_APB1RSTR1_TIM3RST_Pos = 0x1
	// Bit mask of TIM3RST field.
	RCC_APB1RSTR1_TIM3RST_Msk = 0x2
	// Bit TIM3RST.
	RCC_APB1RSTR1_TIM3RST = 0x2
	// Position of TIM2RST field.
	RCC_APB1RSTR1_TIM2RST_Pos = 0x0
	// Bit mask of TIM2RST field.
	RCC_APB1RSTR1_TIM2RST_Msk = 0x1
	// Bit TIM2RST.
	RCC_APB1RSTR1_TIM2RST = 0x1

	// APB1RSTR2: APB1 peripheral reset register 2
	// Position of LPUART1RST field.
	RCC_APB1RSTR2_LPUART1RST_Pos = 0x0
	// Bit mask of LPUART1RST field.
	RCC_APB1RSTR2_LPUART1RST_Msk = 0x1
	// Bit LPUART1RST.
	RCC_APB1RSTR2_LPUART1RST = 0x1
	// Position of I2C4RST field.
	RCC_APB1RSTR2_I2C4RST_Pos = 0x1
	// Bit mask of I2C4RST field.
	RCC_APB1RSTR2_I2C4RST_Msk = 0x2
	// Bit I2C4RST.
	RCC_APB1RSTR2_I2C4RST = 0x2
	// Position of LPTIM2RST field.
	RCC_APB1RSTR2_LPTIM2RST_Pos = 0x5
	// Bit mask of LPTIM2RST field.
	RCC_APB1RSTR2_LPTIM2RST_Msk = 0x20
	// Bit LPTIM2RST.
	RCC_APB1RSTR2_LPTIM2RST = 0x20

	// APB2RSTR: APB2 peripheral reset register
	// Position of SYSCFGRST field.
	RCC_APB2RSTR_SYSCFGRST_Pos = 0x0
	// Bit mask of SYSCFGRST field.
	RCC_APB2RSTR_SYSCFGRST_Msk = 0x1
	// Bit SYSCFGRST.
	RCC_APB2RSTR_SYSCFGRST = 0x1
	// Position of TIM1RST field.
	RCC_APB2RSTR_TIM1RST_Pos = 0xb
	// Bit mask of TIM1RST field.
	RCC_APB2RSTR_TIM1RST_Msk = 0x800
	// Bit TIM1RST.
	RCC_APB2RSTR_TIM1RST = 0x800
	// Position of SPI1RST field.
	RCC_APB2RSTR_SPI1RST_Pos = 0xc
	// Bit mask of SPI1RST field.
	RCC_APB2RSTR_SPI1RST_Msk = 0x1000
	// Bit SPI1RST.
	RCC_APB2RSTR_SPI1RST = 0x1000
	// Position of TIM8RST field.
	RCC_APB2RSTR_TIM8RST_Pos = 0xd
	// Bit mask of TIM8RST field.
	RCC_APB2RSTR_TIM8RST_Msk = 0x2000
	// Bit TIM8RST.
	RCC_APB2RSTR_TIM8RST = 0x2000
	// Position of USART1RST field.
	RCC_APB2RSTR_USART1RST_Pos = 0xe
	// Bit mask of USART1RST field.
	RCC_APB2RSTR_USART1RST_Msk = 0x4000
	// Bit USART1RST.
	RCC_APB2RSTR_USART1RST = 0x4000
	// Position of TIM15RST field.
	RCC_APB2RSTR_TIM15RST_Pos = 0x10
	// Bit mask of TIM15RST field.
	RCC_APB2RSTR_TIM15RST_Msk = 0x10000
	// Bit TIM15RST.
	RCC_APB2RSTR_TIM15RST = 0x10000
	// Position of TIM16RST field.
	RCC_APB2RSTR_TIM16RST_Pos = 0x11
	// Bit mask of TIM16RST field.
	RCC_APB2RSTR_TIM16RST_Msk = 0x20000
	// Bit TIM16RST.
	RCC_APB2RSTR_TIM16RST = 0x20000
	// Position of TIM17RST field.
	RCC_APB2RSTR_TIM17RST_Pos = 0x12
	// Bit mask of TIM17RST field.
	RCC_APB2RSTR_TIM17RST_Msk = 0x40000
	// Bit TIM17RST.
	RCC_APB2RSTR_TIM17RST = 0x40000
	// Position of SAI1RST field.
	RCC_APB2RSTR_SAI1RST_Pos = 0x15
	// Bit mask of SAI1RST field.
	RCC_APB2RSTR_SAI1RST_Msk = 0x200000
	// Bit SAI1RST.
	RCC_APB2RSTR_SAI1RST = 0x200000
	// Position of SAI2RST field.
	RCC_APB2RSTR_SAI2RST_Pos = 0x16
	// Bit mask of SAI2RST field.
	RCC_APB2RSTR_SAI2RST_Msk = 0x400000
	// Bit SAI2RST.
	RCC_APB2RSTR_SAI2RST = 0x400000
	// Position of DFSDM1RST field.
	RCC_APB2RSTR_DFSDM1RST_Pos = 0x18
	// Bit mask of DFSDM1RST field.
	RCC_APB2RSTR_DFSDM1RST_Msk = 0x1000000
	// Bit DFSDM1RST.
	RCC_APB2RSTR_DFSDM1RST = 0x1000000
	// Position of LTDCRST field.
	RCC_APB2RSTR_LTDCRST_Pos = 0x1a
	// Bit mask of LTDCRST field.
	RCC_APB2RSTR_LTDCRST_Msk = 0x4000000
	// Bit LTDCRST.
	RCC_APB2RSTR_LTDCRST = 0x4000000
	// Position of DSIRST field.
	RCC_APB2RSTR_DSIRST_Pos = 0x1b
	// Bit mask of DSIRST field.
	RCC_APB2RSTR_DSIRST_Msk = 0x8000000
	// Bit DSIRST.
	RCC_APB2RSTR_DSIRST = 0x8000000

	// AHB1ENR: AHB1 peripheral clock enable register
	// Position of DMA1EN field.
	RCC_AHB1ENR_DMA1EN_Pos = 0x0
	// Bit mask of DMA1EN field.
	RCC_AHB1ENR_DMA1EN_Msk = 0x1
	// Bit DMA1EN.
	RCC_AHB1ENR_DMA1EN = 0x1
	// Position of DMA2EN field.
	RCC_AHB1ENR_DMA2EN_Pos = 0x1
	// Bit mask of DMA2EN field.
	RCC_AHB1ENR_DMA2EN_Msk = 0x2
	// Bit DMA2EN.
	RCC_AHB1ENR_DMA2EN = 0x2
	// Position of DMAMUX1EN field.
	RCC_AHB1ENR_DMAMUX1EN_Pos = 0x2
	// Bit mask of DMAMUX1EN field.
	RCC_AHB1ENR_DMAMUX1EN_Msk = 0x4
	// Bit DMAMUX1EN.
	RCC_AHB1ENR_DMAMUX1EN = 0x4
	// Position of FLASHEN field.
	RCC_AHB1ENR_FLASHEN_Pos = 0x8
	// Bit mask of FLASHEN field.
	RCC_AHB1ENR_FLASHEN_Msk = 0x100
	// Bit FLASHEN.
	RCC_AHB1ENR_FLASHEN = 0x100
	// Position of CRCEN field.
	RCC_AHB1ENR_CRCEN_Pos = 0xc
	// Bit mask of CRCEN field.
	RCC_AHB1ENR_CRCEN_Msk = 0x1000
	// Bit CRCEN.
	RCC_AHB1ENR_CRCEN = 0x1000
	// Position of TSCEN field.
	RCC_AHB1ENR_TSCEN_Pos = 0x10
	// Bit mask of TSCEN field.
	RCC_AHB1ENR_TSCEN_Msk = 0x10000
	// Bit TSCEN.
	RCC_AHB1ENR_TSCEN = 0x10000
	// Position of DMA2DEN field.
	RCC_AHB1ENR_DMA2DEN_Pos = 0x11
	// Bit mask of DMA2DEN field.
	RCC_AHB1ENR_DMA2DEN_Msk = 0x20000
	// Bit DMA2DEN.
	RCC_AHB1ENR_DMA2DEN = 0x20000
	// Position of GFXMMUEN field.
	RCC_AHB1ENR_GFXMMUEN_Pos = 0x12
	// Bit mask of GFXMMUEN field.
	RCC_AHB1ENR_GFXMMUEN_Msk = 0x40000
	// Bit GFXMMUEN.
	RCC_AHB1ENR_GFXMMUEN = 0x40000

	// AHB2ENR: AHB2 peripheral clock enable register
	// Position of GPIOAEN field.
	RCC_AHB2ENR_GPIOAEN_Pos = 0x0
	// Bit mask of GPIOAEN field.
	RCC_AHB2ENR_GPIOAEN_Msk = 0x1
	// Bit GPIOAEN.
	RCC_AHB2ENR_GPIOAEN = 0x1
	// Position of GPIOBEN field.
	RCC_AHB2ENR_GPIOBEN_Pos = 0x1
	// Bit mask of GPIOBEN field.
	RCC_AHB2ENR_GPIOBEN_Msk = 0x2
	// Bit GPIOBEN.
	RCC_AHB2ENR_GPIOBEN = 0x2
	// Position of GPIOCEN field.
	RCC_AHB2ENR_GPIOCEN_Pos = 0x2
	// Bit mask of GPIOCEN field.
	RCC_AHB2ENR_GPIOCEN_Msk = 0x4
	// Bit GPIOCEN.
	RCC_AHB2ENR_GPIOCEN = 0x4
	// Position of GPIODEN field.
	RCC_AHB2ENR_GPIODEN_Pos = 0x3
	// Bit mask of GPIODEN field.
	RCC_AHB2ENR_GPIODEN_Msk = 0x8
	// Bit GPIODEN.
	RCC_AHB2ENR_GPIODEN = 0x8
	// Position of GPIOEEN field.
	RCC_AHB2ENR_GPIOEEN_Pos = 0x4
	// Bit mask of GPIOEEN field.
	RCC_AHB2ENR_GPIOEEN_Msk = 0x10
	// Bit GPIOEEN.
	RCC_AHB2ENR_GPIOEEN = 0x10
	// Position of GPIOFEN field.
	RCC_AHB2ENR_GPIOFEN_Pos = 0x5
	// Bit mask of GPIOFEN field.
	RCC_AHB2ENR_GPIOFEN_Msk = 0x20
	// Bit GPIOFEN.
	RCC_AHB2ENR_GPIOFEN = 0x20
	// Position of GPIOGEN field.
	RCC_AHB2ENR_GPIOGEN_Pos = 0x6
	// Bit mask of GPIOGEN field.
	RCC_AHB2ENR_GPIOGEN_Msk = 0x40
	// Bit GPIOGEN.
	RCC_AHB2ENR_GPIOGEN = 0x40
	// Position of GPIOHEN field.
	RCC_AHB2ENR_GPIOHEN_Pos = 0x7
	// Bit mask of GPIOHEN field.
	RCC_AHB2ENR_GPIOHEN_Msk = 0x80
	// Bit GPIOHEN.
	RCC_AHB2ENR_GPIOHEN = 0x80
	// Position of GPIOIEN field.
	RCC_AHB2ENR_GPIOIEN_Pos = 0x8
	// Bit mask of GPIOIEN field.
	RCC_AHB2ENR_GPIOIEN_Msk = 0x100
	// Bit GPIOIEN.
	RCC_AHB2ENR_GPIOIEN = 0x100
	// Position of OTGFSEN field.
	RCC_AHB2ENR_OTGFSEN_Pos = 0xc
	// Bit mask of OTGFSEN field.
	RCC_AHB2ENR_OTGFSEN_Msk = 0x1000
	// Bit OTGFSEN.
	RCC_AHB2ENR_OTGFSEN = 0x1000
	// Position of ADCEN field.
	RCC_AHB2ENR_ADCEN_Pos = 0xd
	// Bit mask of ADCEN field.
	RCC_AHB2ENR_ADCEN_Msk = 0x2000
	// Bit ADCEN.
	RCC_AHB2ENR_ADCEN = 0x2000
	// Position of DCMIEN field.
	RCC_AHB2ENR_DCMIEN_Pos = 0xe
	// Bit mask of DCMIEN field.
	RCC_AHB2ENR_DCMIEN_Msk = 0x4000
	// Bit DCMIEN.
	RCC_AHB2ENR_DCMIEN = 0x4000
	// Position of AESEN field.
	RCC_AHB2ENR_AESEN_Pos = 0x10
	// Bit mask of AESEN field.
	RCC_AHB2ENR_AESEN_Msk = 0x10000
	// Bit AESEN.
	RCC_AHB2ENR_AESEN = 0x10000
	// Position of HASHEN field.
	RCC_AHB2ENR_HASHEN_Pos = 0x11
	// Bit mask of HASHEN field.
	RCC_AHB2ENR_HASHEN_Msk = 0x20000
	// Bit HASHEN.
	RCC_AHB2ENR_HASHEN = 0x20000
	// Position of RNGEN field.
	RCC_AHB2ENR_RNGEN_Pos = 0x12
	// Bit mask of RNGEN field.
	RCC_AHB2ENR_RNGEN_Msk = 0x40000
	// Bit RNGEN.
	RCC_AHB2ENR_RNGEN = 0x40000
	// Position of OSPIMEN field.
	RCC_AHB2ENR_OSPIMEN_Pos = 0x14
	// Bit mask of OSPIMEN field.
	RCC_AHB2ENR_OSPIMEN_Msk = 0x100000
	// Bit OSPIMEN.
	RCC_AHB2ENR_OSPIMEN = 0x100000
	// Position of SDMMC1EN field.
	RCC_AHB2ENR_SDMMC1EN_Pos = 0x16
	// Bit mask of SDMMC1EN field.
	RCC_AHB2ENR_SDMMC1EN_Msk = 0x400000
	// Bit SDMMC1EN.
	RCC_AHB2ENR_SDMMC1EN = 0x400000

	// AHB3ENR: AHB3 peripheral clock enable register
	// Position of FMCEN field.
	RCC_AHB3ENR_FMCEN_Pos = 0x0
	// Bit mask of FMCEN field.
	RCC_AHB3ENR_FMCEN_Msk = 0x1
	// Bit FMCEN.
	RCC_AHB3ENR_FMCEN = 0x1
	// Position of OSPI2EN field.
	RCC_AHB3ENR_OSPI2EN_Pos = 0x9
	// Bit mask of OSPI2EN field.
	RCC_AHB3ENR_OSPI2EN_Msk = 0x200
	// Bit OSPI2EN.
	RCC_AHB3ENR_OSPI2EN = 0x200

	// APB1ENR1: APB1ENR1
	// Position of TIM2EN field.
	RCC_APB1ENR1_TIM2EN_Pos = 0x0
	// Bit mask of TIM2EN field.
	RCC_APB1ENR1_TIM2EN_Msk = 0x1
	// Bit TIM2EN.
	RCC_APB1ENR1_TIM2EN = 0x1
	// Position of TIM3EN field.
	RCC_APB1ENR1_TIM3EN_Pos = 0x1
	// Bit mask of TIM3EN field.
	RCC_APB1ENR1_TIM3EN_Msk = 0x2
	// Bit TIM3EN.
	RCC_APB1ENR1_TIM3EN = 0x2
	// Position of TIM4EN field.
	RCC_APB1ENR1_TIM4EN_Pos = 0x2
	// Bit mask of TIM4EN field.
	RCC_APB1ENR1_TIM4EN_Msk = 0x4
	// Bit TIM4EN.
	RCC_APB1ENR1_TIM4EN = 0x4
	// Position of TIM5EN field.
	RCC_APB1ENR1_TIM5EN_Pos = 0x3
	// Bit mask of TIM5EN field.
	RCC_APB1ENR1_TIM5EN_Msk = 0x8
	// Bit TIM5EN.
	RCC_APB1ENR1_TIM5EN = 0x8
	// Position of TIM6EN field.
	RCC_APB1ENR1_TIM6EN_Pos = 0x4
	// Bit mask of TIM6EN field.
	RCC_APB1ENR1_TIM6EN_Msk = 0x10
	// Bit TIM6EN.
	RCC_APB1ENR1_TIM6EN = 0x10
	// Position of TIM7EN field.
	RCC_APB1ENR1_TIM7EN_Pos = 0x5
	// Bit mask of TIM7EN field.
	RCC_APB1ENR1_TIM7EN_Msk = 0x20
	// Bit TIM7EN.
	RCC_APB1ENR1_TIM7EN = 0x20
	// Position of RTCAPBEN field.
	RCC_APB1ENR1_RTCAPBEN_Pos = 0xa
	// Bit mask of RTCAPBEN field.
	RCC_APB1ENR1_RTCAPBEN_Msk = 0x400
	// Bit RTCAPBEN.
	RCC_APB1ENR1_RTCAPBEN = 0x400
	// Position of WWDGEN field.
	RCC_APB1ENR1_WWDGEN_Pos = 0xb
	// Bit mask of WWDGEN field.
	RCC_APB1ENR1_WWDGEN_Msk = 0x800
	// Bit WWDGEN.
	RCC_APB1ENR1_WWDGEN = 0x800
	// Position of SPI2EN field.
	RCC_APB1ENR1_SPI2EN_Pos = 0xe
	// Bit mask of SPI2EN field.
	RCC_APB1ENR1_SPI2EN_Msk = 0x4000
	// Bit SPI2EN.
	RCC_APB1ENR1_SPI2EN = 0x4000
	// Position of SPI3EN field.
	RCC_APB1ENR1_SPI3EN_Pos = 0xf
	// Bit mask of SPI3EN field.
	RCC_APB1ENR1_SPI3EN_Msk = 0x8000
	// Bit SPI3EN.
	RCC_APB1ENR1_SPI3EN = 0x8000
	// Position of USART2EN field.
	RCC_APB1ENR1_USART2EN_Pos = 0x11
	// Bit mask of USART2EN field.
	RCC_APB1ENR1_USART2EN_Msk = 0x20000
	// Bit USART2EN.
	RCC_APB1ENR1_USART2EN = 0x20000
	// Position of USART3EN field.
	RCC_APB1ENR1_USART3EN_Pos = 0x12
	// Bit mask of USART3EN field.
	RCC_APB1ENR1_USART3EN_Msk = 0x40000
	// Bit USART3EN.
	RCC_APB1ENR1_USART3EN = 0x40000
	// Position of UART4EN field.
	RCC_APB1ENR1_UART4EN_Pos = 0x13
	// Bit mask of UART4EN field.
	RCC_APB1ENR1_UART4EN_Msk = 0x80000
	// Bit UART4EN.
	RCC_APB1ENR1_UART4EN = 0x80000
	// Position of UART5EN field.
	RCC_APB1ENR1_UART5EN_Pos = 0x14
	// Bit mask of UART5EN field.
	RCC_APB1ENR1_UART5EN_Msk = 0x100000
	// Bit UART5EN.
	RCC_APB1ENR1_UART5EN = 0x100000
	// Position of I2C1EN field.
	RCC_APB1ENR1_I2C1EN_Pos = 0x15
	// Bit mask of I2C1EN field.
	RCC_APB1ENR1_I2C1EN_Msk = 0x200000
	// Bit I2C1EN.
	RCC_APB1ENR1_I2C1EN = 0x200000
	// Position of I2C2EN field.
	RCC_APB1ENR1_I2C2EN_Pos = 0x16
	// Bit mask of I2C2EN field.
	RCC_APB1ENR1_I2C2EN_Msk = 0x400000
	// Bit I2C2EN.
	RCC_APB1ENR1_I2C2EN = 0x400000
	// Position of I2C3EN field.
	RCC_APB1ENR1_I2C3EN_Pos = 0x17
	// Bit mask of I2C3EN field.
	RCC_APB1ENR1_I2C3EN_Msk = 0x800000
	// Bit I2C3EN.
	RCC_APB1ENR1_I2C3EN = 0x800000
	// Position of CRSEN field.
	RCC_APB1ENR1_CRSEN_Pos = 0x18
	// Bit mask of CRSEN field.
	RCC_APB1ENR1_CRSEN_Msk = 0x1000000
	// Bit CRSEN.
	RCC_APB1ENR1_CRSEN = 0x1000000
	// Position of CAN1EN field.
	RCC_APB1ENR1_CAN1EN_Pos = 0x19
	// Bit mask of CAN1EN field.
	RCC_APB1ENR1_CAN1EN_Msk = 0x2000000
	// Bit CAN1EN.
	RCC_APB1ENR1_CAN1EN = 0x2000000
	// Position of PWREN field.
	RCC_APB1ENR1_PWREN_Pos = 0x1c
	// Bit mask of PWREN field.
	RCC_APB1ENR1_PWREN_Msk = 0x10000000
	// Bit PWREN.
	RCC_APB1ENR1_PWREN = 0x10000000
	// Position of DAC1EN field.
	RCC_APB1ENR1_DAC1EN_Pos = 0x1d
	// Bit mask of DAC1EN field.
	RCC_APB1ENR1_DAC1EN_Msk = 0x20000000
	// Bit DAC1EN.
	RCC_APB1ENR1_DAC1EN = 0x20000000
	// Position of OPAMPEN field.
	RCC_APB1ENR1_OPAMPEN_Pos = 0x1e
	// Bit mask of OPAMPEN field.
	RCC_APB1ENR1_OPAMPEN_Msk = 0x40000000
	// Bit OPAMPEN.
	RCC_APB1ENR1_OPAMPEN = 0x40000000
	// Position of LPTIM1EN field.
	RCC_APB1ENR1_LPTIM1EN_Pos = 0x1f
	// Bit mask of LPTIM1EN field.
	RCC_APB1ENR1_LPTIM1EN_Msk = 0x80000000
	// Bit LPTIM1EN.
	RCC_APB1ENR1_LPTIM1EN = 0x80000000

	// APB1ENR2: APB1 peripheral clock enable register 2
	// Position of LPUART1EN field.
	RCC_APB1ENR2_LPUART1EN_Pos = 0x0
	// Bit mask of LPUART1EN field.
	RCC_APB1ENR2_LPUART1EN_Msk = 0x1
	// Bit LPUART1EN.
	RCC_APB1ENR2_LPUART1EN = 0x1
	// Position of I2C4EN field.
	RCC_APB1ENR2_I2C4EN_Pos = 0x1
	// Bit mask of I2C4EN field.
	RCC_APB1ENR2_I2C4EN_Msk = 0x2
	// Bit I2C4EN.
	RCC_APB1ENR2_I2C4EN = 0x2
	// Position of LPTIM2EN field.
	RCC_APB1ENR2_LPTIM2EN_Pos = 0x5
	// Bit mask of LPTIM2EN field.
	RCC_APB1ENR2_LPTIM2EN_Msk = 0x20
	// Bit LPTIM2EN.
	RCC_APB1ENR2_LPTIM2EN = 0x20

	// APB2ENR: APB2ENR
	// Position of SYSCFGEN field.
	RCC_APB2ENR_SYSCFGEN_Pos = 0x0
	// Bit mask of SYSCFGEN field.
	RCC_APB2ENR_SYSCFGEN_Msk = 0x1
	// Bit SYSCFGEN.
	RCC_APB2ENR_SYSCFGEN = 0x1
	// Position of FWEN field.
	RCC_APB2ENR_FWEN_Pos = 0x7
	// Bit mask of FWEN field.
	RCC_APB2ENR_FWEN_Msk = 0x80
	// Bit FWEN.
	RCC_APB2ENR_FWEN = 0x80
	// Position of TIM1EN field.
	RCC_APB2ENR_TIM1EN_Pos = 0xb
	// Bit mask of TIM1EN field.
	RCC_APB2ENR_TIM1EN_Msk = 0x800
	// Bit TIM1EN.
	RCC_APB2ENR_TIM1EN = 0x800
	// Position of SPI1EN field.
	RCC_APB2ENR_SPI1EN_Pos = 0xc
	// Bit mask of SPI1EN field.
	RCC_APB2ENR_SPI1EN_Msk = 0x1000
	// Bit SPI1EN.
	RCC_APB2ENR_SPI1EN = 0x1000
	// Position of TIM8EN field.
	RCC_APB2ENR_TIM8EN_Pos = 0xd
	// Bit mask of TIM8EN field.
	RCC_APB2ENR_TIM8EN_Msk = 0x2000
	// Bit TIM8EN.
	RCC_APB2ENR_TIM8EN = 0x2000
	// Position of USART1EN field.
	RCC_APB2ENR_USART1EN_Pos = 0xe
	// Bit mask of USART1EN field.
	RCC_APB2ENR_USART1EN_Msk = 0x4000
	// Bit USART1EN.
	RCC_APB2ENR_USART1EN = 0x4000
	// Position of TIM15EN field.
	RCC_APB2ENR_TIM15EN_Pos = 0x10
	// Bit mask of TIM15EN field.
	RCC_APB2ENR_TIM15EN_Msk = 0x10000
	// Bit TIM15EN.
	RCC_APB2ENR_TIM15EN = 0x10000
	// Position of TIM16EN field.
	RCC_APB2ENR_TIM16EN_Pos = 0x11
	// Bit mask of TIM16EN field.
	RCC_APB2ENR_TIM16EN_Msk = 0x20000
	// Bit TIM16EN.
	RCC_APB2ENR_TIM16EN = 0x20000
	// Position of TIM17EN field.
	RCC_APB2ENR_TIM17EN_Pos = 0x12
	// Bit mask of TIM17EN field.
	RCC_APB2ENR_TIM17EN_Msk = 0x40000
	// Bit TIM17EN.
	RCC_APB2ENR_TIM17EN = 0x40000
	// Position of SAI1EN field.
	RCC_APB2ENR_SAI1EN_Pos = 0x15
	// Bit mask of SAI1EN field.
	RCC_APB2ENR_SAI1EN_Msk = 0x200000
	// Bit SAI1EN.
	RCC_APB2ENR_SAI1EN = 0x200000
	// Position of SAI2EN field.
	RCC_APB2ENR_SAI2EN_Pos = 0x16
	// Bit mask of SAI2EN field.
	RCC_APB2ENR_SAI2EN_Msk = 0x400000
	// Bit SAI2EN.
	RCC_APB2ENR_SAI2EN = 0x400000
	// Position of DFSDM1EN field.
	RCC_APB2ENR_DFSDM1EN_Pos = 0x18
	// Bit mask of DFSDM1EN field.
	RCC_APB2ENR_DFSDM1EN_Msk = 0x1000000
	// Bit DFSDM1EN.
	RCC_APB2ENR_DFSDM1EN = 0x1000000
	// Position of LTDCEN field.
	RCC_APB2ENR_LTDCEN_Pos = 0x1a
	// Bit mask of LTDCEN field.
	RCC_APB2ENR_LTDCEN_Msk = 0x4000000
	// Bit LTDCEN.
	RCC_APB2ENR_LTDCEN = 0x4000000
	// Position of DSIEN field.
	RCC_APB2ENR_DSIEN_Pos = 0x1b
	// Bit mask of DSIEN field.
	RCC_APB2ENR_DSIEN_Msk = 0x8000000
	// Bit DSIEN.
	RCC_APB2ENR_DSIEN = 0x8000000

	// AHB1SMENR: AHB1 peripheral clocks enable in Sleep and Stop modes register
	// Position of DMA1SMEN field.
	RCC_AHB1SMENR_DMA1SMEN_Pos = 0x0
	// Bit mask of DMA1SMEN field.
	RCC_AHB1SMENR_DMA1SMEN_Msk = 0x1
	// Bit DMA1SMEN.
	RCC_AHB1SMENR_DMA1SMEN = 0x1
	// Position of DMA2SMEN field.
	RCC_AHB1SMENR_DMA2SMEN_Pos = 0x1
	// Bit mask of DMA2SMEN field.
	RCC_AHB1SMENR_DMA2SMEN_Msk = 0x2
	// Bit DMA2SMEN.
	RCC_AHB1SMENR_DMA2SMEN = 0x2
	// Position of DMAMUX1SMEN field.
	RCC_AHB1SMENR_DMAMUX1SMEN_Pos = 0x2
	// Bit mask of DMAMUX1SMEN field.
	RCC_AHB1SMENR_DMAMUX1SMEN_Msk = 0x4
	// Bit DMAMUX1SMEN.
	RCC_AHB1SMENR_DMAMUX1SMEN = 0x4
	// Position of FLASHSMEN field.
	RCC_AHB1SMENR_FLASHSMEN_Pos = 0x8
	// Bit mask of FLASHSMEN field.
	RCC_AHB1SMENR_FLASHSMEN_Msk = 0x100
	// Bit FLASHSMEN.
	RCC_AHB1SMENR_FLASHSMEN = 0x100
	// Position of SRAM1SMEN field.
	RCC_AHB1SMENR_SRAM1SMEN_Pos = 0x9
	// Bit mask of SRAM1SMEN field.
	RCC_AHB1SMENR_SRAM1SMEN_Msk = 0x200
	// Bit SRAM1SMEN.
	RCC_AHB1SMENR_SRAM1SMEN = 0x200
	// Position of CRCSMEN field.
	RCC_AHB1SMENR_CRCSMEN_Pos = 0xc
	// Bit mask of CRCSMEN field.
	RCC_AHB1SMENR_CRCSMEN_Msk = 0x1000
	// Bit CRCSMEN.
	RCC_AHB1SMENR_CRCSMEN = 0x1000
	// Position of TSCSMEN field.
	RCC_AHB1SMENR_TSCSMEN_Pos = 0x10
	// Bit mask of TSCSMEN field.
	RCC_AHB1SMENR_TSCSMEN_Msk = 0x10000
	// Bit TSCSMEN.
	RCC_AHB1SMENR_TSCSMEN = 0x10000
	// Position of DMA2DSMEN field.
	RCC_AHB1SMENR_DMA2DSMEN_Pos = 0x11
	// Bit mask of DMA2DSMEN field.
	RCC_AHB1SMENR_DMA2DSMEN_Msk = 0x20000
	// Bit DMA2DSMEN.
	RCC_AHB1SMENR_DMA2DSMEN = 0x20000
	// Position of GFXMMUSMEN field.
	RCC_AHB1SMENR_GFXMMUSMEN_Pos = 0x12
	// Bit mask of GFXMMUSMEN field.
	RCC_AHB1SMENR_GFXMMUSMEN_Msk = 0x40000
	// Bit GFXMMUSMEN.
	RCC_AHB1SMENR_GFXMMUSMEN = 0x40000

	// AHB2SMENR: AHB2 peripheral clocks enable in Sleep and Stop modes register
	// Position of GPIOASMEN field.
	RCC_AHB2SMENR_GPIOASMEN_Pos = 0x0
	// Bit mask of GPIOASMEN field.
	RCC_AHB2SMENR_GPIOASMEN_Msk = 0x1
	// Bit GPIOASMEN.
	RCC_AHB2SMENR_GPIOASMEN = 0x1
	// Position of GPIOBSMEN field.
	RCC_AHB2SMENR_GPIOBSMEN_Pos = 0x1
	// Bit mask of GPIOBSMEN field.
	RCC_AHB2SMENR_GPIOBSMEN_Msk = 0x2
	// Bit GPIOBSMEN.
	RCC_AHB2SMENR_GPIOBSMEN = 0x2
	// Position of GPIOCSMEN field.
	RCC_AHB2SMENR_GPIOCSMEN_Pos = 0x2
	// Bit mask of GPIOCSMEN field.
	RCC_AHB2SMENR_GPIOCSMEN_Msk = 0x4
	// Bit GPIOCSMEN.
	RCC_AHB2SMENR_GPIOCSMEN = 0x4
	// Position of GPIODSMEN field.
	RCC_AHB2SMENR_GPIODSMEN_Pos = 0x3
	// Bit mask of GPIODSMEN field.
	RCC_AHB2SMENR_GPIODSMEN_Msk = 0x8
	// Bit GPIODSMEN.
	RCC_AHB2SMENR_GPIODSMEN = 0x8
	// Position of GPIOESMEN field.
	RCC_AHB2SMENR_GPIOESMEN_Pos = 0x4
	// Bit mask of GPIOESMEN field.
	RCC_AHB2SMENR_GPIOESMEN_Msk = 0x10
	// Bit GPIOESMEN.
	RCC_AHB2SMENR_GPIOESMEN = 0x10
	// Position of GPIOFSMEN field.
	RCC_AHB2SMENR_GPIOFSMEN_Pos = 0x5
	// Bit mask of GPIOFSMEN field.
	RCC_AHB2SMENR_GPIOFSMEN_Msk = 0x20
	// Bit GPIOFSMEN.
	RCC_AHB2SMENR_GPIOFSMEN = 0x20
	// Position of GPIOGSMEN field.
	RCC_AHB2SMENR_GPIOGSMEN_Pos = 0x6
	// Bit mask of GPIOGSMEN field.
	RCC_AHB2SMENR_GPIOGSMEN_Msk = 0x40
	// Bit GPIOGSMEN.
	RCC_AHB2SMENR_GPIOGSMEN = 0x40
	// Position of GPIOHSMEN field.
	RCC_AHB2SMENR_GPIOHSMEN_Pos = 0x7
	// Bit mask of GPIOHSMEN field.
	RCC_AHB2SMENR_GPIOHSMEN_Msk = 0x80
	// Bit GPIOHSMEN.
	RCC_AHB2SMENR_GPIOHSMEN = 0x80
	// Position of GPIOISMEN field.
	RCC_AHB2SMENR_GPIOISMEN_Pos = 0x8
	// Bit mask of GPIOISMEN field.
	RCC_AHB2SMENR_GPIOISMEN_Msk = 0x100
	// Bit GPIOISMEN.
	RCC_AHB2SMENR_GPIOISMEN = 0x100
	// Position of SRAM2SMEN field.
	RCC_AHB2SMENR_SRAM2SMEN_Pos = 0x9
	// Bit mask of SRAM2SMEN field.
	RCC_AHB2SMENR_SRAM2SMEN_Msk = 0x200
	// Bit SRAM2SMEN.
	RCC_AHB2SMENR_SRAM2SMEN = 0x200
	// Position of SRAM3SMEN field.
	RCC_AHB2SMENR_SRAM3SMEN_Pos = 0xa
	// Bit mask of SRAM3SMEN field.
	RCC_AHB2SMENR_SRAM3SMEN_Msk = 0x400
	// Bit SRAM3SMEN.
	RCC_AHB2SMENR_SRAM3SMEN = 0x400
	// Position of OTGFSSMEN field.
	RCC_AHB2SMENR_OTGFSSMEN_Pos = 0xc
	// Bit mask of OTGFSSMEN field.
	RCC_AHB2SMENR_OTGFSSMEN_Msk = 0x1000
	// Bit OTGFSSMEN.
	RCC_AHB2SMENR_OTGFSSMEN = 0x1000
	// Position of ADCFSSMEN field.
	RCC_AHB2SMENR_ADCFSSMEN_Pos = 0xd
	// Bit mask of ADCFSSMEN field.
	RCC_AHB2SMENR_ADCFSSMEN_Msk = 0x2000
	// Bit ADCFSSMEN.
	RCC_AHB2SMENR_ADCFSSMEN = 0x2000
	// Position of DCMISMEN field.
	RCC_AHB2SMENR_DCMISMEN_Pos = 0xe
	// Bit mask of DCMISMEN field.
	RCC_AHB2SMENR_DCMISMEN_Msk = 0x4000
	// Bit DCMISMEN.
	RCC_AHB2SMENR_DCMISMEN = 0x4000
	// Position of AESSMEN field.
	RCC_AHB2SMENR_AESSMEN_Pos = 0x10
	// Bit mask of AESSMEN field.
	RCC_AHB2SMENR_AESSMEN_Msk = 0x10000
	// Bit AESSMEN.
	RCC_AHB2SMENR_AESSMEN = 0x10000
	// Position of HASHSMEN field.
	RCC_AHB2SMENR_HASHSMEN_Pos = 0x11
	// Bit mask of HASHSMEN field.
	RCC_AHB2SMENR_HASHSMEN_Msk = 0x20000
	// Bit HASHSMEN.
	RCC_AHB2SMENR_HASHSMEN = 0x20000
	// Position of RNGSMEN field.
	RCC_AHB2SMENR_RNGSMEN_Pos = 0x12
	// Bit mask of RNGSMEN field.
	RCC_AHB2SMENR_RNGSMEN_Msk = 0x40000
	// Bit RNGSMEN.
	RCC_AHB2SMENR_RNGSMEN = 0x40000
	// Position of OSPIMSMEN field.
	RCC_AHB2SMENR_OSPIMSMEN_Pos = 0x14
	// Bit mask of OSPIMSMEN field.
	RCC_AHB2SMENR_OSPIMSMEN_Msk = 0x100000
	// Bit OSPIMSMEN.
	RCC_AHB2SMENR_OSPIMSMEN = 0x100000
	// Position of SDMMC1SMEN field.
	RCC_AHB2SMENR_SDMMC1SMEN_Pos = 0x16
	// Bit mask of SDMMC1SMEN field.
	RCC_AHB2SMENR_SDMMC1SMEN_Msk = 0x400000
	// Bit SDMMC1SMEN.
	RCC_AHB2SMENR_SDMMC1SMEN = 0x400000

	// AHB3SMENR: AHB3 peripheral clocks enable in Sleep and Stop modes register
	// Position of FMCSMEN field.
	RCC_AHB3SMENR_FMCSMEN_Pos = 0x0
	// Bit mask of FMCSMEN field.
	RCC_AHB3SMENR_FMCSMEN_Msk = 0x1
	// Bit FMCSMEN.
	RCC_AHB3SMENR_FMCSMEN = 0x1
	// Position of OCTOSPI2 field.
	RCC_AHB3SMENR_OCTOSPI2_Pos = 0x9
	// Bit mask of OCTOSPI2 field.
	RCC_AHB3SMENR_OCTOSPI2_Msk = 0x200
	// Bit OCTOSPI2.
	RCC_AHB3SMENR_OCTOSPI2 = 0x200

	// APB1SMENR1: APB1SMENR1
	// Position of TIM2SMEN field.
	RCC_APB1SMENR1_TIM2SMEN_Pos = 0x0
	// Bit mask of TIM2SMEN field.
	RCC_APB1SMENR1_TIM2SMEN_Msk = 0x1
	// Bit TIM2SMEN.
	RCC_APB1SMENR1_TIM2SMEN = 0x1
	// Position of TIM3SMEN field.
	RCC_APB1SMENR1_TIM3SMEN_Pos = 0x1
	// Bit mask of TIM3SMEN field.
	RCC_APB1SMENR1_TIM3SMEN_Msk = 0x2
	// Bit TIM3SMEN.
	RCC_APB1SMENR1_TIM3SMEN = 0x2
	// Position of TIM4SMEN field.
	RCC_APB1SMENR1_TIM4SMEN_Pos = 0x2
	// Bit mask of TIM4SMEN field.
	RCC_APB1SMENR1_TIM4SMEN_Msk = 0x4
	// Bit TIM4SMEN.
	RCC_APB1SMENR1_TIM4SMEN = 0x4
	// Position of TIM5SMEN field.
	RCC_APB1SMENR1_TIM5SMEN_Pos = 0x3
	// Bit mask of TIM5SMEN field.
	RCC_APB1SMENR1_TIM5SMEN_Msk = 0x8
	// Bit TIM5SMEN.
	RCC_APB1SMENR1_TIM5SMEN = 0x8
	// Position of TIM6SMEN field.
	RCC_APB1SMENR1_TIM6SMEN_Pos = 0x4
	// Bit mask of TIM6SMEN field.
	RCC_APB1SMENR1_TIM6SMEN_Msk = 0x10
	// Bit TIM6SMEN.
	RCC_APB1SMENR1_TIM6SMEN = 0x10
	// Position of TIM7SMEN field.
	RCC_APB1SMENR1_TIM7SMEN_Pos = 0x5
	// Bit mask of TIM7SMEN field.
	RCC_APB1SMENR1_TIM7SMEN_Msk = 0x20
	// Bit TIM7SMEN.
	RCC_APB1SMENR1_TIM7SMEN = 0x20
	// Position of RTCAPBSMEN field.
	RCC_APB1SMENR1_RTCAPBSMEN_Pos = 0xa
	// Bit mask of RTCAPBSMEN field.
	RCC_APB1SMENR1_RTCAPBSMEN_Msk = 0x400
	// Bit RTCAPBSMEN.
	RCC_APB1SMENR1_RTCAPBSMEN = 0x400
	// Position of WWDGSMEN field.
	RCC_APB1SMENR1_WWDGSMEN_Pos = 0xb
	// Bit mask of WWDGSMEN field.
	RCC_APB1SMENR1_WWDGSMEN_Msk = 0x800
	// Bit WWDGSMEN.
	RCC_APB1SMENR1_WWDGSMEN = 0x800
	// Position of SPI2SMEN field.
	RCC_APB1SMENR1_SPI2SMEN_Pos = 0xe
	// Bit mask of SPI2SMEN field.
	RCC_APB1SMENR1_SPI2SMEN_Msk = 0x4000
	// Bit SPI2SMEN.
	RCC_APB1SMENR1_SPI2SMEN = 0x4000
	// Position of SP3SMEN field.
	RCC_APB1SMENR1_SP3SMEN_Pos = 0xf
	// Bit mask of SP3SMEN field.
	RCC_APB1SMENR1_SP3SMEN_Msk = 0x8000
	// Bit SP3SMEN.
	RCC_APB1SMENR1_SP3SMEN = 0x8000
	// Position of USART2SMEN field.
	RCC_APB1SMENR1_USART2SMEN_Pos = 0x11
	// Bit mask of USART2SMEN field.
	RCC_APB1SMENR1_USART2SMEN_Msk = 0x20000
	// Bit USART2SMEN.
	RCC_APB1SMENR1_USART2SMEN = 0x20000
	// Position of USART3SMEN field.
	RCC_APB1SMENR1_USART3SMEN_Pos = 0x12
	// Bit mask of USART3SMEN field.
	RCC_APB1SMENR1_USART3SMEN_Msk = 0x40000
	// Bit USART3SMEN.
	RCC_APB1SMENR1_USART3SMEN = 0x40000
	// Position of UART4SMEN field.
	RCC_APB1SMENR1_UART4SMEN_Pos = 0x13
	// Bit mask of UART4SMEN field.
	RCC_APB1SMENR1_UART4SMEN_Msk = 0x80000
	// Bit UART4SMEN.
	RCC_APB1SMENR1_UART4SMEN = 0x80000
	// Position of UART5SMEN field.
	RCC_APB1SMENR1_UART5SMEN_Pos = 0x14
	// Bit mask of UART5SMEN field.
	RCC_APB1SMENR1_UART5SMEN_Msk = 0x100000
	// Bit UART5SMEN.
	RCC_APB1SMENR1_UART5SMEN = 0x100000
	// Position of I2C1SMEN field.
	RCC_APB1SMENR1_I2C1SMEN_Pos = 0x15
	// Bit mask of I2C1SMEN field.
	RCC_APB1SMENR1_I2C1SMEN_Msk = 0x200000
	// Bit I2C1SMEN.
	RCC_APB1SMENR1_I2C1SMEN = 0x200000
	// Position of I2C2SMEN field.
	RCC_APB1SMENR1_I2C2SMEN_Pos = 0x16
	// Bit mask of I2C2SMEN field.
	RCC_APB1SMENR1_I2C2SMEN_Msk = 0x400000
	// Bit I2C2SMEN.
	RCC_APB1SMENR1_I2C2SMEN = 0x400000
	// Position of I2C3SMEN field.
	RCC_APB1SMENR1_I2C3SMEN_Pos = 0x17
	// Bit mask of I2C3SMEN field.
	RCC_APB1SMENR1_I2C3SMEN_Msk = 0x800000
	// Bit I2C3SMEN.
	RCC_APB1SMENR1_I2C3SMEN = 0x800000
	// Position of CRSSMEN field.
	RCC_APB1SMENR1_CRSSMEN_Pos = 0x18
	// Bit mask of CRSSMEN field.
	RCC_APB1SMENR1_CRSSMEN_Msk = 0x1000000
	// Bit CRSSMEN.
	RCC_APB1SMENR1_CRSSMEN = 0x1000000
	// Position of CAN1SMEN field.
	RCC_APB1SMENR1_CAN1SMEN_Pos = 0x19
	// Bit mask of CAN1SMEN field.
	RCC_APB1SMENR1_CAN1SMEN_Msk = 0x2000000
	// Bit CAN1SMEN.
	RCC_APB1SMENR1_CAN1SMEN = 0x2000000
	// Position of PWRSMEN field.
	RCC_APB1SMENR1_PWRSMEN_Pos = 0x1c
	// Bit mask of PWRSMEN field.
	RCC_APB1SMENR1_PWRSMEN_Msk = 0x10000000
	// Bit PWRSMEN.
	RCC_APB1SMENR1_PWRSMEN = 0x10000000
	// Position of DAC1SMEN field.
	RCC_APB1SMENR1_DAC1SMEN_Pos = 0x1d
	// Bit mask of DAC1SMEN field.
	RCC_APB1SMENR1_DAC1SMEN_Msk = 0x20000000
	// Bit DAC1SMEN.
	RCC_APB1SMENR1_DAC1SMEN = 0x20000000
	// Position of OPAMPSMEN field.
	RCC_APB1SMENR1_OPAMPSMEN_Pos = 0x1e
	// Bit mask of OPAMPSMEN field.
	RCC_APB1SMENR1_OPAMPSMEN_Msk = 0x40000000
	// Bit OPAMPSMEN.
	RCC_APB1SMENR1_OPAMPSMEN = 0x40000000
	// Position of LPTIM1SMEN field.
	RCC_APB1SMENR1_LPTIM1SMEN_Pos = 0x1f
	// Bit mask of LPTIM1SMEN field.
	RCC_APB1SMENR1_LPTIM1SMEN_Msk = 0x80000000
	// Bit LPTIM1SMEN.
	RCC_APB1SMENR1_LPTIM1SMEN = 0x80000000

	// APB1SMENR2: APB1 peripheral clocks enable in Sleep and Stop modes register 2
	// Position of LPUART1SMEN field.
	RCC_APB1SMENR2_LPUART1SMEN_Pos = 0x0
	// Bit mask of LPUART1SMEN field.
	RCC_APB1SMENR2_LPUART1SMEN_Msk = 0x1
	// Bit LPUART1SMEN.
	RCC_APB1SMENR2_LPUART1SMEN = 0x1
	// Position of I2C4SMEN field.
	RCC_APB1SMENR2_I2C4SMEN_Pos = 0x1
	// Bit mask of I2C4SMEN field.
	RCC_APB1SMENR2_I2C4SMEN_Msk = 0x2
	// Bit I2C4SMEN.
	RCC_APB1SMENR2_I2C4SMEN = 0x2
	// Position of LPTIM2SMEN field.
	RCC_APB1SMENR2_LPTIM2SMEN_Pos = 0x5
	// Bit mask of LPTIM2SMEN field.
	RCC_APB1SMENR2_LPTIM2SMEN_Msk = 0x20
	// Bit LPTIM2SMEN.
	RCC_APB1SMENR2_LPTIM2SMEN = 0x20

	// APB2SMENR: APB2SMENR
	// Position of SYSCFGSMEN field.
	RCC_APB2SMENR_SYSCFGSMEN_Pos = 0x0
	// Bit mask of SYSCFGSMEN field.
	RCC_APB2SMENR_SYSCFGSMEN_Msk = 0x1
	// Bit SYSCFGSMEN.
	RCC_APB2SMENR_SYSCFGSMEN = 0x1
	// Position of TIM1SMEN field.
	RCC_APB2SMENR_TIM1SMEN_Pos = 0xb
	// Bit mask of TIM1SMEN field.
	RCC_APB2SMENR_TIM1SMEN_Msk = 0x800
	// Bit TIM1SMEN.
	RCC_APB2SMENR_TIM1SMEN = 0x800
	// Position of SPI1SMEN field.
	RCC_APB2SMENR_SPI1SMEN_Pos = 0xc
	// Bit mask of SPI1SMEN field.
	RCC_APB2SMENR_SPI1SMEN_Msk = 0x1000
	// Bit SPI1SMEN.
	RCC_APB2SMENR_SPI1SMEN = 0x1000
	// Position of TIM8SMEN field.
	RCC_APB2SMENR_TIM8SMEN_Pos = 0xd
	// Bit mask of TIM8SMEN field.
	RCC_APB2SMENR_TIM8SMEN_Msk = 0x2000
	// Bit TIM8SMEN.
	RCC_APB2SMENR_TIM8SMEN = 0x2000
	// Position of USART1SMEN field.
	RCC_APB2SMENR_USART1SMEN_Pos = 0xe
	// Bit mask of USART1SMEN field.
	RCC_APB2SMENR_USART1SMEN_Msk = 0x4000
	// Bit USART1SMEN.
	RCC_APB2SMENR_USART1SMEN = 0x4000
	// Position of TIM15SMEN field.
	RCC_APB2SMENR_TIM15SMEN_Pos = 0x10
	// Bit mask of TIM15SMEN field.
	RCC_APB2SMENR_TIM15SMEN_Msk = 0x10000
	// Bit TIM15SMEN.
	RCC_APB2SMENR_TIM15SMEN = 0x10000
	// Position of TIM16SMEN field.
	RCC_APB2SMENR_TIM16SMEN_Pos = 0x11
	// Bit mask of TIM16SMEN field.
	RCC_APB2SMENR_TIM16SMEN_Msk = 0x20000
	// Bit TIM16SMEN.
	RCC_APB2SMENR_TIM16SMEN = 0x20000
	// Position of TIM17SMEN field.
	RCC_APB2SMENR_TIM17SMEN_Pos = 0x12
	// Bit mask of TIM17SMEN field.
	RCC_APB2SMENR_TIM17SMEN_Msk = 0x40000
	// Bit TIM17SMEN.
	RCC_APB2SMENR_TIM17SMEN = 0x40000
	// Position of SAI1SMEN field.
	RCC_APB2SMENR_SAI1SMEN_Pos = 0x15
	// Bit mask of SAI1SMEN field.
	RCC_APB2SMENR_SAI1SMEN_Msk = 0x200000
	// Bit SAI1SMEN.
	RCC_APB2SMENR_SAI1SMEN = 0x200000
	// Position of SAI2SMEN field.
	RCC_APB2SMENR_SAI2SMEN_Pos = 0x16
	// Bit mask of SAI2SMEN field.
	RCC_APB2SMENR_SAI2SMEN_Msk = 0x400000
	// Bit SAI2SMEN.
	RCC_APB2SMENR_SAI2SMEN = 0x400000
	// Position of DFSDM1SMEN field.
	RCC_APB2SMENR_DFSDM1SMEN_Pos = 0x18
	// Bit mask of DFSDM1SMEN field.
	RCC_APB2SMENR_DFSDM1SMEN_Msk = 0x1000000
	// Bit DFSDM1SMEN.
	RCC_APB2SMENR_DFSDM1SMEN = 0x1000000
	// Position of LTDCSMEN field.
	RCC_APB2SMENR_LTDCSMEN_Pos = 0x1a
	// Bit mask of LTDCSMEN field.
	RCC_APB2SMENR_LTDCSMEN_Msk = 0x4000000
	// Bit LTDCSMEN.
	RCC_APB2SMENR_LTDCSMEN = 0x4000000
	// Position of DSISMEN field.
	RCC_APB2SMENR_DSISMEN_Pos = 0x1b
	// Bit mask of DSISMEN field.
	RCC_APB2SMENR_DSISMEN_Msk = 0x8000000
	// Bit DSISMEN.
	RCC_APB2SMENR_DSISMEN = 0x8000000

	// CCIPR: CCIPR
	// Position of ADCSEL field.
	RCC_CCIPR_ADCSEL_Pos = 0x1c
	// Bit mask of ADCSEL field.
	RCC_CCIPR_ADCSEL_Msk = 0x30000000
	// Position of CLK48SEL field.
	RCC_CCIPR_CLK48SEL_Pos = 0x1a
	// Bit mask of CLK48SEL field.
	RCC_CCIPR_CLK48SEL_Msk = 0xc000000
	// Position of SAI2SEL field.
	RCC_CCIPR_SAI2SEL_Pos = 0x18
	// Bit mask of SAI2SEL field.
	RCC_CCIPR_SAI2SEL_Msk = 0x3000000
	// Position of SAI1SEL field.
	RCC_CCIPR_SAI1SEL_Pos = 0x16
	// Bit mask of SAI1SEL field.
	RCC_CCIPR_SAI1SEL_Msk = 0xc00000
	// Position of LPTIM2SEL field.
	RCC_CCIPR_LPTIM2SEL_Pos = 0x14
	// Bit mask of LPTIM2SEL field.
	RCC_CCIPR_LPTIM2SEL_Msk = 0x300000
	// Position of LPTIM1SEL field.
	RCC_CCIPR_LPTIM1SEL_Pos = 0x12
	// Bit mask of LPTIM1SEL field.
	RCC_CCIPR_LPTIM1SEL_Msk = 0xc0000
	// Position of I2C3SEL field.
	RCC_CCIPR_I2C3SEL_Pos = 0x10
	// Bit mask of I2C3SEL field.
	RCC_CCIPR_I2C3SEL_Msk = 0x30000
	// Position of I2C2SEL field.
	RCC_CCIPR_I2C2SEL_Pos = 0xe
	// Bit mask of I2C2SEL field.
	RCC_CCIPR_I2C2SEL_Msk = 0xc000
	// Position of I2C1SEL field.
	RCC_CCIPR_I2C1SEL_Pos = 0xc
	// Bit mask of I2C1SEL field.
	RCC_CCIPR_I2C1SEL_Msk = 0x3000
	// Position of LPUART1SEL field.
	RCC_CCIPR_LPUART1SEL_Pos = 0xa
	// Bit mask of LPUART1SEL field.
	RCC_CCIPR_LPUART1SEL_Msk = 0xc00
	// Position of UART5SEL field.
	RCC_CCIPR_UART5SEL_Pos = 0x8
	// Bit mask of UART5SEL field.
	RCC_CCIPR_UART5SEL_Msk = 0x300
	// Position of UART4SEL field.
	RCC_CCIPR_UART4SEL_Pos = 0x6
	// Bit mask of UART4SEL field.
	RCC_CCIPR_UART4SEL_Msk = 0xc0
	// Position of USART3SEL field.
	RCC_CCIPR_USART3SEL_Pos = 0x4
	// Bit mask of USART3SEL field.
	RCC_CCIPR_USART3SEL_Msk = 0x30
	// Position of USART2SEL field.
	RCC_CCIPR_USART2SEL_Pos = 0x2
	// Bit mask of USART2SEL field.
	RCC_CCIPR_USART2SEL_Msk = 0xc
	// Position of USART1SEL field.
	RCC_CCIPR_USART1SEL_Pos = 0x0
	// Bit mask of USART1SEL field.
	RCC_CCIPR_USART1SEL_Msk = 0x3

	// BDCR: BDCR
	// Position of LSCOSEL field.
	RCC_BDCR_LSCOSEL_Pos = 0x19
	// Bit mask of LSCOSEL field.
	RCC_BDCR_LSCOSEL_Msk = 0x2000000
	// Bit LSCOSEL.
	RCC_BDCR_LSCOSEL = 0x2000000
	// Position of LSCOEN field.
	RCC_BDCR_LSCOEN_Pos = 0x18
	// Bit mask of LSCOEN field.
	RCC_BDCR_LSCOEN_Msk = 0x1000000
	// Bit LSCOEN.
	RCC_BDCR_LSCOEN = 0x1000000
	// Position of BDRST field.
	RCC_BDCR_BDRST_Pos = 0x10
	// Bit mask of BDRST field.
	RCC_BDCR_BDRST_Msk = 0x10000
	// Bit BDRST.
	RCC_BDCR_BDRST = 0x10000
	// Position of RTCEN field.
	RCC_BDCR_RTCEN_Pos = 0xf
	// Bit mask of RTCEN field.
	RCC_BDCR_RTCEN_Msk = 0x8000
	// Bit RTCEN.
	RCC_BDCR_RTCEN = 0x8000
	// Position of RTCSEL field.
	RCC_BDCR_RTCSEL_Pos = 0x8
	// Bit mask of RTCSEL field.
	RCC_BDCR_RTCSEL_Msk = 0x300
	// Position of LSECSSD field.
	RCC_BDCR_LSECSSD_Pos = 0x6
	// Bit mask of LSECSSD field.
	RCC_BDCR_LSECSSD_Msk = 0x40
	// Bit LSECSSD.
	RCC_BDCR_LSECSSD = 0x40
	// Position of LSECSSON field.
	RCC_BDCR_LSECSSON_Pos = 0x5
	// Bit mask of LSECSSON field.
	RCC_BDCR_LSECSSON_Msk = 0x20
	// Bit LSECSSON.
	RCC_BDCR_LSECSSON = 0x20
	// Position of LSEDRV field.
	RCC_BDCR_LSEDRV_Pos = 0x3
	// Bit mask of LSEDRV field.
	RCC_BDCR_LSEDRV_Msk = 0x18
	// Position of LSEBYP field.
	RCC_BDCR_LSEBYP_Pos = 0x2
	// Bit mask of LSEBYP field.
	RCC_BDCR_LSEBYP_Msk = 0x4
	// Bit LSEBYP.
	RCC_BDCR_LSEBYP = 0x4
	// Position of LSERDY field.
	RCC_BDCR_LSERDY_Pos = 0x1
	// Bit mask of LSERDY field.
	RCC_BDCR_LSERDY_Msk = 0x2
	// Bit LSERDY.
	RCC_BDCR_LSERDY = 0x2
	// Position of LSEON field.
	RCC_BDCR_LSEON_Pos = 0x0
	// Bit mask of LSEON field.
	RCC_BDCR_LSEON_Msk = 0x1
	// Bit LSEON.
	RCC_BDCR_LSEON = 0x1

	// CSR: CSR
	// Position of LPWRSTF field.
	RCC_CSR_LPWRSTF_Pos = 0x1f
	// Bit mask of LPWRSTF field.
	RCC_CSR_LPWRSTF_Msk = 0x80000000
	// Bit LPWRSTF.
	RCC_CSR_LPWRSTF = 0x80000000
	// Position of WWDGRSTF field.
	RCC_CSR_WWDGRSTF_Pos = 0x1e
	// Bit mask of WWDGRSTF field.
	RCC_CSR_WWDGRSTF_Msk = 0x40000000
	// Bit WWDGRSTF.
	RCC_CSR_WWDGRSTF = 0x40000000
	// Position of IWDGRSTF field.
	RCC_CSR_IWDGRSTF_Pos = 0x1d
	// Bit mask of IWDGRSTF field.
	RCC_CSR_IWDGRSTF_Msk = 0x20000000
	// Bit IWDGRSTF.
	RCC_CSR_IWDGRSTF = 0x20000000
	// Position of SFTRSTF field.
	RCC_CSR_SFTRSTF_Pos = 0x1c
	// Bit mask of SFTRSTF field.
	RCC_CSR_SFTRSTF_Msk = 0x10000000
	// Bit SFTRSTF.
	RCC_CSR_SFTRSTF = 0x10000000
	// Position of BORRSTF field.
	RCC_CSR_BORRSTF_Pos = 0x1b
	// Bit mask of BORRSTF field.
	RCC_CSR_BORRSTF_Msk = 0x8000000
	// Bit BORRSTF.
	RCC_CSR_BORRSTF = 0x8000000
	// Position of PINRSTF field.
	RCC_CSR_PINRSTF_Pos = 0x1a
	// Bit mask of PINRSTF field.
	RCC_CSR_PINRSTF_Msk = 0x4000000
	// Bit PINRSTF.
	RCC_CSR_PINRSTF = 0x4000000
	// Position of OBLRSTF field.
	RCC_CSR_OBLRSTF_Pos = 0x19
	// Bit mask of OBLRSTF field.
	RCC_CSR_OBLRSTF_Msk = 0x2000000
	// Bit OBLRSTF.
	RCC_CSR_OBLRSTF = 0x2000000
	// Position of FWRSTF field.
	RCC_CSR_FWRSTF_Pos = 0x18
	// Bit mask of FWRSTF field.
	RCC_CSR_FWRSTF_Msk = 0x1000000
	// Bit FWRSTF.
	RCC_CSR_FWRSTF = 0x1000000
	// Position of RMVF field.
	RCC_CSR_RMVF_Pos = 0x17
	// Bit mask of RMVF field.
	RCC_CSR_RMVF_Msk = 0x800000
	// Bit RMVF.
	RCC_CSR_RMVF = 0x800000
	// Position of MSISRANGE field.
	RCC_CSR_MSISRANGE_Pos = 0x8
	// Bit mask of MSISRANGE field.
	RCC_CSR_MSISRANGE_Msk = 0xf00
	// Position of LSIRDY field.
	RCC_CSR_LSIRDY_Pos = 0x1
	// Bit mask of LSIRDY field.
	RCC_CSR_LSIRDY_Msk = 0x2
	// Bit LSIRDY.
	RCC_CSR_LSIRDY = 0x2
	// Position of LSION field.
	RCC_CSR_LSION_Pos = 0x0
	// Bit mask of LSION field.
	RCC_CSR_LSION_Msk = 0x1
	// Bit LSION.
	RCC_CSR_LSION = 0x1

	// CRRCR: Clock recovery RC register
	// Position of HSI48ON field.
	RCC_CRRCR_HSI48ON_Pos = 0x0
	// Bit mask of HSI48ON field.
	RCC_CRRCR_HSI48ON_Msk = 0x1
	// Bit HSI48ON.
	RCC_CRRCR_HSI48ON = 0x1
	// Position of HSI48RDY field.
	RCC_CRRCR_HSI48RDY_Pos = 0x1
	// Bit mask of HSI48RDY field.
	RCC_CRRCR_HSI48RDY_Msk = 0x2
	// Bit HSI48RDY.
	RCC_CRRCR_HSI48RDY = 0x2
	// Position of HSI48CAL field.
	RCC_CRRCR_HSI48CAL_Pos = 0x7
	// Bit mask of HSI48CAL field.
	RCC_CRRCR_HSI48CAL_Msk = 0xff80

	// CCIPR2: Peripherals independent clock configuration register
	// Position of I2C4SEL field.
	RCC_CCIPR2_I2C4SEL_Pos = 0x0
	// Bit mask of I2C4SEL field.
	RCC_CCIPR2_I2C4SEL_Msk = 0x3
	// Position of DFSDMSEL field.
	RCC_CCIPR2_DFSDMSEL_Pos = 0x2
	// Bit mask of DFSDMSEL field.
	RCC_CCIPR2_DFSDMSEL_Msk = 0x4
	// Bit DFSDMSEL.
	RCC_CCIPR2_DFSDMSEL = 0x4
	// Position of ADFSDMSEL field.
	RCC_CCIPR2_ADFSDMSEL_Pos = 0x3
	// Bit mask of ADFSDMSEL field.
	RCC_CCIPR2_ADFSDMSEL_Msk = 0x18
	// Position of SAI1SEL field.
	RCC_CCIPR2_SAI1SEL_Pos = 0x5
	// Bit mask of SAI1SEL field.
	RCC_CCIPR2_SAI1SEL_Msk = 0xe0
	// Position of SAI2SEL field.
	RCC_CCIPR2_SAI2SEL_Pos = 0x8
	// Bit mask of SAI2SEL field.
	RCC_CCIPR2_SAI2SEL_Msk = 0x700
	// Position of DSISEL field.
	RCC_CCIPR2_DSISEL_Pos = 0xc
	// Bit mask of DSISEL field.
	RCC_CCIPR2_DSISEL_Msk = 0x1000
	// Bit DSISEL.
	RCC_CCIPR2_DSISEL = 0x1000
	// Position of SDMMCSEL field.
	RCC_CCIPR2_SDMMCSEL_Pos = 0xe
	// Bit mask of SDMMCSEL field.
	RCC_CCIPR2_SDMMCSEL_Msk = 0x4000
	// Bit SDMMCSEL.
	RCC_CCIPR2_SDMMCSEL = 0x4000
	// Position of PLLSAI2DIVR field.
	RCC_CCIPR2_PLLSAI2DIVR_Pos = 0x10
	// Bit mask of PLLSAI2DIVR field.
	RCC_CCIPR2_PLLSAI2DIVR_Msk = 0x30000
	// Position of OSPISEL field.
	RCC_CCIPR2_OSPISEL_Pos = 0x14
	// Bit mask of OSPISEL field.
	RCC_CCIPR2_OSPISEL_Msk = 0x300000
)

// Bitfields for PWR: Power control
const (
	// CR1: Power control register 1
	// Position of LPR field.
	PWR_CR1_LPR_Pos = 0xe
	// Bit mask of LPR field.
	PWR_CR1_LPR_Msk = 0x4000
	// Bit LPR.
	PWR_CR1_LPR = 0x4000
	// Position of VOS field.
	PWR_CR1_VOS_Pos = 0x9
	// Bit mask of VOS field.
	PWR_CR1_VOS_Msk = 0x600
	// Position of DBP field.
	PWR_CR1_DBP_Pos = 0x8
	// Bit mask of DBP field.
	PWR_CR1_DBP_Msk = 0x100
	// Bit DBP.
	PWR_CR1_DBP = 0x100
	// Position of LPMS field.
	PWR_CR1_LPMS_Pos = 0x0
	// Bit mask of LPMS field.
	PWR_CR1_LPMS_Msk = 0x7

	// CR2: Power control register 2
	// Position of USV field.
	PWR_CR2_USV_Pos = 0xa
	// Bit mask of USV field.
	PWR_CR2_USV_Msk = 0x400
	// Bit USV.
	PWR_CR2_USV = 0x400
	// Position of IOSV field.
	PWR_CR2_IOSV_Pos = 0x9
	// Bit mask of IOSV field.
	PWR_CR2_IOSV_Msk = 0x200
	// Bit IOSV.
	PWR_CR2_IOSV = 0x200
	// Position of PVME4 field.
	PWR_CR2_PVME4_Pos = 0x7
	// Bit mask of PVME4 field.
	PWR_CR2_PVME4_Msk = 0x80
	// Bit PVME4.
	PWR_CR2_PVME4 = 0x80
	// Position of PVME3 field.
	PWR_CR2_PVME3_Pos = 0x6
	// Bit mask of PVME3 field.
	PWR_CR2_PVME3_Msk = 0x40
	// Bit PVME3.
	PWR_CR2_PVME3 = 0x40
	// Position of PVME2 field.
	PWR_CR2_PVME2_Pos = 0x5
	// Bit mask of PVME2 field.
	PWR_CR2_PVME2_Msk = 0x20
	// Bit PVME2.
	PWR_CR2_PVME2 = 0x20
	// Position of PVME1 field.
	PWR_CR2_PVME1_Pos = 0x4
	// Bit mask of PVME1 field.
	PWR_CR2_PVME1_Msk = 0x10
	// Bit PVME1.
	PWR_CR2_PVME1 = 0x10
	// Position of PLS field.
	PWR_CR2_PLS_Pos = 0x1
	// Bit mask of PLS field.
	PWR_CR2_PLS_Msk = 0xe
	// Position of PVDE field.
	PWR_CR2_PVDE_Pos = 0x0
	// Bit mask of PVDE field.
	PWR_CR2_PVDE_Msk = 0x1
	// Bit PVDE.
	PWR_CR2_PVDE = 0x1

	// CR3: Power control register 3
	// Position of EWF field.
	PWR_CR3_EWF_Pos = 0xf
	// Bit mask of EWF field.
	PWR_CR3_EWF_Msk = 0x8000
	// Bit EWF.
	PWR_CR3_EWF = 0x8000
	// Position of APC field.
	PWR_CR3_APC_Pos = 0xa
	// Bit mask of APC field.
	PWR_CR3_APC_Msk = 0x400
	// Bit APC.
	PWR_CR3_APC = 0x400
	// Position of RRS field.
	PWR_CR3_RRS_Pos = 0x8
	// Bit mask of RRS field.
	PWR_CR3_RRS_Msk = 0x100
	// Bit RRS.
	PWR_CR3_RRS = 0x100
	// Position of EWUP5 field.
	PWR_CR3_EWUP5_Pos = 0x4
	// Bit mask of EWUP5 field.
	PWR_CR3_EWUP5_Msk = 0x10
	// Bit EWUP5.
	PWR_CR3_EWUP5 = 0x10
	// Position of EWUP4 field.
	PWR_CR3_EWUP4_Pos = 0x3
	// Bit mask of EWUP4 field.
	PWR_CR3_EWUP4_Msk = 0x8
	// Bit EWUP4.
	PWR_CR3_EWUP4 = 0x8
	// Position of EWUP3 field.
	PWR_CR3_EWUP3_Pos = 0x2
	// Bit mask of EWUP3 field.
	PWR_CR3_EWUP3_Msk = 0x4
	// Bit EWUP3.
	PWR_CR3_EWUP3 = 0x4
	// Position of EWUP2 field.
	PWR_CR3_EWUP2_Pos = 0x1
	// Bit mask of EWUP2 field.
	PWR_CR3_EWUP2_Msk = 0x2
	// Bit EWUP2.
	PWR_CR3_EWUP2 = 0x2
	// Position of EWUP1 field.
	PWR_CR3_EWUP1_Pos = 0x0
	// Bit mask of EWUP1 field.
	PWR_CR3_EWUP1_Msk = 0x1
	// Bit EWUP1.
	PWR_CR3_EWUP1 = 0x1

	// CR4: Power control register 4
	// Position of VBRS field.
	PWR_CR4_VBRS_Pos = 0x9
	// Bit mask of VBRS field.
	PWR_CR4_VBRS_Msk = 0x200
	// Bit VBRS.
	PWR_CR4_VBRS = 0x200
	// Position of VBE field.
	PWR_CR4_VBE_Pos = 0x8
	// Bit mask of VBE field.
	PWR_CR4_VBE_Msk = 0x100
	// Bit VBE.
	PWR_CR4_VBE = 0x100
	// Position of WP5 field.
	PWR_CR4_WP5_Pos = 0x4
	// Bit mask of WP5 field.
	PWR_CR4_WP5_Msk = 0x10
	// Bit WP5.
	PWR_CR4_WP5 = 0x10
	// Position of WP4 field.
	PWR_CR4_WP4_Pos = 0x3
	// Bit mask of WP4 field.
	PWR_CR4_WP4_Msk = 0x8
	// Bit WP4.
	PWR_CR4_WP4 = 0x8
	// Position of WP3 field.
	PWR_CR4_WP3_Pos = 0x2
	// Bit mask of WP3 field.
	PWR_CR4_WP3_Msk = 0x4
	// Bit WP3.
	PWR_CR4_WP3 = 0x4
	// Position of WP2 field.
	PWR_CR4_WP2_Pos = 0x1
	// Bit mask of WP2 field.
	PWR_CR4_WP2_Msk = 0x2
	// Bit WP2.
	PWR_CR4_WP2 = 0x2
	// Position of WP1 field.
	PWR_CR4_WP1_Pos = 0x0
	// Bit mask of WP1 field.
	PWR_CR4_WP1_Msk = 0x1
	// Bit WP1.
	PWR_CR4_WP1 = 0x1

	// SR1: Power status register 1
	// Position of WUFI field.
	PWR_SR1_WUFI_Pos = 0xf
	// Bit mask of WUFI field.
	PWR_SR1_WUFI_Msk = 0x8000
	// Bit WUFI.
	PWR_SR1_WUFI = 0x8000
	// Position of CSBF field.
	PWR_SR1_CSBF_Pos = 0x8
	// Bit mask of CSBF field.
	PWR_SR1_CSBF_Msk = 0x100
	// Bit CSBF.
	PWR_SR1_CSBF = 0x100
	// Position of CWUF5 field.
	PWR_SR1_CWUF5_Pos = 0x4
	// Bit mask of CWUF5 field.
	PWR_SR1_CWUF5_Msk = 0x10
	// Bit CWUF5.
	PWR_SR1_CWUF5 = 0x10
	// Position of CWUF4 field.
	PWR_SR1_CWUF4_Pos = 0x3
	// Bit mask of CWUF4 field.
	PWR_SR1_CWUF4_Msk = 0x8
	// Bit CWUF4.
	PWR_SR1_CWUF4 = 0x8
	// Position of CWUF3 field.
	PWR_SR1_CWUF3_Pos = 0x2
	// Bit mask of CWUF3 field.
	PWR_SR1_CWUF3_Msk = 0x4
	// Bit CWUF3.
	PWR_SR1_CWUF3 = 0x4
	// Position of CWUF2 field.
	PWR_SR1_CWUF2_Pos = 0x1
	// Bit mask of CWUF2 field.
	PWR_SR1_CWUF2_Msk = 0x2
	// Bit CWUF2.
	PWR_SR1_CWUF2 = 0x2
	// Position of CWUF1 field.
	PWR_SR1_CWUF1_Pos = 0x0
	// Bit mask of CWUF1 field.
	PWR_SR1_CWUF1_Msk = 0x1
	// Bit CWUF1.
	PWR_SR1_CWUF1 = 0x1

	// SR2: Power status register 2
	// Position of PVMO4 field.
	PWR_SR2_PVMO4_Pos = 0xf
	// Bit mask of PVMO4 field.
	PWR_SR2_PVMO4_Msk = 0x8000
	// Bit PVMO4.
	PWR_SR2_PVMO4 = 0x8000
	// Position of PVMO3 field.
	PWR_SR2_PVMO3_Pos = 0xe
	// Bit mask of PVMO3 field.
	PWR_SR2_PVMO3_Msk = 0x4000
	// Bit PVMO3.
	PWR_SR2_PVMO3 = 0x4000
	// Position of PVMO2 field.
	PWR_SR2_PVMO2_Pos = 0xd
	// Bit mask of PVMO2 field.
	PWR_SR2_PVMO2_Msk = 0x2000
	// Bit PVMO2.
	PWR_SR2_PVMO2 = 0x2000
	// Position of PVMO1 field.
	PWR_SR2_PVMO1_Pos = 0xc
	// Bit mask of PVMO1 field.
	PWR_SR2_PVMO1_Msk = 0x1000
	// Bit PVMO1.
	PWR_SR2_PVMO1 = 0x1000
	// Position of PVDO field.
	PWR_SR2_PVDO_Pos = 0xb
	// Bit mask of PVDO field.
	PWR_SR2_PVDO_Msk = 0x800
	// Bit PVDO.
	PWR_SR2_PVDO = 0x800
	// Position of VOSF field.
	PWR_SR2_VOSF_Pos = 0xa
	// Bit mask of VOSF field.
	PWR_SR2_VOSF_Msk = 0x400
	// Bit VOSF.
	PWR_SR2_VOSF = 0x400
	// Position of REGLPF field.
	PWR_SR2_REGLPF_Pos = 0x9
	// Bit mask of REGLPF field.
	PWR_SR2_REGLPF_Msk = 0x200
	// Bit REGLPF.
	PWR_SR2_REGLPF = 0x200
	// Position of REGLPS field.
	PWR_SR2_REGLPS_Pos = 0x8
	// Bit mask of REGLPS field.
	PWR_SR2_REGLPS_Msk = 0x100
	// Bit REGLPS.
	PWR_SR2_REGLPS = 0x100

	// SCR: Power status clear register
	// Position of SBF field.
	PWR_SCR_SBF_Pos = 0x8
	// Bit mask of SBF field.
	PWR_SCR_SBF_Msk = 0x100
	// Bit SBF.
	PWR_SCR_SBF = 0x100
	// Position of WUF5 field.
	PWR_SCR_WUF5_Pos = 0x4
	// Bit mask of WUF5 field.
	PWR_SCR_WUF5_Msk = 0x10
	// Bit WUF5.
	PWR_SCR_WUF5 = 0x10
	// Position of WUF4 field.
	PWR_SCR_WUF4_Pos = 0x3
	// Bit mask of WUF4 field.
	PWR_SCR_WUF4_Msk = 0x8
	// Bit WUF4.
	PWR_SCR_WUF4 = 0x8
	// Position of WUF3 field.
	PWR_SCR_WUF3_Pos = 0x2
	// Bit mask of WUF3 field.
	PWR_SCR_WUF3_Msk = 0x4
	// Bit WUF3.
	PWR_SCR_WUF3 = 0x4
	// Position of WUF2 field.
	PWR_SCR_WUF2_Pos = 0x1
	// Bit mask of WUF2 field.
	PWR_SCR_WUF2_Msk = 0x2
	// Bit WUF2.
	PWR_SCR_WUF2 = 0x2
	// Position of WUF1 field.
	PWR_SCR_WUF1_Pos = 0x0
	// Bit mask of WUF1 field.
	PWR_SCR_WUF1_Msk = 0x1
	// Bit WUF1.
	PWR_SCR_WUF1 = 0x1

	// PUCRA: Power Port A pull-up control register
	// Position of PU15 field.
	PWR_PUCRA_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRA_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRA_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRA_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRA_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRA_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRA_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRA_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRA_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRA_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRA_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRA_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRA_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRA_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRA_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRA_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRA_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRA_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRA_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRA_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRA_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRA_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRA_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRA_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRA_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRA_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRA_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRA_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRA_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRA_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRA_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRA_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRA_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRA_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRA_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRA_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRA_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRA_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRA_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRA_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRA_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRA_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRA_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRA_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRA_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRA_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRA_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRA_PU0 = 0x1

	// PDCRA: Power Port A pull-down control register
	// Position of PD15 field.
	PWR_PDCRA_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRA_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRA_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRA_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRA_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRA_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRA_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRA_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRA_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRA_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRA_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRA_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRA_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRA_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRA_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRA_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRA_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRA_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRA_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRA_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRA_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRA_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRA_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRA_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRA_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRA_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRA_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRA_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRA_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRA_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRA_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRA_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRA_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRA_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRA_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRA_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRA_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRA_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRA_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRA_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRA_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRA_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRA_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRA_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRA_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRA_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRA_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRA_PD0 = 0x1

	// PUCRB: Power Port B pull-up control register
	// Position of PU15 field.
	PWR_PUCRB_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRB_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRB_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRB_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRB_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRB_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRB_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRB_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRB_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRB_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRB_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRB_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRB_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRB_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRB_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRB_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRB_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRB_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRB_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRB_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRB_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRB_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRB_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRB_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRB_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRB_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRB_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRB_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRB_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRB_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRB_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRB_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRB_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRB_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRB_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRB_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRB_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRB_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRB_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRB_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRB_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRB_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRB_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRB_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRB_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRB_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRB_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRB_PU0 = 0x1

	// PDCRB: Power Port B pull-down control register
	// Position of PD15 field.
	PWR_PDCRB_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRB_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRB_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRB_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRB_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRB_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRB_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRB_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRB_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRB_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRB_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRB_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRB_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRB_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRB_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRB_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRB_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRB_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRB_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRB_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRB_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRB_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRB_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRB_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRB_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRB_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRB_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRB_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRB_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRB_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRB_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRB_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRB_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRB_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRB_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRB_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRB_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRB_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRB_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRB_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRB_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRB_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRB_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRB_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRB_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRB_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRB_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRB_PD0 = 0x1

	// PUCRC: Power Port C pull-up control register
	// Position of PU15 field.
	PWR_PUCRC_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRC_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRC_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRC_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRC_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRC_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRC_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRC_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRC_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRC_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRC_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRC_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRC_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRC_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRC_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRC_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRC_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRC_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRC_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRC_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRC_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRC_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRC_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRC_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRC_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRC_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRC_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRC_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRC_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRC_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRC_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRC_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRC_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRC_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRC_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRC_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRC_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRC_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRC_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRC_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRC_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRC_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRC_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRC_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRC_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRC_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRC_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRC_PU0 = 0x1

	// PDCRC: Power Port C pull-down control register
	// Position of PD15 field.
	PWR_PDCRC_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRC_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRC_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRC_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRC_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRC_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRC_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRC_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRC_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRC_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRC_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRC_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRC_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRC_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRC_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRC_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRC_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRC_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRC_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRC_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRC_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRC_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRC_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRC_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRC_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRC_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRC_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRC_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRC_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRC_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRC_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRC_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRC_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRC_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRC_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRC_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRC_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRC_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRC_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRC_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRC_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRC_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRC_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRC_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRC_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRC_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRC_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRC_PD0 = 0x1

	// PUCRD: Power Port D pull-up control register
	// Position of PU15 field.
	PWR_PUCRD_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRD_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRD_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRD_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRD_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRD_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRD_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRD_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRD_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRD_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRD_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRD_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRD_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRD_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRD_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRD_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRD_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRD_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRD_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRD_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRD_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRD_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRD_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRD_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRD_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRD_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRD_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRD_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRD_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRD_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRD_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRD_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRD_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRD_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRD_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRD_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRD_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRD_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRD_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRD_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRD_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRD_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRD_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRD_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRD_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRD_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRD_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRD_PU0 = 0x1

	// PDCRD: Power Port D pull-down control register
	// Position of PD15 field.
	PWR_PDCRD_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRD_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRD_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRD_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRD_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRD_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRD_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRD_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRD_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRD_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRD_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRD_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRD_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRD_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRD_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRD_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRD_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRD_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRD_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRD_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRD_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRD_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRD_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRD_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRD_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRD_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRD_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRD_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRD_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRD_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRD_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRD_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRD_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRD_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRD_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRD_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRD_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRD_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRD_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRD_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRD_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRD_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRD_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRD_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRD_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRD_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRD_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRD_PD0 = 0x1

	// PUCRE: Power Port E pull-up control register
	// Position of PU15 field.
	PWR_PUCRE_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRE_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRE_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRE_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRE_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRE_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRE_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRE_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRE_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRE_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRE_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRE_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRE_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRE_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRE_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRE_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRE_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRE_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRE_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRE_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRE_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRE_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRE_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRE_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRE_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRE_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRE_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRE_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRE_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRE_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRE_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRE_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRE_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRE_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRE_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRE_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRE_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRE_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRE_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRE_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRE_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRE_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRE_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRE_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRE_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRE_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRE_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRE_PU0 = 0x1

	// PDCRE: Power Port E pull-down control register
	// Position of PD15 field.
	PWR_PDCRE_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRE_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRE_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRE_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRE_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRE_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRE_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRE_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRE_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRE_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRE_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRE_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRE_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRE_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRE_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRE_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRE_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRE_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRE_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRE_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRE_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRE_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRE_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRE_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRE_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRE_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRE_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRE_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRE_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRE_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRE_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRE_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRE_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRE_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRE_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRE_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRE_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRE_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRE_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRE_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRE_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRE_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRE_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRE_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRE_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRE_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRE_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRE_PD0 = 0x1

	// PUCRF: Power Port F pull-up control register
	// Position of PU15 field.
	PWR_PUCRF_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRF_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRF_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRF_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRF_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRF_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRF_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRF_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRF_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRF_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRF_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRF_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRF_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRF_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRF_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRF_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRF_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRF_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRF_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRF_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRF_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRF_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRF_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRF_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRF_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRF_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRF_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRF_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRF_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRF_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRF_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRF_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRF_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRF_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRF_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRF_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRF_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRF_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRF_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRF_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRF_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRF_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRF_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRF_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRF_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRF_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRF_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRF_PU0 = 0x1

	// PDCRF: Power Port F pull-down control register
	// Position of PD15 field.
	PWR_PDCRF_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRF_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRF_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRF_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRF_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRF_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRF_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRF_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRF_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRF_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRF_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRF_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRF_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRF_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRF_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRF_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRF_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRF_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRF_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRF_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRF_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRF_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRF_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRF_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRF_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRF_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRF_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRF_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRF_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRF_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRF_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRF_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRF_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRF_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRF_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRF_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRF_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRF_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRF_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRF_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRF_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRF_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRF_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRF_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRF_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRF_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRF_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRF_PD0 = 0x1

	// PUCRG: Power Port G pull-up control register
	// Position of PU15 field.
	PWR_PUCRG_PU15_Pos = 0xf
	// Bit mask of PU15 field.
	PWR_PUCRG_PU15_Msk = 0x8000
	// Bit PU15.
	PWR_PUCRG_PU15 = 0x8000
	// Position of PU14 field.
	PWR_PUCRG_PU14_Pos = 0xe
	// Bit mask of PU14 field.
	PWR_PUCRG_PU14_Msk = 0x4000
	// Bit PU14.
	PWR_PUCRG_PU14 = 0x4000
	// Position of PU13 field.
	PWR_PUCRG_PU13_Pos = 0xd
	// Bit mask of PU13 field.
	PWR_PUCRG_PU13_Msk = 0x2000
	// Bit PU13.
	PWR_PUCRG_PU13 = 0x2000
	// Position of PU12 field.
	PWR_PUCRG_PU12_Pos = 0xc
	// Bit mask of PU12 field.
	PWR_PUCRG_PU12_Msk = 0x1000
	// Bit PU12.
	PWR_PUCRG_PU12 = 0x1000
	// Position of PU11 field.
	PWR_PUCRG_PU11_Pos = 0xb
	// Bit mask of PU11 field.
	PWR_PUCRG_PU11_Msk = 0x800
	// Bit PU11.
	PWR_PUCRG_PU11 = 0x800
	// Position of PU10 field.
	PWR_PUCRG_PU10_Pos = 0xa
	// Bit mask of PU10 field.
	PWR_PUCRG_PU10_Msk = 0x400
	// Bit PU10.
	PWR_PUCRG_PU10 = 0x400
	// Position of PU9 field.
	PWR_PUCRG_PU9_Pos = 0x9
	// Bit mask of PU9 field.
	PWR_PUCRG_PU9_Msk = 0x200
	// Bit PU9.
	PWR_PUCRG_PU9 = 0x200
	// Position of PU8 field.
	PWR_PUCRG_PU8_Pos = 0x8
	// Bit mask of PU8 field.
	PWR_PUCRG_PU8_Msk = 0x100
	// Bit PU8.
	PWR_PUCRG_PU8 = 0x100
	// Position of PU7 field.
	PWR_PUCRG_PU7_Pos = 0x7
	// Bit mask of PU7 field.
	PWR_PUCRG_PU7_Msk = 0x80
	// Bit PU7.
	PWR_PUCRG_PU7 = 0x80
	// Position of PU6 field.
	PWR_PUCRG_PU6_Pos = 0x6
	// Bit mask of PU6 field.
	PWR_PUCRG_PU6_Msk = 0x40
	// Bit PU6.
	PWR_PUCRG_PU6 = 0x40
	// Position of PU5 field.
	PWR_PUCRG_PU5_Pos = 0x5
	// Bit mask of PU5 field.
	PWR_PUCRG_PU5_Msk = 0x20
	// Bit PU5.
	PWR_PUCRG_PU5 = 0x20
	// Position of PU4 field.
	PWR_PUCRG_PU4_Pos = 0x4
	// Bit mask of PU4 field.
	PWR_PUCRG_PU4_Msk = 0x10
	// Bit PU4.
	PWR_PUCRG_PU4 = 0x10
	// Position of PU3 field.
	PWR_PUCRG_PU3_Pos = 0x3
	// Bit mask of PU3 field.
	PWR_PUCRG_PU3_Msk = 0x8
	// Bit PU3.
	PWR_PUCRG_PU3 = 0x8
	// Position of PU2 field.
	PWR_PUCRG_PU2_Pos = 0x2
	// Bit mask of PU2 field.
	PWR_PUCRG_PU2_Msk = 0x4
	// Bit PU2.
	PWR_PUCRG_PU2 = 0x4
	// Position of PU1 field.
	PWR_PUCRG_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRG_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRG_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRG_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRG_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRG_PU0 = 0x1

	// PDCRG: Power Port G pull-down control register
	// Position of PD15 field.
	PWR_PDCRG_PD15_Pos = 0xf
	// Bit mask of PD15 field.
	PWR_PDCRG_PD15_Msk = 0x8000
	// Bit PD15.
	PWR_PDCRG_PD15 = 0x8000
	// Position of PD14 field.
	PWR_PDCRG_PD14_Pos = 0xe
	// Bit mask of PD14 field.
	PWR_PDCRG_PD14_Msk = 0x4000
	// Bit PD14.
	PWR_PDCRG_PD14 = 0x4000
	// Position of PD13 field.
	PWR_PDCRG_PD13_Pos = 0xd
	// Bit mask of PD13 field.
	PWR_PDCRG_PD13_Msk = 0x2000
	// Bit PD13.
	PWR_PDCRG_PD13 = 0x2000
	// Position of PD12 field.
	PWR_PDCRG_PD12_Pos = 0xc
	// Bit mask of PD12 field.
	PWR_PDCRG_PD12_Msk = 0x1000
	// Bit PD12.
	PWR_PDCRG_PD12 = 0x1000
	// Position of PD11 field.
	PWR_PDCRG_PD11_Pos = 0xb
	// Bit mask of PD11 field.
	PWR_PDCRG_PD11_Msk = 0x800
	// Bit PD11.
	PWR_PDCRG_PD11 = 0x800
	// Position of PD10 field.
	PWR_PDCRG_PD10_Pos = 0xa
	// Bit mask of PD10 field.
	PWR_PDCRG_PD10_Msk = 0x400
	// Bit PD10.
	PWR_PDCRG_PD10 = 0x400
	// Position of PD9 field.
	PWR_PDCRG_PD9_Pos = 0x9
	// Bit mask of PD9 field.
	PWR_PDCRG_PD9_Msk = 0x200
	// Bit PD9.
	PWR_PDCRG_PD9 = 0x200
	// Position of PD8 field.
	PWR_PDCRG_PD8_Pos = 0x8
	// Bit mask of PD8 field.
	PWR_PDCRG_PD8_Msk = 0x100
	// Bit PD8.
	PWR_PDCRG_PD8 = 0x100
	// Position of PD7 field.
	PWR_PDCRG_PD7_Pos = 0x7
	// Bit mask of PD7 field.
	PWR_PDCRG_PD7_Msk = 0x80
	// Bit PD7.
	PWR_PDCRG_PD7 = 0x80
	// Position of PD6 field.
	PWR_PDCRG_PD6_Pos = 0x6
	// Bit mask of PD6 field.
	PWR_PDCRG_PD6_Msk = 0x40
	// Bit PD6.
	PWR_PDCRG_PD6 = 0x40
	// Position of PD5 field.
	PWR_PDCRG_PD5_Pos = 0x5
	// Bit mask of PD5 field.
	PWR_PDCRG_PD5_Msk = 0x20
	// Bit PD5.
	PWR_PDCRG_PD5 = 0x20
	// Position of PD4 field.
	PWR_PDCRG_PD4_Pos = 0x4
	// Bit mask of PD4 field.
	PWR_PDCRG_PD4_Msk = 0x10
	// Bit PD4.
	PWR_PDCRG_PD4 = 0x10
	// Position of PD3 field.
	PWR_PDCRG_PD3_Pos = 0x3
	// Bit mask of PD3 field.
	PWR_PDCRG_PD3_Msk = 0x8
	// Bit PD3.
	PWR_PDCRG_PD3 = 0x8
	// Position of PD2 field.
	PWR_PDCRG_PD2_Pos = 0x2
	// Bit mask of PD2 field.
	PWR_PDCRG_PD2_Msk = 0x4
	// Bit PD2.
	PWR_PDCRG_PD2 = 0x4
	// Position of PD1 field.
	PWR_PDCRG_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRG_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRG_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRG_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRG_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRG_PD0 = 0x1

	// PUCRH: Power Port H pull-up control register
	// Position of PU1 field.
	PWR_PUCRH_PU1_Pos = 0x1
	// Bit mask of PU1 field.
	PWR_PUCRH_PU1_Msk = 0x2
	// Bit PU1.
	PWR_PUCRH_PU1 = 0x2
	// Position of PU0 field.
	PWR_PUCRH_PU0_Pos = 0x0
	// Bit mask of PU0 field.
	PWR_PUCRH_PU0_Msk = 0x1
	// Bit PU0.
	PWR_PUCRH_PU0 = 0x1

	// PDCRH: Power Port H pull-down control register
	// Position of PD1 field.
	PWR_PDCRH_PD1_Pos = 0x1
	// Bit mask of PD1 field.
	PWR_PDCRH_PD1_Msk = 0x2
	// Bit PD1.
	PWR_PDCRH_PD1 = 0x2
	// Position of PD0 field.
	PWR_PDCRH_PD0_Pos = 0x0
	// Bit mask of PD0 field.
	PWR_PDCRH_PD0_Msk = 0x1
	// Bit PD0.
	PWR_PDCRH_PD0 = 0x1
)

// Bitfields for SYSCFG: System configuration controller
const (
	// MEMRMP: memory remap register
	// Position of FB_MODE field.
	SYSCFG_MEMRMP_FB_MODE_Pos = 0x8
	// Bit mask of FB_MODE field.
	SYSCFG_MEMRMP_FB_MODE_Msk = 0x100
	// Bit FB_MODE.
	SYSCFG_MEMRMP_FB_MODE = 0x100
	// Position of QFS field.
	SYSCFG_MEMRMP_QFS_Pos = 0x3
	// Bit mask of QFS field.
	SYSCFG_MEMRMP_QFS_Msk = 0x8
	// Bit QFS.
	SYSCFG_MEMRMP_QFS = 0x8
	// Position of MEM_MODE field.
	SYSCFG_MEMRMP_MEM_MODE_Pos = 0x0
	// Bit mask of MEM_MODE field.
	SYSCFG_MEMRMP_MEM_MODE_Msk = 0x7

	// CFGR1: configuration register 1
	// Position of FPU_IE field.
	SYSCFG_CFGR1_FPU_IE_Pos = 0x1a
	// Bit mask of FPU_IE field.
	SYSCFG_CFGR1_FPU_IE_Msk = 0xfc000000
	// Position of I2C3_FMP field.
	SYSCFG_CFGR1_I2C3_FMP_Pos = 0x16
	// Bit mask of I2C3_FMP field.
	SYSCFG_CFGR1_I2C3_FMP_Msk = 0x400000
	// Bit I2C3_FMP.
	SYSCFG_CFGR1_I2C3_FMP = 0x400000
	// Position of I2C2_FMP field.
	SYSCFG_CFGR1_I2C2_FMP_Pos = 0x15
	// Bit mask of I2C2_FMP field.
	SYSCFG_CFGR1_I2C2_FMP_Msk = 0x200000
	// Bit I2C2_FMP.
	SYSCFG_CFGR1_I2C2_FMP = 0x200000
	// Position of I2C1_FMP field.
	SYSCFG_CFGR1_I2C1_FMP_Pos = 0x14
	// Bit mask of I2C1_FMP field.
	SYSCFG_CFGR1_I2C1_FMP_Msk = 0x100000
	// Bit I2C1_FMP.
	SYSCFG_CFGR1_I2C1_FMP = 0x100000
	// Position of I2C_PB9_FMP field.
	SYSCFG_CFGR1_I2C_PB9_FMP_Pos = 0x13
	// Bit mask of I2C_PB9_FMP field.
	SYSCFG_CFGR1_I2C_PB9_FMP_Msk = 0x80000
	// Bit I2C_PB9_FMP.
	SYSCFG_CFGR1_I2C_PB9_FMP = 0x80000
	// Position of I2C_PB8_FMP field.
	SYSCFG_CFGR1_I2C_PB8_FMP_Pos = 0x12
	// Bit mask of I2C_PB8_FMP field.
	SYSCFG_CFGR1_I2C_PB8_FMP_Msk = 0x40000
	// Bit I2C_PB8_FMP.
	SYSCFG_CFGR1_I2C_PB8_FMP = 0x40000
	// Position of I2C_PB7_FMP field.
	SYSCFG_CFGR1_I2C_PB7_FMP_Pos = 0x11
	// Bit mask of I2C_PB7_FMP field.
	SYSCFG_CFGR1_I2C_PB7_FMP_Msk = 0x20000
	// Bit I2C_PB7_FMP.
	SYSCFG_CFGR1_I2C_PB7_FMP = 0x20000
	// Position of I2C_PB6_FMP field.
	SYSCFG_CFGR1_I2C_PB6_FMP_Pos = 0x10
	// Bit mask of I2C_PB6_FMP field.
	SYSCFG_CFGR1_I2C_PB6_FMP_Msk = 0x10000
	// Bit I2C_PB6_FMP.
	SYSCFG_CFGR1_I2C_PB6_FMP = 0x10000
	// Position of BOOSTEN field.
	SYSCFG_CFGR1_BOOSTEN_Pos = 0x8
	// Bit mask of BOOSTEN field.
	SYSCFG_CFGR1_BOOSTEN_Msk = 0x100
	// Bit BOOSTEN.
	SYSCFG_CFGR1_BOOSTEN = 0x100
	// Position of FWDIS field.
	SYSCFG_CFGR1_FWDIS_Pos = 0x0
	// Bit mask of FWDIS field.
	SYSCFG_CFGR1_FWDIS_Msk = 0x1
	// Bit FWDIS.
	SYSCFG_CFGR1_FWDIS = 0x1

	// EXTICR1: external interrupt configuration register 1
	// Position of EXTI3 field.
	SYSCFG_EXTICR1_EXTI3_Pos = 0xc
	// Bit mask of EXTI3 field.
	SYSCFG_EXTICR1_EXTI3_Msk = 0x7000
	// Position of EXTI2 field.
	SYSCFG_EXTICR1_EXTI2_Pos = 0x8
	// Bit mask of EXTI2 field.
	SYSCFG_EXTICR1_EXTI2_Msk = 0x700
	// Position of EXTI1 field.
	SYSCFG_EXTICR1_EXTI1_Pos = 0x4
	// Bit mask of EXTI1 field.
	SYSCFG_EXTICR1_EXTI1_Msk = 0x70
	// Position of EXTI0 field.
	SYSCFG_EXTICR1_EXTI0_Pos = 0x0
	// Bit mask of EXTI0 field.
	SYSCFG_EXTICR1_EXTI0_Msk = 0x7

	// EXTICR2: external interrupt configuration register 2
	// Position of EXTI7 field.
	SYSCFG_EXTICR2_EXTI7_Pos = 0xc
	// Bit mask of EXTI7 field.
	SYSCFG_EXTICR2_EXTI7_Msk = 0x7000
	// Position of EXTI6 field.
	SYSCFG_EXTICR2_EXTI6_Pos = 0x8
	// Bit mask of EXTI6 field.
	SYSCFG_EXTICR2_EXTI6_Msk = 0x700
	// Position of EXTI5 field.
	SYSCFG_EXTICR2_EXTI5_Pos = 0x4
	// Bit mask of EXTI5 field.
	SYSCFG_EXTICR2_EXTI5_Msk = 0x70
	// Position of EXTI4 field.
	SYSCFG_EXTICR2_EXTI4_Pos = 0x0
	// Bit mask of EXTI4 field.
	SYSCFG_EXTICR2_EXTI4_Msk = 0x7

	// EXTICR3: external interrupt configuration register 3
	// Position of EXTI11 field.
	SYSCFG_EXTICR3_EXTI11_Pos = 0xc
	// Bit mask of EXTI11 field.
	SYSCFG_EXTICR3_EXTI11_Msk = 0x7000
	// Position of EXTI10 field.
	SYSCFG_EXTICR3_EXTI10_Pos = 0x8
	// Bit mask of EXTI10 field.
	SYSCFG_EXTICR3_EXTI10_Msk = 0x700
	// Position of EXTI9 field.
	SYSCFG_EXTICR3_EXTI9_Pos = 0x4
	// Bit mask of EXTI9 field.
	SYSCFG_EXTICR3_EXTI9_Msk = 0x70
	// Position of EXTI8 field.
	SYSCFG_EXTICR3_EXTI8_Pos = 0x0
	// Bit mask of EXTI8 field.
	SYSCFG_EXTICR3_EXTI8_Msk = 0x7

	// EXTICR4: external interrupt configuration register 4
	// Position of EXTI15 field.
	SYSCFG_EXTICR4_EXTI15_Pos = 0xc
	// Bit mask of EXTI15 field.
	SYSCFG_EXTICR4_EXTI15_Msk = 0x7000
	// Position of EXTI14 field.
	SYSCFG_EXTICR4_EXTI14_Pos = 0x8
	// Bit mask of EXTI14 field.
	SYSCFG_EXTICR4_EXTI14_Msk = 0x700
	// Position of EXTI13 field.
	SYSCFG_EXTICR4_EXTI13_Pos = 0x4
	// Bit mask of EXTI13 field.
	SYSCFG_EXTICR4_EXTI13_Msk = 0x70
	// Position of EXTI12 field.
	SYSCFG_EXTICR4_EXTI12_Pos = 0x0
	// Bit mask of EXTI12 field.
	SYSCFG_EXTICR4_EXTI12_Msk = 0x7

	// SCSR: SCSR
	// Position of SRAM2BSY field.
	SYSCFG_SCSR_SRAM2BSY_Pos = 0x1
	// Bit mask of SRAM2BSY field.
	SYSCFG_SCSR_SRAM2BSY_Msk = 0x2
	// Bit SRAM2BSY.
	SYSCFG_SCSR_SRAM2BSY = 0x2
	// Position of SRAM2ER field.
	SYSCFG_SCSR_SRAM2ER_Pos = 0x0
	// Bit mask of SRAM2ER field.
	SYSCFG_SCSR_SRAM2ER_Msk = 0x1
	// Bit SRAM2ER.
	SYSCFG_SCSR_SRAM2ER = 0x1

	// CFGR2: CFGR2
	// Position of SPF field.
	SYSCFG_CFGR2_SPF_Pos = 0x8
	// Bit mask of SPF field.
	SYSCFG_CFGR2_SPF_Msk = 0x100
	// Bit SPF.
	SYSCFG_CFGR2_SPF = 0x100
	// Position of ECCL field.
	SYSCFG_CFGR2_ECCL_Pos = 0x3
	// Bit mask of ECCL field.
	SYSCFG_CFGR2_ECCL_Msk = 0x8
	// Bit ECCL.
	SYSCFG_CFGR2_ECCL = 0x8
	// Position of PVDL field.
	SYSCFG_CFGR2_PVDL_Pos = 0x2
	// Bit mask of PVDL field.
	SYSCFG_CFGR2_PVDL_Msk = 0x4
	// Bit PVDL.
	SYSCFG_CFGR2_PVDL = 0x4
	// Position of SPL field.
	SYSCFG_CFGR2_SPL_Pos = 0x1
	// Bit mask of SPL field.
	SYSCFG_CFGR2_SPL_Msk = 0x2
	// Bit SPL.
	SYSCFG_CFGR2_SPL = 0x2
	// Position of CLL field.
	SYSCFG_CFGR2_CLL_Pos = 0x0
	// Bit mask of CLL field.
	SYSCFG_CFGR2_CLL_Msk = 0x1
	// Bit CLL.
	SYSCFG_CFGR2_CLL = 0x1

	// SWPR: SWPR
	// Position of P31WP field.
	SYSCFG_SWPR_P31WP_Pos = 0x1f
	// Bit mask of P31WP field.
	SYSCFG_SWPR_P31WP_Msk = 0x80000000
	// Bit P31WP.
	SYSCFG_SWPR_P31WP = 0x80000000
	// Position of P30WP field.
	SYSCFG_SWPR_P30WP_Pos = 0x1e
	// Bit mask of P30WP field.
	SYSCFG_SWPR_P30WP_Msk = 0x40000000
	// Bit P30WP.
	SYSCFG_SWPR_P30WP = 0x40000000
	// Position of P29WP field.
	SYSCFG_SWPR_P29WP_Pos = 0x1d
	// Bit mask of P29WP field.
	SYSCFG_SWPR_P29WP_Msk = 0x20000000
	// Bit P29WP.
	SYSCFG_SWPR_P29WP = 0x20000000
	// Position of P28WP field.
	SYSCFG_SWPR_P28WP_Pos = 0x1c
	// Bit mask of P28WP field.
	SYSCFG_SWPR_P28WP_Msk = 0x10000000
	// Bit P28WP.
	SYSCFG_SWPR_P28WP = 0x10000000
	// Position of P27WP field.
	SYSCFG_SWPR_P27WP_Pos = 0x1b
	// Bit mask of P27WP field.
	SYSCFG_SWPR_P27WP_Msk = 0x8000000
	// Bit P27WP.
	SYSCFG_SWPR_P27WP = 0x8000000
	// Position of P26WP field.
	SYSCFG_SWPR_P26WP_Pos = 0x1a
	// Bit mask of P26WP field.
	SYSCFG_SWPR_P26WP_Msk = 0x4000000
	// Bit P26WP.
	SYSCFG_SWPR_P26WP = 0x4000000
	// Position of P25WP field.
	SYSCFG_SWPR_P25WP_Pos = 0x19
	// Bit mask of P25WP field.
	SYSCFG_SWPR_P25WP_Msk = 0x2000000
	// Bit P25WP.
	SYSCFG_SWPR_P25WP = 0x2000000
	// Position of P24WP field.
	SYSCFG_SWPR_P24WP_Pos = 0x18
	// Bit mask of P24WP field.
	SYSCFG_SWPR_P24WP_Msk = 0x1000000
	// Bit P24WP.
	SYSCFG_SWPR_P24WP = 0x1000000
	// Position of P23WP field.
	SYSCFG_SWPR_P23WP_Pos = 0x17
	// Bit mask of P23WP field.
	SYSCFG_SWPR_P23WP_Msk = 0x800000
	// Bit P23WP.
	SYSCFG_SWPR_P23WP = 0x800000
	// Position of P22WP field.
	SYSCFG_SWPR_P22WP_Pos = 0x16
	// Bit mask of P22WP field.
	SYSCFG_SWPR_P22WP_Msk = 0x400000
	// Bit P22WP.
	SYSCFG_SWPR_P22WP = 0x400000
	// Position of P21WP field.
	SYSCFG_SWPR_P21WP_Pos = 0x15
	// Bit mask of P21WP field.
	SYSCFG_SWPR_P21WP_Msk = 0x200000
	// Bit P21WP.
	SYSCFG_SWPR_P21WP = 0x200000
	// Position of P20WP field.
	SYSCFG_SWPR_P20WP_Pos = 0x14
	// Bit mask of P20WP field.
	SYSCFG_SWPR_P20WP_Msk = 0x100000
	// Bit P20WP.
	SYSCFG_SWPR_P20WP = 0x100000
	// Position of P19WP field.
	SYSCFG_SWPR_P19WP_Pos = 0x13
	// Bit mask of P19WP field.
	SYSCFG_SWPR_P19WP_Msk = 0x80000
	// Bit P19WP.
	SYSCFG_SWPR_P19WP = 0x80000
	// Position of P18WP field.
	SYSCFG_SWPR_P18WP_Pos = 0x12
	// Bit mask of P18WP field.
	SYSCFG_SWPR_P18WP_Msk = 0x40000
	// Bit P18WP.
	SYSCFG_SWPR_P18WP = 0x40000
	// Position of P17WP field.
	SYSCFG_SWPR_P17WP_Pos = 0x11
	// Bit mask of P17WP field.
	SYSCFG_SWPR_P17WP_Msk = 0x20000
	// Bit P17WP.
	SYSCFG_SWPR_P17WP = 0x20000
	// Position of P16WP field.
	SYSCFG_SWPR_P16WP_Pos = 0x10
	// Bit mask of P16WP field.
	SYSCFG_SWPR_P16WP_Msk = 0x10000
	// Bit P16WP.
	SYSCFG_SWPR_P16WP = 0x10000
	// Position of P15WP field.
	SYSCFG_SWPR_P15WP_Pos = 0xf
	// Bit mask of P15WP field.
	SYSCFG_SWPR_P15WP_Msk = 0x8000
	// Bit P15WP.
	SYSCFG_SWPR_P15WP = 0x8000
	// Position of P14WP field.
	SYSCFG_SWPR_P14WP_Pos = 0xe
	// Bit mask of P14WP field.
	SYSCFG_SWPR_P14WP_Msk = 0x4000
	// Bit P14WP.
	SYSCFG_SWPR_P14WP = 0x4000
	// Position of P13WP field.
	SYSCFG_SWPR_P13WP_Pos = 0xd
	// Bit mask of P13WP field.
	SYSCFG_SWPR_P13WP_Msk = 0x2000
	// Bit P13WP.
	SYSCFG_SWPR_P13WP = 0x2000
	// Position of P12WP field.
	SYSCFG_SWPR_P12WP_Pos = 0xc
	// Bit mask of P12WP field.
	SYSCFG_SWPR_P12WP_Msk = 0x1000
	// Bit P12WP.
	SYSCFG_SWPR_P12WP = 0x1000
	// Position of P11WP field.
	SYSCFG_SWPR_P11WP_Pos = 0xb
	// Bit mask of P11WP field.
	SYSCFG_SWPR_P11WP_Msk = 0x800
	// Bit P11WP.
	SYSCFG_SWPR_P11WP = 0x800
	// Position of P10WP field.
	SYSCFG_SWPR_P10WP_Pos = 0xa
	// Bit mask of P10WP field.
	SYSCFG_SWPR_P10WP_Msk = 0x400
	// Bit P10WP.
	SYSCFG_SWPR_P10WP = 0x400
	// Position of P9WP field.
	SYSCFG_SWPR_P9WP_Pos = 0x9
	// Bit mask of P9WP field.
	SYSCFG_SWPR_P9WP_Msk = 0x200
	// Bit P9WP.
	SYSCFG_SWPR_P9WP = 0x200
	// Position of P8WP field.
	SYSCFG_SWPR_P8WP_Pos = 0x8
	// Bit mask of P8WP field.
	SYSCFG_SWPR_P8WP_Msk = 0x100
	// Bit P8WP.
	SYSCFG_SWPR_P8WP = 0x100
	// Position of P7WP field.
	SYSCFG_SWPR_P7WP_Pos = 0x7
	// Bit mask of P7WP field.
	SYSCFG_SWPR_P7WP_Msk = 0x80
	// Bit P7WP.
	SYSCFG_SWPR_P7WP = 0x80
	// Position of P6WP field.
	SYSCFG_SWPR_P6WP_Pos = 0x6
	// Bit mask of P6WP field.
	SYSCFG_SWPR_P6WP_Msk = 0x40
	// Bit P6WP.
	SYSCFG_SWPR_P6WP = 0x40
	// Position of P5WP field.
	SYSCFG_SWPR_P5WP_Pos = 0x5
	// Bit mask of P5WP field.
	SYSCFG_SWPR_P5WP_Msk = 0x20
	// Bit P5WP.
	SYSCFG_SWPR_P5WP = 0x20
	// Position of P4WP field.
	SYSCFG_SWPR_P4WP_Pos = 0x4
	// Bit mask of P4WP field.
	SYSCFG_SWPR_P4WP_Msk = 0x10
	// Bit P4WP.
	SYSCFG_SWPR_P4WP = 0x10
	// Position of P3WP field.
	SYSCFG_SWPR_P3WP_Pos = 0x3
	// Bit mask of P3WP field.
	SYSCFG_SWPR_P3WP_Msk = 0x8
	// Bit P3WP.
	SYSCFG_SWPR_P3WP = 0x8
	// Position of P2WP field.
	SYSCFG_SWPR_P2WP_Pos = 0x2
	// Bit mask of P2WP field.
	SYSCFG_SWPR_P2WP_Msk = 0x4
	// Bit P2WP.
	SYSCFG_SWPR_P2WP = 0x4
	// Position of P1WP field.
	SYSCFG_SWPR_P1WP_Pos = 0x1
	// Bit mask of P1WP field.
	SYSCFG_SWPR_P1WP_Msk = 0x2
	// Bit P1WP.
	SYSCFG_SWPR_P1WP = 0x2
	// Position of P0WP field.
	SYSCFG_SWPR_P0WP_Pos = 0x0
	// Bit mask of P0WP field.
	SYSCFG_SWPR_P0WP_Msk = 0x1
	// Bit P0WP.
	SYSCFG_SWPR_P0WP = 0x1

	// SKR: SKR
	// Position of KEY field.
	SYSCFG_SKR_KEY_Pos = 0x0
	// Bit mask of KEY field.
	SYSCFG_SKR_KEY_Msk = 0xff
)

// Bitfields for DFSDM1: Digital filter for sigma delta modulators
const (
	// CH0CFGR1: channel configuration y register
	// Position of DFSDMEN field.
	DFSDM_CH0CFGR1_DFSDMEN_Pos = 0x1f
	// Bit mask of DFSDMEN field.
	DFSDM_CH0CFGR1_DFSDMEN_Msk = 0x80000000
	// Bit DFSDMEN.
	DFSDM_CH0CFGR1_DFSDMEN = 0x80000000
	// Position of CKOUTSRC field.
	DFSDM_CH0CFGR1_CKOUTSRC_Pos = 0x1e
	// Bit mask of CKOUTSRC field.
	DFSDM_CH0CFGR1_CKOUTSRC_Msk = 0x40000000
	// Bit CKOUTSRC.
	DFSDM_CH0CFGR1_CKOUTSRC = 0x40000000
	// Position of CKOUTDIV field.
	DFSDM_CH0CFGR1_CKOUTDIV_Pos = 0x10
	// Bit mask of CKOUTDIV field.
	DFSDM_CH0CFGR1_CKOUTDIV_Msk = 0xff0000
	// Position of DATPACK field.
	DFSDM_CH0CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH0CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH0CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH0CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH0CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH0CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH0CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH0CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH0CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH0CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH0CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH0CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH0CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH0CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH0CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH0CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH0CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH0CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH0CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH0CFGR1_SITP_Msk = 0x3

	// CH0CFGR2: channel configuration y register
	// Position of OFFSET field.
	DFSDM_CH0CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH0CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH0CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH0CFGR2_DTRBS_Msk = 0xf8

	// CH0AWSCDR: analog watchdog and short-circuit detector register
	// Position of AWFORD field.
	DFSDM_CH0AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH0AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH0AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH0AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH0AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH0AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH0AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH0AWSCDR_SCDT_Msk = 0xff

	// CH0WDATR: channel watchdog filter data register
	// Position of WDATA field.
	DFSDM_CH0WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH0WDATR_WDATA_Msk = 0xffff

	// CH0DATINR: channel data input register
	// Position of INDAT1 field.
	DFSDM_CH0DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH0DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH0DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH0DATINR_INDAT0_Msk = 0xffff

	// CH0DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH0DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH0DLYR_PLSSKP_Msk = 0x3f

	// CH1CFGR1: CH1CFGR1
	// Position of DATPACK field.
	DFSDM_CH1CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH1CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH1CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH1CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH1CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH1CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH1CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH1CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH1CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH1CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH1CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH1CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH1CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH1CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH1CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH1CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH1CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH1CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH1CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH1CFGR1_SITP_Msk = 0x3

	// CH1CFGR2: CH1CFGR2
	// Position of OFFSET field.
	DFSDM_CH1CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH1CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH1CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH1CFGR2_DTRBS_Msk = 0xf8

	// CH1AWSCDR: CH1AWSCDR
	// Position of AWFORD field.
	DFSDM_CH1AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH1AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH1AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH1AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH1AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH1AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH1AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH1AWSCDR_SCDT_Msk = 0xff

	// CH1WDATR: CH1WDATR
	// Position of WDATA field.
	DFSDM_CH1WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH1WDATR_WDATA_Msk = 0xffff

	// CH1DATINR: CH1DATINR
	// Position of INDAT1 field.
	DFSDM_CH1DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH1DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH1DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH1DATINR_INDAT0_Msk = 0xffff

	// CH1DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH1DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH1DLYR_PLSSKP_Msk = 0x3f

	// CH2CFGR1: CH2CFGR1
	// Position of DATPACK field.
	DFSDM_CH2CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH2CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH2CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH2CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH2CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH2CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH2CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH2CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH2CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH2CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH2CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH2CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH2CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH2CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH2CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH2CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH2CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH2CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH2CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH2CFGR1_SITP_Msk = 0x3

	// CH2CFGR2: CH2CFGR2
	// Position of OFFSET field.
	DFSDM_CH2CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH2CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH2CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH2CFGR2_DTRBS_Msk = 0xf8

	// CH2AWSCDR: CH2AWSCDR
	// Position of AWFORD field.
	DFSDM_CH2AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH2AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH2AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH2AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH2AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH2AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH2AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH2AWSCDR_SCDT_Msk = 0xff

	// CH2WDATR: CH2WDATR
	// Position of WDATA field.
	DFSDM_CH2WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH2WDATR_WDATA_Msk = 0xffff

	// CH2DATINR: CH2DATINR
	// Position of INDAT1 field.
	DFSDM_CH2DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH2DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH2DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH2DATINR_INDAT0_Msk = 0xffff

	// CH2DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH2DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH2DLYR_PLSSKP_Msk = 0x3f

	// CH3CFGR1: CH3CFGR1
	// Position of DATPACK field.
	DFSDM_CH3CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH3CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH3CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH3CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH3CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH3CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH3CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH3CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH3CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH3CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH3CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH3CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH3CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH3CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH3CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH3CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH3CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH3CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH3CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH3CFGR1_SITP_Msk = 0x3

	// CH3CFGR2: CH3CFGR2
	// Position of OFFSET field.
	DFSDM_CH3CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH3CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH3CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH3CFGR2_DTRBS_Msk = 0xf8

	// CH3AWSCDR: CH3AWSCDR
	// Position of AWFORD field.
	DFSDM_CH3AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH3AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH3AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH3AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH3AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH3AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH3AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH3AWSCDR_SCDT_Msk = 0xff

	// CH3WDATR: CH3WDATR
	// Position of WDATA field.
	DFSDM_CH3WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH3WDATR_WDATA_Msk = 0xffff

	// CH3DATINR: CH3DATINR
	// Position of INDAT1 field.
	DFSDM_CH3DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH3DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH3DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH3DATINR_INDAT0_Msk = 0xffff

	// CH3DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH3DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH3DLYR_PLSSKP_Msk = 0x3f

	// CH4CFGR1: CH4CFGR1
	// Position of DATPACK field.
	DFSDM_CH4CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH4CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH4CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH4CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH4CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH4CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH4CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH4CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH4CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH4CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH4CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH4CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH4CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH4CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH4CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH4CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH4CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH4CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH4CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH4CFGR1_SITP_Msk = 0x3

	// CH4CFGR2: CH4CFGR2
	// Position of OFFSET field.
	DFSDM_CH4CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH4CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH4CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH4CFGR2_DTRBS_Msk = 0xf8

	// CH4AWSCDR: CH4AWSCDR
	// Position of AWFORD field.
	DFSDM_CH4AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH4AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH4AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH4AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH4AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH4AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH4AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH4AWSCDR_SCDT_Msk = 0xff

	// CH4WDATR: CH4WDATR
	// Position of WDATA field.
	DFSDM_CH4WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH4WDATR_WDATA_Msk = 0xffff

	// CH4DATINR: CH4DATINR
	// Position of INDAT1 field.
	DFSDM_CH4DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH4DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH4DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH4DATINR_INDAT0_Msk = 0xffff

	// CH4DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH4DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH4DLYR_PLSSKP_Msk = 0x3f

	// CH5CFGR1: CH5CFGR1
	// Position of DATPACK field.
	DFSDM_CH5CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH5CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH5CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH5CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH5CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH5CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH5CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH5CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH5CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH5CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH5CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH5CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH5CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH5CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH5CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH5CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH5CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH5CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH5CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH5CFGR1_SITP_Msk = 0x3

	// CH5CFGR2: CH5CFGR2
	// Position of OFFSET field.
	DFSDM_CH5CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH5CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH5CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH5CFGR2_DTRBS_Msk = 0xf8

	// CH5AWSCDR: CH5AWSCDR
	// Position of AWFORD field.
	DFSDM_CH5AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH5AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH5AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH5AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH5AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH5AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH5AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH5AWSCDR_SCDT_Msk = 0xff

	// CH5WDATR: CH5WDATR
	// Position of WDATA field.
	DFSDM_CH5WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH5WDATR_WDATA_Msk = 0xffff

	// CH5DATINR: CH5DATINR
	// Position of INDAT1 field.
	DFSDM_CH5DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH5DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH5DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH5DATINR_INDAT0_Msk = 0xffff

	// CH5DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH5DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH5DLYR_PLSSKP_Msk = 0x3f

	// CH6CFGR1: CH6CFGR1
	// Position of DATPACK field.
	DFSDM_CH6CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH6CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH6CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH6CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH6CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH6CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH6CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH6CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH6CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH6CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH6CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH6CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH6CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH6CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH6CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH6CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH6CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH6CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH6CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH6CFGR1_SITP_Msk = 0x3

	// CH6CFGR2: CH6CFGR2
	// Position of OFFSET field.
	DFSDM_CH6CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH6CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH6CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH6CFGR2_DTRBS_Msk = 0xf8

	// CH6AWSCDR: CH6AWSCDR
	// Position of AWFORD field.
	DFSDM_CH6AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH6AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH6AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH6AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH6AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH6AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH6AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH6AWSCDR_SCDT_Msk = 0xff

	// CH6WDATR: CH6WDATR
	// Position of WDATA field.
	DFSDM_CH6WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH6WDATR_WDATA_Msk = 0xffff

	// CH6DATINR: CH6DATINR
	// Position of INDAT1 field.
	DFSDM_CH6DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH6DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH6DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH6DATINR_INDAT0_Msk = 0xffff

	// CH6DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH6DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH6DLYR_PLSSKP_Msk = 0x3f

	// CH7CFGR1: CH7CFGR1
	// Position of DATPACK field.
	DFSDM_CH7CFGR1_DATPACK_Pos = 0xe
	// Bit mask of DATPACK field.
	DFSDM_CH7CFGR1_DATPACK_Msk = 0xc000
	// Position of DATMPX field.
	DFSDM_CH7CFGR1_DATMPX_Pos = 0xc
	// Bit mask of DATMPX field.
	DFSDM_CH7CFGR1_DATMPX_Msk = 0x3000
	// Position of CHINSEL field.
	DFSDM_CH7CFGR1_CHINSEL_Pos = 0x8
	// Bit mask of CHINSEL field.
	DFSDM_CH7CFGR1_CHINSEL_Msk = 0x100
	// Bit CHINSEL.
	DFSDM_CH7CFGR1_CHINSEL = 0x100
	// Position of CHEN field.
	DFSDM_CH7CFGR1_CHEN_Pos = 0x7
	// Bit mask of CHEN field.
	DFSDM_CH7CFGR1_CHEN_Msk = 0x80
	// Bit CHEN.
	DFSDM_CH7CFGR1_CHEN = 0x80
	// Position of CKABEN field.
	DFSDM_CH7CFGR1_CKABEN_Pos = 0x6
	// Bit mask of CKABEN field.
	DFSDM_CH7CFGR1_CKABEN_Msk = 0x40
	// Bit CKABEN.
	DFSDM_CH7CFGR1_CKABEN = 0x40
	// Position of SCDEN field.
	DFSDM_CH7CFGR1_SCDEN_Pos = 0x5
	// Bit mask of SCDEN field.
	DFSDM_CH7CFGR1_SCDEN_Msk = 0x20
	// Bit SCDEN.
	DFSDM_CH7CFGR1_SCDEN = 0x20
	// Position of SPICKSEL field.
	DFSDM_CH7CFGR1_SPICKSEL_Pos = 0x2
	// Bit mask of SPICKSEL field.
	DFSDM_CH7CFGR1_SPICKSEL_Msk = 0xc
	// Position of SITP field.
	DFSDM_CH7CFGR1_SITP_Pos = 0x0
	// Bit mask of SITP field.
	DFSDM_CH7CFGR1_SITP_Msk = 0x3

	// CH7CFGR2: CH7CFGR2
	// Position of OFFSET field.
	DFSDM_CH7CFGR2_OFFSET_Pos = 0x8
	// Bit mask of OFFSET field.
	DFSDM_CH7CFGR2_OFFSET_Msk = 0xffffff00
	// Position of DTRBS field.
	DFSDM_CH7CFGR2_DTRBS_Pos = 0x3
	// Bit mask of DTRBS field.
	DFSDM_CH7CFGR2_DTRBS_Msk = 0xf8

	// CH7AWSCDR: CH7AWSCDR
	// Position of AWFORD field.
	DFSDM_CH7AWSCDR_AWFORD_Pos = 0x16
	// Bit mask of AWFORD field.
	DFSDM_CH7AWSCDR_AWFORD_Msk = 0xc00000
	// Position of AWFOSR field.
	DFSDM_CH7AWSCDR_AWFOSR_Pos = 0x10
	// Bit mask of AWFOSR field.
	DFSDM_CH7AWSCDR_AWFOSR_Msk = 0x1f0000
	// Position of BKSCD field.
	DFSDM_CH7AWSCDR_BKSCD_Pos = 0xc
	// Bit mask of BKSCD field.
	DFSDM_CH7AWSCDR_BKSCD_Msk = 0xf000
	// Position of SCDT field.
	DFSDM_CH7AWSCDR_SCDT_Pos = 0x0
	// Bit mask of SCDT field.
	DFSDM_CH7AWSCDR_SCDT_Msk = 0xff

	// CH7WDATR: CH7WDATR
	// Position of WDATA field.
	DFSDM_CH7WDATR_WDATA_Pos = 0x0
	// Bit mask of WDATA field.
	DFSDM_CH7WDATR_WDATA_Msk = 0xffff

	// CH7DATINR: CH7DATINR
	// Position of INDAT1 field.
	DFSDM_CH7DATINR_INDAT1_Pos = 0x10
	// Bit mask of INDAT1 field.
	DFSDM_CH7DATINR_INDAT1_Msk = 0xffff0000
	// Position of INDAT0 field.
	DFSDM_CH7DATINR_INDAT0_Pos = 0x0
	// Bit mask of INDAT0 field.
	DFSDM_CH7DATINR_INDAT0_Msk = 0xffff

	// CH7DLYR: channel y delay register
	// Position of PLSSKP field.
	DFSDM_CH7DLYR_PLSSKP_Pos = 0x0
	// Bit mask of PLSSKP field.
	DFSDM_CH7DLYR_PLSSKP_Msk = 0x3f

	// DFSDM_FLT0CR1: control register 1
	// Position of AWFSEL field.
	DFSDM_DFSDM_FLT0CR1_AWFSEL_Pos = 0x1e
	// Bit mask of AWFSEL field.
	DFSDM_DFSDM_FLT0CR1_AWFSEL_Msk = 0x40000000
	// Bit AWFSEL.
	DFSDM_DFSDM_FLT0CR1_AWFSEL = 0x40000000
	// Position of FAST field.
	DFSDM_DFSDM_FLT0CR1_FAST_Pos = 0x1d
	// Bit mask of FAST field.
	DFSDM_DFSDM_FLT0CR1_FAST_Msk = 0x20000000
	// Bit FAST.
	DFSDM_DFSDM_FLT0CR1_FAST = 0x20000000
	// Position of RCH field.
	DFSDM_DFSDM_FLT0CR1_RCH_Pos = 0x18
	// Bit mask of RCH field.
	DFSDM_DFSDM_FLT0CR1_RCH_Msk = 0x7000000
	// Position of RDMAEN field.
	DFSDM_DFSDM_FLT0CR1_RDMAEN_Pos = 0x15
	// Bit mask of RDMAEN field.
	DFSDM_DFSDM_FLT0CR1_RDMAEN_Msk = 0x200000
	// Bit RDMAEN.
	DFSDM_DFSDM_FLT0CR1_RDMAEN = 0x200000
	// Position of RSYNC field.
	DFSDM_DFSDM_FLT0CR1_RSYNC_Pos = 0x13
	// Bit mask of RSYNC field.
	DFSDM_DFSDM_FLT0CR1_RSYNC_Msk = 0x80000
	// Bit RSYNC.
	DFSDM_DFSDM_FLT0CR1_RSYNC = 0x80000
	// Position of RCONT field.
	DFSDM_DFSDM_FLT0CR1_RCONT_Pos = 0x12
	// Bit mask of RCONT field.
	DFSDM_DFSDM_FLT0CR1_RCONT_Msk = 0x40000
	// Bit RCONT.
	DFSDM_DFSDM_FLT0CR1_RCONT = 0x40000
	// Position of RSWSTART field.
	DFSDM_DFSDM_FLT0CR1_RSWSTART_Pos = 0x11
	// Bit mask of RSWSTART field.
	DFSDM_DFSDM_FLT0CR1_RSWSTART_Msk = 0x20000
	// Bit RSWSTART.
	DFSDM_DFSDM_FLT0CR1_RSWSTART = 0x20000
	// Position of JEXTEN field.
	DFSDM_DFSDM_FLT0CR1_JEXTEN_Pos = 0xd
	// Bit mask of JEXTEN field.
	DFSDM_DFSDM_FLT0CR1_JEXTEN_Msk = 0x6000
	// Position of JEXTSEL field.
	DFSDM_DFSDM_FLT0CR1_JEXTSEL_Pos = 0x8
	// Bit mask of JEXTSEL field.
	DFSDM_DFSDM_FLT0CR1_JEXTSEL_Msk = 0x700
	// Position of JDMAEN field.
	DFSDM_DFSDM_FLT0CR1_JDMAEN_Pos = 0x5
	// Bit mask of JDMAEN field.
	DFSDM_DFSDM_FLT0CR1_JDMAEN_Msk = 0x20
	// Bit JDMAEN.
	DFSDM_DFSDM_FLT0CR1_JDMAEN = 0x20
	// Position of JSCAN field.
	DFSDM_DFSDM_FLT0CR1_JSCAN_Pos = 0x4
	// Bit mask of JSCAN field.
	DFSDM_DFSDM_FLT0CR1_JSCAN_Msk = 0x10
	// Bit JSCAN.
	DFSDM_DFSDM_FLT0CR1_JSCAN = 0x10
	// Position of JSYNC field.
	DFSDM_DFSDM_FLT0CR1_JSYNC_Pos = 0x3
	// Bit mask of JSYNC field.
	DFSDM_DFSDM_FLT0CR1_JSYNC_Msk = 0x8
	// Bit JSYNC.
	DFSDM_DFSDM_FLT0CR1_JSYNC = 0x8
	// Position of JSWSTART field.
	DFSDM_DFSDM_FLT0CR1_JSWSTART_Pos = 0x1
	// Bit mask of JSWSTART field.
	DFSDM_DFSDM_FLT0CR1_JSWSTART_Msk = 0x2
	// Bit JSWSTART.
	DFSDM_DFSDM_FLT0CR1_JSWSTART = 0x2
	// Position of DFEN field.
	DFSDM_DFSDM_FLT0CR1_DFEN_Pos = 0x0
	// Bit mask of DFEN field.
	DFSDM_DFSDM_FLT0CR1_DFEN_Msk = 0x1
	// Bit DFEN.
	DFSDM_DFSDM_FLT0CR1_DFEN = 0x1

	// DFSDM_FLT0CR2: control register 2
	// Position of AWDCH field.
	DFSDM_DFSDM_FLT0CR2_AWDCH_Pos = 0x10
	// Bit mask of AWDCH field.
	DFSDM_DFSDM_FLT0CR2_AWDCH_Msk = 0xff0000
	// Position of EXCH field.
	DFSDM_DFSDM_FLT0CR2_EXCH_Pos = 0x8
	// Bit mask of EXCH field.
	DFSDM_DFSDM_FLT0CR2_EXCH_Msk = 0xff00
	// Position of CKABIE field.
	DFSDM_DFSDM_FLT0CR2_CKABIE_Pos = 0x6
	// Bit mask of CKABIE field.
	DFSDM_DFSDM_FLT0CR2_CKABIE_Msk = 0x40
	// Bit CKABIE.
	DFSDM_DFSDM_FLT0CR2_CKABIE = 0x40
	// Position of SCDIE field.
	DFSDM_DFSDM_FLT0CR2_SCDIE_Pos = 0x5
	// Bit mask of SCDIE field.
	DFSDM_DFSDM_FLT0CR2_SCDIE_Msk = 0x20
	// Bit SCDIE.
	DFSDM_DFSDM_FLT0CR2_SCDIE = 0x20
	// Position of AWDIE field.
	DFSDM_DFSDM_FLT0CR2_AWDIE_Pos = 0x4
	// Bit mask of AWDIE field.
	DFSDM_DFSDM_FLT0CR2_AWDIE_Msk = 0x10
	// Bit AWDIE.
	DFSDM_DFSDM_FLT0CR2_AWDIE = 0x10
	// Position of ROVRIE field.
	DFSDM_DFSDM_FLT0CR2_ROVRIE_Pos = 0x3
	// Bit mask of ROVRIE field.
	DFSDM_DFSDM_FLT0CR2_ROVRIE_Msk = 0x8
	// Bit ROVRIE.
	DFSDM_DFSDM_FLT0CR2_ROVRIE = 0x8
	// Position of JOVRIE field.
	DFSDM_DFSDM_FLT0CR2_JOVRIE_Pos = 0x2
	// Bit mask of JOVRIE field.
	DFSDM_DFSDM_FLT0CR2_JOVRIE_Msk = 0x4
	// Bit JOVRIE.
	DFSDM_DFSDM_FLT0CR2_JOVRIE = 0x4
	// Position of REOCIE field.
	DFSDM_DFSDM_FLT0CR2_REOCIE_Pos = 0x1
	// Bit mask of REOCIE field.
	DFSDM_DFSDM_FLT0CR2_REOCIE_Msk = 0x2
	// Bit REOCIE.
	DFSDM_DFSDM_FLT0CR2_REOCIE = 0x2
	// Position of JEOCIE field.
	DFSDM_DFSDM_FLT0CR2_JEOCIE_Pos = 0x0
	// Bit mask of JEOCIE field.
	DFSDM_DFSDM_FLT0CR2_JEOCIE_Msk = 0x1
	// Bit JEOCIE.
	DFSDM_DFSDM_FLT0CR2_JEOCIE = 0x1

	// DFSDM_FLT0ISR: interrupt and status register
	// Position of SCDF field.
	DFSDM_DFSDM_FLT0ISR_SCDF_Pos = 0x18
	// Bit mask of SCDF field.
	DFSDM_DFSDM_FLT0ISR_SCDF_Msk = 0xff000000
	// Position of CKABF field.
	DFSDM_DFSDM_FLT0ISR_CKABF_Pos = 0x10
	// Bit mask of CKABF field.
	DFSDM_DFSDM_FLT0ISR_CKABF_Msk = 0xff0000
	// Position of RCIP field.
	DFSDM_DFSDM_FLT0ISR_RCIP_Pos = 0xe
	// Bit mask of RCIP field.
	DFSDM_DFSDM_FLT0ISR_RCIP_Msk = 0x4000
	// Bit RCIP.
	DFSDM_DFSDM_FLT0ISR_RCIP = 0x4000
	// Position of JCIP field.
	DFSDM_DFSDM_FLT0ISR_JCIP_Pos = 0xd
	// Bit mask of JCIP field.
	DFSDM_DFSDM_FLT0ISR_JCIP_Msk = 0x2000
	// Bit JCIP.
	DFSDM_DFSDM_FLT0ISR_JCIP = 0x2000
	// Position of AWDF field.
	DFSDM_DFSDM_FLT0ISR_AWDF_Pos = 0x4
	// Bit mask of AWDF field.
	DFSDM_DFSDM_FLT0ISR_AWDF_Msk = 0x10
	// Bit AWDF.
	DFSDM_DFSDM_FLT0ISR_AWDF = 0x10
	// Position of ROVRF field.
	DFSDM_DFSDM_FLT0ISR_ROVRF_Pos = 0x3
	// Bit mask of ROVRF field.
	DFSDM_DFSDM_FLT0ISR_ROVRF_Msk = 0x8
	// Bit ROVRF.
	DFSDM_DFSDM_FLT0ISR_ROVRF = 0x8
	// Position of JOVRF field.
	DFSDM_DFSDM_FLT0ISR_JOVRF_Pos = 0x2
	// Bit mask of JOVRF field.
	DFSDM_DFSDM_FLT0ISR_JOVRF_Msk = 0x4
	// Bit JOVRF.
	DFSDM_DFSDM_FLT0ISR_JOVRF = 0x4
	// Position of REOCF field.
	DFSDM_DFSDM_FLT0ISR_REOCF_Pos = 0x1
	// Bit mask of REOCF field.
	DFSDM_DFSDM_FLT0ISR_REOCF_Msk = 0x2
	// Bit REOCF.
	DFSDM_DFSDM_FLT0ISR_REOCF = 0x2
	// Position of JEOCF field.
	DFSDM_DFSDM_FLT0ISR_JEOCF_Pos = 0x0
	// Bit mask of JEOCF field.
	DFSDM_DFSDM_FLT0ISR_JEOCF_Msk = 0x1
	// Bit JEOCF.
	DFSDM_DFSDM_FLT0ISR_JEOCF = 0x1

	// DFSDM_FLT0ICR: interrupt flag clear register
	// Position of CLRSCDF field.
	DFSDM_DFSDM_FLT0ICR_CLRSCDF_Pos = 0x18
	// Bit mask of CLRSCDF field.
	DFSDM_DFSDM_FLT0ICR_CLRSCDF_Msk = 0xff000000
	// Position of CLRCKABF field.
	DFSDM_DFSDM_FLT0ICR_CLRCKABF_Pos = 0x10
	// Bit mask of CLRCKABF field.
	DFSDM_DFSDM_FLT0ICR_CLRCKABF_Msk = 0xff0000
	// Position of CLRROVRF field.
	DFSDM_DFSDM_FLT0ICR_CLRROVRF_Pos = 0x3
	// Bit mask of CLRROVRF field.
	DFSDM_DFSDM_FLT0ICR_CLRROVRF_Msk = 0x8
	// Bit CLRROVRF.
	DFSDM_DFSDM_FLT0ICR_CLRROVRF = 0x8
	// Position of CLRJOVRF field.
	DFSDM_DFSDM_FLT0ICR_CLRJOVRF_Pos = 0x2
	// Bit mask of CLRJOVRF field.
	DFSDM_DFSDM_FLT0ICR_CLRJOVRF_Msk = 0x4
	// Bit CLRJOVRF.
	DFSDM_DFSDM_FLT0ICR_CLRJOVRF = 0x4

	// DFSDM_FLT0JCHGR: injected channel group selection register
	// Position of JCHG field.
	DFSDM_DFSDM_FLT0JCHGR_JCHG_Pos = 0x0
	// Bit mask of JCHG field.
	DFSDM_DFSDM_FLT0JCHGR_JCHG_Msk = 0xff

	// DFSDM_FLT0FCR: filter control register
	// Position of FORD field.
	DFSDM_DFSDM_FLT0FCR_FORD_Pos = 0x1d
	// Bit mask of FORD field.
	DFSDM_DFSDM_FLT0FCR_FORD_Msk = 0xe0000000
	// Position of FOSR field.
	DFSDM_DFSDM_FLT0FCR_FOSR_Pos = 0x10
	// Bit mask of FOSR field.
	DFSDM_DFSDM_FLT0FCR_FOSR_Msk = 0x3ff0000
	// Position of IOSR field.
	DFSDM_DFSDM_FLT0FCR_IOSR_Pos = 0x0
	// Bit mask of IOSR field.
	DFSDM_DFSDM_FLT0FCR_IOSR_Msk = 0xff

	// DFSDM_FLT0JDATAR: data register for injected group
	// Position of JDATA field.
	DFSDM_DFSDM_FLT0JDATAR_JDATA_Pos = 0x8
	// Bit mask of JDATA field.
	DFSDM_DFSDM_FLT0JDATAR_JDATA_Msk = 0xffffff00
	// Position of JDATACH field.
	DFSDM_DFSDM_FLT0JDATAR_JDATACH_Pos = 0x0
	// Bit mask of JDATACH field.
	DFSDM_DFSDM_FLT0JDATAR_JDATACH_Msk = 0x7

	// DFSDM_FLT0RDATAR: data register for the regular channel
	// Position of RDATA field.
	DFSDM_DFSDM_FLT0RDATAR_RDATA_Pos = 0x8
	// Bit mask of RDATA field.
	DFSDM_DFSDM_FLT0RDATAR_RDATA_Msk = 0xffffff00
	// Position of RPEND field.
	DFSDM_DFSDM_FLT0RDATAR_RPEND_Pos = 0x4
	// Bit mask of RPEND field.
	DFSDM_DFSDM_FLT0RDATAR_RPEND_Msk = 0x10
	// Bit RPEND.
	DFSDM_DFSDM_FLT0RDATAR_RPEND = 0x10
	// Position of RDATACH field.
	DFSDM_DFSDM_FLT0RDATAR_RDATACH_Pos = 0x0
	// Bit mask of RDATACH field.
	DFSDM_DFSDM_FLT0RDATAR_RDATACH_Msk = 0x7

	// DFSDM_FLT0AWHTR: analog watchdog high threshold register
	// Position of AWHT field.
	DFSDM_DFSDM_FLT0AWHTR_AWHT_Pos = 0x8
	// Bit mask of AWHT field.
	DFSDM_DFSDM_FLT0AWHTR_AWHT_Msk = 0xffffff00
	// Position of BKAWH field.
	DFSDM_DFSDM_FLT0AWHTR_BKAWH_Pos = 0x0
	// Bit mask of BKAWH field.
	DFSDM_DFSDM_FLT0AWHTR_BKAWH_Msk = 0xf

	// DFSDM_FLT0AWLTR: analog watchdog low threshold register
	// Position of AWLT field.
	DFSDM_DFSDM_FLT0AWLTR_AWLT_Pos = 0x8
	// Bit mask of AWLT field.
	DFSDM_DFSDM_FLT0AWLTR_AWLT_Msk = 0xffffff00
	// Position of BKAWL field.
	DFSDM_DFSDM_FLT0AWLTR_BKAWL_Pos = 0x0
	// Bit mask of BKAWL field.
	DFSDM_DFSDM_FLT0AWLTR_BKAWL_Msk = 0xf

	// DFSDM_FLT0AWSR: analog watchdog status register
	// Position of AWHTF field.
	DFSDM_DFSDM_FLT0AWSR_AWHTF_Pos = 0x8
	// Bit mask of AWHTF field.
	DFSDM_DFSDM_FLT0AWSR_AWHTF_Msk = 0xff00
	// Position of AWLTF field.
	DFSDM_DFSDM_FLT0AWSR_AWLTF_Pos = 0x0
	// Bit mask of AWLTF field.
	DFSDM_DFSDM_FLT0AWSR_AWLTF_Msk = 0xff

	// DFSDM_FLT0AWCFR: analog watchdog clear flag register
	// Position of CLRAWHTF field.
	DFSDM_DFSDM_FLT0AWCFR_CLRAWHTF_Pos = 0x8
	// Bit mask of CLRAWHTF field.
	DFSDM_DFSDM_FLT0AWCFR_CLRAWHTF_Msk = 0xff00
	// Position of CLRAWLTF field.
	DFSDM_DFSDM_FLT0AWCFR_CLRAWLTF_Pos = 0x0
	// Bit mask of CLRAWLTF field.
	DFSDM_DFSDM_FLT0AWCFR_CLRAWLTF_Msk = 0xff

	// DFSDM_FLT0EXMAX: Extremes detector maximum register
	// Position of EXMAX field.
	DFSDM_DFSDM_FLT0EXMAX_EXMAX_Pos = 0x8
	// Bit mask of EXMAX field.
	DFSDM_DFSDM_FLT0EXMAX_EXMAX_Msk = 0xffffff00
	// Position of EXMAXCH field.
	DFSDM_DFSDM_FLT0EXMAX_EXMAXCH_Pos = 0x0
	// Bit mask of EXMAXCH field.
	DFSDM_DFSDM_FLT0EXMAX_EXMAXCH_Msk = 0x7

	// DFSDM_FLT0EXMIN: Extremes detector minimum register
	// Position of EXMIN field.
	DFSDM_DFSDM_FLT0EXMIN_EXMIN_Pos = 0x8
	// Bit mask of EXMIN field.
	DFSDM_DFSDM_FLT0EXMIN_EXMIN_Msk = 0xffffff00
	// Position of EXMINCH field.
	DFSDM_DFSDM_FLT0EXMIN_EXMINCH_Pos = 0x0
	// Bit mask of EXMINCH field.
	DFSDM_DFSDM_FLT0EXMIN_EXMINCH_Msk = 0x7

	// DFSDM_FLT0CNVTIMR: conversion timer register
	// Position of CNVCNT field.
	DFSDM_DFSDM_FLT0CNVTIMR_CNVCNT_Pos = 0x4
	// Bit mask of CNVCNT field.
	DFSDM_DFSDM_FLT0CNVTIMR_CNVCNT_Msk = 0xfffffff0

	// DFSDM_FLT1CR1: control register 1
	// Position of AWFSEL field.
	DFSDM_DFSDM_FLT1CR1_AWFSEL_Pos = 0x1e
	// Bit mask of AWFSEL field.
	DFSDM_DFSDM_FLT1CR1_AWFSEL_Msk = 0x40000000
	// Bit AWFSEL.
	DFSDM_DFSDM_FLT1CR1_AWFSEL = 0x40000000
	// Position of FAST field.
	DFSDM_DFSDM_FLT1CR1_FAST_Pos = 0x1d
	// Bit mask of FAST field.
	DFSDM_DFSDM_FLT1CR1_FAST_Msk = 0x20000000
	// Bit FAST.
	DFSDM_DFSDM_FLT1CR1_FAST = 0x20000000
	// Position of RCH field.
	DFSDM_DFSDM_FLT1CR1_RCH_Pos = 0x18
	// Bit mask of RCH field.
	DFSDM_DFSDM_FLT1CR1_RCH_Msk = 0x7000000
	// Position of RDMAEN field.
	DFSDM_DFSDM_FLT1CR1_RDMAEN_Pos = 0x15
	// Bit mask of RDMAEN field.
	DFSDM_DFSDM_FLT1CR1_RDMAEN_Msk = 0x200000
	// Bit RDMAEN.
	DFSDM_DFSDM_FLT1CR1_RDMAEN = 0x200000
	// Position of RSYNC field.
	DFSDM_DFSDM_FLT1CR1_RSYNC_Pos = 0x13
	// Bit mask of RSYNC field.
	DFSDM_DFSDM_FLT1CR1_RSYNC_Msk = 0x80000
	// Bit RSYNC.
	DFSDM_DFSDM_FLT1CR1_RSYNC = 0x80000
	// Position of RCONT field.
	DFSDM_DFSDM_FLT1CR1_RCONT_Pos = 0x12
	// Bit mask of RCONT field.
	DFSDM_DFSDM_FLT1CR1_RCONT_Msk = 0x40000
	// Bit RCONT.
	DFSDM_DFSDM_FLT1CR1_RCONT = 0x40000
	// Position of RSWSTART field.
	DFSDM_DFSDM_FLT1CR1_RSWSTART_Pos = 0x11
	// Bit mask of RSWSTART field.
	DFSDM_DFSDM_FLT1CR1_RSWSTART_Msk = 0x20000
	// Bit RSWSTART.
	DFSDM_DFSDM_FLT1CR1_RSWSTART = 0x20000
	// Position of JEXTEN field.
	DFSDM_DFSDM_FLT1CR1_JEXTEN_Pos = 0xd
	// Bit mask of JEXTEN field.
	DFSDM_DFSDM_FLT1CR1_JEXTEN_Msk = 0x6000
	// Position of JEXTSEL field.
	DFSDM_DFSDM_FLT1CR1_JEXTSEL_Pos = 0x8
	// Bit mask of JEXTSEL field.
	DFSDM_DFSDM_FLT1CR1_JEXTSEL_Msk = 0x700
	// Position of JDMAEN field.
	DFSDM_DFSDM_FLT1CR1_JDMAEN_Pos = 0x5
	// Bit mask of JDMAEN field.
	DFSDM_DFSDM_FLT1CR1_JDMAEN_Msk = 0x20
	// Bit JDMAEN.
	DFSDM_DFSDM_FLT1CR1_JDMAEN = 0x20
	// Position of JSCAN field.
	DFSDM_DFSDM_FLT1CR1_JSCAN_Pos = 0x4
	// Bit mask of JSCAN field.
	DFSDM_DFSDM_FLT1CR1_JSCAN_Msk = 0x10
	// Bit JSCAN.
	DFSDM_DFSDM_FLT1CR1_JSCAN = 0x10
	// Position of JSYNC field.
	DFSDM_DFSDM_FLT1CR1_JSYNC_Pos = 0x3
	// Bit mask of JSYNC field.
	DFSDM_DFSDM_FLT1CR1_JSYNC_Msk = 0x8
	// Bit JSYNC.
	DFSDM_DFSDM_FLT1CR1_JSYNC = 0x8
	// Position of JSWSTART field.
	DFSDM_DFSDM_FLT1CR1_JSWSTART_Pos = 0x1
	// Bit mask of JSWSTART field.
	DFSDM_DFSDM_FLT1CR1_JSWSTART_Msk = 0x2
	// Bit JSWSTART.
	DFSDM_DFSDM_FLT1CR1_JSWSTART = 0x2
	// Position of DFEN field.
	DFSDM_DFSDM_FLT1CR1_DFEN_Pos = 0x0
	// Bit mask of DFEN field.
	DFSDM_DFSDM_FLT1CR1_DFEN_Msk = 0x1
	// Bit DFEN.
	DFSDM_DFSDM_FLT1CR1_DFEN = 0x1

	// DFSDM_FLT1CR2: control register 2
	// Position of AWDCH field.
	DFSDM_DFSDM_FLT1CR2_AWDCH_Pos = 0x10
	// Bit mask of AWDCH field.
	DFSDM_DFSDM_FLT1CR2_AWDCH_Msk = 0xff0000
	// Position of EXCH field.
	DFSDM_DFSDM_FLT1CR2_EXCH_Pos = 0x8
	// Bit mask of EXCH field.
	DFSDM_DFSDM_FLT1CR2_EXCH_Msk = 0xff00
	// Position of CKABIE field.
	DFSDM_DFSDM_FLT1CR2_CKABIE_Pos = 0x6
	// Bit mask of CKABIE field.
	DFSDM_DFSDM_FLT1CR2_CKABIE_Msk = 0x40
	// Bit CKABIE.
	DFSDM_DFSDM_FLT1CR2_CKABIE = 0x40
	// Position of SCDIE field.
	DFSDM_DFSDM_FLT1CR2_SCDIE_Pos = 0x5
	// Bit mask of SCDIE field.
	DFSDM_DFSDM_FLT1CR2_SCDIE_Msk = 0x20
	// Bit SCDIE.
	DFSDM_DFSDM_FLT1CR2_SCDIE = 0x20
	// Position of AWDIE field.
	DFSDM_DFSDM_FLT1CR2_AWDIE_Pos = 0x4
	// Bit mask of AWDIE field.
	DFSDM_DFSDM_FLT1CR2_AWDIE_Msk = 0x10
	// Bit AWDIE.
	DFSDM_DFSDM_FLT1CR2_AWDIE = 0x10
	// Position of ROVRIE field.
	DFSDM_DFSDM_FLT1CR2_ROVRIE_Pos = 0x3
	// Bit mask of ROVRIE field.
	DFSDM_DFSDM_FLT1CR2_ROVRIE_Msk = 0x8
	// Bit ROVRIE.
	DFSDM_DFSDM_FLT1CR2_ROVRIE = 0x8
	// Position of JOVRIE field.
	DFSDM_DFSDM_FLT1CR2_JOVRIE_Pos = 0x2
	// Bit mask of JOVRIE field.
	DFSDM_DFSDM_FLT1CR2_JOVRIE_Msk = 0x4
	// Bit JOVRIE.
	DFSDM_DFSDM_FLT1CR2_JOVRIE = 0x4
	// Position of REOCIE field.
	DFSDM_DFSDM_FLT1CR2_REOCIE_Pos = 0x1
	// Bit mask of REOCIE field.
	DFSDM_DFSDM_FLT1CR2_REOCIE_Msk = 0x2
	// Bit REOCIE.
	DFSDM_DFSDM_FLT1CR2_REOCIE = 0x2
	// Position of JEOCIE field.
	DFSDM_DFSDM_FLT1CR2_JEOCIE_Pos = 0x0
	// Bit mask of JEOCIE field.
	DFSDM_DFSDM_FLT1CR2_JEOCIE_Msk = 0x1
	// Bit JEOCIE.
	DFSDM_DFSDM_FLT1CR2_JEOCIE = 0x1

	// DFSDM_FLT1ISR: interrupt and status register
	// Position of SCDF field.
	DFSDM_DFSDM_FLT1ISR_SCDF_Pos = 0x18
	// Bit mask of SCDF field.
	DFSDM_DFSDM_FLT1ISR_SCDF_Msk = 0xff000000
	// Position of CKABF field.
	DFSDM_DFSDM_FLT1ISR_CKABF_Pos = 0x10
	// Bit mask of CKABF field.
	DFSDM_DFSDM_FLT1ISR_CKABF_Msk = 0xff0000
	// Position of RCIP field.
	DFSDM_DFSDM_FLT1ISR_RCIP_Pos = 0xe
	// Bit mask of RCIP field.
	DFSDM_DFSDM_FLT1ISR_RCIP_Msk = 0x4000
	// Bit RCIP.
	DFSDM_DFSDM_FLT1ISR_RCIP = 0x4000
	// Position of JCIP field.
	DFSDM_DFSDM_FLT1ISR_JCIP_Pos = 0xd
	// Bit mask of JCIP field.
	DFSDM_DFSDM_FLT1ISR_JCIP_Msk = 0x2000
	// Bit JCIP.
	DFSDM_DFSDM_FLT1ISR_JCIP = 0x2000
	// Position of AWDF field.
	DFSDM_DFSDM_FLT1ISR_AWDF_Pos = 0x4
	// Bit mask of AWDF field.
	DFSDM_DFSDM_FLT1ISR_AWDF_Msk = 0x10
	// Bit AWDF.
	DFSDM_DFSDM_FLT1ISR_AWDF = 0x10
	// Position of ROVRF field.
	DFSDM_DFSDM_FLT1ISR_ROVRF_Pos = 0x3
	// Bit mask of ROVRF field.
	DFSDM_DFSDM_FLT1ISR_ROVRF_Msk = 0x8
	// Bit ROVRF.
	DFSDM_DFSDM_FLT1ISR_ROVRF = 0x8
	// Position of JOVRF field.
	DFSDM_DFSDM_FLT1ISR_JOVRF_Pos = 0x2
	// Bit mask of JOVRF field.
	DFSDM_DFSDM_FLT1ISR_JOVRF_Msk = 0x4
	// Bit JOVRF.
	DFSDM_DFSDM_FLT1ISR_JOVRF = 0x4
	// Position of REOCF field.
	DFSDM_DFSDM_FLT1ISR_REOCF_Pos = 0x1
	// Bit mask of REOCF field.
	DFSDM_DFSDM_FLT1ISR_REOCF_Msk = 0x2
	// Bit REOCF.
	DFSDM_DFSDM_FLT1ISR_REOCF = 0x2
	// Position of JEOCF field.
	DFSDM_DFSDM_FLT1ISR_JEOCF_Pos = 0x0
	// Bit mask of JEOCF field.
	DFSDM_DFSDM_FLT1ISR_JEOCF_Msk = 0x1
	// Bit JEOCF.
	DFSDM_DFSDM_FLT1ISR_JEOCF = 0x1

	// DFSDM_FLT1ICR: interrupt flag clear register
	// Position of CLRSCDF field.
	DFSDM_DFSDM_FLT1ICR_CLRSCDF_Pos = 0x18
	// Bit mask of CLRSCDF field.
	DFSDM_DFSDM_FLT1ICR_CLRSCDF_Msk = 0xff000000
	// Position of CLRCKABF field.
	DFSDM_DFSDM_FLT1ICR_CLRCKABF_Pos = 0x10
	// Bit mask of CLRCKABF field.
	DFSDM_DFSDM_FLT1ICR_CLRCKABF_Msk = 0xff0000
	// Position of CLRROVRF field.
	DFSDM_DFSDM_FLT1ICR_CLRROVRF_Pos = 0x3
	// Bit mask of CLRROVRF field.
	DFSDM_DFSDM_FLT1ICR_CLRROVRF_Msk = 0x8
	// Bit CLRROVRF.
	DFSDM_DFSDM_FLT1ICR_CLRROVRF = 0x8
	// Position of CLRJOVRF field.
	DFSDM_DFSDM_FLT1ICR_CLRJOVRF_Pos = 0x2
	// Bit mask of CLRJOVRF field.
	DFSDM_DFSDM_FLT1ICR_CLRJOVRF_Msk = 0x4
	// Bit CLRJOVRF.
	DFSDM_DFSDM_FLT1ICR_CLRJOVRF = 0x4

	// DFSDM_FLT1CHGR: injected channel group selection register
	// Position of JCHG field.
	DFSDM_DFSDM_FLT1CHGR_JCHG_Pos = 0x0
	// Bit mask of JCHG field.
	DFSDM_DFSDM_FLT1CHGR_JCHG_Msk = 0xff

	// DFSDM_FLT1FCR: filter control register
	// Position of FORD field.
	DFSDM_DFSDM_FLT1FCR_FORD_Pos = 0x1d
	// Bit mask of FORD field.
	DFSDM_DFSDM_FLT1FCR_FORD_Msk = 0xe0000000
	// Position of FOSR field.
	DFSDM_DFSDM_FLT1FCR_FOSR_Pos = 0x10
	// Bit mask of FOSR field.
	DFSDM_DFSDM_FLT1FCR_FOSR_Msk = 0x3ff0000
	// Position of IOSR field.
	DFSDM_DFSDM_FLT1FCR_IOSR_Pos = 0x0
	// Bit mask of IOSR field.
	DFSDM_DFSDM_FLT1FCR_IOSR_Msk = 0xff

	// DFSDM_FLT1JDATAR: data register for injected group
	// Position of JDATA field.
	DFSDM_DFSDM_FLT1JDATAR_JDATA_Pos = 0x8
	// Bit mask of JDATA field.
	DFSDM_DFSDM_FLT1JDATAR_JDATA_Msk = 0xffffff00
	// Position of JDATACH field.
	DFSDM_DFSDM_FLT1JDATAR_JDATACH_Pos = 0x0
	// Bit mask of JDATACH field.
	DFSDM_DFSDM_FLT1JDATAR_JDATACH_Msk = 0x7

	// DFSDM_FLT1RDATAR: data register for the regular channel
	// Position of RDATA field.
	DFSDM_DFSDM_FLT1RDATAR_RDATA_Pos = 0x8
	// Bit mask of RDATA field.
	DFSDM_DFSDM_FLT1RDATAR_RDATA_Msk = 0xffffff00
	// Position of RPEND field.
	DFSDM_DFSDM_FLT1RDATAR_RPEND_Pos = 0x4
	// Bit mask of RPEND field.
	DFSDM_DFSDM_FLT1RDATAR_RPEND_Msk = 0x10
	// Bit RPEND.
	DFSDM_DFSDM_FLT1RDATAR_RPEND = 0x10
	// Position of RDATACH field.
	DFSDM_DFSDM_FLT1RDATAR_RDATACH_Pos = 0x0
	// Bit mask of RDATACH field.
	DFSDM_DFSDM_FLT1RDATAR_RDATACH_Msk = 0x7

	// DFSDM_FLT1AWHTR: analog watchdog high threshold register
	// Position of AWHT field.
	DFSDM_DFSDM_FLT1AWHTR_AWHT_Pos = 0x8
	// Bit mask of AWHT field.
	DFSDM_DFSDM_FLT1AWHTR_AWHT_Msk = 0xffffff00
	// Position of BKAWH field.
	DFSDM_DFSDM_FLT1AWHTR_BKAWH_Pos = 0x0
	// Bit mask of BKAWH field.
	DFSDM_DFSDM_FLT1AWHTR_BKAWH_Msk = 0xf

	// DFSDM_FLT1AWLTR: analog watchdog low threshold register
	// Position of AWLT field.
	DFSDM_DFSDM_FLT1AWLTR_AWLT_Pos = 0x8
	// Bit mask of AWLT field.
	DFSDM_DFSDM_FLT1AWLTR_AWLT_Msk = 0xffffff00
	// Position of BKAWL field.
	DFSDM_DFSDM_FLT1AWLTR_BKAWL_Pos = 0x0
	// Bit mask of BKAWL field.
	DFSDM_DFSDM_FLT1AWLTR_BKAWL_Msk = 0xf

	// DFSDM_FLT1AWSR: analog watchdog status register
	// Position of AWHTF field.
	DFSDM_DFSDM_FLT1AWSR_AWHTF_Pos = 0x8
	// Bit mask of AWHTF field.
	DFSDM_DFSDM_FLT1AWSR_AWHTF_Msk = 0xff00
	// Position of AWLTF field.
	DFSDM_DFSDM_FLT1AWSR_AWLTF_Pos = 0x0
	// Bit mask of AWLTF field.
	DFSDM_DFSDM_FLT1AWSR_AWLTF_Msk = 0xff

	// DFSDM_FLT1AWCFR: analog watchdog clear flag register
	// Position of CLRAWHTF field.
	DFSDM_DFSDM_FLT1AWCFR_CLRAWHTF_Pos = 0x8
	// Bit mask of CLRAWHTF field.
	DFSDM_DFSDM_FLT1AWCFR_CLRAWHTF_Msk = 0xff00
	// Position of CLRAWLTF field.
	DFSDM_DFSDM_FLT1AWCFR_CLRAWLTF_Pos = 0x0
	// Bit mask of CLRAWLTF field.
	DFSDM_DFSDM_FLT1AWCFR_CLRAWLTF_Msk = 0xff

	// DFSDM_FLT1EXMAX: Extremes detector maximum register
	// Position of EXMAX field.
	DFSDM_DFSDM_FLT1EXMAX_EXMAX_Pos = 0x8
	// Bit mask of EXMAX field.
	DFSDM_DFSDM_FLT1EXMAX_EXMAX_Msk = 0xffffff00
	// Position of EXMAXCH field.
	DFSDM_DFSDM_FLT1EXMAX_EXMAXCH_Pos = 0x0
	// Bit mask of EXMAXCH field.
	DFSDM_DFSDM_FLT1EXMAX_EXMAXCH_Msk = 0x7

	// DFSDM_FLT1EXMIN: Extremes detector minimum register
	// Position of EXMIN field.
	DFSDM_DFSDM_FLT1EXMIN_EXMIN_Pos = 0x8
	// Bit mask of EXMIN field.
	DFSDM_DFSDM_FLT1EXMIN_EXMIN_Msk = 0xffffff00
	// Position of EXMINCH field.
	DFSDM_DFSDM_FLT1EXMIN_EXMINCH_Pos = 0x0
	// Bit mask of EXMINCH field.
	DFSDM_DFSDM_FLT1EXMIN_EXMINCH_Msk = 0x7

	// DFSDM_FLT1CNVTIMR: conversion timer register
	// Position of CNVCNT field.
	DFSDM_DFSDM_FLT1CNVTIMR_CNVCNT_Pos = 0x4
	// Bit mask of CNVCNT field.
	DFSDM_DFSDM_FLT1CNVTIMR_CNVCNT_Msk = 0xfffffff0

	// DFSDM_FLT2CR1: control register 1
	// Position of AWFSEL field.
	DFSDM_DFSDM_FLT2CR1_AWFSEL_Pos = 0x1e
	// Bit mask of AWFSEL field.
	DFSDM_DFSDM_FLT2CR1_AWFSEL_Msk = 0x40000000
	// Bit AWFSEL.
	DFSDM_DFSDM_FLT2CR1_AWFSEL = 0x40000000
	// Position of FAST field.
	DFSDM_DFSDM_FLT2CR1_FAST_Pos = 0x1d
	// Bit mask of FAST field.
	DFSDM_DFSDM_FLT2CR1_FAST_Msk = 0x20000000
	// Bit FAST.
	DFSDM_DFSDM_FLT2CR1_FAST = 0x20000000
	// Position of RCH field.
	DFSDM_DFSDM_FLT2CR1_RCH_Pos = 0x18
	// Bit mask of RCH field.
	DFSDM_DFSDM_FLT2CR1_RCH_Msk = 0x7000000
	// Position of RDMAEN field.
	DFSDM_DFSDM_FLT2CR1_RDMAEN_Pos = 0x15
	// Bit mask of RDMAEN field.
	DFSDM_DFSDM_FLT2CR1_RDMAEN_Msk = 0x200000
	// Bit RDMAEN.
	DFSDM_DFSDM_FLT2CR1_RDMAEN = 0x200000
	// Position of RSYNC field.
	DFSDM_DFSDM_FLT2CR1_RSYNC_Pos = 0x13
	// Bit mask of RSYNC field.
	DFSDM_DFSDM_FLT2CR1_RSYNC_Msk = 0x80000
	// Bit RSYNC.
	DFSDM_DFSDM_FLT2CR1_RSYNC = 0x80000
	// Position of RCONT field.
	DFSDM_DFSDM_FLT2CR1_RCONT_Pos = 0x12
	// Bit mask of RCONT field.
	DFSDM_DFSDM_FLT2CR1_RCONT_Msk = 0x40000
	// Bit RCONT.
	DFSDM_DFSDM_FLT2CR1_RCONT = 0x40000
	// Position of RSWSTART field.
	DFSDM_DFSDM_FLT2CR1_RSWSTART_Pos = 0x11
	// Bit mask of RSWSTART field.
	DFSDM_DFSDM_FLT2CR1_RSWSTART_Msk = 0x20000
	// Bit RSWSTART.
	DFSDM_DFSDM_FLT2CR1_RSWSTART = 0x20000
	// Position of JEXTEN field.
	DFSDM_DFSDM_FLT2CR1_JEXTEN_Pos = 0xd
	// Bit mask of JEXTEN field.
	DFSDM_DFSDM_FLT2CR1_JEXTEN_Msk = 0x6000
	// Position of JEXTSEL field.
	DFSDM_DFSDM_FLT2CR1_JEXTSEL_Pos = 0x8
	// Bit mask of JEXTSEL field.
	DFSDM_DFSDM_FLT2CR1_JEXTSEL_Msk = 0x700
	// Position of JDMAEN field.
	DFSDM_DFSDM_FLT2CR1_JDMAEN_Pos = 0x5
	// Bit mask of JDMAEN field.
	DFSDM_DFSDM_FLT2CR1_JDMAEN_Msk = 0x20
	// Bit JDMAEN.
	DFSDM_DFSDM_FLT2CR1_JDMAEN = 0x20
	// Position of JSCAN field.
	DFSDM_DFSDM_FLT2CR1_JSCAN_Pos = 0x4
	// Bit mask of JSCAN field.
	DFSDM_DFSDM_FLT2CR1_JSCAN_Msk = 0x10
	// Bit JSCAN.
	DFSDM_DFSDM_FLT2CR1_JSCAN = 0x10
	// Position of JSYNC field.
	DFSDM_DFSDM_FLT2CR1_JSYNC_Pos = 0x3
	// Bit mask of JSYNC field.
	DFSDM_DFSDM_FLT2CR1_JSYNC_Msk = 0x8
	// Bit JSYNC.
	DFSDM_DFSDM_FLT2CR1_JSYNC = 0x8
	// Position of JSWSTART field.
	DFSDM_DFSDM_FLT2CR1_JSWSTART_Pos = 0x1
	// Bit mask of JSWSTART field.
	DFSDM_DFSDM_FLT2CR1_JSWSTART_Msk = 0x2
	// Bit JSWSTART.
	DFSDM_DFSDM_FLT2CR1_JSWSTART = 0x2
	// Position of DFEN field.
	DFSDM_DFSDM_FLT2CR1_DFEN_Pos = 0x0
	// Bit mask of DFEN field.
	DFSDM_DFSDM_FLT2CR1_DFEN_Msk = 0x1
	// Bit DFEN.
	DFSDM_DFSDM_FLT2CR1_DFEN = 0x1

	// DFSDM_FLT2CR2: control register 2
	// Position of AWDCH field.
	DFSDM_DFSDM_FLT2CR2_AWDCH_Pos = 0x10
	// Bit mask of AWDCH field.
	DFSDM_DFSDM_FLT2CR2_AWDCH_Msk = 0xff0000
	// Position of EXCH field.
	DFSDM_DFSDM_FLT2CR2_EXCH_Pos = 0x8
	// Bit mask of EXCH field.
	DFSDM_DFSDM_FLT2CR2_EXCH_Msk = 0xff00
	// Position of CKABIE field.
	DFSDM_DFSDM_FLT2CR2_CKABIE_Pos = 0x6
	// Bit mask of CKABIE field.
	DFSDM_DFSDM_FLT2CR2_CKABIE_Msk = 0x40
	// Bit CKABIE.
	DFSDM_DFSDM_FLT2CR2_CKABIE = 0x40
	// Position of SCDIE field.
	DFSDM_DFSDM_FLT2CR2_SCDIE_Pos = 0x5
	// Bit mask of SCDIE field.
	DFSDM_DFSDM_FLT2CR2_SCDIE_Msk = 0x20
	// Bit SCDIE.
	DFSDM_DFSDM_FLT2CR2_SCDIE = 0x20
	// Position of AWDIE field.
	DFSDM_DFSDM_FLT2CR2_AWDIE_Pos = 0x4
	// Bit mask of AWDIE field.
	DFSDM_DFSDM_FLT2CR2_AWDIE_Msk = 0x10
	// Bit AWDIE.
	DFSDM_DFSDM_FLT2CR2_AWDIE = 0x10
	// Position of ROVRIE field.
	DFSDM_DFSDM_FLT2CR2_ROVRIE_Pos = 0x3
	// Bit mask of ROVRIE field.
	DFSDM_DFSDM_FLT2CR2_ROVRIE_Msk = 0x8
	// Bit ROVRIE.
	DFSDM_DFSDM_FLT2CR2_ROVRIE = 0x8
	// Position of JOVRIE field.
	DFSDM_DFSDM_FLT2CR2_JOVRIE_Pos = 0x2
	// Bit mask of JOVRIE field.
	DFSDM_DFSDM_FLT2CR2_JOVRIE_Msk = 0x4
	// Bit JOVRIE.
	DFSDM_DFSDM_FLT2CR2_JOVRIE = 0x4
	// Position of REOCIE field.
	DFSDM_DFSDM_FLT2CR2_REOCIE_Pos = 0x1
	// Bit mask of REOCIE field.
	DFSDM_DFSDM_FLT2CR2_REOCIE_Msk = 0x2
	// Bit REOCIE.
	DFSDM_DFSDM_FLT2CR2_REOCIE = 0x2
	// Position of JEOCIE field.
	DFSDM_DFSDM_FLT2CR2_JEOCIE_Pos = 0x0
	// Bit mask of JEOCIE field.
	DFSDM_DFSDM_FLT2CR2_JEOCIE_Msk = 0x1
	// Bit JEOCIE.
	DFSDM_DFSDM_FLT2CR2_JEOCIE = 0x1

	// DFSDM_FLT2ISR: interrupt and status register
	// Position of SCDF field.
	DFSDM_DFSDM_FLT2ISR_SCDF_Pos = 0x18
	// Bit mask of SCDF field.
	DFSDM_DFSDM_FLT2ISR_SCDF_Msk = 0xff000000
	// Position of CKABF field.
	DFSDM_DFSDM_FLT2ISR_CKABF_Pos = 0x10
	// Bit mask of CKABF field.
	DFSDM_DFSDM_FLT2ISR_CKABF_Msk = 0xff0000
	// Position of RCIP field.
	DFSDM_DFSDM_FLT2ISR_RCIP_Pos = 0xe
	// Bit mask of RCIP field.
	DFSDM_DFSDM_FLT2ISR_RCIP_Msk = 0x4000
	// Bit RCIP.
	DFSDM_DFSDM_FLT2ISR_RCIP = 0x4000
	// Position of JCIP field.
	DFSDM_DFSDM_FLT2ISR_JCIP_Pos = 0xd
	// Bit mask of JCIP field.
	DFSDM_DFSDM_FLT2ISR_JCIP_Msk = 0x2000
	// Bit JCIP.
	DFSDM_DFSDM_FLT2ISR_JCIP = 0x2000
	// Position of AWDF field.
	DFSDM_DFSDM_FLT2ISR_AWDF_Pos = 0x4
	// Bit mask of AWDF field.
	DFSDM_DFSDM_FLT2ISR_AWDF_Msk = 0x10
	// Bit AWDF.
	DFSDM_DFSDM_FLT2ISR_AWDF = 0x10
	// Position of ROVRF field.
	DFSDM_DFSDM_FLT2ISR_ROVRF_Pos = 0x3
	// Bit mask of ROVRF field.
	DFSDM_DFSDM_FLT2ISR_ROVRF_Msk = 0x8
	// Bit ROVRF.
	DFSDM_DFSDM_FLT2ISR_ROVRF = 0x8
	// Position of JOVRF field.
	DFSDM_DFSDM_FLT2ISR_JOVRF_Pos = 0x2
	// Bit mask of JOVRF field.
	DFSDM_DFSDM_FLT2ISR_JOVRF_Msk = 0x4
	// Bit JOVRF.
	DFSDM_DFSDM_FLT2ISR_JOVRF = 0x4
	// Position of REOCF field.
	DFSDM_DFSDM_FLT2ISR_REOCF_Pos = 0x1
	// Bit mask of REOCF field.
	DFSDM_DFSDM_FLT2ISR_REOCF_Msk = 0x2
	// Bit REOCF.
	DFSDM_DFSDM_FLT2ISR_REOCF = 0x2
	// Position of JEOCF field.
	DFSDM_DFSDM_FLT2ISR_JEOCF_Pos = 0x0
	// Bit mask of JEOCF field.
	DFSDM_DFSDM_FLT2ISR_JEOCF_Msk = 0x1
	// Bit JEOCF.
	DFSDM_DFSDM_FLT2ISR_JEOCF = 0x1

	// DFSDM_FLT2ICR: interrupt flag clear register
	// Position of CLRSCDF field.
	DFSDM_DFSDM_FLT2ICR_CLRSCDF_Pos = 0x18
	// Bit mask of CLRSCDF field.
	DFSDM_DFSDM_FLT2ICR_CLRSCDF_Msk = 0xff000000
	// Position of CLRCKABF field.
	DFSDM_DFSDM_FLT2ICR_CLRCKABF_Pos = 0x10
	// Bit mask of CLRCKABF field.
	DFSDM_DFSDM_FLT2ICR_CLRCKABF_Msk = 0xff0000
	// Position of CLRROVRF field.
	DFSDM_DFSDM_FLT2ICR_CLRROVRF_Pos = 0x3
	// Bit mask of CLRROVRF field.
	DFSDM_DFSDM_FLT2ICR_CLRROVRF_Msk = 0x8
	// Bit CLRROVRF.
	DFSDM_DFSDM_FLT2ICR_CLRROVRF = 0x8
	// Position of CLRJOVRF field.
	DFSDM_DFSDM_FLT2ICR_CLRJOVRF_Pos = 0x2
	// Bit mask of CLRJOVRF field.
	DFSDM_DFSDM_FLT2ICR_CLRJOVRF_Msk = 0x4
	// Bit CLRJOVRF.
	DFSDM_DFSDM_FLT2ICR_CLRJOVRF = 0x4

	// DFSDM_FLT2JCHGR: injected channel group selection register
	// Position of JCHG field.
	DFSDM_DFSDM_FLT2JCHGR_JCHG_Pos = 0x0
	// Bit mask of JCHG field.
	DFSDM_DFSDM_FLT2JCHGR_JCHG_Msk = 0xff

	// DFSDM_FLT2FCR: filter control register
	// Position of FORD field.
	DFSDM_DFSDM_FLT2FCR_FORD_Pos = 0x1d
	// Bit mask of FORD field.
	DFSDM_DFSDM_FLT2FCR_FORD_Msk = 0xe0000000
	// Position of FOSR field.
	DFSDM_DFSDM_FLT2FCR_FOSR_Pos = 0x10
	// Bit mask of FOSR field.
	DFSDM_DFSDM_FLT2FCR_FOSR_Msk = 0x3ff0000
	// Position of IOSR field.
	DFSDM_DFSDM_FLT2FCR_IOSR_Pos = 0x0
	// Bit mask of IOSR field.
	DFSDM_DFSDM_FLT2FCR_IOSR_Msk = 0xff

	// DFSDM_FLT2JDATAR: data register for injected group
	// Position of JDATA field.
	DFSDM_DFSDM_FLT2JDATAR_JDATA_Pos = 0x8
	// Bit mask of JDATA field.
	DFSDM_DFSDM_FLT2JDATAR_JDATA_Msk = 0xffffff00
	// Position of JDATACH field.
	DFSDM_DFSDM_FLT2JDATAR_JDATACH_Pos = 0x0
	// Bit mask of JDATACH field.
	DFSDM_DFSDM_FLT2JDATAR_JDATACH_Msk = 0x7

	// DFSDM_FLT2RDATAR: data register for the regular channel
	// Position of RDATA field.
	DFSDM_DFSDM_FLT2RDATAR_RDATA_Pos = 0x8
	// Bit mask of RDATA field.
	DFSDM_DFSDM_FLT2RDATAR_RDATA_Msk = 0xffffff00
	// Position of RPEND field.
	DFSDM_DFSDM_FLT2RDATAR_RPEND_Pos = 0x4
	// Bit mask of RPEND field.
	DFSDM_DFSDM_FLT2RDATAR_RPEND_Msk = 0x10
	// Bit RPEND.
	DFSDM_DFSDM_FLT2RDATAR_RPEND = 0x10
	// Position of RDATACH field.
	DFSDM_DFSDM_FLT2RDATAR_RDATACH_Pos = 0x0
	// Bit mask of RDATACH field.
	DFSDM_DFSDM_FLT2RDATAR_RDATACH_Msk = 0x7

	// DFSDM_FLT2AWHTR: analog watchdog high threshold register
	// Position of AWHT field.
	DFSDM_DFSDM_FLT2AWHTR_AWHT_Pos = 0x8
	// Bit mask of AWHT field.
	DFSDM_DFSDM_FLT2AWHTR_AWHT_Msk = 0xffffff00
	// Position of BKAWH field.
	DFSDM_DFSDM_FLT2AWHTR_BKAWH_Pos = 0x0
	// Bit mask of BKAWH field.
	DFSDM_DFSDM_FLT2AWHTR_BKAWH_Msk = 0xf

	// DFSDM_FLT2AWLTR: analog watchdog low threshold register
	// Position of AWLT field.
	DFSDM_DFSDM_FLT2AWLTR_AWLT_Pos = 0x8
	// Bit mask of AWLT field.
	DFSDM_DFSDM_FLT2AWLTR_AWLT_Msk = 0xffffff00
	// Position of BKAWL field.
	DFSDM_DFSDM_FLT2AWLTR_BKAWL_Pos = 0x0
	// Bit mask of BKAWL field.
	DFSDM_DFSDM_FLT2AWLTR_BKAWL_Msk = 0xf

	// DFSDM_FLT2AWSR: analog watchdog status register
	// Position of AWHTF field.
	DFSDM_DFSDM_FLT2AWSR_AWHTF_Pos = 0x8
	// Bit mask of AWHTF field.
	DFSDM_DFSDM_FLT2AWSR_AWHTF_Msk = 0xff00
	// Position of AWLTF field.
	DFSDM_DFSDM_FLT2AWSR_AWLTF_Pos = 0x0
	// Bit mask of AWLTF field.
	DFSDM_DFSDM_FLT2AWSR_AWLTF_Msk = 0xff

	// DFSDM_FLT2AWCFR: analog watchdog clear flag register
	// Position of CLRAWHTF field.
	DFSDM_DFSDM_FLT2AWCFR_CLRAWHTF_Pos = 0x8
	// Bit mask of CLRAWHTF field.
	DFSDM_DFSDM_FLT2AWCFR_CLRAWHTF_Msk = 0xff00
	// Position of CLRAWLTF field.
	DFSDM_DFSDM_FLT2AWCFR_CLRAWLTF_Pos = 0x0
	// Bit mask of CLRAWLTF field.
	DFSDM_DFSDM_FLT2AWCFR_CLRAWLTF_Msk = 0xff

	// DFSDM_FLT2EXMAX: Extremes detector maximum register
	// Position of EXMAX field.
	DFSDM_DFSDM_FLT2EXMAX_EXMAX_Pos = 0x8
	// Bit mask of EXMAX field.
	DFSDM_DFSDM_FLT2EXMAX_EXMAX_Msk = 0xffffff00
	// Position of EXMAXCH field.
	DFSDM_DFSDM_FLT2EXMAX_EXMAXCH_Pos = 0x0
	// Bit mask of EXMAXCH field.
	DFSDM_DFSDM_FLT2EXMAX_EXMAXCH_Msk = 0x7

	// DFSDM_FLT2EXMIN: Extremes detector minimum register
	// Position of EXMIN field.
	DFSDM_DFSDM_FLT2EXMIN_EXMIN_Pos = 0x8
	// Bit mask of EXMIN field.
	DFSDM_DFSDM_FLT2EXMIN_EXMIN_Msk = 0xffffff00
	// Position of EXMINCH field.
	DFSDM_DFSDM_FLT2EXMIN_EXMINCH_Pos = 0x0
	// Bit mask of EXMINCH field.
	DFSDM_DFSDM_FLT2EXMIN_EXMINCH_Msk = 0x7

	// DFSDM_FLT2CNVTIMR: conversion timer register
	// Position of CNVCNT field.
	DFSDM_DFSDM_FLT2CNVTIMR_CNVCNT_Pos = 0x4
	// Bit mask of CNVCNT field.
	DFSDM_DFSDM_FLT2CNVTIMR_CNVCNT_Msk = 0xfffffff0

	// DFSDM_FLT3CR1: control register 1
	// Position of AWFSEL field.
	DFSDM_DFSDM_FLT3CR1_AWFSEL_Pos = 0x1e
	// Bit mask of AWFSEL field.
	DFSDM_DFSDM_FLT3CR1_AWFSEL_Msk = 0x40000000
	// Bit AWFSEL.
	DFSDM_DFSDM_FLT3CR1_AWFSEL = 0x40000000
	// Position of FAST field.
	DFSDM_DFSDM_FLT3CR1_FAST_Pos = 0x1d
	// Bit mask of FAST field.
	DFSDM_DFSDM_FLT3CR1_FAST_Msk = 0x20000000
	// Bit FAST.
	DFSDM_DFSDM_FLT3CR1_FAST = 0x20000000
	// Position of RCH field.
	DFSDM_DFSDM_FLT3CR1_RCH_Pos = 0x18
	// Bit mask of RCH field.
	DFSDM_DFSDM_FLT3CR1_RCH_Msk = 0x7000000
	// Position of RDMAEN field.
	DFSDM_DFSDM_FLT3CR1_RDMAEN_Pos = 0x15
	// Bit mask of RDMAEN field.
	DFSDM_DFSDM_FLT3CR1_RDMAEN_Msk = 0x200000
	// Bit RDMAEN.
	DFSDM_DFSDM_FLT3CR1_RDMAEN = 0x200000
	// Position of RSYNC field.
	DFSDM_DFSDM_FLT3CR1_RSYNC_Pos = 0x13
	// Bit mask of RSYNC field.
	DFSDM_DFSDM_FLT3CR1_RSYNC_Msk = 0x80000
	// Bit RSYNC.
	DFSDM_DFSDM_FLT3CR1_RSYNC = 0x80000
	// Position of RCONT field.
	DFSDM_DFSDM_FLT3CR1_RCONT_Pos = 0x12
	// Bit mask of RCONT field.
	DFSDM_DFSDM_FLT3CR1_RCONT_Msk = 0x40000
	// Bit RCONT.
	DFSDM_DFSDM_FLT3CR1_RCONT = 0x40000
	// Position of RSWSTART field.
	DFSDM_DFSDM_FLT3CR1_RSWSTART_Pos = 0x11
	// Bit mask of RSWSTART field.
	DFSDM_DFSDM_FLT3CR1_RSWSTART_Msk = 0x20000
	// Bit RSWSTART.
	DFSDM_DFSDM_FLT3CR1_RSWSTART = 0x20000
	// Position of JEXTEN field.
	DFSDM_DFSDM_FLT3CR1_JEXTEN_Pos = 0xd
	// Bit mask of JEXTEN field.
	DFSDM_DFSDM_FLT3CR1_JEXTEN_Msk = 0x6000
	// Position of JEXTSEL field.
	DFSDM_DFSDM_FLT3CR1_JEXTSEL_Pos = 0x8
	// Bit mask of JEXTSEL field.
	DFSDM_DFSDM_FLT3CR1_JEXTSEL_Msk = 0x700
	// Position of JDMAEN field.
	DFSDM_DFSDM_FLT3CR1_JDMAEN_Pos = 0x5
	// Bit mask of JDMAEN field.
	DFSDM_DFSDM_FLT3CR1_JDMAEN_Msk = 0x20
	// Bit JDMAEN.
	DFSDM_DFSDM_FLT3CR1_JDMAEN = 0x20
	// Position of JSCAN field.
	DFSDM_DFSDM_FLT3CR1_JSCAN_Pos = 0x4
	// Bit mask of JSCAN field.
	DFSDM_DFSDM_FLT3CR1_JSCAN_Msk = 0x10
	// Bit JSCAN.
	DFSDM_DFSDM_FLT3CR1_JSCAN = 0x10
	// Position of JSYNC field.
	DFSDM_DFSDM_FLT3CR1_JSYNC_Pos = 0x3
	// Bit mask of JSYNC field.
	DFSDM_DFSDM_FLT3CR1_JSYNC_Msk = 0x8
	// Bit JSYNC.
	DFSDM_DFSDM_FLT3CR1_JSYNC = 0x8
	// Position of JSWSTART field.
	DFSDM_DFSDM_FLT3CR1_JSWSTART_Pos = 0x1
	// Bit mask of JSWSTART field.
	DFSDM_DFSDM_FLT3CR1_JSWSTART_Msk = 0x2
	// Bit JSWSTART.
	DFSDM_DFSDM_FLT3CR1_JSWSTART = 0x2
	// Position of DFEN field.
	DFSDM_DFSDM_FLT3CR1_DFEN_Pos = 0x0
	// Bit mask of DFEN field.
	DFSDM_DFSDM_FLT3CR1_DFEN_Msk = 0x1
	// Bit DFEN.
	DFSDM_DFSDM_FLT3CR1_DFEN = 0x1

	// DFSDM_FLT3CR2: control register 2
	// Position of AWDCH field.
	DFSDM_DFSDM_FLT3CR2_AWDCH_Pos = 0x10
	// Bit mask of AWDCH field.
	DFSDM_DFSDM_FLT3CR2_AWDCH_Msk = 0xff0000
	// Position of EXCH field.
	DFSDM_DFSDM_FLT3CR2_EXCH_Pos = 0x8
	// Bit mask of EXCH field.
	DFSDM_DFSDM_FLT3CR2_EXCH_Msk = 0xff00
	// Position of CKABIE field.
	DFSDM_DFSDM_FLT3CR2_CKABIE_Pos = 0x6
	// Bit mask of CKABIE field.
	DFSDM_DFSDM_FLT3CR2_CKABIE_Msk = 0x40
	// Bit CKABIE.
	DFSDM_DFSDM_FLT3CR2_CKABIE = 0x40
	// Position of SCDIE field.
	DFSDM_DFSDM_FLT3CR2_SCDIE_Pos = 0x5
	// Bit mask of SCDIE field.
	DFSDM_DFSDM_FLT3CR2_SCDIE_Msk = 0x20
	// Bit SCDIE.
	DFSDM_DFSDM_FLT3CR2_SCDIE = 0x20
	// Position of AWDIE field.
	DFSDM_DFSDM_FLT3CR2_AWDIE_Pos = 0x4
	// Bit mask of AWDIE field.
	DFSDM_DFSDM_FLT3CR2_AWDIE_Msk = 0x10
	// Bit AWDIE.
	DFSDM_DFSDM_FLT3CR2_AWDIE = 0x10
	// Position of ROVRIE field.
	DFSDM_DFSDM_FLT3CR2_ROVRIE_Pos = 0x3
	// Bit mask of ROVRIE field.
	DFSDM_DFSDM_FLT3CR2_ROVRIE_Msk = 0x8
	// Bit ROVRIE.
	DFSDM_DFSDM_FLT3CR2_ROVRIE = 0x8
	// Position of JOVRIE field.
	DFSDM_DFSDM_FLT3CR2_JOVRIE_Pos = 0x2
	// Bit mask of JOVRIE field.
	DFSDM_DFSDM_FLT3CR2_JOVRIE_Msk = 0x4
	// Bit JOVRIE.
	DFSDM_DFSDM_FLT3CR2_JOVRIE = 0x4
	// Position of REOCIE field.
	DFSDM_DFSDM_FLT3CR2_REOCIE_Pos = 0x1
	// Bit mask of REOCIE field.
	DFSDM_DFSDM_FLT3CR2_REOCIE_Msk = 0x2
	// Bit REOCIE.
	DFSDM_DFSDM_FLT3CR2_REOCIE = 0x2
	// Position of JEOCIE field.
	DFSDM_DFSDM_FLT3CR2_JEOCIE_Pos = 0x0
	// Bit mask of JEOCIE field.
	DFSDM_DFSDM_FLT3CR2_JEOCIE_Msk = 0x1
	// Bit JEOCIE.
	DFSDM_DFSDM_FLT3CR2_JEOCIE = 0x1

	// DFSDM_FLT3ISR: interrupt and status register
	// Position of SCDF field.
	DFSDM_DFSDM_FLT3ISR_SCDF_Pos = 0x18
	// Bit mask of SCDF field.
	DFSDM_DFSDM_FLT3ISR_SCDF_Msk = 0xff000000
	// Position of CKABF field.
	DFSDM_DFSDM_FLT3ISR_CKABF_Pos = 0x10
	// Bit mask of CKABF field.
	DFSDM_DFSDM_FLT3ISR_CKABF_Msk = 0xff0000
	// Position of RCIP field.
	DFSDM_DFSDM_FLT3ISR_RCIP_Pos = 0xe
	// Bit mask of RCIP field.
	DFSDM_DFSDM_FLT3ISR_RCIP_Msk = 0x4000
	// Bit RCIP.
	DFSDM_DFSDM_FLT3ISR_RCIP = 0x4000
	// Position of JCIP field.
	DFSDM_DFSDM_FLT3ISR_JCIP_Pos = 0xd
	// Bit mask of JCIP field.
	DFSDM_DFSDM_FLT3ISR_JCIP_Msk = 0x2000
	// Bit JCIP.
	DFSDM_DFSDM_FLT3ISR_JCIP = 0x2000
	// Position of AWDF field.
	DFSDM_DFSDM_FLT3ISR_AWDF_Pos = 0x4
	// Bit mask of AWDF field.
	DFSDM_DFSDM_FLT3ISR_AWDF_Msk = 0x10
	// Bit AWDF.
	DFSDM_DFSDM_FLT3ISR_AWDF = 0x10
	// Position of ROVRF field.
	DFSDM_DFSDM_FLT3ISR_ROVRF_Pos = 0x3
	// Bit mask of ROVRF field.
	DFSDM_DFSDM_FLT3ISR_ROVRF_Msk = 0x8
	// Bit ROVRF.
	DFSDM_DFSDM_FLT3ISR_ROVRF = 0x8
	// Position of JOVRF field.
	DFSDM_DFSDM_FLT3ISR_JOVRF_Pos = 0x2
	// Bit mask of JOVRF field.
	DFSDM_DFSDM_FLT3ISR_JOVRF_Msk = 0x4
	// Bit JOVRF.
	DFSDM_DFSDM_FLT3ISR_JOVRF = 0x4
	// Position of REOCF field.
	DFSDM_DFSDM_FLT3ISR_REOCF_Pos = 0x1
	// Bit mask of REOCF field.
	DFSDM_DFSDM_FLT3ISR_REOCF_Msk = 0x2
	// Bit REOCF.
	DFSDM_DFSDM_FLT3ISR_REOCF = 0x2
	// Position of JEOCF field.
	DFSDM_DFSDM_FLT3ISR_JEOCF_Pos = 0x0
	// Bit mask of JEOCF field.
	DFSDM_DFSDM_FLT3ISR_JEOCF_Msk = 0x1
	// Bit JEOCF.
	DFSDM_DFSDM_FLT3ISR_JEOCF = 0x1

	// DFSDM_FLT3ICR: interrupt flag clear register
	// Position of CLRSCDF field.
	DFSDM_DFSDM_FLT3ICR_CLRSCDF_Pos = 0x18
	// Bit mask of CLRSCDF field.
	DFSDM_DFSDM_FLT3ICR_CLRSCDF_Msk = 0xff000000
	// Position of CLRCKABF field.
	DFSDM_DFSDM_FLT3ICR_CLRCKABF_Pos = 0x10
	// Bit mask of CLRCKABF field.
	DFSDM_DFSDM_FLT3ICR_CLRCKABF_Msk = 0xff0000
	// Position of CLRROVRF field.
	DFSDM_DFSDM_FLT3ICR_CLRROVRF_Pos = 0x3
	// Bit mask of CLRROVRF field.
	DFSDM_DFSDM_FLT3ICR_CLRROVRF_Msk = 0x8
	// Bit CLRROVRF.
	DFSDM_DFSDM_FLT3ICR_CLRROVRF = 0x8
	// Position of CLRJOVRF field.
	DFSDM_DFSDM_FLT3ICR_CLRJOVRF_Pos = 0x2
	// Bit mask of CLRJOVRF field.
	DFSDM_DFSDM_FLT3ICR_CLRJOVRF_Msk = 0x4
	// Bit CLRJOVRF.
	DFSDM_DFSDM_FLT3ICR_CLRJOVRF = 0x4

	// DFSDM_FLT3JCHGR: injected channel group selection register
	// Position of JCHG field.
	DFSDM_DFSDM_FLT3JCHGR_JCHG_Pos = 0x0
	// Bit mask of JCHG field.
	DFSDM_DFSDM_FLT3JCHGR_JCHG_Msk = 0xff

	// DFSDM_FLT3FCR: filter control register
	// Position of FORD field.
	DFSDM_DFSDM_FLT3FCR_FORD_Pos = 0x1d
	// Bit mask of FORD field.
	DFSDM_DFSDM_FLT3FCR_FORD_Msk = 0xe0000000
	// Position of FOSR field.
	DFSDM_DFSDM_FLT3FCR_FOSR_Pos = 0x10
	// Bit mask of FOSR field.
	DFSDM_DFSDM_FLT3FCR_FOSR_Msk = 0x3ff0000
	// Position of IOSR field.
	DFSDM_DFSDM_FLT3FCR_IOSR_Pos = 0x0
	// Bit mask of IOSR field.
	DFSDM_DFSDM_FLT3FCR_IOSR_Msk = 0xff

	// DFSDM_FLT3JDATAR: data register for injected group
	// Position of JDATA field.
	DFSDM_DFSDM_FLT3JDATAR_JDATA_Pos = 0x8
	// Bit mask of JDATA field.
	DFSDM_DFSDM_FLT3JDATAR_JDATA_Msk = 0xffffff00
	// Position of JDATACH field.
	DFSDM_DFSDM_FLT3JDATAR_JDATACH_Pos = 0x0
	// Bit mask of JDATACH field.
	DFSDM_DFSDM_FLT3JDATAR_JDATACH_Msk = 0x7

	// DFSDM_FLT3RDATAR: data register for the regular channel
	// Position of RDATA field.
	DFSDM_DFSDM_FLT3RDATAR_RDATA_Pos = 0x8
	// Bit mask of RDATA field.
	DFSDM_DFSDM_FLT3RDATAR_RDATA_Msk = 0xffffff00
	// Position of RPEND field.
	DFSDM_DFSDM_FLT3RDATAR_RPEND_Pos = 0x4
	// Bit mask of RPEND field.
	DFSDM_DFSDM_FLT3RDATAR_RPEND_Msk = 0x10
	// Bit RPEND.
	DFSDM_DFSDM_FLT3RDATAR_RPEND = 0x10
	// Position of RDATACH field.
	DFSDM_DFSDM_FLT3RDATAR_RDATACH_Pos = 0x0
	// Bit mask of RDATACH field.
	DFSDM_DFSDM_FLT3RDATAR_RDATACH_Msk = 0x7

	// DFSDM_FLT3AWHTR: analog watchdog high threshold register
	// Position of AWHT field.
	DFSDM_DFSDM_FLT3AWHTR_AWHT_Pos = 0x8
	// Bit mask of AWHT field.
	DFSDM_DFSDM_FLT3AWHTR_AWHT_Msk = 0xffffff00
	// Position of BKAWH field.
	DFSDM_DFSDM_FLT3AWHTR_BKAWH_Pos = 0x0
	// Bit mask of BKAWH field.
	DFSDM_DFSDM_FLT3AWHTR_BKAWH_Msk = 0xf

	// DFSDM_FLT3AWLTR: analog watchdog low threshold register
	// Position of AWLT field.
	DFSDM_DFSDM_FLT3AWLTR_AWLT_Pos = 0x8
	// Bit mask of AWLT field.
	DFSDM_DFSDM_FLT3AWLTR_AWLT_Msk = 0xffffff00
	// Position of BKAWL field.
	DFSDM_DFSDM_FLT3AWLTR_BKAWL_Pos = 0x0
	// Bit mask of BKAWL field.
	DFSDM_DFSDM_FLT3AWLTR_BKAWL_Msk = 0xf

	// DFSDM_FLT3AWSR: analog watchdog status register
	// Position of AWHTF field.
	DFSDM_DFSDM_FLT3AWSR_AWHTF_Pos = 0x8
	// Bit mask of AWHTF field.
	DFSDM_DFSDM_FLT3AWSR_AWHTF_Msk = 0xff00
	// Position of AWLTF field.
	DFSDM_DFSDM_FLT3AWSR_AWLTF_Pos = 0x0
	// Bit mask of AWLTF field.
	DFSDM_DFSDM_FLT3AWSR_AWLTF_Msk = 0xff

	// DFSDM_FLT3AWCFR: analog watchdog clear flag register
	// Position of CLRAWHTF field.
	DFSDM_DFSDM_FLT3AWCFR_CLRAWHTF_Pos = 0x8
	// Bit mask of CLRAWHTF field.
	DFSDM_DFSDM_FLT3AWCFR_CLRAWHTF_Msk = 0xff00
	// Position of CLRAWLTF field.
	DFSDM_DFSDM_FLT3AWCFR_CLRAWLTF_Pos = 0x0
	// Bit mask of CLRAWLTF field.
	DFSDM_DFSDM_FLT3AWCFR_CLRAWLTF_Msk = 0xff

	// DFSDM_FLT3EXMAX: Extremes detector maximum register
	// Position of EXMAX field.
	DFSDM_DFSDM_FLT3EXMAX_EXMAX_Pos = 0x8
	// Bit mask of EXMAX field.
	DFSDM_DFSDM_FLT3EXMAX_EXMAX_Msk = 0xffffff00
	// Position of EXMAXCH field.
	DFSDM_DFSDM_FLT3EXMAX_EXMAXCH_Pos = 0x0
	// Bit mask of EXMAXCH field.
	DFSDM_DFSDM_FLT3EXMAX_EXMAXCH_Msk = 0x7

	// DFSDM_FLT3EXMIN: Extremes detector minimum register
	// Position of EXMIN field.
	DFSDM_DFSDM_FLT3EXMIN_EXMIN_Pos = 0x8
	// Bit mask of EXMIN field.
	DFSDM_DFSDM_FLT3EXMIN_EXMIN_Msk = 0xffffff00
	// Position of EXMINCH field.
	DFSDM_DFSDM_FLT3EXMIN_EXMINCH_Pos = 0x0
	// Bit mask of EXMINCH field.
	DFSDM_DFSDM_FLT3EXMIN_EXMINCH_Msk = 0x7

	// DFSDM_FLT3CNVTIMR: conversion timer register
	// Position of CNVCNT field.
	DFSDM_DFSDM_FLT3CNVTIMR_CNVCNT_Pos = 0x4
	// Bit mask of CNVCNT field.
	DFSDM_DFSDM_FLT3CNVTIMR_CNVCNT_Msk = 0xfffffff0
)

// Bitfields for RNG: Random number generator
const (
	// CR: control register
	// Position of IE field.
	RNG_CR_IE_Pos = 0x3
	// Bit mask of IE field.
	RNG_CR_IE_Msk = 0x8
	// Bit IE.
	RNG_CR_IE = 0x8
	// Position of RNGEN field.
	RNG_CR_RNGEN_Pos = 0x2
	// Bit mask of RNGEN field.
	RNG_CR_RNGEN_Msk = 0x4
	// Bit RNGEN.
	RNG_CR_RNGEN = 0x4

	// SR: status register
	// Position of SEIS field.
	RNG_SR_SEIS_Pos = 0x6
	// Bit mask of SEIS field.
	RNG_SR_SEIS_Msk = 0x40
	// Bit SEIS.
	RNG_SR_SEIS = 0x40
	// Position of CEIS field.
	RNG_SR_CEIS_Pos = 0x5
	// Bit mask of CEIS field.
	RNG_SR_CEIS_Msk = 0x20
	// Bit CEIS.
	RNG_SR_CEIS = 0x20
	// Position of SECS field.
	RNG_SR_SECS_Pos = 0x2
	// Bit mask of SECS field.
	RNG_SR_SECS_Msk = 0x4
	// Bit SECS.
	RNG_SR_SECS = 0x4
	// Position of CECS field.
	RNG_SR_CECS_Pos = 0x1
	// Bit mask of CECS field.
	RNG_SR_CECS_Msk = 0x2
	// Bit CECS.
	RNG_SR_CECS = 0x2
	// Position of DRDY field.
	RNG_SR_DRDY_Pos = 0x0
	// Bit mask of DRDY field.
	RNG_SR_DRDY_Msk = 0x1
	// Bit DRDY.
	RNG_SR_DRDY = 0x1

	// DR: data register
	// Position of RNDATA field.
	RNG_DR_RNDATA_Pos = 0x0
	// Bit mask of RNDATA field.
	RNG_DR_RNDATA_Msk = 0xffffffff
)

// Bitfields for AES: Advanced encryption standard hardware accelerator
const (
	// CR: control register
	// Position of DMAOUTEN field.
	AES_CR_DMAOUTEN_Pos = 0xc
	// Bit mask of DMAOUTEN field.
	AES_CR_DMAOUTEN_Msk = 0x1000
	// Bit DMAOUTEN.
	AES_CR_DMAOUTEN = 0x1000
	// Position of DMAINEN field.
	AES_CR_DMAINEN_Pos = 0xb
	// Bit mask of DMAINEN field.
	AES_CR_DMAINEN_Msk = 0x800
	// Bit DMAINEN.
	AES_CR_DMAINEN = 0x800
	// Position of ERRIE field.
	AES_CR_ERRIE_Pos = 0xa
	// Bit mask of ERRIE field.
	AES_CR_ERRIE_Msk = 0x400
	// Bit ERRIE.
	AES_CR_ERRIE = 0x400
	// Position of CCFIE field.
	AES_CR_CCFIE_Pos = 0x9
	// Bit mask of CCFIE field.
	AES_CR_CCFIE_Msk = 0x200
	// Bit CCFIE.
	AES_CR_CCFIE = 0x200
	// Position of ERRC field.
	AES_CR_ERRC_Pos = 0x8
	// Bit mask of ERRC field.
	AES_CR_ERRC_Msk = 0x100
	// Bit ERRC.
	AES_CR_ERRC = 0x100
	// Position of CCFC field.
	AES_CR_CCFC_Pos = 0x7
	// Bit mask of CCFC field.
	AES_CR_CCFC_Msk = 0x80
	// Bit CCFC.
	AES_CR_CCFC = 0x80
	// Position of CHMOD field.
	AES_CR_CHMOD_Pos = 0x5
	// Bit mask of CHMOD field.
	AES_CR_CHMOD_Msk = 0x60
	// Position of MODE field.
	AES_CR_MODE_Pos = 0x3
	// Bit mask of MODE field.
	AES_CR_MODE_Msk = 0x18
	// Position of DATATYPE field.
	AES_CR_DATATYPE_Pos = 0x1
	// Bit mask of DATATYPE field.
	AES_CR_DATATYPE_Msk = 0x6
	// Position of EN field.
	AES_CR_EN_Pos = 0x0
	// Bit mask of EN field.
	AES_CR_EN_Msk = 0x1
	// Bit EN.
	AES_CR_EN = 0x1

	// SR: status register
	// Position of WRERR field.
	AES_SR_WRERR_Pos = 0x2
	// Bit mask of WRERR field.
	AES_SR_WRERR_Msk = 0x4
	// Bit WRERR.
	AES_SR_WRERR = 0x4
	// Position of RDERR field.
	AES_SR_RDERR_Pos = 0x1
	// Bit mask of RDERR field.
	AES_SR_RDERR_Msk = 0x2
	// Bit RDERR.
	AES_SR_RDERR = 0x2
	// Position of CCF field.
	AES_SR_CCF_Pos = 0x0
	// Bit mask of CCF field.
	AES_SR_CCF_Msk = 0x1
	// Bit CCF.
	AES_SR_CCF = 0x1

	// DINR: data input register
	// Position of AES_DINR field.
	AES_DINR_AES_DINR_Pos = 0x0
	// Bit mask of AES_DINR field.
	AES_DINR_AES_DINR_Msk = 0xffffffff

	// DOUTR: data output register
	// Position of AES_DOUTR field.
	AES_DOUTR_AES_DOUTR_Pos = 0x0
	// Bit mask of AES_DOUTR field.
	AES_DOUTR_AES_DOUTR_Msk = 0xffffffff

	// KEYR0: key register 0
	// Position of AES_KEYR0 field.
	AES_KEYR0_AES_KEYR0_Pos = 0x0
	// Bit mask of AES_KEYR0 field.
	AES_KEYR0_AES_KEYR0_Msk = 0xffffffff

	// KEYR1: key register 1
	// Position of AES_KEYR1 field.
	AES_KEYR1_AES_KEYR1_Pos = 0x0
	// Bit mask of AES_KEYR1 field.
	AES_KEYR1_AES_KEYR1_Msk = 0xffffffff

	// KEYR2: key register 2
	// Position of AES_KEYR2 field.
	AES_KEYR2_AES_KEYR2_Pos = 0x0
	// Bit mask of AES_KEYR2 field.
	AES_KEYR2_AES_KEYR2_Msk = 0xffffffff

	// KEYR3: key register 3
	// Position of AES_KEYR3 field.
	AES_KEYR3_AES_KEYR3_Pos = 0x0
	// Bit mask of AES_KEYR3 field.
	AES_KEYR3_AES_KEYR3_Msk = 0xffffffff

	// IVR0: initialization vector register 0
	// Position of AES_IVR0 field.
	AES_IVR0_AES_IVR0_Pos = 0x0
	// Bit mask of AES_IVR0 field.
	AES_IVR0_AES_IVR0_Msk = 0xffffffff

	// IVR1: initialization vector register 1
	// Position of AES_IVR1 field.
	AES_IVR1_AES_IVR1_Pos = 0x0
	// Bit mask of AES_IVR1 field.
	AES_IVR1_AES_IVR1_Msk = 0xffffffff

	// IVR2: initialization vector register 2
	// Position of AES_IVR2 field.
	AES_IVR2_AES_IVR2_Pos = 0x0
	// Bit mask of AES_IVR2 field.
	AES_IVR2_AES_IVR2_Msk = 0xffffffff

	// IVR3: initialization vector register 3
	// Position of AES_IVR3 field.
	AES_IVR3_AES_IVR3_Pos = 0x0
	// Bit mask of AES_IVR3 field.
	AES_IVR3_AES_IVR3_Msk = 0xffffffff
)

// Bitfields for ADC: Analog-to-Digital Converter
const (
	// ISR: interrupt and status register
	// Position of JQOVF field.
	ADC_ISR_JQOVF_Pos = 0xa
	// Bit mask of JQOVF field.
	ADC_ISR_JQOVF_Msk = 0x400
	// Bit JQOVF.
	ADC_ISR_JQOVF = 0x400
	// Position of AWD3 field.
	ADC_ISR_AWD3_Pos = 0x9
	// Bit mask of AWD3 field.
	ADC_ISR_AWD3_Msk = 0x200
	// Bit AWD3.
	ADC_ISR_AWD3 = 0x200
	// Position of AWD2 field.
	ADC_ISR_AWD2_Pos = 0x8
	// Bit mask of AWD2 field.
	ADC_ISR_AWD2_Msk = 0x100
	// Bit AWD2.
	ADC_ISR_AWD2 = 0x100
	// Position of AWD1 field.
	ADC_ISR_AWD1_Pos = 0x7
	// Bit mask of AWD1 field.
	ADC_ISR_AWD1_Msk = 0x80
	// Bit AWD1.
	ADC_ISR_AWD1 = 0x80
	// Position of JEOS field.
	ADC_ISR_JEOS_Pos = 0x6
	// Bit mask of JEOS field.
	ADC_ISR_JEOS_Msk = 0x40
	// Bit JEOS.
	ADC_ISR_JEOS = 0x40
	// Position of JEOC field.
	ADC_ISR_JEOC_Pos = 0x5
	// Bit mask of JEOC field.
	ADC_ISR_JEOC_Msk = 0x20
	// Bit JEOC.
	ADC_ISR_JEOC = 0x20
	// Position of OVR field.
	ADC_ISR_OVR_Pos = 0x4
	// Bit mask of OVR field.
	ADC_ISR_OVR_Msk = 0x10
	// Bit OVR.
	ADC_ISR_OVR = 0x10
	// Position of EOS field.
	ADC_ISR_EOS_Pos = 0x3
	// Bit mask of EOS field.
	ADC_ISR_EOS_Msk = 0x8
	// Bit EOS.
	ADC_ISR_EOS = 0x8
	// Position of EOC field.
	ADC_ISR_EOC_Pos = 0x2
	// Bit mask of EOC field.
	ADC_ISR_EOC_Msk = 0x4
	// Bit EOC.
	ADC_ISR_EOC = 0x4
	// Position of EOSMP field.
	ADC_ISR_EOSMP_Pos = 0x1
	// Bit mask of EOSMP field.
	ADC_ISR_EOSMP_Msk = 0x2
	// Bit EOSMP.
	ADC_ISR_EOSMP = 0x2
	// Position of ADRDY field.
	ADC_ISR_ADRDY_Pos = 0x0
	// Bit mask of ADRDY field.
	ADC_ISR_ADRDY_Msk = 0x1
	// Bit ADRDY.
	ADC_ISR_ADRDY = 0x1

	// IER: interrupt enable register
	// Position of JQOVFIE field.
	ADC_IER_JQOVFIE_Pos = 0xa
	// Bit mask of JQOVFIE field.
	ADC_IER_JQOVFIE_Msk = 0x400
	// Bit JQOVFIE.
	ADC_IER_JQOVFIE = 0x400
	// Position of AWD3IE field.
	ADC_IER_AWD3IE_Pos = 0x9
	// Bit mask of AWD3IE field.
	ADC_IER_AWD3IE_Msk = 0x200
	// Bit AWD3IE.
	ADC_IER_AWD3IE = 0x200
	// Position of AWD2IE field.
	ADC_IER_AWD2IE_Pos = 0x8
	// Bit mask of AWD2IE field.
	ADC_IER_AWD2IE_Msk = 0x100
	// Bit AWD2IE.
	ADC_IER_AWD2IE = 0x100
	// Position of AWD1IE field.
	ADC_IER_AWD1IE_Pos = 0x7
	// Bit mask of AWD1IE field.
	ADC_IER_AWD1IE_Msk = 0x80
	// Bit AWD1IE.
	ADC_IER_AWD1IE = 0x80
	// Position of JEOSIE field.
	ADC_IER_JEOSIE_Pos = 0x6
	// Bit mask of JEOSIE field.
	ADC_IER_JEOSIE_Msk = 0x40
	// Bit JEOSIE.
	ADC_IER_JEOSIE = 0x40
	// Position of JEOCIE field.
	ADC_IER_JEOCIE_Pos = 0x5
	// Bit mask of JEOCIE field.
	ADC_IER_JEOCIE_Msk = 0x20
	// Bit JEOCIE.
	ADC_IER_JEOCIE = 0x20
	// Position of OVRIE field.
	ADC_IER_OVRIE_Pos = 0x4
	// Bit mask of OVRIE field.
	ADC_IER_OVRIE_Msk = 0x10
	// Bit OVRIE.
	ADC_IER_OVRIE = 0x10
	// Position of EOSIE field.
	ADC_IER_EOSIE_Pos = 0x3
	// Bit mask of EOSIE field.
	ADC_IER_EOSIE_Msk = 0x8
	// Bit EOSIE.
	ADC_IER_EOSIE = 0x8
	// Position of EOCIE field.
	ADC_IER_EOCIE_Pos = 0x2
	// Bit mask of EOCIE field.
	ADC_IER_EOCIE_Msk = 0x4
	// Bit EOCIE.
	ADC_IER_EOCIE = 0x4
	// Position of EOSMPIE field.
	ADC_IER_EOSMPIE_Pos = 0x1
	// Bit mask of EOSMPIE field.
	ADC_IER_EOSMPIE_Msk = 0x2
	// Bit EOSMPIE.
	ADC_IER_EOSMPIE = 0x2
	// Position of ADRDYIE field.
	ADC_IER_ADRDYIE_Pos = 0x0
	// Bit mask of ADRDYIE field.
	ADC_IER_ADRDYIE_Msk = 0x1
	// Bit ADRDYIE.
	ADC_IER_ADRDYIE = 0x1

	// CR: control register
	// Position of ADCAL field.
	ADC_CR_ADCAL_Pos = 0x1f
	// Bit mask of ADCAL field.
	ADC_CR_ADCAL_Msk = 0x80000000
	// Bit ADCAL.
	ADC_CR_ADCAL = 0x80000000
	// Position of ADCALDIF field.
	ADC_CR_ADCALDIF_Pos = 0x1e
	// Bit mask of ADCALDIF field.
	ADC_CR_ADCALDIF_Msk = 0x40000000
	// Bit ADCALDIF.
	ADC_CR_ADCALDIF = 0x40000000
	// Position of DEEPPWD field.
	ADC_CR_DEEPPWD_Pos = 0x1d
	// Bit mask of DEEPPWD field.
	ADC_CR_DEEPPWD_Msk = 0x20000000
	// Bit DEEPPWD.
	ADC_CR_DEEPPWD = 0x20000000
	// Position of ADVREGEN field.
	ADC_CR_ADVREGEN_Pos = 0x1c
	// Bit mask of ADVREGEN field.
	ADC_CR_ADVREGEN_Msk = 0x10000000
	// Bit ADVREGEN.
	ADC_CR_ADVREGEN = 0x10000000
	// Position of JADSTP field.
	ADC_CR_JADSTP_Pos = 0x5
	// Bit mask of JADSTP field.
	ADC_CR_JADSTP_Msk = 0x20
	// Bit JADSTP.
	ADC_CR_JADSTP = 0x20
	// Position of ADSTP field.
	ADC_CR_ADSTP_Pos = 0x4
	// Bit mask of ADSTP field.
	ADC_CR_ADSTP_Msk = 0x10
	// Bit ADSTP.
	ADC_CR_ADSTP = 0x10
	// Position of JADSTART field.
	ADC_CR_JADSTART_Pos = 0x3
	// Bit mask of JADSTART field.
	ADC_CR_JADSTART_Msk = 0x8
	// Bit JADSTART.
	ADC_CR_JADSTART = 0x8
	// Position of ADSTART field.
	ADC_CR_ADSTART_Pos = 0x2
	// Bit mask of ADSTART field.
	ADC_CR_ADSTART_Msk = 0x4
	// Bit ADSTART.
	ADC_CR_ADSTART = 0x4
	// Position of ADDIS field.
	ADC_CR_ADDIS_Pos = 0x1
	// Bit mask of ADDIS field.
	ADC_CR_ADDIS_Msk = 0x2
	// Bit ADDIS.
	ADC_CR_ADDIS = 0x2
	// Position of ADEN field.
	ADC_CR_ADEN_Pos = 0x0
	// Bit mask of ADEN field.
	ADC_CR_ADEN_Msk = 0x1
	// Bit ADEN.
	ADC_CR_ADEN = 0x1

	// CFGR: configuration register
	// Position of AWDCH1CH field.
	ADC_CFGR_AWDCH1CH_Pos = 0x1a
	// Bit mask of AWDCH1CH field.
	ADC_CFGR_AWDCH1CH_Msk = 0x7c000000
	// Position of JAUTO field.
	ADC_CFGR_JAUTO_Pos = 0x19
	// Bit mask of JAUTO field.
	ADC_CFGR_JAUTO_Msk = 0x2000000
	// Bit JAUTO.
	ADC_CFGR_JAUTO = 0x2000000
	// Position of JAWD1EN field.
	ADC_CFGR_JAWD1EN_Pos = 0x18
	// Bit mask of JAWD1EN field.
	ADC_CFGR_JAWD1EN_Msk = 0x1000000
	// Bit JAWD1EN.
	ADC_CFGR_JAWD1EN = 0x1000000
	// Position of AWD1EN field.
	ADC_CFGR_AWD1EN_Pos = 0x17
	// Bit mask of AWD1EN field.
	ADC_CFGR_AWD1EN_Msk = 0x800000
	// Bit AWD1EN.
	ADC_CFGR_AWD1EN = 0x800000
	// Position of AWD1SGL field.
	ADC_CFGR_AWD1SGL_Pos = 0x16
	// Bit mask of AWD1SGL field.
	ADC_CFGR_AWD1SGL_Msk = 0x400000
	// Bit AWD1SGL.
	ADC_CFGR_AWD1SGL = 0x400000
	// Position of JQM field.
	ADC_CFGR_JQM_Pos = 0x15
	// Bit mask of JQM field.
	ADC_CFGR_JQM_Msk = 0x200000
	// Bit JQM.
	ADC_CFGR_JQM = 0x200000
	// Position of JDISCEN field.
	ADC_CFGR_JDISCEN_Pos = 0x14
	// Bit mask of JDISCEN field.
	ADC_CFGR_JDISCEN_Msk = 0x100000
	// Bit JDISCEN.
	ADC_CFGR_JDISCEN = 0x100000
	// Position of DISCNUM field.
	ADC_CFGR_DISCNUM_Pos = 0x11
	// Bit mask of DISCNUM field.
	ADC_CFGR_DISCNUM_Msk = 0xe0000
	// Position of DISCEN field.
	ADC_CFGR_DISCEN_Pos = 0x10
	// Bit mask of DISCEN field.
	ADC_CFGR_DISCEN_Msk = 0x10000
	// Bit DISCEN.
	ADC_CFGR_DISCEN = 0x10000
	// Position of AUTDLY field.
	ADC_CFGR_AUTDLY_Pos = 0xe
	// Bit mask of AUTDLY field.
	ADC_CFGR_AUTDLY_Msk = 0x4000
	// Bit AUTDLY.
	ADC_CFGR_AUTDLY = 0x4000
	// Position of CONT field.
	ADC_CFGR_CONT_Pos = 0xd
	// Bit mask of CONT field.
	ADC_CFGR_CONT_Msk = 0x2000
	// Bit CONT.
	ADC_CFGR_CONT = 0x2000
	// Position of OVRMOD field.
	ADC_CFGR_OVRMOD_Pos = 0xc
	// Bit mask of OVRMOD field.
	ADC_CFGR_OVRMOD_Msk = 0x1000
	// Bit OVRMOD.
	ADC_CFGR_OVRMOD = 0x1000
	// Position of EXTEN field.
	ADC_CFGR_EXTEN_Pos = 0xa
	// Bit mask of EXTEN field.
	ADC_CFGR_EXTEN_Msk = 0xc00
	// Position of EXTSEL field.
	ADC_CFGR_EXTSEL_Pos = 0x6
	// Bit mask of EXTSEL field.
	ADC_CFGR_EXTSEL_Msk = 0x3c0
	// Position of ALIGN field.
	ADC_CFGR_ALIGN_Pos = 0x5
	// Bit mask of ALIGN field.
	ADC_CFGR_ALIGN_Msk = 0x20
	// Bit ALIGN.
	ADC_CFGR_ALIGN = 0x20
	// Position of RES field.
	ADC_CFGR_RES_Pos = 0x3
	// Bit mask of RES field.
	ADC_CFGR_RES_Msk = 0x18
	// Position of DMACFG field.
	ADC_CFGR_DMACFG_Pos = 0x1
	// Bit mask of DMACFG field.
	ADC_CFGR_DMACFG_Msk = 0x2
	// Bit DMACFG.
	ADC_CFGR_DMACFG = 0x2
	// Position of DMAEN field.
	ADC_CFGR_DMAEN_Pos = 0x0
	// Bit mask of DMAEN field.
	ADC_CFGR_DMAEN_Msk = 0x1
	// Bit DMAEN.
	ADC_CFGR_DMAEN = 0x1
	// Position of JQDIS field.
	ADC_CFGR_JQDIS_Pos = 0x1f
	// Bit mask of JQDIS field.
	ADC_CFGR_JQDIS_Msk = 0x80000000
	// Bit JQDIS.
	ADC_CFGR_JQDIS = 0x80000000

	// CFGR2: configuration register
	// Position of ROVSM field.
	ADC_CFGR2_ROVSM_Pos = 0xa
	// Bit mask of ROVSM field.
	ADC_CFGR2_ROVSM_Msk = 0x400
	// Bit ROVSM.
	ADC_CFGR2_ROVSM = 0x400
	// Position of TROVS field.
	ADC_CFGR2_TROVS_Pos = 0x9
	// Bit mask of TROVS field.
	ADC_CFGR2_TROVS_Msk = 0x200
	// Bit TROVS.
	ADC_CFGR2_TROVS = 0x200
	// Position of OVSS field.
	ADC_CFGR2_OVSS_Pos = 0x5
	// Bit mask of OVSS field.
	ADC_CFGR2_OVSS_Msk = 0x1e0
	// Position of OVSR field.
	ADC_CFGR2_OVSR_Pos = 0x2
	// Bit mask of OVSR field.
	ADC_CFGR2_OVSR_Msk = 0x1c
	// Position of JOVSE field.
	ADC_CFGR2_JOVSE_Pos = 0x1
	// Bit mask of JOVSE field.
	ADC_CFGR2_JOVSE_Msk = 0x2
	// Bit JOVSE.
	ADC_CFGR2_JOVSE = 0x2
	// Position of ROVSE field.
	ADC_CFGR2_ROVSE_Pos = 0x0
	// Bit mask of ROVSE field.
	ADC_CFGR2_ROVSE_Msk = 0x1
	// Bit ROVSE.
	ADC_CFGR2_ROVSE = 0x1

	// SMPR1: sample time register 1
	// Position of SMP9 field.
	ADC_SMPR1_SMP9_Pos = 0x1b
	// Bit mask of SMP9 field.
	ADC_SMPR1_SMP9_Msk = 0x38000000
	// Position of SMP8 field.
	ADC_SMPR1_SMP8_Pos = 0x18
	// Bit mask of SMP8 field.
	ADC_SMPR1_SMP8_Msk = 0x7000000
	// Position of SMP7 field.
	ADC_SMPR1_SMP7_Pos = 0x15
	// Bit mask of SMP7 field.
	ADC_SMPR1_SMP7_Msk = 0xe00000
	// Position of SMP6 field.
	ADC_SMPR1_SMP6_Pos = 0x12
	// Bit mask of SMP6 field.
	ADC_SMPR1_SMP6_Msk = 0x1c0000
	// Position of SMP5 field.
	ADC_SMPR1_SMP5_Pos = 0xf
	// Bit mask of SMP5 field.
	ADC_SMPR1_SMP5_Msk = 0x38000
	// Position of SMP4 field.
	ADC_SMPR1_SMP4_Pos = 0xc
	// Bit mask of SMP4 field.
	ADC_SMPR1_SMP4_Msk = 0x7000
	// Position of SMP3 field.
	ADC_SMPR1_SMP3_Pos = 0x9
	// Bit mask of SMP3 field.
	ADC_SMPR1_SMP3_Msk = 0xe00
	// Position of SMP2 field.
	ADC_SMPR1_SMP2_Pos = 0x6
	// Bit mask of SMP2 field.
	ADC_SMPR1_SMP2_Msk = 0x1c0
	// Position of SMP1 field.
	ADC_SMPR1_SMP1_Pos = 0x3
	// Bit mask of SMP1 field.
	ADC_SMPR1_SMP1_Msk = 0x38
	// Position of SMPPLUS field.
	ADC_SMPR1_SMPPLUS_Pos = 0x1f
	// Bit mask of SMPPLUS field.
	ADC_SMPR1_SMPPLUS_Msk = 0x80000000
	// Bit SMPPLUS.
	ADC_SMPR1_SMPPLUS = 0x80000000
	// Position of SMP0 field.
	ADC_SMPR1_SMP0_Pos = 0x0
	// Bit mask of SMP0 field.
	ADC_SMPR1_SMP0_Msk = 0x7

	// SMPR2: sample time register 2
	// Position of SMP18 field.
	ADC_SMPR2_SMP18_Pos = 0x18
	// Bit mask of SMP18 field.
	ADC_SMPR2_SMP18_Msk = 0x7000000
	// Position of SMP17 field.
	ADC_SMPR2_SMP17_Pos = 0x15
	// Bit mask of SMP17 field.
	ADC_SMPR2_SMP17_Msk = 0xe00000
	// Position of SMP16 field.
	ADC_SMPR2_SMP16_Pos = 0x12
	// Bit mask of SMP16 field.
	ADC_SMPR2_SMP16_Msk = 0x1c0000
	// Position of SMP15 field.
	ADC_SMPR2_SMP15_Pos = 0xf
	// Bit mask of SMP15 field.
	ADC_SMPR2_SMP15_Msk = 0x38000
	// Position of SMP14 field.
	ADC_SMPR2_SMP14_Pos = 0xc
	// Bit mask of SMP14 field.
	ADC_SMPR2_SMP14_Msk = 0x7000
	// Position of SMP13 field.
	ADC_SMPR2_SMP13_Pos = 0x9
	// Bit mask of SMP13 field.
	ADC_SMPR2_SMP13_Msk = 0xe00
	// Position of SMP12 field.
	ADC_SMPR2_SMP12_Pos = 0x6
	// Bit mask of SMP12 field.
	ADC_SMPR2_SMP12_Msk = 0x1c0
	// Position of SMP11 field.
	ADC_SMPR2_SMP11_Pos = 0x3
	// Bit mask of SMP11 field.
	ADC_SMPR2_SMP11_Msk = 0x38
	// Position of SMP10 field.
	ADC_SMPR2_SMP10_Pos = 0x0
	// Bit mask of SMP10 field.
	ADC_SMPR2_SMP10_Msk = 0x7

	// TR1: watchdog threshold register 1
	// Position of HT1 field.
	ADC_TR1_HT1_Pos = 0x10
	// Bit mask of HT1 field.
	ADC_TR1_HT1_Msk = 0xfff0000
	// Position of LT1 field.
	ADC_TR1_LT1_Pos = 0x0
	// Bit mask of LT1 field.
	ADC_TR1_LT1_Msk = 0xfff

	// TR2: watchdog threshold register
	// Position of HT2 field.
	ADC_TR2_HT2_Pos = 0x10
	// Bit mask of HT2 field.
	ADC_TR2_HT2_Msk = 0xff0000
	// Position of LT2 field.
	ADC_TR2_LT2_Pos = 0x0
	// Bit mask of LT2 field.
	ADC_TR2_LT2_Msk = 0xff

	// TR3: watchdog threshold register 3
	// Position of HT3 field.
	ADC_TR3_HT3_Pos = 0x10
	// Bit mask of HT3 field.
	ADC_TR3_HT3_Msk = 0xff0000
	// Position of LT3 field.
	ADC_TR3_LT3_Pos = 0x0
	// Bit mask of LT3 field.
	ADC_TR3_LT3_Msk = 0xff

	// SQR1: regular sequence register 1
	// Position of SQ4 field.
	ADC_SQR1_SQ4_Pos = 0x18
	// Bit mask of SQ4 field.
	ADC_SQR1_SQ4_Msk = 0x1f000000
	// Position of SQ3 field.
	ADC_SQR1_SQ3_Pos = 0x12
	// Bit mask of SQ3 field.
	ADC_SQR1_SQ3_Msk = 0x7c0000
	// Position of SQ2 field.
	ADC_SQR1_SQ2_Pos = 0xc
	// Bit mask of SQ2 field.
	ADC_SQR1_SQ2_Msk = 0x1f000
	// Position of SQ1 field.
	ADC_SQR1_SQ1_Pos = 0x6
	// Bit mask of SQ1 field.
	ADC_SQR1_SQ1_Msk = 0x7c0
	// Position of L field.
	ADC_SQR1_L_Pos = 0x0
	// Bit mask of L field.
	ADC_SQR1_L_Msk = 0xf

	// SQR2: regular sequence register 2
	// Position of SQ9 field.
	ADC_SQR2_SQ9_Pos = 0x18
	// Bit mask of SQ9 field.
	ADC_SQR2_SQ9_Msk = 0x1f000000
	// Position of SQ8 field.
	ADC_SQR2_SQ8_Pos = 0x12
	// Bit mask of SQ8 field.
	ADC_SQR2_SQ8_Msk = 0x7c0000
	// Position of SQ7 field.
	ADC_SQR2_SQ7_Pos = 0xc
	// Bit mask of SQ7 field.
	ADC_SQR2_SQ7_Msk = 0x1f000
	// Position of SQ6 field.
	ADC_SQR2_SQ6_Pos = 0x6
	// Bit mask of SQ6 field.
	ADC_SQR2_SQ6_Msk = 0x7c0
	// Position of SQ5 field.
	ADC_SQR2_SQ5_Pos = 0x0
	// Bit mask of SQ5 field.
	ADC_SQR2_SQ5_Msk = 0x1f

	// SQR3: regular sequence register 3
	// Position of SQ14 field.
	ADC_SQR3_SQ14_Pos = 0x18
	// Bit mask of SQ14 field.
	ADC_SQR3_SQ14_Msk = 0x1f000000
	// Position of SQ13 field.
	ADC_SQR3_SQ13_Pos = 0x12
	// Bit mask of SQ13 field.
	ADC_SQR3_SQ13_Msk = 0x7c0000
	// Position of SQ12 field.
	ADC_SQR3_SQ12_Pos = 0xc
	// Bit mask of SQ12 field.
	ADC_SQR3_SQ12_Msk = 0x1f000
	// Position of SQ11 field.
	ADC_SQR3_SQ11_Pos = 0x6
	// Bit mask of SQ11 field.
	ADC_SQR3_SQ11_Msk = 0x7c0
	// Position of SQ10 field.
	ADC_SQR3_SQ10_Pos = 0x0
	// Bit mask of SQ10 field.
	ADC_SQR3_SQ10_Msk = 0x1f

	// SQR4: regular sequence register 4
	// Position of SQ16 field.
	ADC_SQR4_SQ16_Pos = 0x6
	// Bit mask of SQ16 field.
	ADC_SQR4_SQ16_Msk = 0x7c0
	// Position of SQ15 field.
	ADC_SQR4_SQ15_Pos = 0x0
	// Bit mask of SQ15 field.
	ADC_SQR4_SQ15_Msk = 0x1f

	// DR: regular Data Register
	// Position of RDATA field.
	ADC_DR_RDATA_Pos = 0x0
	// Bit mask of RDATA field.
	ADC_DR_RDATA_Msk = 0xffff

	// JSQR: injected sequence register
	// Position of JSQ4 field.
	ADC_JSQR_JSQ4_Pos = 0x1a
	// Bit mask of JSQ4 field.
	ADC_JSQR_JSQ4_Msk = 0x7c000000
	// Position of JSQ3 field.
	ADC_JSQR_JSQ3_Pos = 0x14
	// Bit mask of JSQ3 field.
	ADC_JSQR_JSQ3_Msk = 0x1f00000
	// Position of JSQ2 field.
	ADC_JSQR_JSQ2_Pos = 0xe
	// Bit mask of JSQ2 field.
	ADC_JSQR_JSQ2_Msk = 0x7c000
	// Position of JSQ1 field.
	ADC_JSQR_JSQ1_Pos = 0x8
	// Bit mask of JSQ1 field.
	ADC_JSQR_JSQ1_Msk = 0x1f00
	// Position of JEXTEN field.
	ADC_JSQR_JEXTEN_Pos = 0x6
	// Bit mask of JEXTEN field.
	ADC_JSQR_JEXTEN_Msk = 0xc0
	// Position of JEXTSEL field.
	ADC_JSQR_JEXTSEL_Pos = 0x2
	// Bit mask of JEXTSEL field.
	ADC_JSQR_JEXTSEL_Msk = 0x3c
	// Position of JL field.
	ADC_JSQR_JL_Pos = 0x0
	// Bit mask of JL field.
	ADC_JSQR_JL_Msk = 0x3

	// OFR1: offset register 1
	// Position of OFFSET1_EN field.
	ADC_OFR1_OFFSET1_EN_Pos = 0x1f
	// Bit mask of OFFSET1_EN field.
	ADC_OFR1_OFFSET1_EN_Msk = 0x80000000
	// Bit OFFSET1_EN.
	ADC_OFR1_OFFSET1_EN = 0x80000000
	// Position of OFFSET1_CH field.
	ADC_OFR1_OFFSET1_CH_Pos = 0x1a
	// Bit mask of OFFSET1_CH field.
	ADC_OFR1_OFFSET1_CH_Msk = 0x7c000000
	// Position of OFFSET1 field.
	ADC_OFR1_OFFSET1_Pos = 0x0
	// Bit mask of OFFSET1 field.
	ADC_OFR1_OFFSET1_Msk = 0xfff

	// OFR2: offset register 2
	// Position of OFFSET2_EN field.
	ADC_OFR2_OFFSET2_EN_Pos = 0x1f
	// Bit mask of OFFSET2_EN field.
	ADC_OFR2_OFFSET2_EN_Msk = 0x80000000
	// Bit OFFSET2_EN.
	ADC_OFR2_OFFSET2_EN = 0x80000000
	// Position of OFFSET2_CH field.
	ADC_OFR2_OFFSET2_CH_Pos = 0x1a
	// Bit mask of OFFSET2_CH field.
	ADC_OFR2_OFFSET2_CH_Msk = 0x7c000000
	// Position of OFFSET2 field.
	ADC_OFR2_OFFSET2_Pos = 0x0
	// Bit mask of OFFSET2 field.
	ADC_OFR2_OFFSET2_Msk = 0xfff

	// OFR3: offset register 3
	// Position of OFFSET3_EN field.
	ADC_OFR3_OFFSET3_EN_Pos = 0x1f
	// Bit mask of OFFSET3_EN field.
	ADC_OFR3_OFFSET3_EN_Msk = 0x80000000
	// Bit OFFSET3_EN.
	ADC_OFR3_OFFSET3_EN = 0x80000000
	// Position of OFFSET3_CH field.
	ADC_OFR3_OFFSET3_CH_Pos = 0x1a
	// Bit mask of OFFSET3_CH field.
	ADC_OFR3_OFFSET3_CH_Msk = 0x7c000000
	// Position of OFFSET3 field.
	ADC_OFR3_OFFSET3_Pos = 0x0
	// Bit mask of OFFSET3 field.
	ADC_OFR3_OFFSET3_Msk = 0xfff

	// OFR4: offset register 4
	// Position of OFFSET4_EN field.
	ADC_OFR4_OFFSET4_EN_Pos = 0x1f
	// Bit mask of OFFSET4_EN field.
	ADC_OFR4_OFFSET4_EN_Msk = 0x80000000
	// Bit OFFSET4_EN.
	ADC_OFR4_OFFSET4_EN = 0x80000000
	// Position of OFFSET4_CH field.
	ADC_OFR4_OFFSET4_CH_Pos = 0x1a
	// Bit mask of OFFSET4_CH field.
	ADC_OFR4_OFFSET4_CH_Msk = 0x7c000000
	// Position of OFFSET4 field.
	ADC_OFR4_OFFSET4_Pos = 0x0
	// Bit mask of OFFSET4 field.
	ADC_OFR4_OFFSET4_Msk = 0xfff

	// JDR1: injected data register 1
	// Position of JDATA1 field.
	ADC_JDR1_JDATA1_Pos = 0x0
	// Bit mask of JDATA1 field.
	ADC_JDR1_JDATA1_Msk = 0xffff

	// JDR2: injected data register 2
	// Position of JDATA2 field.
	ADC_JDR2_JDATA2_Pos = 0x0
	// Bit mask of JDATA2 field.
	ADC_JDR2_JDATA2_Msk = 0xffff

	// JDR3: injected data register 3
	// Position of JDATA3 field.
	ADC_JDR3_JDATA3_Pos = 0x0
	// Bit mask of JDATA3 field.
	ADC_JDR3_JDATA3_Msk = 0xffff

	// JDR4: injected data register 4
	// Position of JDATA4 field.
	ADC_JDR4_JDATA4_Pos = 0x0
	// Bit mask of JDATA4 field.
	ADC_JDR4_JDATA4_Msk = 0xffff

	// AWD2CR: Analog Watchdog 2 Configuration Register
	// Position of AWD2CH field.
	ADC_AWD2CR_AWD2CH_Pos = 0x0
	// Bit mask of AWD2CH field.
	ADC_AWD2CR_AWD2CH_Msk = 0x3ffff

	// AWD3CR: Analog Watchdog 3 Configuration Register
	// Position of AWD3CH field.
	ADC_AWD3CR_AWD3CH_Pos = 0x0
	// Bit mask of AWD3CH field.
	ADC_AWD3CR_AWD3CH_Msk = 0x3ffff

	// DIFSEL: Differential Mode Selection Register 2
	// Position of DIFSEL_1_15 field.
	ADC_DIFSEL_DIFSEL_1_15_Pos = 0x1
	// Bit mask of DIFSEL_1_15 field.
	ADC_DIFSEL_DIFSEL_1_15_Msk = 0xfffe
	// Position of DIFSEL_16_18 field.
	ADC_DIFSEL_DIFSEL_16_18_Pos = 0x10
	// Bit mask of DIFSEL_16_18 field.
	ADC_DIFSEL_DIFSEL_16_18_Msk = 0x70000

	// CALFACT: Calibration Factors
	// Position of CALFACT_D field.
	ADC_CALFACT_CALFACT_D_Pos = 0x10
	// Bit mask of CALFACT_D field.
	ADC_CALFACT_CALFACT_D_Msk = 0x7f0000
	// Position of CALFACT_S field.
	ADC_CALFACT_CALFACT_S_Pos = 0x0
	// Bit mask of CALFACT_S field.
	ADC_CALFACT_CALFACT_S_Msk = 0x7f
)

// Bitfields for GPIOA: General-purpose I/Os
const (
	// MODER: GPIO port mode register
	// Position of MODER15 field.
	GPIO_MODER_MODER15_Pos = 0x1e
	// Bit mask of MODER15 field.
	GPIO_MODER_MODER15_Msk = 0xc0000000
	// Input mode (reset state)
	GPIO_MODER_MODER15_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER15_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER15_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER15_Analog = 0x3
	// Position of MODER14 field.
	GPIO_MODER_MODER14_Pos = 0x1c
	// Bit mask of MODER14 field.
	GPIO_MODER_MODER14_Msk = 0x30000000
	// Input mode (reset state)
	GPIO_MODER_MODER14_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER14_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER14_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER14_Analog = 0x3
	// Position of MODER13 field.
	GPIO_MODER_MODER13_Pos = 0x1a
	// Bit mask of MODER13 field.
	GPIO_MODER_MODER13_Msk = 0xc000000
	// Input mode (reset state)
	GPIO_MODER_MODER13_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER13_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER13_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER13_Analog = 0x3
	// Position of MODER12 field.
	GPIO_MODER_MODER12_Pos = 0x18
	// Bit mask of MODER12 field.
	GPIO_MODER_MODER12_Msk = 0x3000000
	// Input mode (reset state)
	GPIO_MODER_MODER12_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER12_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER12_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER12_Analog = 0x3
	// Position of MODER11 field.
	GPIO_MODER_MODER11_Pos = 0x16
	// Bit mask of MODER11 field.
	GPIO_MODER_MODER11_Msk = 0xc00000
	// Input mode (reset state)
	GPIO_MODER_MODER11_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER11_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER11_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER11_Analog = 0x3
	// Position of MODER10 field.
	GPIO_MODER_MODER10_Pos = 0x14
	// Bit mask of MODER10 field.
	GPIO_MODER_MODER10_Msk = 0x300000
	// Input mode (reset state)
	GPIO_MODER_MODER10_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER10_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER10_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER10_Analog = 0x3
	// Position of MODER9 field.
	GPIO_MODER_MODER9_Pos = 0x12
	// Bit mask of MODER9 field.
	GPIO_MODER_MODER9_Msk = 0xc0000
	// Input mode (reset state)
	GPIO_MODER_MODER9_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER9_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER9_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER9_Analog = 0x3
	// Position of MODER8 field.
	GPIO_MODER_MODER8_Pos = 0x10
	// Bit mask of MODER8 field.
	GPIO_MODER_MODER8_Msk = 0x30000
	// Input mode (reset state)
	GPIO_MODER_MODER8_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER8_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER8_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER8_Analog = 0x3
	// Position of MODER7 field.
	GPIO_MODER_MODER7_Pos = 0xe
	// Bit mask of MODER7 field.
	GPIO_MODER_MODER7_Msk = 0xc000
	// Input mode (reset state)
	GPIO_MODER_MODER7_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER7_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER7_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER7_Analog = 0x3
	// Position of MODER6 field.
	GPIO_MODER_MODER6_Pos = 0xc
	// Bit mask of MODER6 field.
	GPIO_MODER_MODER6_Msk = 0x3000
	// Input mode (reset state)
	GPIO_MODER_MODER6_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER6_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER6_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER6_Analog = 0x3
	// Position of MODER5 field.
	GPIO_MODER_MODER5_Pos = 0xa
	// Bit mask of MODER5 field.
	GPIO_MODER_MODER5_Msk = 0xc00
	// Input mode (reset state)
	GPIO_MODER_MODER5_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER5_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER5_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER5_Analog = 0x3
	// Position of MODER4 field.
	GPIO_MODER_MODER4_Pos = 0x8
	// Bit mask of MODER4 field.
	GPIO_MODER_MODER4_Msk = 0x300
	// Input mode (reset state)
	GPIO_MODER_MODER4_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER4_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER4_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER4_Analog = 0x3
	// Position of MODER3 field.
	GPIO_MODER_MODER3_Pos = 0x6
	// Bit mask of MODER3 field.
	GPIO_MODER_MODER3_Msk = 0xc0
	// Input mode (reset state)
	GPIO_MODER_MODER3_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER3_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER3_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER3_Analog = 0x3
	// Position of MODER2 field.
	GPIO_MODER_MODER2_Pos = 0x4
	// Bit mask of MODER2 field.
	GPIO_MODER_MODER2_Msk = 0x30
	// Input mode (reset state)
	GPIO_MODER_MODER2_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER2_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER2_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER2_Analog = 0x3
	// Position of MODER1 field.
	GPIO_MODER_MODER1_Pos = 0x2
	// Bit mask of MODER1 field.
	GPIO_MODER_MODER1_Msk = 0xc
	// Input mode (reset state)
	GPIO_MODER_MODER1_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER1_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER1_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER1_Analog = 0x3
	// Position of MODER0 field.
	GPIO_MODER_MODER0_Pos = 0x0
	// Bit mask of MODER0 field.
	GPIO_MODER_MODER0_Msk = 0x3
	// Input mode (reset state)
	GPIO_MODER_MODER0_Input = 0x0
	// General purpose output mode
	GPIO_MODER_MODER0_Output = 0x1
	// Alternate function mode
	GPIO_MODER_MODER0_Alternate = 0x2
	// Analog mode
	GPIO_MODER_MODER0_Analog = 0x3

	// OTYPER: GPIO port output type register
	// Position of OT15 field.
	GPIO_OTYPER_OT15_Pos = 0xf
	// Bit mask of OT15 field.
	GPIO_OTYPER_OT15_Msk = 0x8000
	// Bit OT15.
	GPIO_OTYPER_OT15 = 0x8000
	// Output push-pull (reset state)
	GPIO_OTYPER_OT15_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT15_OpenDrain = 0x1
	// Position of OT14 field.
	GPIO_OTYPER_OT14_Pos = 0xe
	// Bit mask of OT14 field.
	GPIO_OTYPER_OT14_Msk = 0x4000
	// Bit OT14.
	GPIO_OTYPER_OT14 = 0x4000
	// Output push-pull (reset state)
	GPIO_OTYPER_OT14_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT14_OpenDrain = 0x1
	// Position of OT13 field.
	GPIO_OTYPER_OT13_Pos = 0xd
	// Bit mask of OT13 field.
	GPIO_OTYPER_OT13_Msk = 0x2000
	// Bit OT13.
	GPIO_OTYPER_OT13 = 0x2000
	// Output push-pull (reset state)
	GPIO_OTYPER_OT13_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT13_OpenDrain = 0x1
	// Position of OT12 field.
	GPIO_OTYPER_OT12_Pos = 0xc
	// Bit mask of OT12 field.
	GPIO_OTYPER_OT12_Msk = 0x1000
	// Bit OT12.
	GPIO_OTYPER_OT12 = 0x1000
	// Output push-pull (reset state)
	GPIO_OTYPER_OT12_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT12_OpenDrain = 0x1
	// Position of OT11 field.
	GPIO_OTYPER_OT11_Pos = 0xb
	// Bit mask of OT11 field.
	GPIO_OTYPER_OT11_Msk = 0x800
	// Bit OT11.
	GPIO_OTYPER_OT11 = 0x800
	// Output push-pull (reset state)
	GPIO_OTYPER_OT11_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT11_OpenDrain = 0x1
	// Position of OT10 field.
	GPIO_OTYPER_OT10_Pos = 0xa
	// Bit mask of OT10 field.
	GPIO_OTYPER_OT10_Msk = 0x400
	// Bit OT10.
	GPIO_OTYPER_OT10 = 0x400
	// Output push-pull (reset state)
	GPIO_OTYPER_OT10_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT10_OpenDrain = 0x1
	// Position of OT9 field.
	GPIO_OTYPER_OT9_Pos = 0x9
	// Bit mask of OT9 field.
	GPIO_OTYPER_OT9_Msk = 0x200
	// Bit OT9.
	GPIO_OTYPER_OT9 = 0x200
	// Output push-pull (reset state)
	GPIO_OTYPER_OT9_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT9_OpenDrain = 0x1
	// Position of OT8 field.
	GPIO_OTYPER_OT8_Pos = 0x8
	// Bit mask of OT8 field.
	GPIO_OTYPER_OT8_Msk = 0x100
	// Bit OT8.
	GPIO_OTYPER_OT8 = 0x100
	// Output push-pull (reset state)
	GPIO_OTYPER_OT8_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT8_OpenDrain = 0x1
	// Position of OT7 field.
	GPIO_OTYPER_OT7_Pos = 0x7
	// Bit mask of OT7 field.
	GPIO_OTYPER_OT7_Msk = 0x80
	// Bit OT7.
	GPIO_OTYPER_OT7 = 0x80
	// Output push-pull (reset state)
	GPIO_OTYPER_OT7_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT7_OpenDrain = 0x1
	// Position of OT6 field.
	GPIO_OTYPER_OT6_Pos = 0x6
	// Bit mask of OT6 field.
	GPIO_OTYPER_OT6_Msk = 0x40
	// Bit OT6.
	GPIO_OTYPER_OT6 = 0x40
	// Output push-pull (reset state)
	GPIO_OTYPER_OT6_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT6_OpenDrain = 0x1
	// Position of OT5 field.
	GPIO_OTYPER_OT5_Pos = 0x5
	// Bit mask of OT5 field.
	GPIO_OTYPER_OT5_Msk = 0x20
	// Bit OT5.
	GPIO_OTYPER_OT5 = 0x20
	// Output push-pull (reset state)
	GPIO_OTYPER_OT5_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT5_OpenDrain = 0x1
	// Position of OT4 field.
	GPIO_OTYPER_OT4_Pos = 0x4
	// Bit mask of OT4 field.
	GPIO_OTYPER_OT4_Msk = 0x10
	// Bit OT4.
	GPIO_OTYPER_OT4 = 0x10
	// Output push-pull (reset state)
	GPIO_OTYPER_OT4_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT4_OpenDrain = 0x1
	// Position of OT3 field.
	GPIO_OTYPER_OT3_Pos = 0x3
	// Bit mask of OT3 field.
	GPIO_OTYPER_OT3_Msk = 0x8
	// Bit OT3.
	GPIO_OTYPER_OT3 = 0x8
	// Output push-pull (reset state)
	GPIO_OTYPER_OT3_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT3_OpenDrain = 0x1
	// Position of OT2 field.
	GPIO_OTYPER_OT2_Pos = 0x2
	// Bit mask of OT2 field.
	GPIO_OTYPER_OT2_Msk = 0x4
	// Bit OT2.
	GPIO_OTYPER_OT2 = 0x4
	// Output push-pull (reset state)
	GPIO_OTYPER_OT2_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT2_OpenDrain = 0x1
	// Position of OT1 field.
	GPIO_OTYPER_OT1_Pos = 0x1
	// Bit mask of OT1 field.
	GPIO_OTYPER_OT1_Msk = 0x2
	// Bit OT1.
	GPIO_OTYPER_OT1 = 0x2
	// Output push-pull (reset state)
	GPIO_OTYPER_OT1_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT1_OpenDrain = 0x1
	// Position of OT0 field.
	GPIO_OTYPER_OT0_Pos = 0x0
	// Bit mask of OT0 field.
	GPIO_OTYPER_OT0_Msk = 0x1
	// Bit OT0.
	GPIO_OTYPER_OT0 = 0x1
	// Output push-pull (reset state)
	GPIO_OTYPER_OT0_PushPull = 0x0
	// Output open-drain
	GPIO_OTYPER_OT0_OpenDrain = 0x1

	// OSPEEDR: GPIO port output speed register
	// Position of OSPEEDR15 field.
	GPIO_OSPEEDR_OSPEEDR15_Pos = 0x1e
	// Bit mask of OSPEEDR15 field.
	GPIO_OSPEEDR_OSPEEDR15_Msk = 0xc0000000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR15_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR15_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR15_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR15_VeryHighSpeed = 0x3
	// Position of OSPEEDR14 field.
	GPIO_OSPEEDR_OSPEEDR14_Pos = 0x1c
	// Bit mask of OSPEEDR14 field.
	GPIO_OSPEEDR_OSPEEDR14_Msk = 0x30000000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR14_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR14_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR14_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR14_VeryHighSpeed = 0x3
	// Position of OSPEEDR13 field.
	GPIO_OSPEEDR_OSPEEDR13_Pos = 0x1a
	// Bit mask of OSPEEDR13 field.
	GPIO_OSPEEDR_OSPEEDR13_Msk = 0xc000000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR13_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR13_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR13_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR13_VeryHighSpeed = 0x3
	// Position of OSPEEDR12 field.
	GPIO_OSPEEDR_OSPEEDR12_Pos = 0x18
	// Bit mask of OSPEEDR12 field.
	GPIO_OSPEEDR_OSPEEDR12_Msk = 0x3000000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR12_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR12_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR12_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR12_VeryHighSpeed = 0x3
	// Position of OSPEEDR11 field.
	GPIO_OSPEEDR_OSPEEDR11_Pos = 0x16
	// Bit mask of OSPEEDR11 field.
	GPIO_OSPEEDR_OSPEEDR11_Msk = 0xc00000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR11_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR11_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR11_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR11_VeryHighSpeed = 0x3
	// Position of OSPEEDR10 field.
	GPIO_OSPEEDR_OSPEEDR10_Pos = 0x14
	// Bit mask of OSPEEDR10 field.
	GPIO_OSPEEDR_OSPEEDR10_Msk = 0x300000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR10_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR10_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR10_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR10_VeryHighSpeed = 0x3
	// Position of OSPEEDR9 field.
	GPIO_OSPEEDR_OSPEEDR9_Pos = 0x12
	// Bit mask of OSPEEDR9 field.
	GPIO_OSPEEDR_OSPEEDR9_Msk = 0xc0000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR9_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR9_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR9_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR9_VeryHighSpeed = 0x3
	// Position of OSPEEDR8 field.
	GPIO_OSPEEDR_OSPEEDR8_Pos = 0x10
	// Bit mask of OSPEEDR8 field.
	GPIO_OSPEEDR_OSPEEDR8_Msk = 0x30000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR8_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR8_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR8_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR8_VeryHighSpeed = 0x3
	// Position of OSPEEDR7 field.
	GPIO_OSPEEDR_OSPEEDR7_Pos = 0xe
	// Bit mask of OSPEEDR7 field.
	GPIO_OSPEEDR_OSPEEDR7_Msk = 0xc000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR7_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR7_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR7_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR7_VeryHighSpeed = 0x3
	// Position of OSPEEDR6 field.
	GPIO_OSPEEDR_OSPEEDR6_Pos = 0xc
	// Bit mask of OSPEEDR6 field.
	GPIO_OSPEEDR_OSPEEDR6_Msk = 0x3000
	// Low speed
	GPIO_OSPEEDR_OSPEEDR6_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR6_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR6_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR6_VeryHighSpeed = 0x3
	// Position of OSPEEDR5 field.
	GPIO_OSPEEDR_OSPEEDR5_Pos = 0xa
	// Bit mask of OSPEEDR5 field.
	GPIO_OSPEEDR_OSPEEDR5_Msk = 0xc00
	// Low speed
	GPIO_OSPEEDR_OSPEEDR5_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR5_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR5_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR5_VeryHighSpeed = 0x3
	// Position of OSPEEDR4 field.
	GPIO_OSPEEDR_OSPEEDR4_Pos = 0x8
	// Bit mask of OSPEEDR4 field.
	GPIO_OSPEEDR_OSPEEDR4_Msk = 0x300
	// Low speed
	GPIO_OSPEEDR_OSPEEDR4_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR4_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR4_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR4_VeryHighSpeed = 0x3
	// Position of OSPEEDR3 field.
	GPIO_OSPEEDR_OSPEEDR3_Pos = 0x6
	// Bit mask of OSPEEDR3 field.
	GPIO_OSPEEDR_OSPEEDR3_Msk = 0xc0
	// Low speed
	GPIO_OSPEEDR_OSPEEDR3_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR3_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR3_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR3_VeryHighSpeed = 0x3
	// Position of OSPEEDR2 field.
	GPIO_OSPEEDR_OSPEEDR2_Pos = 0x4
	// Bit mask of OSPEEDR2 field.
	GPIO_OSPEEDR_OSPEEDR2_Msk = 0x30
	// Low speed
	GPIO_OSPEEDR_OSPEEDR2_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR2_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR2_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR2_VeryHighSpeed = 0x3
	// Position of OSPEEDR1 field.
	GPIO_OSPEEDR_OSPEEDR1_Pos = 0x2
	// Bit mask of OSPEEDR1 field.
	GPIO_OSPEEDR_OSPEEDR1_Msk = 0xc
	// Low speed
	GPIO_OSPEEDR_OSPEEDR1_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR1_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR1_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR1_VeryHighSpeed = 0x3
	// Position of OSPEEDR0 field.
	GPIO_OSPEEDR_OSPEEDR0_Pos = 0x0
	// Bit mask of OSPEEDR0 field.
	GPIO_OSPEEDR_OSPEEDR0_Msk = 0x3
	// Low speed
	GPIO_OSPEEDR_OSPEEDR0_LowSpeed = 0x0
	// Medium speed
	GPIO_OSPEEDR_OSPEEDR0_MediumSpeed = 0x1
	// High speed
	GPIO_OSPEEDR_OSPEEDR0_HighSpeed = 0x2
	// Very high speed
	GPIO_OSPEEDR_OSPEEDR0_VeryHighSpeed = 0x3

	// PUPDR: GPIO port pull-up/pull-down register
	// Position of PUPDR15 field.
	GPIO_PUPDR_PUPDR15_Pos = 0x1e
	// Bit mask of PUPDR15 field.
	GPIO_PUPDR_PUPDR15_Msk = 0xc0000000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR15_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR15_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR15_PullDown = 0x2
	// Position of PUPDR14 field.
	GPIO_PUPDR_PUPDR14_Pos = 0x1c
	// Bit mask of PUPDR14 field.
	GPIO_PUPDR_PUPDR14_Msk = 0x30000000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR14_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR14_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR14_PullDown = 0x2
	// Position of PUPDR13 field.
	GPIO_PUPDR_PUPDR13_Pos = 0x1a
	// Bit mask of PUPDR13 field.
	GPIO_PUPDR_PUPDR13_Msk = 0xc000000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR13_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR13_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR13_PullDown = 0x2
	// Position of PUPDR12 field.
	GPIO_PUPDR_PUPDR12_Pos = 0x18
	// Bit mask of PUPDR12 field.
	GPIO_PUPDR_PUPDR12_Msk = 0x3000000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR12_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR12_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR12_PullDown = 0x2
	// Position of PUPDR11 field.
	GPIO_PUPDR_PUPDR11_Pos = 0x16
	// Bit mask of PUPDR11 field.
	GPIO_PUPDR_PUPDR11_Msk = 0xc00000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR11_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR11_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR11_PullDown = 0x2
	// Position of PUPDR10 field.
	GPIO_PUPDR_PUPDR10_Pos = 0x14
	// Bit mask of PUPDR10 field.
	GPIO_PUPDR_PUPDR10_Msk = 0x300000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR10_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR10_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR10_PullDown = 0x2
	// Position of PUPDR9 field.
	GPIO_PUPDR_PUPDR9_Pos = 0x12
	// Bit mask of PUPDR9 field.
	GPIO_PUPDR_PUPDR9_Msk = 0xc0000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR9_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR9_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR9_PullDown = 0x2
	// Position of PUPDR8 field.
	GPIO_PUPDR_PUPDR8_Pos = 0x10
	// Bit mask of PUPDR8 field.
	GPIO_PUPDR_PUPDR8_Msk = 0x30000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR8_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR8_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR8_PullDown = 0x2
	// Position of PUPDR7 field.
	GPIO_PUPDR_PUPDR7_Pos = 0xe
	// Bit mask of PUPDR7 field.
	GPIO_PUPDR_PUPDR7_Msk = 0xc000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR7_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR7_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR7_PullDown = 0x2
	// Position of PUPDR6 field.
	GPIO_PUPDR_PUPDR6_Pos = 0xc
	// Bit mask of PUPDR6 field.
	GPIO_PUPDR_PUPDR6_Msk = 0x3000
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR6_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR6_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR6_PullDown = 0x2
	// Position of PUPDR5 field.
	GPIO_PUPDR_PUPDR5_Pos = 0xa
	// Bit mask of PUPDR5 field.
	GPIO_PUPDR_PUPDR5_Msk = 0xc00
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR5_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR5_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR5_PullDown = 0x2
	// Position of PUPDR4 field.
	GPIO_PUPDR_PUPDR4_Pos = 0x8
	// Bit mask of PUPDR4 field.
	GPIO_PUPDR_PUPDR4_Msk = 0x300
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR4_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR4_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR4_PullDown = 0x2
	// Position of PUPDR3 field.
	GPIO_PUPDR_PUPDR3_Pos = 0x6
	// Bit mask of PUPDR3 field.
	GPIO_PUPDR_PUPDR3_Msk = 0xc0
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR3_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR3_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR3_PullDown = 0x2
	// Position of PUPDR2 field.
	GPIO_PUPDR_PUPDR2_Pos = 0x4
	// Bit mask of PUPDR2 field.
	GPIO_PUPDR_PUPDR2_Msk = 0x30
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR2_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR2_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR2_PullDown = 0x2
	// Position of PUPDR1 field.
	GPIO_PUPDR_PUPDR1_Pos = 0x2
	// Bit mask of PUPDR1 field.
	GPIO_PUPDR_PUPDR1_Msk = 0xc
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR1_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR1_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR1_PullDown = 0x2
	// Position of PUPDR0 field.
	GPIO_PUPDR_PUPDR0_Pos = 0x0
	// Bit mask of PUPDR0 field.
	GPIO_PUPDR_PUPDR0_Msk = 0x3
	// No pull-up, pull-down
	GPIO_PUPDR_PUPDR0_Floating = 0x0
	// Pull-up
	GPIO_PUPDR_PUPDR0_PullUp = 0x1
	// Pull-down
	GPIO_PUPDR_PUPDR0_PullDown = 0x2

	// IDR: GPIO port input data register
	// Position of IDR15 field.
	GPIO_IDR_IDR15_Pos = 0xf
	// Bit mask of IDR15 field.
	GPIO_IDR_IDR15_Msk = 0x8000
	// Bit IDR15.
	GPIO_IDR_IDR15 = 0x8000
	// Input is logic high
	GPIO_IDR_IDR15_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR15_Low = 0x0
	// Position of IDR14 field.
	GPIO_IDR_IDR14_Pos = 0xe
	// Bit mask of IDR14 field.
	GPIO_IDR_IDR14_Msk = 0x4000
	// Bit IDR14.
	GPIO_IDR_IDR14 = 0x4000
	// Input is logic high
	GPIO_IDR_IDR14_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR14_Low = 0x0
	// Position of IDR13 field.
	GPIO_IDR_IDR13_Pos = 0xd
	// Bit mask of IDR13 field.
	GPIO_IDR_IDR13_Msk = 0x2000
	// Bit IDR13.
	GPIO_IDR_IDR13 = 0x2000
	// Input is logic high
	GPIO_IDR_IDR13_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR13_Low = 0x0
	// Position of IDR12 field.
	GPIO_IDR_IDR12_Pos = 0xc
	// Bit mask of IDR12 field.
	GPIO_IDR_IDR12_Msk = 0x1000
	// Bit IDR12.
	GPIO_IDR_IDR12 = 0x1000
	// Input is logic high
	GPIO_IDR_IDR12_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR12_Low = 0x0
	// Position of IDR11 field.
	GPIO_IDR_IDR11_Pos = 0xb
	// Bit mask of IDR11 field.
	GPIO_IDR_IDR11_Msk = 0x800
	// Bit IDR11.
	GPIO_IDR_IDR11 = 0x800
	// Input is logic high
	GPIO_IDR_IDR11_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR11_Low = 0x0
	// Position of IDR10 field.
	GPIO_IDR_IDR10_Pos = 0xa
	// Bit mask of IDR10 field.
	GPIO_IDR_IDR10_Msk = 0x400
	// Bit IDR10.
	GPIO_IDR_IDR10 = 0x400
	// Input is logic high
	GPIO_IDR_IDR10_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR10_Low = 0x0
	// Position of IDR9 field.
	GPIO_IDR_IDR9_Pos = 0x9
	// Bit mask of IDR9 field.
	GPIO_IDR_IDR9_Msk = 0x200
	// Bit IDR9.
	GPIO_IDR_IDR9 = 0x200
	// Input is logic high
	GPIO_IDR_IDR9_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR9_Low = 0x0
	// Position of IDR8 field.
	GPIO_IDR_IDR8_Pos = 0x8
	// Bit mask of IDR8 field.
	GPIO_IDR_IDR8_Msk = 0x100
	// Bit IDR8.
	GPIO_IDR_IDR8 = 0x100
	// Input is logic high
	GPIO_IDR_IDR8_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR8_Low = 0x0
	// Position of IDR7 field.
	GPIO_IDR_IDR7_Pos = 0x7
	// Bit mask of IDR7 field.
	GPIO_IDR_IDR7_Msk = 0x80
	// Bit IDR7.
	GPIO_IDR_IDR7 = 0x80
	// Input is logic high
	GPIO_IDR_IDR7_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR7_Low = 0x0
	// Position of IDR6 field.
	GPIO_IDR_IDR6_Pos = 0x6
	// Bit mask of IDR6 field.
	GPIO_IDR_IDR6_Msk = 0x40
	// Bit IDR6.
	GPIO_IDR_IDR6 = 0x40
	// Input is logic high
	GPIO_IDR_IDR6_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR6_Low = 0x0
	// Position of IDR5 field.
	GPIO_IDR_IDR5_Pos = 0x5
	// Bit mask of IDR5 field.
	GPIO_IDR_IDR5_Msk = 0x20
	// Bit IDR5.
	GPIO_IDR_IDR5 = 0x20
	// Input is logic high
	GPIO_IDR_IDR5_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR5_Low = 0x0
	// Position of IDR4 field.
	GPIO_IDR_IDR4_Pos = 0x4
	// Bit mask of IDR4 field.
	GPIO_IDR_IDR4_Msk = 0x10
	// Bit IDR4.
	GPIO_IDR_IDR4 = 0x10
	// Input is logic high
	GPIO_IDR_IDR4_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR4_Low = 0x0
	// Position of IDR3 field.
	GPIO_IDR_IDR3_Pos = 0x3
	// Bit mask of IDR3 field.
	GPIO_IDR_IDR3_Msk = 0x8
	// Bit IDR3.
	GPIO_IDR_IDR3 = 0x8
	// Input is logic high
	GPIO_IDR_IDR3_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR3_Low = 0x0
	// Position of IDR2 field.
	GPIO_IDR_IDR2_Pos = 0x2
	// Bit mask of IDR2 field.
	GPIO_IDR_IDR2_Msk = 0x4
	// Bit IDR2.
	GPIO_IDR_IDR2 = 0x4
	// Input is logic high
	GPIO_IDR_IDR2_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR2_Low = 0x0
	// Position of IDR1 field.
	GPIO_IDR_IDR1_Pos = 0x1
	// Bit mask of IDR1 field.
	GPIO_IDR_IDR1_Msk = 0x2
	// Bit IDR1.
	GPIO_IDR_IDR1 = 0x2
	// Input is logic high
	GPIO_IDR_IDR1_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR1_Low = 0x0
	// Position of IDR0 field.
	GPIO_IDR_IDR0_Pos = 0x0
	// Bit mask of IDR0 field.
	GPIO_IDR_IDR0_Msk = 0x1
	// Bit IDR0.
	GPIO_IDR_IDR0 = 0x1
	// Input is logic high
	GPIO_IDR_IDR0_High = 0x1
	// Input is logic low
	GPIO_IDR_IDR0_Low = 0x0

	// ODR: GPIO port output data register
	// Position of ODR15 field.
	GPIO_ODR_ODR15_Pos = 0xf
	// Bit mask of ODR15 field.
	GPIO_ODR_ODR15_Msk = 0x8000
	// Bit ODR15.
	GPIO_ODR_ODR15 = 0x8000
	// Set output to logic high
	GPIO_ODR_ODR15_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR15_Low = 0x0
	// Position of ODR14 field.
	GPIO_ODR_ODR14_Pos = 0xe
	// Bit mask of ODR14 field.
	GPIO_ODR_ODR14_Msk = 0x4000
	// Bit ODR14.
	GPIO_ODR_ODR14 = 0x4000
	// Set output to logic high
	GPIO_ODR_ODR14_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR14_Low = 0x0
	// Position of ODR13 field.
	GPIO_ODR_ODR13_Pos = 0xd
	// Bit mask of ODR13 field.
	GPIO_ODR_ODR13_Msk = 0x2000
	// Bit ODR13.
	GPIO_ODR_ODR13 = 0x2000
	// Set output to logic high
	GPIO_ODR_ODR13_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR13_Low = 0x0
	// Position of ODR12 field.
	GPIO_ODR_ODR12_Pos = 0xc
	// Bit mask of ODR12 field.
	GPIO_ODR_ODR12_Msk = 0x1000
	// Bit ODR12.
	GPIO_ODR_ODR12 = 0x1000
	// Set output to logic high
	GPIO_ODR_ODR12_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR12_Low = 0x0
	// Position of ODR11 field.
	GPIO_ODR_ODR11_Pos = 0xb
	// Bit mask of ODR11 field.
	GPIO_ODR_ODR11_Msk = 0x800
	// Bit ODR11.
	GPIO_ODR_ODR11 = 0x800
	// Set output to logic high
	GPIO_ODR_ODR11_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR11_Low = 0x0
	// Position of ODR10 field.
	GPIO_ODR_ODR10_Pos = 0xa
	// Bit mask of ODR10 field.
	GPIO_ODR_ODR10_Msk = 0x400
	// Bit ODR10.
	GPIO_ODR_ODR10 = 0x400
	// Set output to logic high
	GPIO_ODR_ODR10_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR10_Low = 0x0
	// Position of ODR9 field.
	GPIO_ODR_ODR9_Pos = 0x9
	// Bit mask of ODR9 field.
	GPIO_ODR_ODR9_Msk = 0x200
	// Bit ODR9.
	GPIO_ODR_ODR9 = 0x200
	// Set output to logic high
	GPIO_ODR_ODR9_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR9_Low = 0x0
	// Position of ODR8 field.
	GPIO_ODR_ODR8_Pos = 0x8
	// Bit mask of ODR8 field.
	GPIO_ODR_ODR8_Msk = 0x100
	// Bit ODR8.
	GPIO_ODR_ODR8 = 0x100
	// Set output to logic high
	GPIO_ODR_ODR8_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR8_Low = 0x0
	// Position of ODR7 field.
	GPIO_ODR_ODR7_Pos = 0x7
	// Bit mask of ODR7 field.
	GPIO_ODR_ODR7_Msk = 0x80
	// Bit ODR7.
	GPIO_ODR_ODR7 = 0x80
	// Set output to logic high
	GPIO_ODR_ODR7_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR7_Low = 0x0
	// Position of ODR6 field.
	GPIO_ODR_ODR6_Pos = 0x6
	// Bit mask of ODR6 field.
	GPIO_ODR_ODR6_Msk = 0x40
	// Bit ODR6.
	GPIO_ODR_ODR6 = 0x40
	// Set output to logic high
	GPIO_ODR_ODR6_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR6_Low = 0x0
	// Position of ODR5 field.
	GPIO_ODR_ODR5_Pos = 0x5
	// Bit mask of ODR5 field.
	GPIO_ODR_ODR5_Msk = 0x20
	// Bit ODR5.
	GPIO_ODR_ODR5 = 0x20
	// Set output to logic high
	GPIO_ODR_ODR5_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR5_Low = 0x0
	// Position of ODR4 field.
	GPIO_ODR_ODR4_Pos = 0x4
	// Bit mask of ODR4 field.
	GPIO_ODR_ODR4_Msk = 0x10
	// Bit ODR4.
	GPIO_ODR_ODR4 = 0x10
	// Set output to logic high
	GPIO_ODR_ODR4_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR4_Low = 0x0
	// Position of ODR3 field.
	GPIO_ODR_ODR3_Pos = 0x3
	// Bit mask of ODR3 field.
	GPIO_ODR_ODR3_Msk = 0x8
	// Bit ODR3.
	GPIO_ODR_ODR3 = 0x8
	// Set output to logic high
	GPIO_ODR_ODR3_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR3_Low = 0x0
	// Position of ODR2 field.
	GPIO_ODR_ODR2_Pos = 0x2
	// Bit mask of ODR2 field.
	GPIO_ODR_ODR2_Msk = 0x4
	// Bit ODR2.
	GPIO_ODR_ODR2 = 0x4
	// Set output to logic high
	GPIO_ODR_ODR2_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR2_Low = 0x0
	// Position of ODR1 field.
	GPIO_ODR_ODR1_Pos = 0x1
	// Bit mask of ODR1 field.
	GPIO_ODR_ODR1_Msk = 0x2
	// Bit ODR1.
	GPIO_ODR_ODR1 = 0x2
	// Set output to logic high
	GPIO_ODR_ODR1_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR1_Low = 0x0
	// Position of ODR0 field.
	GPIO_ODR_ODR0_Pos = 0x0
	// Bit mask of ODR0 field.
	GPIO_ODR_ODR0_Msk = 0x1
	// Bit ODR0.
	GPIO_ODR_ODR0 = 0x1
	// Set output to logic high
	GPIO_ODR_ODR0_High = 0x1
	// Set output to logic low
	GPIO_ODR_ODR0_Low = 0x0

	// BSRR: GPIO port bit set/reset register
	// Position of BR15 field.
	GPIO_BSRR_BR15_Pos = 0x1f
	// Bit mask of BR15 field.
	GPIO_BSRR_BR15_Msk = 0x80000000
	// Bit BR15.
	GPIO_BSRR_BR15 = 0x80000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR15_Reset = 0x1
	// Position of BR14 field.
	GPIO_BSRR_BR14_Pos = 0x1e
	// Bit mask of BR14 field.
	GPIO_BSRR_BR14_Msk = 0x40000000
	// Bit BR14.
	GPIO_BSRR_BR14 = 0x40000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR14_Reset = 0x1
	// Position of BR13 field.
	GPIO_BSRR_BR13_Pos = 0x1d
	// Bit mask of BR13 field.
	GPIO_BSRR_BR13_Msk = 0x20000000
	// Bit BR13.
	GPIO_BSRR_BR13 = 0x20000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR13_Reset = 0x1
	// Position of BR12 field.
	GPIO_BSRR_BR12_Pos = 0x1c
	// Bit mask of BR12 field.
	GPIO_BSRR_BR12_Msk = 0x10000000
	// Bit BR12.
	GPIO_BSRR_BR12 = 0x10000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR12_Reset = 0x1
	// Position of BR11 field.
	GPIO_BSRR_BR11_Pos = 0x1b
	// Bit mask of BR11 field.
	GPIO_BSRR_BR11_Msk = 0x8000000
	// Bit BR11.
	GPIO_BSRR_BR11 = 0x8000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR11_Reset = 0x1
	// Position of BR10 field.
	GPIO_BSRR_BR10_Pos = 0x1a
	// Bit mask of BR10 field.
	GPIO_BSRR_BR10_Msk = 0x4000000
	// Bit BR10.
	GPIO_BSRR_BR10 = 0x4000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR10_Reset = 0x1
	// Position of BR9 field.
	GPIO_BSRR_BR9_Pos = 0x19
	// Bit mask of BR9 field.
	GPIO_BSRR_BR9_Msk = 0x2000000
	// Bit BR9.
	GPIO_BSRR_BR9 = 0x2000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR9_Reset = 0x1
	// Position of BR8 field.
	GPIO_BSRR_BR8_Pos = 0x18
	// Bit mask of BR8 field.
	GPIO_BSRR_BR8_Msk = 0x1000000
	// Bit BR8.
	GPIO_BSRR_BR8 = 0x1000000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR8_Reset = 0x1
	// Position of BR7 field.
	GPIO_BSRR_BR7_Pos = 0x17
	// Bit mask of BR7 field.
	GPIO_BSRR_BR7_Msk = 0x800000
	// Bit BR7.
	GPIO_BSRR_BR7 = 0x800000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR7_Reset = 0x1
	// Position of BR6 field.
	GPIO_BSRR_BR6_Pos = 0x16
	// Bit mask of BR6 field.
	GPIO_BSRR_BR6_Msk = 0x400000
	// Bit BR6.
	GPIO_BSRR_BR6 = 0x400000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR6_Reset = 0x1
	// Position of BR5 field.
	GPIO_BSRR_BR5_Pos = 0x15
	// Bit mask of BR5 field.
	GPIO_BSRR_BR5_Msk = 0x200000
	// Bit BR5.
	GPIO_BSRR_BR5 = 0x200000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR5_Reset = 0x1
	// Position of BR4 field.
	GPIO_BSRR_BR4_Pos = 0x14
	// Bit mask of BR4 field.
	GPIO_BSRR_BR4_Msk = 0x100000
	// Bit BR4.
	GPIO_BSRR_BR4 = 0x100000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR4_Reset = 0x1
	// Position of BR3 field.
	GPIO_BSRR_BR3_Pos = 0x13
	// Bit mask of BR3 field.
	GPIO_BSRR_BR3_Msk = 0x80000
	// Bit BR3.
	GPIO_BSRR_BR3 = 0x80000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR3_Reset = 0x1
	// Position of BR2 field.
	GPIO_BSRR_BR2_Pos = 0x12
	// Bit mask of BR2 field.
	GPIO_BSRR_BR2_Msk = 0x40000
	// Bit BR2.
	GPIO_BSRR_BR2 = 0x40000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR2_Reset = 0x1
	// Position of BR1 field.
	GPIO_BSRR_BR1_Pos = 0x11
	// Bit mask of BR1 field.
	GPIO_BSRR_BR1_Msk = 0x20000
	// Bit BR1.
	GPIO_BSRR_BR1 = 0x20000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR1_Reset = 0x1
	// Position of BR0 field.
	GPIO_BSRR_BR0_Pos = 0x10
	// Bit mask of BR0 field.
	GPIO_BSRR_BR0_Msk = 0x10000
	// Bit BR0.
	GPIO_BSRR_BR0 = 0x10000
	// Resets the corresponding ODRx bit
	GPIO_BSRR_BR0_Reset = 0x1
	// Position of BS15 field.
	GPIO_BSRR_BS15_Pos = 0xf
	// Bit mask of BS15 field.
	GPIO_BSRR_BS15_Msk = 0x8000
	// Bit BS15.
	GPIO_BSRR_BS15 = 0x8000
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS15_Set = 0x1
	// Position of BS14 field.
	GPIO_BSRR_BS14_Pos = 0xe
	// Bit mask of BS14 field.
	GPIO_BSRR_BS14_Msk = 0x4000
	// Bit BS14.
	GPIO_BSRR_BS14 = 0x4000
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS14_Set = 0x1
	// Position of BS13 field.
	GPIO_BSRR_BS13_Pos = 0xd
	// Bit mask of BS13 field.
	GPIO_BSRR_BS13_Msk = 0x2000
	// Bit BS13.
	GPIO_BSRR_BS13 = 0x2000
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS13_Set = 0x1
	// Position of BS12 field.
	GPIO_BSRR_BS12_Pos = 0xc
	// Bit mask of BS12 field.
	GPIO_BSRR_BS12_Msk = 0x1000
	// Bit BS12.
	GPIO_BSRR_BS12 = 0x1000
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS12_Set = 0x1
	// Position of BS11 field.
	GPIO_BSRR_BS11_Pos = 0xb
	// Bit mask of BS11 field.
	GPIO_BSRR_BS11_Msk = 0x800
	// Bit BS11.
	GPIO_BSRR_BS11 = 0x800
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS11_Set = 0x1
	// Position of BS10 field.
	GPIO_BSRR_BS10_Pos = 0xa
	// Bit mask of BS10 field.
	GPIO_BSRR_BS10_Msk = 0x400
	// Bit BS10.
	GPIO_BSRR_BS10 = 0x400
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS10_Set = 0x1
	// Position of BS9 field.
	GPIO_BSRR_BS9_Pos = 0x9
	// Bit mask of BS9 field.
	GPIO_BSRR_BS9_Msk = 0x200
	// Bit BS9.
	GPIO_BSRR_BS9 = 0x200
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS9_Set = 0x1
	// Position of BS8 field.
	GPIO_BSRR_BS8_Pos = 0x8
	// Bit mask of BS8 field.
	GPIO_BSRR_BS8_Msk = 0x100
	// Bit BS8.
	GPIO_BSRR_BS8 = 0x100
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS8_Set = 0x1
	// Position of BS7 field.
	GPIO_BSRR_BS7_Pos = 0x7
	// Bit mask of BS7 field.
	GPIO_BSRR_BS7_Msk = 0x80
	// Bit BS7.
	GPIO_BSRR_BS7 = 0x80
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS7_Set = 0x1
	// Position of BS6 field.
	GPIO_BSRR_BS6_Pos = 0x6
	// Bit mask of BS6 field.
	GPIO_BSRR_BS6_Msk = 0x40
	// Bit BS6.
	GPIO_BSRR_BS6 = 0x40
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS6_Set = 0x1
	// Position of BS5 field.
	GPIO_BSRR_BS5_Pos = 0x5
	// Bit mask of BS5 field.
	GPIO_BSRR_BS5_Msk = 0x20
	// Bit BS5.
	GPIO_BSRR_BS5 = 0x20
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS5_Set = 0x1
	// Position of BS4 field.
	GPIO_BSRR_BS4_Pos = 0x4
	// Bit mask of BS4 field.
	GPIO_BSRR_BS4_Msk = 0x10
	// Bit BS4.
	GPIO_BSRR_BS4 = 0x10
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS4_Set = 0x1
	// Position of BS3 field.
	GPIO_BSRR_BS3_Pos = 0x3
	// Bit mask of BS3 field.
	GPIO_BSRR_BS3_Msk = 0x8
	// Bit BS3.
	GPIO_BSRR_BS3 = 0x8
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS3_Set = 0x1
	// Position of BS2 field.
	GPIO_BSRR_BS2_Pos = 0x2
	// Bit mask of BS2 field.
	GPIO_BSRR_BS2_Msk = 0x4
	// Bit BS2.
	GPIO_BSRR_BS2 = 0x4
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS2_Set = 0x1
	// Position of BS1 field.
	GPIO_BSRR_BS1_Pos = 0x1
	// Bit mask of BS1 field.
	GPIO_BSRR_BS1_Msk = 0x2
	// Bit BS1.
	GPIO_BSRR_BS1 = 0x2
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS1_Set = 0x1
	// Position of BS0 field.
	GPIO_BSRR_BS0_Pos = 0x0
	// Bit mask of BS0 field.
	GPIO_BSRR_BS0_Msk = 0x1
	// Bit BS0.
	GPIO_BSRR_BS0 = 0x1
	// Sets the corresponding ODRx bit
	GPIO_BSRR_BS0_Set = 0x1

	// LCKR: GPIO port configuration lock register
	// Position of LCKK field.
	GPIO_LCKR_LCKK_Pos = 0x10
	// Bit mask of LCKK field.
	GPIO_LCKR_LCKK_Msk = 0x10000
	// Bit LCKK.
	GPIO_LCKR_LCKK = 0x10000
	// Port configuration lock key not active
	GPIO_LCKR_LCKK_NotActive = 0x0
	// Port configuration lock key active
	GPIO_LCKR_LCKK_Active = 0x1
	// Position of LCK15 field.
	GPIO_LCKR_LCK15_Pos = 0xf
	// Bit mask of LCK15 field.
	GPIO_LCKR_LCK15_Msk = 0x8000
	// Bit LCK15.
	GPIO_LCKR_LCK15 = 0x8000
	// Port configuration not locked
	GPIO_LCKR_LCK15_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK15_Locked = 0x1
	// Position of LCK14 field.
	GPIO_LCKR_LCK14_Pos = 0xe
	// Bit mask of LCK14 field.
	GPIO_LCKR_LCK14_Msk = 0x4000
	// Bit LCK14.
	GPIO_LCKR_LCK14 = 0x4000
	// Port configuration not locked
	GPIO_LCKR_LCK14_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK14_Locked = 0x1
	// Position of LCK13 field.
	GPIO_LCKR_LCK13_Pos = 0xd
	// Bit mask of LCK13 field.
	GPIO_LCKR_LCK13_Msk = 0x2000
	// Bit LCK13.
	GPIO_LCKR_LCK13 = 0x2000
	// Port configuration not locked
	GPIO_LCKR_LCK13_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK13_Locked = 0x1
	// Position of LCK12 field.
	GPIO_LCKR_LCK12_Pos = 0xc
	// Bit mask of LCK12 field.
	GPIO_LCKR_LCK12_Msk = 0x1000
	// Bit LCK12.
	GPIO_LCKR_LCK12 = 0x1000
	// Port configuration not locked
	GPIO_LCKR_LCK12_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK12_Locked = 0x1
	// Position of LCK11 field.
	GPIO_LCKR_LCK11_Pos = 0xb
	// Bit mask of LCK11 field.
	GPIO_LCKR_LCK11_Msk = 0x800
	// Bit LCK11.
	GPIO_LCKR_LCK11 = 0x800
	// Port configuration not locked
	GPIO_LCKR_LCK11_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK11_Locked = 0x1
	// Position of LCK10 field.
	GPIO_LCKR_LCK10_Pos = 0xa
	// Bit mask of LCK10 field.
	GPIO_LCKR_LCK10_Msk = 0x400
	// Bit LCK10.
	GPIO_LCKR_LCK10 = 0x400
	// Port configuration not locked
	GPIO_LCKR_LCK10_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK10_Locked = 0x1
	// Position of LCK9 field.
	GPIO_LCKR_LCK9_Pos = 0x9
	// Bit mask of LCK9 field.
	GPIO_LCKR_LCK9_Msk = 0x200
	// Bit LCK9.
	GPIO_LCKR_LCK9 = 0x200
	// Port configuration not locked
	GPIO_LCKR_LCK9_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK9_Locked = 0x1
	// Position of LCK8 field.
	GPIO_LCKR_LCK8_Pos = 0x8
	// Bit mask of LCK8 field.
	GPIO_LCKR_LCK8_Msk = 0x100
	// Bit LCK8.
	GPIO_LCKR_LCK8 = 0x100
	// Port configuration not locked
	GPIO_LCKR_LCK8_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK8_Locked = 0x1
	// Position of LCK7 field.
	GPIO_LCKR_LCK7_Pos = 0x7
	// Bit mask of LCK7 field.
	GPIO_LCKR_LCK7_Msk = 0x80
	// Bit LCK7.
	GPIO_LCKR_LCK7 = 0x80
	// Port configuration not locked
	GPIO_LCKR_LCK7_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK7_Locked = 0x1
	// Position of LCK6 field.
	GPIO_LCKR_LCK6_Pos = 0x6
	// Bit mask of LCK6 field.
	GPIO_LCKR_LCK6_Msk = 0x40
	// Bit LCK6.
	GPIO_LCKR_LCK6 = 0x40
	// Port configuration not locked
	GPIO_LCKR_LCK6_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK6_Locked = 0x1
	// Position of LCK5 field.
	GPIO_LCKR_LCK5_Pos = 0x5
	// Bit mask of LCK5 field.
	GPIO_LCKR_LCK5_Msk = 0x20
	// Bit LCK5.
	GPIO_LCKR_LCK5 = 0x20
	// Port configuration not locked
	GPIO_LCKR_LCK5_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK5_Locked = 0x1
	// Position of LCK4 field.
	GPIO_LCKR_LCK4_Pos = 0x4
	// Bit mask of LCK4 field.
	GPIO_LCKR_LCK4_Msk = 0x10
	// Bit LCK4.
	GPIO_LCKR_LCK4 = 0x10
	// Port configuration not locked
	GPIO_LCKR_LCK4_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK4_Locked = 0x1
	// Position of LCK3 field.
	GPIO_LCKR_LCK3_Pos = 0x3
	// Bit mask of LCK3 field.
	GPIO_LCKR_LCK3_Msk = 0x8
	// Bit LCK3.
	GPIO_LCKR_LCK3 = 0x8
	// Port configuration not locked
	GPIO_LCKR_LCK3_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK3_Locked = 0x1
	// Position of LCK2 field.
	GPIO_LCKR_LCK2_Pos = 0x2
	// Bit mask of LCK2 field.
	GPIO_LCKR_LCK2_Msk = 0x4
	// Bit LCK2.
	GPIO_LCKR_LCK2 = 0x4
	// Port configuration not locked
	GPIO_LCKR_LCK2_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK2_Locked = 0x1
	// Position of LCK1 field.
	GPIO_LCKR_LCK1_Pos = 0x1
	// Bit mask of LCK1 field.
	GPIO_LCKR_LCK1_Msk = 0x2
	// Bit LCK1.
	GPIO_LCKR_LCK1 = 0x2
	// Port configuration not locked
	GPIO_LCKR_LCK1_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK1_Locked = 0x1
	// Position of LCK0 field.
	GPIO_LCKR_LCK0_Pos = 0x0
	// Bit mask of LCK0 field.
	GPIO_LCKR_LCK0_Msk = 0x1
	// Bit LCK0.
	GPIO_LCKR_LCK0 = 0x1
	// Port configuration not locked
	GPIO_LCKR_LCK0_Unlocked = 0x0
	// Port configuration locked
	GPIO_LCKR_LCK0_Locked = 0x1

	// AFRL: GPIO alternate function low register
	// Position of AFRL7 field.
	GPIO_AFRL_AFRL7_Pos = 0x1c
	// Bit mask of AFRL7 field.
	GPIO_AFRL_AFRL7_Msk = 0xf0000000
	// AF0
	GPIO_AFRL_AFRL7_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL7_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL7_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL7_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL7_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL7_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL7_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL7_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL7_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL7_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL7_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL7_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL7_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL7_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL7_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL7_AF15 = 0xf
	// Position of AFRL6 field.
	GPIO_AFRL_AFRL6_Pos = 0x18
	// Bit mask of AFRL6 field.
	GPIO_AFRL_AFRL6_Msk = 0xf000000
	// AF0
	GPIO_AFRL_AFRL6_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL6_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL6_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL6_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL6_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL6_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL6_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL6_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL6_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL6_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL6_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL6_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL6_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL6_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL6_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL6_AF15 = 0xf
	// Position of AFRL5 field.
	GPIO_AFRL_AFRL5_Pos = 0x14
	// Bit mask of AFRL5 field.
	GPIO_AFRL_AFRL5_Msk = 0xf00000
	// AF0
	GPIO_AFRL_AFRL5_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL5_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL5_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL5_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL5_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL5_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL5_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL5_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL5_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL5_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL5_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL5_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL5_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL5_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL5_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL5_AF15 = 0xf
	// Position of AFRL4 field.
	GPIO_AFRL_AFRL4_Pos = 0x10
	// Bit mask of AFRL4 field.
	GPIO_AFRL_AFRL4_Msk = 0xf0000
	// AF0
	GPIO_AFRL_AFRL4_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL4_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL4_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL4_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL4_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL4_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL4_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL4_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL4_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL4_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL4_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL4_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL4_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL4_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL4_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL4_AF15 = 0xf
	// Position of AFRL3 field.
	GPIO_AFRL_AFRL3_Pos = 0xc
	// Bit mask of AFRL3 field.
	GPIO_AFRL_AFRL3_Msk = 0xf000
	// AF0
	GPIO_AFRL_AFRL3_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL3_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL3_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL3_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL3_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL3_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL3_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL3_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL3_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL3_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL3_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL3_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL3_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL3_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL3_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL3_AF15 = 0xf
	// Position of AFRL2 field.
	GPIO_AFRL_AFRL2_Pos = 0x8
	// Bit mask of AFRL2 field.
	GPIO_AFRL_AFRL2_Msk = 0xf00
	// AF0
	GPIO_AFRL_AFRL2_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL2_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL2_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL2_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL2_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL2_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL2_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL2_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL2_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL2_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL2_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL2_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL2_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL2_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL2_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL2_AF15 = 0xf
	// Position of AFRL1 field.
	GPIO_AFRL_AFRL1_Pos = 0x4
	// Bit mask of AFRL1 field.
	GPIO_AFRL_AFRL1_Msk = 0xf0
	// AF0
	GPIO_AFRL_AFRL1_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL1_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL1_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL1_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL1_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL1_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL1_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL1_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL1_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL1_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL1_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL1_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL1_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL1_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL1_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL1_AF15 = 0xf
	// Position of AFRL0 field.
	GPIO_AFRL_AFRL0_Pos = 0x0
	// Bit mask of AFRL0 field.
	GPIO_AFRL_AFRL0_Msk = 0xf
	// AF0
	GPIO_AFRL_AFRL0_AF0 = 0x0
	// AF1
	GPIO_AFRL_AFRL0_AF1 = 0x1
	// AF2
	GPIO_AFRL_AFRL0_AF2 = 0x2
	// AF3
	GPIO_AFRL_AFRL0_AF3 = 0x3
	// AF4
	GPIO_AFRL_AFRL0_AF4 = 0x4
	// AF5
	GPIO_AFRL_AFRL0_AF5 = 0x5
	// AF6
	GPIO_AFRL_AFRL0_AF6 = 0x6
	// AF7
	GPIO_AFRL_AFRL0_AF7 = 0x7
	// AF8
	GPIO_AFRL_AFRL0_AF8 = 0x8
	// AF9
	GPIO_AFRL_AFRL0_AF9 = 0x9
	// AF10
	GPIO_AFRL_AFRL0_AF10 = 0xa
	// AF11
	GPIO_AFRL_AFRL0_AF11 = 0xb
	// AF12
	GPIO_AFRL_AFRL0_AF12 = 0xc
	// AF13
	GPIO_AFRL_AFRL0_AF13 = 0xd
	// AF14
	GPIO_AFRL_AFRL0_AF14 = 0xe
	// AF15
	GPIO_AFRL_AFRL0_AF15 = 0xf

	// AFRH: GPIO alternate function high register
	// Position of AFRH15 field.
	GPIO_AFRH_AFRH15_Pos = 0x1c
	// Bit mask of AFRH15 field.
	GPIO_AFRH_AFRH15_Msk = 0xf0000000
	// AF0
	GPIO_AFRH_AFRH15_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH15_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH15_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH15_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH15_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH15_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH15_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH15_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH15_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH15_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH15_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH15_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH15_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH15_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH15_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH15_AF15 = 0xf
	// Position of AFRH14 field.
	GPIO_AFRH_AFRH14_Pos = 0x18
	// Bit mask of AFRH14 field.
	GPIO_AFRH_AFRH14_Msk = 0xf000000
	// AF0
	GPIO_AFRH_AFRH14_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH14_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH14_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH14_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH14_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH14_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH14_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH14_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH14_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH14_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH14_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH14_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH14_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH14_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH14_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH14_AF15 = 0xf
	// Position of AFRH13 field.
	GPIO_AFRH_AFRH13_Pos = 0x14
	// Bit mask of AFRH13 field.
	GPIO_AFRH_AFRH13_Msk = 0xf00000
	// AF0
	GPIO_AFRH_AFRH13_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH13_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH13_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH13_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH13_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH13_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH13_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH13_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH13_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH13_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH13_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH13_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH13_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH13_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH13_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH13_AF15 = 0xf
	// Position of AFRH12 field.
	GPIO_AFRH_AFRH12_Pos = 0x10
	// Bit mask of AFRH12 field.
	GPIO_AFRH_AFRH12_Msk = 0xf0000
	// AF0
	GPIO_AFRH_AFRH12_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH12_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH12_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH12_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH12_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH12_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH12_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH12_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH12_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH12_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH12_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH12_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH12_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH12_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH12_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH12_AF15 = 0xf
	// Position of AFRH11 field.
	GPIO_AFRH_AFRH11_Pos = 0xc
	// Bit mask of AFRH11 field.
	GPIO_AFRH_AFRH11_Msk = 0xf000
	// AF0
	GPIO_AFRH_AFRH11_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH11_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH11_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH11_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH11_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH11_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH11_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH11_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH11_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH11_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH11_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH11_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH11_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH11_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH11_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH11_AF15 = 0xf
	// Position of AFRH10 field.
	GPIO_AFRH_AFRH10_Pos = 0x8
	// Bit mask of AFRH10 field.
	GPIO_AFRH_AFRH10_Msk = 0xf00
	// AF0
	GPIO_AFRH_AFRH10_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH10_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH10_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH10_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH10_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH10_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH10_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH10_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH10_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH10_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH10_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH10_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH10_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH10_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH10_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH10_AF15 = 0xf
	// Position of AFRH9 field.
	GPIO_AFRH_AFRH9_Pos = 0x4
	// Bit mask of AFRH9 field.
	GPIO_AFRH_AFRH9_Msk = 0xf0
	// AF0
	GPIO_AFRH_AFRH9_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH9_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH9_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH9_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH9_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH9_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH9_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH9_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH9_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH9_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH9_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH9_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH9_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH9_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH9_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH9_AF15 = 0xf
	// Position of AFRH8 field.
	GPIO_AFRH_AFRH8_Pos = 0x0
	// Bit mask of AFRH8 field.
	GPIO_AFRH_AFRH8_Msk = 0xf
	// AF0
	GPIO_AFRH_AFRH8_AF0 = 0x0
	// AF1
	GPIO_AFRH_AFRH8_AF1 = 0x1
	// AF2
	GPIO_AFRH_AFRH8_AF2 = 0x2
	// AF3
	GPIO_AFRH_AFRH8_AF3 = 0x3
	// AF4
	GPIO_AFRH_AFRH8_AF4 = 0x4
	// AF5
	GPIO_AFRH_AFRH8_AF5 = 0x5
	// AF6
	GPIO_AFRH_AFRH8_AF6 = 0x6
	// AF7
	GPIO_AFRH_AFRH8_AF7 = 0x7
	// AF8
	GPIO_AFRH_AFRH8_AF8 = 0x8
	// AF9
	GPIO_AFRH_AFRH8_AF9 = 0x9
	// AF10
	GPIO_AFRH_AFRH8_AF10 = 0xa
	// AF11
	GPIO_AFRH_AFRH8_AF11 = 0xb
	// AF12
	GPIO_AFRH_AFRH8_AF12 = 0xc
	// AF13
	GPIO_AFRH_AFRH8_AF13 = 0xd
	// AF14
	GPIO_AFRH_AFRH8_AF14 = 0xe
	// AF15
	GPIO_AFRH_AFRH8_AF15 = 0xf

	// BRR: GPIO port bit reset register
	// Position of BR0 field.
	GPIO_BRR_BR0_Pos = 0x0
	// Bit mask of BR0 field.
	GPIO_BRR_BR0_Msk = 0x1
	// Bit BR0.
	GPIO_BRR_BR0 = 0x1
	// No action on the corresponding ODx bit
	GPIO_BRR_BR0_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR0_Reset = 0x1
	// Position of BR1 field.
	GPIO_BRR_BR1_Pos = 0x1
	// Bit mask of BR1 field.
	GPIO_BRR_BR1_Msk = 0x2
	// Bit BR1.
	GPIO_BRR_BR1 = 0x2
	// No action on the corresponding ODx bit
	GPIO_BRR_BR1_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR1_Reset = 0x1
	// Position of BR2 field.
	GPIO_BRR_BR2_Pos = 0x2
	// Bit mask of BR2 field.
	GPIO_BRR_BR2_Msk = 0x4
	// Bit BR2.
	GPIO_BRR_BR2 = 0x4
	// No action on the corresponding ODx bit
	GPIO_BRR_BR2_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR2_Reset = 0x1
	// Position of BR3 field.
	GPIO_BRR_BR3_Pos = 0x3
	// Bit mask of BR3 field.
	GPIO_BRR_BR3_Msk = 0x8
	// Bit BR3.
	GPIO_BRR_BR3 = 0x8
	// No action on the corresponding ODx bit
	GPIO_BRR_BR3_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR3_Reset = 0x1
	// Position of BR4 field.
	GPIO_BRR_BR4_Pos = 0x4
	// Bit mask of BR4 field.
	GPIO_BRR_BR4_Msk = 0x10
	// Bit BR4.
	GPIO_BRR_BR4 = 0x10
	// No action on the corresponding ODx bit
	GPIO_BRR_BR4_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR4_Reset = 0x1
	// Position of BR5 field.
	GPIO_BRR_BR5_Pos = 0x5
	// Bit mask of BR5 field.
	GPIO_BRR_BR5_Msk = 0x20
	// Bit BR5.
	GPIO_BRR_BR5 = 0x20
	// No action on the corresponding ODx bit
	GPIO_BRR_BR5_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR5_Reset = 0x1
	// Position of BR6 field.
	GPIO_BRR_BR6_Pos = 0x6
	// Bit mask of BR6 field.
	GPIO_BRR_BR6_Msk = 0x40
	// Bit BR6.
	GPIO_BRR_BR6 = 0x40
	// No action on the corresponding ODx bit
	GPIO_BRR_BR6_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR6_Reset = 0x1
	// Position of BR7 field.
	GPIO_BRR_BR7_Pos = 0x7
	// Bit mask of BR7 field.
	GPIO_BRR_BR7_Msk = 0x80
	// Bit BR7.
	GPIO_BRR_BR7 = 0x80
	// No action on the corresponding ODx bit
	GPIO_BRR_BR7_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR7_Reset = 0x1
	// Position of BR8 field.
	GPIO_BRR_BR8_Pos = 0x8
	// Bit mask of BR8 field.
	GPIO_BRR_BR8_Msk = 0x100
	// Bit BR8.
	GPIO_BRR_BR8 = 0x100
	// No action on the corresponding ODx bit
	GPIO_BRR_BR8_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR8_Reset = 0x1
	// Position of BR9 field.
	GPIO_BRR_BR9_Pos = 0x9
	// Bit mask of BR9 field.
	GPIO_BRR_BR9_Msk = 0x200
	// Bit BR9.
	GPIO_BRR_BR9 = 0x200
	// No action on the corresponding ODx bit
	GPIO_BRR_BR9_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR9_Reset = 0x1
	// Position of BR10 field.
	GPIO_BRR_BR10_Pos = 0xa
	// Bit mask of BR10 field.
	GPIO_BRR_BR10_Msk = 0x400
	// Bit BR10.
	GPIO_BRR_BR10 = 0x400
	// No action on the corresponding ODx bit
	GPIO_BRR_BR10_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR10_Reset = 0x1
	// Position of BR11 field.
	GPIO_BRR_BR11_Pos = 0xb
	// Bit mask of BR11 field.
	GPIO_BRR_BR11_Msk = 0x800
	// Bit BR11.
	GPIO_BRR_BR11 = 0x800
	// No action on the corresponding ODx bit
	GPIO_BRR_BR11_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR11_Reset = 0x1
	// Position of BR12 field.
	GPIO_BRR_BR12_Pos = 0xc
	// Bit mask of BR12 field.
	GPIO_BRR_BR12_Msk = 0x1000
	// Bit BR12.
	GPIO_BRR_BR12 = 0x1000
	// No action on the corresponding ODx bit
	GPIO_BRR_BR12_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR12_Reset = 0x1
	// Position of BR13 field.
	GPIO_BRR_BR13_Pos = 0xd
	// Bit mask of BR13 field.
	GPIO_BRR_BR13_Msk = 0x2000
	// Bit BR13.
	GPIO_BRR_BR13 = 0x2000
	// No action on the corresponding ODx bit
	GPIO_BRR_BR13_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR13_Reset = 0x1
	// Position of BR14 field.
	GPIO_BRR_BR14_Pos = 0xe
	// Bit mask of BR14 field.
	GPIO_BRR_BR14_Msk = 0x4000
	// Bit BR14.
	GPIO_BRR_BR14 = 0x4000
	// No action on the corresponding ODx bit
	GPIO_BRR_BR14_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR14_Reset = 0x1
	// Position of BR15 field.
	GPIO_BRR_BR15_Pos = 0xf
	// Bit mask of BR15 field.
	GPIO_BRR_BR15_Msk = 0x8000
	// Bit BR15.
	GPIO_BRR_BR15 = 0x8000
	// No action on the corresponding ODx bit
	GPIO_BRR_BR15_NoAction = 0x0
	// Reset the ODx bit
	GPIO_BRR_BR15_Reset = 0x1

	// ASCR: GPIO port analog switch control register
	// Position of ASC0 field.
	GPIO_ASCR_ASC0_Pos = 0x0
	// Bit mask of ASC0 field.
	GPIO_ASCR_ASC0_Msk = 0x1
	// Bit ASC0.
	GPIO_ASCR_ASC0 = 0x1
	// Position of ASC1 field.
	GPIO_ASCR_ASC1_Pos = 0x1
	// Bit mask of ASC1 field.
	GPIO_ASCR_ASC1_Msk = 0x2
	// Bit ASC1.
	GPIO_ASCR_ASC1 = 0x2
	// Position of ASC2 field.
	GPIO_ASCR_ASC2_Pos = 0x2
	// Bit mask of ASC2 field.
	GPIO_ASCR_ASC2_Msk = 0x4
	// Bit ASC2.
	GPIO_ASCR_ASC2 = 0x4
	// Position of ASC3 field.
	GPIO_ASCR_ASC3_Pos = 0x3
	// Bit mask of ASC3 field.
	GPIO_ASCR_ASC3_Msk = 0x8
	// Bit ASC3.
	GPIO_ASCR_ASC3 = 0x8
	// Position of ASC4 field.
	GPIO_ASCR_ASC4_Pos = 0x4
	// Bit mask of ASC4 field.
	GPIO_ASCR_ASC4_Msk = 0x10
	// Bit ASC4.
	GPIO_ASCR_ASC4 = 0x10
	// Position of ASC5 field.
	GPIO_ASCR_ASC5_Pos = 0x5
	// Bit mask of ASC5 field.
	GPIO_ASCR_ASC5_Msk = 0x20
	// Bit ASC5.
	GPIO_ASCR_ASC5 = 0x20
	// Position of ASC6 field.
	GPIO_ASCR_ASC6_Pos = 0x6
	// Bit mask of ASC6 field.
	GPIO_ASCR_ASC6_Msk = 0x40
	// Bit ASC6.
	GPIO_ASCR_ASC6 = 0x40
	// Position of ASC7 field.
	GPIO_ASCR_ASC7_Pos = 0x7
	// Bit mask of ASC7 field.
	GPIO_ASCR_ASC7_Msk = 0x80
	// Bit ASC7.
	GPIO_ASCR_ASC7 = 0x80
	// Position of ASC8 field.
	GPIO_ASCR_ASC8_Pos = 0x8
	// Bit mask of ASC8 field.
	GPIO_ASCR_ASC8_Msk = 0x100
	// Bit ASC8.
	GPIO_ASCR_ASC8 = 0x100
	// Position of ASC9 field.
	GPIO_ASCR_ASC9_Pos = 0x9
	// Bit mask of ASC9 field.
	GPIO_ASCR_ASC9_Msk = 0x200
	// Bit ASC9.
	GPIO_ASCR_ASC9 = 0x200
	// Position of ASC10 field.
	GPIO_ASCR_ASC10_Pos = 0xa
	// Bit mask of ASC10 field.
	GPIO_ASCR_ASC10_Msk = 0x400
	// Bit ASC10.
	GPIO_ASCR_ASC10 = 0x400
	// Position of ASC11 field.
	GPIO_ASCR_ASC11_Pos = 0xb
	// Bit mask of ASC11 field.
	GPIO_ASCR_ASC11_Msk = 0x800
	// Bit ASC11.
	GPIO_ASCR_ASC11 = 0x800
	// Position of ASC12 field.
	GPIO_ASCR_ASC12_Pos = 0xc
	// Bit mask of ASC12 field.
	GPIO_ASCR_ASC12_Msk = 0x1000
	// Bit ASC12.
	GPIO_ASCR_ASC12 = 0x1000
	// Position of ASC13 field.
	GPIO_ASCR_ASC13_Pos = 0xd
	// Bit mask of ASC13 field.
	GPIO_ASCR_ASC13_Msk = 0x2000
	// Bit ASC13.
	GPIO_ASCR_ASC13 = 0x2000
	// Position of ASC14 field.
	GPIO_ASCR_ASC14_Pos = 0xe
	// Bit mask of ASC14 field.
	GPIO_ASCR_ASC14_Msk = 0x4000
	// Bit ASC14.
	GPIO_ASCR_ASC14 = 0x4000
	// Position of ASC15 field.
	GPIO_ASCR_ASC15_Pos = 0xf
	// Bit mask of ASC15 field.
	GPIO_ASCR_ASC15_Msk = 0x8000
	// Bit ASC15.
	GPIO_ASCR_ASC15 = 0x8000
)

// Bitfields for SAI1: Serial audio interface
const (
	// CH.CR1: AConfiguration register 1
	// Position of MCKDIV field.
	SAI_CH_CR1_MCKDIV_Pos = 0x14
	// Bit mask of MCKDIV field.
	SAI_CH_CR1_MCKDIV_Msk = 0xf00000
	// Position of NODIV field.
	SAI_CH_CR1_NODIV_Pos = 0x13
	// Bit mask of NODIV field.
	SAI_CH_CR1_NODIV_Msk = 0x80000
	// Bit NODIV.
	SAI_CH_CR1_NODIV = 0x80000
	// Master clock generator is enabled
	SAI_CH_CR1_NODIV_MasterClock = 0x0
	// No divider used in the clock generator (in this case Master Clock Divider bit has no effect)
	SAI_CH_CR1_NODIV_NoDiv = 0x1
	// Position of DMAEN field.
	SAI_CH_CR1_DMAEN_Pos = 0x11
	// Bit mask of DMAEN field.
	SAI_CH_CR1_DMAEN_Msk = 0x20000
	// Bit DMAEN.
	SAI_CH_CR1_DMAEN = 0x20000
	// DMA disabled
	SAI_CH_CR1_DMAEN_Disabled = 0x0
	// DMA enabled
	SAI_CH_CR1_DMAEN_Enabled = 0x1
	// Position of SAIEN field.
	SAI_CH_CR1_SAIEN_Pos = 0x10
	// Bit mask of SAIEN field.
	SAI_CH_CR1_SAIEN_Msk = 0x10000
	// Bit SAIEN.
	SAI_CH_CR1_SAIEN = 0x10000
	// SAI audio block disabled
	SAI_CH_CR1_SAIEN_Disabled = 0x0
	// SAI audio block enabled
	SAI_CH_CR1_SAIEN_Enabled = 0x1
	// Position of OUTDRIV field.
	SAI_CH_CR1_OUTDRIV_Pos = 0xd
	// Bit mask of OUTDRIV field.
	SAI_CH_CR1_OUTDRIV_Msk = 0x2000
	// Bit OUTDRIV.
	SAI_CH_CR1_OUTDRIV = 0x2000
	// Audio block output driven when SAIEN is set
	SAI_CH_CR1_OUTDRIV_OnStart = 0x0
	// Audio block output driven immediately after the setting of this bit
	SAI_CH_CR1_OUTDRIV_Immediately = 0x1
	// Position of MONO field.
	SAI_CH_CR1_MONO_Pos = 0xc
	// Bit mask of MONO field.
	SAI_CH_CR1_MONO_Msk = 0x1000
	// Bit MONO.
	SAI_CH_CR1_MONO = 0x1000
	// Stereo mode
	SAI_CH_CR1_MONO_Stereo = 0x0
	// Mono mode
	SAI_CH_CR1_MONO_Mono = 0x1
	// Position of SYNCEN field.
	SAI_CH_CR1_SYNCEN_Pos = 0xa
	// Bit mask of SYNCEN field.
	SAI_CH_CR1_SYNCEN_Msk = 0xc00
	// audio sub-block in asynchronous mode
	SAI_CH_CR1_SYNCEN_Asynchronous = 0x0
	// audio sub-block is synchronous with the other internal audio sub-block. In this case, the audio sub-block must be configured in slave mode
	SAI_CH_CR1_SYNCEN_Internal = 0x1
	// audio sub-block is synchronous with an external SAI embedded peripheral. In this case the audio sub-block should be configured in Slave mode
	SAI_CH_CR1_SYNCEN_External = 0x2
	// Position of CKSTR field.
	SAI_CH_CR1_CKSTR_Pos = 0x9
	// Bit mask of CKSTR field.
	SAI_CH_CR1_CKSTR_Msk = 0x200
	// Bit CKSTR.
	SAI_CH_CR1_CKSTR = 0x200
	// Data strobing edge is falling edge of SCK
	SAI_CH_CR1_CKSTR_FallingEdge = 0x0
	// Data strobing edge is rising edge of SCK
	SAI_CH_CR1_CKSTR_RisingEdge = 0x1
	// Position of LSBFIRST field.
	SAI_CH_CR1_LSBFIRST_Pos = 0x8
	// Bit mask of LSBFIRST field.
	SAI_CH_CR1_LSBFIRST_Msk = 0x100
	// Bit LSBFIRST.
	SAI_CH_CR1_LSBFIRST = 0x100
	// Data are transferred with MSB first
	SAI_CH_CR1_LSBFIRST_MsbFirst = 0x0
	// Data are transferred with LSB first
	SAI_CH_CR1_LSBFIRST_LsbFirst = 0x1
	// Position of DS field.
	SAI_CH_CR1_DS_Pos = 0x5
	// Bit mask of DS field.
	SAI_CH_CR1_DS_Msk = 0xe0
	// 8 bits
	SAI_CH_CR1_DS_Bit8 = 0x2
	// 10 bits
	SAI_CH_CR1_DS_Bit10 = 0x3
	// 16 bits
	SAI_CH_CR1_DS_Bit16 = 0x4
	// 20 bits
	SAI_CH_CR1_DS_Bit20 = 0x5
	// 24 bits
	SAI_CH_CR1_DS_Bit24 = 0x6
	// 32 bits
	SAI_CH_CR1_DS_Bit32 = 0x7
	// Position of PRTCFG field.
	SAI_CH_CR1_PRTCFG_Pos = 0x2
	// Bit mask of PRTCFG field.
	SAI_CH_CR1_PRTCFG_Msk = 0xc
	// Free protocol. Free protocol allows to use the powerful configuration of the audio block to address a specific audio protocol
	SAI_CH_CR1_PRTCFG_Free = 0x0
	// SPDIF protocol
	SAI_CH_CR1_PRTCFG_Spdif = 0x1
	// AC97 protocol
	SAI_CH_CR1_PRTCFG_Ac97 = 0x2
	// Position of MODE field.
	SAI_CH_CR1_MODE_Pos = 0x0
	// Bit mask of MODE field.
	SAI_CH_CR1_MODE_Msk = 0x3
	// Master transmitter
	SAI_CH_CR1_MODE_MasterTx = 0x0
	// Master receiver
	SAI_CH_CR1_MODE_MasterRx = 0x1
	// Slave transmitter
	SAI_CH_CR1_MODE_SlaveTx = 0x2
	// Slave receiver
	SAI_CH_CR1_MODE_SlaveRx = 0x3

	// CH.CR2: AConfiguration register 2
	// Position of COMP field.
	SAI_CH_CR2_COMP_Pos = 0xe
	// Bit mask of COMP field.
	SAI_CH_CR2_COMP_Msk = 0xc000
	// No companding algorithm
	SAI_CH_CR2_COMP_NoCompanding = 0x0
	// -Law algorithm
	SAI_CH_CR2_COMP_MuLaw = 0x2
	// A-Law algorithm
	SAI_CH_CR2_COMP_ALaw = 0x3
	// Position of CPL field.
	SAI_CH_CR2_CPL_Pos = 0xd
	// Bit mask of CPL field.
	SAI_CH_CR2_CPL_Msk = 0x2000
	// Bit CPL.
	SAI_CH_CR2_CPL = 0x2000
	// 1s complement representation
	SAI_CH_CR2_CPL_OnesComplement = 0x0
	// 2s complement representation
	SAI_CH_CR2_CPL_TwosComplement = 0x1
	// Position of MUTECN field.
	SAI_CH_CR2_MUTECN_Pos = 0x7
	// Bit mask of MUTECN field.
	SAI_CH_CR2_MUTECN_Msk = 0x1f80
	// Position of MUTEVAL field.
	SAI_CH_CR2_MUTEVAL_Pos = 0x6
	// Bit mask of MUTEVAL field.
	SAI_CH_CR2_MUTEVAL_Msk = 0x40
	// Bit MUTEVAL.
	SAI_CH_CR2_MUTEVAL = 0x40
	// Bit value 0 is sent during the mute mode
	SAI_CH_CR2_MUTEVAL_SendZero = 0x0
	// Last values are sent during the mute mode
	SAI_CH_CR2_MUTEVAL_SendLast = 0x1
	// Position of MUTE field.
	SAI_CH_CR2_MUTE_Pos = 0x5
	// Bit mask of MUTE field.
	SAI_CH_CR2_MUTE_Msk = 0x20
	// Bit MUTE.
	SAI_CH_CR2_MUTE = 0x20
	// No mute mode
	SAI_CH_CR2_MUTE_Disabled = 0x0
	// Mute mode enabled
	SAI_CH_CR2_MUTE_Enabled = 0x1
	// Position of TRIS field.
	SAI_CH_CR2_TRIS_Pos = 0x4
	// Bit mask of TRIS field.
	SAI_CH_CR2_TRIS_Msk = 0x10
	// Bit TRIS.
	SAI_CH_CR2_TRIS = 0x10
	// Position of FFLUSH field.
	SAI_CH_CR2_FFLUSH_Pos = 0x3
	// Bit mask of FFLUSH field.
	SAI_CH_CR2_FFLUSH_Msk = 0x8
	// Bit FFLUSH.
	SAI_CH_CR2_FFLUSH = 0x8
	// No FIFO flush
	SAI_CH_CR2_FFLUSH_NoFlush = 0x0
	// FIFO flush. Programming this bit to 1 triggers the FIFO Flush. All the internal FIFO pointers (read and write) are cleared
	SAI_CH_CR2_FFLUSH_Flush = 0x1
	// Position of FTH field.
	SAI_CH_CR2_FTH_Pos = 0x0
	// Bit mask of FTH field.
	SAI_CH_CR2_FTH_Msk = 0x7
	// FIFO empty
	SAI_CH_CR2_FTH_Empty = 0x0
	// 14 FIFO
	SAI_CH_CR2_FTH_Quarter1 = 0x1
	// 12 FIFO
	SAI_CH_CR2_FTH_Quarter2 = 0x2
	// 34 FIFO
	SAI_CH_CR2_FTH_Quarter3 = 0x3
	// FIFO full
	SAI_CH_CR2_FTH_Full = 0x4

	// CH.FRCR: AFRCR
	// Position of FSOFF field.
	SAI_CH_FRCR_FSOFF_Pos = 0x12
	// Bit mask of FSOFF field.
	SAI_CH_FRCR_FSOFF_Msk = 0x40000
	// Bit FSOFF.
	SAI_CH_FRCR_FSOFF = 0x40000
	// FS is asserted on the first bit of the slot 0
	SAI_CH_FRCR_FSOFF_OnFirst = 0x0
	// FS is asserted one bit before the first bit of the slot 0
	SAI_CH_FRCR_FSOFF_BeforeFirst = 0x1
	// Position of FSPOL field.
	SAI_CH_FRCR_FSPOL_Pos = 0x11
	// Bit mask of FSPOL field.
	SAI_CH_FRCR_FSPOL_Msk = 0x20000
	// Bit FSPOL.
	SAI_CH_FRCR_FSPOL = 0x20000
	// FS is active low (falling edge)
	SAI_CH_FRCR_FSPOL_FallingEdge = 0x0
	// FS is active high (rising edge)
	SAI_CH_FRCR_FSPOL_RisingEdge = 0x1
	// Position of FSDEF field.
	SAI_CH_FRCR_FSDEF_Pos = 0x10
	// Bit mask of FSDEF field.
	SAI_CH_FRCR_FSDEF_Msk = 0x10000
	// Bit FSDEF.
	SAI_CH_FRCR_FSDEF = 0x10000
	// Position of FSALL field.
	SAI_CH_FRCR_FSALL_Pos = 0x8
	// Bit mask of FSALL field.
	SAI_CH_FRCR_FSALL_Msk = 0x7f00
	// Position of FRL field.
	SAI_CH_FRCR_FRL_Pos = 0x0
	// Bit mask of FRL field.
	SAI_CH_FRCR_FRL_Msk = 0xff

	// CH.SLOTR: ASlot register
	// Position of SLOTEN field.
	SAI_CH_SLOTR_SLOTEN_Pos = 0x10
	// Bit mask of SLOTEN field.
	SAI_CH_SLOTR_SLOTEN_Msk = 0xffff0000
	// Inactive slot
	SAI_CH_SLOTR_SLOTEN_Inactive = 0x0
	// Active slot
	SAI_CH_SLOTR_SLOTEN_Active = 0x1
	// Position of NBSLOT field.
	SAI_CH_SLOTR_NBSLOT_Pos = 0x8
	// Bit mask of NBSLOT field.
	SAI_CH_SLOTR_NBSLOT_Msk = 0xf00
	// Position of SLOTSZ field.
	SAI_CH_SLOTR_SLOTSZ_Pos = 0x6
	// Bit mask of SLOTSZ field.
	SAI_CH_SLOTR_SLOTSZ_Msk = 0xc0
	// The slot size is equivalent to the data size (specified in DS[3:0] in the SAI_xCR1 register)
	SAI_CH_SLOTR_SLOTSZ_DataSize = 0x0
	// 16-bit
	SAI_CH_SLOTR_SLOTSZ_Bit16 = 0x1
	// 32-bit
	SAI_CH_SLOTR_SLOTSZ_Bit32 = 0x2
	// Position of FBOFF field.
	SAI_CH_SLOTR_FBOFF_Pos = 0x0
	// Bit mask of FBOFF field.
	SAI_CH_SLOTR_FBOFF_Msk = 0x1f

	// CH.IM: AInterrupt mask register2
	// Position of LFSDETIE field.
	SAI_CH_IM_LFSDETIE_Pos = 0x6
	// Bit mask of LFSDETIE field.
	SAI_CH_IM_LFSDETIE_Msk = 0x40
	// Bit LFSDETIE.
	SAI_CH_IM_LFSDETIE = 0x40
	// Interrupt is disabled
	SAI_CH_IM_LFSDETIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_LFSDETIE_Enabled = 0x1
	// Position of AFSDETIE field.
	SAI_CH_IM_AFSDETIE_Pos = 0x5
	// Bit mask of AFSDETIE field.
	SAI_CH_IM_AFSDETIE_Msk = 0x20
	// Bit AFSDETIE.
	SAI_CH_IM_AFSDETIE = 0x20
	// Interrupt is disabled
	SAI_CH_IM_AFSDETIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_AFSDETIE_Enabled = 0x1
	// Position of CNRDYIE field.
	SAI_CH_IM_CNRDYIE_Pos = 0x4
	// Bit mask of CNRDYIE field.
	SAI_CH_IM_CNRDYIE_Msk = 0x10
	// Bit CNRDYIE.
	SAI_CH_IM_CNRDYIE = 0x10
	// Interrupt is disabled
	SAI_CH_IM_CNRDYIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_CNRDYIE_Enabled = 0x1
	// Position of FREQIE field.
	SAI_CH_IM_FREQIE_Pos = 0x3
	// Bit mask of FREQIE field.
	SAI_CH_IM_FREQIE_Msk = 0x8
	// Bit FREQIE.
	SAI_CH_IM_FREQIE = 0x8
	// Interrupt is disabled
	SAI_CH_IM_FREQIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_FREQIE_Enabled = 0x1
	// Position of WCKCFGIE field.
	SAI_CH_IM_WCKCFGIE_Pos = 0x2
	// Bit mask of WCKCFGIE field.
	SAI_CH_IM_WCKCFGIE_Msk = 0x4
	// Bit WCKCFGIE.
	SAI_CH_IM_WCKCFGIE = 0x4
	// Interrupt is disabled
	SAI_CH_IM_WCKCFGIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_WCKCFGIE_Enabled = 0x1
	// Position of MUTEDETIE field.
	SAI_CH_IM_MUTEDETIE_Pos = 0x1
	// Bit mask of MUTEDETIE field.
	SAI_CH_IM_MUTEDETIE_Msk = 0x2
	// Bit MUTEDETIE.
	SAI_CH_IM_MUTEDETIE = 0x2
	// Interrupt is disabled
	SAI_CH_IM_MUTEDETIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_MUTEDETIE_Enabled = 0x1
	// Position of OVRUDRIE field.
	SAI_CH_IM_OVRUDRIE_Pos = 0x0
	// Bit mask of OVRUDRIE field.
	SAI_CH_IM_OVRUDRIE_Msk = 0x1
	// Bit OVRUDRIE.
	SAI_CH_IM_OVRUDRIE = 0x1
	// Interrupt is disabled
	SAI_CH_IM_OVRUDRIE_Disabled = 0x0
	// Interrupt is enabled
	SAI_CH_IM_OVRUDRIE_Enabled = 0x1

	// CH.SR: AStatus register
	// Position of FLVL field.
	SAI_CH_SR_FLVL_Pos = 0x10
	// Bit mask of FLVL field.
	SAI_CH_SR_FLVL_Msk = 0x70000
	// FIFO empty
	SAI_CH_SR_FLVL_Empty = 0x0
	// FIFO <= 14 but not empty
	SAI_CH_SR_FLVL_Quarter1 = 0x1
	// 14 < FIFO <= 12
	SAI_CH_SR_FLVL_Quarter2 = 0x2
	// 12 < FIFO <= 34
	SAI_CH_SR_FLVL_Quarter3 = 0x3
	// 34 < FIFO but not full
	SAI_CH_SR_FLVL_Quarter4 = 0x4
	// FIFO full
	SAI_CH_SR_FLVL_Full = 0x5
	// Position of LFSDET field.
	SAI_CH_SR_LFSDET_Pos = 0x6
	// Bit mask of LFSDET field.
	SAI_CH_SR_LFSDET_Msk = 0x40
	// Bit LFSDET.
	SAI_CH_SR_LFSDET = 0x40
	// No error
	SAI_CH_SR_LFSDET_NoError = 0x0
	// Frame synchronization signal is not present at the right time
	SAI_CH_SR_LFSDET_NoSync = 0x1
	// Position of AFSDET field.
	SAI_CH_SR_AFSDET_Pos = 0x5
	// Bit mask of AFSDET field.
	SAI_CH_SR_AFSDET_Msk = 0x20
	// Bit AFSDET.
	SAI_CH_SR_AFSDET = 0x20
	// No error
	SAI_CH_SR_AFSDET_NoError = 0x0
	// Frame synchronization signal is detected earlier than expected
	SAI_CH_SR_AFSDET_EarlySync = 0x1
	// Position of CNRDY field.
	SAI_CH_SR_CNRDY_Pos = 0x4
	// Bit mask of CNRDY field.
	SAI_CH_SR_CNRDY_Msk = 0x10
	// Bit CNRDY.
	SAI_CH_SR_CNRDY = 0x10
	// External AC97 Codec is ready
	SAI_CH_SR_CNRDY_Ready = 0x0
	// External AC97 Codec is not ready
	SAI_CH_SR_CNRDY_NotReady = 0x1
	// Position of FREQ field.
	SAI_CH_SR_FREQ_Pos = 0x3
	// Bit mask of FREQ field.
	SAI_CH_SR_FREQ_Msk = 0x8
	// Bit FREQ.
	SAI_CH_SR_FREQ = 0x8
	// No FIFO request
	SAI_CH_SR_FREQ_NoRequest = 0x0
	// FIFO request to read or to write the SAI_xDR
	SAI_CH_SR_FREQ_Request = 0x1
	// Position of WCKCFG field.
	SAI_CH_SR_WCKCFG_Pos = 0x2
	// Bit mask of WCKCFG field.
	SAI_CH_SR_WCKCFG_Msk = 0x4
	// Bit WCKCFG.
	SAI_CH_SR_WCKCFG = 0x4
	// Clock configuration is correct
	SAI_CH_SR_WCKCFG_Correct = 0x0
	// Clock configuration does not respect the rule concerning the frame length specification
	SAI_CH_SR_WCKCFG_Wrong = 0x1
	// Position of MUTEDET field.
	SAI_CH_SR_MUTEDET_Pos = 0x1
	// Bit mask of MUTEDET field.
	SAI_CH_SR_MUTEDET_Msk = 0x2
	// Bit MUTEDET.
	SAI_CH_SR_MUTEDET = 0x2
	// No MUTE detection on the SD input line
	SAI_CH_SR_MUTEDET_NoMute = 0x0
	// MUTE value detected on the SD input line (0 value) for a specified number of consecutive audio frame
	SAI_CH_SR_MUTEDET_Mute = 0x1
	// Position of OVRUDR field.
	SAI_CH_SR_OVRUDR_Pos = 0x0
	// Bit mask of OVRUDR field.
	SAI_CH_SR_OVRUDR_Msk = 0x1
	// Bit OVRUDR.
	SAI_CH_SR_OVRUDR = 0x1
	// No overrun/underrun error
	SAI_CH_SR_OVRUDR_NoError = 0x0
	// Overrun/underrun error detection
	SAI_CH_SR_OVRUDR_Overrun = 0x1

	// CH.CLRFR: AClear flag register
	// Position of CLFSDET field.
	SAI_CH_CLRFR_CLFSDET_Pos = 0x6
	// Bit mask of CLFSDET field.
	SAI_CH_CLRFR_CLFSDET_Msk = 0x40
	// Bit CLFSDET.
	SAI_CH_CLRFR_CLFSDET = 0x40
	// Clears the LFSDET flag
	SAI_CH_CLRFR_CLFSDET_Clear = 0x1
	// Position of CAFSDET field.
	SAI_CH_CLRFR_CAFSDET_Pos = 0x5
	// Bit mask of CAFSDET field.
	SAI_CH_CLRFR_CAFSDET_Msk = 0x20
	// Bit CAFSDET.
	SAI_CH_CLRFR_CAFSDET = 0x20
	// Clears the AFSDET flag
	SAI_CH_CLRFR_CAFSDET_Clear = 0x1
	// Position of CCNRDY field.
	SAI_CH_CLRFR_CCNRDY_Pos = 0x4
	// Bit mask of CCNRDY field.
	SAI_CH_CLRFR_CCNRDY_Msk = 0x10
	// Bit CCNRDY.
	SAI_CH_CLRFR_CCNRDY = 0x10
	// Clears the CNRDY flag
	SAI_CH_CLRFR_CCNRDY_Clear = 0x1
	// Position of CWCKCFG field.
	SAI_CH_CLRFR_CWCKCFG_Pos = 0x2
	// Bit mask of CWCKCFG field.
	SAI_CH_CLRFR_CWCKCFG_Msk = 0x4
	// Bit CWCKCFG.
	SAI_CH_CLRFR_CWCKCFG = 0x4
	// Clears the WCKCFG flag
	SAI_CH_CLRFR_CWCKCFG_Clear = 0x1
	// Position of CMUTEDET field.
	SAI_CH_CLRFR_CMUTEDET_Pos = 0x1
	// Bit mask of CMUTEDET field.
	SAI_CH_CLRFR_CMUTEDET_Msk = 0x2
	// Bit CMUTEDET.
	SAI_CH_CLRFR_CMUTEDET = 0x2
	// Clears the MUTEDET flag
	SAI_CH_CLRFR_CMUTEDET_Clear = 0x1
	// Position of COVRUDR field.
	SAI_CH_CLRFR_COVRUDR_Pos = 0x0
	// Bit mask of COVRUDR field.
	SAI_CH_CLRFR_COVRUDR_Msk = 0x1
	// Bit COVRUDR.
	SAI_CH_CLRFR_COVRUDR = 0x1
	// Clears the OVRUDR flag
	SAI_CH_CLRFR_COVRUDR_Clear = 0x1

	// CH.DR: AData register
	// Position of DATA field.
	SAI_CH_DR_DATA_Pos = 0x0
	// Bit mask of DATA field.
	SAI_CH_DR_DATA_Msk = 0xffffffff
)

// Bitfields for TIM2: General-purpose-timers
const (
	// CR1: control register 1
	// Position of CKD field.
	TIM_CR1_CKD_Pos = 0x8
	// Bit mask of CKD field.
	TIM_CR1_CKD_Msk = 0x300
	// t_DTS = t_CK_INT
	TIM_CR1_CKD_Div1 = 0x0
	// t_DTS = 2  t_CK_INT
	TIM_CR1_CKD_Div2 = 0x1
	// t_DTS = 4  t_CK_INT
	TIM_CR1_CKD_Div4 = 0x2
	// Position of ARPE field.
	TIM_CR1_ARPE_Pos = 0x7
	// Bit mask of ARPE field.
	TIM_CR1_ARPE_Msk = 0x80
	// Bit ARPE.
	TIM_CR1_ARPE = 0x80
	// TIMx_APRR register is not buffered
	TIM_CR1_ARPE_Disabled = 0x0
	// TIMx_APRR register is buffered
	TIM_CR1_ARPE_Enabled = 0x1
	// Position of CMS field.
	TIM_CR1_CMS_Pos = 0x5
	// Bit mask of CMS field.
	TIM_CR1_CMS_Msk = 0x60
	// The counter counts up or down depending on the direction bit
	TIM_CR1_CMS_EdgeAligned = 0x0
	// The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting down.
	TIM_CR1_CMS_CenterAligned1 = 0x1
	// The counter counts up and down alternatively. Output compare interrupt flags are set only when the counter is counting up.
	TIM_CR1_CMS_CenterAligned2 = 0x2
	// The counter counts up and down alternatively. Output compare interrupt flags are set both when the counter is counting up or down.
	TIM_CR1_CMS_CenterAligned3 = 0x3
	// Position of DIR field.
	TIM_CR1_DIR_Pos = 0x4
	// Bit mask of DIR field.
	TIM_CR1_DIR_Msk = 0x10
	// Bit DIR.
	TIM_CR1_DIR = 0x10
	// Counter used as upcounter
	TIM_CR1_DIR_Up = 0x0
	// Counter used as downcounter
	TIM_CR1_DIR_Down = 0x1
	// Position of OPM field.
	TIM_CR1_OPM_Pos = 0x3
	// Bit mask of OPM field.
	TIM_CR1_OPM_Msk = 0x8
	// Bit OPM.
	TIM_CR1_OPM = 0x8
	// Counter is not stopped at update event
	TIM_CR1_OPM_Disabled = 0x0
	// Counter stops counting at the next update event (clearing the CEN bit)
	TIM_CR1_OPM_Enabled = 0x1
	// Position of URS field.
	TIM_CR1_URS_Pos = 0x2
	// Bit mask of URS field.
	TIM_CR1_URS_Msk = 0x4
	// Bit URS.
	TIM_CR1_URS = 0x4
	// Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request
	TIM_CR1_URS_AnyEvent = 0x0
	// Only counter overflow/underflow generates an update interrupt or DMA request
	TIM_CR1_URS_CounterOnly = 0x1
	// Position of UDIS field.
	TIM_CR1_UDIS_Pos = 0x1
	// Bit mask of UDIS field.
	TIM_CR1_UDIS_Msk = 0x2
	// Bit UDIS.
	TIM_CR1_UDIS = 0x2
	// Update event enabled
	TIM_CR1_UDIS_Enabled = 0x0
	// Update event disabled
	TIM_CR1_UDIS_Disabled = 0x1
	// Position of CEN field.
	TIM_CR1_CEN_Pos = 0x0
	// Bit mask of CEN field.
	TIM_CR1_CEN_Msk = 0x1
	// Bit CEN.
	TIM_CR1_CEN = 0x1
	// Counter disabled
	TIM_CR1_CEN_Disabled = 0x0
	// Counter enabled
	TIM_CR1_CEN_Enabled = 0x1

	// CR2: control register 2
	// Position of TI1S field.
	TIM_CR2_TI1S_Pos = 0x7
	// Bit mask of TI1S field.
	TIM_CR2_TI1S_Msk = 0x80
	// Bit TI1S.
	TIM_CR2_TI1S = 0x80
	// The TIMx_CH1 pin is connected to TI1 input
	TIM_CR2_TI1S_Normal = 0x0
	// The TIMx_CH1, CH2, CH3 pins are connected to TI1 input
	TIM_CR2_TI1S_XOR = 0x1
	// Position of MMS field.
	TIM_CR2_MMS_Pos = 0x4
	// Bit mask of MMS field.
	TIM_CR2_MMS_Msk = 0x70
	// The UG bit from the TIMx_EGR register is used as trigger output
	TIM_CR2_MMS_Reset = 0x0
	// The counter enable signal, CNT_EN, is used as trigger output
	TIM_CR2_MMS_Enable = 0x1
	// The update event is selected as trigger output
	TIM_CR2_MMS_Update = 0x2
	// The trigger output send a positive pulse when the CC1IF flag it to be set, as soon as a capture or a compare match occurred
	TIM_CR2_MMS_ComparePulse = 0x3
	// OC1REF signal is used as trigger output
	TIM_CR2_MMS_CompareOC1 = 0x4
	// OC2REF signal is used as trigger output
	TIM_CR2_MMS_CompareOC2 = 0x5
	// OC3REF signal is used as trigger output
	TIM_CR2_MMS_CompareOC3 = 0x6
	// OC4REF signal is used as trigger output
	TIM_CR2_MMS_CompareOC4 = 0x7
	// Position of CCDS field.
	TIM_CR2_CCDS_Pos = 0x3
	// Bit mask of CCDS field.
	TIM_CR2_CCDS_Msk = 0x8
	// Bit CCDS.
	TIM_CR2_CCDS = 0x8
	// CCx DMA request sent when CCx event occurs
	TIM_CR2_CCDS_OnCompare = 0x0
	// CCx DMA request sent when update event occurs
	TIM_CR2_CCDS_OnUpdate = 0x1

	// SMCR: slave mode control register
	// Position of ETP field.
	TIM_SMCR_ETP_Pos = 0xf
	// Bit mask of ETP field.
	TIM_SMCR_ETP_Msk = 0x8000
	// Bit ETP.
	TIM_SMCR_ETP = 0x8000
	// ETR is noninverted, active at high level or rising edge
	TIM_SMCR_ETP_NotInverted = 0x0
	// ETR is inverted, active at low level or falling edge
	TIM_SMCR_ETP_Inverted = 0x1
	// Position of ECE field.
	TIM_SMCR_ECE_Pos = 0xe
	// Bit mask of ECE field.
	TIM_SMCR_ECE_Msk = 0x4000
	// Bit ECE.
	TIM_SMCR_ECE = 0x4000
	// External clock mode 2 disabled
	TIM_SMCR_ECE_Disabled = 0x0
	// External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.
	TIM_SMCR_ECE_Enabled = 0x1
	// Position of ETPS field.
	TIM_SMCR_ETPS_Pos = 0xc
	// Bit mask of ETPS field.
	TIM_SMCR_ETPS_Msk = 0x3000
	// Prescaler OFF
	TIM_SMCR_ETPS_Div1 = 0x0
	// ETRP frequency divided by 2
	TIM_SMCR_ETPS_Div2 = 0x1
	// ETRP frequency divided by 4
	TIM_SMCR_ETPS_Div4 = 0x2
	// ETRP frequency divided by 8
	TIM_SMCR_ETPS_Div8 = 0x3
	// Position of ETF field.
	TIM_SMCR_ETF_Pos = 0x8
	// Bit mask of ETF field.
	TIM_SMCR_ETF_Msk = 0xf00
	// No filter, sampling is done at fDTS
	TIM_SMCR_ETF_NoFilter = 0x0
	// fSAMPLING=fCK_INT, N=2
	TIM_SMCR_ETF_FCK_INT_N2 = 0x1
	// fSAMPLING=fCK_INT, N=4
	TIM_SMCR_ETF_FCK_INT_N4 = 0x2
	// fSAMPLING=fCK_INT, N=8
	TIM_SMCR_ETF_FCK_INT_N8 = 0x3
	// fSAMPLING=fDTS/2, N=6
	TIM_SMCR_ETF_FDTS_Div2_N6 = 0x4
	// fSAMPLING=fDTS/2, N=8
	TIM_SMCR_ETF_FDTS_Div2_N8 = 0x5
	// fSAMPLING=fDTS/4, N=6
	TIM_SMCR_ETF_FDTS_Div4_N6 = 0x6
	// fSAMPLING=fDTS/4, N=8
	TIM_SMCR_ETF_FDTS_Div4_N8 = 0x7
	// fSAMPLING=fDTS/8, N=6
	TIM_SMCR_ETF_FDTS_Div8_N6 = 0x8
	// fSAMPLING=fDTS/8, N=8
	TIM_SMCR_ETF_FDTS_Div8_N8 = 0x9
	// fSAMPLING=fDTS/16, N=5
	TIM_SMCR_ETF_FDTS_Div16_N5 = 0xa
	// fSAMPLING=fDTS/16, N=6
	TIM_SMCR_ETF_FDTS_Div16_N6 = 0xb
	// fSAMPLING=fDTS/16, N=8
	TIM_SMCR_ETF_FDTS_Div16_N8 = 0xc
	// fSAMPLING=fDTS/32, N=5
	TIM_SMCR_ETF_FDTS_Div32_N5 = 0xd
	// fSAMPLING=fDTS/32, N=6
	TIM_SMCR_ETF_FDTS_Div32_N6 = 0xe
	// fSAMPLING=fDTS/32, N=8
	TIM_SMCR_ETF_FDTS_Div32_N8 = 0xf
	// Position of MSM field.
	TIM_SMCR_MSM_Pos = 0x7
	// Bit mask of MSM field.
	TIM_SMCR_MSM_Msk = 0x80
	// Bit MSM.
	TIM_SMCR_MSM = 0x80
	// No action
	TIM_SMCR_MSM_NoSync = 0x0
	// The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.
	TIM_SMCR_MSM_Sync = 0x1
	// Position of TS field.
	TIM_SMCR_TS_Pos = 0x4
	// Bit mask of TS field.
	TIM_SMCR_TS_Msk = 0x70
	// Internal Trigger 0 (ITR0)
	TIM_SMCR_TS_ITR0 = 0x0
	// Internal Trigger 1 (ITR1)
	TIM_SMCR_TS_ITR1 = 0x1
	// Internal Trigger 2 (ITR2)
	TIM_SMCR_TS_ITR2 = 0x2
	// TI1 Edge Detector (TI1F_ED)
	TIM_SMCR_TS_TI1F_ED = 0x4
	// Filtered Timer Input 1 (TI1FP1)
	TIM_SMCR_TS_TI1FP1 = 0x5
	// Filtered Timer Input 2 (TI2FP2)
	TIM_SMCR_TS_TI2FP2 = 0x6
	// External Trigger input (ETRF)
	TIM_SMCR_TS_ETRF = 0x7
	// Position of SMS field.
	TIM_SMCR_SMS_Pos = 0x0
	// Bit mask of SMS field.
	TIM_SMCR_SMS_Msk = 0x7
	// Slave mode disabled - if CEN = 1 then the prescaler is clocked directly by the internal clock.
	TIM_SMCR_SMS_Disabled = 0x0
	// Encoder mode 1 - Counter counts up/down on TI2FP1 edge depending on TI1FP2 level.
	TIM_SMCR_SMS_Encoder_Mode_1 = 0x1
	// Encoder mode 2 - Counter counts up/down on TI1FP2 edge depending on TI2FP1 level.
	TIM_SMCR_SMS_Encoder_Mode_2 = 0x2
	// Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.
	TIM_SMCR_SMS_Encoder_Mode_3 = 0x3
	// Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.
	TIM_SMCR_SMS_Reset_Mode = 0x4
	// Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
	TIM_SMCR_SMS_Gated_Mode = 0x5
	// Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.
	TIM_SMCR_SMS_Trigger_Mode = 0x6
	// External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.
	TIM_SMCR_SMS_Ext_Clock_Mode = 0x7

	// DIER: DMA/Interrupt enable register
	// Position of TDE field.
	TIM_DIER_TDE_Pos = 0xe
	// Bit mask of TDE field.
	TIM_DIER_TDE_Msk = 0x4000
	// Bit TDE.
	TIM_DIER_TDE = 0x4000
	// Trigger DMA request disabled
	TIM_DIER_TDE_Disabled = 0x0
	// Trigger DMA request enabled
	TIM_DIER_TDE_Enabled = 0x1
	// Position of COMDE field.
	TIM_DIER_COMDE_Pos = 0xd
	// Bit mask of COMDE field.
	TIM_DIER_COMDE_Msk = 0x2000
	// Bit COMDE.
	TIM_DIER_COMDE = 0x2000
	// Position of CC4DE field.
	TIM_DIER_CC4DE_Pos = 0xc
	// Bit mask of CC4DE field.
	TIM_DIER_CC4DE_Msk = 0x1000
	// Bit CC4DE.
	TIM_DIER_CC4DE = 0x1000
	// CCx DMA request disabled
	TIM_DIER_CC4DE_Disabled = 0x0
	// CCx DMA request enabled
	TIM_DIER_CC4DE_Enabled = 0x1
	// Position of CC3DE field.
	TIM_DIER_CC3DE_Pos = 0xb
	// Bit mask of CC3DE field.
	TIM_DIER_CC3DE_Msk = 0x800
	// Bit CC3DE.
	TIM_DIER_CC3DE = 0x800
	// CCx DMA request disabled
	TIM_DIER_CC3DE_Disabled = 0x0
	// CCx DMA request enabled
	TIM_DIER_CC3DE_Enabled = 0x1
	// Position of CC2DE field.
	TIM_DIER_CC2DE_Pos = 0xa
	// Bit mask of CC2DE field.
	TIM_DIER_CC2DE_Msk = 0x400
	// Bit CC2DE.
	TIM_DIER_CC2DE = 0x400
	// CCx DMA request disabled
	TIM_DIER_CC2DE_Disabled = 0x0
	// CCx DMA request enabled
	TIM_DIER_CC2DE_Enabled = 0x1
	// Position of CC1DE field.
	TIM_DIER_CC1DE_Pos = 0x9
	// Bit mask of CC1DE field.
	TIM_DIER_CC1DE_Msk = 0x200
	// Bit CC1DE.
	TIM_DIER_CC1DE = 0x200
	// CCx DMA request disabled
	TIM_DIER_CC1DE_Disabled = 0x0
	// CCx DMA request enabled
	TIM_DIER_CC1DE_Enabled = 0x1
	// Position of UDE field.
	TIM_DIER_UDE_Pos = 0x8
	// Bit mask of UDE field.
	TIM_DIER_UDE_Msk = 0x100
	// Bit UDE.
	TIM_DIER_UDE = 0x100
	// Update DMA request disabled
	TIM_DIER_UDE_Disabled = 0x0
	// Update DMA request enabled
	TIM_DIER_UDE_Enabled = 0x1
	// Position of TIE field.
	TIM_DIER_TIE_Pos = 0x6
	// Bit mask of TIE field.
	TIM_DIER_TIE_Msk = 0x40
	// Bit TIE.
	TIM_DIER_TIE = 0x40
	// Trigger interrupt disabled
	TIM_DIER_TIE_Disabled = 0x0
	// Trigger interrupt enabled
	TIM_DIER_TIE_Enabled = 0x1
	// Position of CC4IE field.
	TIM_DIER_CC4IE_Pos = 0x4
	// Bit mask of CC4IE field.
	TIM_DIER_CC4IE_Msk = 0x10
	// Bit CC4IE.
	TIM_DIER_CC4IE = 0x10
	// CCx interrupt disabled
	TIM_DIER_CC4IE_Disabled = 0x0
	// CCx interrupt enabled
	TIM_DIER_CC4IE_Enabled = 0x1
	// Position of CC3IE field.
	TIM_DIER_CC3IE_Pos = 0x3
	// Bit mask of CC3IE field.
	TIM_DIER_CC3IE_Msk = 0x8
	// Bit CC3IE.
	TIM_DIER_CC3IE = 0x8
	// CCx interrupt disabled
	TIM_DIER_CC3IE_Disabled = 0x0
	// CCx interrupt enabled
	TIM_DIER_CC3IE_Enabled = 0x1
	// Position of CC2IE field.
	TIM_DIER_CC2IE_Pos = 0x2
	// Bit mask of CC2IE field.
	TIM_DIER_CC2IE_Msk = 0x4
	// Bit CC2IE.
	TIM_DIER_CC2IE = 0x4
	// CCx interrupt disabled
	TIM_DIER_CC2IE_Disabled = 0x0
	// CCx interrupt enabled
	TIM_DIER_CC2IE_Enabled = 0x1
	// Position of CC1IE field.
	TIM_DIER_CC1IE_Pos = 0x1
	// Bit mask of CC1IE field.
	TIM_DIER_CC1IE_Msk = 0x2
	// Bit CC1IE.
	TIM_DIER_CC1IE = 0x2
	// CCx interrupt disabled
	TIM_DIER_CC1IE_Disabled = 0x0
	// CCx interrupt enabled
	TIM_DIER_CC1IE_Enabled = 0x1
	// Position of UIE field.
	TIM_DIER_UIE_Pos = 0x0
	// Bit mask of UIE field.
	TIM_DIER_UIE_Msk = 0x1
	// Bit UIE.
	TIM_DIER_UIE = 0x1
	// Update interrupt disabled
	TIM_DIER_UIE_Disabled = 0x0
	// Update interrupt enabled
	TIM_DIER_UIE_Enabled = 0x1

	// SR: status register
	// Position of CC4OF field.
	TIM_SR_CC4OF_Pos = 0xc
	// Bit mask of CC4OF field.
	TIM_SR_CC4OF_Msk = 0x1000
	// Bit CC4OF.
	TIM_SR_CC4OF = 0x1000
	// The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set
	TIM_SR_CC4OF_Overcapture = 0x1
	// Clear flag
	TIM_SR_CC4OF_Clear = 0x0
	// Position of CC3OF field.
	TIM_SR_CC3OF_Pos = 0xb
	// Bit mask of CC3OF field.
	TIM_SR_CC3OF_Msk = 0x800
	// Bit CC3OF.
	TIM_SR_CC3OF = 0x800
	// The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set
	TIM_SR_CC3OF_Overcapture = 0x1
	// Clear flag
	TIM_SR_CC3OF_Clear = 0x0
	// Position of CC2OF field.
	TIM_SR_CC2OF_Pos = 0xa
	// Bit mask of CC2OF field.
	TIM_SR_CC2OF_Msk = 0x400
	// Bit CC2OF.
	TIM_SR_CC2OF = 0x400
	// The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set
	TIM_SR_CC2OF_Overcapture = 0x1
	// Clear flag
	TIM_SR_CC2OF_Clear = 0x0
	// Position of CC1OF field.
	TIM_SR_CC1OF_Pos = 0x9
	// Bit mask of CC1OF field.
	TIM_SR_CC1OF_Msk = 0x200
	// Bit CC1OF.
	TIM_SR_CC1OF = 0x200
	// The counter value has been captured in TIMx_CCRx register while CCxIF flag was already set
	TIM_SR_CC1OF_Overcapture = 0x1
	// Clear flag
	TIM_SR_CC1OF_Clear = 0x0
	// Position of TIF field.
	TIM_SR_TIF_Pos = 0x6
	// Bit mask of TIF field.
	TIM_SR_TIF_Msk = 0x40
	// Bit TIF.
	TIM_SR_TIF = 0x40
	// No trigger event occurred
	TIM_SR_TIF_NoTrigger = 0x0
	// Trigger interrupt pending
	TIM_SR_TIF_Trigger = 0x1
	// Clear flag
	TIM_SR_TIF_Clear = 0x0
	// Position of CC4IF field.
	TIM_SR_CC4IF_Pos = 0x4
	// Bit mask of CC4IF field.
	TIM_SR_CC4IF_Msk = 0x10
	// Bit CC4IF.
	TIM_SR_CC4IF = 0x10
	// If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.
	TIM_SR_CC4IF_Match = 0x1
	// Clear flag
	TIM_SR_CC4IF_Clear = 0x0
	// Position of CC3IF field.
	TIM_SR_CC3IF_Pos = 0x3
	// Bit mask of CC3IF field.
	TIM_SR_CC3IF_Msk = 0x8
	// Bit CC3IF.
	TIM_SR_CC3IF = 0x8
	// If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.
	TIM_SR_CC3IF_Match = 0x1
	// Clear flag
	TIM_SR_CC3IF_Clear = 0x0
	// Position of CC2IF field.
	TIM_SR_CC2IF_Pos = 0x2
	// Bit mask of CC2IF field.
	TIM_SR_CC2IF_Msk = 0x4
	// Bit CC2IF.
	TIM_SR_CC2IF = 0x4
	// If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.
	TIM_SR_CC2IF_Match = 0x1
	// Clear flag
	TIM_SR_CC2IF_Clear = 0x0
	// Position of CC1IF field.
	TIM_SR_CC1IF_Pos = 0x1
	// Bit mask of CC1IF field.
	TIM_SR_CC1IF_Msk = 0x2
	// Bit CC1IF.
	TIM_SR_CC1IF = 0x2
	// If CC1 is an output: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. If CC1 is an input: The counter value has been captured in TIMx_CCR1 register.
	TIM_SR_CC1IF_Match = 0x1
	// Clear flag
	TIM_SR_CC1IF_Clear = 0x0
	// Position of UIF field.
	TIM_SR_UIF_Pos = 0x0
	// Bit mask of UIF field.
	TIM_SR_UIF_Msk = 0x1
	// Bit UIF.
	TIM_SR_UIF = 0x1
	// No update occurred
	TIM_SR_UIF_Clear = 0x0
	// Update interrupt pending.
	TIM_SR_UIF_UpdatePending = 0x1

	// EGR: event generation register
	// Position of TG field.
	TIM_EGR_TG_Pos = 0x6
	// Bit mask of TG field.
	TIM_EGR_TG_Msk = 0x40
	// Bit TG.
	TIM_EGR_TG = 0x40
	// The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.
	TIM_EGR_TG_Trigger = 0x1
	// Position of CC4G field.
	TIM_EGR_CC4G_Pos = 0x4
	// Bit mask of CC4G field.
	TIM_EGR_CC4G_Msk = 0x10
	// Bit CC4G.
	TIM_EGR_CC4G = 0x10
	// If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.
	TIM_EGR_CC4G_Trigger = 0x1
	// Position of CC3G field.
	TIM_EGR_CC3G_Pos = 0x3
	// Bit mask of CC3G field.
	TIM_EGR_CC3G_Msk = 0x8
	// Bit CC3G.
	TIM_EGR_CC3G = 0x8
	// If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.
	TIM_EGR_CC3G_Trigger = 0x1
	// Position of CC2G field.
	TIM_EGR_CC2G_Pos = 0x2
	// Bit mask of CC2G field.
	TIM_EGR_CC2G_Msk = 0x4
	// Bit CC2G.
	TIM_EGR_CC2G = 0x4
	// If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.
	TIM_EGR_CC2G_Trigger = 0x1
	// Position of CC1G field.
	TIM_EGR_CC1G_Pos = 0x1
	// Bit mask of CC1G field.
	TIM_EGR_CC1G_Msk = 0x2
	// Bit CC1G.
	TIM_EGR_CC1G = 0x2
	// If CC1 is an output: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled. If CC1 is an input: The current value of the counter is captured in TIMx_CCR1 register.
	TIM_EGR_CC1G_Trigger = 0x1
	// Position of UG field.
	TIM_EGR_UG_Pos = 0x0
	// Bit mask of UG field.
	TIM_EGR_UG_Msk = 0x1
	// Bit UG.
	TIM_EGR_UG = 0x1
	// Re-initializes the timer counter and generates an update of the registers.
	TIM_EGR_UG_Update = 0x1

	// CCMR1_Output: capture/compare mode register 1 (output mode)
	// Position of OC2CE field.
	TIM_CCMR1_Output_OC2CE_Pos = 0xf
	// Bit mask of OC2CE field.
	TIM_CCMR1_Output_OC2CE_Msk = 0x8000
	// Bit OC2CE.
	TIM_CCMR1_Output_OC2CE = 0x8000
	// Position of OC2M field.
	TIM_CCMR1_Output_OC2M_Pos = 0xc
	// Bit mask of OC2M field.
	TIM_CCMR1_Output_OC2M_Msk = 0x7000
	// The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs
	TIM_CCMR1_Output_OC2M_Frozen = 0x0
	// Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register
	TIM_CCMR1_Output_OC2M_ActiveOnMatch = 0x1
	// Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register
	TIM_CCMR1_Output_OC2M_InactiveOnMatch = 0x2
	// OCyREF toggles when TIMx_CNT=TIMx_CCRy
	TIM_CCMR1_Output_OC2M_Toggle = 0x3
	// OCyREF is forced low
	TIM_CCMR1_Output_OC2M_ForceInactive = 0x4
	// OCyREF is forced high
	TIM_CCMR1_Output_OC2M_ForceActive = 0x5
	// In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active
	TIM_CCMR1_Output_OC2M_PwmMode1 = 0x6
	// Inversely to PwmMode1
	TIM_CCMR1_Output_OC2M_PwmMode2 = 0x7
	// Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). In down-counting mode, the channel is inactive
	TIM_CCMR1_Output_OC2M_OpmMode1 = 0x8
	// Inversely to OpmMode1
	TIM_CCMR1_Output_OC2M_OpmMode2 = 0x9
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC is the logical OR between OC1REF and OC2REF
	TIM_CCMR1_Output_OC2M_CombinedPwmMode1 = 0xc
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC is the logical AND between OC1REF and OC2REF
	TIM_CCMR1_Output_OC2M_CombinedPwmMode2 = 0xd
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR1_Output_OC2M_AsymmetricPwmMode1 = 0xe
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR1_Output_OC2M_AsymmetricPwmMode2 = 0xf
	// Position of OC2PE field.
	TIM_CCMR1_Output_OC2PE_Pos = 0xb
	// Bit mask of OC2PE field.
	TIM_CCMR1_Output_OC2PE_Msk = 0x800
	// Bit OC2PE.
	TIM_CCMR1_Output_OC2PE = 0x800
	// Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately
	TIM_CCMR1_Output_OC2PE_Disabled = 0x0
	// Preload register on CCR2 enabled. Preload value is loaded into active register on each update event
	TIM_CCMR1_Output_OC2PE_Enabled = 0x1
	// Position of OC2FE field.
	TIM_CCMR1_Output_OC2FE_Pos = 0xa
	// Bit mask of OC2FE field.
	TIM_CCMR1_Output_OC2FE_Msk = 0x400
	// Bit OC2FE.
	TIM_CCMR1_Output_OC2FE = 0x400
	// Position of CC2S field.
	TIM_CCMR1_Output_CC2S_Pos = 0x8
	// Bit mask of CC2S field.
	TIM_CCMR1_Output_CC2S_Msk = 0x300
	// CC2 channel is configured as output
	TIM_CCMR1_Output_CC2S_Output = 0x0
	// Position of OC1CE field.
	TIM_CCMR1_Output_OC1CE_Pos = 0x7
	// Bit mask of OC1CE field.
	TIM_CCMR1_Output_OC1CE_Msk = 0x80
	// Bit OC1CE.
	TIM_CCMR1_Output_OC1CE = 0x80
	// Position of OC1M field.
	TIM_CCMR1_Output_OC1M_Pos = 0x4
	// Bit mask of OC1M field.
	TIM_CCMR1_Output_OC1M_Msk = 0x70
	// The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs
	TIM_CCMR1_Output_OC1M_Frozen = 0x0
	// Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register
	TIM_CCMR1_Output_OC1M_ActiveOnMatch = 0x1
	// Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register
	TIM_CCMR1_Output_OC1M_InactiveOnMatch = 0x2
	// OCyREF toggles when TIMx_CNT=TIMx_CCRy
	TIM_CCMR1_Output_OC1M_Toggle = 0x3
	// OCyREF is forced low
	TIM_CCMR1_Output_OC1M_ForceInactive = 0x4
	// OCyREF is forced high
	TIM_CCMR1_Output_OC1M_ForceActive = 0x5
	// In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active
	TIM_CCMR1_Output_OC1M_PwmMode1 = 0x6
	// Inversely to PwmMode1
	TIM_CCMR1_Output_OC1M_PwmMode2 = 0x7
	// Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). In down-counting mode, the channel is inactive
	TIM_CCMR1_Output_OC1M_OpmMode1 = 0x8
	// Inversely to OpmMode1
	TIM_CCMR1_Output_OC1M_OpmMode2 = 0x9
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC is the logical OR between OC1REF and OC2REF
	TIM_CCMR1_Output_OC1M_CombinedPwmMode1 = 0xc
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC is the logical AND between OC1REF and OC2REF
	TIM_CCMR1_Output_OC1M_CombinedPwmMode2 = 0xd
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR1_Output_OC1M_AsymmetricPwmMode1 = 0xe
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR1_Output_OC1M_AsymmetricPwmMode2 = 0xf
	// Position of OC1PE field.
	TIM_CCMR1_Output_OC1PE_Pos = 0x3
	// Bit mask of OC1PE field.
	TIM_CCMR1_Output_OC1PE_Msk = 0x8
	// Bit OC1PE.
	TIM_CCMR1_Output_OC1PE = 0x8
	// Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately
	TIM_CCMR1_Output_OC1PE_Disabled = 0x0
	// Preload register on CCR1 enabled. Preload value is loaded into active register on each update event
	TIM_CCMR1_Output_OC1PE_Enabled = 0x1
	// Position of OC1FE field.
	TIM_CCMR1_Output_OC1FE_Pos = 0x2
	// Bit mask of OC1FE field.
	TIM_CCMR1_Output_OC1FE_Msk = 0x4
	// Bit OC1FE.
	TIM_CCMR1_Output_OC1FE = 0x4
	// Position of CC1S field.
	TIM_CCMR1_Output_CC1S_Pos = 0x0
	// Bit mask of CC1S field.
	TIM_CCMR1_Output_CC1S_Msk = 0x3
	// CC1 channel is configured as output
	TIM_CCMR1_Output_CC1S_Output = 0x0

	// CCMR1_Input: capture/compare mode register 1 (input mode)
	// Position of IC2F field.
	TIM_CCMR1_Input_IC2F_Pos = 0xc
	// Bit mask of IC2F field.
	TIM_CCMR1_Input_IC2F_Msk = 0xf000
	// Position of IC2PSC field.
	TIM_CCMR1_Input_IC2PSC_Pos = 0xa
	// Bit mask of IC2PSC field.
	TIM_CCMR1_Input_IC2PSC_Msk = 0xc00
	// Position of CC2S field.
	TIM_CCMR1_Input_CC2S_Pos = 0x8
	// Bit mask of CC2S field.
	TIM_CCMR1_Input_CC2S_Msk = 0x300
	// CC2 channel is configured as input, IC2 is mapped on TI2
	TIM_CCMR1_Input_CC2S_TI2 = 0x1
	// CC2 channel is configured as input, IC2 is mapped on TI1
	TIM_CCMR1_Input_CC2S_TI1 = 0x2
	// CC2 channel is configured as input, IC2 is mapped on TRC
	TIM_CCMR1_Input_CC2S_TRC = 0x3
	// Position of IC1F field.
	TIM_CCMR1_Input_IC1F_Pos = 0x4
	// Bit mask of IC1F field.
	TIM_CCMR1_Input_IC1F_Msk = 0xf0
	// No filter, sampling is done at fDTS
	TIM_CCMR1_Input_IC1F_NoFilter = 0x0
	// fSAMPLING=fCK_INT, N=2
	TIM_CCMR1_Input_IC1F_FCK_INT_N2 = 0x1
	// fSAMPLING=fCK_INT, N=4
	TIM_CCMR1_Input_IC1F_FCK_INT_N4 = 0x2
	// fSAMPLING=fCK_INT, N=8
	TIM_CCMR1_Input_IC1F_FCK_INT_N8 = 0x3
	// fSAMPLING=fDTS/2, N=6
	TIM_CCMR1_Input_IC1F_FDTS_Div2_N6 = 0x4
	// fSAMPLING=fDTS/2, N=8
	TIM_CCMR1_Input_IC1F_FDTS_Div2_N8 = 0x5
	// fSAMPLING=fDTS/4, N=6
	TIM_CCMR1_Input_IC1F_FDTS_Div4_N6 = 0x6
	// fSAMPLING=fDTS/4, N=8
	TIM_CCMR1_Input_IC1F_FDTS_Div4_N8 = 0x7
	// fSAMPLING=fDTS/8, N=6
	TIM_CCMR1_Input_IC1F_FDTS_Div8_N6 = 0x8
	// fSAMPLING=fDTS/8, N=8
	TIM_CCMR1_Input_IC1F_FDTS_Div8_N8 = 0x9
	// fSAMPLING=fDTS/16, N=5
	TIM_CCMR1_Input_IC1F_FDTS_Div16_N5 = 0xa
	// fSAMPLING=fDTS/16, N=6
	TIM_CCMR1_Input_IC1F_FDTS_Div16_N6 = 0xb
	// fSAMPLING=fDTS/16, N=8
	TIM_CCMR1_Input_IC1F_FDTS_Div16_N8 = 0xc
	// fSAMPLING=fDTS/32, N=5
	TIM_CCMR1_Input_IC1F_FDTS_Div32_N5 = 0xd
	// fSAMPLING=fDTS/32, N=6
	TIM_CCMR1_Input_IC1F_FDTS_Div32_N6 = 0xe
	// fSAMPLING=fDTS/32, N=8
	TIM_CCMR1_Input_IC1F_FDTS_Div32_N8 = 0xf
	// Position of IC1PSC field.
	TIM_CCMR1_Input_IC1PSC_Pos = 0x2
	// Bit mask of IC1PSC field.
	TIM_CCMR1_Input_IC1PSC_Msk = 0xc
	// Position of CC1S field.
	TIM_CCMR1_Input_CC1S_Pos = 0x0
	// Bit mask of CC1S field.
	TIM_CCMR1_Input_CC1S_Msk = 0x3
	// CC1 channel is configured as input, IC1 is mapped on TI1
	TIM_CCMR1_Input_CC1S_TI1 = 0x1
	// CC1 channel is configured as input, IC1 is mapped on TI2
	TIM_CCMR1_Input_CC1S_TI2 = 0x2
	// CC1 channel is configured as input, IC1 is mapped on TRC
	TIM_CCMR1_Input_CC1S_TRC = 0x3

	// CCMR2_Output: capture/compare mode register 2 (output mode)
	// Position of OC4CE field.
	TIM_CCMR2_Output_OC4CE_Pos = 0xf
	// Bit mask of OC4CE field.
	TIM_CCMR2_Output_OC4CE_Msk = 0x8000
	// Bit OC4CE.
	TIM_CCMR2_Output_OC4CE = 0x8000
	// Position of OC4M field.
	TIM_CCMR2_Output_OC4M_Pos = 0xc
	// Bit mask of OC4M field.
	TIM_CCMR2_Output_OC4M_Msk = 0x7000
	// The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs
	TIM_CCMR2_Output_OC4M_Frozen = 0x0
	// Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register
	TIM_CCMR2_Output_OC4M_ActiveOnMatch = 0x1
	// Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register
	TIM_CCMR2_Output_OC4M_InactiveOnMatch = 0x2
	// OCyREF toggles when TIMx_CNT=TIMx_CCRy
	TIM_CCMR2_Output_OC4M_Toggle = 0x3
	// OCyREF is forced low
	TIM_CCMR2_Output_OC4M_ForceInactive = 0x4
	// OCyREF is forced high
	TIM_CCMR2_Output_OC4M_ForceActive = 0x5
	// In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active
	TIM_CCMR2_Output_OC4M_PwmMode1 = 0x6
	// Inversely to PwmMode1
	TIM_CCMR2_Output_OC4M_PwmMode2 = 0x7
	// Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). In down-counting mode, the channel is inactive
	TIM_CCMR2_Output_OC4M_OpmMode1 = 0x8
	// Inversely to OpmMode1
	TIM_CCMR2_Output_OC4M_OpmMode2 = 0x9
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC is the logical OR between OC1REF and OC2REF
	TIM_CCMR2_Output_OC4M_CombinedPwmMode1 = 0xc
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC is the logical AND between OC1REF and OC2REF
	TIM_CCMR2_Output_OC4M_CombinedPwmMode2 = 0xd
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR2_Output_OC4M_AsymmetricPwmMode1 = 0xe
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR2_Output_OC4M_AsymmetricPwmMode2 = 0xf
	// Position of OC4PE field.
	TIM_CCMR2_Output_OC4PE_Pos = 0xb
	// Bit mask of OC4PE field.
	TIM_CCMR2_Output_OC4PE_Msk = 0x800
	// Bit OC4PE.
	TIM_CCMR2_Output_OC4PE = 0x800
	// Preload register on CCR4 disabled. New values written to CCR4 are taken into account immediately
	TIM_CCMR2_Output_OC4PE_Disabled = 0x0
	// Preload register on CCR4 enabled. Preload value is loaded into active register on each update event
	TIM_CCMR2_Output_OC4PE_Enabled = 0x1
	// Position of OC4FE field.
	TIM_CCMR2_Output_OC4FE_Pos = 0xa
	// Bit mask of OC4FE field.
	TIM_CCMR2_Output_OC4FE_Msk = 0x400
	// Bit OC4FE.
	TIM_CCMR2_Output_OC4FE = 0x400
	// Position of CC4S field.
	TIM_CCMR2_Output_CC4S_Pos = 0x8
	// Bit mask of CC4S field.
	TIM_CCMR2_Output_CC4S_Msk = 0x300
	// CC4 channel is configured as output
	TIM_CCMR2_Output_CC4S_Output = 0x0
	// Position of OC3CE field.
	TIM_CCMR2_Output_OC3CE_Pos = 0x7
	// Bit mask of OC3CE field.
	TIM_CCMR2_Output_OC3CE_Msk = 0x80
	// Bit OC3CE.
	TIM_CCMR2_Output_OC3CE = 0x80
	// Position of OC3M field.
	TIM_CCMR2_Output_OC3M_Pos = 0x4
	// Bit mask of OC3M field.
	TIM_CCMR2_Output_OC3M_Msk = 0x70
	// The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the outputs
	TIM_CCMR2_Output_OC3M_Frozen = 0x0
	// Set channel to active level on match. OCyREF signal is forced high when the counter matches the capture/compare register
	TIM_CCMR2_Output_OC3M_ActiveOnMatch = 0x1
	// Set channel to inactive level on match. OCyREF signal is forced low when the counter matches the capture/compare register
	TIM_CCMR2_Output_OC3M_InactiveOnMatch = 0x2
	// OCyREF toggles when TIMx_CNT=TIMx_CCRy
	TIM_CCMR2_Output_OC3M_Toggle = 0x3
	// OCyREF is forced low
	TIM_CCMR2_Output_OC3M_ForceInactive = 0x4
	// OCyREF is forced high
	TIM_CCMR2_Output_OC3M_ForceActive = 0x5
	// In upcounting, channel is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel is inactive as long as TIMx_CNT>TIMx_CCRy else active
	TIM_CCMR2_Output_OC3M_PwmMode1 = 0x6
	// Inversely to PwmMode1
	TIM_CCMR2_Output_OC3M_PwmMode2 = 0x7
	// Retriggerable OPM mode 1 - In up-counting mode, the channel is active until a trigger event is detected (on TRGI signal). In down-counting mode, the channel is inactive
	TIM_CCMR2_Output_OC3M_OpmMode1 = 0x8
	// Inversely to OpmMode1
	TIM_CCMR2_Output_OC3M_OpmMode2 = 0x9
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC is the logical OR between OC1REF and OC2REF
	TIM_CCMR2_Output_OC3M_CombinedPwmMode1 = 0xc
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC is the logical AND between OC1REF and OC2REF
	TIM_CCMR2_Output_OC3M_CombinedPwmMode2 = 0xd
	// OCyREF has the same behavior as in PWM mode 1. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR2_Output_OC3M_AsymmetricPwmMode1 = 0xe
	// OCyREF has the same behavior as in PWM mode 2. OCyREFC outputs OC1REF when the counter is counting up, OC2REF when it is counting down
	TIM_CCMR2_Output_OC3M_AsymmetricPwmMode2 = 0xf
	// Position of OC3PE field.
	TIM_CCMR2_Output_OC3PE_Pos = 0x3
	// Bit mask of OC3PE field.
	TIM_CCMR2_Output_OC3PE_Msk = 0x8
	// Bit OC3PE.
	TIM_CCMR2_Output_OC3PE = 0x8
	// Preload register on CCR3 disabled. New values written to CCR3 are taken into account immediately
	TIM_CCMR2_Output_OC3PE_Disabled = 0x0
	// Preload register on CCR3 enabled. Preload value is loaded into active register on each update event
	TIM_CCMR2_Output_OC3PE_Enabled = 0x1
	// Position of OC3FE field.
	TIM_CCMR2_Output_OC3FE_Pos = 0x2
	// Bit mask of OC3FE field.
	TIM_CCMR2_Output_OC3FE_Msk = 0x4
	// Bit OC3FE.
	TIM_CCMR2_Output_OC3FE = 0x4
	// Position of CC3S field.
	TIM_CCMR2_Output_CC3S_Pos = 0x0
	// Bit mask of CC3S field.
	TIM_CCMR2_Output_CC3S_Msk = 0x3
	// CC3 channel is configured as output
	TIM_CCMR2_Output_CC3S_Output = 0x0

	// CCMR2_Input: capture/compare mode register 2 (input mode)
	// Position of IC4F field.
	TIM_CCMR2_Input_IC4F_Pos = 0xc
	// Bit mask of IC4F field.
	TIM_CCMR2_Input_IC4F_Msk = 0xf000
	// Position of IC4PSC field.
	TIM_CCMR2_Input_IC4PSC_Pos = 0xa
	// Bit mask of IC4PSC field.
	TIM_CCMR2_Input_IC4PSC_Msk = 0xc00
	// Position of CC4S field.
	TIM_CCMR2_Input_CC4S_Pos = 0x8
	// Bit mask of CC4S field.
	TIM_CCMR2_Input_CC4S_Msk = 0x300
	// CC4 channel is configured as input, IC4 is mapped on TI4
	TIM_CCMR2_Input_CC4S_TI4 = 0x1
	// CC4 channel is configured as input, IC4 is mapped on TI3
	TIM_CCMR2_Input_CC4S_TI3 = 0x2
	// CC4 channel is configured as input, IC4 is mapped on TRC
	TIM_CCMR2_Input_CC4S_TRC = 0x3
	// Position of IC3F field.
	TIM_CCMR2_Input_IC3F_Pos = 0x4
	// Bit mask of IC3F field.
	TIM_CCMR2_Input_IC3F_Msk = 0xf0
	// Position of IC3PSC field.
	TIM_CCMR2_Input_IC3PSC_Pos = 0x2
	// Bit mask of IC3PSC field.
	TIM_CCMR2_Input_IC3PSC_Msk = 0xc
	// Position of CC3S field.
	TIM_CCMR2_Input_CC3S_Pos = 0x0
	// Bit mask of CC3S field.
	TIM_CCMR2_Input_CC3S_Msk = 0x3
	// CC3 channel is configured as input, IC3 is mapped on TI3
	TIM_CCMR2_Input_CC3S_TI3 = 0x1
	// CC3 channel is configured as input, IC3 is mapped on TI4
	TIM_CCMR2_Input_CC3S_TI4 = 0x2
	// CC3 channel is configured as input, IC3 is mapped on TRC
	TIM_CCMR2_Input_CC3S_TRC = 0x3

	// CCER: capture/compare enable register
	// Position of CC4NP field.
	TIM_CCER_CC4NP_Pos = 0xf
	// Bit mask of CC4NP field.
	TIM_CCER_CC4NP_Msk = 0x8000
	// Bit CC4NP.
	TIM_CCER_CC4NP = 0x8000
	// Position of CC4P field.
	TIM_CCER_CC4P_Pos = 0xd
	// Bit mask of CC4P field.
	TIM_CCER_CC4P_Msk = 0x2000
	// Bit CC4P.
	TIM_CCER_CC4P = 0x2000
	// Position of CC4E field.
	TIM_CCER_CC4E_Pos = 0xc
	// Bit mask of CC4E field.
	TIM_CCER_CC4E_Msk = 0x1000
	// Bit CC4E.
	TIM_CCER_CC4E = 0x1000
	// Position of CC3NP field.
	TIM_CCER_CC3NP_Pos = 0xb
	// Bit mask of CC3NP field.
	TIM_CCER_CC3NP_Msk = 0x800
	// Bit CC3NP.
	TIM_CCER_CC3NP = 0x800
	// Position of CC3P field.
	TIM_CCER_CC3P_Pos = 0x9
	// Bit mask of CC3P field.
	TIM_CCER_CC3P_Msk = 0x200
	// Bit CC3P.
	TIM_CCER_CC3P = 0x200
	// Position of CC3E field.
	TIM_CCER_CC3E_Pos = 0x8
	// Bit mask of CC3E field.
	TIM_CCER_CC3E_Msk = 0x100
	// Bit CC3E.
	TIM_CCER_CC3E = 0x100
	// Position of CC2NP field.
	TIM_CCER_CC2NP_Pos = 0x7
	// Bit mask of CC2NP field.
	TIM_CCER_CC2NP_Msk = 0x80
	// Bit CC2NP.
	TIM_CCER_CC2NP = 0x80
	// Position of CC2P field.
	TIM_CCER_CC2P_Pos = 0x5
	// Bit mask of CC2P field.
	TIM_CCER_CC2P_Msk = 0x20
	// Bit CC2P.
	TIM_CCER_CC2P = 0x20
	// Position of CC2E field.
	TIM_CCER_CC2E_Pos = 0x4
	// Bit mask of CC2E field.
	TIM_CCER_CC2E_Msk = 0x10
	// Bit CC2E.
	TIM_CCER_CC2E = 0x10
	// Position of CC1NP field.
	TIM_CCER_CC1NP_Pos = 0x3
	// Bit mask of CC1NP field.
	TIM_CCER_CC1NP_Msk = 0x8
	// Bit CC1NP.
	TIM_CCER_CC1NP = 0x8
	// Position of CC1P field.
	TIM_CCER_CC1P_Pos = 0x1
	// Bit mask of CC1P field.
	TIM_CCER_CC1P_Msk = 0x2
	// Bit CC1P.
	TIM_CCER_CC1P = 0x2
	// Position of CC1E field.
	TIM_CCER_CC1E_Pos = 0x0
	// Bit mask of CC1E field.
	TIM_CCER_CC1E_Msk = 0x1
	// Bit CC1E.
	TIM_CCER_CC1E = 0x1

	// CNT: counter
	// Position of CNT field.
	TIM_CNT_CNT_Pos = 0x0
	// Bit mask of CNT field.
	TIM_CNT_CNT_Msk = 0xffffffff

	// PSC: prescaler
	// Position of PSC field.
	TIM_PSC_PSC_Pos = 0x0
	// Bit mask of PSC field.
	TIM_PSC_PSC_Msk = 0xffff

	// ARR: auto-reload register
	// Position of ARR field.
	TIM_ARR_ARR_Pos = 0x0
	// Bit mask of ARR field.
	TIM_ARR_ARR_Msk = 0xffffffff

	// CCR1: capture/compare register 1
	// Position of CCR field.
	TIM_CCR_CCR_Pos = 0x0
	// Bit mask of CCR field.
	TIM_CCR_CCR_Msk = 0xffffffff

	// DCR: DMA control register
	// Position of DBL field.
	TIM_DCR_DBL_Pos = 0x8
	// Bit mask of DBL field.
	TIM_DCR_DBL_Msk = 0x1f00
	// Position of DBA field.
	TIM_DCR_DBA_Pos = 0x0
	// Bit mask of DBA field.
	TIM_DCR_DBA_Msk = 0x1f

	// DMAR: DMA address for full transfer
	// Position of DMAB field.
	TIM_DMAR_DMAB_Pos = 0x0
	// Bit mask of DMAB field.
	TIM_DMAR_DMAB_Msk = 0xffff

	// OR: TIM2 option register
	// Position of ETR_RMP field.
	TIM_OR_ETR_RMP_Pos = 0x0
	// Bit mask of ETR_RMP field.
	TIM_OR_ETR_RMP_Msk = 0x7
	// Position of TI4_RMP field.
	TIM_OR_TI4_RMP_Pos = 0x3
	// Bit mask of TI4_RMP field.
	TIM_OR_TI4_RMP_Msk = 0x18
)

// Bitfields for LPTIM1: Low power timer
const (
	// ISR: Interrupt and Status Register
	// Position of DOWN field.
	LPTIM_ISR_DOWN_Pos = 0x6
	// Bit mask of DOWN field.
	LPTIM_ISR_DOWN_Msk = 0x40
	// Bit DOWN.
	LPTIM_ISR_DOWN = 0x40
	// Position of UP field.
	LPTIM_ISR_UP_Pos = 0x5
	// Bit mask of UP field.
	LPTIM_ISR_UP_Msk = 0x20
	// Bit UP.
	LPTIM_ISR_UP = 0x20
	// Position of ARROK field.
	LPTIM_ISR_ARROK_Pos = 0x4
	// Bit mask of ARROK field.
	LPTIM_ISR_ARROK_Msk = 0x10
	// Bit ARROK.
	LPTIM_ISR_ARROK = 0x10
	// Position of CMPOK field.
	LPTIM_ISR_CMPOK_Pos = 0x3
	// Bit mask of CMPOK field.
	LPTIM_ISR_CMPOK_Msk = 0x8
	// Bit CMPOK.
	LPTIM_ISR_CMPOK = 0x8
	// Position of EXTTRIG field.
	LPTIM_ISR_EXTTRIG_Pos = 0x2
	// Bit mask of EXTTRIG field.
	LPTIM_ISR_EXTTRIG_Msk = 0x4
	// Bit EXTTRIG.
	LPTIM_ISR_EXTTRIG = 0x4
	// Position of ARRM field.
	LPTIM_ISR_ARRM_Pos = 0x1
	// Bit mask of ARRM field.
	LPTIM_ISR_ARRM_Msk = 0x2
	// Bit ARRM.
	LPTIM_ISR_ARRM = 0x2
	// Position of CMPM field.
	LPTIM_ISR_CMPM_Pos = 0x0
	// Bit mask of CMPM field.
	LPTIM_ISR_CMPM_Msk = 0x1
	// Bit CMPM.
	LPTIM_ISR_CMPM = 0x1

	// ICR: Interrupt Clear Register
	// Position of DOWNCF field.
	LPTIM_ICR_DOWNCF_Pos = 0x6
	// Bit mask of DOWNCF field.
	LPTIM_ICR_DOWNCF_Msk = 0x40
	// Bit DOWNCF.
	LPTIM_ICR_DOWNCF = 0x40
	// Position of UPCF field.
	LPTIM_ICR_UPCF_Pos = 0x5
	// Bit mask of UPCF field.
	LPTIM_ICR_UPCF_Msk = 0x20
	// Bit UPCF.
	LPTIM_ICR_UPCF = 0x20
	// Position of ARROKCF field.
	LPTIM_ICR_ARROKCF_Pos = 0x4
	// Bit mask of ARROKCF field.
	LPTIM_ICR_ARROKCF_Msk = 0x10
	// Bit ARROKCF.
	LPTIM_ICR_ARROKCF = 0x10
	// Position of CMPOKCF field.
	LPTIM_ICR_CMPOKCF_Pos = 0x3
	// Bit mask of CMPOKCF field.
	LPTIM_ICR_CMPOKCF_Msk = 0x8
	// Bit CMPOKCF.
	LPTIM_ICR_CMPOKCF = 0x8
	// Position of EXTTRIGCF field.
	LPTIM_ICR_EXTTRIGCF_Pos = 0x2
	// Bit mask of EXTTRIGCF field.
	LPTIM_ICR_EXTTRIGCF_Msk = 0x4
	// Bit EXTTRIGCF.
	LPTIM_ICR_EXTTRIGCF = 0x4
	// Position of ARRMCF field.
	LPTIM_ICR_ARRMCF_Pos = 0x1
	// Bit mask of ARRMCF field.
	LPTIM_ICR_ARRMCF_Msk = 0x2
	// Bit ARRMCF.
	LPTIM_ICR_ARRMCF = 0x2
	// Position of CMPMCF field.
	LPTIM_ICR_CMPMCF_Pos = 0x0
	// Bit mask of CMPMCF field.
	LPTIM_ICR_CMPMCF_Msk = 0x1
	// Bit CMPMCF.
	LPTIM_ICR_CMPMCF = 0x1

	// IER: Interrupt Enable Register
	// Position of DOWNIE field.
	LPTIM_IER_DOWNIE_Pos = 0x6
	// Bit mask of DOWNIE field.
	LPTIM_IER_DOWNIE_Msk = 0x40
	// Bit DOWNIE.
	LPTIM_IER_DOWNIE = 0x40
	// Position of UPIE field.
	LPTIM_IER_UPIE_Pos = 0x5
	// Bit mask of UPIE field.
	LPTIM_IER_UPIE_Msk = 0x20
	// Bit UPIE.
	LPTIM_IER_UPIE = 0x20
	// Position of ARROKIE field.
	LPTIM_IER_ARROKIE_Pos = 0x4
	// Bit mask of ARROKIE field.
	LPTIM_IER_ARROKIE_Msk = 0x10
	// Bit ARROKIE.
	LPTIM_IER_ARROKIE = 0x10
	// Position of CMPOKIE field.
	LPTIM_IER_CMPOKIE_Pos = 0x3
	// Bit mask of CMPOKIE field.
	LPTIM_IER_CMPOKIE_Msk = 0x8
	// Bit CMPOKIE.
	LPTIM_IER_CMPOKIE = 0x8
	// Position of EXTTRIGIE field.
	LPTIM_IER_EXTTRIGIE_Pos = 0x2
	// Bit mask of EXTTRIGIE field.
	LPTIM_IER_EXTTRIGIE_Msk = 0x4
	// Bit EXTTRIGIE.
	LPTIM_IER_EXTTRIGIE = 0x4
	// Position of ARRMIE field.
	LPTIM_IER_ARRMIE_Pos = 0x1
	// Bit mask of ARRMIE field.
	LPTIM_IER_ARRMIE_Msk = 0x2
	// Bit ARRMIE.
	LPTIM_IER_ARRMIE = 0x2
	// Position of CMPMIE field.
	LPTIM_IER_CMPMIE_Pos = 0x0
	// Bit mask of CMPMIE field.
	LPTIM_IER_CMPMIE_Msk = 0x1
	// Bit CMPMIE.
	LPTIM_IER_CMPMIE = 0x1

	// CFGR: Configuration Register
	// Position of ENC field.
	LPTIM_CFGR_ENC_Pos = 0x18
	// Bit mask of ENC field.
	LPTIM_CFGR_ENC_Msk = 0x1000000
	// Bit ENC.
	LPTIM_CFGR_ENC = 0x1000000
	// Position of COUNTMODE field.
	LPTIM_CFGR_COUNTMODE_Pos = 0x17
	// Bit mask of COUNTMODE field.
	LPTIM_CFGR_COUNTMODE_Msk = 0x800000
	// Bit COUNTMODE.
	LPTIM_CFGR_COUNTMODE = 0x800000
	// Position of PRELOAD field.
	LPTIM_CFGR_PRELOAD_Pos = 0x16
	// Bit mask of PRELOAD field.
	LPTIM_CFGR_PRELOAD_Msk = 0x400000
	// Bit PRELOAD.
	LPTIM_CFGR_PRELOAD = 0x400000
	// Position of WAVPOL field.
	LPTIM_CFGR_WAVPOL_Pos = 0x15
	// Bit mask of WAVPOL field.
	LPTIM_CFGR_WAVPOL_Msk = 0x200000
	// Bit WAVPOL.
	LPTIM_CFGR_WAVPOL = 0x200000
	// Position of WAVE field.
	LPTIM_CFGR_WAVE_Pos = 0x14
	// Bit mask of WAVE field.
	LPTIM_CFGR_WAVE_Msk = 0x100000
	// Bit WAVE.
	LPTIM_CFGR_WAVE = 0x100000
	// Position of TIMOUT field.
	LPTIM_CFGR_TIMOUT_Pos = 0x13
	// Bit mask of TIMOUT field.
	LPTIM_CFGR_TIMOUT_Msk = 0x80000
	// Bit TIMOUT.
	LPTIM_CFGR_TIMOUT = 0x80000
	// Position of TRIGEN field.
	LPTIM_CFGR_TRIGEN_Pos = 0x11
	// Bit mask of TRIGEN field.
	LPTIM_CFGR_TRIGEN_Msk = 0x60000
	// Position of TRIGSEL field.
	LPTIM_CFGR_TRIGSEL_Pos = 0xd
	// Bit mask of TRIGSEL field.
	LPTIM_CFGR_TRIGSEL_Msk = 0xe000
	// Position of PRESC field.
	LPTIM_CFGR_PRESC_Pos = 0x9
	// Bit mask of PRESC field.
	LPTIM_CFGR_PRESC_Msk = 0xe00
	// Position of TRGFLT field.
	LPTIM_CFGR_TRGFLT_Pos = 0x6
	// Bit mask of TRGFLT field.
	LPTIM_CFGR_TRGFLT_Msk = 0xc0
	// Position of CKFLT field.
	LPTIM_CFGR_CKFLT_Pos = 0x3
	// Bit mask of CKFLT field.
	LPTIM_CFGR_CKFLT_Msk = 0x18
	// Position of CKPOL field.
	LPTIM_CFGR_CKPOL_Pos = 0x1
	// Bit mask of CKPOL field.
	LPTIM_CFGR_CKPOL_Msk = 0x6
	// Position of CKSEL field.
	LPTIM_CFGR_CKSEL_Pos = 0x0
	// Bit mask of CKSEL field.
	LPTIM_CFGR_CKSEL_Msk = 0x1
	// Bit CKSEL.
	LPTIM_CFGR_CKSEL = 0x1

	// CR: Control Register
	// Position of CNTSTRT field.
	LPTIM_CR_CNTSTRT_Pos = 0x2
	// Bit mask of CNTSTRT field.
	LPTIM_CR_CNTSTRT_Msk = 0x4
	// Bit CNTSTRT.
	LPTIM_CR_CNTSTRT = 0x4
	// Position of SNGSTRT field.
	LPTIM_CR_SNGSTRT_Pos = 0x1
	// Bit mask of SNGSTRT field.
	LPTIM_CR_SNGSTRT_Msk = 0x2
	// Bit SNGSTRT.
	LPTIM_CR_SNGSTRT = 0x2
	// Position of ENABLE field.
	LPTIM_CR_ENABLE_Pos = 0x0
	// Bit mask of ENABLE field.
	LPTIM_CR_ENABLE_Msk = 0x1
	// Bit ENABLE.
	LPTIM_CR_ENABLE = 0x1

	// CMP: Compare Register
	// Position of CMP field.
	LPTIM_CMP_CMP_Pos = 0x0
	// Bit mask of CMP field.
	LPTIM_CMP_CMP_Msk = 0xffff

	// ARR: Autoreload Register
	// Position of ARR field.
	LPTIM_ARR_ARR_Pos = 0x0
	// Bit mask of ARR field.
	LPTIM_ARR_ARR_Msk = 0xffff

	// CNT: Counter Register
	// Position of CNT field.
	LPTIM_CNT_CNT_Pos = 0x0
	// Bit mask of CNT field.
	LPTIM_CNT_CNT_Msk = 0xffff
)

// Bitfields for USART1: Universal synchronous asynchronous receiver transmitter
const (
	// CR1: Control register 1
	// Position of M1 field.
	USART_CR1_M1_Pos = 0x1c
	// Bit mask of M1 field.
	USART_CR1_M1_Msk = 0x10000000
	// Bit M1.
	USART_CR1_M1 = 0x10000000
	// Use M0 to set the data bits
	USART_CR1_M1_M0 = 0x0
	// 1 start bit, 7 data bits, n stop bits
	USART_CR1_M1_Bit7 = 0x1
	// Position of EOBIE field.
	USART_CR1_EOBIE_Pos = 0x1b
	// Bit mask of EOBIE field.
	USART_CR1_EOBIE_Msk = 0x8000000
	// Bit EOBIE.
	USART_CR1_EOBIE = 0x8000000
	// Interrupt is inhibited
	USART_CR1_EOBIE_Disabled = 0x0
	// A USART interrupt is generated when the EOBF flag is set in the ISR register
	USART_CR1_EOBIE_Enabled = 0x1
	// Position of RTOIE field.
	USART_CR1_RTOIE_Pos = 0x1a
	// Bit mask of RTOIE field.
	USART_CR1_RTOIE_Msk = 0x4000000
	// Bit RTOIE.
	USART_CR1_RTOIE = 0x4000000
	// Interrupt is inhibited
	USART_CR1_RTOIE_Disabled = 0x0
	// An USART interrupt is generated when the RTOF bit is set in the ISR register
	USART_CR1_RTOIE_Enabled = 0x1
	// Position of OVER8 field.
	USART_CR1_OVER8_Pos = 0xf
	// Bit mask of OVER8 field.
	USART_CR1_OVER8_Msk = 0x8000
	// Bit OVER8.
	USART_CR1_OVER8 = 0x8000
	// Oversampling by 16
	USART_CR1_OVER8_Oversampling16 = 0x0
	// Oversampling by 8
	USART_CR1_OVER8_Oversampling8 = 0x1
	// Position of CMIE field.
	USART_CR1_CMIE_Pos = 0xe
	// Bit mask of CMIE field.
	USART_CR1_CMIE_Msk = 0x4000
	// Bit CMIE.
	USART_CR1_CMIE = 0x4000
	// Interrupt is disabled
	USART_CR1_CMIE_Disabled = 0x0
	// Interrupt is generated when the CMF bit is set in the ISR register
	USART_CR1_CMIE_Enabled = 0x1
	// Position of MME field.
	USART_CR1_MME_Pos = 0xd
	// Bit mask of MME field.
	USART_CR1_MME_Msk = 0x2000
	// Bit MME.
	USART_CR1_MME = 0x2000
	// Receiver in active mode permanently
	USART_CR1_MME_Disabled = 0x0
	// Receiver can switch between mute mode and active mode
	USART_CR1_MME_Enabled = 0x1
	// Position of M0 field.
	USART_CR1_M0_Pos = 0xc
	// Bit mask of M0 field.
	USART_CR1_M0_Msk = 0x1000
	// Bit M0.
	USART_CR1_M0 = 0x1000
	// 1 start bit, 8 data bits, n stop bits
	USART_CR1_M0_Bit8 = 0x0
	// 1 start bit, 9 data bits, n stop bits
	USART_CR1_M0_Bit9 = 0x1
	// Position of WAKE field.
	USART_CR1_WAKE_Pos = 0xb
	// Bit mask of WAKE field.
	USART_CR1_WAKE_Msk = 0x800
	// Bit WAKE.
	USART_CR1_WAKE = 0x800
	// Idle line
	USART_CR1_WAKE_Idle = 0x0
	// Address mask
	USART_CR1_WAKE_Address = 0x1
	// Position of PCE field.
	USART_CR1_PCE_Pos = 0xa
	// Bit mask of PCE field.
	USART_CR1_PCE_Msk = 0x400
	// Bit PCE.
	USART_CR1_PCE = 0x400
	// Parity control disabled
	USART_CR1_PCE_Disabled = 0x0
	// Parity control enabled
	USART_CR1_PCE_Enabled = 0x1
	// Position of PS field.
	USART_CR1_PS_Pos = 0x9
	// Bit mask of PS field.
	USART_CR1_PS_Msk = 0x200
	// Bit PS.
	USART_CR1_PS = 0x200
	// Even parity
	USART_CR1_PS_Even = 0x0
	// Odd parity
	USART_CR1_PS_Odd = 0x1
	// Position of PEIE field.
	USART_CR1_PEIE_Pos = 0x8
	// Bit mask of PEIE field.
	USART_CR1_PEIE_Msk = 0x100
	// Bit PEIE.
	USART_CR1_PEIE = 0x100
	// Interrupt is disabled
	USART_CR1_PEIE_Disabled = 0x0
	// Interrupt is generated whenever PE=1 in the ISR register
	USART_CR1_PEIE_Enabled = 0x1
	// Position of TXEIE field.
	USART_CR1_TXEIE_Pos = 0x7
	// Bit mask of TXEIE field.
	USART_CR1_TXEIE_Msk = 0x80
	// Bit TXEIE.
	USART_CR1_TXEIE = 0x80
	// Interrupt is disabled
	USART_CR1_TXEIE_Disabled = 0x0
	// Interrupt is generated whenever TXE=1 in the ISR register
	USART_CR1_TXEIE_Enabled = 0x1
	// Position of TCIE field.
	USART_CR1_TCIE_Pos = 0x6
	// Bit mask of TCIE field.
	USART_CR1_TCIE_Msk = 0x40
	// Bit TCIE.
	USART_CR1_TCIE = 0x40
	// Interrupt is disabled
	USART_CR1_TCIE_Disabled = 0x0
	// Interrupt is generated whenever TC=1 in the ISR register
	USART_CR1_TCIE_Enabled = 0x1
	// Position of RXNEIE field.
	USART_CR1_RXNEIE_Pos = 0x5
	// Bit mask of RXNEIE field.
	USART_CR1_RXNEIE_Msk = 0x20
	// Bit RXNEIE.
	USART_CR1_RXNEIE = 0x20
	// Interrupt is disabled
	USART_CR1_RXNEIE_Disabled = 0x0
	// Interrupt is generated whenever ORE=1 or RXNE=1 in the ISR register
	USART_CR1_RXNEIE_Enabled = 0x1
	// Position of IDLEIE field.
	USART_CR1_IDLEIE_Pos = 0x4
	// Bit mask of IDLEIE field.
	USART_CR1_IDLEIE_Msk = 0x10
	// Bit IDLEIE.
	USART_CR1_IDLEIE = 0x10
	// Interrupt is disabled
	USART_CR1_IDLEIE_Disabled = 0x0
	// Interrupt is generated whenever IDLE=1 in the ISR register
	USART_CR1_IDLEIE_Enabled = 0x1
	// Position of TE field.
	USART_CR1_TE_Pos = 0x3
	// Bit mask of TE field.
	USART_CR1_TE_Msk = 0x8
	// Bit TE.
	USART_CR1_TE = 0x8
	// Transmitter is disabled
	USART_CR1_TE_Disabled = 0x0
	// Transmitter is enabled
	USART_CR1_TE_Enabled = 0x1
	// Position of RE field.
	USART_CR1_RE_Pos = 0x2
	// Bit mask of RE field.
	USART_CR1_RE_Msk = 0x4
	// Bit RE.
	USART_CR1_RE = 0x4
	// Receiver is disabled
	USART_CR1_RE_Disabled = 0x0
	// Receiver is enabled
	USART_CR1_RE_Enabled = 0x1
	// Position of UESM field.
	USART_CR1_UESM_Pos = 0x1
	// Bit mask of UESM field.
	USART_CR1_UESM_Msk = 0x2
	// Bit UESM.
	USART_CR1_UESM = 0x2
	// USART not able to wake up the MCU from Stop mode
	USART_CR1_UESM_Disabled = 0x0
	// USART able to wake up the MCU from Stop mode
	USART_CR1_UESM_Enabled = 0x1
	// Position of UE field.
	USART_CR1_UE_Pos = 0x0
	// Bit mask of UE field.
	USART_CR1_UE_Msk = 0x1
	// Bit UE.
	USART_CR1_UE = 0x1
	// UART is disabled
	USART_CR1_UE_Disabled = 0x0
	// UART is enabled
	USART_CR1_UE_Enabled = 0x1
	// Position of DEDT field.
	USART_CR1_DEDT_Pos = 0x10
	// Bit mask of DEDT field.
	USART_CR1_DEDT_Msk = 0x1f0000
	// Position of DEAT field.
	USART_CR1_DEAT_Pos = 0x15
	// Bit mask of DEAT field.
	USART_CR1_DEAT_Msk = 0x3e00000

	// CR2: Control register 2
	// Position of RTOEN field.
	USART_CR2_RTOEN_Pos = 0x17
	// Bit mask of RTOEN field.
	USART_CR2_RTOEN_Msk = 0x800000
	// Bit RTOEN.
	USART_CR2_RTOEN = 0x800000
	// Receiver timeout feature disabled
	USART_CR2_RTOEN_Disabled = 0x0
	// Receiver timeout feature enabled
	USART_CR2_RTOEN_Enabled = 0x1
	// Position of ABREN field.
	USART_CR2_ABREN_Pos = 0x14
	// Bit mask of ABREN field.
	USART_CR2_ABREN_Msk = 0x100000
	// Bit ABREN.
	USART_CR2_ABREN = 0x100000
	// Auto baud rate detection is disabled
	USART_CR2_ABREN_Disabled = 0x0
	// Auto baud rate detection is enabled
	USART_CR2_ABREN_Enabled = 0x1
	// Position of MSBFIRST field.
	USART_CR2_MSBFIRST_Pos = 0x13
	// Bit mask of MSBFIRST field.
	USART_CR2_MSBFIRST_Msk = 0x80000
	// Bit MSBFIRST.
	USART_CR2_MSBFIRST = 0x80000
	// data is transmitted/received with data bit 0 first, following the start bit
	USART_CR2_MSBFIRST_LSB = 0x0
	// data is transmitted/received with MSB (bit 7/8/9) first, following the start bit
	USART_CR2_MSBFIRST_MSB = 0x1
	// Position of DATAINV field.
	USART_CR2_DATAINV_Pos = 0x12
	// Bit mask of DATAINV field.
	USART_CR2_DATAINV_Msk = 0x40000
	// Bit DATAINV.
	USART_CR2_DATAINV = 0x40000
	// Logical data from the data register are send/received in positive/direct logic
	USART_CR2_DATAINV_Positive = 0x0
	// Logical data from the data register are send/received in negative/inverse logic
	USART_CR2_DATAINV_Negative = 0x1
	// Position of TXINV field.
	USART_CR2_TXINV_Pos = 0x11
	// Bit mask of TXINV field.
	USART_CR2_TXINV_Msk = 0x20000
	// Bit TXINV.
	USART_CR2_TXINV = 0x20000
	// TX pin signal works using the standard logic levels
	USART_CR2_TXINV_Standard = 0x0
	// TX pin signal values are inverted
	USART_CR2_TXINV_Inverted = 0x1
	// Position of RXINV field.
	USART_CR2_RXINV_Pos = 0x10
	// Bit mask of RXINV field.
	USART_CR2_RXINV_Msk = 0x10000
	// Bit RXINV.
	USART_CR2_RXINV = 0x10000
	// RX pin signal works using the standard logic levels
	USART_CR2_RXINV_Standard = 0x0
	// RX pin signal values are inverted
	USART_CR2_RXINV_Inverted = 0x1
	// Position of SWAP field.
	USART_CR2_SWAP_Pos = 0xf
	// Bit mask of SWAP field.
	USART_CR2_SWAP_Msk = 0x8000
	// Bit SWAP.
	USART_CR2_SWAP = 0x8000
	// TX/RX pins are used as defined in standard pinout
	USART_CR2_SWAP_Standard = 0x0
	// The TX and RX pins functions are swapped
	USART_CR2_SWAP_Swapped = 0x1
	// Position of LINEN field.
	USART_CR2_LINEN_Pos = 0xe
	// Bit mask of LINEN field.
	USART_CR2_LINEN_Msk = 0x4000
	// Bit LINEN.
	USART_CR2_LINEN = 0x4000
	// LIN mode disabled
	USART_CR2_LINEN_Disabled = 0x0
	// LIN mode enabled
	USART_CR2_LINEN_Enabled = 0x1
	// Position of STOP field.
	USART_CR2_STOP_Pos = 0xc
	// Bit mask of STOP field.
	USART_CR2_STOP_Msk = 0x3000
	// 1 stop bit
	USART_CR2_STOP_Stop1 = 0x0
	// 0.5 stop bit
	USART_CR2_STOP_Stop0p5 = 0x1
	// 2 stop bit
	USART_CR2_STOP_Stop2 = 0x2
	// 1.5 stop bit
	USART_CR2_STOP_Stop1p5 = 0x3
	// Position of CLKEN field.
	USART_CR2_CLKEN_Pos = 0xb
	// Bit mask of CLKEN field.
	USART_CR2_CLKEN_Msk = 0x800
	// Bit CLKEN.
	USART_CR2_CLKEN = 0x800
	// CK pin disabled
	USART_CR2_CLKEN_Disabled = 0x0
	// CK pin enabled
	USART_CR2_CLKEN_Enabled = 0x1
	// Position of CPOL field.
	USART_CR2_CPOL_Pos = 0xa
	// Bit mask of CPOL field.
	USART_CR2_CPOL_Msk = 0x400
	// Bit CPOL.
	USART_CR2_CPOL = 0x400
	// Steady low value on CK pin outside transmission window
	USART_CR2_CPOL_Low = 0x0
	// Steady high value on CK pin outside transmission window
	USART_CR2_CPOL_High = 0x1
	// Position of CPHA field.
	USART_CR2_CPHA_Pos = 0x9
	// Bit mask of CPHA field.
	USART_CR2_CPHA_Msk = 0x200
	// Bit CPHA.
	USART_CR2_CPHA = 0x200
	// The first clock transition is the first data capture edge
	USART_CR2_CPHA_First = 0x0
	// The second clock transition is the first data capture edge
	USART_CR2_CPHA_Second = 0x1
	// Position of LBCL field.
	USART_CR2_LBCL_Pos = 0x8
	// Bit mask of LBCL field.
	USART_CR2_LBCL_Msk = 0x100
	// Bit LBCL.
	USART_CR2_LBCL = 0x100
	// The clock pulse of the last data bit is not output to the CK pin
	USART_CR2_LBCL_NotOutput = 0x0
	// The clock pulse of the last data bit is output to the CK pin
	USART_CR2_LBCL_Output = 0x1
	// Position of LBDIE field.
	USART_CR2_LBDIE_Pos = 0x6
	// Bit mask of LBDIE field.
	USART_CR2_LBDIE_Msk = 0x40
	// Bit LBDIE.
	USART_CR2_LBDIE = 0x40
	// Interrupt is inhibited
	USART_CR2_LBDIE_Disabled = 0x0
	// An interrupt is generated whenever LBDF=1 in the ISR register
	USART_CR2_LBDIE_Enabled = 0x1
	// Position of LBDL field.
	USART_CR2_LBDL_Pos = 0x5
	// Bit mask of LBDL field.
	USART_CR2_LBDL_Msk = 0x20
	// Bit LBDL.
	USART_CR2_LBDL = 0x20
	// 10-bit break detection
	USART_CR2_LBDL_Bit10 = 0x0
	// 11-bit break detection
	USART_CR2_LBDL_Bit11 = 0x1
	// Position of ADDM7 field.
	USART_CR2_ADDM7_Pos = 0x4
	// Bit mask of ADDM7 field.
	USART_CR2_ADDM7_Msk = 0x10
	// Bit ADDM7.
	USART_CR2_ADDM7 = 0x10
	// 4-bit address detection
	USART_CR2_ADDM7_Bit4 = 0x0
	// 7-bit address detection
	USART_CR2_ADDM7_Bit7 = 0x1
	// Position of ADD field.
	USART_CR2_ADD_Pos = 0x18
	// Bit mask of ADD field.
	USART_CR2_ADD_Msk = 0xff000000
	// Position of ABRMOD field.
	USART_CR2_ABRMOD_Pos = 0x15
	// Bit mask of ABRMOD field.
	USART_CR2_ABRMOD_Msk = 0x600000
	// Measurement of the start bit is used to detect the baud rate
	USART_CR2_ABRMOD_Start = 0x0
	// Falling edge to falling edge measurement
	USART_CR2_ABRMOD_Edge = 0x1
	// 0x7F frame detection
	USART_CR2_ABRMOD_Frame7F = 0x2
	// 0x55 frame detection
	USART_CR2_ABRMOD_Frame55 = 0x3

	// CR3: Control register 3
	// Position of WUFIE field.
	USART_CR3_WUFIE_Pos = 0x16
	// Bit mask of WUFIE field.
	USART_CR3_WUFIE_Msk = 0x400000
	// Bit WUFIE.
	USART_CR3_WUFIE = 0x400000
	// Interrupt is inhibited
	USART_CR3_WUFIE_Disabled = 0x0
	// An USART interrupt is generated whenever WUF=1 in the ISR register
	USART_CR3_WUFIE_Enabled = 0x1
	// Position of WUS field.
	USART_CR3_WUS_Pos = 0x14
	// Bit mask of WUS field.
	USART_CR3_WUS_Msk = 0x300000
	// WUF active on address match
	USART_CR3_WUS_Address = 0x0
	// WuF active on Start bit detection
	USART_CR3_WUS_Start = 0x2
	// WUF active on RXNE
	USART_CR3_WUS_RXNE = 0x3
	// Position of SCARCNT field.
	USART_CR3_SCARCNT_Pos = 0x11
	// Bit mask of SCARCNT field.
	USART_CR3_SCARCNT_Msk = 0xe0000
	// Position of DEP field.
	USART_CR3_DEP_Pos = 0xf
	// Bit mask of DEP field.
	USART_CR3_DEP_Msk = 0x8000
	// Bit DEP.
	USART_CR3_DEP = 0x8000
	// DE signal is active high
	USART_CR3_DEP_High = 0x0
	// DE signal is active low
	USART_CR3_DEP_Low = 0x1
	// Position of DEM field.
	USART_CR3_DEM_Pos = 0xe
	// Bit mask of DEM field.
	USART_CR3_DEM_Msk = 0x4000
	// Bit DEM.
	USART_CR3_DEM = 0x4000
	// DE function is disabled
	USART_CR3_DEM_Disabled = 0x0
	// The DE signal is output on the RTS pin
	USART_CR3_DEM_Enabled = 0x1
	// Position of DDRE field.
	USART_CR3_DDRE_Pos = 0xd
	// Bit mask of DDRE field.
	USART_CR3_DDRE_Msk = 0x2000
	// Bit DDRE.
	USART_CR3_DDRE = 0x2000
	// DMA is not disabled in case of reception error
	USART_CR3_DDRE_NotDisabled = 0x0
	// DMA is disabled following a reception error
	USART_CR3_DDRE_Disabled = 0x1
	// Position of OVRDIS field.
	USART_CR3_OVRDIS_Pos = 0xc
	// Bit mask of OVRDIS field.
	USART_CR3_OVRDIS_Msk = 0x1000
	// Bit OVRDIS.
	USART_CR3_OVRDIS = 0x1000
	// Overrun Error Flag, ORE, is set when received data is not read before receiving new data
	USART_CR3_OVRDIS_Enabled = 0x0
	// Overrun functionality is disabled. If new data is received while the RXNE flag is still set the ORE flag is not set and the new received data overwrites the previous content of the RDR register
	USART_CR3_OVRDIS_Disabled = 0x1
	// Position of ONEBIT field.
	USART_CR3_ONEBIT_Pos = 0xb
	// Bit mask of ONEBIT field.
	USART_CR3_ONEBIT_Msk = 0x800
	// Bit ONEBIT.
	USART_CR3_ONEBIT = 0x800
	// Three sample bit method
	USART_CR3_ONEBIT_Sample3 = 0x0
	// One sample bit method
	USART_CR3_ONEBIT_Sample1 = 0x1
	// Position of CTSIE field.
	USART_CR3_CTSIE_Pos = 0xa
	// Bit mask of CTSIE field.
	USART_CR3_CTSIE_Msk = 0x400
	// Bit CTSIE.
	USART_CR3_CTSIE = 0x400
	// Interrupt is inhibited
	USART_CR3_CTSIE_Disabled = 0x0
	// An interrupt is generated whenever CTSIF=1 in the ISR register
	USART_CR3_CTSIE_Enabled = 0x1
	// Position of CTSE field.
	USART_CR3_CTSE_Pos = 0x9
	// Bit mask of CTSE field.
	USART_CR3_CTSE_Msk = 0x200
	// Bit CTSE.
	USART_CR3_CTSE = 0x200
	// CTS hardware flow control disabled
	USART_CR3_CTSE_Disabled = 0x0
	// CTS mode enabled, data is only transmitted when the CTS input is asserted
	USART_CR3_CTSE_Enabled = 0x1
	// Position of RTSE field.
	USART_CR3_RTSE_Pos = 0x8
	// Bit mask of RTSE field.
	USART_CR3_RTSE_Msk = 0x100
	// Bit RTSE.
	USART_CR3_RTSE = 0x100
	// RTS hardware flow control disabled
	USART_CR3_RTSE_Disabled = 0x0
	// RTS output enabled, data is only requested when there is space in the receive buffer
	USART_CR3_RTSE_Enabled = 0x1
	// Position of DMAT field.
	USART_CR3_DMAT_Pos = 0x7
	// Bit mask of DMAT field.
	USART_CR3_DMAT_Msk = 0x80
	// Bit DMAT.
	USART_CR3_DMAT = 0x80
	// DMA mode is disabled for transmission
	USART_CR3_DMAT_Disabled = 0x0
	// DMA mode is enabled for transmission
	USART_CR3_DMAT_Enabled = 0x1
	// Position of DMAR field.
	USART_CR3_DMAR_Pos = 0x6
	// Bit mask of DMAR field.
	USART_CR3_DMAR_Msk = 0x40
	// Bit DMAR.
	USART_CR3_DMAR = 0x40
	// DMA mode is disabled for reception
	USART_CR3_DMAR_Disabled = 0x0
	// DMA mode is enabled for reception
	USART_CR3_DMAR_Enabled = 0x1
	// Position of SCEN field.
	USART_CR3_SCEN_Pos = 0x5
	// Bit mask of SCEN field.
	USART_CR3_SCEN_Msk = 0x20
	// Bit SCEN.
	USART_CR3_SCEN = 0x20
	// Smartcard Mode disabled
	USART_CR3_SCEN_Disabled = 0x0
	// Smartcard Mode enabled
	USART_CR3_SCEN_Enabled = 0x1
	// Position of NACK field.
	USART_CR3_NACK_Pos = 0x4
	// Bit mask of NACK field.
	USART_CR3_NACK_Msk = 0x10
	// Bit NACK.
	USART_CR3_NACK = 0x10
	// NACK transmission in case of parity error is disabled
	USART_CR3_NACK_Disabled = 0x0
	// NACK transmission during parity error is enabled
	USART_CR3_NACK_Enabled = 0x1
	// Position of HDSEL field.
	USART_CR3_HDSEL_Pos = 0x3
	// Bit mask of HDSEL field.
	USART_CR3_HDSEL_Msk = 0x8
	// Bit HDSEL.
	USART_CR3_HDSEL = 0x8
	// Half duplex mode is not selected
	USART_CR3_HDSEL_NotSelected = 0x0
	// Half duplex mode is selected
	USART_CR3_HDSEL_Selected = 0x1
	// Position of IRLP field.
	USART_CR3_IRLP_Pos = 0x2
	// Bit mask of IRLP field.
	USART_CR3_IRLP_Msk = 0x4
	// Bit IRLP.
	USART_CR3_IRLP = 0x4
	// Normal mode
	USART_CR3_IRLP_Normal = 0x0
	// Low-power mode
	USART_CR3_IRLP_LowPower = 0x1
	// Position of IREN field.
	USART_CR3_IREN_Pos = 0x1
	// Bit mask of IREN field.
	USART_CR3_IREN_Msk = 0x2
	// Bit IREN.
	USART_CR3_IREN = 0x2
	// IrDA disabled
	USART_CR3_IREN_Disabled = 0x0
	// IrDA enabled
	USART_CR3_IREN_Enabled = 0x1
	// Position of EIE field.
	USART_CR3_EIE_Pos = 0x0
	// Bit mask of EIE field.
	USART_CR3_EIE_Msk = 0x1
	// Bit EIE.
	USART_CR3_EIE = 0x1
	// Interrupt is inhibited
	USART_CR3_EIE_Disabled = 0x0
	// An interrupt is generated when FE=1 or ORE=1 or NF=1 in the ISR register
	USART_CR3_EIE_Enabled = 0x1

	// BRR: Baud rate register
	// Position of BRR field.
	USART_BRR_BRR_Pos = 0x0
	// Bit mask of BRR field.
	USART_BRR_BRR_Msk = 0xffff

	// GTPR: Guard time and prescaler register
	// Position of GT field.
	USART_GTPR_GT_Pos = 0x8
	// Bit mask of GT field.
	USART_GTPR_GT_Msk = 0xff00
	// Position of PSC field.
	USART_GTPR_PSC_Pos = 0x0
	// Bit mask of PSC field.
	USART_GTPR_PSC_Msk = 0xff

	// RTOR: Receiver timeout register
	// Position of BLEN field.
	USART_RTOR_BLEN_Pos = 0x18
	// Bit mask of BLEN field.
	USART_RTOR_BLEN_Msk = 0xff000000
	// Position of RTO field.
	USART_RTOR_RTO_Pos = 0x0
	// Bit mask of RTO field.
	USART_RTOR_RTO_Msk = 0xffffff

	// RQR: Request register
	// Position of TXFRQ field.
	USART_RQR_TXFRQ_Pos = 0x4
	// Bit mask of TXFRQ field.
	USART_RQR_TXFRQ_Msk = 0x10
	// Bit TXFRQ.
	USART_RQR_TXFRQ = 0x10
	// Set the TXE flags. This allows to discard the transmit data
	USART_RQR_TXFRQ_Discard = 0x1
	// Position of RXFRQ field.
	USART_RQR_RXFRQ_Pos = 0x3
	// Bit mask of RXFRQ field.
	USART_RQR_RXFRQ_Msk = 0x8
	// Bit RXFRQ.
	USART_RQR_RXFRQ = 0x8
	// clears the RXNE flag. This allows to discard the received data without reading it, and avoid an overrun condition
	USART_RQR_RXFRQ_Discard = 0x1
	// Position of MMRQ field.
	USART_RQR_MMRQ_Pos = 0x2
	// Bit mask of MMRQ field.
	USART_RQR_MMRQ_Msk = 0x4
	// Bit MMRQ.
	USART_RQR_MMRQ = 0x4
	// Puts the USART in mute mode and sets the RWU flag
	USART_RQR_MMRQ_Mute = 0x1
	// Position of SBKRQ field.
	USART_RQR_SBKRQ_Pos = 0x1
	// Bit mask of SBKRQ field.
	USART_RQR_SBKRQ_Msk = 0x2
	// Bit SBKRQ.
	USART_RQR_SBKRQ = 0x2
	// sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available
	USART_RQR_SBKRQ_Break = 0x1
	// Position of ABRRQ field.
	USART_RQR_ABRRQ_Pos = 0x0
	// Bit mask of ABRRQ field.
	USART_RQR_ABRRQ_Msk = 0x1
	// Bit ABRRQ.
	USART_RQR_ABRRQ = 0x1
	// resets the ABRF flag in the USART_ISR and request an automatic baud rate measurement on the next received data frame
	USART_RQR_ABRRQ_Request = 0x1

	// ISR: Interrupt & status register
	// Position of REACK field.
	USART_ISR_REACK_Pos = 0x16
	// Bit mask of REACK field.
	USART_ISR_REACK_Msk = 0x400000
	// Bit REACK.
	USART_ISR_REACK = 0x400000
	// Position of TEACK field.
	USART_ISR_TEACK_Pos = 0x15
	// Bit mask of TEACK field.
	USART_ISR_TEACK_Msk = 0x200000
	// Bit TEACK.
	USART_ISR_TEACK = 0x200000
	// Position of WUF field.
	USART_ISR_WUF_Pos = 0x14
	// Bit mask of WUF field.
	USART_ISR_WUF_Msk = 0x100000
	// Bit WUF.
	USART_ISR_WUF = 0x100000
	// Position of RWU field.
	USART_ISR_RWU_Pos = 0x13
	// Bit mask of RWU field.
	USART_ISR_RWU_Msk = 0x80000
	// Bit RWU.
	USART_ISR_RWU = 0x80000
	// Position of SBKF field.
	USART_ISR_SBKF_Pos = 0x12
	// Bit mask of SBKF field.
	USART_ISR_SBKF_Msk = 0x40000
	// Bit SBKF.
	USART_ISR_SBKF = 0x40000
	// Position of CMF field.
	USART_ISR_CMF_Pos = 0x11
	// Bit mask of CMF field.
	USART_ISR_CMF_Msk = 0x20000
	// Bit CMF.
	USART_ISR_CMF = 0x20000
	// Position of BUSY field.
	USART_ISR_BUSY_Pos = 0x10
	// Bit mask of BUSY field.
	USART_ISR_BUSY_Msk = 0x10000
	// Bit BUSY.
	USART_ISR_BUSY = 0x10000
	// Position of ABRF field.
	USART_ISR_ABRF_Pos = 0xf
	// Bit mask of ABRF field.
	USART_ISR_ABRF_Msk = 0x8000
	// Bit ABRF.
	USART_ISR_ABRF = 0x8000
	// Position of ABRE field.
	USART_ISR_ABRE_Pos = 0xe
	// Bit mask of ABRE field.
	USART_ISR_ABRE_Msk = 0x4000
	// Bit ABRE.
	USART_ISR_ABRE = 0x4000
	// Position of EOBF field.
	USART_ISR_EOBF_Pos = 0xc
	// Bit mask of EOBF field.
	USART_ISR_EOBF_Msk = 0x1000
	// Bit EOBF.
	USART_ISR_EOBF = 0x1000
	// Position of RTOF field.
	USART_ISR_RTOF_Pos = 0xb
	// Bit mask of RTOF field.
	USART_ISR_RTOF_Msk = 0x800
	// Bit RTOF.
	USART_ISR_RTOF = 0x800
	// Position of CTS field.
	USART_ISR_CTS_Pos = 0xa
	// Bit mask of CTS field.
	USART_ISR_CTS_Msk = 0x400
	// Bit CTS.
	USART_ISR_CTS = 0x400
	// Position of CTSIF field.
	USART_ISR_CTSIF_Pos = 0x9
	// Bit mask of CTSIF field.
	USART_ISR_CTSIF_Msk = 0x200
	// Bit CTSIF.
	USART_ISR_CTSIF = 0x200
	// Position of LBDF field.
	USART_ISR_LBDF_Pos = 0x8
	// Bit mask of LBDF field.
	USART_ISR_LBDF_Msk = 0x100
	// Bit LBDF.
	USART_ISR_LBDF = 0x100
	// Position of TXE field.
	USART_ISR_TXE_Pos = 0x7
	// Bit mask of TXE field.
	USART_ISR_TXE_Msk = 0x80
	// Bit TXE.
	USART_ISR_TXE = 0x80
	// Position of TC field.
	USART_ISR_TC_Pos = 0x6
	// Bit mask of TC field.
	USART_ISR_TC_Msk = 0x40
	// Bit TC.
	USART_ISR_TC = 0x40
	// Position of RXNE field.
	USART_ISR_RXNE_Pos = 0x5
	// Bit mask of RXNE field.
	USART_ISR_RXNE_Msk = 0x20
	// Bit RXNE.
	USART_ISR_RXNE = 0x20
	// Position of IDLE field.
	USART_ISR_IDLE_Pos = 0x4
	// Bit mask of IDLE field.
	USART_ISR_IDLE_Msk = 0x10
	// Bit IDLE.
	USART_ISR_IDLE = 0x10
	// Position of ORE field.
	USART_ISR_ORE_Pos = 0x3
	// Bit mask of ORE field.
	USART_ISR_ORE_Msk = 0x8
	// Bit ORE.
	USART_ISR_ORE = 0x8
	// Position of NF field.
	USART_ISR_NF_Pos = 0x2
	// Bit mask of NF field.
	USART_ISR_NF_Msk = 0x4
	// Bit NF.
	USART_ISR_NF = 0x4
	// Position of FE field.
	USART_ISR_FE_Pos = 0x1
	// Bit mask of FE field.
	USART_ISR_FE_Msk = 0x2
	// Bit FE.
	USART_ISR_FE = 0x2
	// Position of PE field.
	USART_ISR_PE_Pos = 0x0
	// Bit mask of PE field.
	USART_ISR_PE_Msk = 0x1
	// Bit PE.
	USART_ISR_PE = 0x1

	// ICR: Interrupt flag clear register
	// Position of WUCF field.
	USART_ICR_WUCF_Pos = 0x14
	// Bit mask of WUCF field.
	USART_ICR_WUCF_Msk = 0x100000
	// Bit WUCF.
	USART_ICR_WUCF = 0x100000
	// Clears the WUF flag in the ISR register
	USART_ICR_WUCF_Clear = 0x1
	// Position of CMCF field.
	USART_ICR_CMCF_Pos = 0x11
	// Bit mask of CMCF field.
	USART_ICR_CMCF_Msk = 0x20000
	// Bit CMCF.
	USART_ICR_CMCF = 0x20000
	// Clears the CMF flag in the ISR register
	USART_ICR_CMCF_Clear = 0x1
	// Position of EOBCF field.
	USART_ICR_EOBCF_Pos = 0xc
	// Bit mask of EOBCF field.
	USART_ICR_EOBCF_Msk = 0x1000
	// Bit EOBCF.
	USART_ICR_EOBCF = 0x1000
	// Clears the EOBF flag in the ISR register
	USART_ICR_EOBCF_Clear = 0x1
	// Position of RTOCF field.
	USART_ICR_RTOCF_Pos = 0xb
	// Bit mask of RTOCF field.
	USART_ICR_RTOCF_Msk = 0x800
	// Bit RTOCF.
	USART_ICR_RTOCF = 0x800
	// Clears the RTOF flag in the ISR register
	USART_ICR_RTOCF_Clear = 0x1
	// Position of CTSCF field.
	USART_ICR_CTSCF_Pos = 0x9
	// Bit mask of CTSCF field.
	USART_ICR_CTSCF_Msk = 0x200
	// Bit CTSCF.
	USART_ICR_CTSCF = 0x200
	// Clears the CTSIF flag in the ISR register
	USART_ICR_CTSCF_Clear = 0x1
	// Position of LBDCF field.
	USART_ICR_LBDCF_Pos = 0x8
	// Bit mask of LBDCF field.
	USART_ICR_LBDCF_Msk = 0x100
	// Bit LBDCF.
	USART_ICR_LBDCF = 0x100
	// Clears the LBDF flag in the ISR register
	USART_ICR_LBDCF_Clear = 0x1
	// Position of TCCF field.
	USART_ICR_TCCF_Pos = 0x6
	// Bit mask of TCCF field.
	USART_ICR_TCCF_Msk = 0x40
	// Bit TCCF.
	USART_ICR_TCCF = 0x40
	// Clears the TC flag in the ISR register
	USART_ICR_TCCF_Clear = 0x1
	// Position of IDLECF field.
	USART_ICR_IDLECF_Pos = 0x4
	// Bit mask of IDLECF field.
	USART_ICR_IDLECF_Msk = 0x10
	// Bit IDLECF.
	USART_ICR_IDLECF = 0x10
	// Clears the IDLE flag in the ISR register
	USART_ICR_IDLECF_Clear = 0x1
	// Position of ORECF field.
	USART_ICR_ORECF_Pos = 0x3
	// Bit mask of ORECF field.
	USART_ICR_ORECF_Msk = 0x8
	// Bit ORECF.
	USART_ICR_ORECF = 0x8
	// Clears the ORE flag in the ISR register
	USART_ICR_ORECF_Clear = 0x1
	// Position of NCF field.
	USART_ICR_NCF_Pos = 0x2
	// Bit mask of NCF field.
	USART_ICR_NCF_Msk = 0x4
	// Bit NCF.
	USART_ICR_NCF = 0x4
	// Clears the NF flag in the ISR register
	USART_ICR_NCF_Clear = 0x1
	// Position of FECF field.
	USART_ICR_FECF_Pos = 0x1
	// Bit mask of FECF field.
	USART_ICR_FECF_Msk = 0x2
	// Bit FECF.
	USART_ICR_FECF = 0x2
	// Clears the FE flag in the ISR register
	USART_ICR_FECF_Clear = 0x1
	// Position of PECF field.
	USART_ICR_PECF_Pos = 0x0
	// Bit mask of PECF field.
	USART_ICR_PECF_Msk = 0x1
	// Bit PECF.
	USART_ICR_PECF = 0x1
	// Clears the PE flag in the ISR register
	USART_ICR_PECF_Clear = 0x1

	// RDR: Receive data register
	// Position of RDR field.
	USART_RDR_RDR_Pos = 0x0
	// Bit mask of RDR field.
	USART_RDR_RDR_Msk = 0x1ff

	// TDR: Transmit data register
	// Position of TDR field.
	USART_TDR_TDR_Pos = 0x0
	// Bit mask of TDR field.
	USART_TDR_TDR_Msk = 0x1ff
)

// Bitfields for SPI1: Serial peripheral interface/Inter-IC sound
const (
	// CR1: control register 1
	// Position of BIDIMODE field.
	SPI_CR1_BIDIMODE_Pos = 0xf
	// Bit mask of BIDIMODE field.
	SPI_CR1_BIDIMODE_Msk = 0x8000
	// Bit BIDIMODE.
	SPI_CR1_BIDIMODE = 0x8000
	// Position of BIDIOE field.
	SPI_CR1_BIDIOE_Pos = 0xe
	// Bit mask of BIDIOE field.
	SPI_CR1_BIDIOE_Msk = 0x4000
	// Bit BIDIOE.
	SPI_CR1_BIDIOE = 0x4000
	// Position of CRCEN field.
	SPI_CR1_CRCEN_Pos = 0xd
	// Bit mask of CRCEN field.
	SPI_CR1_CRCEN_Msk = 0x2000
	// Bit CRCEN.
	SPI_CR1_CRCEN = 0x2000
	// Position of CRCNEXT field.
	SPI_CR1_CRCNEXT_Pos = 0xc
	// Bit mask of CRCNEXT field.
	SPI_CR1_CRCNEXT_Msk = 0x1000
	// Bit CRCNEXT.
	SPI_CR1_CRCNEXT = 0x1000
	// Position of DFF field.
	SPI_CR1_DFF_Pos = 0xb
	// Bit mask of DFF field.
	SPI_CR1_DFF_Msk = 0x800
	// Bit DFF.
	SPI_CR1_DFF = 0x800
	// Position of RXONLY field.
	SPI_CR1_RXONLY_Pos = 0xa
	// Bit mask of RXONLY field.
	SPI_CR1_RXONLY_Msk = 0x400
	// Bit RXONLY.
	SPI_CR1_RXONLY = 0x400
	// Position of SSM field.
	SPI_CR1_SSM_Pos = 0x9
	// Bit mask of SSM field.
	SPI_CR1_SSM_Msk = 0x200
	// Bit SSM.
	SPI_CR1_SSM = 0x200
	// Position of SSI field.
	SPI_CR1_SSI_Pos = 0x8
	// Bit mask of SSI field.
	SPI_CR1_SSI_Msk = 0x100
	// Bit SSI.
	SPI_CR1_SSI = 0x100
	// Position of LSBFIRST field.
	SPI_CR1_LSBFIRST_Pos = 0x7
	// Bit mask of LSBFIRST field.
	SPI_CR1_LSBFIRST_Msk = 0x80
	// Bit LSBFIRST.
	SPI_CR1_LSBFIRST = 0x80
	// Position of SPE field.
	SPI_CR1_SPE_Pos = 0x6
	// Bit mask of SPE field.
	SPI_CR1_SPE_Msk = 0x40
	// Bit SPE.
	SPI_CR1_SPE = 0x40
	// Position of BR field.
	SPI_CR1_BR_Pos = 0x3
	// Bit mask of BR field.
	SPI_CR1_BR_Msk = 0x38
	// Position of MSTR field.
	SPI_CR1_MSTR_Pos = 0x2
	// Bit mask of MSTR field.
	SPI_CR1_MSTR_Msk = 0x4
	// Bit MSTR.
	SPI_CR1_MSTR = 0x4
	// Position of CPOL field.
	SPI_CR1_CPOL_Pos = 0x1
	// Bit mask of CPOL field.
	SPI_CR1_CPOL_Msk = 0x2
	// Bit CPOL.
	SPI_CR1_CPOL = 0x2
	// Position of CPHA field.
	SPI_CR1_CPHA_Pos = 0x0
	// Bit mask of CPHA field.
	SPI_CR1_CPHA_Msk = 0x1
	// Bit CPHA.
	SPI_CR1_CPHA = 0x1

	// CR2: control register 2
	// Position of RXDMAEN field.
	SPI_CR2_RXDMAEN_Pos = 0x0
	// Bit mask of RXDMAEN field.
	SPI_CR2_RXDMAEN_Msk = 0x1
	// Bit RXDMAEN.
	SPI_CR2_RXDMAEN = 0x1
	// Position of TXDMAEN field.
	SPI_CR2_TXDMAEN_Pos = 0x1
	// Bit mask of TXDMAEN field.
	SPI_CR2_TXDMAEN_Msk = 0x2
	// Bit TXDMAEN.
	SPI_CR2_TXDMAEN = 0x2
	// Position of SSOE field.
	SPI_CR2_SSOE_Pos = 0x2
	// Bit mask of SSOE field.
	SPI_CR2_SSOE_Msk = 0x4
	// Bit SSOE.
	SPI_CR2_SSOE = 0x4
	// Position of NSSP field.
	SPI_CR2_NSSP_Pos = 0x3
	// Bit mask of NSSP field.
	SPI_CR2_NSSP_Msk = 0x8
	// Bit NSSP.
	SPI_CR2_NSSP = 0x8
	// Position of FRF field.
	SPI_CR2_FRF_Pos = 0x4
	// Bit mask of FRF field.
	SPI_CR2_FRF_Msk = 0x10
	// Bit FRF.
	SPI_CR2_FRF = 0x10
	// Position of ERRIE field.
	SPI_CR2_ERRIE_Pos = 0x5
	// Bit mask of ERRIE field.
	SPI_CR2_ERRIE_Msk = 0x20
	// Bit ERRIE.
	SPI_CR2_ERRIE = 0x20
	// Position of RXNEIE field.
	SPI_CR2_RXNEIE_Pos = 0x6
	// Bit mask of RXNEIE field.
	SPI_CR2_RXNEIE_Msk = 0x40
	// Bit RXNEIE.
	SPI_CR2_RXNEIE = 0x40
	// Position of TXEIE field.
	SPI_CR2_TXEIE_Pos = 0x7
	// Bit mask of TXEIE field.
	SPI_CR2_TXEIE_Msk = 0x80
	// Bit TXEIE.
	SPI_CR2_TXEIE = 0x80
	// Position of DS field.
	SPI_CR2_DS_Pos = 0x8
	// Bit mask of DS field.
	SPI_CR2_DS_Msk = 0xf00
	// Position of FRXTH field.
	SPI_CR2_FRXTH_Pos = 0xc
	// Bit mask of FRXTH field.
	SPI_CR2_FRXTH_Msk = 0x1000
	// Bit FRXTH.
	SPI_CR2_FRXTH = 0x1000
	// Position of LDMA_RX field.
	SPI_CR2_LDMA_RX_Pos = 0xd
	// Bit mask of LDMA_RX field.
	SPI_CR2_LDMA_RX_Msk = 0x2000
	// Bit LDMA_RX.
	SPI_CR2_LDMA_RX = 0x2000
	// Position of LDMA_TX field.
	SPI_CR2_LDMA_TX_Pos = 0xe
	// Bit mask of LDMA_TX field.
	SPI_CR2_LDMA_TX_Msk = 0x4000
	// Bit LDMA_TX.
	SPI_CR2_LDMA_TX = 0x4000

	// SR: status register
	// Position of RXNE field.
	SPI_SR_RXNE_Pos = 0x0
	// Bit mask of RXNE field.
	SPI_SR_RXNE_Msk = 0x1
	// Bit RXNE.
	SPI_SR_RXNE = 0x1
	// Position of TXE field.
	SPI_SR_TXE_Pos = 0x1
	// Bit mask of TXE field.
	SPI_SR_TXE_Msk = 0x2
	// Bit TXE.
	SPI_SR_TXE = 0x2
	// Position of CRCERR field.
	SPI_SR_CRCERR_Pos = 0x4
	// Bit mask of CRCERR field.
	SPI_SR_CRCERR_Msk = 0x10
	// Bit CRCERR.
	SPI_SR_CRCERR = 0x10
	// Position of MODF field.
	SPI_SR_MODF_Pos = 0x5
	// Bit mask of MODF field.
	SPI_SR_MODF_Msk = 0x20
	// Bit MODF.
	SPI_SR_MODF = 0x20
	// Position of OVR field.
	SPI_SR_OVR_Pos = 0x6
	// Bit mask of OVR field.
	SPI_SR_OVR_Msk = 0x40
	// Bit OVR.
	SPI_SR_OVR = 0x40
	// Position of BSY field.
	SPI_SR_BSY_Pos = 0x7
	// Bit mask of BSY field.
	SPI_SR_BSY_Msk = 0x80
	// Bit BSY.
	SPI_SR_BSY = 0x80
	// Position of TIFRFE field.
	SPI_SR_TIFRFE_Pos = 0x8
	// Bit mask of TIFRFE field.
	SPI_SR_TIFRFE_Msk = 0x100
	// Bit TIFRFE.
	SPI_SR_TIFRFE = 0x100
	// Position of FRLVL field.
	SPI_SR_FRLVL_Pos = 0x9
	// Bit mask of FRLVL field.
	SPI_SR_FRLVL_Msk = 0x600
	// Position of FTLVL field.
	SPI_SR_FTLVL_Pos = 0xb
	// Bit mask of FTLVL field.
	SPI_SR_FTLVL_Msk = 0x1800

	// DR: data register
	// Position of DR field.
	SPI_DR_DR_Pos = 0x0
	// Bit mask of DR field.
	SPI_DR_DR_Msk = 0xffff

	// CRCPR: CRC polynomial register
	// Position of CRCPOLY field.
	SPI_CRCPR_CRCPOLY_Pos = 0x0
	// Bit mask of CRCPOLY field.
	SPI_CRCPR_CRCPOLY_Msk = 0xffff

	// RXCRCR: RX CRC register
	// Position of RxCRC field.
	SPI_RXCRCR_RxCRC_Pos = 0x0
	// Bit mask of RxCRC field.
	SPI_RXCRCR_RxCRC_Msk = 0xffff

	// TXCRCR: TX CRC register
	// Position of TxCRC field.
	SPI_TXCRCR_TxCRC_Pos = 0x0
	// Bit mask of TxCRC field.
	SPI_TXCRCR_TxCRC_Msk = 0xffff
)

// Bitfields for SDMMC1: Secure digital input/output interface
const (
	// POWER: power control register
	// Position of PWRCTRL field.
	SDIO_POWER_PWRCTRL_Pos = 0x0
	// Bit mask of PWRCTRL field.
	SDIO_POWER_PWRCTRL_Msk = 0x3

	// CLKCR: SDI clock control register
	// Position of HWFC_EN field.
	SDIO_CLKCR_HWFC_EN_Pos = 0xe
	// Bit mask of HWFC_EN field.
	SDIO_CLKCR_HWFC_EN_Msk = 0x4000
	// Bit HWFC_EN.
	SDIO_CLKCR_HWFC_EN = 0x4000
	// Position of NEGEDGE field.
	SDIO_CLKCR_NEGEDGE_Pos = 0xd
	// Bit mask of NEGEDGE field.
	SDIO_CLKCR_NEGEDGE_Msk = 0x2000
	// Bit NEGEDGE.
	SDIO_CLKCR_NEGEDGE = 0x2000
	// Position of WIDBUS field.
	SDIO_CLKCR_WIDBUS_Pos = 0xb
	// Bit mask of WIDBUS field.
	SDIO_CLKCR_WIDBUS_Msk = 0x1800
	// Position of BYPASS field.
	SDIO_CLKCR_BYPASS_Pos = 0xa
	// Bit mask of BYPASS field.
	SDIO_CLKCR_BYPASS_Msk = 0x400
	// Bit BYPASS.
	SDIO_CLKCR_BYPASS = 0x400
	// Position of PWRSAV field.
	SDIO_CLKCR_PWRSAV_Pos = 0x9
	// Bit mask of PWRSAV field.
	SDIO_CLKCR_PWRSAV_Msk = 0x200
	// Bit PWRSAV.
	SDIO_CLKCR_PWRSAV = 0x200
	// Position of CLKEN field.
	SDIO_CLKCR_CLKEN_Pos = 0x8
	// Bit mask of CLKEN field.
	SDIO_CLKCR_CLKEN_Msk = 0x100
	// Bit CLKEN.
	SDIO_CLKCR_CLKEN = 0x100
	// Position of CLKDIV field.
	SDIO_CLKCR_CLKDIV_Pos = 0x0
	// Bit mask of CLKDIV field.
	SDIO_CLKCR_CLKDIV_Msk = 0xff

	// ARG: argument register
	// Position of CMDARG field.
	SDIO_ARG_CMDARG_Pos = 0x0
	// Bit mask of CMDARG field.
	SDIO_ARG_CMDARG_Msk = 0xffffffff

	// CMD: command register
	// Position of CE_ATACMD field.
	SDIO_CMD_CE_ATACMD_Pos = 0xe
	// Bit mask of CE_ATACMD field.
	SDIO_CMD_CE_ATACMD_Msk = 0x4000
	// Bit CE_ATACMD.
	SDIO_CMD_CE_ATACMD = 0x4000
	// Position of NIEN field.
	SDIO_CMD_NIEN_Pos = 0xd
	// Bit mask of NIEN field.
	SDIO_CMD_NIEN_Msk = 0x2000
	// Bit NIEN.
	SDIO_CMD_NIEN = 0x2000
	// Position of ENCMDcompl field.
	SDIO_CMD_ENCMDcompl_Pos = 0xc
	// Bit mask of ENCMDcompl field.
	SDIO_CMD_ENCMDcompl_Msk = 0x1000
	// Bit ENCMDcompl.
	SDIO_CMD_ENCMDcompl = 0x1000
	// Position of SDIOSuspend field.
	SDIO_CMD_SDIOSuspend_Pos = 0xb
	// Bit mask of SDIOSuspend field.
	SDIO_CMD_SDIOSuspend_Msk = 0x800
	// Bit SDIOSuspend.
	SDIO_CMD_SDIOSuspend = 0x800
	// Position of CPSMEN field.
	SDIO_CMD_CPSMEN_Pos = 0xa
	// Bit mask of CPSMEN field.
	SDIO_CMD_CPSMEN_Msk = 0x400
	// Bit CPSMEN.
	SDIO_CMD_CPSMEN = 0x400
	// Position of WAITPEND field.
	SDIO_CMD_WAITPEND_Pos = 0x9
	// Bit mask of WAITPEND field.
	SDIO_CMD_WAITPEND_Msk = 0x200
	// Bit WAITPEND.
	SDIO_CMD_WAITPEND = 0x200
	// Position of WAITINT field.
	SDIO_CMD_WAITINT_Pos = 0x8
	// Bit mask of WAITINT field.
	SDIO_CMD_WAITINT_Msk = 0x100
	// Bit WAITINT.
	SDIO_CMD_WAITINT = 0x100
	// Position of WAITRESP field.
	SDIO_CMD_WAITRESP_Pos = 0x6
	// Bit mask of WAITRESP field.
	SDIO_CMD_WAITRESP_Msk = 0xc0
	// Position of CMDINDEX field.
	SDIO_CMD_CMDINDEX_Pos = 0x0
	// Bit mask of CMDINDEX field.
	SDIO_CMD_CMDINDEX_Msk = 0x3f

	// RESPCMD: command response register
	// Position of RESPCMD field.
	SDIO_RESPCMD_RESPCMD_Pos = 0x0
	// Bit mask of RESPCMD field.
	SDIO_RESPCMD_RESPCMD_Msk = 0x3f

	// RESP1: response 1..4 register
	// Position of CARDSTATUS1 field.
	SDIO_RESP1_CARDSTATUS1_Pos = 0x0
	// Bit mask of CARDSTATUS1 field.
	SDIO_RESP1_CARDSTATUS1_Msk = 0xffffffff

	// RESP2: response 1..4 register
	// Position of CARDSTATUS2 field.
	SDIO_RESP2_CARDSTATUS2_Pos = 0x0
	// Bit mask of CARDSTATUS2 field.
	SDIO_RESP2_CARDSTATUS2_Msk = 0xffffffff

	// RESP3: response 1..4 register
	// Position of CARDSTATUS3 field.
	SDIO_RESP3_CARDSTATUS3_Pos = 0x0
	// Bit mask of CARDSTATUS3 field.
	SDIO_RESP3_CARDSTATUS3_Msk = 0xffffffff

	// RESP4: response 1..4 register
	// Position of CARDSTATUS4 field.
	SDIO_RESP4_CARDSTATUS4_Pos = 0x0
	// Bit mask of CARDSTATUS4 field.
	SDIO_RESP4_CARDSTATUS4_Msk = 0xffffffff

	// DTIMER: data timer register
	// Position of DATATIME field.
	SDIO_DTIMER_DATATIME_Pos = 0x0
	// Bit mask of DATATIME field.
	SDIO_DTIMER_DATATIME_Msk = 0xffffffff

	// DLEN: data length register
	// Position of DATALENGTH field.
	SDIO_DLEN_DATALENGTH_Pos = 0x0
	// Bit mask of DATALENGTH field.
	SDIO_DLEN_DATALENGTH_Msk = 0x1ffffff

	// DCTRL: data control register
	// Position of SDIOEN field.
	SDIO_DCTRL_SDIOEN_Pos = 0xb
	// Bit mask of SDIOEN field.
	SDIO_DCTRL_SDIOEN_Msk = 0x800
	// Bit SDIOEN.
	SDIO_DCTRL_SDIOEN = 0x800
	// Position of RWMOD field.
	SDIO_DCTRL_RWMOD_Pos = 0xa
	// Bit mask of RWMOD field.
	SDIO_DCTRL_RWMOD_Msk = 0x400
	// Bit RWMOD.
	SDIO_DCTRL_RWMOD = 0x400
	// Position of RWSTOP field.
	SDIO_DCTRL_RWSTOP_Pos = 0x9
	// Bit mask of RWSTOP field.
	SDIO_DCTRL_RWSTOP_Msk = 0x200
	// Bit RWSTOP.
	SDIO_DCTRL_RWSTOP = 0x200
	// Position of RWSTART field.
	SDIO_DCTRL_RWSTART_Pos = 0x8
	// Bit mask of RWSTART field.
	SDIO_DCTRL_RWSTART_Msk = 0x100
	// Bit RWSTART.
	SDIO_DCTRL_RWSTART = 0x100
	// Position of DBLOCKSIZE field.
	SDIO_DCTRL_DBLOCKSIZE_Pos = 0x4
	// Bit mask of DBLOCKSIZE field.
	SDIO_DCTRL_DBLOCKSIZE_Msk = 0xf0
	// Position of DMAEN field.
	SDIO_DCTRL_DMAEN_Pos = 0x3
	// Bit mask of DMAEN field.
	SDIO_DCTRL_DMAEN_Msk = 0x8
	// Bit DMAEN.
	SDIO_DCTRL_DMAEN = 0x8
	// Position of DTMODE field.
	SDIO_DCTRL_DTMODE_Pos = 0x2
	// Bit mask of DTMODE field.
	SDIO_DCTRL_DTMODE_Msk = 0x4
	// Bit DTMODE.
	SDIO_DCTRL_DTMODE = 0x4
	// Position of DTDIR field.
	SDIO_DCTRL_DTDIR_Pos = 0x1
	// Bit mask of DTDIR field.
	SDIO_DCTRL_DTDIR_Msk = 0x2
	// Bit DTDIR.
	SDIO_DCTRL_DTDIR = 0x2
	// Position of DTEN field.
	SDIO_DCTRL_DTEN_Pos = 0x0
	// Bit mask of DTEN field.
	SDIO_DCTRL_DTEN_Msk = 0x1
	// Bit DTEN.
	SDIO_DCTRL_DTEN = 0x1

	// DCOUNT: data counter register
	// Position of DATACOUNT field.
	SDIO_DCOUNT_DATACOUNT_Pos = 0x0
	// Bit mask of DATACOUNT field.
	SDIO_DCOUNT_DATACOUNT_Msk = 0x1ffffff

	// STA: status register
	// Position of CEATAEND field.
	SDIO_STA_CEATAEND_Pos = 0x17
	// Bit mask of CEATAEND field.
	SDIO_STA_CEATAEND_Msk = 0x800000
	// Bit CEATAEND.
	SDIO_STA_CEATAEND = 0x800000
	// Position of SDIOIT field.
	SDIO_STA_SDIOIT_Pos = 0x16
	// Bit mask of SDIOIT field.
	SDIO_STA_SDIOIT_Msk = 0x400000
	// Bit SDIOIT.
	SDIO_STA_SDIOIT = 0x400000
	// Position of RXDAVL field.
	SDIO_STA_RXDAVL_Pos = 0x15
	// Bit mask of RXDAVL field.
	SDIO_STA_RXDAVL_Msk = 0x200000
	// Bit RXDAVL.
	SDIO_STA_RXDAVL = 0x200000
	// Position of TXDAVL field.
	SDIO_STA_TXDAVL_Pos = 0x14
	// Bit mask of TXDAVL field.
	SDIO_STA_TXDAVL_Msk = 0x100000
	// Bit TXDAVL.
	SDIO_STA_TXDAVL = 0x100000
	// Position of RXFIFOE field.
	SDIO_STA_RXFIFOE_Pos = 0x13
	// Bit mask of RXFIFOE field.
	SDIO_STA_RXFIFOE_Msk = 0x80000
	// Bit RXFIFOE.
	SDIO_STA_RXFIFOE = 0x80000
	// Position of TXFIFOE field.
	SDIO_STA_TXFIFOE_Pos = 0x12
	// Bit mask of TXFIFOE field.
	SDIO_STA_TXFIFOE_Msk = 0x40000
	// Bit TXFIFOE.
	SDIO_STA_TXFIFOE = 0x40000
	// Position of RXFIFOF field.
	SDIO_STA_RXFIFOF_Pos = 0x11
	// Bit mask of RXFIFOF field.
	SDIO_STA_RXFIFOF_Msk = 0x20000
	// Bit RXFIFOF.
	SDIO_STA_RXFIFOF = 0x20000
	// Position of TXFIFOF field.
	SDIO_STA_TXFIFOF_Pos = 0x10
	// Bit mask of TXFIFOF field.
	SDIO_STA_TXFIFOF_Msk = 0x10000
	// Bit TXFIFOF.
	SDIO_STA_TXFIFOF = 0x10000
	// Position of RXFIFOHF field.
	SDIO_STA_RXFIFOHF_Pos = 0xf
	// Bit mask of RXFIFOHF field.
	SDIO_STA_RXFIFOHF_Msk = 0x8000
	// Bit RXFIFOHF.
	SDIO_STA_RXFIFOHF = 0x8000
	// Position of TXFIFOHE field.
	SDIO_STA_TXFIFOHE_Pos = 0xe
	// Bit mask of TXFIFOHE field.
	SDIO_STA_TXFIFOHE_Msk = 0x4000
	// Bit TXFIFOHE.
	SDIO_STA_TXFIFOHE = 0x4000
	// Position of RXACT field.
	SDIO_STA_RXACT_Pos = 0xd
	// Bit mask of RXACT field.
	SDIO_STA_RXACT_Msk = 0x2000
	// Bit RXACT.
	SDIO_STA_RXACT = 0x2000
	// Position of TXACT field.
	SDIO_STA_TXACT_Pos = 0xc
	// Bit mask of TXACT field.
	SDIO_STA_TXACT_Msk = 0x1000
	// Bit TXACT.
	SDIO_STA_TXACT = 0x1000
	// Position of CMDACT field.
	SDIO_STA_CMDACT_Pos = 0xb
	// Bit mask of CMDACT field.
	SDIO_STA_CMDACT_Msk = 0x800
	// Bit CMDACT.
	SDIO_STA_CMDACT = 0x800
	// Position of DBCKEND field.
	SDIO_STA_DBCKEND_Pos = 0xa
	// Bit mask of DBCKEND field.
	SDIO_STA_DBCKEND_Msk = 0x400
	// Bit DBCKEND.
	SDIO_STA_DBCKEND = 0x400
	// Position of STBITERR field.
	SDIO_STA_STBITERR_Pos = 0x9
	// Bit mask of STBITERR field.
	SDIO_STA_STBITERR_Msk = 0x200
	// Bit STBITERR.
	SDIO_STA_STBITERR = 0x200
	// Position of DATAEND field.
	SDIO_STA_DATAEND_Pos = 0x8
	// Bit mask of DATAEND field.
	SDIO_STA_DATAEND_Msk = 0x100
	// Bit DATAEND.
	SDIO_STA_DATAEND = 0x100
	// Position of CMDSENT field.
	SDIO_STA_CMDSENT_Pos = 0x7
	// Bit mask of CMDSENT field.
	SDIO_STA_CMDSENT_Msk = 0x80
	// Bit CMDSENT.
	SDIO_STA_CMDSENT = 0x80
	// Position of CMDREND field.
	SDIO_STA_CMDREND_Pos = 0x6
	// Bit mask of CMDREND field.
	SDIO_STA_CMDREND_Msk = 0x40
	// Bit CMDREND.
	SDIO_STA_CMDREND = 0x40
	// Position of RXOVERR field.
	SDIO_STA_RXOVERR_Pos = 0x5
	// Bit mask of RXOVERR field.
	SDIO_STA_RXOVERR_Msk = 0x20
	// Bit RXOVERR.
	SDIO_STA_RXOVERR = 0x20
	// Position of TXUNDERR field.
	SDIO_STA_TXUNDERR_Pos = 0x4
	// Bit mask of TXUNDERR field.
	SDIO_STA_TXUNDERR_Msk = 0x10
	// Bit TXUNDERR.
	SDIO_STA_TXUNDERR = 0x10
	// Position of DTIMEOUT field.
	SDIO_STA_DTIMEOUT_Pos = 0x3
	// Bit mask of DTIMEOUT field.
	SDIO_STA_DTIMEOUT_Msk = 0x8
	// Bit DTIMEOUT.
	SDIO_STA_DTIMEOUT = 0x8
	// Position of CTIMEOUT field.
	SDIO_STA_CTIMEOUT_Pos = 0x2
	// Bit mask of CTIMEOUT field.
	SDIO_STA_CTIMEOUT_Msk = 0x4
	// Bit CTIMEOUT.
	SDIO_STA_CTIMEOUT = 0x4
	// Position of DCRCFAIL field.
	SDIO_STA_DCRCFAIL_Pos = 0x1
	// Bit mask of DCRCFAIL field.
	SDIO_STA_DCRCFAIL_Msk = 0x2
	// Bit DCRCFAIL.
	SDIO_STA_DCRCFAIL = 0x2
	// Position of CCRCFAIL field.
	SDIO_STA_CCRCFAIL_Pos = 0x0
	// Bit mask of CCRCFAIL field.
	SDIO_STA_CCRCFAIL_Msk = 0x1
	// Bit CCRCFAIL.
	SDIO_STA_CCRCFAIL = 0x1

	// ICR: interrupt clear register
	// Position of CEATAENDC field.
	SDIO_ICR_CEATAENDC_Pos = 0x17
	// Bit mask of CEATAENDC field.
	SDIO_ICR_CEATAENDC_Msk = 0x800000
	// Bit CEATAENDC.
	SDIO_ICR_CEATAENDC = 0x800000
	// Position of SDIOITC field.
	SDIO_ICR_SDIOITC_Pos = 0x16
	// Bit mask of SDIOITC field.
	SDIO_ICR_SDIOITC_Msk = 0x400000
	// Bit SDIOITC.
	SDIO_ICR_SDIOITC = 0x400000
	// Position of DBCKENDC field.
	SDIO_ICR_DBCKENDC_Pos = 0xa
	// Bit mask of DBCKENDC field.
	SDIO_ICR_DBCKENDC_Msk = 0x400
	// Bit DBCKENDC.
	SDIO_ICR_DBCKENDC = 0x400
	// Position of STBITERRC field.
	SDIO_ICR_STBITERRC_Pos = 0x9
	// Bit mask of STBITERRC field.
	SDIO_ICR_STBITERRC_Msk = 0x200
	// Bit STBITERRC.
	SDIO_ICR_STBITERRC = 0x200
	// Position of DATAENDC field.
	SDIO_ICR_DATAENDC_Pos = 0x8
	// Bit mask of DATAENDC field.
	SDIO_ICR_DATAENDC_Msk = 0x100
	// Bit DATAENDC.
	SDIO_ICR_DATAENDC = 0x100
	// Position of CMDSENTC field.
	SDIO_ICR_CMDSENTC_Pos = 0x7
	// Bit mask of CMDSENTC field.
	SDIO_ICR_CMDSENTC_Msk = 0x80
	// Bit CMDSENTC.
	SDIO_ICR_CMDSENTC = 0x80
	// Position of CMDRENDC field.
	SDIO_ICR_CMDRENDC_Pos = 0x6
	// Bit mask of CMDRENDC field.
	SDIO_ICR_CMDRENDC_Msk = 0x40
	// Bit CMDRENDC.
	SDIO_ICR_CMDRENDC = 0x40
	// Position of RXOVERRC field.
	SDIO_ICR_RXOVERRC_Pos = 0x5
	// Bit mask of RXOVERRC field.
	SDIO_ICR_RXOVERRC_Msk = 0x20
	// Bit RXOVERRC.
	SDIO_ICR_RXOVERRC = 0x20
	// Position of TXUNDERRC field.
	SDIO_ICR_TXUNDERRC_Pos = 0x4
	// Bit mask of TXUNDERRC field.
	SDIO_ICR_TXUNDERRC_Msk = 0x10
	// Bit TXUNDERRC.
	SDIO_ICR_TXUNDERRC = 0x10
	// Position of DTIMEOUTC field.
	SDIO_ICR_DTIMEOUTC_Pos = 0x3
	// Bit mask of DTIMEOUTC field.
	SDIO_ICR_DTIMEOUTC_Msk = 0x8
	// Bit DTIMEOUTC.
	SDIO_ICR_DTIMEOUTC = 0x8
	// Position of CTIMEOUTC field.
	SDIO_ICR_CTIMEOUTC_Pos = 0x2
	// Bit mask of CTIMEOUTC field.
	SDIO_ICR_CTIMEOUTC_Msk = 0x4
	// Bit CTIMEOUTC.
	SDIO_ICR_CTIMEOUTC = 0x4
	// Position of DCRCFAILC field.
	SDIO_ICR_DCRCFAILC_Pos = 0x1
	// Bit mask of DCRCFAILC field.
	SDIO_ICR_DCRCFAILC_Msk = 0x2
	// Bit DCRCFAILC.
	SDIO_ICR_DCRCFAILC = 0x2
	// Position of CCRCFAILC field.
	SDIO_ICR_CCRCFAILC_Pos = 0x0
	// Bit mask of CCRCFAILC field.
	SDIO_ICR_CCRCFAILC_Msk = 0x1
	// Bit CCRCFAILC.
	SDIO_ICR_CCRCFAILC = 0x1

	// MASK: mask register
	// Position of CEATAENDIE field.
	SDIO_MASK_CEATAENDIE_Pos = 0x17
	// Bit mask of CEATAENDIE field.
	SDIO_MASK_CEATAENDIE_Msk = 0x800000
	// Bit CEATAENDIE.
	SDIO_MASK_CEATAENDIE = 0x800000
	// Position of SDIOITIE field.
	SDIO_MASK_SDIOITIE_Pos = 0x16
	// Bit mask of SDIOITIE field.
	SDIO_MASK_SDIOITIE_Msk = 0x400000
	// Bit SDIOITIE.
	SDIO_MASK_SDIOITIE = 0x400000
	// Position of RXDAVLIE field.
	SDIO_MASK_RXDAVLIE_Pos = 0x15
	// Bit mask of RXDAVLIE field.
	SDIO_MASK_RXDAVLIE_Msk = 0x200000
	// Bit RXDAVLIE.
	SDIO_MASK_RXDAVLIE = 0x200000
	// Position of TXDAVLIE field.
	SDIO_MASK_TXDAVLIE_Pos = 0x14
	// Bit mask of TXDAVLIE field.
	SDIO_MASK_TXDAVLIE_Msk = 0x100000
	// Bit TXDAVLIE.
	SDIO_MASK_TXDAVLIE = 0x100000
	// Position of RXFIFOEIE field.
	SDIO_MASK_RXFIFOEIE_Pos = 0x13
	// Bit mask of RXFIFOEIE field.
	SDIO_MASK_RXFIFOEIE_Msk = 0x80000
	// Bit RXFIFOEIE.
	SDIO_MASK_RXFIFOEIE = 0x80000
	// Position of TXFIFOEIE field.
	SDIO_MASK_TXFIFOEIE_Pos = 0x12
	// Bit mask of TXFIFOEIE field.
	SDIO_MASK_TXFIFOEIE_Msk = 0x40000
	// Bit TXFIFOEIE.
	SDIO_MASK_TXFIFOEIE = 0x40000
	// Position of RXFIFOFIE field.
	SDIO_MASK_RXFIFOFIE_Pos = 0x11
	// Bit mask of RXFIFOFIE field.
	SDIO_MASK_RXFIFOFIE_Msk = 0x20000
	// Bit RXFIFOFIE.
	SDIO_MASK_RXFIFOFIE = 0x20000
	// Position of TXFIFOFIE field.
	SDIO_MASK_TXFIFOFIE_Pos = 0x10
	// Bit mask of TXFIFOFIE field.
	SDIO_MASK_TXFIFOFIE_Msk = 0x10000
	// Bit TXFIFOFIE.
	SDIO_MASK_TXFIFOFIE = 0x10000
	// Position of RXFIFOHFIE field.
	SDIO_MASK_RXFIFOHFIE_Pos = 0xf
	// Bit mask of RXFIFOHFIE field.
	SDIO_MASK_RXFIFOHFIE_Msk = 0x8000
	// Bit RXFIFOHFIE.
	SDIO_MASK_RXFIFOHFIE = 0x8000
	// Position of TXFIFOHEIE field.
	SDIO_MASK_TXFIFOHEIE_Pos = 0xe
	// Bit mask of TXFIFOHEIE field.
	SDIO_MASK_TXFIFOHEIE_Msk = 0x4000
	// Bit TXFIFOHEIE.
	SDIO_MASK_TXFIFOHEIE = 0x4000
	// Position of RXACTIE field.
	SDIO_MASK_RXACTIE_Pos = 0xd
	// Bit mask of RXACTIE field.
	SDIO_MASK_RXACTIE_Msk = 0x2000
	// Bit RXACTIE.
	SDIO_MASK_RXACTIE = 0x2000
	// Position of TXACTIE field.
	SDIO_MASK_TXACTIE_Pos = 0xc
	// Bit mask of TXACTIE field.
	SDIO_MASK_TXACTIE_Msk = 0x1000
	// Bit TXACTIE.
	SDIO_MASK_TXACTIE = 0x1000
	// Position of CMDACTIE field.
	SDIO_MASK_CMDACTIE_Pos = 0xb
	// Bit mask of CMDACTIE field.
	SDIO_MASK_CMDACTIE_Msk = 0x800
	// Bit CMDACTIE.
	SDIO_MASK_CMDACTIE = 0x800
	// Position of DBCKENDIE field.
	SDIO_MASK_DBCKENDIE_Pos = 0xa
	// Bit mask of DBCKENDIE field.
	SDIO_MASK_DBCKENDIE_Msk = 0x400
	// Bit DBCKENDIE.
	SDIO_MASK_DBCKENDIE = 0x400
	// Position of STBITERRIE field.
	SDIO_MASK_STBITERRIE_Pos = 0x9
	// Bit mask of STBITERRIE field.
	SDIO_MASK_STBITERRIE_Msk = 0x200
	// Bit STBITERRIE.
	SDIO_MASK_STBITERRIE = 0x200
	// Position of DATAENDIE field.
	SDIO_MASK_DATAENDIE_Pos = 0x8
	// Bit mask of DATAENDIE field.
	SDIO_MASK_DATAENDIE_Msk = 0x100
	// Bit DATAENDIE.
	SDIO_MASK_DATAENDIE = 0x100
	// Position of CMDSENTIE field.
	SDIO_MASK_CMDSENTIE_Pos = 0x7
	// Bit mask of CMDSENTIE field.
	SDIO_MASK_CMDSENTIE_Msk = 0x80
	// Bit CMDSENTIE.
	SDIO_MASK_CMDSENTIE = 0x80
	// Position of CMDRENDIE field.
	SDIO_MASK_CMDRENDIE_Pos = 0x6
	// Bit mask of CMDRENDIE field.
	SDIO_MASK_CMDRENDIE_Msk = 0x40
	// Bit CMDRENDIE.
	SDIO_MASK_CMDRENDIE = 0x40
	// Position of RXOVERRIE field.
	SDIO_MASK_RXOVERRIE_Pos = 0x5
	// Bit mask of RXOVERRIE field.
	SDIO_MASK_RXOVERRIE_Msk = 0x20
	// Bit RXOVERRIE.
	SDIO_MASK_RXOVERRIE = 0x20
	// Position of TXUNDERRIE field.
	SDIO_MASK_TXUNDERRIE_Pos = 0x4
	// Bit mask of TXUNDERRIE field.
	SDIO_MASK_TXUNDERRIE_Msk = 0x10
	// Bit TXUNDERRIE.
	SDIO_MASK_TXUNDERRIE = 0x10
	// Position of DTIMEOUTIE field.
	SDIO_MASK_DTIMEOUTIE_Pos = 0x3
	// Bit mask of DTIMEOUTIE field.
	SDIO_MASK_DTIMEOUTIE_Msk = 0x8
	// Bit DTIMEOUTIE.
	SDIO_MASK_DTIMEOUTIE = 0x8
	// Position of CTIMEOUTIE field.
	SDIO_MASK_CTIMEOUTIE_Pos = 0x2
	// Bit mask of CTIMEOUTIE field.
	SDIO_MASK_CTIMEOUTIE_Msk = 0x4
	// Bit CTIMEOUTIE.
	SDIO_MASK_CTIMEOUTIE = 0x4
	// Position of DCRCFAILIE field.
	SDIO_MASK_DCRCFAILIE_Pos = 0x1
	// Bit mask of DCRCFAILIE field.
	SDIO_MASK_DCRCFAILIE_Msk = 0x2
	// Bit DCRCFAILIE.
	SDIO_MASK_DCRCFAILIE = 0x2
	// Position of CCRCFAILIE field.
	SDIO_MASK_CCRCFAILIE_Pos = 0x0
	// Bit mask of CCRCFAILIE field.
	SDIO_MASK_CCRCFAILIE_Msk = 0x1
	// Bit CCRCFAILIE.
	SDIO_MASK_CCRCFAILIE = 0x1

	// FIFOCNT: FIFO counter register
	// Position of FIFOCOUNT field.
	SDIO_FIFOCNT_FIFOCOUNT_Pos = 0x0
	// Bit mask of FIFOCOUNT field.
	SDIO_FIFOCNT_FIFOCOUNT_Msk = 0xffffff

	// FIFO: data FIFO register
	// Position of FIFOData field.
	SDIO_FIFO_FIFOData_Pos = 0x0
	// Bit mask of FIFOData field.
	SDIO_FIFO_FIFOData_Msk = 0xffffffff
)

// Bitfields for EXTI: External interrupt/event controller
const (
	// IMR1: Interrupt mask register
	// Position of MR0 field.
	EXTI_IMR1_MR0_Pos = 0x0
	// Bit mask of MR0 field.
	EXTI_IMR1_MR0_Msk = 0x1
	// Bit MR0.
	EXTI_IMR1_MR0 = 0x1
	// Interrupt request line is masked
	EXTI_IMR1_MR0_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR0_Unmasked = 0x1
	// Position of MR1 field.
	EXTI_IMR1_MR1_Pos = 0x1
	// Bit mask of MR1 field.
	EXTI_IMR1_MR1_Msk = 0x2
	// Bit MR1.
	EXTI_IMR1_MR1 = 0x2
	// Interrupt request line is masked
	EXTI_IMR1_MR1_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR1_Unmasked = 0x1
	// Position of MR2 field.
	EXTI_IMR1_MR2_Pos = 0x2
	// Bit mask of MR2 field.
	EXTI_IMR1_MR2_Msk = 0x4
	// Bit MR2.
	EXTI_IMR1_MR2 = 0x4
	// Interrupt request line is masked
	EXTI_IMR1_MR2_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR2_Unmasked = 0x1
	// Position of MR3 field.
	EXTI_IMR1_MR3_Pos = 0x3
	// Bit mask of MR3 field.
	EXTI_IMR1_MR3_Msk = 0x8
	// Bit MR3.
	EXTI_IMR1_MR3 = 0x8
	// Interrupt request line is masked
	EXTI_IMR1_MR3_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR3_Unmasked = 0x1
	// Position of MR4 field.
	EXTI_IMR1_MR4_Pos = 0x4
	// Bit mask of MR4 field.
	EXTI_IMR1_MR4_Msk = 0x10
	// Bit MR4.
	EXTI_IMR1_MR4 = 0x10
	// Interrupt request line is masked
	EXTI_IMR1_MR4_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR4_Unmasked = 0x1
	// Position of MR5 field.
	EXTI_IMR1_MR5_Pos = 0x5
	// Bit mask of MR5 field.
	EXTI_IMR1_MR5_Msk = 0x20
	// Bit MR5.
	EXTI_IMR1_MR5 = 0x20
	// Interrupt request line is masked
	EXTI_IMR1_MR5_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR5_Unmasked = 0x1
	// Position of MR6 field.
	EXTI_IMR1_MR6_Pos = 0x6
	// Bit mask of MR6 field.
	EXTI_IMR1_MR6_Msk = 0x40
	// Bit MR6.
	EXTI_IMR1_MR6 = 0x40
	// Interrupt request line is masked
	EXTI_IMR1_MR6_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR6_Unmasked = 0x1
	// Position of MR7 field.
	EXTI_IMR1_MR7_Pos = 0x7
	// Bit mask of MR7 field.
	EXTI_IMR1_MR7_Msk = 0x80
	// Bit MR7.
	EXTI_IMR1_MR7 = 0x80
	// Interrupt request line is masked
	EXTI_IMR1_MR7_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR7_Unmasked = 0x1
	// Position of MR8 field.
	EXTI_IMR1_MR8_Pos = 0x8
	// Bit mask of MR8 field.
	EXTI_IMR1_MR8_Msk = 0x100
	// Bit MR8.
	EXTI_IMR1_MR8 = 0x100
	// Interrupt request line is masked
	EXTI_IMR1_MR8_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR8_Unmasked = 0x1
	// Position of MR9 field.
	EXTI_IMR1_MR9_Pos = 0x9
	// Bit mask of MR9 field.
	EXTI_IMR1_MR9_Msk = 0x200
	// Bit MR9.
	EXTI_IMR1_MR9 = 0x200
	// Interrupt request line is masked
	EXTI_IMR1_MR9_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR9_Unmasked = 0x1
	// Position of MR10 field.
	EXTI_IMR1_MR10_Pos = 0xa
	// Bit mask of MR10 field.
	EXTI_IMR1_MR10_Msk = 0x400
	// Bit MR10.
	EXTI_IMR1_MR10 = 0x400
	// Interrupt request line is masked
	EXTI_IMR1_MR10_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR10_Unmasked = 0x1
	// Position of MR11 field.
	EXTI_IMR1_MR11_Pos = 0xb
	// Bit mask of MR11 field.
	EXTI_IMR1_MR11_Msk = 0x800
	// Bit MR11.
	EXTI_IMR1_MR11 = 0x800
	// Interrupt request line is masked
	EXTI_IMR1_MR11_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR11_Unmasked = 0x1
	// Position of MR12 field.
	EXTI_IMR1_MR12_Pos = 0xc
	// Bit mask of MR12 field.
	EXTI_IMR1_MR12_Msk = 0x1000
	// Bit MR12.
	EXTI_IMR1_MR12 = 0x1000
	// Interrupt request line is masked
	EXTI_IMR1_MR12_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR12_Unmasked = 0x1
	// Position of MR13 field.
	EXTI_IMR1_MR13_Pos = 0xd
	// Bit mask of MR13 field.
	EXTI_IMR1_MR13_Msk = 0x2000
	// Bit MR13.
	EXTI_IMR1_MR13 = 0x2000
	// Interrupt request line is masked
	EXTI_IMR1_MR13_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR13_Unmasked = 0x1
	// Position of MR14 field.
	EXTI_IMR1_MR14_Pos = 0xe
	// Bit mask of MR14 field.
	EXTI_IMR1_MR14_Msk = 0x4000
	// Bit MR14.
	EXTI_IMR1_MR14 = 0x4000
	// Interrupt request line is masked
	EXTI_IMR1_MR14_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR14_Unmasked = 0x1
	// Position of MR15 field.
	EXTI_IMR1_MR15_Pos = 0xf
	// Bit mask of MR15 field.
	EXTI_IMR1_MR15_Msk = 0x8000
	// Bit MR15.
	EXTI_IMR1_MR15 = 0x8000
	// Interrupt request line is masked
	EXTI_IMR1_MR15_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR15_Unmasked = 0x1
	// Position of MR16 field.
	EXTI_IMR1_MR16_Pos = 0x10
	// Bit mask of MR16 field.
	EXTI_IMR1_MR16_Msk = 0x10000
	// Bit MR16.
	EXTI_IMR1_MR16 = 0x10000
	// Interrupt request line is masked
	EXTI_IMR1_MR16_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR16_Unmasked = 0x1
	// Position of MR17 field.
	EXTI_IMR1_MR17_Pos = 0x11
	// Bit mask of MR17 field.
	EXTI_IMR1_MR17_Msk = 0x20000
	// Bit MR17.
	EXTI_IMR1_MR17 = 0x20000
	// Interrupt request line is masked
	EXTI_IMR1_MR17_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR17_Unmasked = 0x1
	// Position of MR18 field.
	EXTI_IMR1_MR18_Pos = 0x12
	// Bit mask of MR18 field.
	EXTI_IMR1_MR18_Msk = 0x40000
	// Bit MR18.
	EXTI_IMR1_MR18 = 0x40000
	// Interrupt request line is masked
	EXTI_IMR1_MR18_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR18_Unmasked = 0x1
	// Position of MR19 field.
	EXTI_IMR1_MR19_Pos = 0x13
	// Bit mask of MR19 field.
	EXTI_IMR1_MR19_Msk = 0x80000
	// Bit MR19.
	EXTI_IMR1_MR19 = 0x80000
	// Interrupt request line is masked
	EXTI_IMR1_MR19_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR19_Unmasked = 0x1
	// Position of MR20 field.
	EXTI_IMR1_MR20_Pos = 0x14
	// Bit mask of MR20 field.
	EXTI_IMR1_MR20_Msk = 0x100000
	// Bit MR20.
	EXTI_IMR1_MR20 = 0x100000
	// Interrupt request line is masked
	EXTI_IMR1_MR20_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR20_Unmasked = 0x1
	// Position of MR21 field.
	EXTI_IMR1_MR21_Pos = 0x15
	// Bit mask of MR21 field.
	EXTI_IMR1_MR21_Msk = 0x200000
	// Bit MR21.
	EXTI_IMR1_MR21 = 0x200000
	// Interrupt request line is masked
	EXTI_IMR1_MR21_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR21_Unmasked = 0x1
	// Position of MR22 field.
	EXTI_IMR1_MR22_Pos = 0x16
	// Bit mask of MR22 field.
	EXTI_IMR1_MR22_Msk = 0x400000
	// Bit MR22.
	EXTI_IMR1_MR22 = 0x400000
	// Interrupt request line is masked
	EXTI_IMR1_MR22_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR22_Unmasked = 0x1
	// Position of MR23 field.
	EXTI_IMR1_MR23_Pos = 0x17
	// Bit mask of MR23 field.
	EXTI_IMR1_MR23_Msk = 0x800000
	// Bit MR23.
	EXTI_IMR1_MR23 = 0x800000
	// Interrupt request line is masked
	EXTI_IMR1_MR23_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR23_Unmasked = 0x1
	// Position of MR24 field.
	EXTI_IMR1_MR24_Pos = 0x18
	// Bit mask of MR24 field.
	EXTI_IMR1_MR24_Msk = 0x1000000
	// Bit MR24.
	EXTI_IMR1_MR24 = 0x1000000
	// Interrupt request line is masked
	EXTI_IMR1_MR24_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR24_Unmasked = 0x1
	// Position of MR25 field.
	EXTI_IMR1_MR25_Pos = 0x19
	// Bit mask of MR25 field.
	EXTI_IMR1_MR25_Msk = 0x2000000
	// Bit MR25.
	EXTI_IMR1_MR25 = 0x2000000
	// Interrupt request line is masked
	EXTI_IMR1_MR25_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR25_Unmasked = 0x1
	// Position of MR26 field.
	EXTI_IMR1_MR26_Pos = 0x1a
	// Bit mask of MR26 field.
	EXTI_IMR1_MR26_Msk = 0x4000000
	// Bit MR26.
	EXTI_IMR1_MR26 = 0x4000000
	// Interrupt request line is masked
	EXTI_IMR1_MR26_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR26_Unmasked = 0x1
	// Position of MR27 field.
	EXTI_IMR1_MR27_Pos = 0x1b
	// Bit mask of MR27 field.
	EXTI_IMR1_MR27_Msk = 0x8000000
	// Bit MR27.
	EXTI_IMR1_MR27 = 0x8000000
	// Interrupt request line is masked
	EXTI_IMR1_MR27_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR27_Unmasked = 0x1
	// Position of MR28 field.
	EXTI_IMR1_MR28_Pos = 0x1c
	// Bit mask of MR28 field.
	EXTI_IMR1_MR28_Msk = 0x10000000
	// Bit MR28.
	EXTI_IMR1_MR28 = 0x10000000
	// Interrupt request line is masked
	EXTI_IMR1_MR28_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR28_Unmasked = 0x1
	// Position of MR29 field.
	EXTI_IMR1_MR29_Pos = 0x1d
	// Bit mask of MR29 field.
	EXTI_IMR1_MR29_Msk = 0x20000000
	// Bit MR29.
	EXTI_IMR1_MR29 = 0x20000000
	// Interrupt request line is masked
	EXTI_IMR1_MR29_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR29_Unmasked = 0x1
	// Position of MR30 field.
	EXTI_IMR1_MR30_Pos = 0x1e
	// Bit mask of MR30 field.
	EXTI_IMR1_MR30_Msk = 0x40000000
	// Bit MR30.
	EXTI_IMR1_MR30 = 0x40000000
	// Interrupt request line is masked
	EXTI_IMR1_MR30_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR30_Unmasked = 0x1
	// Position of MR31 field.
	EXTI_IMR1_MR31_Pos = 0x1f
	// Bit mask of MR31 field.
	EXTI_IMR1_MR31_Msk = 0x80000000
	// Bit MR31.
	EXTI_IMR1_MR31 = 0x80000000
	// Interrupt request line is masked
	EXTI_IMR1_MR31_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR1_MR31_Unmasked = 0x1

	// EMR1: Event mask register
	// Position of MR0 field.
	EXTI_EMR1_MR0_Pos = 0x0
	// Bit mask of MR0 field.
	EXTI_EMR1_MR0_Msk = 0x1
	// Bit MR0.
	EXTI_EMR1_MR0 = 0x1
	// Interrupt request line is masked
	EXTI_EMR1_MR0_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR0_Unmasked = 0x1
	// Position of MR1 field.
	EXTI_EMR1_MR1_Pos = 0x1
	// Bit mask of MR1 field.
	EXTI_EMR1_MR1_Msk = 0x2
	// Bit MR1.
	EXTI_EMR1_MR1 = 0x2
	// Interrupt request line is masked
	EXTI_EMR1_MR1_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR1_Unmasked = 0x1
	// Position of MR2 field.
	EXTI_EMR1_MR2_Pos = 0x2
	// Bit mask of MR2 field.
	EXTI_EMR1_MR2_Msk = 0x4
	// Bit MR2.
	EXTI_EMR1_MR2 = 0x4
	// Interrupt request line is masked
	EXTI_EMR1_MR2_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR2_Unmasked = 0x1
	// Position of MR3 field.
	EXTI_EMR1_MR3_Pos = 0x3
	// Bit mask of MR3 field.
	EXTI_EMR1_MR3_Msk = 0x8
	// Bit MR3.
	EXTI_EMR1_MR3 = 0x8
	// Interrupt request line is masked
	EXTI_EMR1_MR3_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR3_Unmasked = 0x1
	// Position of MR4 field.
	EXTI_EMR1_MR4_Pos = 0x4
	// Bit mask of MR4 field.
	EXTI_EMR1_MR4_Msk = 0x10
	// Bit MR4.
	EXTI_EMR1_MR4 = 0x10
	// Interrupt request line is masked
	EXTI_EMR1_MR4_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR4_Unmasked = 0x1
	// Position of MR5 field.
	EXTI_EMR1_MR5_Pos = 0x5
	// Bit mask of MR5 field.
	EXTI_EMR1_MR5_Msk = 0x20
	// Bit MR5.
	EXTI_EMR1_MR5 = 0x20
	// Interrupt request line is masked
	EXTI_EMR1_MR5_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR5_Unmasked = 0x1
	// Position of MR6 field.
	EXTI_EMR1_MR6_Pos = 0x6
	// Bit mask of MR6 field.
	EXTI_EMR1_MR6_Msk = 0x40
	// Bit MR6.
	EXTI_EMR1_MR6 = 0x40
	// Interrupt request line is masked
	EXTI_EMR1_MR6_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR6_Unmasked = 0x1
	// Position of MR7 field.
	EXTI_EMR1_MR7_Pos = 0x7
	// Bit mask of MR7 field.
	EXTI_EMR1_MR7_Msk = 0x80
	// Bit MR7.
	EXTI_EMR1_MR7 = 0x80
	// Interrupt request line is masked
	EXTI_EMR1_MR7_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR7_Unmasked = 0x1
	// Position of MR8 field.
	EXTI_EMR1_MR8_Pos = 0x8
	// Bit mask of MR8 field.
	EXTI_EMR1_MR8_Msk = 0x100
	// Bit MR8.
	EXTI_EMR1_MR8 = 0x100
	// Interrupt request line is masked
	EXTI_EMR1_MR8_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR8_Unmasked = 0x1
	// Position of MR9 field.
	EXTI_EMR1_MR9_Pos = 0x9
	// Bit mask of MR9 field.
	EXTI_EMR1_MR9_Msk = 0x200
	// Bit MR9.
	EXTI_EMR1_MR9 = 0x200
	// Interrupt request line is masked
	EXTI_EMR1_MR9_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR9_Unmasked = 0x1
	// Position of MR10 field.
	EXTI_EMR1_MR10_Pos = 0xa
	// Bit mask of MR10 field.
	EXTI_EMR1_MR10_Msk = 0x400
	// Bit MR10.
	EXTI_EMR1_MR10 = 0x400
	// Interrupt request line is masked
	EXTI_EMR1_MR10_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR10_Unmasked = 0x1
	// Position of MR11 field.
	EXTI_EMR1_MR11_Pos = 0xb
	// Bit mask of MR11 field.
	EXTI_EMR1_MR11_Msk = 0x800
	// Bit MR11.
	EXTI_EMR1_MR11 = 0x800
	// Interrupt request line is masked
	EXTI_EMR1_MR11_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR11_Unmasked = 0x1
	// Position of MR12 field.
	EXTI_EMR1_MR12_Pos = 0xc
	// Bit mask of MR12 field.
	EXTI_EMR1_MR12_Msk = 0x1000
	// Bit MR12.
	EXTI_EMR1_MR12 = 0x1000
	// Interrupt request line is masked
	EXTI_EMR1_MR12_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR12_Unmasked = 0x1
	// Position of MR13 field.
	EXTI_EMR1_MR13_Pos = 0xd
	// Bit mask of MR13 field.
	EXTI_EMR1_MR13_Msk = 0x2000
	// Bit MR13.
	EXTI_EMR1_MR13 = 0x2000
	// Interrupt request line is masked
	EXTI_EMR1_MR13_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR13_Unmasked = 0x1
	// Position of MR14 field.
	EXTI_EMR1_MR14_Pos = 0xe
	// Bit mask of MR14 field.
	EXTI_EMR1_MR14_Msk = 0x4000
	// Bit MR14.
	EXTI_EMR1_MR14 = 0x4000
	// Interrupt request line is masked
	EXTI_EMR1_MR14_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR14_Unmasked = 0x1
	// Position of MR15 field.
	EXTI_EMR1_MR15_Pos = 0xf
	// Bit mask of MR15 field.
	EXTI_EMR1_MR15_Msk = 0x8000
	// Bit MR15.
	EXTI_EMR1_MR15 = 0x8000
	// Interrupt request line is masked
	EXTI_EMR1_MR15_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR15_Unmasked = 0x1
	// Position of MR16 field.
	EXTI_EMR1_MR16_Pos = 0x10
	// Bit mask of MR16 field.
	EXTI_EMR1_MR16_Msk = 0x10000
	// Bit MR16.
	EXTI_EMR1_MR16 = 0x10000
	// Interrupt request line is masked
	EXTI_EMR1_MR16_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR16_Unmasked = 0x1
	// Position of MR17 field.
	EXTI_EMR1_MR17_Pos = 0x11
	// Bit mask of MR17 field.
	EXTI_EMR1_MR17_Msk = 0x20000
	// Bit MR17.
	EXTI_EMR1_MR17 = 0x20000
	// Interrupt request line is masked
	EXTI_EMR1_MR17_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR17_Unmasked = 0x1
	// Position of MR18 field.
	EXTI_EMR1_MR18_Pos = 0x12
	// Bit mask of MR18 field.
	EXTI_EMR1_MR18_Msk = 0x40000
	// Bit MR18.
	EXTI_EMR1_MR18 = 0x40000
	// Interrupt request line is masked
	EXTI_EMR1_MR18_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR18_Unmasked = 0x1
	// Position of MR19 field.
	EXTI_EMR1_MR19_Pos = 0x13
	// Bit mask of MR19 field.
	EXTI_EMR1_MR19_Msk = 0x80000
	// Bit MR19.
	EXTI_EMR1_MR19 = 0x80000
	// Interrupt request line is masked
	EXTI_EMR1_MR19_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR19_Unmasked = 0x1
	// Position of MR20 field.
	EXTI_EMR1_MR20_Pos = 0x14
	// Bit mask of MR20 field.
	EXTI_EMR1_MR20_Msk = 0x100000
	// Bit MR20.
	EXTI_EMR1_MR20 = 0x100000
	// Interrupt request line is masked
	EXTI_EMR1_MR20_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR20_Unmasked = 0x1
	// Position of MR21 field.
	EXTI_EMR1_MR21_Pos = 0x15
	// Bit mask of MR21 field.
	EXTI_EMR1_MR21_Msk = 0x200000
	// Bit MR21.
	EXTI_EMR1_MR21 = 0x200000
	// Interrupt request line is masked
	EXTI_EMR1_MR21_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR21_Unmasked = 0x1
	// Position of MR22 field.
	EXTI_EMR1_MR22_Pos = 0x16
	// Bit mask of MR22 field.
	EXTI_EMR1_MR22_Msk = 0x400000
	// Bit MR22.
	EXTI_EMR1_MR22 = 0x400000
	// Interrupt request line is masked
	EXTI_EMR1_MR22_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR22_Unmasked = 0x1
	// Position of MR23 field.
	EXTI_EMR1_MR23_Pos = 0x17
	// Bit mask of MR23 field.
	EXTI_EMR1_MR23_Msk = 0x800000
	// Bit MR23.
	EXTI_EMR1_MR23 = 0x800000
	// Interrupt request line is masked
	EXTI_EMR1_MR23_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR23_Unmasked = 0x1
	// Position of MR24 field.
	EXTI_EMR1_MR24_Pos = 0x18
	// Bit mask of MR24 field.
	EXTI_EMR1_MR24_Msk = 0x1000000
	// Bit MR24.
	EXTI_EMR1_MR24 = 0x1000000
	// Interrupt request line is masked
	EXTI_EMR1_MR24_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR24_Unmasked = 0x1
	// Position of MR25 field.
	EXTI_EMR1_MR25_Pos = 0x19
	// Bit mask of MR25 field.
	EXTI_EMR1_MR25_Msk = 0x2000000
	// Bit MR25.
	EXTI_EMR1_MR25 = 0x2000000
	// Interrupt request line is masked
	EXTI_EMR1_MR25_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR25_Unmasked = 0x1
	// Position of MR26 field.
	EXTI_EMR1_MR26_Pos = 0x1a
	// Bit mask of MR26 field.
	EXTI_EMR1_MR26_Msk = 0x4000000
	// Bit MR26.
	EXTI_EMR1_MR26 = 0x4000000
	// Interrupt request line is masked
	EXTI_EMR1_MR26_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR26_Unmasked = 0x1
	// Position of MR27 field.
	EXTI_EMR1_MR27_Pos = 0x1b
	// Bit mask of MR27 field.
	EXTI_EMR1_MR27_Msk = 0x8000000
	// Bit MR27.
	EXTI_EMR1_MR27 = 0x8000000
	// Interrupt request line is masked
	EXTI_EMR1_MR27_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR27_Unmasked = 0x1
	// Position of MR28 field.
	EXTI_EMR1_MR28_Pos = 0x1c
	// Bit mask of MR28 field.
	EXTI_EMR1_MR28_Msk = 0x10000000
	// Bit MR28.
	EXTI_EMR1_MR28 = 0x10000000
	// Interrupt request line is masked
	EXTI_EMR1_MR28_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR28_Unmasked = 0x1
	// Position of MR29 field.
	EXTI_EMR1_MR29_Pos = 0x1d
	// Bit mask of MR29 field.
	EXTI_EMR1_MR29_Msk = 0x20000000
	// Bit MR29.
	EXTI_EMR1_MR29 = 0x20000000
	// Interrupt request line is masked
	EXTI_EMR1_MR29_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR29_Unmasked = 0x1
	// Position of MR30 field.
	EXTI_EMR1_MR30_Pos = 0x1e
	// Bit mask of MR30 field.
	EXTI_EMR1_MR30_Msk = 0x40000000
	// Bit MR30.
	EXTI_EMR1_MR30 = 0x40000000
	// Interrupt request line is masked
	EXTI_EMR1_MR30_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR30_Unmasked = 0x1
	// Position of MR31 field.
	EXTI_EMR1_MR31_Pos = 0x1f
	// Bit mask of MR31 field.
	EXTI_EMR1_MR31_Msk = 0x80000000
	// Bit MR31.
	EXTI_EMR1_MR31 = 0x80000000
	// Interrupt request line is masked
	EXTI_EMR1_MR31_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR1_MR31_Unmasked = 0x1

	// RTSR1: Rising Trigger selection register
	// Position of TR0 field.
	EXTI_RTSR1_TR0_Pos = 0x0
	// Bit mask of TR0 field.
	EXTI_RTSR1_TR0_Msk = 0x1
	// Bit TR0.
	EXTI_RTSR1_TR0 = 0x1
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR0_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR0_Enabled = 0x1
	// Position of TR1 field.
	EXTI_RTSR1_TR1_Pos = 0x1
	// Bit mask of TR1 field.
	EXTI_RTSR1_TR1_Msk = 0x2
	// Bit TR1.
	EXTI_RTSR1_TR1 = 0x2
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR1_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR1_Enabled = 0x1
	// Position of TR2 field.
	EXTI_RTSR1_TR2_Pos = 0x2
	// Bit mask of TR2 field.
	EXTI_RTSR1_TR2_Msk = 0x4
	// Bit TR2.
	EXTI_RTSR1_TR2 = 0x4
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR2_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR2_Enabled = 0x1
	// Position of TR3 field.
	EXTI_RTSR1_TR3_Pos = 0x3
	// Bit mask of TR3 field.
	EXTI_RTSR1_TR3_Msk = 0x8
	// Bit TR3.
	EXTI_RTSR1_TR3 = 0x8
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR3_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR3_Enabled = 0x1
	// Position of TR4 field.
	EXTI_RTSR1_TR4_Pos = 0x4
	// Bit mask of TR4 field.
	EXTI_RTSR1_TR4_Msk = 0x10
	// Bit TR4.
	EXTI_RTSR1_TR4 = 0x10
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR4_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR4_Enabled = 0x1
	// Position of TR5 field.
	EXTI_RTSR1_TR5_Pos = 0x5
	// Bit mask of TR5 field.
	EXTI_RTSR1_TR5_Msk = 0x20
	// Bit TR5.
	EXTI_RTSR1_TR5 = 0x20
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR5_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR5_Enabled = 0x1
	// Position of TR6 field.
	EXTI_RTSR1_TR6_Pos = 0x6
	// Bit mask of TR6 field.
	EXTI_RTSR1_TR6_Msk = 0x40
	// Bit TR6.
	EXTI_RTSR1_TR6 = 0x40
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR6_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR6_Enabled = 0x1
	// Position of TR7 field.
	EXTI_RTSR1_TR7_Pos = 0x7
	// Bit mask of TR7 field.
	EXTI_RTSR1_TR7_Msk = 0x80
	// Bit TR7.
	EXTI_RTSR1_TR7 = 0x80
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR7_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR7_Enabled = 0x1
	// Position of TR8 field.
	EXTI_RTSR1_TR8_Pos = 0x8
	// Bit mask of TR8 field.
	EXTI_RTSR1_TR8_Msk = 0x100
	// Bit TR8.
	EXTI_RTSR1_TR8 = 0x100
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR8_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR8_Enabled = 0x1
	// Position of TR9 field.
	EXTI_RTSR1_TR9_Pos = 0x9
	// Bit mask of TR9 field.
	EXTI_RTSR1_TR9_Msk = 0x200
	// Bit TR9.
	EXTI_RTSR1_TR9 = 0x200
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR9_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR9_Enabled = 0x1
	// Position of TR10 field.
	EXTI_RTSR1_TR10_Pos = 0xa
	// Bit mask of TR10 field.
	EXTI_RTSR1_TR10_Msk = 0x400
	// Bit TR10.
	EXTI_RTSR1_TR10 = 0x400
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR10_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR10_Enabled = 0x1
	// Position of TR11 field.
	EXTI_RTSR1_TR11_Pos = 0xb
	// Bit mask of TR11 field.
	EXTI_RTSR1_TR11_Msk = 0x800
	// Bit TR11.
	EXTI_RTSR1_TR11 = 0x800
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR11_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR11_Enabled = 0x1
	// Position of TR12 field.
	EXTI_RTSR1_TR12_Pos = 0xc
	// Bit mask of TR12 field.
	EXTI_RTSR1_TR12_Msk = 0x1000
	// Bit TR12.
	EXTI_RTSR1_TR12 = 0x1000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR12_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR12_Enabled = 0x1
	// Position of TR13 field.
	EXTI_RTSR1_TR13_Pos = 0xd
	// Bit mask of TR13 field.
	EXTI_RTSR1_TR13_Msk = 0x2000
	// Bit TR13.
	EXTI_RTSR1_TR13 = 0x2000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR13_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR13_Enabled = 0x1
	// Position of TR14 field.
	EXTI_RTSR1_TR14_Pos = 0xe
	// Bit mask of TR14 field.
	EXTI_RTSR1_TR14_Msk = 0x4000
	// Bit TR14.
	EXTI_RTSR1_TR14 = 0x4000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR14_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR14_Enabled = 0x1
	// Position of TR15 field.
	EXTI_RTSR1_TR15_Pos = 0xf
	// Bit mask of TR15 field.
	EXTI_RTSR1_TR15_Msk = 0x8000
	// Bit TR15.
	EXTI_RTSR1_TR15 = 0x8000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR15_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR15_Enabled = 0x1
	// Position of TR16 field.
	EXTI_RTSR1_TR16_Pos = 0x10
	// Bit mask of TR16 field.
	EXTI_RTSR1_TR16_Msk = 0x10000
	// Bit TR16.
	EXTI_RTSR1_TR16 = 0x10000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR16_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR16_Enabled = 0x1
	// Position of TR18 field.
	EXTI_RTSR1_TR18_Pos = 0x12
	// Bit mask of TR18 field.
	EXTI_RTSR1_TR18_Msk = 0x40000
	// Bit TR18.
	EXTI_RTSR1_TR18 = 0x40000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR18_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR18_Enabled = 0x1
	// Position of TR19 field.
	EXTI_RTSR1_TR19_Pos = 0x13
	// Bit mask of TR19 field.
	EXTI_RTSR1_TR19_Msk = 0x80000
	// Bit TR19.
	EXTI_RTSR1_TR19 = 0x80000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR19_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR19_Enabled = 0x1
	// Position of TR20 field.
	EXTI_RTSR1_TR20_Pos = 0x14
	// Bit mask of TR20 field.
	EXTI_RTSR1_TR20_Msk = 0x100000
	// Bit TR20.
	EXTI_RTSR1_TR20 = 0x100000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR20_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR20_Enabled = 0x1
	// Position of TR21 field.
	EXTI_RTSR1_TR21_Pos = 0x15
	// Bit mask of TR21 field.
	EXTI_RTSR1_TR21_Msk = 0x200000
	// Bit TR21.
	EXTI_RTSR1_TR21 = 0x200000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR21_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR21_Enabled = 0x1
	// Position of TR22 field.
	EXTI_RTSR1_TR22_Pos = 0x16
	// Bit mask of TR22 field.
	EXTI_RTSR1_TR22_Msk = 0x400000
	// Bit TR22.
	EXTI_RTSR1_TR22 = 0x400000
	// Rising edge trigger is disabled
	EXTI_RTSR1_TR22_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR1_TR22_Enabled = 0x1

	// FTSR1: Falling Trigger selection register
	// Position of TR0 field.
	EXTI_FTSR1_TR0_Pos = 0x0
	// Bit mask of TR0 field.
	EXTI_FTSR1_TR0_Msk = 0x1
	// Bit TR0.
	EXTI_FTSR1_TR0 = 0x1
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR0_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR0_Enabled = 0x1
	// Position of TR1 field.
	EXTI_FTSR1_TR1_Pos = 0x1
	// Bit mask of TR1 field.
	EXTI_FTSR1_TR1_Msk = 0x2
	// Bit TR1.
	EXTI_FTSR1_TR1 = 0x2
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR1_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR1_Enabled = 0x1
	// Position of TR2 field.
	EXTI_FTSR1_TR2_Pos = 0x2
	// Bit mask of TR2 field.
	EXTI_FTSR1_TR2_Msk = 0x4
	// Bit TR2.
	EXTI_FTSR1_TR2 = 0x4
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR2_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR2_Enabled = 0x1
	// Position of TR3 field.
	EXTI_FTSR1_TR3_Pos = 0x3
	// Bit mask of TR3 field.
	EXTI_FTSR1_TR3_Msk = 0x8
	// Bit TR3.
	EXTI_FTSR1_TR3 = 0x8
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR3_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR3_Enabled = 0x1
	// Position of TR4 field.
	EXTI_FTSR1_TR4_Pos = 0x4
	// Bit mask of TR4 field.
	EXTI_FTSR1_TR4_Msk = 0x10
	// Bit TR4.
	EXTI_FTSR1_TR4 = 0x10
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR4_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR4_Enabled = 0x1
	// Position of TR5 field.
	EXTI_FTSR1_TR5_Pos = 0x5
	// Bit mask of TR5 field.
	EXTI_FTSR1_TR5_Msk = 0x20
	// Bit TR5.
	EXTI_FTSR1_TR5 = 0x20
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR5_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR5_Enabled = 0x1
	// Position of TR6 field.
	EXTI_FTSR1_TR6_Pos = 0x6
	// Bit mask of TR6 field.
	EXTI_FTSR1_TR6_Msk = 0x40
	// Bit TR6.
	EXTI_FTSR1_TR6 = 0x40
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR6_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR6_Enabled = 0x1
	// Position of TR7 field.
	EXTI_FTSR1_TR7_Pos = 0x7
	// Bit mask of TR7 field.
	EXTI_FTSR1_TR7_Msk = 0x80
	// Bit TR7.
	EXTI_FTSR1_TR7 = 0x80
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR7_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR7_Enabled = 0x1
	// Position of TR8 field.
	EXTI_FTSR1_TR8_Pos = 0x8
	// Bit mask of TR8 field.
	EXTI_FTSR1_TR8_Msk = 0x100
	// Bit TR8.
	EXTI_FTSR1_TR8 = 0x100
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR8_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR8_Enabled = 0x1
	// Position of TR9 field.
	EXTI_FTSR1_TR9_Pos = 0x9
	// Bit mask of TR9 field.
	EXTI_FTSR1_TR9_Msk = 0x200
	// Bit TR9.
	EXTI_FTSR1_TR9 = 0x200
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR9_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR9_Enabled = 0x1
	// Position of TR10 field.
	EXTI_FTSR1_TR10_Pos = 0xa
	// Bit mask of TR10 field.
	EXTI_FTSR1_TR10_Msk = 0x400
	// Bit TR10.
	EXTI_FTSR1_TR10 = 0x400
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR10_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR10_Enabled = 0x1
	// Position of TR11 field.
	EXTI_FTSR1_TR11_Pos = 0xb
	// Bit mask of TR11 field.
	EXTI_FTSR1_TR11_Msk = 0x800
	// Bit TR11.
	EXTI_FTSR1_TR11 = 0x800
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR11_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR11_Enabled = 0x1
	// Position of TR12 field.
	EXTI_FTSR1_TR12_Pos = 0xc
	// Bit mask of TR12 field.
	EXTI_FTSR1_TR12_Msk = 0x1000
	// Bit TR12.
	EXTI_FTSR1_TR12 = 0x1000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR12_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR12_Enabled = 0x1
	// Position of TR13 field.
	EXTI_FTSR1_TR13_Pos = 0xd
	// Bit mask of TR13 field.
	EXTI_FTSR1_TR13_Msk = 0x2000
	// Bit TR13.
	EXTI_FTSR1_TR13 = 0x2000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR13_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR13_Enabled = 0x1
	// Position of TR14 field.
	EXTI_FTSR1_TR14_Pos = 0xe
	// Bit mask of TR14 field.
	EXTI_FTSR1_TR14_Msk = 0x4000
	// Bit TR14.
	EXTI_FTSR1_TR14 = 0x4000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR14_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR14_Enabled = 0x1
	// Position of TR15 field.
	EXTI_FTSR1_TR15_Pos = 0xf
	// Bit mask of TR15 field.
	EXTI_FTSR1_TR15_Msk = 0x8000
	// Bit TR15.
	EXTI_FTSR1_TR15 = 0x8000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR15_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR15_Enabled = 0x1
	// Position of TR16 field.
	EXTI_FTSR1_TR16_Pos = 0x10
	// Bit mask of TR16 field.
	EXTI_FTSR1_TR16_Msk = 0x10000
	// Bit TR16.
	EXTI_FTSR1_TR16 = 0x10000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR16_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR16_Enabled = 0x1
	// Position of TR18 field.
	EXTI_FTSR1_TR18_Pos = 0x12
	// Bit mask of TR18 field.
	EXTI_FTSR1_TR18_Msk = 0x40000
	// Bit TR18.
	EXTI_FTSR1_TR18 = 0x40000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR18_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR18_Enabled = 0x1
	// Position of TR19 field.
	EXTI_FTSR1_TR19_Pos = 0x13
	// Bit mask of TR19 field.
	EXTI_FTSR1_TR19_Msk = 0x80000
	// Bit TR19.
	EXTI_FTSR1_TR19 = 0x80000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR19_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR19_Enabled = 0x1
	// Position of TR20 field.
	EXTI_FTSR1_TR20_Pos = 0x14
	// Bit mask of TR20 field.
	EXTI_FTSR1_TR20_Msk = 0x100000
	// Bit TR20.
	EXTI_FTSR1_TR20 = 0x100000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR20_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR20_Enabled = 0x1
	// Position of TR21 field.
	EXTI_FTSR1_TR21_Pos = 0x15
	// Bit mask of TR21 field.
	EXTI_FTSR1_TR21_Msk = 0x200000
	// Bit TR21.
	EXTI_FTSR1_TR21 = 0x200000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR21_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR21_Enabled = 0x1
	// Position of TR22 field.
	EXTI_FTSR1_TR22_Pos = 0x16
	// Bit mask of TR22 field.
	EXTI_FTSR1_TR22_Msk = 0x400000
	// Bit TR22.
	EXTI_FTSR1_TR22 = 0x400000
	// Falling edge trigger is disabled
	EXTI_FTSR1_TR22_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR1_TR22_Enabled = 0x1

	// SWIER1: Software interrupt event register
	// Position of SWIER0 field.
	EXTI_SWIER1_SWIER0_Pos = 0x0
	// Bit mask of SWIER0 field.
	EXTI_SWIER1_SWIER0_Msk = 0x1
	// Bit SWIER0.
	EXTI_SWIER1_SWIER0 = 0x1
	// Generates an interrupt request
	EXTI_SWIER1_SWIER0_Pend = 0x1
	// Position of SWIER1 field.
	EXTI_SWIER1_SWIER1_Pos = 0x1
	// Bit mask of SWIER1 field.
	EXTI_SWIER1_SWIER1_Msk = 0x2
	// Bit SWIER1.
	EXTI_SWIER1_SWIER1 = 0x2
	// Generates an interrupt request
	EXTI_SWIER1_SWIER1_Pend = 0x1
	// Position of SWIER2 field.
	EXTI_SWIER1_SWIER2_Pos = 0x2
	// Bit mask of SWIER2 field.
	EXTI_SWIER1_SWIER2_Msk = 0x4
	// Bit SWIER2.
	EXTI_SWIER1_SWIER2 = 0x4
	// Generates an interrupt request
	EXTI_SWIER1_SWIER2_Pend = 0x1
	// Position of SWIER3 field.
	EXTI_SWIER1_SWIER3_Pos = 0x3
	// Bit mask of SWIER3 field.
	EXTI_SWIER1_SWIER3_Msk = 0x8
	// Bit SWIER3.
	EXTI_SWIER1_SWIER3 = 0x8
	// Generates an interrupt request
	EXTI_SWIER1_SWIER3_Pend = 0x1
	// Position of SWIER4 field.
	EXTI_SWIER1_SWIER4_Pos = 0x4
	// Bit mask of SWIER4 field.
	EXTI_SWIER1_SWIER4_Msk = 0x10
	// Bit SWIER4.
	EXTI_SWIER1_SWIER4 = 0x10
	// Generates an interrupt request
	EXTI_SWIER1_SWIER4_Pend = 0x1
	// Position of SWIER5 field.
	EXTI_SWIER1_SWIER5_Pos = 0x5
	// Bit mask of SWIER5 field.
	EXTI_SWIER1_SWIER5_Msk = 0x20
	// Bit SWIER5.
	EXTI_SWIER1_SWIER5 = 0x20
	// Generates an interrupt request
	EXTI_SWIER1_SWIER5_Pend = 0x1
	// Position of SWIER6 field.
	EXTI_SWIER1_SWIER6_Pos = 0x6
	// Bit mask of SWIER6 field.
	EXTI_SWIER1_SWIER6_Msk = 0x40
	// Bit SWIER6.
	EXTI_SWIER1_SWIER6 = 0x40
	// Generates an interrupt request
	EXTI_SWIER1_SWIER6_Pend = 0x1
	// Position of SWIER7 field.
	EXTI_SWIER1_SWIER7_Pos = 0x7
	// Bit mask of SWIER7 field.
	EXTI_SWIER1_SWIER7_Msk = 0x80
	// Bit SWIER7.
	EXTI_SWIER1_SWIER7 = 0x80
	// Generates an interrupt request
	EXTI_SWIER1_SWIER7_Pend = 0x1
	// Position of SWIER8 field.
	EXTI_SWIER1_SWIER8_Pos = 0x8
	// Bit mask of SWIER8 field.
	EXTI_SWIER1_SWIER8_Msk = 0x100
	// Bit SWIER8.
	EXTI_SWIER1_SWIER8 = 0x100
	// Generates an interrupt request
	EXTI_SWIER1_SWIER8_Pend = 0x1
	// Position of SWIER9 field.
	EXTI_SWIER1_SWIER9_Pos = 0x9
	// Bit mask of SWIER9 field.
	EXTI_SWIER1_SWIER9_Msk = 0x200
	// Bit SWIER9.
	EXTI_SWIER1_SWIER9 = 0x200
	// Generates an interrupt request
	EXTI_SWIER1_SWIER9_Pend = 0x1
	// Position of SWIER10 field.
	EXTI_SWIER1_SWIER10_Pos = 0xa
	// Bit mask of SWIER10 field.
	EXTI_SWIER1_SWIER10_Msk = 0x400
	// Bit SWIER10.
	EXTI_SWIER1_SWIER10 = 0x400
	// Generates an interrupt request
	EXTI_SWIER1_SWIER10_Pend = 0x1
	// Position of SWIER11 field.
	EXTI_SWIER1_SWIER11_Pos = 0xb
	// Bit mask of SWIER11 field.
	EXTI_SWIER1_SWIER11_Msk = 0x800
	// Bit SWIER11.
	EXTI_SWIER1_SWIER11 = 0x800
	// Generates an interrupt request
	EXTI_SWIER1_SWIER11_Pend = 0x1
	// Position of SWIER12 field.
	EXTI_SWIER1_SWIER12_Pos = 0xc
	// Bit mask of SWIER12 field.
	EXTI_SWIER1_SWIER12_Msk = 0x1000
	// Bit SWIER12.
	EXTI_SWIER1_SWIER12 = 0x1000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER12_Pend = 0x1
	// Position of SWIER13 field.
	EXTI_SWIER1_SWIER13_Pos = 0xd
	// Bit mask of SWIER13 field.
	EXTI_SWIER1_SWIER13_Msk = 0x2000
	// Bit SWIER13.
	EXTI_SWIER1_SWIER13 = 0x2000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER13_Pend = 0x1
	// Position of SWIER14 field.
	EXTI_SWIER1_SWIER14_Pos = 0xe
	// Bit mask of SWIER14 field.
	EXTI_SWIER1_SWIER14_Msk = 0x4000
	// Bit SWIER14.
	EXTI_SWIER1_SWIER14 = 0x4000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER14_Pend = 0x1
	// Position of SWIER15 field.
	EXTI_SWIER1_SWIER15_Pos = 0xf
	// Bit mask of SWIER15 field.
	EXTI_SWIER1_SWIER15_Msk = 0x8000
	// Bit SWIER15.
	EXTI_SWIER1_SWIER15 = 0x8000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER15_Pend = 0x1
	// Position of SWIER16 field.
	EXTI_SWIER1_SWIER16_Pos = 0x10
	// Bit mask of SWIER16 field.
	EXTI_SWIER1_SWIER16_Msk = 0x10000
	// Bit SWIER16.
	EXTI_SWIER1_SWIER16 = 0x10000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER16_Pend = 0x1
	// Position of SWIER18 field.
	EXTI_SWIER1_SWIER18_Pos = 0x12
	// Bit mask of SWIER18 field.
	EXTI_SWIER1_SWIER18_Msk = 0x40000
	// Bit SWIER18.
	EXTI_SWIER1_SWIER18 = 0x40000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER18_Pend = 0x1
	// Position of SWIER19 field.
	EXTI_SWIER1_SWIER19_Pos = 0x13
	// Bit mask of SWIER19 field.
	EXTI_SWIER1_SWIER19_Msk = 0x80000
	// Bit SWIER19.
	EXTI_SWIER1_SWIER19 = 0x80000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER19_Pend = 0x1
	// Position of SWIER20 field.
	EXTI_SWIER1_SWIER20_Pos = 0x14
	// Bit mask of SWIER20 field.
	EXTI_SWIER1_SWIER20_Msk = 0x100000
	// Bit SWIER20.
	EXTI_SWIER1_SWIER20 = 0x100000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER20_Pend = 0x1
	// Position of SWIER21 field.
	EXTI_SWIER1_SWIER21_Pos = 0x15
	// Bit mask of SWIER21 field.
	EXTI_SWIER1_SWIER21_Msk = 0x200000
	// Bit SWIER21.
	EXTI_SWIER1_SWIER21 = 0x200000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER21_Pend = 0x1
	// Position of SWIER22 field.
	EXTI_SWIER1_SWIER22_Pos = 0x16
	// Bit mask of SWIER22 field.
	EXTI_SWIER1_SWIER22_Msk = 0x400000
	// Bit SWIER22.
	EXTI_SWIER1_SWIER22 = 0x400000
	// Generates an interrupt request
	EXTI_SWIER1_SWIER22_Pend = 0x1

	// PR1: Pending register
	// Position of PR0 field.
	EXTI_PR1_PR0_Pos = 0x0
	// Bit mask of PR0 field.
	EXTI_PR1_PR0_Msk = 0x1
	// Bit PR0.
	EXTI_PR1_PR0 = 0x1
	// No trigger request occurred
	EXTI_PR1_PR0_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR0_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR0_Clear = 0x1
	// Position of PR1 field.
	EXTI_PR1_PR1_Pos = 0x1
	// Bit mask of PR1 field.
	EXTI_PR1_PR1_Msk = 0x2
	// Bit PR1.
	EXTI_PR1_PR1 = 0x2
	// No trigger request occurred
	EXTI_PR1_PR1_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR1_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR1_Clear = 0x1
	// Position of PR2 field.
	EXTI_PR1_PR2_Pos = 0x2
	// Bit mask of PR2 field.
	EXTI_PR1_PR2_Msk = 0x4
	// Bit PR2.
	EXTI_PR1_PR2 = 0x4
	// No trigger request occurred
	EXTI_PR1_PR2_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR2_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR2_Clear = 0x1
	// Position of PR3 field.
	EXTI_PR1_PR3_Pos = 0x3
	// Bit mask of PR3 field.
	EXTI_PR1_PR3_Msk = 0x8
	// Bit PR3.
	EXTI_PR1_PR3 = 0x8
	// No trigger request occurred
	EXTI_PR1_PR3_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR3_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR3_Clear = 0x1
	// Position of PR4 field.
	EXTI_PR1_PR4_Pos = 0x4
	// Bit mask of PR4 field.
	EXTI_PR1_PR4_Msk = 0x10
	// Bit PR4.
	EXTI_PR1_PR4 = 0x10
	// No trigger request occurred
	EXTI_PR1_PR4_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR4_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR4_Clear = 0x1
	// Position of PR5 field.
	EXTI_PR1_PR5_Pos = 0x5
	// Bit mask of PR5 field.
	EXTI_PR1_PR5_Msk = 0x20
	// Bit PR5.
	EXTI_PR1_PR5 = 0x20
	// No trigger request occurred
	EXTI_PR1_PR5_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR5_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR5_Clear = 0x1
	// Position of PR6 field.
	EXTI_PR1_PR6_Pos = 0x6
	// Bit mask of PR6 field.
	EXTI_PR1_PR6_Msk = 0x40
	// Bit PR6.
	EXTI_PR1_PR6 = 0x40
	// No trigger request occurred
	EXTI_PR1_PR6_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR6_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR6_Clear = 0x1
	// Position of PR7 field.
	EXTI_PR1_PR7_Pos = 0x7
	// Bit mask of PR7 field.
	EXTI_PR1_PR7_Msk = 0x80
	// Bit PR7.
	EXTI_PR1_PR7 = 0x80
	// No trigger request occurred
	EXTI_PR1_PR7_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR7_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR7_Clear = 0x1
	// Position of PR8 field.
	EXTI_PR1_PR8_Pos = 0x8
	// Bit mask of PR8 field.
	EXTI_PR1_PR8_Msk = 0x100
	// Bit PR8.
	EXTI_PR1_PR8 = 0x100
	// No trigger request occurred
	EXTI_PR1_PR8_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR8_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR8_Clear = 0x1
	// Position of PR9 field.
	EXTI_PR1_PR9_Pos = 0x9
	// Bit mask of PR9 field.
	EXTI_PR1_PR9_Msk = 0x200
	// Bit PR9.
	EXTI_PR1_PR9 = 0x200
	// No trigger request occurred
	EXTI_PR1_PR9_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR9_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR9_Clear = 0x1
	// Position of PR10 field.
	EXTI_PR1_PR10_Pos = 0xa
	// Bit mask of PR10 field.
	EXTI_PR1_PR10_Msk = 0x400
	// Bit PR10.
	EXTI_PR1_PR10 = 0x400
	// No trigger request occurred
	EXTI_PR1_PR10_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR10_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR10_Clear = 0x1
	// Position of PR11 field.
	EXTI_PR1_PR11_Pos = 0xb
	// Bit mask of PR11 field.
	EXTI_PR1_PR11_Msk = 0x800
	// Bit PR11.
	EXTI_PR1_PR11 = 0x800
	// No trigger request occurred
	EXTI_PR1_PR11_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR11_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR11_Clear = 0x1
	// Position of PR12 field.
	EXTI_PR1_PR12_Pos = 0xc
	// Bit mask of PR12 field.
	EXTI_PR1_PR12_Msk = 0x1000
	// Bit PR12.
	EXTI_PR1_PR12 = 0x1000
	// No trigger request occurred
	EXTI_PR1_PR12_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR12_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR12_Clear = 0x1
	// Position of PR13 field.
	EXTI_PR1_PR13_Pos = 0xd
	// Bit mask of PR13 field.
	EXTI_PR1_PR13_Msk = 0x2000
	// Bit PR13.
	EXTI_PR1_PR13 = 0x2000
	// No trigger request occurred
	EXTI_PR1_PR13_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR13_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR13_Clear = 0x1
	// Position of PR14 field.
	EXTI_PR1_PR14_Pos = 0xe
	// Bit mask of PR14 field.
	EXTI_PR1_PR14_Msk = 0x4000
	// Bit PR14.
	EXTI_PR1_PR14 = 0x4000
	// No trigger request occurred
	EXTI_PR1_PR14_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR14_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR14_Clear = 0x1
	// Position of PR15 field.
	EXTI_PR1_PR15_Pos = 0xf
	// Bit mask of PR15 field.
	EXTI_PR1_PR15_Msk = 0x8000
	// Bit PR15.
	EXTI_PR1_PR15 = 0x8000
	// No trigger request occurred
	EXTI_PR1_PR15_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR15_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR15_Clear = 0x1
	// Position of PR16 field.
	EXTI_PR1_PR16_Pos = 0x10
	// Bit mask of PR16 field.
	EXTI_PR1_PR16_Msk = 0x10000
	// Bit PR16.
	EXTI_PR1_PR16 = 0x10000
	// No trigger request occurred
	EXTI_PR1_PR16_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR16_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR16_Clear = 0x1
	// Position of PR18 field.
	EXTI_PR1_PR18_Pos = 0x12
	// Bit mask of PR18 field.
	EXTI_PR1_PR18_Msk = 0x40000
	// Bit PR18.
	EXTI_PR1_PR18 = 0x40000
	// No trigger request occurred
	EXTI_PR1_PR18_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR18_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR18_Clear = 0x1
	// Position of PR19 field.
	EXTI_PR1_PR19_Pos = 0x13
	// Bit mask of PR19 field.
	EXTI_PR1_PR19_Msk = 0x80000
	// Bit PR19.
	EXTI_PR1_PR19 = 0x80000
	// No trigger request occurred
	EXTI_PR1_PR19_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR19_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR19_Clear = 0x1
	// Position of PR20 field.
	EXTI_PR1_PR20_Pos = 0x14
	// Bit mask of PR20 field.
	EXTI_PR1_PR20_Msk = 0x100000
	// Bit PR20.
	EXTI_PR1_PR20 = 0x100000
	// No trigger request occurred
	EXTI_PR1_PR20_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR20_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR20_Clear = 0x1
	// Position of PR21 field.
	EXTI_PR1_PR21_Pos = 0x15
	// Bit mask of PR21 field.
	EXTI_PR1_PR21_Msk = 0x200000
	// Bit PR21.
	EXTI_PR1_PR21 = 0x200000
	// No trigger request occurred
	EXTI_PR1_PR21_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR21_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR21_Clear = 0x1
	// Position of PR22 field.
	EXTI_PR1_PR22_Pos = 0x16
	// Bit mask of PR22 field.
	EXTI_PR1_PR22_Msk = 0x400000
	// Bit PR22.
	EXTI_PR1_PR22 = 0x400000
	// No trigger request occurred
	EXTI_PR1_PR22_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR1_PR22_Pending = 0x1
	// Clears pending bit
	EXTI_PR1_PR22_Clear = 0x1

	// IMR2: Interrupt mask register
	// Position of MR32 field.
	EXTI_IMR2_MR32_Pos = 0x0
	// Bit mask of MR32 field.
	EXTI_IMR2_MR32_Msk = 0x1
	// Bit MR32.
	EXTI_IMR2_MR32 = 0x1
	// Interrupt request line is masked
	EXTI_IMR2_MR32_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR32_Unmasked = 0x1
	// Position of MR33 field.
	EXTI_IMR2_MR33_Pos = 0x1
	// Bit mask of MR33 field.
	EXTI_IMR2_MR33_Msk = 0x2
	// Bit MR33.
	EXTI_IMR2_MR33 = 0x2
	// Interrupt request line is masked
	EXTI_IMR2_MR33_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR33_Unmasked = 0x1
	// Position of MR34 field.
	EXTI_IMR2_MR34_Pos = 0x2
	// Bit mask of MR34 field.
	EXTI_IMR2_MR34_Msk = 0x4
	// Bit MR34.
	EXTI_IMR2_MR34 = 0x4
	// Interrupt request line is masked
	EXTI_IMR2_MR34_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR34_Unmasked = 0x1
	// Position of MR35 field.
	EXTI_IMR2_MR35_Pos = 0x3
	// Bit mask of MR35 field.
	EXTI_IMR2_MR35_Msk = 0x8
	// Bit MR35.
	EXTI_IMR2_MR35 = 0x8
	// Interrupt request line is masked
	EXTI_IMR2_MR35_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR35_Unmasked = 0x1
	// Position of MR36 field.
	EXTI_IMR2_MR36_Pos = 0x4
	// Bit mask of MR36 field.
	EXTI_IMR2_MR36_Msk = 0x10
	// Bit MR36.
	EXTI_IMR2_MR36 = 0x10
	// Interrupt request line is masked
	EXTI_IMR2_MR36_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR36_Unmasked = 0x1
	// Position of MR37 field.
	EXTI_IMR2_MR37_Pos = 0x5
	// Bit mask of MR37 field.
	EXTI_IMR2_MR37_Msk = 0x20
	// Bit MR37.
	EXTI_IMR2_MR37 = 0x20
	// Interrupt request line is masked
	EXTI_IMR2_MR37_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR37_Unmasked = 0x1
	// Position of MR38 field.
	EXTI_IMR2_MR38_Pos = 0x6
	// Bit mask of MR38 field.
	EXTI_IMR2_MR38_Msk = 0x40
	// Bit MR38.
	EXTI_IMR2_MR38 = 0x40
	// Interrupt request line is masked
	EXTI_IMR2_MR38_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR38_Unmasked = 0x1
	// Position of MR39 field.
	EXTI_IMR2_MR39_Pos = 0x7
	// Bit mask of MR39 field.
	EXTI_IMR2_MR39_Msk = 0x80
	// Bit MR39.
	EXTI_IMR2_MR39 = 0x80
	// Interrupt request line is masked
	EXTI_IMR2_MR39_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_IMR2_MR39_Unmasked = 0x1

	// EMR2: Event mask register
	// Position of MR32 field.
	EXTI_EMR2_MR32_Pos = 0x0
	// Bit mask of MR32 field.
	EXTI_EMR2_MR32_Msk = 0x1
	// Bit MR32.
	EXTI_EMR2_MR32 = 0x1
	// Interrupt request line is masked
	EXTI_EMR2_MR32_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR32_Unmasked = 0x1
	// Position of MR33 field.
	EXTI_EMR2_MR33_Pos = 0x1
	// Bit mask of MR33 field.
	EXTI_EMR2_MR33_Msk = 0x2
	// Bit MR33.
	EXTI_EMR2_MR33 = 0x2
	// Interrupt request line is masked
	EXTI_EMR2_MR33_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR33_Unmasked = 0x1
	// Position of MR34 field.
	EXTI_EMR2_MR34_Pos = 0x2
	// Bit mask of MR34 field.
	EXTI_EMR2_MR34_Msk = 0x4
	// Bit MR34.
	EXTI_EMR2_MR34 = 0x4
	// Interrupt request line is masked
	EXTI_EMR2_MR34_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR34_Unmasked = 0x1
	// Position of MR35 field.
	EXTI_EMR2_MR35_Pos = 0x3
	// Bit mask of MR35 field.
	EXTI_EMR2_MR35_Msk = 0x8
	// Bit MR35.
	EXTI_EMR2_MR35 = 0x8
	// Interrupt request line is masked
	EXTI_EMR2_MR35_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR35_Unmasked = 0x1
	// Position of MR36 field.
	EXTI_EMR2_MR36_Pos = 0x4
	// Bit mask of MR36 field.
	EXTI_EMR2_MR36_Msk = 0x10
	// Bit MR36.
	EXTI_EMR2_MR36 = 0x10
	// Interrupt request line is masked
	EXTI_EMR2_MR36_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR36_Unmasked = 0x1
	// Position of MR37 field.
	EXTI_EMR2_MR37_Pos = 0x5
	// Bit mask of MR37 field.
	EXTI_EMR2_MR37_Msk = 0x20
	// Bit MR37.
	EXTI_EMR2_MR37 = 0x20
	// Interrupt request line is masked
	EXTI_EMR2_MR37_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR37_Unmasked = 0x1
	// Position of MR38 field.
	EXTI_EMR2_MR38_Pos = 0x6
	// Bit mask of MR38 field.
	EXTI_EMR2_MR38_Msk = 0x40
	// Bit MR38.
	EXTI_EMR2_MR38 = 0x40
	// Interrupt request line is masked
	EXTI_EMR2_MR38_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR38_Unmasked = 0x1
	// Position of MR39 field.
	EXTI_EMR2_MR39_Pos = 0x7
	// Bit mask of MR39 field.
	EXTI_EMR2_MR39_Msk = 0x80
	// Bit MR39.
	EXTI_EMR2_MR39 = 0x80
	// Interrupt request line is masked
	EXTI_EMR2_MR39_Masked = 0x0
	// Interrupt request line is unmasked
	EXTI_EMR2_MR39_Unmasked = 0x1

	// RTSR2: Rising Trigger selection register
	// Position of RT35 field.
	EXTI_RTSR2_RT35_Pos = 0x3
	// Bit mask of RT35 field.
	EXTI_RTSR2_RT35_Msk = 0x8
	// Bit RT35.
	EXTI_RTSR2_RT35 = 0x8
	// Rising edge trigger is disabled
	EXTI_RTSR2_RT35_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR2_RT35_Enabled = 0x1
	// Position of RT36 field.
	EXTI_RTSR2_RT36_Pos = 0x4
	// Bit mask of RT36 field.
	EXTI_RTSR2_RT36_Msk = 0x10
	// Bit RT36.
	EXTI_RTSR2_RT36 = 0x10
	// Rising edge trigger is disabled
	EXTI_RTSR2_RT36_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR2_RT36_Enabled = 0x1
	// Position of RT37 field.
	EXTI_RTSR2_RT37_Pos = 0x5
	// Bit mask of RT37 field.
	EXTI_RTSR2_RT37_Msk = 0x20
	// Bit RT37.
	EXTI_RTSR2_RT37 = 0x20
	// Rising edge trigger is disabled
	EXTI_RTSR2_RT37_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR2_RT37_Enabled = 0x1
	// Position of RT38 field.
	EXTI_RTSR2_RT38_Pos = 0x6
	// Bit mask of RT38 field.
	EXTI_RTSR2_RT38_Msk = 0x40
	// Bit RT38.
	EXTI_RTSR2_RT38 = 0x40
	// Rising edge trigger is disabled
	EXTI_RTSR2_RT38_Disabled = 0x0
	// Rising edge trigger is enabled
	EXTI_RTSR2_RT38_Enabled = 0x1

	// FTSR2: Falling Trigger selection register
	// Position of FT35 field.
	EXTI_FTSR2_FT35_Pos = 0x3
	// Bit mask of FT35 field.
	EXTI_FTSR2_FT35_Msk = 0x8
	// Bit FT35.
	EXTI_FTSR2_FT35 = 0x8
	// Falling edge trigger is disabled
	EXTI_FTSR2_FT35_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR2_FT35_Enabled = 0x1
	// Position of FT36 field.
	EXTI_FTSR2_FT36_Pos = 0x4
	// Bit mask of FT36 field.
	EXTI_FTSR2_FT36_Msk = 0x10
	// Bit FT36.
	EXTI_FTSR2_FT36 = 0x10
	// Falling edge trigger is disabled
	EXTI_FTSR2_FT36_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR2_FT36_Enabled = 0x1
	// Position of FT37 field.
	EXTI_FTSR2_FT37_Pos = 0x5
	// Bit mask of FT37 field.
	EXTI_FTSR2_FT37_Msk = 0x20
	// Bit FT37.
	EXTI_FTSR2_FT37 = 0x20
	// Falling edge trigger is disabled
	EXTI_FTSR2_FT37_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR2_FT37_Enabled = 0x1
	// Position of FT38 field.
	EXTI_FTSR2_FT38_Pos = 0x6
	// Bit mask of FT38 field.
	EXTI_FTSR2_FT38_Msk = 0x40
	// Bit FT38.
	EXTI_FTSR2_FT38 = 0x40
	// Falling edge trigger is disabled
	EXTI_FTSR2_FT38_Disabled = 0x0
	// Falling edge trigger is enabled
	EXTI_FTSR2_FT38_Enabled = 0x1

	// SWIER2: Software interrupt event register
	// Position of SWI35 field.
	EXTI_SWIER2_SWI35_Pos = 0x3
	// Bit mask of SWI35 field.
	EXTI_SWIER2_SWI35_Msk = 0x8
	// Bit SWI35.
	EXTI_SWIER2_SWI35 = 0x8
	// Generates an interrupt request
	EXTI_SWIER2_SWI35_Pend = 0x1
	// Position of SWI36 field.
	EXTI_SWIER2_SWI36_Pos = 0x4
	// Bit mask of SWI36 field.
	EXTI_SWIER2_SWI36_Msk = 0x10
	// Bit SWI36.
	EXTI_SWIER2_SWI36 = 0x10
	// Generates an interrupt request
	EXTI_SWIER2_SWI36_Pend = 0x1
	// Position of SWI37 field.
	EXTI_SWIER2_SWI37_Pos = 0x5
	// Bit mask of SWI37 field.
	EXTI_SWIER2_SWI37_Msk = 0x20
	// Bit SWI37.
	EXTI_SWIER2_SWI37 = 0x20
	// Generates an interrupt request
	EXTI_SWIER2_SWI37_Pend = 0x1
	// Position of SWI38 field.
	EXTI_SWIER2_SWI38_Pos = 0x6
	// Bit mask of SWI38 field.
	EXTI_SWIER2_SWI38_Msk = 0x40
	// Bit SWI38.
	EXTI_SWIER2_SWI38 = 0x40
	// Generates an interrupt request
	EXTI_SWIER2_SWI38_Pend = 0x1

	// PR2: Pending register
	// Position of PIF35 field.
	EXTI_PR2_PIF35_Pos = 0x3
	// Bit mask of PIF35 field.
	EXTI_PR2_PIF35_Msk = 0x8
	// Bit PIF35.
	EXTI_PR2_PIF35 = 0x8
	// No trigger request occurred
	EXTI_PR2_PIF35_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR2_PIF35_Pending = 0x1
	// Clears pending bit
	EXTI_PR2_PIF35_Clear = 0x1
	// Position of PIF36 field.
	EXTI_PR2_PIF36_Pos = 0x4
	// Bit mask of PIF36 field.
	EXTI_PR2_PIF36_Msk = 0x10
	// Bit PIF36.
	EXTI_PR2_PIF36 = 0x10
	// No trigger request occurred
	EXTI_PR2_PIF36_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR2_PIF36_Pending = 0x1
	// Clears pending bit
	EXTI_PR2_PIF36_Clear = 0x1
	// Position of PIF37 field.
	EXTI_PR2_PIF37_Pos = 0x5
	// Bit mask of PIF37 field.
	EXTI_PR2_PIF37_Msk = 0x20
	// Bit PIF37.
	EXTI_PR2_PIF37 = 0x20
	// No trigger request occurred
	EXTI_PR2_PIF37_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR2_PIF37_Pending = 0x1
	// Clears pending bit
	EXTI_PR2_PIF37_Clear = 0x1
	// Position of PIF38 field.
	EXTI_PR2_PIF38_Pos = 0x6
	// Bit mask of PIF38 field.
	EXTI_PR2_PIF38_Msk = 0x40
	// Bit PIF38.
	EXTI_PR2_PIF38 = 0x40
	// No trigger request occurred
	EXTI_PR2_PIF38_NotPending = 0x0
	// Selected trigger request occurred
	EXTI_PR2_PIF38_Pending = 0x1
	// Clears pending bit
	EXTI_PR2_PIF38_Clear = 0x1
)

// Bitfields for VREFBUF: Voltage reference buffer
const (
	// CSR: VREF control and status register
	// Position of ENVR field.
	VREF_CSR_ENVR_Pos = 0x0
	// Bit mask of ENVR field.
	VREF_CSR_ENVR_Msk = 0x1
	// Bit ENVR.
	VREF_CSR_ENVR = 0x1
	// Position of HIZ field.
	VREF_CSR_HIZ_Pos = 0x1
	// Bit mask of HIZ field.
	VREF_CSR_HIZ_Msk = 0x2
	// Bit HIZ.
	VREF_CSR_HIZ = 0x2
	// Position of VRS field.
	VREF_CSR_VRS_Pos = 0x2
	// Bit mask of VRS field.
	VREF_CSR_VRS_Msk = 0x4
	// Bit VRS.
	VREF_CSR_VRS = 0x4
	// Position of VRR field.
	VREF_CSR_VRR_Pos = 0x3
	// Bit mask of VRR field.
	VREF_CSR_VRR_Msk = 0x8
	// Bit VRR.
	VREF_CSR_VRR = 0x8

	// CCR: calibration control register
	// Position of TRIM field.
	VREF_CCR_TRIM_Pos = 0x0
	// Bit mask of TRIM field.
	VREF_CCR_TRIM_Msk = 0x3f
)

// Bitfields for CAN1: Controller area network
const (
	// MCR: master control register
	// Position of DBF field.
	CAN_MCR_DBF_Pos = 0x10
	// Bit mask of DBF field.
	CAN_MCR_DBF_Msk = 0x10000
	// Bit DBF.
	CAN_MCR_DBF = 0x10000
	// Position of RESET field.
	CAN_MCR_RESET_Pos = 0xf
	// Bit mask of RESET field.
	CAN_MCR_RESET_Msk = 0x8000
	// Bit RESET.
	CAN_MCR_RESET = 0x8000
	// Position of TTCM field.
	CAN_MCR_TTCM_Pos = 0x7
	// Bit mask of TTCM field.
	CAN_MCR_TTCM_Msk = 0x80
	// Bit TTCM.
	CAN_MCR_TTCM = 0x80
	// Position of ABOM field.
	CAN_MCR_ABOM_Pos = 0x6
	// Bit mask of ABOM field.
	CAN_MCR_ABOM_Msk = 0x40
	// Bit ABOM.
	CAN_MCR_ABOM = 0x40
	// Position of AWUM field.
	CAN_MCR_AWUM_Pos = 0x5
	// Bit mask of AWUM field.
	CAN_MCR_AWUM_Msk = 0x20
	// Bit AWUM.
	CAN_MCR_AWUM = 0x20
	// Position of NART field.
	CAN_MCR_NART_Pos = 0x4
	// Bit mask of NART field.
	CAN_MCR_NART_Msk = 0x10
	// Bit NART.
	CAN_MCR_NART = 0x10
	// Position of RFLM field.
	CAN_MCR_RFLM_Pos = 0x3
	// Bit mask of RFLM field.
	CAN_MCR_RFLM_Msk = 0x8
	// Bit RFLM.
	CAN_MCR_RFLM = 0x8
	// Position of TXFP field.
	CAN_MCR_TXFP_Pos = 0x2
	// Bit mask of TXFP field.
	CAN_MCR_TXFP_Msk = 0x4
	// Bit TXFP.
	CAN_MCR_TXFP = 0x4
	// Position of SLEEP field.
	CAN_MCR_SLEEP_Pos = 0x1
	// Bit mask of SLEEP field.
	CAN_MCR_SLEEP_Msk = 0x2
	// Bit SLEEP.
	CAN_MCR_SLEEP = 0x2
	// Position of INRQ field.
	CAN_MCR_INRQ_Pos = 0x0
	// Bit mask of INRQ field.
	CAN_MCR_INRQ_Msk = 0x1
	// Bit INRQ.
	CAN_MCR_INRQ = 0x1

	// MSR: master status register
	// Position of RX field.
	CAN_MSR_RX_Pos = 0xb
	// Bit mask of RX field.
	CAN_MSR_RX_Msk = 0x800
	// Bit RX.
	CAN_MSR_RX = 0x800
	// Position of SAMP field.
	CAN_MSR_SAMP_Pos = 0xa
	// Bit mask of SAMP field.
	CAN_MSR_SAMP_Msk = 0x400
	// Bit SAMP.
	CAN_MSR_SAMP = 0x400
	// Position of RXM field.
	CAN_MSR_RXM_Pos = 0x9
	// Bit mask of RXM field.
	CAN_MSR_RXM_Msk = 0x200
	// Bit RXM.
	CAN_MSR_RXM = 0x200
	// Position of TXM field.
	CAN_MSR_TXM_Pos = 0x8
	// Bit mask of TXM field.
	CAN_MSR_TXM_Msk = 0x100
	// Bit TXM.
	CAN_MSR_TXM = 0x100
	// Position of SLAKI field.
	CAN_MSR_SLAKI_Pos = 0x4
	// Bit mask of SLAKI field.
	CAN_MSR_SLAKI_Msk = 0x10
	// Bit SLAKI.
	CAN_MSR_SLAKI = 0x10
	// Position of WKUI field.
	CAN_MSR_WKUI_Pos = 0x3
	// Bit mask of WKUI field.
	CAN_MSR_WKUI_Msk = 0x8
	// Bit WKUI.
	CAN_MSR_WKUI = 0x8
	// Position of ERRI field.
	CAN_MSR_ERRI_Pos = 0x2
	// Bit mask of ERRI field.
	CAN_MSR_ERRI_Msk = 0x4
	// Bit ERRI.
	CAN_MSR_ERRI = 0x4
	// Position of SLAK field.
	CAN_MSR_SLAK_Pos = 0x1
	// Bit mask of SLAK field.
	CAN_MSR_SLAK_Msk = 0x2
	// Bit SLAK.
	CAN_MSR_SLAK = 0x2
	// Position of INAK field.
	CAN_MSR_INAK_Pos = 0x0
	// Bit mask of INAK field.
	CAN_MSR_INAK_Msk = 0x1
	// Bit INAK.
	CAN_MSR_INAK = 0x1

	// TSR: transmit status register
	// Position of LOW2 field.
	CAN_TSR_LOW2_Pos = 0x1f
	// Bit mask of LOW2 field.
	CAN_TSR_LOW2_Msk = 0x80000000
	// Bit LOW2.
	CAN_TSR_LOW2 = 0x80000000
	// Position of LOW1 field.
	CAN_TSR_LOW1_Pos = 0x1e
	// Bit mask of LOW1 field.
	CAN_TSR_LOW1_Msk = 0x40000000
	// Bit LOW1.
	CAN_TSR_LOW1 = 0x40000000
	// Position of LOW0 field.
	CAN_TSR_LOW0_Pos = 0x1d
	// Bit mask of LOW0 field.
	CAN_TSR_LOW0_Msk = 0x20000000
	// Bit LOW0.
	CAN_TSR_LOW0 = 0x20000000
	// Position of TME2 field.
	CAN_TSR_TME2_Pos = 0x1c
	// Bit mask of TME2 field.
	CAN_TSR_TME2_Msk = 0x10000000
	// Bit TME2.
	CAN_TSR_TME2 = 0x10000000
	// Position of TME1 field.
	CAN_TSR_TME1_Pos = 0x1b
	// Bit mask of TME1 field.
	CAN_TSR_TME1_Msk = 0x8000000
	// Bit TME1.
	CAN_TSR_TME1 = 0x8000000
	// Position of TME0 field.
	CAN_TSR_TME0_Pos = 0x1a
	// Bit mask of TME0 field.
	CAN_TSR_TME0_Msk = 0x4000000
	// Bit TME0.
	CAN_TSR_TME0 = 0x4000000
	// Position of CODE field.
	CAN_TSR_CODE_Pos = 0x18
	// Bit mask of CODE field.
	CAN_TSR_CODE_Msk = 0x3000000
	// Position of ABRQ2 field.
	CAN_TSR_ABRQ2_Pos = 0x17
	// Bit mask of ABRQ2 field.
	CAN_TSR_ABRQ2_Msk = 0x800000
	// Bit ABRQ2.
	CAN_TSR_ABRQ2 = 0x800000
	// Position of TERR2 field.
	CAN_TSR_TERR2_Pos = 0x13
	// Bit mask of TERR2 field.
	CAN_TSR_TERR2_Msk = 0x80000
	// Bit TERR2.
	CAN_TSR_TERR2 = 0x80000
	// Position of ALST2 field.
	CAN_TSR_ALST2_Pos = 0x12
	// Bit mask of ALST2 field.
	CAN_TSR_ALST2_Msk = 0x40000
	// Bit ALST2.
	CAN_TSR_ALST2 = 0x40000
	// Position of TXOK2 field.
	CAN_TSR_TXOK2_Pos = 0x11
	// Bit mask of TXOK2 field.
	CAN_TSR_TXOK2_Msk = 0x20000
	// Bit TXOK2.
	CAN_TSR_TXOK2 = 0x20000
	// Position of RQCP2 field.
	CAN_TSR_RQCP2_Pos = 0x10
	// Bit mask of RQCP2 field.
	CAN_TSR_RQCP2_Msk = 0x10000
	// Bit RQCP2.
	CAN_TSR_RQCP2 = 0x10000
	// Position of ABRQ1 field.
	CAN_TSR_ABRQ1_Pos = 0xf
	// Bit mask of ABRQ1 field.
	CAN_TSR_ABRQ1_Msk = 0x8000
	// Bit ABRQ1.
	CAN_TSR_ABRQ1 = 0x8000
	// Position of TERR1 field.
	CAN_TSR_TERR1_Pos = 0xb
	// Bit mask of TERR1 field.
	CAN_TSR_TERR1_Msk = 0x800
	// Bit TERR1.
	CAN_TSR_TERR1 = 0x800
	// Position of ALST1 field.
	CAN_TSR_ALST1_Pos = 0xa
	// Bit mask of ALST1 field.
	CAN_TSR_ALST1_Msk = 0x400
	// Bit ALST1.
	CAN_TSR_ALST1 = 0x400
	// Position of TXOK1 field.
	CAN_TSR_TXOK1_Pos = 0x9
	// Bit mask of TXOK1 field.
	CAN_TSR_TXOK1_Msk = 0x200
	// Bit TXOK1.
	CAN_TSR_TXOK1 = 0x200
	// Position of RQCP1 field.
	CAN_TSR_RQCP1_Pos = 0x8
	// Bit mask of RQCP1 field.
	CAN_TSR_RQCP1_Msk = 0x100
	// Bit RQCP1.
	CAN_TSR_RQCP1 = 0x100
	// Position of ABRQ0 field.
	CAN_TSR_ABRQ0_Pos = 0x7
	// Bit mask of ABRQ0 field.
	CAN_TSR_ABRQ0_Msk = 0x80
	// Bit ABRQ0.
	CAN_TSR_ABRQ0 = 0x80
	// Position of TERR0 field.
	CAN_TSR_TERR0_Pos = 0x3
	// Bit mask of TERR0 field.
	CAN_TSR_TERR0_Msk = 0x8
	// Bit TERR0.
	CAN_TSR_TERR0 = 0x8
	// Position of ALST0 field.
	CAN_TSR_ALST0_Pos = 0x2
	// Bit mask of ALST0 field.
	CAN_TSR_ALST0_Msk = 0x4
	// Bit ALST0.
	CAN_TSR_ALST0 = 0x4
	// Position of TXOK0 field.
	CAN_TSR_TXOK0_Pos = 0x1
	// Bit mask of TXOK0 field.
	CAN_TSR_TXOK0_Msk = 0x2
	// Bit TXOK0.
	CAN_TSR_TXOK0 = 0x2
	// Position of RQCP0 field.
	CAN_TSR_RQCP0_Pos = 0x0
	// Bit mask of RQCP0 field.
	CAN_TSR_RQCP0_Msk = 0x1
	// Bit RQCP0.
	CAN_TSR_RQCP0 = 0x1

	// RF0R: receive FIFO 0 register
	// Position of RFOM field.
	CAN_RFR_RFOM_Pos = 0x5
	// Bit mask of RFOM field.
	CAN_RFR_RFOM_Msk = 0x20
	// Bit RFOM.
	CAN_RFR_RFOM = 0x20
	// Set by software to release the output mailbox of the FIFO
	CAN_RFR_RFOM_Release = 0x1
	// Position of FOVR field.
	CAN_RFR_FOVR_Pos = 0x4
	// Bit mask of FOVR field.
	CAN_RFR_FOVR_Msk = 0x10
	// Bit FOVR.
	CAN_RFR_FOVR = 0x10
	// No FIFO x overrun
	CAN_RFR_FOVR_NoOverrun = 0x0
	// FIFO x overrun
	CAN_RFR_FOVR_Overrun = 0x1
	// Clear flag
	CAN_RFR_FOVR_Clear = 0x1
	// Position of FULL field.
	CAN_RFR_FULL_Pos = 0x3
	// Bit mask of FULL field.
	CAN_RFR_FULL_Msk = 0x8
	// Bit FULL.
	CAN_RFR_FULL = 0x8
	// FIFO x is not full
	CAN_RFR_FULL_NotFull = 0x0
	// FIFO x is full
	CAN_RFR_FULL_Full = 0x1
	// Clear flag
	CAN_RFR_FULL_Clear = 0x1
	// Position of FMP field.
	CAN_RFR_FMP_Pos = 0x0
	// Bit mask of FMP field.
	CAN_RFR_FMP_Msk = 0x3

	// IER: interrupt enable register
	// Position of SLKIE field.
	CAN_IER_SLKIE_Pos = 0x11
	// Bit mask of SLKIE field.
	CAN_IER_SLKIE_Msk = 0x20000
	// Bit SLKIE.
	CAN_IER_SLKIE = 0x20000
	// No interrupt when SLAKI bit is set
	CAN_IER_SLKIE_Disabled = 0x0
	// Interrupt generated when SLAKI bit is set
	CAN_IER_SLKIE_Enabled = 0x1
	// Position of WKUIE field.
	CAN_IER_WKUIE_Pos = 0x10
	// Bit mask of WKUIE field.
	CAN_IER_WKUIE_Msk = 0x10000
	// Bit WKUIE.
	CAN_IER_WKUIE = 0x10000
	// No interrupt when WKUI is set
	CAN_IER_WKUIE_Disabled = 0x0
	// Interrupt generated when WKUI bit is set
	CAN_IER_WKUIE_Enabled = 0x1
	// Position of ERRIE field.
	CAN_IER_ERRIE_Pos = 0xf
	// Bit mask of ERRIE field.
	CAN_IER_ERRIE_Msk = 0x8000
	// Bit ERRIE.
	CAN_IER_ERRIE = 0x8000
	// No interrupt will be generated when an error condition is pending in the CAN_ESR
	CAN_IER_ERRIE_Disabled = 0x0
	// An interrupt will be generation when an error condition is pending in the CAN_ESR
	CAN_IER_ERRIE_Enabled = 0x1
	// Position of LECIE field.
	CAN_IER_LECIE_Pos = 0xb
	// Bit mask of LECIE field.
	CAN_IER_LECIE_Msk = 0x800
	// Bit LECIE.
	CAN_IER_LECIE = 0x800
	// ERRI bit will not be set when the error code in LEC[2:0] is set by hardware on error detection
	CAN_IER_LECIE_Disabled = 0x0
	// ERRI bit will be set when the error code in LEC[2:0] is set by hardware on error detection
	CAN_IER_LECIE_Enabled = 0x1
	// Position of BOFIE field.
	CAN_IER_BOFIE_Pos = 0xa
	// Bit mask of BOFIE field.
	CAN_IER_BOFIE_Msk = 0x400
	// Bit BOFIE.
	CAN_IER_BOFIE = 0x400
	// ERRI bit will not be set when BOFF is set
	CAN_IER_BOFIE_Disabled = 0x0
	// ERRI bit will be set when BOFF is set
	CAN_IER_BOFIE_Enabled = 0x1
	// Position of EPVIE field.
	CAN_IER_EPVIE_Pos = 0x9
	// Bit mask of EPVIE field.
	CAN_IER_EPVIE_Msk = 0x200
	// Bit EPVIE.
	CAN_IER_EPVIE = 0x200
	// ERRI bit will not be set when EPVF is set
	CAN_IER_EPVIE_Disabled = 0x0
	// ERRI bit will be set when EPVF is set
	CAN_IER_EPVIE_Enabled = 0x1
	// Position of EWGIE field.
	CAN_IER_EWGIE_Pos = 0x8
	// Bit mask of EWGIE field.
	CAN_IER_EWGIE_Msk = 0x100
	// Bit EWGIE.
	CAN_IER_EWGIE = 0x100
	// ERRI bit will not be set when EWGF is set
	CAN_IER_EWGIE_Disabled = 0x0
	// ERRI bit will be set when EWGF is set
	CAN_IER_EWGIE_Enabled = 0x1
	// Position of FOVIE1 field.
	CAN_IER_FOVIE1_Pos = 0x6
	// Bit mask of FOVIE1 field.
	CAN_IER_FOVIE1_Msk = 0x40
	// Bit FOVIE1.
	CAN_IER_FOVIE1 = 0x40
	// No interrupt when FOVR is set
	CAN_IER_FOVIE1_Disabled = 0x0
	// Interrupt generation when FOVR is set
	CAN_IER_FOVIE1_Enabled = 0x1
	// Position of FFIE1 field.
	CAN_IER_FFIE1_Pos = 0x5
	// Bit mask of FFIE1 field.
	CAN_IER_FFIE1_Msk = 0x20
	// Bit FFIE1.
	CAN_IER_FFIE1 = 0x20
	// No interrupt when FULL bit is set
	CAN_IER_FFIE1_Disabled = 0x0
	// Interrupt generated when FULL bit is set
	CAN_IER_FFIE1_Enabled = 0x1
	// Position of FMPIE1 field.
	CAN_IER_FMPIE1_Pos = 0x4
	// Bit mask of FMPIE1 field.
	CAN_IER_FMPIE1_Msk = 0x10
	// Bit FMPIE1.
	CAN_IER_FMPIE1 = 0x10
	// No interrupt generated when state of FMP[1:0] bits are not 00b
	CAN_IER_FMPIE1_Disabled = 0x0
	// Interrupt generated when state of FMP[1:0] bits are not 00b
	CAN_IER_FMPIE1_Enabled = 0x1
	// Position of FOVIE0 field.
	CAN_IER_FOVIE0_Pos = 0x3
	// Bit mask of FOVIE0 field.
	CAN_IER_FOVIE0_Msk = 0x8
	// Bit FOVIE0.
	CAN_IER_FOVIE0 = 0x8
	// No interrupt when FOVR bit is set
	CAN_IER_FOVIE0_Disabled = 0x0
	// Interrupt generated when FOVR bit is set
	CAN_IER_FOVIE0_Enabled = 0x1
	// Position of FFIE0 field.
	CAN_IER_FFIE0_Pos = 0x2
	// Bit mask of FFIE0 field.
	CAN_IER_FFIE0_Msk = 0x4
	// Bit FFIE0.
	CAN_IER_FFIE0 = 0x4
	// No interrupt when FULL bit is set
	CAN_IER_FFIE0_Disabled = 0x0
	// Interrupt generated when FULL bit is set
	CAN_IER_FFIE0_Enabled = 0x1
	// Position of FMPIE0 field.
	CAN_IER_FMPIE0_Pos = 0x1
	// Bit mask of FMPIE0 field.
	CAN_IER_FMPIE0_Msk = 0x2
	// Bit FMPIE0.
	CAN_IER_FMPIE0 = 0x2
	// No interrupt generated when state of FMP[1:0] bits are not 00
	CAN_IER_FMPIE0_Disabled = 0x0
	// Interrupt generated when state of FMP[1:0] bits are not 00b
	CAN_IER_FMPIE0_Enabled = 0x1
	// Position of TMEIE field.
	CAN_IER_TMEIE_Pos = 0x0
	// Bit mask of TMEIE field.
	CAN_IER_TMEIE_Msk = 0x1
	// Bit TMEIE.
	CAN_IER_TMEIE = 0x1
	// No interrupt when RQCPx bit is set
	CAN_IER_TMEIE_Disabled = 0x0
	// Interrupt generated when RQCPx bit is set
	CAN_IER_TMEIE_Enabled = 0x1

	// ESR: interrupt enable register
	// Position of REC field.
	CAN_ESR_REC_Pos = 0x18
	// Bit mask of REC field.
	CAN_ESR_REC_Msk = 0xff000000
	// Position of TEC field.
	CAN_ESR_TEC_Pos = 0x10
	// Bit mask of TEC field.
	CAN_ESR_TEC_Msk = 0xff0000
	// Position of LEC field.
	CAN_ESR_LEC_Pos = 0x4
	// Bit mask of LEC field.
	CAN_ESR_LEC_Msk = 0x70
	// No Error
	CAN_ESR_LEC_NoError = 0x0
	// Stuff Error
	CAN_ESR_LEC_Stuff = 0x1
	// Form Error
	CAN_ESR_LEC_Form = 0x2
	// Acknowledgment Error
	CAN_ESR_LEC_Ack = 0x3
	// Bit recessive Error
	CAN_ESR_LEC_BitRecessive = 0x4
	// Bit dominant Error
	CAN_ESR_LEC_BitDominant = 0x5
	// CRC Error
	CAN_ESR_LEC_Crc = 0x6
	// Set by software
	CAN_ESR_LEC_Custom = 0x7
	// Position of BOFF field.
	CAN_ESR_BOFF_Pos = 0x2
	// Bit mask of BOFF field.
	CAN_ESR_BOFF_Msk = 0x4
	// Bit BOFF.
	CAN_ESR_BOFF = 0x4
	// Position of EPVF field.
	CAN_ESR_EPVF_Pos = 0x1
	// Bit mask of EPVF field.
	CAN_ESR_EPVF_Msk = 0x2
	// Bit EPVF.
	CAN_ESR_EPVF = 0x2
	// Position of EWGF field.
	CAN_ESR_EWGF_Pos = 0x0
	// Bit mask of EWGF field.
	CAN_ESR_EWGF_Msk = 0x1
	// Bit EWGF.
	CAN_ESR_EWGF = 0x1

	// BTR: bit timing register
	// Position of SILM field.
	CAN_BTR_SILM_Pos = 0x1f
	// Bit mask of SILM field.
	CAN_BTR_SILM_Msk = 0x80000000
	// Bit SILM.
	CAN_BTR_SILM = 0x80000000
	// Normal operation
	CAN_BTR_SILM_Normal = 0x0
	// Silent Mode
	CAN_BTR_SILM_Silent = 0x1
	// Position of LBKM field.
	CAN_BTR_LBKM_Pos = 0x1e
	// Bit mask of LBKM field.
	CAN_BTR_LBKM_Msk = 0x40000000
	// Bit LBKM.
	CAN_BTR_LBKM = 0x40000000
	// Loop Back Mode disabled
	CAN_BTR_LBKM_Disabled = 0x0
	// Loop Back Mode enabled
	CAN_BTR_LBKM_Enabled = 0x1
	// Position of SJW field.
	CAN_BTR_SJW_Pos = 0x18
	// Bit mask of SJW field.
	CAN_BTR_SJW_Msk = 0x3000000
	// Position of TS2 field.
	CAN_BTR_TS2_Pos = 0x14
	// Bit mask of TS2 field.
	CAN_BTR_TS2_Msk = 0x700000
	// Position of TS1 field.
	CAN_BTR_TS1_Pos = 0x10
	// Bit mask of TS1 field.
	CAN_BTR_TS1_Msk = 0xf0000
	// Position of BRP field.
	CAN_BTR_BRP_Pos = 0x0
	// Bit mask of BRP field.
	CAN_BTR_BRP_Msk = 0x3ff

	// TX.TIR: TX mailbox identifier register
	// Position of STID field.
	CAN_TX_TIR_STID_Pos = 0x15
	// Bit mask of STID field.
	CAN_TX_TIR_STID_Msk = 0xffe00000
	// Position of EXID field.
	CAN_TX_TIR_EXID_Pos = 0x3
	// Bit mask of EXID field.
	CAN_TX_TIR_EXID_Msk = 0x1ffff8
	// Position of IDE field.
	CAN_TX_TIR_IDE_Pos = 0x2
	// Bit mask of IDE field.
	CAN_TX_TIR_IDE_Msk = 0x4
	// Bit IDE.
	CAN_TX_TIR_IDE = 0x4
	// Standard identifier
	CAN_TX_TIR_IDE_Standard = 0x0
	// Extended identifier
	CAN_TX_TIR_IDE_Extended = 0x1
	// Position of RTR field.
	CAN_TX_TIR_RTR_Pos = 0x1
	// Bit mask of RTR field.
	CAN_TX_TIR_RTR_Msk = 0x2
	// Bit RTR.
	CAN_TX_TIR_RTR = 0x2
	// Data frame
	CAN_TX_TIR_RTR_Data = 0x0
	// Remote frame
	CAN_TX_TIR_RTR_Remote = 0x1
	// Position of TXRQ field.
	CAN_TX_TIR_TXRQ_Pos = 0x0
	// Bit mask of TXRQ field.
	CAN_TX_TIR_TXRQ_Msk = 0x1
	// Bit TXRQ.
	CAN_TX_TIR_TXRQ = 0x1

	// TX.TDTR: mailbox data length control and time stamp register
	// Position of TIME field.
	CAN_TX_TDTR_TIME_Pos = 0x10
	// Bit mask of TIME field.
	CAN_TX_TDTR_TIME_Msk = 0xffff0000
	// Position of TGT field.
	CAN_TX_TDTR_TGT_Pos = 0x8
	// Bit mask of TGT field.
	CAN_TX_TDTR_TGT_Msk = 0x100
	// Bit TGT.
	CAN_TX_TDTR_TGT = 0x100
	// Position of DLC field.
	CAN_TX_TDTR_DLC_Pos = 0x0
	// Bit mask of DLC field.
	CAN_TX_TDTR_DLC_Msk = 0xf

	// TX.TDLR: mailbox data low register
	// Position of DATA3 field.
	CAN_TX_TDLR_DATA3_Pos = 0x18
	// Bit mask of DATA3 field.
	CAN_TX_TDLR_DATA3_Msk = 0xff000000
	// Position of DATA2 field.
	CAN_TX_TDLR_DATA2_Pos = 0x10
	// Bit mask of DATA2 field.
	CAN_TX_TDLR_DATA2_Msk = 0xff0000
	// Position of DATA1 field.
	CAN_TX_TDLR_DATA1_Pos = 0x8
	// Bit mask of DATA1 field.
	CAN_TX_TDLR_DATA1_Msk = 0xff00
	// Position of DATA0 field.
	CAN_TX_TDLR_DATA0_Pos = 0x0
	// Bit mask of DATA0 field.
	CAN_TX_TDLR_DATA0_Msk = 0xff

	// TX.TDHR: mailbox data high register
	// Position of DATA7 field.
	CAN_TX_TDHR_DATA7_Pos = 0x18
	// Bit mask of DATA7 field.
	CAN_TX_TDHR_DATA7_Msk = 0xff000000
	// Position of DATA6 field.
	CAN_TX_TDHR_DATA6_Pos = 0x10
	// Bit mask of DATA6 field.
	CAN_TX_TDHR_DATA6_Msk = 0xff0000
	// Position of DATA5 field.
	CAN_TX_TDHR_DATA5_Pos = 0x8
	// Bit mask of DATA5 field.
	CAN_TX_TDHR_DATA5_Msk = 0xff00
	// Position of DATA4 field.
	CAN_TX_TDHR_DATA4_Pos = 0x0
	// Bit mask of DATA4 field.
	CAN_TX_TDHR_DATA4_Msk = 0xff

	// RX.RIR: receive FIFO mailbox identifier register
	// Position of STID field.
	CAN_RX_RIR_STID_Pos = 0x15
	// Bit mask of STID field.
	CAN_RX_RIR_STID_Msk = 0xffe00000
	// Position of EXID field.
	CAN_RX_RIR_EXID_Pos = 0x3
	// Bit mask of EXID field.
	CAN_RX_RIR_EXID_Msk = 0x1ffff8
	// Position of IDE field.
	CAN_RX_RIR_IDE_Pos = 0x2
	// Bit mask of IDE field.
	CAN_RX_RIR_IDE_Msk = 0x4
	// Bit IDE.
	CAN_RX_RIR_IDE = 0x4
	// Standard identifier
	CAN_RX_RIR_IDE_Standard = 0x0
	// Extended identifier
	CAN_RX_RIR_IDE_Extended = 0x1
	// Position of RTR field.
	CAN_RX_RIR_RTR_Pos = 0x1
	// Bit mask of RTR field.
	CAN_RX_RIR_RTR_Msk = 0x2
	// Bit RTR.
	CAN_RX_RIR_RTR = 0x2
	// Data frame
	CAN_RX_RIR_RTR_Data = 0x0
	// Remote frame
	CAN_RX_RIR_RTR_Remote = 0x1

	// RX.RDTR: mailbox data high register
	// Position of TIME field.
	CAN_RX_RDTR_TIME_Pos = 0x10
	// Bit mask of TIME field.
	CAN_RX_RDTR_TIME_Msk = 0xffff0000
	// Position of FMI field.
	CAN_RX_RDTR_FMI_Pos = 0x8
	// Bit mask of FMI field.
	CAN_RX_RDTR_FMI_Msk = 0xff00
	// Position of DLC field.
	CAN_RX_RDTR_DLC_Pos = 0x0
	// Bit mask of DLC field.
	CAN_RX_RDTR_DLC_Msk = 0xf

	// RX.RDLR: mailbox data high register
	// Position of DATA3 field.
	CAN_RX_RDLR_DATA3_Pos = 0x18
	// Bit mask of DATA3 field.
	CAN_RX_RDLR_DATA3_Msk = 0xff000000
	// Position of DATA2 field.
	CAN_RX_RDLR_DATA2_Pos = 0x10
	// Bit mask of DATA2 field.
	CAN_RX_RDLR_DATA2_Msk = 0xff0000
	// Position of DATA1 field.
	CAN_RX_RDLR_DATA1_Pos = 0x8
	// Bit mask of DATA1 field.
	CAN_RX_RDLR_DATA1_Msk = 0xff00
	// Position of DATA0 field.
	CAN_RX_RDLR_DATA0_Pos = 0x0
	// Bit mask of DATA0 field.
	CAN_RX_RDLR_DATA0_Msk = 0xff

	// RX.RDHR: receive FIFO mailbox data high register
	// Position of DATA7 field.
	CAN_RX_RDHR_DATA7_Pos = 0x18
	// Bit mask of DATA7 field.
	CAN_RX_RDHR_DATA7_Msk = 0xff000000
	// Position of DATA6 field.
	CAN_RX_RDHR_DATA6_Pos = 0x10
	// Bit mask of DATA6 field.
	CAN_RX_RDHR_DATA6_Msk = 0xff0000
	// Position of DATA5 field.
	CAN_RX_RDHR_DATA5_Pos = 0x8
	// Bit mask of DATA5 field.
	CAN_RX_RDHR_DATA5_Msk = 0xff00
	// Position of DATA4 field.
	CAN_RX_RDHR_DATA4_Pos = 0x0
	// Bit mask of DATA4 field.
	CAN_RX_RDHR_DATA4_Msk = 0xff

	// FMR: filter master register
	// Position of FINIT field.
	CAN_FMR_FINIT_Pos = 0x0
	// Bit mask of FINIT field.
	CAN_FMR_FINIT_Msk = 0x1
	// Bit FINIT.
	CAN_FMR_FINIT = 0x1
	// Position of CANSB field.
	CAN_FMR_CANSB_Pos = 0x8
	// Bit mask of CANSB field.
	CAN_FMR_CANSB_Msk = 0x3f00

	// FM1R: filter mode register
	// Position of FBM0 field.
	CAN_FM1R_FBM0_Pos = 0x0
	// Bit mask of FBM0 field.
	CAN_FM1R_FBM0_Msk = 0x1
	// Bit FBM0.
	CAN_FM1R_FBM0 = 0x1
	// Position of FBM1 field.
	CAN_FM1R_FBM1_Pos = 0x1
	// Bit mask of FBM1 field.
	CAN_FM1R_FBM1_Msk = 0x2
	// Bit FBM1.
	CAN_FM1R_FBM1 = 0x2
	// Position of FBM2 field.
	CAN_FM1R_FBM2_Pos = 0x2
	// Bit mask of FBM2 field.
	CAN_FM1R_FBM2_Msk = 0x4
	// Bit FBM2.
	CAN_FM1R_FBM2 = 0x4
	// Position of FBM3 field.
	CAN_FM1R_FBM3_Pos = 0x3
	// Bit mask of FBM3 field.
	CAN_FM1R_FBM3_Msk = 0x8
	// Bit FBM3.
	CAN_FM1R_FBM3 = 0x8
	// Position of FBM4 field.
	CAN_FM1R_FBM4_Pos = 0x4
	// Bit mask of FBM4 field.
	CAN_FM1R_FBM4_Msk = 0x10
	// Bit FBM4.
	CAN_FM1R_FBM4 = 0x10
	// Position of FBM5 field.
	CAN_FM1R_FBM5_Pos = 0x5
	// Bit mask of FBM5 field.
	CAN_FM1R_FBM5_Msk = 0x20
	// Bit FBM5.
	CAN_FM1R_FBM5 = 0x20
	// Position of FBM6 field.
	CAN_FM1R_FBM6_Pos = 0x6
	// Bit mask of FBM6 field.
	CAN_FM1R_FBM6_Msk = 0x40
	// Bit FBM6.
	CAN_FM1R_FBM6 = 0x40
	// Position of FBM7 field.
	CAN_FM1R_FBM7_Pos = 0x7
	// Bit mask of FBM7 field.
	CAN_FM1R_FBM7_Msk = 0x80
	// Bit FBM7.
	CAN_FM1R_FBM7 = 0x80
	// Position of FBM8 field.
	CAN_FM1R_FBM8_Pos = 0x8
	// Bit mask of FBM8 field.
	CAN_FM1R_FBM8_Msk = 0x100
	// Bit FBM8.
	CAN_FM1R_FBM8 = 0x100
	// Position of FBM9 field.
	CAN_FM1R_FBM9_Pos = 0x9
	// Bit mask of FBM9 field.
	CAN_FM1R_FBM9_Msk = 0x200
	// Bit FBM9.
	CAN_FM1R_FBM9 = 0x200
	// Position of FBM10 field.
	CAN_FM1R_FBM10_Pos = 0xa
	// Bit mask of FBM10 field.
	CAN_FM1R_FBM10_Msk = 0x400
	// Bit FBM10.
	CAN_FM1R_FBM10 = 0x400
	// Position of FBM11 field.
	CAN_FM1R_FBM11_Pos = 0xb
	// Bit mask of FBM11 field.
	CAN_FM1R_FBM11_Msk = 0x800
	// Bit FBM11.
	CAN_FM1R_FBM11 = 0x800
	// Position of FBM12 field.
	CAN_FM1R_FBM12_Pos = 0xc
	// Bit mask of FBM12 field.
	CAN_FM1R_FBM12_Msk = 0x1000
	// Bit FBM12.
	CAN_FM1R_FBM12 = 0x1000
	// Position of FBM13 field.
	CAN_FM1R_FBM13_Pos = 0xd
	// Bit mask of FBM13 field.
	CAN_FM1R_FBM13_Msk = 0x2000
	// Bit FBM13.
	CAN_FM1R_FBM13 = 0x2000
	// Position of FBM14 field.
	CAN_FM1R_FBM14_Pos = 0xe
	// Bit mask of FBM14 field.
	CAN_FM1R_FBM14_Msk = 0x4000
	// Bit FBM14.
	CAN_FM1R_FBM14 = 0x4000
	// Position of FBM15 field.
	CAN_FM1R_FBM15_Pos = 0xf
	// Bit mask of FBM15 field.
	CAN_FM1R_FBM15_Msk = 0x8000
	// Bit FBM15.
	CAN_FM1R_FBM15 = 0x8000
	// Position of FBM16 field.
	CAN_FM1R_FBM16_Pos = 0x10
	// Bit mask of FBM16 field.
	CAN_FM1R_FBM16_Msk = 0x10000
	// Bit FBM16.
	CAN_FM1R_FBM16 = 0x10000
	// Position of FBM17 field.
	CAN_FM1R_FBM17_Pos = 0x11
	// Bit mask of FBM17 field.
	CAN_FM1R_FBM17_Msk = 0x20000
	// Bit FBM17.
	CAN_FM1R_FBM17 = 0x20000
	// Position of FBM18 field.
	CAN_FM1R_FBM18_Pos = 0x12
	// Bit mask of FBM18 field.
	CAN_FM1R_FBM18_Msk = 0x40000
	// Bit FBM18.
	CAN_FM1R_FBM18 = 0x40000
	// Position of FBM19 field.
	CAN_FM1R_FBM19_Pos = 0x13
	// Bit mask of FBM19 field.
	CAN_FM1R_FBM19_Msk = 0x80000
	// Bit FBM19.
	CAN_FM1R_FBM19 = 0x80000
	// Position of FBM20 field.
	CAN_FM1R_FBM20_Pos = 0x14
	// Bit mask of FBM20 field.
	CAN_FM1R_FBM20_Msk = 0x100000
	// Bit FBM20.
	CAN_FM1R_FBM20 = 0x100000
	// Position of FBM21 field.
	CAN_FM1R_FBM21_Pos = 0x15
	// Bit mask of FBM21 field.
	CAN_FM1R_FBM21_Msk = 0x200000
	// Bit FBM21.
	CAN_FM1R_FBM21 = 0x200000
	// Position of FBM22 field.
	CAN_FM1R_FBM22_Pos = 0x16
	// Bit mask of FBM22 field.
	CAN_FM1R_FBM22_Msk = 0x400000
	// Bit FBM22.
	CAN_FM1R_FBM22 = 0x400000
	// Position of FBM23 field.
	CAN_FM1R_FBM23_Pos = 0x17
	// Bit mask of FBM23 field.
	CAN_FM1R_FBM23_Msk = 0x800000
	// Bit FBM23.
	CAN_FM1R_FBM23 = 0x800000
	// Position of FBM24 field.
	CAN_FM1R_FBM24_Pos = 0x18
	// Bit mask of FBM24 field.
	CAN_FM1R_FBM24_Msk = 0x1000000
	// Bit FBM24.
	CAN_FM1R_FBM24 = 0x1000000
	// Position of FBM25 field.
	CAN_FM1R_FBM25_Pos = 0x19
	// Bit mask of FBM25 field.
	CAN_FM1R_FBM25_Msk = 0x2000000
	// Bit FBM25.
	CAN_FM1R_FBM25 = 0x2000000
	// Position of FBM26 field.
	CAN_FM1R_FBM26_Pos = 0x1a
	// Bit mask of FBM26 field.
	CAN_FM1R_FBM26_Msk = 0x4000000
	// Bit FBM26.
	CAN_FM1R_FBM26 = 0x4000000
	// Position of FBM27 field.
	CAN_FM1R_FBM27_Pos = 0x1b
	// Bit mask of FBM27 field.
	CAN_FM1R_FBM27_Msk = 0x8000000
	// Bit FBM27.
	CAN_FM1R_FBM27 = 0x8000000

	// FS1R: filter scale register
	// Position of FSC0 field.
	CAN_FS1R_FSC0_Pos = 0x0
	// Bit mask of FSC0 field.
	CAN_FS1R_FSC0_Msk = 0x1
	// Bit FSC0.
	CAN_FS1R_FSC0 = 0x1
	// Position of FSC1 field.
	CAN_FS1R_FSC1_Pos = 0x1
	// Bit mask of FSC1 field.
	CAN_FS1R_FSC1_Msk = 0x2
	// Bit FSC1.
	CAN_FS1R_FSC1 = 0x2
	// Position of FSC2 field.
	CAN_FS1R_FSC2_Pos = 0x2
	// Bit mask of FSC2 field.
	CAN_FS1R_FSC2_Msk = 0x4
	// Bit FSC2.
	CAN_FS1R_FSC2 = 0x4
	// Position of FSC3 field.
	CAN_FS1R_FSC3_Pos = 0x3
	// Bit mask of FSC3 field.
	CAN_FS1R_FSC3_Msk = 0x8
	// Bit FSC3.
	CAN_FS1R_FSC3 = 0x8
	// Position of FSC4 field.
	CAN_FS1R_FSC4_Pos = 0x4
	// Bit mask of FSC4 field.
	CAN_FS1R_FSC4_Msk = 0x10
	// Bit FSC4.
	CAN_FS1R_FSC4 = 0x10
	// Position of FSC5 field.
	CAN_FS1R_FSC5_Pos = 0x5
	// Bit mask of FSC5 field.
	CAN_FS1R_FSC5_Msk = 0x20
	// Bit FSC5.
	CAN_FS1R_FSC5 = 0x20
	// Position of FSC6 field.
	CAN_FS1R_FSC6_Pos = 0x6
	// Bit mask of FSC6 field.
	CAN_FS1R_FSC6_Msk = 0x40
	// Bit FSC6.
	CAN_FS1R_FSC6 = 0x40
	// Position of FSC7 field.
	CAN_FS1R_FSC7_Pos = 0x7
	// Bit mask of FSC7 field.
	CAN_FS1R_FSC7_Msk = 0x80
	// Bit FSC7.
	CAN_FS1R_FSC7 = 0x80
	// Position of FSC8 field.
	CAN_FS1R_FSC8_Pos = 0x8
	// Bit mask of FSC8 field.
	CAN_FS1R_FSC8_Msk = 0x100
	// Bit FSC8.
	CAN_FS1R_FSC8 = 0x100
	// Position of FSC9 field.
	CAN_FS1R_FSC9_Pos = 0x9
	// Bit mask of FSC9 field.
	CAN_FS1R_FSC9_Msk = 0x200
	// Bit FSC9.
	CAN_FS1R_FSC9 = 0x200
	// Position of FSC10 field.
	CAN_FS1R_FSC10_Pos = 0xa
	// Bit mask of FSC10 field.
	CAN_FS1R_FSC10_Msk = 0x400
	// Bit FSC10.
	CAN_FS1R_FSC10 = 0x400
	// Position of FSC11 field.
	CAN_FS1R_FSC11_Pos = 0xb
	// Bit mask of FSC11 field.
	CAN_FS1R_FSC11_Msk = 0x800
	// Bit FSC11.
	CAN_FS1R_FSC11 = 0x800
	// Position of FSC12 field.
	CAN_FS1R_FSC12_Pos = 0xc
	// Bit mask of FSC12 field.
	CAN_FS1R_FSC12_Msk = 0x1000
	// Bit FSC12.
	CAN_FS1R_FSC12 = 0x1000
	// Position of FSC13 field.
	CAN_FS1R_FSC13_Pos = 0xd
	// Bit mask of FSC13 field.
	CAN_FS1R_FSC13_Msk = 0x2000
	// Bit FSC13.
	CAN_FS1R_FSC13 = 0x2000
	// Position of FSC14 field.
	CAN_FS1R_FSC14_Pos = 0xe
	// Bit mask of FSC14 field.
	CAN_FS1R_FSC14_Msk = 0x4000
	// Bit FSC14.
	CAN_FS1R_FSC14 = 0x4000
	// Position of FSC15 field.
	CAN_FS1R_FSC15_Pos = 0xf
	// Bit mask of FSC15 field.
	CAN_FS1R_FSC15_Msk = 0x8000
	// Bit FSC15.
	CAN_FS1R_FSC15 = 0x8000
	// Position of FSC16 field.
	CAN_FS1R_FSC16_Pos = 0x10
	// Bit mask of FSC16 field.
	CAN_FS1R_FSC16_Msk = 0x10000
	// Bit FSC16.
	CAN_FS1R_FSC16 = 0x10000
	// Position of FSC17 field.
	CAN_FS1R_FSC17_Pos = 0x11
	// Bit mask of FSC17 field.
	CAN_FS1R_FSC17_Msk = 0x20000
	// Bit FSC17.
	CAN_FS1R_FSC17 = 0x20000
	// Position of FSC18 field.
	CAN_FS1R_FSC18_Pos = 0x12
	// Bit mask of FSC18 field.
	CAN_FS1R_FSC18_Msk = 0x40000
	// Bit FSC18.
	CAN_FS1R_FSC18 = 0x40000
	// Position of FSC19 field.
	CAN_FS1R_FSC19_Pos = 0x13
	// Bit mask of FSC19 field.
	CAN_FS1R_FSC19_Msk = 0x80000
	// Bit FSC19.
	CAN_FS1R_FSC19 = 0x80000
	// Position of FSC20 field.
	CAN_FS1R_FSC20_Pos = 0x14
	// Bit mask of FSC20 field.
	CAN_FS1R_FSC20_Msk = 0x100000
	// Bit FSC20.
	CAN_FS1R_FSC20 = 0x100000
	// Position of FSC21 field.
	CAN_FS1R_FSC21_Pos = 0x15
	// Bit mask of FSC21 field.
	CAN_FS1R_FSC21_Msk = 0x200000
	// Bit FSC21.
	CAN_FS1R_FSC21 = 0x200000
	// Position of FSC22 field.
	CAN_FS1R_FSC22_Pos = 0x16
	// Bit mask of FSC22 field.
	CAN_FS1R_FSC22_Msk = 0x400000
	// Bit FSC22.
	CAN_FS1R_FSC22 = 0x400000
	// Position of FSC23 field.
	CAN_FS1R_FSC23_Pos = 0x17
	// Bit mask of FSC23 field.
	CAN_FS1R_FSC23_Msk = 0x800000
	// Bit FSC23.
	CAN_FS1R_FSC23 = 0x800000
	// Position of FSC24 field.
	CAN_FS1R_FSC24_Pos = 0x18
	// Bit mask of FSC24 field.
	CAN_FS1R_FSC24_Msk = 0x1000000
	// Bit FSC24.
	CAN_FS1R_FSC24 = 0x1000000
	// Position of FSC25 field.
	CAN_FS1R_FSC25_Pos = 0x19
	// Bit mask of FSC25 field.
	CAN_FS1R_FSC25_Msk = 0x2000000
	// Bit FSC25.
	CAN_FS1R_FSC25 = 0x2000000
	// Position of FSC26 field.
	CAN_FS1R_FSC26_Pos = 0x1a
	// Bit mask of FSC26 field.
	CAN_FS1R_FSC26_Msk = 0x4000000
	// Bit FSC26.
	CAN_FS1R_FSC26 = 0x4000000
	// Position of FSC27 field.
	CAN_FS1R_FSC27_Pos = 0x1b
	// Bit mask of FSC27 field.
	CAN_FS1R_FSC27_Msk = 0x8000000
	// Bit FSC27.
	CAN_FS1R_FSC27 = 0x8000000

	// FFA1R: filter FIFO assignment register
	// Position of FFA0 field.
	CAN_FFA1R_FFA0_Pos = 0x0
	// Bit mask of FFA0 field.
	CAN_FFA1R_FFA0_Msk = 0x1
	// Bit FFA0.
	CAN_FFA1R_FFA0 = 0x1
	// Position of FFA1 field.
	CAN_FFA1R_FFA1_Pos = 0x1
	// Bit mask of FFA1 field.
	CAN_FFA1R_FFA1_Msk = 0x2
	// Bit FFA1.
	CAN_FFA1R_FFA1 = 0x2
	// Position of FFA2 field.
	CAN_FFA1R_FFA2_Pos = 0x2
	// Bit mask of FFA2 field.
	CAN_FFA1R_FFA2_Msk = 0x4
	// Bit FFA2.
	CAN_FFA1R_FFA2 = 0x4
	// Position of FFA3 field.
	CAN_FFA1R_FFA3_Pos = 0x3
	// Bit mask of FFA3 field.
	CAN_FFA1R_FFA3_Msk = 0x8
	// Bit FFA3.
	CAN_FFA1R_FFA3 = 0x8
	// Position of FFA4 field.
	CAN_FFA1R_FFA4_Pos = 0x4
	// Bit mask of FFA4 field.
	CAN_FFA1R_FFA4_Msk = 0x10
	// Bit FFA4.
	CAN_FFA1R_FFA4 = 0x10
	// Position of FFA5 field.
	CAN_FFA1R_FFA5_Pos = 0x5
	// Bit mask of FFA5 field.
	CAN_FFA1R_FFA5_Msk = 0x20
	// Bit FFA5.
	CAN_FFA1R_FFA5 = 0x20
	// Position of FFA6 field.
	CAN_FFA1R_FFA6_Pos = 0x6
	// Bit mask of FFA6 field.
	CAN_FFA1R_FFA6_Msk = 0x40
	// Bit FFA6.
	CAN_FFA1R_FFA6 = 0x40
	// Position of FFA7 field.
	CAN_FFA1R_FFA7_Pos = 0x7
	// Bit mask of FFA7 field.
	CAN_FFA1R_FFA7_Msk = 0x80
	// Bit FFA7.
	CAN_FFA1R_FFA7 = 0x80
	// Position of FFA8 field.
	CAN_FFA1R_FFA8_Pos = 0x8
	// Bit mask of FFA8 field.
	CAN_FFA1R_FFA8_Msk = 0x100
	// Bit FFA8.
	CAN_FFA1R_FFA8 = 0x100
	// Position of FFA9 field.
	CAN_FFA1R_FFA9_Pos = 0x9
	// Bit mask of FFA9 field.
	CAN_FFA1R_FFA9_Msk = 0x200
	// Bit FFA9.
	CAN_FFA1R_FFA9 = 0x200
	// Position of FFA10 field.
	CAN_FFA1R_FFA10_Pos = 0xa
	// Bit mask of FFA10 field.
	CAN_FFA1R_FFA10_Msk = 0x400
	// Bit FFA10.
	CAN_FFA1R_FFA10 = 0x400
	// Position of FFA11 field.
	CAN_FFA1R_FFA11_Pos = 0xb
	// Bit mask of FFA11 field.
	CAN_FFA1R_FFA11_Msk = 0x800
	// Bit FFA11.
	CAN_FFA1R_FFA11 = 0x800
	// Position of FFA12 field.
	CAN_FFA1R_FFA12_Pos = 0xc
	// Bit mask of FFA12 field.
	CAN_FFA1R_FFA12_Msk = 0x1000
	// Bit FFA12.
	CAN_FFA1R_FFA12 = 0x1000
	// Position of FFA13 field.
	CAN_FFA1R_FFA13_Pos = 0xd
	// Bit mask of FFA13 field.
	CAN_FFA1R_FFA13_Msk = 0x2000
	// Bit FFA13.
	CAN_FFA1R_FFA13 = 0x2000
	// Position of FFA14 field.
	CAN_FFA1R_FFA14_Pos = 0xe
	// Bit mask of FFA14 field.
	CAN_FFA1R_FFA14_Msk = 0x4000
	// Bit FFA14.
	CAN_FFA1R_FFA14 = 0x4000
	// Position of FFA15 field.
	CAN_FFA1R_FFA15_Pos = 0xf
	// Bit mask of FFA15 field.
	CAN_FFA1R_FFA15_Msk = 0x8000
	// Bit FFA15.
	CAN_FFA1R_FFA15 = 0x8000
	// Position of FFA16 field.
	CAN_FFA1R_FFA16_Pos = 0x10
	// Bit mask of FFA16 field.
	CAN_FFA1R_FFA16_Msk = 0x10000
	// Bit FFA16.
	CAN_FFA1R_FFA16 = 0x10000
	// Position of FFA17 field.
	CAN_FFA1R_FFA17_Pos = 0x11
	// Bit mask of FFA17 field.
	CAN_FFA1R_FFA17_Msk = 0x20000
	// Bit FFA17.
	CAN_FFA1R_FFA17 = 0x20000
	// Position of FFA18 field.
	CAN_FFA1R_FFA18_Pos = 0x12
	// Bit mask of FFA18 field.
	CAN_FFA1R_FFA18_Msk = 0x40000
	// Bit FFA18.
	CAN_FFA1R_FFA18 = 0x40000
	// Position of FFA19 field.
	CAN_FFA1R_FFA19_Pos = 0x13
	// Bit mask of FFA19 field.
	CAN_FFA1R_FFA19_Msk = 0x80000
	// Bit FFA19.
	CAN_FFA1R_FFA19 = 0x80000
	// Position of FFA20 field.
	CAN_FFA1R_FFA20_Pos = 0x14
	// Bit mask of FFA20 field.
	CAN_FFA1R_FFA20_Msk = 0x100000
	// Bit FFA20.
	CAN_FFA1R_FFA20 = 0x100000
	// Position of FFA21 field.
	CAN_FFA1R_FFA21_Pos = 0x15
	// Bit mask of FFA21 field.
	CAN_FFA1R_FFA21_Msk = 0x200000
	// Bit FFA21.
	CAN_FFA1R_FFA21 = 0x200000
	// Position of FFA22 field.
	CAN_FFA1R_FFA22_Pos = 0x16
	// Bit mask of FFA22 field.
	CAN_FFA1R_FFA22_Msk = 0x400000
	// Bit FFA22.
	CAN_FFA1R_FFA22 = 0x400000
	// Position of FFA23 field.
	CAN_FFA1R_FFA23_Pos = 0x17
	// Bit mask of FFA23 field.
	CAN_FFA1R_FFA23_Msk = 0x800000
	// Bit FFA23.
	CAN_FFA1R_FFA23 = 0x800000
	// Position of FFA24 field.
	CAN_FFA1R_FFA24_Pos = 0x18
	// Bit mask of FFA24 field.
	CAN_FFA1R_FFA24_Msk = 0x1000000
	// Bit FFA24.
	CAN_FFA1R_FFA24 = 0x1000000
	// Position of FFA25 field.
	CAN_FFA1R_FFA25_Pos = 0x19
	// Bit mask of FFA25 field.
	CAN_FFA1R_FFA25_Msk = 0x2000000
	// Bit FFA25.
	CAN_FFA1R_FFA25 = 0x2000000
	// Position of FFA26 field.
	CAN_FFA1R_FFA26_Pos = 0x1a
	// Bit mask of FFA26 field.
	CAN_FFA1R_FFA26_Msk = 0x4000000
	// Bit FFA26.
	CAN_FFA1R_FFA26 = 0x4000000
	// Position of FFA27 field.
	CAN_FFA1R_FFA27_Pos = 0x1b
	// Bit mask of FFA27 field.
	CAN_FFA1R_FFA27_Msk = 0x8000000
	// Bit FFA27.
	CAN_FFA1R_FFA27 = 0x8000000

	// FA1R: filter activation register
	// Position of FACT0 field.
	CAN_FA1R_FACT0_Pos = 0x0
	// Bit mask of FACT0 field.
	CAN_FA1R_FACT0_Msk = 0x1
	// Bit FACT0.
	CAN_FA1R_FACT0 = 0x1
	// Position of FACT1 field.
	CAN_FA1R_FACT1_Pos = 0x1
	// Bit mask of FACT1 field.
	CAN_FA1R_FACT1_Msk = 0x2
	// Bit FACT1.
	CAN_FA1R_FACT1 = 0x2
	// Position of FACT2 field.
	CAN_FA1R_FACT2_Pos = 0x2
	// Bit mask of FACT2 field.
	CAN_FA1R_FACT2_Msk = 0x4
	// Bit FACT2.
	CAN_FA1R_FACT2 = 0x4
	// Position of FACT3 field.
	CAN_FA1R_FACT3_Pos = 0x3
	// Bit mask of FACT3 field.
	CAN_FA1R_FACT3_Msk = 0x8
	// Bit FACT3.
	CAN_FA1R_FACT3 = 0x8
	// Position of FACT4 field.
	CAN_FA1R_FACT4_Pos = 0x4
	// Bit mask of FACT4 field.
	CAN_FA1R_FACT4_Msk = 0x10
	// Bit FACT4.
	CAN_FA1R_FACT4 = 0x10
	// Position of FACT5 field.
	CAN_FA1R_FACT5_Pos = 0x5
	// Bit mask of FACT5 field.
	CAN_FA1R_FACT5_Msk = 0x20
	// Bit FACT5.
	CAN_FA1R_FACT5 = 0x20
	// Position of FACT6 field.
	CAN_FA1R_FACT6_Pos = 0x6
	// Bit mask of FACT6 field.
	CAN_FA1R_FACT6_Msk = 0x40
	// Bit FACT6.
	CAN_FA1R_FACT6 = 0x40
	// Position of FACT7 field.
	CAN_FA1R_FACT7_Pos = 0x7
	// Bit mask of FACT7 field.
	CAN_FA1R_FACT7_Msk = 0x80
	// Bit FACT7.
	CAN_FA1R_FACT7 = 0x80
	// Position of FACT8 field.
	CAN_FA1R_FACT8_Pos = 0x8
	// Bit mask of FACT8 field.
	CAN_FA1R_FACT8_Msk = 0x100
	// Bit FACT8.
	CAN_FA1R_FACT8 = 0x100
	// Position of FACT9 field.
	CAN_FA1R_FACT9_Pos = 0x9
	// Bit mask of FACT9 field.
	CAN_FA1R_FACT9_Msk = 0x200
	// Bit FACT9.
	CAN_FA1R_FACT9 = 0x200
	// Position of FACT10 field.
	CAN_FA1R_FACT10_Pos = 0xa
	// Bit mask of FACT10 field.
	CAN_FA1R_FACT10_Msk = 0x400
	// Bit FACT10.
	CAN_FA1R_FACT10 = 0x400
	// Position of FACT11 field.
	CAN_FA1R_FACT11_Pos = 0xb
	// Bit mask of FACT11 field.
	CAN_FA1R_FACT11_Msk = 0x800
	// Bit FACT11.
	CAN_FA1R_FACT11 = 0x800
	// Position of FACT12 field.
	CAN_FA1R_FACT12_Pos = 0xc
	// Bit mask of FACT12 field.
	CAN_FA1R_FACT12_Msk = 0x1000
	// Bit FACT12.
	CAN_FA1R_FACT12 = 0x1000
	// Position of FACT13 field.
	CAN_FA1R_FACT13_Pos = 0xd
	// Bit mask of FACT13 field.
	CAN_FA1R_FACT13_Msk = 0x2000
	// Bit FACT13.
	CAN_FA1R_FACT13 = 0x2000
	// Position of FACT14 field.
	CAN_FA1R_FACT14_Pos = 0xe
	// Bit mask of FACT14 field.
	CAN_FA1R_FACT14_Msk = 0x4000
	// Bit FACT14.
	CAN_FA1R_FACT14 = 0x4000
	// Position of FACT15 field.
	CAN_FA1R_FACT15_Pos = 0xf
	// Bit mask of FACT15 field.
	CAN_FA1R_FACT15_Msk = 0x8000
	// Bit FACT15.
	CAN_FA1R_FACT15 = 0x8000
	// Position of FACT16 field.
	CAN_FA1R_FACT16_Pos = 0x10
	// Bit mask of FACT16 field.
	CAN_FA1R_FACT16_Msk = 0x10000
	// Bit FACT16.
	CAN_FA1R_FACT16 = 0x10000
	// Position of FACT17 field.
	CAN_FA1R_FACT17_Pos = 0x11
	// Bit mask of FACT17 field.
	CAN_FA1R_FACT17_Msk = 0x20000
	// Bit FACT17.
	CAN_FA1R_FACT17 = 0x20000
	// Position of FACT18 field.
	CAN_FA1R_FACT18_Pos = 0x12
	// Bit mask of FACT18 field.
	CAN_FA1R_FACT18_Msk = 0x40000
	// Bit FACT18.
	CAN_FA1R_FACT18 = 0x40000
	// Position of FACT19 field.
	CAN_FA1R_FACT19_Pos = 0x13
	// Bit mask of FACT19 field.
	CAN_FA1R_FACT19_Msk = 0x80000
	// Bit FACT19.
	CAN_FA1R_FACT19 = 0x80000
	// Position of FACT20 field.
	CAN_FA1R_FACT20_Pos = 0x14
	// Bit mask of FACT20 field.
	CAN_FA1R_FACT20_Msk = 0x100000
	// Bit FACT20.
	CAN_FA1R_FACT20 = 0x100000
	// Position of FACT21 field.
	CAN_FA1R_FACT21_Pos = 0x15
	// Bit mask of FACT21 field.
	CAN_FA1R_FACT21_Msk = 0x200000
	// Bit FACT21.
	CAN_FA1R_FACT21 = 0x200000
	// Position of FACT22 field.
	CAN_FA1R_FACT22_Pos = 0x16
	// Bit mask of FACT22 field.
	CAN_FA1R_FACT22_Msk = 0x400000
	// Bit FACT22.
	CAN_FA1R_FACT22 = 0x400000
	// Position of FACT23 field.
	CAN_FA1R_FACT23_Pos = 0x17
	// Bit mask of FACT23 field.
	CAN_FA1R_FACT23_Msk = 0x800000
	// Bit FACT23.
	CAN_FA1R_FACT23 = 0x800000
	// Position of FACT24 field.
	CAN_FA1R_FACT24_Pos = 0x18
	// Bit mask of FACT24 field.
	CAN_FA1R_FACT24_Msk = 0x1000000
	// Bit FACT24.
	CAN_FA1R_FACT24 = 0x1000000
	// Position of FACT25 field.
	CAN_FA1R_FACT25_Pos = 0x19
	// Bit mask of FACT25 field.
	CAN_FA1R_FACT25_Msk = 0x2000000
	// Bit FACT25.
	CAN_FA1R_FACT25 = 0x2000000
	// Position of FACT26 field.
	CAN_FA1R_FACT26_Pos = 0x1a
	// Bit mask of FACT26 field.
	CAN_FA1R_FACT26_Msk = 0x4000000
	// Bit FACT26.
	CAN_FA1R_FACT26 = 0x4000000
	// Position of FACT27 field.
	CAN_FA1R_FACT27_Pos = 0x1b
	// Bit mask of FACT27 field.
	CAN_FA1R_FACT27_Msk = 0x8000000
	// Bit FACT27.
	CAN_FA1R_FACT27 = 0x8000000

	// FB.FR1: Filter bank 0 register 1
	// Position of FB field.
	CAN_FB_FR1_FB_Pos = 0x0
	// Bit mask of FB field.
	CAN_FB_FR1_FB_Msk = 0xffffffff

	// FB.FR2: Filter bank 0 register 2
	// Position of FB field.
	CAN_FB_FR2_FB_Pos = 0x0
	// Bit mask of FB field.
	CAN_FB_FR2_FB_Msk = 0xffffffff
)

// Bitfields for RTC: Real-time clock
const (
	// TR: time register
	// Position of PM field.
	RTC_TR_PM_Pos = 0x16
	// Bit mask of PM field.
	RTC_TR_PM_Msk = 0x400000
	// Bit PM.
	RTC_TR_PM = 0x400000
	// Position of HT field.
	RTC_TR_HT_Pos = 0x14
	// Bit mask of HT field.
	RTC_TR_HT_Msk = 0x300000
	// Position of HU field.
	RTC_TR_HU_Pos = 0x10
	// Bit mask of HU field.
	RTC_TR_HU_Msk = 0xf0000
	// Position of MNT field.
	RTC_TR_MNT_Pos = 0xc
	// Bit mask of MNT field.
	RTC_TR_MNT_Msk = 0x7000
	// Position of MNU field.
	RTC_TR_MNU_Pos = 0x8
	// Bit mask of MNU field.
	RTC_TR_MNU_Msk = 0xf00
	// Position of ST field.
	RTC_TR_ST_Pos = 0x4
	// Bit mask of ST field.
	RTC_TR_ST_Msk = 0x70
	// Position of SU field.
	RTC_TR_SU_Pos = 0x0
	// Bit mask of SU field.
	RTC_TR_SU_Msk = 0xf

	// DR: date register
	// Position of YT field.
	RTC_DR_YT_Pos = 0x14
	// Bit mask of YT field.
	RTC_DR_YT_Msk = 0xf00000
	// Position of YU field.
	RTC_DR_YU_Pos = 0x10
	// Bit mask of YU field.
	RTC_DR_YU_Msk = 0xf0000
	// Position of WDU field.
	RTC_DR_WDU_Pos = 0xd
	// Bit mask of WDU field.
	RTC_DR_WDU_Msk = 0xe000
	// Position of MT field.
	RTC_DR_MT_Pos = 0xc
	// Bit mask of MT field.
	RTC_DR_MT_Msk = 0x1000
	// Bit MT.
	RTC_DR_MT = 0x1000
	// Position of MU field.
	RTC_DR_MU_Pos = 0x8
	// Bit mask of MU field.
	RTC_DR_MU_Msk = 0xf00
	// Position of DT field.
	RTC_DR_DT_Pos = 0x4
	// Bit mask of DT field.
	RTC_DR_DT_Msk = 0x30
	// Position of DU field.
	RTC_DR_DU_Pos = 0x0
	// Bit mask of DU field.
	RTC_DR_DU_Msk = 0xf

	// CR: control register
	// Position of WUCKSEL field.
	RTC_CR_WUCKSEL_Pos = 0x0
	// Bit mask of WUCKSEL field.
	RTC_CR_WUCKSEL_Msk = 0x7
	// Position of TSEDGE field.
	RTC_CR_TSEDGE_Pos = 0x3
	// Bit mask of TSEDGE field.
	RTC_CR_TSEDGE_Msk = 0x8
	// Bit TSEDGE.
	RTC_CR_TSEDGE = 0x8
	// Position of REFCKON field.
	RTC_CR_REFCKON_Pos = 0x4
	// Bit mask of REFCKON field.
	RTC_CR_REFCKON_Msk = 0x10
	// Bit REFCKON.
	RTC_CR_REFCKON = 0x10
	// Position of BYPSHAD field.
	RTC_CR_BYPSHAD_Pos = 0x5
	// Bit mask of BYPSHAD field.
	RTC_CR_BYPSHAD_Msk = 0x20
	// Bit BYPSHAD.
	RTC_CR_BYPSHAD = 0x20
	// Position of FMT field.
	RTC_CR_FMT_Pos = 0x6
	// Bit mask of FMT field.
	RTC_CR_FMT_Msk = 0x40
	// Bit FMT.
	RTC_CR_FMT = 0x40
	// Position of ALRAE field.
	RTC_CR_ALRAE_Pos = 0x8
	// Bit mask of ALRAE field.
	RTC_CR_ALRAE_Msk = 0x100
	// Bit ALRAE.
	RTC_CR_ALRAE = 0x100
	// Position of ALRBE field.
	RTC_CR_ALRBE_Pos = 0x9
	// Bit mask of ALRBE field.
	RTC_CR_ALRBE_Msk = 0x200
	// Bit ALRBE.
	RTC_CR_ALRBE = 0x200
	// Position of WUTE field.
	RTC_CR_WUTE_Pos = 0xa
	// Bit mask of WUTE field.
	RTC_CR_WUTE_Msk = 0x400
	// Bit WUTE.
	RTC_CR_WUTE = 0x400
	// Position of TSE field.
	RTC_CR_TSE_Pos = 0xb
	// Bit mask of TSE field.
	RTC_CR_TSE_Msk = 0x800
	// Bit TSE.
	RTC_CR_TSE = 0x800
	// Position of ALRAIE field.
	RTC_CR_ALRAIE_Pos = 0xc
	// Bit mask of ALRAIE field.
	RTC_CR_ALRAIE_Msk = 0x1000
	// Bit ALRAIE.
	RTC_CR_ALRAIE = 0x1000
	// Position of ALRBIE field.
	RTC_CR_ALRBIE_Pos = 0xd
	// Bit mask of ALRBIE field.
	RTC_CR_ALRBIE_Msk = 0x2000
	// Bit ALRBIE.
	RTC_CR_ALRBIE = 0x2000
	// Position of WUTIE field.
	RTC_CR_WUTIE_Pos = 0xe
	// Bit mask of WUTIE field.
	RTC_CR_WUTIE_Msk = 0x4000
	// Bit WUTIE.
	RTC_CR_WUTIE = 0x4000
	// Position of TSIE field.
	RTC_CR_TSIE_Pos = 0xf
	// Bit mask of TSIE field.
	RTC_CR_TSIE_Msk = 0x8000
	// Bit TSIE.
	RTC_CR_TSIE = 0x8000
	// Position of ADD1H field.
	RTC_CR_ADD1H_Pos = 0x10
	// Bit mask of ADD1H field.
	RTC_CR_ADD1H_Msk = 0x10000
	// Bit ADD1H.
	RTC_CR_ADD1H = 0x10000
	// Position of SUB1H field.
	RTC_CR_SUB1H_Pos = 0x11
	// Bit mask of SUB1H field.
	RTC_CR_SUB1H_Msk = 0x20000
	// Bit SUB1H.
	RTC_CR_SUB1H = 0x20000
	// Position of BKP field.
	RTC_CR_BKP_Pos = 0x12
	// Bit mask of BKP field.
	RTC_CR_BKP_Msk = 0x40000
	// Bit BKP.
	RTC_CR_BKP = 0x40000
	// Position of COSEL field.
	RTC_CR_COSEL_Pos = 0x13
	// Bit mask of COSEL field.
	RTC_CR_COSEL_Msk = 0x80000
	// Bit COSEL.
	RTC_CR_COSEL = 0x80000
	// Position of POL field.
	RTC_CR_POL_Pos = 0x14
	// Bit mask of POL field.
	RTC_CR_POL_Msk = 0x100000
	// Bit POL.
	RTC_CR_POL = 0x100000
	// Position of OSEL field.
	RTC_CR_OSEL_Pos = 0x15
	// Bit mask of OSEL field.
	RTC_CR_OSEL_Msk = 0x600000
	// Position of COE field.
	RTC_CR_COE_Pos = 0x17
	// Bit mask of COE field.
	RTC_CR_COE_Msk = 0x800000
	// Bit COE.
	RTC_CR_COE = 0x800000
	// Position of ITSE field.
	RTC_CR_ITSE_Pos = 0x18
	// Bit mask of ITSE field.
	RTC_CR_ITSE_Msk = 0x1000000
	// Bit ITSE.
	RTC_CR_ITSE = 0x1000000

	// ISR: initialization and status register
	// Position of ALRAWF field.
	RTC_ISR_ALRAWF_Pos = 0x0
	// Bit mask of ALRAWF field.
	RTC_ISR_ALRAWF_Msk = 0x1
	// Bit ALRAWF.
	RTC_ISR_ALRAWF = 0x1
	// Position of ALRBWF field.
	RTC_ISR_ALRBWF_Pos = 0x1
	// Bit mask of ALRBWF field.
	RTC_ISR_ALRBWF_Msk = 0x2
	// Bit ALRBWF.
	RTC_ISR_ALRBWF = 0x2
	// Position of WUTWF field.
	RTC_ISR_WUTWF_Pos = 0x2
	// Bit mask of WUTWF field.
	RTC_ISR_WUTWF_Msk = 0x4
	// Bit WUTWF.
	RTC_ISR_WUTWF = 0x4
	// Position of SHPF field.
	RTC_ISR_SHPF_Pos = 0x3
	// Bit mask of SHPF field.
	RTC_ISR_SHPF_Msk = 0x8
	// Bit SHPF.
	RTC_ISR_SHPF = 0x8
	// Position of INITS field.
	RTC_ISR_INITS_Pos = 0x4
	// Bit mask of INITS field.
	RTC_ISR_INITS_Msk = 0x10
	// Bit INITS.
	RTC_ISR_INITS = 0x10
	// Position of RSF field.
	RTC_ISR_RSF_Pos = 0x5
	// Bit mask of RSF field.
	RTC_ISR_RSF_Msk = 0x20
	// Bit RSF.
	RTC_ISR_RSF = 0x20
	// Position of INITF field.
	RTC_ISR_INITF_Pos = 0x6
	// Bit mask of INITF field.
	RTC_ISR_INITF_Msk = 0x40
	// Bit INITF.
	RTC_ISR_INITF = 0x40
	// Position of INIT field.
	RTC_ISR_INIT_Pos = 0x7
	// Bit mask of INIT field.
	RTC_ISR_INIT_Msk = 0x80
	// Bit INIT.
	RTC_ISR_INIT = 0x80
	// Position of ALRAF field.
	RTC_ISR_ALRAF_Pos = 0x8
	// Bit mask of ALRAF field.
	RTC_ISR_ALRAF_Msk = 0x100
	// Bit ALRAF.
	RTC_ISR_ALRAF = 0x100
	// Position of ALRBF field.
	RTC_ISR_ALRBF_Pos = 0x9
	// Bit mask of ALRBF field.
	RTC_ISR_ALRBF_Msk = 0x200
	// Bit ALRBF.
	RTC_ISR_ALRBF = 0x200
	// Position of WUTF field.
	RTC_ISR_WUTF_Pos = 0xa
	// Bit mask of WUTF field.
	RTC_ISR_WUTF_Msk = 0x400
	// Bit WUTF.
	RTC_ISR_WUTF = 0x400
	// Position of TSF field.
	RTC_ISR_TSF_Pos = 0xb
	// Bit mask of TSF field.
	RTC_ISR_TSF_Msk = 0x800
	// Bit TSF.
	RTC_ISR_TSF = 0x800
	// Position of TSOVF field.
	RTC_ISR_TSOVF_Pos = 0xc
	// Bit mask of TSOVF field.
	RTC_ISR_TSOVF_Msk = 0x1000
	// Bit TSOVF.
	RTC_ISR_TSOVF = 0x1000
	// Position of TAMP1F field.
	RTC_ISR_TAMP1F_Pos = 0xd
	// Bit mask of TAMP1F field.
	RTC_ISR_TAMP1F_Msk = 0x2000
	// Bit TAMP1F.
	RTC_ISR_TAMP1F = 0x2000
	// Position of TAMP2F field.
	RTC_ISR_TAMP2F_Pos = 0xe
	// Bit mask of TAMP2F field.
	RTC_ISR_TAMP2F_Msk = 0x4000
	// Bit TAMP2F.
	RTC_ISR_TAMP2F = 0x4000
	// Position of TAMP3F field.
	RTC_ISR_TAMP3F_Pos = 0xf
	// Bit mask of TAMP3F field.
	RTC_ISR_TAMP3F_Msk = 0x8000
	// Bit TAMP3F.
	RTC_ISR_TAMP3F = 0x8000
	// Position of RECALPF field.
	RTC_ISR_RECALPF_Pos = 0x10
	// Bit mask of RECALPF field.
	RTC_ISR_RECALPF_Msk = 0x10000
	// Bit RECALPF.
	RTC_ISR_RECALPF = 0x10000

	// PRER: prescaler register
	// Position of PREDIV_A field.
	RTC_PRER_PREDIV_A_Pos = 0x10
	// Bit mask of PREDIV_A field.
	RTC_PRER_PREDIV_A_Msk = 0x7f0000
	// Position of PREDIV_S field.
	RTC_PRER_PREDIV_S_Pos = 0x0
	// Bit mask of PREDIV_S field.
	RTC_PRER_PREDIV_S_Msk = 0x7fff

	// WUTR: wakeup timer register
	// Position of WUT field.
	RTC_WUTR_WUT_Pos = 0x0
	// Bit mask of WUT field.
	RTC_WUTR_WUT_Msk = 0xffff

	// ALRMAR: alarm A register
	// Position of MSK4 field.
	RTC_ALRMAR_MSK4_Pos = 0x1f
	// Bit mask of MSK4 field.
	RTC_ALRMAR_MSK4_Msk = 0x80000000
	// Bit MSK4.
	RTC_ALRMAR_MSK4 = 0x80000000
	// Position of WDSEL field.
	RTC_ALRMAR_WDSEL_Pos = 0x1e
	// Bit mask of WDSEL field.
	RTC_ALRMAR_WDSEL_Msk = 0x40000000
	// Bit WDSEL.
	RTC_ALRMAR_WDSEL = 0x40000000
	// Position of DT field.
	RTC_ALRMAR_DT_Pos = 0x1c
	// Bit mask of DT field.
	RTC_ALRMAR_DT_Msk = 0x30000000
	// Position of DU field.
	RTC_ALRMAR_DU_Pos = 0x18
	// Bit mask of DU field.
	RTC_ALRMAR_DU_Msk = 0xf000000
	// Position of MSK3 field.
	RTC_ALRMAR_MSK3_Pos = 0x17
	// Bit mask of MSK3 field.
	RTC_ALRMAR_MSK3_Msk = 0x800000
	// Bit MSK3.
	RTC_ALRMAR_MSK3 = 0x800000
	// Position of PM field.
	RTC_ALRMAR_PM_Pos = 0x16
	// Bit mask of PM field.
	RTC_ALRMAR_PM_Msk = 0x400000
	// Bit PM.
	RTC_ALRMAR_PM = 0x400000
	// Position of HT field.
	RTC_ALRMAR_HT_Pos = 0x14
	// Bit mask of HT field.
	RTC_ALRMAR_HT_Msk = 0x300000
	// Position of HU field.
	RTC_ALRMAR_HU_Pos = 0x10
	// Bit mask of HU field.
	RTC_ALRMAR_HU_Msk = 0xf0000
	// Position of MSK2 field.
	RTC_ALRMAR_MSK2_Pos = 0xf
	// Bit mask of MSK2 field.
	RTC_ALRMAR_MSK2_Msk = 0x8000
	// Bit MSK2.
	RTC_ALRMAR_MSK2 = 0x8000
	// Position of MNT field.
	RTC_ALRMAR_MNT_Pos = 0xc
	// Bit mask of MNT field.
	RTC_ALRMAR_MNT_Msk = 0x7000
	// Position of MNU field.
	RTC_ALRMAR_MNU_Pos = 0x8
	// Bit mask of MNU field.
	RTC_ALRMAR_MNU_Msk = 0xf00
	// Position of MSK1 field.
	RTC_ALRMAR_MSK1_Pos = 0x7
	// Bit mask of MSK1 field.
	RTC_ALRMAR_MSK1_Msk = 0x80
	// Bit MSK1.
	RTC_ALRMAR_MSK1 = 0x80
	// Position of ST field.
	RTC_ALRMAR_ST_Pos = 0x4
	// Bit mask of ST field.
	RTC_ALRMAR_ST_Msk = 0x70
	// Position of SU field.
	RTC_ALRMAR_SU_Pos = 0x0
	// Bit mask of SU field.
	RTC_ALRMAR_SU_Msk = 0xf

	// ALRMBR: alarm B register
	// Position of MSK4 field.
	RTC_ALRMBR_MSK4_Pos = 0x1f
	// Bit mask of MSK4 field.
	RTC_ALRMBR_MSK4_Msk = 0x80000000
	// Bit MSK4.
	RTC_ALRMBR_MSK4 = 0x80000000
	// Position of WDSEL field.
	RTC_ALRMBR_WDSEL_Pos = 0x1e
	// Bit mask of WDSEL field.
	RTC_ALRMBR_WDSEL_Msk = 0x40000000
	// Bit WDSEL.
	RTC_ALRMBR_WDSEL = 0x40000000
	// Position of DT field.
	RTC_ALRMBR_DT_Pos = 0x1c
	// Bit mask of DT field.
	RTC_ALRMBR_DT_Msk = 0x30000000
	// Position of DU field.
	RTC_ALRMBR_DU_Pos = 0x18
	// Bit mask of DU field.
	RTC_ALRMBR_DU_Msk = 0xf000000
	// Position of MSK3 field.
	RTC_ALRMBR_MSK3_Pos = 0x17
	// Bit mask of MSK3 field.
	RTC_ALRMBR_MSK3_Msk = 0x800000
	// Bit MSK3.
	RTC_ALRMBR_MSK3 = 0x800000
	// Position of PM field.
	RTC_ALRMBR_PM_Pos = 0x16
	// Bit mask of PM field.
	RTC_ALRMBR_PM_Msk = 0x400000
	// Bit PM.
	RTC_ALRMBR_PM = 0x400000
	// Position of HT field.
	RTC_ALRMBR_HT_Pos = 0x14
	// Bit mask of HT field.
	RTC_ALRMBR_HT_Msk = 0x300000
	// Position of HU field.
	RTC_ALRMBR_HU_Pos = 0x10
	// Bit mask of HU field.
	RTC_ALRMBR_HU_Msk = 0xf0000
	// Position of MSK2 field.
	RTC_ALRMBR_MSK2_Pos = 0xf
	// Bit mask of MSK2 field.
	RTC_ALRMBR_MSK2_Msk = 0x8000
	// Bit MSK2.
	RTC_ALRMBR_MSK2 = 0x8000
	// Position of MNT field.
	RTC_ALRMBR_MNT_Pos = 0xc
	// Bit mask of MNT field.
	RTC_ALRMBR_MNT_Msk = 0x7000
	// Position of MNU field.
	RTC_ALRMBR_MNU_Pos = 0x8
	// Bit mask of MNU field.
	RTC_ALRMBR_MNU_Msk = 0xf00
	// Position of MSK1 field.
	RTC_ALRMBR_MSK1_Pos = 0x7
	// Bit mask of MSK1 field.
	RTC_ALRMBR_MSK1_Msk = 0x80
	// Bit MSK1.
	RTC_ALRMBR_MSK1 = 0x80
	// Position of ST field.
	RTC_ALRMBR_ST_Pos = 0x4
	// Bit mask of ST field.
	RTC_ALRMBR_ST_Msk = 0x70
	// Position of SU field.
	RTC_ALRMBR_SU_Pos = 0x0
	// Bit mask of SU field.
	RTC_ALRMBR_SU_Msk = 0xf

	// WPR: write protection register
	// Position of KEY field.
	RTC_WPR_KEY_Pos = 0x0
	// Bit mask of KEY field.
	RTC_WPR_KEY_Msk = 0xff

	// SSR: sub second register
	// Position of SS field.
	RTC_SSR_SS_Pos = 0x0
	// Bit mask of SS field.
	RTC_SSR_SS_Msk = 0xffff

	// SHIFTR: shift control register
	// Position of ADD1S field.
	RTC_SHIFTR_ADD1S_Pos = 0x1f
	// Bit mask of ADD1S field.
	RTC_SHIFTR_ADD1S_Msk = 0x80000000
	// Bit ADD1S.
	RTC_SHIFTR_ADD1S = 0x80000000
	// Position of SUBFS field.
	RTC_SHIFTR_SUBFS_Pos = 0x0
	// Bit mask of SUBFS field.
	RTC_SHIFTR_SUBFS_Msk = 0x7fff

	// TSTR: time stamp time register
	// Position of SU field.
	RTC_TSTR_SU_Pos = 0x0
	// Bit mask of SU field.
	RTC_TSTR_SU_Msk = 0xf
	// Position of ST field.
	RTC_TSTR_ST_Pos = 0x4
	// Bit mask of ST field.
	RTC_TSTR_ST_Msk = 0x70
	// Position of MNU field.
	RTC_TSTR_MNU_Pos = 0x8
	// Bit mask of MNU field.
	RTC_TSTR_MNU_Msk = 0xf00
	// Position of MNT field.
	RTC_TSTR_MNT_Pos = 0xc
	// Bit mask of MNT field.
	RTC_TSTR_MNT_Msk = 0x7000
	// Position of HU field.
	RTC_TSTR_HU_Pos = 0x10
	// Bit mask of HU field.
	RTC_TSTR_HU_Msk = 0xf0000
	// Position of HT field.
	RTC_TSTR_HT_Pos = 0x14
	// Bit mask of HT field.
	RTC_TSTR_HT_Msk = 0x300000
	// Position of PM field.
	RTC_TSTR_PM_Pos = 0x16
	// Bit mask of PM field.
	RTC_TSTR_PM_Msk = 0x400000
	// Bit PM.
	RTC_TSTR_PM = 0x400000

	// TSDR: time stamp date register
	// Position of WDU field.
	RTC_TSDR_WDU_Pos = 0xd
	// Bit mask of WDU field.
	RTC_TSDR_WDU_Msk = 0xe000
	// Position of MT field.
	RTC_TSDR_MT_Pos = 0xc
	// Bit mask of MT field.
	RTC_TSDR_MT_Msk = 0x1000
	// Bit MT.
	RTC_TSDR_MT = 0x1000
	// Position of MU field.
	RTC_TSDR_MU_Pos = 0x8
	// Bit mask of MU field.
	RTC_TSDR_MU_Msk = 0xf00
	// Position of DT field.
	RTC_TSDR_DT_Pos = 0x4
	// Bit mask of DT field.
	RTC_TSDR_DT_Msk = 0x30
	// Position of DU field.
	RTC_TSDR_DU_Pos = 0x0
	// Bit mask of DU field.
	RTC_TSDR_DU_Msk = 0xf

	// TSSSR: timestamp sub second register
	// Position of SS field.
	RTC_TSSSR_SS_Pos = 0x0
	// Bit mask of SS field.
	RTC_TSSSR_SS_Msk = 0xffff

	// CALR: calibration register
	// Position of CALP field.
	RTC_CALR_CALP_Pos = 0xf
	// Bit mask of CALP field.
	RTC_CALR_CALP_Msk = 0x8000
	// Bit CALP.
	RTC_CALR_CALP = 0x8000
	// Position of CALW8 field.
	RTC_CALR_CALW8_Pos = 0xe
	// Bit mask of CALW8 field.
	RTC_CALR_CALW8_Msk = 0x4000
	// Bit CALW8.
	RTC_CALR_CALW8 = 0x4000
	// Position of CALW16 field.
	RTC_CALR_CALW16_Pos = 0xd
	// Bit mask of CALW16 field.
	RTC_CALR_CALW16_Msk = 0x2000
	// Bit CALW16.
	RTC_CALR_CALW16 = 0x2000
	// Position of CALM field.
	RTC_CALR_CALM_Pos = 0x0
	// Bit mask of CALM field.
	RTC_CALR_CALM_Msk = 0x1ff

	// TAMPCR: tamper configuration register
	// Position of TAMP1E field.
	RTC_TAMPCR_TAMP1E_Pos = 0x0
	// Bit mask of TAMP1E field.
	RTC_TAMPCR_TAMP1E_Msk = 0x1
	// Bit TAMP1E.
	RTC_TAMPCR_TAMP1E = 0x1
	// Position of TAMP1TRG field.
	RTC_TAMPCR_TAMP1TRG_Pos = 0x1
	// Bit mask of TAMP1TRG field.
	RTC_TAMPCR_TAMP1TRG_Msk = 0x2
	// Bit TAMP1TRG.
	RTC_TAMPCR_TAMP1TRG = 0x2
	// Position of TAMPIE field.
	RTC_TAMPCR_TAMPIE_Pos = 0x2
	// Bit mask of TAMPIE field.
	RTC_TAMPCR_TAMPIE_Msk = 0x4
	// Bit TAMPIE.
	RTC_TAMPCR_TAMPIE = 0x4
	// Position of TAMP2E field.
	RTC_TAMPCR_TAMP2E_Pos = 0x3
	// Bit mask of TAMP2E field.
	RTC_TAMPCR_TAMP2E_Msk = 0x8
	// Bit TAMP2E.
	RTC_TAMPCR_TAMP2E = 0x8
	// Position of TAMP2TRG field.
	RTC_TAMPCR_TAMP2TRG_Pos = 0x4
	// Bit mask of TAMP2TRG field.
	RTC_TAMPCR_TAMP2TRG_Msk = 0x10
	// Bit TAMP2TRG.
	RTC_TAMPCR_TAMP2TRG = 0x10
	// Position of TAMP3E field.
	RTC_TAMPCR_TAMP3E_Pos = 0x5
	// Bit mask of TAMP3E field.
	RTC_TAMPCR_TAMP3E_Msk = 0x20
	// Bit TAMP3E.
	RTC_TAMPCR_TAMP3E = 0x20
	// Position of TAMP3TRG field.
	RTC_TAMPCR_TAMP3TRG_Pos = 0x6
	// Bit mask of TAMP3TRG field.
	RTC_TAMPCR_TAMP3TRG_Msk = 0x40
	// Bit TAMP3TRG.
	RTC_TAMPCR_TAMP3TRG = 0x40
	// Position of TAMPTS field.
	RTC_TAMPCR_TAMPTS_Pos = 0x7
	// Bit mask of TAMPTS field.
	RTC_TAMPCR_TAMPTS_Msk = 0x80
	// Bit TAMPTS.
	RTC_TAMPCR_TAMPTS = 0x80
	// Position of TAMPFREQ field.
	RTC_TAMPCR_TAMPFREQ_Pos = 0x8
	// Bit mask of TAMPFREQ field.
	RTC_TAMPCR_TAMPFREQ_Msk = 0x700
	// Position of TAMPFLT field.
	RTC_TAMPCR_TAMPFLT_Pos = 0xb
	// Bit mask of TAMPFLT field.
	RTC_TAMPCR_TAMPFLT_Msk = 0x1800
	// Position of TAMPPRCH field.
	RTC_TAMPCR_TAMPPRCH_Pos = 0xd
	// Bit mask of TAMPPRCH field.
	RTC_TAMPCR_TAMPPRCH_Msk = 0x6000
	// Position of TAMPPUDIS field.
	RTC_TAMPCR_TAMPPUDIS_Pos = 0xf
	// Bit mask of TAMPPUDIS field.
	RTC_TAMPCR_TAMPPUDIS_Msk = 0x8000
	// Bit TAMPPUDIS.
	RTC_TAMPCR_TAMPPUDIS = 0x8000
	// Position of TAMP1IE field.
	RTC_TAMPCR_TAMP1IE_Pos = 0x10
	// Bit mask of TAMP1IE field.
	RTC_TAMPCR_TAMP1IE_Msk = 0x10000
	// Bit TAMP1IE.
	RTC_TAMPCR_TAMP1IE = 0x10000
	// Position of TAMP1NOERASE field.
	RTC_TAMPCR_TAMP1NOERASE_Pos = 0x11
	// Bit mask of TAMP1NOERASE field.
	RTC_TAMPCR_TAMP1NOERASE_Msk = 0x20000
	// Bit TAMP1NOERASE.
	RTC_TAMPCR_TAMP1NOERASE = 0x20000
	// Position of TAMP1MF field.
	RTC_TAMPCR_TAMP1MF_Pos = 0x12
	// Bit mask of TAMP1MF field.
	RTC_TAMPCR_TAMP1MF_Msk = 0x40000
	// Bit TAMP1MF.
	RTC_TAMPCR_TAMP1MF = 0x40000
	// Position of TAMP2IE field.
	RTC_TAMPCR_TAMP2IE_Pos = 0x13
	// Bit mask of TAMP2IE field.
	RTC_TAMPCR_TAMP2IE_Msk = 0x80000
	// Bit TAMP2IE.
	RTC_TAMPCR_TAMP2IE = 0x80000
	// Position of TAMP2NOERASE field.
	RTC_TAMPCR_TAMP2NOERASE_Pos = 0x14
	// Bit mask of TAMP2NOERASE field.
	RTC_TAMPCR_TAMP2NOERASE_Msk = 0x100000
	// Bit TAMP2NOERASE.
	RTC_TAMPCR_TAMP2NOERASE = 0x100000
	// Position of TAMP2MF field.
	RTC_TAMPCR_TAMP2MF_Pos = 0x15
	// Bit mask of TAMP2MF field.
	RTC_TAMPCR_TAMP2MF_Msk = 0x200000
	// Bit TAMP2MF.
	RTC_TAMPCR_TAMP2MF = 0x200000
	// Position of TAMP3IE field.
	RTC_TAMPCR_TAMP3IE_Pos = 0x16
	// Bit mask of TAMP3IE field.
	RTC_TAMPCR_TAMP3IE_Msk = 0x400000
	// Bit TAMP3IE.
	RTC_TAMPCR_TAMP3IE = 0x400000
	// Position of TAMP3NOERASE field.
	RTC_TAMPCR_TAMP3NOERASE_Pos = 0x17
	// Bit mask of TAMP3NOERASE field.
	RTC_TAMPCR_TAMP3NOERASE_Msk = 0x800000
	// Bit TAMP3NOERASE.
	RTC_TAMPCR_TAMP3NOERASE = 0x800000
	// Position of TAMP3MF field.
	RTC_TAMPCR_TAMP3MF_Pos = 0x18
	// Bit mask of TAMP3MF field.
	RTC_TAMPCR_TAMP3MF_Msk = 0x1000000
	// Bit TAMP3MF.
	RTC_TAMPCR_TAMP3MF = 0x1000000

	// ALRMASSR: alarm A sub second register
	// Position of MASKSS field.
	RTC_ALRMASSR_MASKSS_Pos = 0x18
	// Bit mask of MASKSS field.
	RTC_ALRMASSR_MASKSS_Msk = 0xf000000
	// Position of SS field.
	RTC_ALRMASSR_SS_Pos = 0x0
	// Bit mask of SS field.
	RTC_ALRMASSR_SS_Msk = 0x7fff

	// ALRMBSSR: alarm B sub second register
	// Position of MASKSS field.
	RTC_ALRMBSSR_MASKSS_Pos = 0x18
	// Bit mask of MASKSS field.
	RTC_ALRMBSSR_MASKSS_Msk = 0xf000000
	// Position of SS field.
	RTC_ALRMBSSR_SS_Pos = 0x0
	// Bit mask of SS field.
	RTC_ALRMBSSR_SS_Msk = 0x7fff

	// OR: option register
	// Position of RTC_ALARM_TYPE field.
	RTC_OR_RTC_ALARM_TYPE_Pos = 0x0
	// Bit mask of RTC_ALARM_TYPE field.
	RTC_OR_RTC_ALARM_TYPE_Msk = 0x1
	// Bit RTC_ALARM_TYPE.
	RTC_OR_RTC_ALARM_TYPE = 0x1
	// Position of RTC_OUT_RMP field.
	RTC_OR_RTC_OUT_RMP_Pos = 0x1
	// Bit mask of RTC_OUT_RMP field.
	RTC_OR_RTC_OUT_RMP_Msk = 0x2
	// Bit RTC_OUT_RMP.
	RTC_OR_RTC_OUT_RMP = 0x2

	// BKP0R: backup register
	// Position of BKP field.
	RTC_BKPR_BKP_Pos = 0x0
	// Bit mask of BKP field.
	RTC_BKPR_BKP_Msk = 0xffffffff
)

// Bitfields for OTG_FS_GLOBAL: USB on the go full speed
const (
	// GOTGCTL: OTG_FS control and status register (OTG_FS_GOTGCTL)
	// Position of SRQSCS field.
	USB_OTG_FS_GOTGCTL_SRQSCS_Pos = 0x0
	// Bit mask of SRQSCS field.
	USB_OTG_FS_GOTGCTL_SRQSCS_Msk = 0x1
	// Bit SRQSCS.
	USB_OTG_FS_GOTGCTL_SRQSCS = 0x1
	// Position of SRQ field.
	USB_OTG_FS_GOTGCTL_SRQ_Pos = 0x1
	// Bit mask of SRQ field.
	USB_OTG_FS_GOTGCTL_SRQ_Msk = 0x2
	// Bit SRQ.
	USB_OTG_FS_GOTGCTL_SRQ = 0x2
	// Position of HNGSCS field.
	USB_OTG_FS_GOTGCTL_HNGSCS_Pos = 0x8
	// Bit mask of HNGSCS field.
	USB_OTG_FS_GOTGCTL_HNGSCS_Msk = 0x100
	// Bit HNGSCS.
	USB_OTG_FS_GOTGCTL_HNGSCS = 0x100
	// Position of HNPRQ field.
	USB_OTG_FS_GOTGCTL_HNPRQ_Pos = 0x9
	// Bit mask of HNPRQ field.
	USB_OTG_FS_GOTGCTL_HNPRQ_Msk = 0x200
	// Bit HNPRQ.
	USB_OTG_FS_GOTGCTL_HNPRQ = 0x200
	// Position of HSHNPEN field.
	USB_OTG_FS_GOTGCTL_HSHNPEN_Pos = 0xa
	// Bit mask of HSHNPEN field.
	USB_OTG_FS_GOTGCTL_HSHNPEN_Msk = 0x400
	// Bit HSHNPEN.
	USB_OTG_FS_GOTGCTL_HSHNPEN = 0x400
	// Position of DHNPEN field.
	USB_OTG_FS_GOTGCTL_DHNPEN_Pos = 0xb
	// Bit mask of DHNPEN field.
	USB_OTG_FS_GOTGCTL_DHNPEN_Msk = 0x800
	// Bit DHNPEN.
	USB_OTG_FS_GOTGCTL_DHNPEN = 0x800
	// Position of CIDSTS field.
	USB_OTG_FS_GOTGCTL_CIDSTS_Pos = 0x10
	// Bit mask of CIDSTS field.
	USB_OTG_FS_GOTGCTL_CIDSTS_Msk = 0x10000
	// Bit CIDSTS.
	USB_OTG_FS_GOTGCTL_CIDSTS = 0x10000
	// Position of DBCT field.
	USB_OTG_FS_GOTGCTL_DBCT_Pos = 0x11
	// Bit mask of DBCT field.
	USB_OTG_FS_GOTGCTL_DBCT_Msk = 0x20000
	// Bit DBCT.
	USB_OTG_FS_GOTGCTL_DBCT = 0x20000
	// Position of ASVLD field.
	USB_OTG_FS_GOTGCTL_ASVLD_Pos = 0x12
	// Bit mask of ASVLD field.
	USB_OTG_FS_GOTGCTL_ASVLD_Msk = 0x40000
	// Bit ASVLD.
	USB_OTG_FS_GOTGCTL_ASVLD = 0x40000
	// Position of BSVLD field.
	USB_OTG_FS_GOTGCTL_BSVLD_Pos = 0x13
	// Bit mask of BSVLD field.
	USB_OTG_FS_GOTGCTL_BSVLD_Msk = 0x80000
	// Bit BSVLD.
	USB_OTG_FS_GOTGCTL_BSVLD = 0x80000

	// GOTGINT: OTG_FS interrupt register (OTG_FS_GOTGINT)
	// Position of SEDET field.
	USB_OTG_FS_GOTGINT_SEDET_Pos = 0x2
	// Bit mask of SEDET field.
	USB_OTG_FS_GOTGINT_SEDET_Msk = 0x4
	// Bit SEDET.
	USB_OTG_FS_GOTGINT_SEDET = 0x4
	// Position of SRSSCHG field.
	USB_OTG_FS_GOTGINT_SRSSCHG_Pos = 0x8
	// Bit mask of SRSSCHG field.
	USB_OTG_FS_GOTGINT_SRSSCHG_Msk = 0x100
	// Bit SRSSCHG.
	USB_OTG_FS_GOTGINT_SRSSCHG = 0x100
	// Position of HNSSCHG field.
	USB_OTG_FS_GOTGINT_HNSSCHG_Pos = 0x9
	// Bit mask of HNSSCHG field.
	USB_OTG_FS_GOTGINT_HNSSCHG_Msk = 0x200
	// Bit HNSSCHG.
	USB_OTG_FS_GOTGINT_HNSSCHG = 0x200
	// Position of HNGDET field.
	USB_OTG_FS_GOTGINT_HNGDET_Pos = 0x11
	// Bit mask of HNGDET field.
	USB_OTG_FS_GOTGINT_HNGDET_Msk = 0x20000
	// Bit HNGDET.
	USB_OTG_FS_GOTGINT_HNGDET = 0x20000
	// Position of ADTOCHG field.
	USB_OTG_FS_GOTGINT_ADTOCHG_Pos = 0x12
	// Bit mask of ADTOCHG field.
	USB_OTG_FS_GOTGINT_ADTOCHG_Msk = 0x40000
	// Bit ADTOCHG.
	USB_OTG_FS_GOTGINT_ADTOCHG = 0x40000
	// Position of DBCDNE field.
	USB_OTG_FS_GOTGINT_DBCDNE_Pos = 0x13
	// Bit mask of DBCDNE field.
	USB_OTG_FS_GOTGINT_DBCDNE_Msk = 0x80000
	// Bit DBCDNE.
	USB_OTG_FS_GOTGINT_DBCDNE = 0x80000

	// GAHBCFG: OTG_FS AHB configuration register (OTG_FS_GAHBCFG)
	// Position of GINT field.
	USB_OTG_FS_GAHBCFG_GINT_Pos = 0x0
	// Bit mask of GINT field.
	USB_OTG_FS_GAHBCFG_GINT_Msk = 0x1
	// Bit GINT.
	USB_OTG_FS_GAHBCFG_GINT = 0x1
	// Position of TXFELVL field.
	USB_OTG_FS_GAHBCFG_TXFELVL_Pos = 0x7
	// Bit mask of TXFELVL field.
	USB_OTG_FS_GAHBCFG_TXFELVL_Msk = 0x80
	// Bit TXFELVL.
	USB_OTG_FS_GAHBCFG_TXFELVL = 0x80
	// Position of PTXFELVL field.
	USB_OTG_FS_GAHBCFG_PTXFELVL_Pos = 0x8
	// Bit mask of PTXFELVL field.
	USB_OTG_FS_GAHBCFG_PTXFELVL_Msk = 0x100
	// Bit PTXFELVL.
	USB_OTG_FS_GAHBCFG_PTXFELVL = 0x100

	// GUSBCFG: OTG_FS USB configuration register (OTG_FS_GUSBCFG)
	// Position of TOCAL field.
	USB_OTG_FS_GUSBCFG_TOCAL_Pos = 0x0
	// Bit mask of TOCAL field.
	USB_OTG_FS_GUSBCFG_TOCAL_Msk = 0x7
	// Position of PHYSEL field.
	USB_OTG_FS_GUSBCFG_PHYSEL_Pos = 0x6
	// Bit mask of PHYSEL field.
	USB_OTG_FS_GUSBCFG_PHYSEL_Msk = 0x40
	// Bit PHYSEL.
	USB_OTG_FS_GUSBCFG_PHYSEL = 0x40
	// Position of SRPCAP field.
	USB_OTG_FS_GUSBCFG_SRPCAP_Pos = 0x8
	// Bit mask of SRPCAP field.
	USB_OTG_FS_GUSBCFG_SRPCAP_Msk = 0x100
	// Bit SRPCAP.
	USB_OTG_FS_GUSBCFG_SRPCAP = 0x100
	// Position of HNPCAP field.
	USB_OTG_FS_GUSBCFG_HNPCAP_Pos = 0x9
	// Bit mask of HNPCAP field.
	USB_OTG_FS_GUSBCFG_HNPCAP_Msk = 0x200
	// Bit HNPCAP.
	USB_OTG_FS_GUSBCFG_HNPCAP = 0x200
	// Position of TRDT field.
	USB_OTG_FS_GUSBCFG_TRDT_Pos = 0xa
	// Bit mask of TRDT field.
	USB_OTG_FS_GUSBCFG_TRDT_Msk = 0x3c00
	// Position of FHMOD field.
	USB_OTG_FS_GUSBCFG_FHMOD_Pos = 0x1d
	// Bit mask of FHMOD field.
	USB_OTG_FS_GUSBCFG_FHMOD_Msk = 0x20000000
	// Bit FHMOD.
	USB_OTG_FS_GUSBCFG_FHMOD = 0x20000000
	// Position of FDMOD field.
	USB_OTG_FS_GUSBCFG_FDMOD_Pos = 0x1e
	// Bit mask of FDMOD field.
	USB_OTG_FS_GUSBCFG_FDMOD_Msk = 0x40000000
	// Bit FDMOD.
	USB_OTG_FS_GUSBCFG_FDMOD = 0x40000000
	// Position of CTXPKT field.
	USB_OTG_FS_GUSBCFG_CTXPKT_Pos = 0x1f
	// Bit mask of CTXPKT field.
	USB_OTG_FS_GUSBCFG_CTXPKT_Msk = 0x80000000
	// Bit CTXPKT.
	USB_OTG_FS_GUSBCFG_CTXPKT = 0x80000000

	// GRSTCTL: OTG_FS reset register (OTG_FS_GRSTCTL)
	// Position of CSRST field.
	USB_OTG_FS_GRSTCTL_CSRST_Pos = 0x0
	// Bit mask of CSRST field.
	USB_OTG_FS_GRSTCTL_CSRST_Msk = 0x1
	// Bit CSRST.
	USB_OTG_FS_GRSTCTL_CSRST = 0x1
	// Position of HSRST field.
	USB_OTG_FS_GRSTCTL_HSRST_Pos = 0x1
	// Bit mask of HSRST field.
	USB_OTG_FS_GRSTCTL_HSRST_Msk = 0x2
	// Bit HSRST.
	USB_OTG_FS_GRSTCTL_HSRST = 0x2
	// Position of FCRST field.
	USB_OTG_FS_GRSTCTL_FCRST_Pos = 0x2
	// Bit mask of FCRST field.
	USB_OTG_FS_GRSTCTL_FCRST_Msk = 0x4
	// Bit FCRST.
	USB_OTG_FS_GRSTCTL_FCRST = 0x4
	// Position of RXFFLSH field.
	USB_OTG_FS_GRSTCTL_RXFFLSH_Pos = 0x4
	// Bit mask of RXFFLSH field.
	USB_OTG_FS_GRSTCTL_RXFFLSH_Msk = 0x10
	// Bit RXFFLSH.
	USB_OTG_FS_GRSTCTL_RXFFLSH = 0x10
	// Position of TXFFLSH field.
	USB_OTG_FS_GRSTCTL_TXFFLSH_Pos = 0x5
	// Bit mask of TXFFLSH field.
	USB_OTG_FS_GRSTCTL_TXFFLSH_Msk = 0x20
	// Bit TXFFLSH.
	USB_OTG_FS_GRSTCTL_TXFFLSH = 0x20
	// Position of TXFNUM field.
	USB_OTG_FS_GRSTCTL_TXFNUM_Pos = 0x6
	// Bit mask of TXFNUM field.
	USB_OTG_FS_GRSTCTL_TXFNUM_Msk = 0x7c0
	// Position of AHBIDL field.
	USB_OTG_FS_GRSTCTL_AHBIDL_Pos = 0x1f
	// Bit mask of AHBIDL field.
	USB_OTG_FS_GRSTCTL_AHBIDL_Msk = 0x80000000
	// Bit AHBIDL.
	USB_OTG_FS_GRSTCTL_AHBIDL = 0x80000000

	// GINTSTS: OTG_FS core interrupt register (OTG_FS_GINTSTS)
	// Position of CMOD field.
	USB_OTG_FS_GINTSTS_CMOD_Pos = 0x0
	// Bit mask of CMOD field.
	USB_OTG_FS_GINTSTS_CMOD_Msk = 0x1
	// Bit CMOD.
	USB_OTG_FS_GINTSTS_CMOD = 0x1
	// Position of MMIS field.
	USB_OTG_FS_GINTSTS_MMIS_Pos = 0x1
	// Bit mask of MMIS field.
	USB_OTG_FS_GINTSTS_MMIS_Msk = 0x2
	// Bit MMIS.
	USB_OTG_FS_GINTSTS_MMIS = 0x2
	// Position of OTGINT field.
	USB_OTG_FS_GINTSTS_OTGINT_Pos = 0x2
	// Bit mask of OTGINT field.
	USB_OTG_FS_GINTSTS_OTGINT_Msk = 0x4
	// Bit OTGINT.
	USB_OTG_FS_GINTSTS_OTGINT = 0x4
	// Position of SOF field.
	USB_OTG_FS_GINTSTS_SOF_Pos = 0x3
	// Bit mask of SOF field.
	USB_OTG_FS_GINTSTS_SOF_Msk = 0x8
	// Bit SOF.
	USB_OTG_FS_GINTSTS_SOF = 0x8
	// Position of RXFLVL field.
	USB_OTG_FS_GINTSTS_RXFLVL_Pos = 0x4
	// Bit mask of RXFLVL field.
	USB_OTG_FS_GINTSTS_RXFLVL_Msk = 0x10
	// Bit RXFLVL.
	USB_OTG_FS_GINTSTS_RXFLVL = 0x10
	// Position of NPTXFE field.
	USB_OTG_FS_GINTSTS_NPTXFE_Pos = 0x5
	// Bit mask of NPTXFE field.
	USB_OTG_FS_GINTSTS_NPTXFE_Msk = 0x20
	// Bit NPTXFE.
	USB_OTG_FS_GINTSTS_NPTXFE = 0x20
	// Position of GINAKEFF field.
	USB_OTG_FS_GINTSTS_GINAKEFF_Pos = 0x6
	// Bit mask of GINAKEFF field.
	USB_OTG_FS_GINTSTS_GINAKEFF_Msk = 0x40
	// Bit GINAKEFF.
	USB_OTG_FS_GINTSTS_GINAKEFF = 0x40
	// Position of GOUTNAKEFF field.
	USB_OTG_FS_GINTSTS_GOUTNAKEFF_Pos = 0x7
	// Bit mask of GOUTNAKEFF field.
	USB_OTG_FS_GINTSTS_GOUTNAKEFF_Msk = 0x80
	// Bit GOUTNAKEFF.
	USB_OTG_FS_GINTSTS_GOUTNAKEFF = 0x80
	// Position of ESUSP field.
	USB_OTG_FS_GINTSTS_ESUSP_Pos = 0xa
	// Bit mask of ESUSP field.
	USB_OTG_FS_GINTSTS_ESUSP_Msk = 0x400
	// Bit ESUSP.
	USB_OTG_FS_GINTSTS_ESUSP = 0x400
	// Position of USBSUSP field.
	USB_OTG_FS_GINTSTS_USBSUSP_Pos = 0xb
	// Bit mask of USBSUSP field.
	USB_OTG_FS_GINTSTS_USBSUSP_Msk = 0x800
	// Bit USBSUSP.
	USB_OTG_FS_GINTSTS_USBSUSP = 0x800
	// Position of USBRST field.
	USB_OTG_FS_GINTSTS_USBRST_Pos = 0xc
	// Bit mask of USBRST field.
	USB_OTG_FS_GINTSTS_USBRST_Msk = 0x1000
	// Bit USBRST.
	USB_OTG_FS_GINTSTS_USBRST = 0x1000
	// Position of ENUMDNE field.
	USB_OTG_FS_GINTSTS_ENUMDNE_Pos = 0xd
	// Bit mask of ENUMDNE field.
	USB_OTG_FS_GINTSTS_ENUMDNE_Msk = 0x2000
	// Bit ENUMDNE.
	USB_OTG_FS_GINTSTS_ENUMDNE = 0x2000
	// Position of ISOODRP field.
	USB_OTG_FS_GINTSTS_ISOODRP_Pos = 0xe
	// Bit mask of ISOODRP field.
	USB_OTG_FS_GINTSTS_ISOODRP_Msk = 0x4000
	// Bit ISOODRP.
	USB_OTG_FS_GINTSTS_ISOODRP = 0x4000
	// Position of EOPF field.
	USB_OTG_FS_GINTSTS_EOPF_Pos = 0xf
	// Bit mask of EOPF field.
	USB_OTG_FS_GINTSTS_EOPF_Msk = 0x8000
	// Bit EOPF.
	USB_OTG_FS_GINTSTS_EOPF = 0x8000
	// Position of IEPINT field.
	USB_OTG_FS_GINTSTS_IEPINT_Pos = 0x12
	// Bit mask of IEPINT field.
	USB_OTG_FS_GINTSTS_IEPINT_Msk = 0x40000
	// Bit IEPINT.
	USB_OTG_FS_GINTSTS_IEPINT = 0x40000
	// Position of OEPINT field.
	USB_OTG_FS_GINTSTS_OEPINT_Pos = 0x13
	// Bit mask of OEPINT field.
	USB_OTG_FS_GINTSTS_OEPINT_Msk = 0x80000
	// Bit OEPINT.
	USB_OTG_FS_GINTSTS_OEPINT = 0x80000
	// Position of IISOIXFR field.
	USB_OTG_FS_GINTSTS_IISOIXFR_Pos = 0x14
	// Bit mask of IISOIXFR field.
	USB_OTG_FS_GINTSTS_IISOIXFR_Msk = 0x100000
	// Bit IISOIXFR.
	USB_OTG_FS_GINTSTS_IISOIXFR = 0x100000
	// Position of IPXFR_INCOMPISOOUT field.
	USB_OTG_FS_GINTSTS_IPXFR_INCOMPISOOUT_Pos = 0x15
	// Bit mask of IPXFR_INCOMPISOOUT field.
	USB_OTG_FS_GINTSTS_IPXFR_INCOMPISOOUT_Msk = 0x200000
	// Bit IPXFR_INCOMPISOOUT.
	USB_OTG_FS_GINTSTS_IPXFR_INCOMPISOOUT = 0x200000
	// Position of HPRTINT field.
	USB_OTG_FS_GINTSTS_HPRTINT_Pos = 0x18
	// Bit mask of HPRTINT field.
	USB_OTG_FS_GINTSTS_HPRTINT_Msk = 0x1000000
	// Bit HPRTINT.
	USB_OTG_FS_GINTSTS_HPRTINT = 0x1000000
	// Position of HCINT field.
	USB_OTG_FS_GINTSTS_HCINT_Pos = 0x19
	// Bit mask of HCINT field.
	USB_OTG_FS_GINTSTS_HCINT_Msk = 0x2000000
	// Bit HCINT.
	USB_OTG_FS_GINTSTS_HCINT = 0x2000000
	// Position of PTXFE field.
	USB_OTG_FS_GINTSTS_PTXFE_Pos = 0x1a
	// Bit mask of PTXFE field.
	USB_OTG_FS_GINTSTS_PTXFE_Msk = 0x4000000
	// Bit PTXFE.
	USB_OTG_FS_GINTSTS_PTXFE = 0x4000000
	// Position of CIDSCHG field.
	USB_OTG_FS_GINTSTS_CIDSCHG_Pos = 0x1c
	// Bit mask of CIDSCHG field.
	USB_OTG_FS_GINTSTS_CIDSCHG_Msk = 0x10000000
	// Bit CIDSCHG.
	USB_OTG_FS_GINTSTS_CIDSCHG = 0x10000000
	// Position of DISCINT field.
	USB_OTG_FS_GINTSTS_DISCINT_Pos = 0x1d
	// Bit mask of DISCINT field.
	USB_OTG_FS_GINTSTS_DISCINT_Msk = 0x20000000
	// Bit DISCINT.
	USB_OTG_FS_GINTSTS_DISCINT = 0x20000000
	// Position of SRQINT field.
	USB_OTG_FS_GINTSTS_SRQINT_Pos = 0x1e
	// Bit mask of SRQINT field.
	USB_OTG_FS_GINTSTS_SRQINT_Msk = 0x40000000
	// Bit SRQINT.
	USB_OTG_FS_GINTSTS_SRQINT = 0x40000000
	// Position of WKUPINT field.
	USB_OTG_FS_GINTSTS_WKUPINT_Pos = 0x1f
	// Bit mask of WKUPINT field.
	USB_OTG_FS_GINTSTS_WKUPINT_Msk = 0x80000000
	// Bit WKUPINT.
	USB_OTG_FS_GINTSTS_WKUPINT = 0x80000000

	// GINTMSK: OTG_FS interrupt mask register (OTG_FS_GINTMSK)
	// Position of MMISM field.
	USB_OTG_FS_GINTMSK_MMISM_Pos = 0x1
	// Bit mask of MMISM field.
	USB_OTG_FS_GINTMSK_MMISM_Msk = 0x2
	// Bit MMISM.
	USB_OTG_FS_GINTMSK_MMISM = 0x2
	// Position of OTGINT field.
	USB_OTG_FS_GINTMSK_OTGINT_Pos = 0x2
	// Bit mask of OTGINT field.
	USB_OTG_FS_GINTMSK_OTGINT_Msk = 0x4
	// Bit OTGINT.
	USB_OTG_FS_GINTMSK_OTGINT = 0x4
	// Position of SOFM field.
	USB_OTG_FS_GINTMSK_SOFM_Pos = 0x3
	// Bit mask of SOFM field.
	USB_OTG_FS_GINTMSK_SOFM_Msk = 0x8
	// Bit SOFM.
	USB_OTG_FS_GINTMSK_SOFM = 0x8
	// Position of RXFLVLM field.
	USB_OTG_FS_GINTMSK_RXFLVLM_Pos = 0x4
	// Bit mask of RXFLVLM field.
	USB_OTG_FS_GINTMSK_RXFLVLM_Msk = 0x10
	// Bit RXFLVLM.
	USB_OTG_FS_GINTMSK_RXFLVLM = 0x10
	// Position of NPTXFEM field.
	USB_OTG_FS_GINTMSK_NPTXFEM_Pos = 0x5
	// Bit mask of NPTXFEM field.
	USB_OTG_FS_GINTMSK_NPTXFEM_Msk = 0x20
	// Bit NPTXFEM.
	USB_OTG_FS_GINTMSK_NPTXFEM = 0x20
	// Position of GINAKEFFM field.
	USB_OTG_FS_GINTMSK_GINAKEFFM_Pos = 0x6
	// Bit mask of GINAKEFFM field.
	USB_OTG_FS_GINTMSK_GINAKEFFM_Msk = 0x40
	// Bit GINAKEFFM.
	USB_OTG_FS_GINTMSK_GINAKEFFM = 0x40
	// Position of GONAKEFFM field.
	USB_OTG_FS_GINTMSK_GONAKEFFM_Pos = 0x7
	// Bit mask of GONAKEFFM field.
	USB_OTG_FS_GINTMSK_GONAKEFFM_Msk = 0x80
	// Bit GONAKEFFM.
	USB_OTG_FS_GINTMSK_GONAKEFFM = 0x80
	// Position of ESUSPM field.
	USB_OTG_FS_GINTMSK_ESUSPM_Pos = 0xa
	// Bit mask of ESUSPM field.
	USB_OTG_FS_GINTMSK_ESUSPM_Msk = 0x400
	// Bit ESUSPM.
	USB_OTG_FS_GINTMSK_ESUSPM = 0x400
	// Position of USBSUSPM field.
	USB_OTG_FS_GINTMSK_USBSUSPM_Pos = 0xb
	// Bit mask of USBSUSPM field.
	USB_OTG_FS_GINTMSK_USBSUSPM_Msk = 0x800
	// Bit USBSUSPM.
	USB_OTG_FS_GINTMSK_USBSUSPM = 0x800
	// Position of USBRST field.
	USB_OTG_FS_GINTMSK_USBRST_Pos = 0xc
	// Bit mask of USBRST field.
	USB_OTG_FS_GINTMSK_USBRST_Msk = 0x1000
	// Bit USBRST.
	USB_OTG_FS_GINTMSK_USBRST = 0x1000
	// Position of ENUMDNEM field.
	USB_OTG_FS_GINTMSK_ENUMDNEM_Pos = 0xd
	// Bit mask of ENUMDNEM field.
	USB_OTG_FS_GINTMSK_ENUMDNEM_Msk = 0x2000
	// Bit ENUMDNEM.
	USB_OTG_FS_GINTMSK_ENUMDNEM = 0x2000
	// Position of ISOODRPM field.
	USB_OTG_FS_GINTMSK_ISOODRPM_Pos = 0xe
	// Bit mask of ISOODRPM field.
	USB_OTG_FS_GINTMSK_ISOODRPM_Msk = 0x4000
	// Bit ISOODRPM.
	USB_OTG_FS_GINTMSK_ISOODRPM = 0x4000
	// Position of EOPFM field.
	USB_OTG_FS_GINTMSK_EOPFM_Pos = 0xf
	// Bit mask of EOPFM field.
	USB_OTG_FS_GINTMSK_EOPFM_Msk = 0x8000
	// Bit EOPFM.
	USB_OTG_FS_GINTMSK_EOPFM = 0x8000
	// Position of EPMISM field.
	USB_OTG_FS_GINTMSK_EPMISM_Pos = 0x11
	// Bit mask of EPMISM field.
	USB_OTG_FS_GINTMSK_EPMISM_Msk = 0x20000
	// Bit EPMISM.
	USB_OTG_FS_GINTMSK_EPMISM = 0x20000
	// Position of IEPINT field.
	USB_OTG_FS_GINTMSK_IEPINT_Pos = 0x12
	// Bit mask of IEPINT field.
	USB_OTG_FS_GINTMSK_IEPINT_Msk = 0x40000
	// Bit IEPINT.
	USB_OTG_FS_GINTMSK_IEPINT = 0x40000
	// Position of OEPINT field.
	USB_OTG_FS_GINTMSK_OEPINT_Pos = 0x13
	// Bit mask of OEPINT field.
	USB_OTG_FS_GINTMSK_OEPINT_Msk = 0x80000
	// Bit OEPINT.
	USB_OTG_FS_GINTMSK_OEPINT = 0x80000
	// Position of IISOIXFRM field.
	USB_OTG_FS_GINTMSK_IISOIXFRM_Pos = 0x14
	// Bit mask of IISOIXFRM field.
	USB_OTG_FS_GINTMSK_IISOIXFRM_Msk = 0x100000
	// Bit IISOIXFRM.
	USB_OTG_FS_GINTMSK_IISOIXFRM = 0x100000
	// Position of IPXFRM_IISOOXFRM field.
	USB_OTG_FS_GINTMSK_IPXFRM_IISOOXFRM_Pos = 0x15
	// Bit mask of IPXFRM_IISOOXFRM field.
	USB_OTG_FS_GINTMSK_IPXFRM_IISOOXFRM_Msk = 0x200000
	// Bit IPXFRM_IISOOXFRM.
	USB_OTG_FS_GINTMSK_IPXFRM_IISOOXFRM = 0x200000
	// Position of PRTIM field.
	USB_OTG_FS_GINTMSK_PRTIM_Pos = 0x18
	// Bit mask of PRTIM field.
	USB_OTG_FS_GINTMSK_PRTIM_Msk = 0x1000000
	// Bit PRTIM.
	USB_OTG_FS_GINTMSK_PRTIM = 0x1000000
	// Position of HCIM field.
	USB_OTG_FS_GINTMSK_HCIM_Pos = 0x19
	// Bit mask of HCIM field.
	USB_OTG_FS_GINTMSK_HCIM_Msk = 0x2000000
	// Bit HCIM.
	USB_OTG_FS_GINTMSK_HCIM = 0x2000000
	// Position of PTXFEM field.
	USB_OTG_FS_GINTMSK_PTXFEM_Pos = 0x1a
	// Bit mask of PTXFEM field.
	USB_OTG_FS_GINTMSK_PTXFEM_Msk = 0x4000000
	// Bit PTXFEM.
	USB_OTG_FS_GINTMSK_PTXFEM = 0x4000000
	// Position of CIDSCHGM field.
	USB_OTG_FS_GINTMSK_CIDSCHGM_Pos = 0x1c
	// Bit mask of CIDSCHGM field.
	USB_OTG_FS_GINTMSK_CIDSCHGM_Msk = 0x10000000
	// Bit CIDSCHGM.
	USB_OTG_FS_GINTMSK_CIDSCHGM = 0x10000000
	// Position of DISCINT field.
	USB_OTG_FS_GINTMSK_DISCINT_Pos = 0x1d
	// Bit mask of DISCINT field.
	USB_OTG_FS_GINTMSK_DISCINT_Msk = 0x20000000
	// Bit DISCINT.
	USB_OTG_FS_GINTMSK_DISCINT = 0x20000000
	// Position of SRQIM field.
	USB_OTG_FS_GINTMSK_SRQIM_Pos = 0x1e
	// Bit mask of SRQIM field.
	USB_OTG_FS_GINTMSK_SRQIM_Msk = 0x40000000
	// Bit SRQIM.
	USB_OTG_FS_GINTMSK_SRQIM = 0x40000000
	// Position of WUIM field.
	USB_OTG_FS_GINTMSK_WUIM_Pos = 0x1f
	// Bit mask of WUIM field.
	USB_OTG_FS_GINTMSK_WUIM_Msk = 0x80000000
	// Bit WUIM.
	USB_OTG_FS_GINTMSK_WUIM = 0x80000000

	// GRXSTSR_Device: OTG_FS Receive status debug read(Device mode)
	// Position of EPNUM field.
	USB_OTG_FS_GRXSTSR_Device_EPNUM_Pos = 0x0
	// Bit mask of EPNUM field.
	USB_OTG_FS_GRXSTSR_Device_EPNUM_Msk = 0xf
	// Position of BCNT field.
	USB_OTG_FS_GRXSTSR_Device_BCNT_Pos = 0x4
	// Bit mask of BCNT field.
	USB_OTG_FS_GRXSTSR_Device_BCNT_Msk = 0x7ff0
	// Position of DPID field.
	USB_OTG_FS_GRXSTSR_Device_DPID_Pos = 0xf
	// Bit mask of DPID field.
	USB_OTG_FS_GRXSTSR_Device_DPID_Msk = 0x18000
	// Position of PKTSTS field.
	USB_OTG_FS_GRXSTSR_Device_PKTSTS_Pos = 0x11
	// Bit mask of PKTSTS field.
	USB_OTG_FS_GRXSTSR_Device_PKTSTS_Msk = 0x1e0000
	// Position of FRMNUM field.
	USB_OTG_FS_GRXSTSR_Device_FRMNUM_Pos = 0x15
	// Bit mask of FRMNUM field.
	USB_OTG_FS_GRXSTSR_Device_FRMNUM_Msk = 0x1e00000

	// GRXSTSR_Host: OTG_FS Receive status debug read(Host mode)
	// Position of EPNUM field.
	USB_OTG_FS_GRXSTSR_Host_EPNUM_Pos = 0x0
	// Bit mask of EPNUM field.
	USB_OTG_FS_GRXSTSR_Host_EPNUM_Msk = 0xf
	// Position of BCNT field.
	USB_OTG_FS_GRXSTSR_Host_BCNT_Pos = 0x4
	// Bit mask of BCNT field.
	USB_OTG_FS_GRXSTSR_Host_BCNT_Msk = 0x7ff0
	// Position of DPID field.
	USB_OTG_FS_GRXSTSR_Host_DPID_Pos = 0xf
	// Bit mask of DPID field.
	USB_OTG_FS_GRXSTSR_Host_DPID_Msk = 0x18000
	// Position of PKTSTS field.
	USB_OTG_FS_GRXSTSR_Host_PKTSTS_Pos = 0x11
	// Bit mask of PKTSTS field.
	USB_OTG_FS_GRXSTSR_Host_PKTSTS_Msk = 0x1e0000
	// Position of FRMNUM field.
	USB_OTG_FS_GRXSTSR_Host_FRMNUM_Pos = 0x15
	// Bit mask of FRMNUM field.
	USB_OTG_FS_GRXSTSR_Host_FRMNUM_Msk = 0x1e00000

	// GRXSTSP_Device: OTG status read and pop (device mode)
	// Position of STSPHST field.
	USB_OTG_FS_GRXSTSP_Device_STSPHST_Pos = 0x1b
	// Bit mask of STSPHST field.
	USB_OTG_FS_GRXSTSP_Device_STSPHST_Msk = 0x8000000
	// Bit STSPHST.
	USB_OTG_FS_GRXSTSP_Device_STSPHST = 0x8000000
	// Position of FRMNUM field.
	USB_OTG_FS_GRXSTSP_Device_FRMNUM_Pos = 0x15
	// Bit mask of FRMNUM field.
	USB_OTG_FS_GRXSTSP_Device_FRMNUM_Msk = 0x1e00000
	// Position of PKTSTS field.
	USB_OTG_FS_GRXSTSP_Device_PKTSTS_Pos = 0x11
	// Bit mask of PKTSTS field.
	USB_OTG_FS_GRXSTSP_Device_PKTSTS_Msk = 0x1e0000
	// Position of DPID field.
	USB_OTG_FS_GRXSTSP_Device_DPID_Pos = 0xf
	// Bit mask of DPID field.
	USB_OTG_FS_GRXSTSP_Device_DPID_Msk = 0x18000
	// Position of BCNT field.
	USB_OTG_FS_GRXSTSP_Device_BCNT_Pos = 0x4
	// Bit mask of BCNT field.
	USB_OTG_FS_GRXSTSP_Device_BCNT_Msk = 0x7ff0
	// Position of EPNUM field.
	USB_OTG_FS_GRXSTSP_Device_EPNUM_Pos = 0x0
	// Bit mask of EPNUM field.
	USB_OTG_FS_GRXSTSP_Device_EPNUM_Msk = 0xf

	// GRXSTSP_Host: OTG status read and pop (host mode)
	// Position of PKTSTS field.
	USB_OTG_FS_GRXSTSP_Host_PKTSTS_Pos = 0x11
	// Bit mask of PKTSTS field.
	USB_OTG_FS_GRXSTSP_Host_PKTSTS_Msk = 0x1e0000
	// Position of DPID field.
	USB_OTG_FS_GRXSTSP_Host_DPID_Pos = 0xf
	// Bit mask of DPID field.
	USB_OTG_FS_GRXSTSP_Host_DPID_Msk = 0x18000
	// Position of BCNT field.
	USB_OTG_FS_GRXSTSP_Host_BCNT_Pos = 0x4
	// Bit mask of BCNT field.
	USB_OTG_FS_GRXSTSP_Host_BCNT_Msk = 0x7ff0
	// Position of CHNUM field.
	USB_OTG_FS_GRXSTSP_Host_CHNUM_Pos = 0x0
	// Bit mask of CHNUM field.
	USB_OTG_FS_GRXSTSP_Host_CHNUM_Msk = 0xf

	// GRXFSIZ: OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)
	// Position of RXFD field.
	USB_OTG_FS_GRXFSIZ_RXFD_Pos = 0x0
	// Bit mask of RXFD field.
	USB_OTG_FS_GRXFSIZ_RXFD_Msk = 0xffff

	// DIEPTXF0: OTG_FS non-periodic transmit FIFO size register (Device mode)
	// Position of TX0FSA field.
	USB_OTG_FS_DIEPTXF0_TX0FSA_Pos = 0x0
	// Bit mask of TX0FSA field.
	USB_OTG_FS_DIEPTXF0_TX0FSA_Msk = 0xffff
	// Position of TX0FD field.
	USB_OTG_FS_DIEPTXF0_TX0FD_Pos = 0x10
	// Bit mask of TX0FD field.
	USB_OTG_FS_DIEPTXF0_TX0FD_Msk = 0xffff0000

	// HNPTXFSIZ: OTG_FS non-periodic transmit FIFO size register (Host mode)
	// Position of NPTXFSA field.
	USB_OTG_FS_HNPTXFSIZ_NPTXFSA_Pos = 0x0
	// Bit mask of NPTXFSA field.
	USB_OTG_FS_HNPTXFSIZ_NPTXFSA_Msk = 0xffff
	// Position of NPTXFD field.
	USB_OTG_FS_HNPTXFSIZ_NPTXFD_Pos = 0x10
	// Bit mask of NPTXFD field.
	USB_OTG_FS_HNPTXFSIZ_NPTXFD_Msk = 0xffff0000

	// GNPTXSTS: OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)
	// Position of NPTXFSAV field.
	USB_OTG_FS_GNPTXSTS_NPTXFSAV_Pos = 0x0
	// Bit mask of NPTXFSAV field.
	USB_OTG_FS_GNPTXSTS_NPTXFSAV_Msk = 0xffff
	// Position of NPTQXSAV field.
	USB_OTG_FS_GNPTXSTS_NPTQXSAV_Pos = 0x10
	// Bit mask of NPTQXSAV field.
	USB_OTG_FS_GNPTXSTS_NPTQXSAV_Msk = 0xff0000
	// Position of NPTXQTOP field.
	USB_OTG_FS_GNPTXSTS_NPTXQTOP_Pos = 0x18
	// Bit mask of NPTXQTOP field.
	USB_OTG_FS_GNPTXSTS_NPTXQTOP_Msk = 0x7f000000

	// GCCFG: OTG_FS general core configuration register (OTG_FS_GCCFG)
	// Position of PWRDWN field.
	USB_OTG_FS_GCCFG_PWRDWN_Pos = 0x10
	// Bit mask of PWRDWN field.
	USB_OTG_FS_GCCFG_PWRDWN_Msk = 0x10000
	// Bit PWRDWN.
	USB_OTG_FS_GCCFG_PWRDWN = 0x10000
	// Position of VBUSASEN field.
	USB_OTG_FS_GCCFG_VBUSASEN_Pos = 0x12
	// Bit mask of VBUSASEN field.
	USB_OTG_FS_GCCFG_VBUSASEN_Msk = 0x40000
	// Bit VBUSASEN.
	USB_OTG_FS_GCCFG_VBUSASEN = 0x40000
	// Position of VBUSBSEN field.
	USB_OTG_FS_GCCFG_VBUSBSEN_Pos = 0x13
	// Bit mask of VBUSBSEN field.
	USB_OTG_FS_GCCFG_VBUSBSEN_Msk = 0x80000
	// Bit VBUSBSEN.
	USB_OTG_FS_GCCFG_VBUSBSEN = 0x80000
	// Position of SOFOUTEN field.
	USB_OTG_FS_GCCFG_SOFOUTEN_Pos = 0x14
	// Bit mask of SOFOUTEN field.
	USB_OTG_FS_GCCFG_SOFOUTEN_Msk = 0x100000
	// Bit SOFOUTEN.
	USB_OTG_FS_GCCFG_SOFOUTEN = 0x100000

	// CID: core ID register
	// Position of PRODUCT_ID field.
	USB_OTG_FS_CID_PRODUCT_ID_Pos = 0x0
	// Bit mask of PRODUCT_ID field.
	USB_OTG_FS_CID_PRODUCT_ID_Msk = 0xffffffff

	// HPTXFSIZ: OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)
	// Position of PTXSA field.
	USB_OTG_FS_HPTXFSIZ_PTXSA_Pos = 0x0
	// Bit mask of PTXSA field.
	USB_OTG_FS_HPTXFSIZ_PTXSA_Msk = 0xffff
	// Position of PTXFSIZ field.
	USB_OTG_FS_HPTXFSIZ_PTXFSIZ_Pos = 0x10
	// Bit mask of PTXFSIZ field.
	USB_OTG_FS_HPTXFSIZ_PTXFSIZ_Msk = 0xffff0000

	// DIEPTXF1: OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)
	// Position of INEPTXSA field.
	USB_OTG_FS_DIEPTXF_INEPTXSA_Pos = 0x0
	// Bit mask of INEPTXSA field.
	USB_OTG_FS_DIEPTXF_INEPTXSA_Msk = 0xffff
	// Position of INEPTXFD field.
	USB_OTG_FS_DIEPTXF_INEPTXFD_Pos = 0x10
	// Bit mask of INEPTXFD field.
	USB_OTG_FS_DIEPTXF_INEPTXFD_Msk = 0xffff0000
)

// Bitfields for SWPMI1: Single Wire Protocol Master Interface
const (
	// CR: SWPMI Configuration/Control register
	// Position of RXDMA field.
	SWPMI_CR_RXDMA_Pos = 0x0
	// Bit mask of RXDMA field.
	SWPMI_CR_RXDMA_Msk = 0x1
	// Bit RXDMA.
	SWPMI_CR_RXDMA = 0x1
	// Position of TXDMA field.
	SWPMI_CR_TXDMA_Pos = 0x1
	// Bit mask of TXDMA field.
	SWPMI_CR_TXDMA_Msk = 0x2
	// Bit TXDMA.
	SWPMI_CR_TXDMA = 0x2
	// Position of RXMODE field.
	SWPMI_CR_RXMODE_Pos = 0x2
	// Bit mask of RXMODE field.
	SWPMI_CR_RXMODE_Msk = 0x4
	// Bit RXMODE.
	SWPMI_CR_RXMODE = 0x4
	// Position of TXMODE field.
	SWPMI_CR_TXMODE_Pos = 0x3
	// Bit mask of TXMODE field.
	SWPMI_CR_TXMODE_Msk = 0x8
	// Bit TXMODE.
	SWPMI_CR_TXMODE = 0x8
	// Position of LPBK field.
	SWPMI_CR_LPBK_Pos = 0x4
	// Bit mask of LPBK field.
	SWPMI_CR_LPBK_Msk = 0x10
	// Bit LPBK.
	SWPMI_CR_LPBK = 0x10
	// Position of SWPME field.
	SWPMI_CR_SWPME_Pos = 0x5
	// Bit mask of SWPME field.
	SWPMI_CR_SWPME_Msk = 0x20
	// Bit SWPME.
	SWPMI_CR_SWPME = 0x20
	// Position of DEACT field.
	SWPMI_CR_DEACT_Pos = 0xa
	// Bit mask of DEACT field.
	SWPMI_CR_DEACT_Msk = 0x400
	// Bit DEACT.
	SWPMI_CR_DEACT = 0x400

	// BRR: SWPMI Bitrate register
	// Position of BR field.
	SWPMI_BRR_BR_Pos = 0x0
	// Bit mask of BR field.
	SWPMI_BRR_BR_Msk = 0x3f

	// ISR: SWPMI Interrupt and Status register
	// Position of RXBFF field.
	SWPMI_ISR_RXBFF_Pos = 0x0
	// Bit mask of RXBFF field.
	SWPMI_ISR_RXBFF_Msk = 0x1
	// Bit RXBFF.
	SWPMI_ISR_RXBFF = 0x1
	// Position of TXBEF field.
	SWPMI_ISR_TXBEF_Pos = 0x1
	// Bit mask of TXBEF field.
	SWPMI_ISR_TXBEF_Msk = 0x2
	// Bit TXBEF.
	SWPMI_ISR_TXBEF = 0x2
	// Position of RXBERF field.
	SWPMI_ISR_RXBERF_Pos = 0x2
	// Bit mask of RXBERF field.
	SWPMI_ISR_RXBERF_Msk = 0x4
	// Bit RXBERF.
	SWPMI_ISR_RXBERF = 0x4
	// Position of RXOVRF field.
	SWPMI_ISR_RXOVRF_Pos = 0x3
	// Bit mask of RXOVRF field.
	SWPMI_ISR_RXOVRF_Msk = 0x8
	// Bit RXOVRF.
	SWPMI_ISR_RXOVRF = 0x8
	// Position of TXUNRF field.
	SWPMI_ISR_TXUNRF_Pos = 0x4
	// Bit mask of TXUNRF field.
	SWPMI_ISR_TXUNRF_Msk = 0x10
	// Bit TXUNRF.
	SWPMI_ISR_TXUNRF = 0x10
	// Position of RXNE field.
	SWPMI_ISR_RXNE_Pos = 0x5
	// Bit mask of RXNE field.
	SWPMI_ISR_RXNE_Msk = 0x20
	// Bit RXNE.
	SWPMI_ISR_RXNE = 0x20
	// Position of TXE field.
	SWPMI_ISR_TXE_Pos = 0x6
	// Bit mask of TXE field.
	SWPMI_ISR_TXE_Msk = 0x40
	// Bit TXE.
	SWPMI_ISR_TXE = 0x40
	// Position of TCF field.
	SWPMI_ISR_TCF_Pos = 0x7
	// Bit mask of TCF field.
	SWPMI_ISR_TCF_Msk = 0x80
	// Bit TCF.
	SWPMI_ISR_TCF = 0x80
	// Position of SRF field.
	SWPMI_ISR_SRF_Pos = 0x8
	// Bit mask of SRF field.
	SWPMI_ISR_SRF_Msk = 0x100
	// Bit SRF.
	SWPMI_ISR_SRF = 0x100
	// Position of SUSP field.
	SWPMI_ISR_SUSP_Pos = 0x9
	// Bit mask of SUSP field.
	SWPMI_ISR_SUSP_Msk = 0x200
	// Bit SUSP.
	SWPMI_ISR_SUSP = 0x200
	// Position of DEACTF field.
	SWPMI_ISR_DEACTF_Pos = 0xa
	// Bit mask of DEACTF field.
	SWPMI_ISR_DEACTF_Msk = 0x400
	// Bit DEACTF.
	SWPMI_ISR_DEACTF = 0x400

	// ICR: SWPMI Interrupt Flag Clear register
	// Position of CRXBFF field.
	SWPMI_ICR_CRXBFF_Pos = 0x0
	// Bit mask of CRXBFF field.
	SWPMI_ICR_CRXBFF_Msk = 0x1
	// Bit CRXBFF.
	SWPMI_ICR_CRXBFF = 0x1
	// Position of CTXBEF field.
	SWPMI_ICR_CTXBEF_Pos = 0x1
	// Bit mask of CTXBEF field.
	SWPMI_ICR_CTXBEF_Msk = 0x2
	// Bit CTXBEF.
	SWPMI_ICR_CTXBEF = 0x2
	// Position of CRXBERF field.
	SWPMI_ICR_CRXBERF_Pos = 0x2
	// Bit mask of CRXBERF field.
	SWPMI_ICR_CRXBERF_Msk = 0x4
	// Bit CRXBERF.
	SWPMI_ICR_CRXBERF = 0x4
	// Position of CRXOVRF field.
	SWPMI_ICR_CRXOVRF_Pos = 0x3
	// Bit mask of CRXOVRF field.
	SWPMI_ICR_CRXOVRF_Msk = 0x8
	// Bit CRXOVRF.
	SWPMI_ICR_CRXOVRF = 0x8
	// Position of CTXUNRF field.
	SWPMI_ICR_CTXUNRF_Pos = 0x4
	// Bit mask of CTXUNRF field.
	SWPMI_ICR_CTXUNRF_Msk = 0x10
	// Bit CTXUNRF.
	SWPMI_ICR_CTXUNRF = 0x10
	// Position of CTCF field.
	SWPMI_ICR_CTCF_Pos = 0x7
	// Bit mask of CTCF field.
	SWPMI_ICR_CTCF_Msk = 0x80
	// Bit CTCF.
	SWPMI_ICR_CTCF = 0x80
	// Position of CSRF field.
	SWPMI_ICR_CSRF_Pos = 0x8
	// Bit mask of CSRF field.
	SWPMI_ICR_CSRF_Msk = 0x100
	// Bit CSRF.
	SWPMI_ICR_CSRF = 0x100

	// IER: SWPMI Interrupt Enable register
	// Position of RXBFIE field.
	SWPMI_IER_RXBFIE_Pos = 0x0
	// Bit mask of RXBFIE field.
	SWPMI_IER_RXBFIE_Msk = 0x1
	// Bit RXBFIE.
	SWPMI_IER_RXBFIE = 0x1
	// Position of TXBEIE field.
	SWPMI_IER_TXBEIE_Pos = 0x1
	// Bit mask of TXBEIE field.
	SWPMI_IER_TXBEIE_Msk = 0x2
	// Bit TXBEIE.
	SWPMI_IER_TXBEIE = 0x2
	// Position of RXBERIE field.
	SWPMI_IER_RXBERIE_Pos = 0x2
	// Bit mask of RXBERIE field.
	SWPMI_IER_RXBERIE_Msk = 0x4
	// Bit RXBERIE.
	SWPMI_IER_RXBERIE = 0x4
	// Position of RXOVRIE field.
	SWPMI_IER_RXOVRIE_Pos = 0x3
	// Bit mask of RXOVRIE field.
	SWPMI_IER_RXOVRIE_Msk = 0x8
	// Bit RXOVRIE.
	SWPMI_IER_RXOVRIE = 0x8
	// Position of TXUNRIE field.
	SWPMI_IER_TXUNRIE_Pos = 0x4
	// Bit mask of TXUNRIE field.
	SWPMI_IER_TXUNRIE_Msk = 0x10
	// Bit TXUNRIE.
	SWPMI_IER_TXUNRIE = 0x10
	// Position of RIE field.
	SWPMI_IER_RIE_Pos = 0x5
	// Bit mask of RIE field.
	SWPMI_IER_RIE_Msk = 0x20
	// Bit RIE.
	SWPMI_IER_RIE = 0x20
	// Position of TIE field.
	SWPMI_IER_TIE_Pos = 0x6
	// Bit mask of TIE field.
	SWPMI_IER_TIE_Msk = 0x40
	// Bit TIE.
	SWPMI_IER_TIE = 0x40
	// Position of TCIE field.
	SWPMI_IER_TCIE_Pos = 0x7
	// Bit mask of TCIE field.
	SWPMI_IER_TCIE_Msk = 0x80
	// Bit TCIE.
	SWPMI_IER_TCIE = 0x80
	// Position of SRIE field.
	SWPMI_IER_SRIE_Pos = 0x8
	// Bit mask of SRIE field.
	SWPMI_IER_SRIE_Msk = 0x100
	// Bit SRIE.
	SWPMI_IER_SRIE = 0x100

	// RFL: SWPMI Receive Frame Length register
	// Position of RFL field.
	SWPMI_RFL_RFL_Pos = 0x0
	// Bit mask of RFL field.
	SWPMI_RFL_RFL_Msk = 0x1f

	// TDR: SWPMI Transmit data register
	// Position of TD field.
	SWPMI_TDR_TD_Pos = 0x0
	// Bit mask of TD field.
	SWPMI_TDR_TD_Msk = 0xffffffff

	// RDR: SWPMI Receive data register
	// Position of RD field.
	SWPMI_RDR_RD_Pos = 0x0
	// Bit mask of RD field.
	SWPMI_RDR_RD_Msk = 0xffffffff
)

// Bitfields for OPAMP: Operational amplifiers
const (
	// OPAMP1_CSR: OPAMP1 control/status register
	// Position of OPAEN field.
	OPAMP_OPAMP1_CSR_OPAEN_Pos = 0x0
	// Bit mask of OPAEN field.
	OPAMP_OPAMP1_CSR_OPAEN_Msk = 0x1
	// Bit OPAEN.
	OPAMP_OPAMP1_CSR_OPAEN = 0x1
	// Position of OPALPM field.
	OPAMP_OPAMP1_CSR_OPALPM_Pos = 0x1
	// Bit mask of OPALPM field.
	OPAMP_OPAMP1_CSR_OPALPM_Msk = 0x2
	// Bit OPALPM.
	OPAMP_OPAMP1_CSR_OPALPM = 0x2
	// Position of OPAMODE field.
	OPAMP_OPAMP1_CSR_OPAMODE_Pos = 0x2
	// Bit mask of OPAMODE field.
	OPAMP_OPAMP1_CSR_OPAMODE_Msk = 0xc
	// Position of PGA_GAIN field.
	OPAMP_OPAMP1_CSR_PGA_GAIN_Pos = 0x4
	// Bit mask of PGA_GAIN field.
	OPAMP_OPAMP1_CSR_PGA_GAIN_Msk = 0x30
	// Position of VM_SEL field.
	OPAMP_OPAMP1_CSR_VM_SEL_Pos = 0x8
	// Bit mask of VM_SEL field.
	OPAMP_OPAMP1_CSR_VM_SEL_Msk = 0x300
	// Position of VP_SEL field.
	OPAMP_OPAMP1_CSR_VP_SEL_Pos = 0xa
	// Bit mask of VP_SEL field.
	OPAMP_OPAMP1_CSR_VP_SEL_Msk = 0x400
	// Bit VP_SEL.
	OPAMP_OPAMP1_CSR_VP_SEL = 0x400
	// Position of CALON field.
	OPAMP_OPAMP1_CSR_CALON_Pos = 0xc
	// Bit mask of CALON field.
	OPAMP_OPAMP1_CSR_CALON_Msk = 0x1000
	// Bit CALON.
	OPAMP_OPAMP1_CSR_CALON = 0x1000
	// Position of CALSEL field.
	OPAMP_OPAMP1_CSR_CALSEL_Pos = 0xd
	// Bit mask of CALSEL field.
	OPAMP_OPAMP1_CSR_CALSEL_Msk = 0x2000
	// Bit CALSEL.
	OPAMP_OPAMP1_CSR_CALSEL = 0x2000
	// Position of USERTRIM field.
	OPAMP_OPAMP1_CSR_USERTRIM_Pos = 0xe
	// Bit mask of USERTRIM field.
	OPAMP_OPAMP1_CSR_USERTRIM_Msk = 0x4000
	// Bit USERTRIM.
	OPAMP_OPAMP1_CSR_USERTRIM = 0x4000
	// Position of CALOUT field.
	OPAMP_OPAMP1_CSR_CALOUT_Pos = 0xf
	// Bit mask of CALOUT field.
	OPAMP_OPAMP1_CSR_CALOUT_Msk = 0x8000
	// Bit CALOUT.
	OPAMP_OPAMP1_CSR_CALOUT = 0x8000
	// Position of OPA_RANGE field.
	OPAMP_OPAMP1_CSR_OPA_RANGE_Pos = 0x1f
	// Bit mask of OPA_RANGE field.
	OPAMP_OPAMP1_CSR_OPA_RANGE_Msk = 0x80000000
	// Bit OPA_RANGE.
	OPAMP_OPAMP1_CSR_OPA_RANGE = 0x80000000

	// OPAMP1_OTR: OPAMP1 offset trimming register in normal mode
	// Position of TRIMOFFSETN field.
	OPAMP_OPAMP1_OTR_TRIMOFFSETN_Pos = 0x0
	// Bit mask of TRIMOFFSETN field.
	OPAMP_OPAMP1_OTR_TRIMOFFSETN_Msk = 0x1f
	// Position of TRIMOFFSETP field.
	OPAMP_OPAMP1_OTR_TRIMOFFSETP_Pos = 0x8
	// Bit mask of TRIMOFFSETP field.
	OPAMP_OPAMP1_OTR_TRIMOFFSETP_Msk = 0x1f00

	// OPAMP1_LPOTR: OPAMP1 offset trimming register in low-power mode
	// Position of TRIMLPOFFSETN field.
	OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETN_Pos = 0x0
	// Bit mask of TRIMLPOFFSETN field.
	OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETN_Msk = 0x1f
	// Position of TRIMLPOFFSETP field.
	OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETP_Pos = 0x8
	// Bit mask of TRIMLPOFFSETP field.
	OPAMP_OPAMP1_LPOTR_TRIMLPOFFSETP_Msk = 0x1f00

	// OPAMP2_CSR: OPAMP2 control/status register
	// Position of OPAEN field.
	OPAMP_OPAMP2_CSR_OPAEN_Pos = 0x0
	// Bit mask of OPAEN field.
	OPAMP_OPAMP2_CSR_OPAEN_Msk = 0x1
	// Bit OPAEN.
	OPAMP_OPAMP2_CSR_OPAEN = 0x1
	// Position of OPALPM field.
	OPAMP_OPAMP2_CSR_OPALPM_Pos = 0x1
	// Bit mask of OPALPM field.
	OPAMP_OPAMP2_CSR_OPALPM_Msk = 0x2
	// Bit OPALPM.
	OPAMP_OPAMP2_CSR_OPALPM = 0x2
	// Position of OPAMODE field.
	OPAMP_OPAMP2_CSR_OPAMODE_Pos = 0x2
	// Bit mask of OPAMODE field.
	OPAMP_OPAMP2_CSR_OPAMODE_Msk = 0xc
	// Position of PGA_GAIN field.
	OPAMP_OPAMP2_CSR_PGA_GAIN_Pos = 0x4
	// Bit mask of PGA_GAIN field.
	OPAMP_OPAMP2_CSR_PGA_GAIN_Msk = 0x30
	// Position of VM_SEL field.
	OPAMP_OPAMP2_CSR_VM_SEL_Pos = 0x8
	// Bit mask of VM_SEL field.
	OPAMP_OPAMP2_CSR_VM_SEL_Msk = 0x300
	// Position of VP_SEL field.
	OPAMP_OPAMP2_CSR_VP_SEL_Pos = 0xa
	// Bit mask of VP_SEL field.
	OPAMP_OPAMP2_CSR_VP_SEL_Msk = 0x400
	// Bit VP_SEL.
	OPAMP_OPAMP2_CSR_VP_SEL = 0x400
	// Position of CALON field.
	OPAMP_OPAMP2_CSR_CALON_Pos = 0xc
	// Bit mask of CALON field.
	OPAMP_OPAMP2_CSR_CALON_Msk = 0x1000
	// Bit CALON.
	OPAMP_OPAMP2_CSR_CALON = 0x1000
	// Position of CALSEL field.
	OPAMP_OPAMP2_CSR_CALSEL_Pos = 0xd
	// Bit mask of CALSEL field.
	OPAMP_OPAMP2_CSR_CALSEL_Msk = 0x2000
	// Bit CALSEL.
	OPAMP_OPAMP2_CSR_CALSEL = 0x2000
	// Position of USERTRIM field.
	OPAMP_OPAMP2_CSR_USERTRIM_Pos = 0xe
	// Bit mask of USERTRIM field.
	OPAMP_OPAMP2_CSR_USERTRIM_Msk = 0x4000
	// Bit USERTRIM.
	OPAMP_OPAMP2_CSR_USERTRIM = 0x4000
	// Position of CALOUT field.
	OPAMP_OPAMP2_CSR_CALOUT_Pos = 0xf
	// Bit mask of CALOUT field.
	OPAMP_OPAMP2_CSR_CALOUT_Msk = 0x8000
	// Bit CALOUT.
	OPAMP_OPAMP2_CSR_CALOUT = 0x8000

	// OPAMP2_OTR: OPAMP2 offset trimming register in normal mode
	// Position of TRIMOFFSETN field.
	OPAMP_OPAMP2_OTR_TRIMOFFSETN_Pos = 0x0
	// Bit mask of TRIMOFFSETN field.
	OPAMP_OPAMP2_OTR_TRIMOFFSETN_Msk = 0x1f
	// Position of TRIMOFFSETP field.
	OPAMP_OPAMP2_OTR_TRIMOFFSETP_Pos = 0x8
	// Bit mask of TRIMOFFSETP field.
	OPAMP_OPAMP2_OTR_TRIMOFFSETP_Msk = 0x1f00

	// OPAMP2_LPOTR: OPAMP2 offset trimming register in low-power mode
	// Position of TRIMLPOFFSETN field.
	OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETN_Pos = 0x0
	// Bit mask of TRIMLPOFFSETN field.
	OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETN_Msk = 0x1f
	// Position of TRIMLPOFFSETP field.
	OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETP_Pos = 0x8
	// Bit mask of TRIMLPOFFSETP field.
	OPAMP_OPAMP2_LPOTR_TRIMLPOFFSETP_Msk = 0x1f00
)

// Bitfields for FMC: Flexible memory controller
const (
	// BCR1: SRAM/NOR-Flash chip-select control register 1
	// Position of MBKEN field.
	FMC_BCR1_MBKEN_Pos = 0x0
	// Bit mask of MBKEN field.
	FMC_BCR1_MBKEN_Msk = 0x1
	// Bit MBKEN.
	FMC_BCR1_MBKEN = 0x1
	// Position of MUXEN field.
	FMC_BCR1_MUXEN_Pos = 0x1
	// Bit mask of MUXEN field.
	FMC_BCR1_MUXEN_Msk = 0x2
	// Bit MUXEN.
	FMC_BCR1_MUXEN = 0x2
	// Position of MTYP field.
	FMC_BCR1_MTYP_Pos = 0x2
	// Bit mask of MTYP field.
	FMC_BCR1_MTYP_Msk = 0xc
	// Position of MWID field.
	FMC_BCR1_MWID_Pos = 0x4
	// Bit mask of MWID field.
	FMC_BCR1_MWID_Msk = 0x30
	// Position of FACCEN field.
	FMC_BCR1_FACCEN_Pos = 0x6
	// Bit mask of FACCEN field.
	FMC_BCR1_FACCEN_Msk = 0x40
	// Bit FACCEN.
	FMC_BCR1_FACCEN = 0x40
	// Position of BURSTEN field.
	FMC_BCR1_BURSTEN_Pos = 0x8
	// Bit mask of BURSTEN field.
	FMC_BCR1_BURSTEN_Msk = 0x100
	// Bit BURSTEN.
	FMC_BCR1_BURSTEN = 0x100
	// Position of WAITPOL field.
	FMC_BCR1_WAITPOL_Pos = 0x9
	// Bit mask of WAITPOL field.
	FMC_BCR1_WAITPOL_Msk = 0x200
	// Bit WAITPOL.
	FMC_BCR1_WAITPOL = 0x200
	// Position of WAITCFG field.
	FMC_BCR1_WAITCFG_Pos = 0xb
	// Bit mask of WAITCFG field.
	FMC_BCR1_WAITCFG_Msk = 0x800
	// Bit WAITCFG.
	FMC_BCR1_WAITCFG = 0x800
	// Position of WREN field.
	FMC_BCR1_WREN_Pos = 0xc
	// Bit mask of WREN field.
	FMC_BCR1_WREN_Msk = 0x1000
	// Bit WREN.
	FMC_BCR1_WREN = 0x1000
	// Position of WAITEN field.
	FMC_BCR1_WAITEN_Pos = 0xd
	// Bit mask of WAITEN field.
	FMC_BCR1_WAITEN_Msk = 0x2000
	// Bit WAITEN.
	FMC_BCR1_WAITEN = 0x2000
	// Position of EXTMOD field.
	FMC_BCR1_EXTMOD_Pos = 0xe
	// Bit mask of EXTMOD field.
	FMC_BCR1_EXTMOD_Msk = 0x4000
	// Bit EXTMOD.
	FMC_BCR1_EXTMOD = 0x4000
	// Position of ASYNCWAIT field.
	FMC_BCR1_ASYNCWAIT_Pos = 0xf
	// Bit mask of ASYNCWAIT field.
	FMC_BCR1_ASYNCWAIT_Msk = 0x8000
	// Bit ASYNCWAIT.
	FMC_BCR1_ASYNCWAIT = 0x8000
	// Position of CBURSTRW field.
	FMC_BCR1_CBURSTRW_Pos = 0x13
	// Bit mask of CBURSTRW field.
	FMC_BCR1_CBURSTRW_Msk = 0x80000
	// Bit CBURSTRW.
	FMC_BCR1_CBURSTRW = 0x80000
	// Position of CCLKEN field.
	FMC_BCR1_CCLKEN_Pos = 0x14
	// Bit mask of CCLKEN field.
	FMC_BCR1_CCLKEN_Msk = 0x100000
	// Bit CCLKEN.
	FMC_BCR1_CCLKEN = 0x100000
	// Position of WFDIS field.
	FMC_BCR1_WFDIS_Pos = 0x15
	// Bit mask of WFDIS field.
	FMC_BCR1_WFDIS_Msk = 0x200000
	// Bit WFDIS.
	FMC_BCR1_WFDIS = 0x200000

	// BTR1: SRAM/NOR-Flash chip-select timing register 1
	// Position of ACCMOD field.
	FMC_BTR1_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BTR1_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BTR1_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BTR1_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BTR1_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BTR1_CLKDIV_Msk = 0xf00000
	// Position of BUSTURN field.
	FMC_BTR1_BUSTURN_Pos = 0x10
	// Bit mask of BUSTURN field.
	FMC_BTR1_BUSTURN_Msk = 0xf0000
	// Position of DATAST field.
	FMC_BTR1_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BTR1_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BTR1_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BTR1_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BTR1_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BTR1_ADDSET_Msk = 0xf

	// BCR2: SRAM/NOR-Flash chip-select control register 2
	// Position of CBURSTRW field.
	FMC_BCR2_CBURSTRW_Pos = 0x13
	// Bit mask of CBURSTRW field.
	FMC_BCR2_CBURSTRW_Msk = 0x80000
	// Bit CBURSTRW.
	FMC_BCR2_CBURSTRW = 0x80000
	// Position of ASYNCWAIT field.
	FMC_BCR2_ASYNCWAIT_Pos = 0xf
	// Bit mask of ASYNCWAIT field.
	FMC_BCR2_ASYNCWAIT_Msk = 0x8000
	// Bit ASYNCWAIT.
	FMC_BCR2_ASYNCWAIT = 0x8000
	// Position of EXTMOD field.
	FMC_BCR2_EXTMOD_Pos = 0xe
	// Bit mask of EXTMOD field.
	FMC_BCR2_EXTMOD_Msk = 0x4000
	// Bit EXTMOD.
	FMC_BCR2_EXTMOD = 0x4000
	// Position of WAITEN field.
	FMC_BCR2_WAITEN_Pos = 0xd
	// Bit mask of WAITEN field.
	FMC_BCR2_WAITEN_Msk = 0x2000
	// Bit WAITEN.
	FMC_BCR2_WAITEN = 0x2000
	// Position of WREN field.
	FMC_BCR2_WREN_Pos = 0xc
	// Bit mask of WREN field.
	FMC_BCR2_WREN_Msk = 0x1000
	// Bit WREN.
	FMC_BCR2_WREN = 0x1000
	// Position of WAITCFG field.
	FMC_BCR2_WAITCFG_Pos = 0xb
	// Bit mask of WAITCFG field.
	FMC_BCR2_WAITCFG_Msk = 0x800
	// Bit WAITCFG.
	FMC_BCR2_WAITCFG = 0x800
	// Position of WRAPMOD field.
	FMC_BCR2_WRAPMOD_Pos = 0xa
	// Bit mask of WRAPMOD field.
	FMC_BCR2_WRAPMOD_Msk = 0x400
	// Bit WRAPMOD.
	FMC_BCR2_WRAPMOD = 0x400
	// Position of WAITPOL field.
	FMC_BCR2_WAITPOL_Pos = 0x9
	// Bit mask of WAITPOL field.
	FMC_BCR2_WAITPOL_Msk = 0x200
	// Bit WAITPOL.
	FMC_BCR2_WAITPOL = 0x200
	// Position of BURSTEN field.
	FMC_BCR2_BURSTEN_Pos = 0x8
	// Bit mask of BURSTEN field.
	FMC_BCR2_BURSTEN_Msk = 0x100
	// Bit BURSTEN.
	FMC_BCR2_BURSTEN = 0x100
	// Position of FACCEN field.
	FMC_BCR2_FACCEN_Pos = 0x6
	// Bit mask of FACCEN field.
	FMC_BCR2_FACCEN_Msk = 0x40
	// Bit FACCEN.
	FMC_BCR2_FACCEN = 0x40
	// Position of MWID field.
	FMC_BCR2_MWID_Pos = 0x4
	// Bit mask of MWID field.
	FMC_BCR2_MWID_Msk = 0x30
	// Position of MTYP field.
	FMC_BCR2_MTYP_Pos = 0x2
	// Bit mask of MTYP field.
	FMC_BCR2_MTYP_Msk = 0xc
	// Position of MUXEN field.
	FMC_BCR2_MUXEN_Pos = 0x1
	// Bit mask of MUXEN field.
	FMC_BCR2_MUXEN_Msk = 0x2
	// Bit MUXEN.
	FMC_BCR2_MUXEN = 0x2
	// Position of MBKEN field.
	FMC_BCR2_MBKEN_Pos = 0x0
	// Bit mask of MBKEN field.
	FMC_BCR2_MBKEN_Msk = 0x1
	// Bit MBKEN.
	FMC_BCR2_MBKEN = 0x1

	// BTR2: SRAM/NOR-Flash chip-select timing register 2
	// Position of ACCMOD field.
	FMC_BTR2_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BTR2_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BTR2_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BTR2_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BTR2_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BTR2_CLKDIV_Msk = 0xf00000
	// Position of BUSTURN field.
	FMC_BTR2_BUSTURN_Pos = 0x10
	// Bit mask of BUSTURN field.
	FMC_BTR2_BUSTURN_Msk = 0xf0000
	// Position of DATAST field.
	FMC_BTR2_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BTR2_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BTR2_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BTR2_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BTR2_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BTR2_ADDSET_Msk = 0xf

	// BCR3: SRAM/NOR-Flash chip-select control register 3
	// Position of CBURSTRW field.
	FMC_BCR3_CBURSTRW_Pos = 0x13
	// Bit mask of CBURSTRW field.
	FMC_BCR3_CBURSTRW_Msk = 0x80000
	// Bit CBURSTRW.
	FMC_BCR3_CBURSTRW = 0x80000
	// Position of ASYNCWAIT field.
	FMC_BCR3_ASYNCWAIT_Pos = 0xf
	// Bit mask of ASYNCWAIT field.
	FMC_BCR3_ASYNCWAIT_Msk = 0x8000
	// Bit ASYNCWAIT.
	FMC_BCR3_ASYNCWAIT = 0x8000
	// Position of EXTMOD field.
	FMC_BCR3_EXTMOD_Pos = 0xe
	// Bit mask of EXTMOD field.
	FMC_BCR3_EXTMOD_Msk = 0x4000
	// Bit EXTMOD.
	FMC_BCR3_EXTMOD = 0x4000
	// Position of WAITEN field.
	FMC_BCR3_WAITEN_Pos = 0xd
	// Bit mask of WAITEN field.
	FMC_BCR3_WAITEN_Msk = 0x2000
	// Bit WAITEN.
	FMC_BCR3_WAITEN = 0x2000
	// Position of WREN field.
	FMC_BCR3_WREN_Pos = 0xc
	// Bit mask of WREN field.
	FMC_BCR3_WREN_Msk = 0x1000
	// Bit WREN.
	FMC_BCR3_WREN = 0x1000
	// Position of WAITCFG field.
	FMC_BCR3_WAITCFG_Pos = 0xb
	// Bit mask of WAITCFG field.
	FMC_BCR3_WAITCFG_Msk = 0x800
	// Bit WAITCFG.
	FMC_BCR3_WAITCFG = 0x800
	// Position of WRAPMOD field.
	FMC_BCR3_WRAPMOD_Pos = 0xa
	// Bit mask of WRAPMOD field.
	FMC_BCR3_WRAPMOD_Msk = 0x400
	// Bit WRAPMOD.
	FMC_BCR3_WRAPMOD = 0x400
	// Position of WAITPOL field.
	FMC_BCR3_WAITPOL_Pos = 0x9
	// Bit mask of WAITPOL field.
	FMC_BCR3_WAITPOL_Msk = 0x200
	// Bit WAITPOL.
	FMC_BCR3_WAITPOL = 0x200
	// Position of BURSTEN field.
	FMC_BCR3_BURSTEN_Pos = 0x8
	// Bit mask of BURSTEN field.
	FMC_BCR3_BURSTEN_Msk = 0x100
	// Bit BURSTEN.
	FMC_BCR3_BURSTEN = 0x100
	// Position of FACCEN field.
	FMC_BCR3_FACCEN_Pos = 0x6
	// Bit mask of FACCEN field.
	FMC_BCR3_FACCEN_Msk = 0x40
	// Bit FACCEN.
	FMC_BCR3_FACCEN = 0x40
	// Position of MWID field.
	FMC_BCR3_MWID_Pos = 0x4
	// Bit mask of MWID field.
	FMC_BCR3_MWID_Msk = 0x30
	// Position of MTYP field.
	FMC_BCR3_MTYP_Pos = 0x2
	// Bit mask of MTYP field.
	FMC_BCR3_MTYP_Msk = 0xc
	// Position of MUXEN field.
	FMC_BCR3_MUXEN_Pos = 0x1
	// Bit mask of MUXEN field.
	FMC_BCR3_MUXEN_Msk = 0x2
	// Bit MUXEN.
	FMC_BCR3_MUXEN = 0x2
	// Position of MBKEN field.
	FMC_BCR3_MBKEN_Pos = 0x0
	// Bit mask of MBKEN field.
	FMC_BCR3_MBKEN_Msk = 0x1
	// Bit MBKEN.
	FMC_BCR3_MBKEN = 0x1

	// BTR3: SRAM/NOR-Flash chip-select timing register 3
	// Position of ACCMOD field.
	FMC_BTR3_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BTR3_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BTR3_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BTR3_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BTR3_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BTR3_CLKDIV_Msk = 0xf00000
	// Position of BUSTURN field.
	FMC_BTR3_BUSTURN_Pos = 0x10
	// Bit mask of BUSTURN field.
	FMC_BTR3_BUSTURN_Msk = 0xf0000
	// Position of DATAST field.
	FMC_BTR3_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BTR3_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BTR3_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BTR3_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BTR3_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BTR3_ADDSET_Msk = 0xf

	// BCR4: SRAM/NOR-Flash chip-select control register 4
	// Position of CBURSTRW field.
	FMC_BCR4_CBURSTRW_Pos = 0x13
	// Bit mask of CBURSTRW field.
	FMC_BCR4_CBURSTRW_Msk = 0x80000
	// Bit CBURSTRW.
	FMC_BCR4_CBURSTRW = 0x80000
	// Position of ASYNCWAIT field.
	FMC_BCR4_ASYNCWAIT_Pos = 0xf
	// Bit mask of ASYNCWAIT field.
	FMC_BCR4_ASYNCWAIT_Msk = 0x8000
	// Bit ASYNCWAIT.
	FMC_BCR4_ASYNCWAIT = 0x8000
	// Position of EXTMOD field.
	FMC_BCR4_EXTMOD_Pos = 0xe
	// Bit mask of EXTMOD field.
	FMC_BCR4_EXTMOD_Msk = 0x4000
	// Bit EXTMOD.
	FMC_BCR4_EXTMOD = 0x4000
	// Position of WAITEN field.
	FMC_BCR4_WAITEN_Pos = 0xd
	// Bit mask of WAITEN field.
	FMC_BCR4_WAITEN_Msk = 0x2000
	// Bit WAITEN.
	FMC_BCR4_WAITEN = 0x2000
	// Position of WREN field.
	FMC_BCR4_WREN_Pos = 0xc
	// Bit mask of WREN field.
	FMC_BCR4_WREN_Msk = 0x1000
	// Bit WREN.
	FMC_BCR4_WREN = 0x1000
	// Position of WAITCFG field.
	FMC_BCR4_WAITCFG_Pos = 0xb
	// Bit mask of WAITCFG field.
	FMC_BCR4_WAITCFG_Msk = 0x800
	// Bit WAITCFG.
	FMC_BCR4_WAITCFG = 0x800
	// Position of WRAPMOD field.
	FMC_BCR4_WRAPMOD_Pos = 0xa
	// Bit mask of WRAPMOD field.
	FMC_BCR4_WRAPMOD_Msk = 0x400
	// Bit WRAPMOD.
	FMC_BCR4_WRAPMOD = 0x400
	// Position of WAITPOL field.
	FMC_BCR4_WAITPOL_Pos = 0x9
	// Bit mask of WAITPOL field.
	FMC_BCR4_WAITPOL_Msk = 0x200
	// Bit WAITPOL.
	FMC_BCR4_WAITPOL = 0x200
	// Position of BURSTEN field.
	FMC_BCR4_BURSTEN_Pos = 0x8
	// Bit mask of BURSTEN field.
	FMC_BCR4_BURSTEN_Msk = 0x100
	// Bit BURSTEN.
	FMC_BCR4_BURSTEN = 0x100
	// Position of FACCEN field.
	FMC_BCR4_FACCEN_Pos = 0x6
	// Bit mask of FACCEN field.
	FMC_BCR4_FACCEN_Msk = 0x40
	// Bit FACCEN.
	FMC_BCR4_FACCEN = 0x40
	// Position of MWID field.
	FMC_BCR4_MWID_Pos = 0x4
	// Bit mask of MWID field.
	FMC_BCR4_MWID_Msk = 0x30
	// Position of MTYP field.
	FMC_BCR4_MTYP_Pos = 0x2
	// Bit mask of MTYP field.
	FMC_BCR4_MTYP_Msk = 0xc
	// Position of MUXEN field.
	FMC_BCR4_MUXEN_Pos = 0x1
	// Bit mask of MUXEN field.
	FMC_BCR4_MUXEN_Msk = 0x2
	// Bit MUXEN.
	FMC_BCR4_MUXEN = 0x2
	// Position of MBKEN field.
	FMC_BCR4_MBKEN_Pos = 0x0
	// Bit mask of MBKEN field.
	FMC_BCR4_MBKEN_Msk = 0x1
	// Bit MBKEN.
	FMC_BCR4_MBKEN = 0x1

	// BTR4: SRAM/NOR-Flash chip-select timing register 4
	// Position of ACCMOD field.
	FMC_BTR4_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BTR4_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BTR4_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BTR4_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BTR4_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BTR4_CLKDIV_Msk = 0xf00000
	// Position of BUSTURN field.
	FMC_BTR4_BUSTURN_Pos = 0x10
	// Bit mask of BUSTURN field.
	FMC_BTR4_BUSTURN_Msk = 0xf0000
	// Position of DATAST field.
	FMC_BTR4_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BTR4_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BTR4_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BTR4_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BTR4_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BTR4_ADDSET_Msk = 0xf

	// PCR: PC Card/NAND Flash control register 3
	// Position of ECCPS field.
	FMC_PCR_ECCPS_Pos = 0x11
	// Bit mask of ECCPS field.
	FMC_PCR_ECCPS_Msk = 0xe0000
	// Position of TAR field.
	FMC_PCR_TAR_Pos = 0xd
	// Bit mask of TAR field.
	FMC_PCR_TAR_Msk = 0x1e000
	// Position of TCLR field.
	FMC_PCR_TCLR_Pos = 0x9
	// Bit mask of TCLR field.
	FMC_PCR_TCLR_Msk = 0x1e00
	// Position of ECCEN field.
	FMC_PCR_ECCEN_Pos = 0x6
	// Bit mask of ECCEN field.
	FMC_PCR_ECCEN_Msk = 0x40
	// Bit ECCEN.
	FMC_PCR_ECCEN = 0x40
	// Position of PWID field.
	FMC_PCR_PWID_Pos = 0x4
	// Bit mask of PWID field.
	FMC_PCR_PWID_Msk = 0x30
	// Position of PTYP field.
	FMC_PCR_PTYP_Pos = 0x3
	// Bit mask of PTYP field.
	FMC_PCR_PTYP_Msk = 0x8
	// Bit PTYP.
	FMC_PCR_PTYP = 0x8
	// Position of PBKEN field.
	FMC_PCR_PBKEN_Pos = 0x2
	// Bit mask of PBKEN field.
	FMC_PCR_PBKEN_Msk = 0x4
	// Bit PBKEN.
	FMC_PCR_PBKEN = 0x4
	// Position of PWAITEN field.
	FMC_PCR_PWAITEN_Pos = 0x1
	// Bit mask of PWAITEN field.
	FMC_PCR_PWAITEN_Msk = 0x2
	// Bit PWAITEN.
	FMC_PCR_PWAITEN = 0x2

	// SR: FIFO status and interrupt register 3
	// Position of FEMPT field.
	FMC_SR_FEMPT_Pos = 0x6
	// Bit mask of FEMPT field.
	FMC_SR_FEMPT_Msk = 0x40
	// Bit FEMPT.
	FMC_SR_FEMPT = 0x40
	// Position of IFEN field.
	FMC_SR_IFEN_Pos = 0x5
	// Bit mask of IFEN field.
	FMC_SR_IFEN_Msk = 0x20
	// Bit IFEN.
	FMC_SR_IFEN = 0x20
	// Position of ILEN field.
	FMC_SR_ILEN_Pos = 0x4
	// Bit mask of ILEN field.
	FMC_SR_ILEN_Msk = 0x10
	// Bit ILEN.
	FMC_SR_ILEN = 0x10
	// Position of IREN field.
	FMC_SR_IREN_Pos = 0x3
	// Bit mask of IREN field.
	FMC_SR_IREN_Msk = 0x8
	// Bit IREN.
	FMC_SR_IREN = 0x8
	// Position of IFS field.
	FMC_SR_IFS_Pos = 0x2
	// Bit mask of IFS field.
	FMC_SR_IFS_Msk = 0x4
	// Bit IFS.
	FMC_SR_IFS = 0x4
	// Position of ILS field.
	FMC_SR_ILS_Pos = 0x1
	// Bit mask of ILS field.
	FMC_SR_ILS_Msk = 0x2
	// Bit ILS.
	FMC_SR_ILS = 0x2
	// Position of IRS field.
	FMC_SR_IRS_Pos = 0x0
	// Bit mask of IRS field.
	FMC_SR_IRS_Msk = 0x1
	// Bit IRS.
	FMC_SR_IRS = 0x1

	// PMEM: Common memory space timing register 3
	// Position of MEMHIZx field.
	FMC_PMEM_MEMHIZx_Pos = 0x18
	// Bit mask of MEMHIZx field.
	FMC_PMEM_MEMHIZx_Msk = 0xff000000
	// Position of MEMHOLDx field.
	FMC_PMEM_MEMHOLDx_Pos = 0x10
	// Bit mask of MEMHOLDx field.
	FMC_PMEM_MEMHOLDx_Msk = 0xff0000
	// Position of MEMWAITx field.
	FMC_PMEM_MEMWAITx_Pos = 0x8
	// Bit mask of MEMWAITx field.
	FMC_PMEM_MEMWAITx_Msk = 0xff00
	// Position of MEMSETx field.
	FMC_PMEM_MEMSETx_Pos = 0x0
	// Bit mask of MEMSETx field.
	FMC_PMEM_MEMSETx_Msk = 0xff

	// PATT: Attribute memory space timing register 3
	// Position of ATTHIZx field.
	FMC_PATT_ATTHIZx_Pos = 0x18
	// Bit mask of ATTHIZx field.
	FMC_PATT_ATTHIZx_Msk = 0xff000000
	// Position of ATTHOLDx field.
	FMC_PATT_ATTHOLDx_Pos = 0x10
	// Bit mask of ATTHOLDx field.
	FMC_PATT_ATTHOLDx_Msk = 0xff0000
	// Position of ATTWAITx field.
	FMC_PATT_ATTWAITx_Pos = 0x8
	// Bit mask of ATTWAITx field.
	FMC_PATT_ATTWAITx_Msk = 0xff00
	// Position of ATTSETx field.
	FMC_PATT_ATTSETx_Pos = 0x0
	// Bit mask of ATTSETx field.
	FMC_PATT_ATTSETx_Msk = 0xff

	// ECCR: ECC result register 3
	// Position of ECCx field.
	FMC_ECCR_ECCx_Pos = 0x0
	// Bit mask of ECCx field.
	FMC_ECCR_ECCx_Msk = 0xffffffff

	// BWTR1: SRAM/NOR-Flash write timing registers 1
	// Position of ACCMOD field.
	FMC_BWTR1_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BWTR1_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BWTR1_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BWTR1_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BWTR1_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BWTR1_CLKDIV_Msk = 0xf00000
	// Position of DATAST field.
	FMC_BWTR1_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BWTR1_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BWTR1_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BWTR1_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BWTR1_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BWTR1_ADDSET_Msk = 0xf

	// BWTR2: SRAM/NOR-Flash write timing registers 2
	// Position of ACCMOD field.
	FMC_BWTR2_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BWTR2_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BWTR2_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BWTR2_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BWTR2_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BWTR2_CLKDIV_Msk = 0xf00000
	// Position of DATAST field.
	FMC_BWTR2_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BWTR2_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BWTR2_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BWTR2_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BWTR2_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BWTR2_ADDSET_Msk = 0xf

	// BWTR3: SRAM/NOR-Flash write timing registers 3
	// Position of ACCMOD field.
	FMC_BWTR3_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BWTR3_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BWTR3_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BWTR3_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BWTR3_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BWTR3_CLKDIV_Msk = 0xf00000
	// Position of DATAST field.
	FMC_BWTR3_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BWTR3_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BWTR3_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BWTR3_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BWTR3_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BWTR3_ADDSET_Msk = 0xf

	// BWTR4: SRAM/NOR-Flash write timing registers 4
	// Position of ACCMOD field.
	FMC_BWTR4_ACCMOD_Pos = 0x1c
	// Bit mask of ACCMOD field.
	FMC_BWTR4_ACCMOD_Msk = 0x30000000
	// Position of DATLAT field.
	FMC_BWTR4_DATLAT_Pos = 0x18
	// Bit mask of DATLAT field.
	FMC_BWTR4_DATLAT_Msk = 0xf000000
	// Position of CLKDIV field.
	FMC_BWTR4_CLKDIV_Pos = 0x14
	// Bit mask of CLKDIV field.
	FMC_BWTR4_CLKDIV_Msk = 0xf00000
	// Position of DATAST field.
	FMC_BWTR4_DATAST_Pos = 0x8
	// Bit mask of DATAST field.
	FMC_BWTR4_DATAST_Msk = 0xff00
	// Position of ADDHLD field.
	FMC_BWTR4_ADDHLD_Pos = 0x4
	// Bit mask of ADDHLD field.
	FMC_BWTR4_ADDHLD_Msk = 0xf0
	// Position of ADDSET field.
	FMC_BWTR4_ADDSET_Pos = 0x0
	// Bit mask of ADDSET field.
	FMC_BWTR4_ADDSET_Msk = 0xf
)

// Bitfields for NVIC: Nested Vectored Interrupt Controller
const (
	// ISER0: Interrupt Set-Enable Register
	// Position of SETENA field.
	NVIC_ISER0_SETENA_Pos = 0x0
	// Bit mask of SETENA field.
	NVIC_ISER0_SETENA_Msk = 0xffffffff

	// ISER1: Interrupt Set-Enable Register
	// Position of SETENA field.
	NVIC_ISER1_SETENA_Pos = 0x0
	// Bit mask of SETENA field.
	NVIC_ISER1_SETENA_Msk = 0xffffffff

	// ISER2: Interrupt Set-Enable Register
	// Position of SETENA field.
	NVIC_ISER2_SETENA_Pos = 0x0
	// Bit mask of SETENA field.
	NVIC_ISER2_SETENA_Msk = 0xffffffff

	// ICER0: Interrupt Clear-Enable Register
	// Position of CLRENA field.
	NVIC_ICER0_CLRENA_Pos = 0x0
	// Bit mask of CLRENA field.
	NVIC_ICER0_CLRENA_Msk = 0xffffffff

	// ICER1: Interrupt Clear-Enable Register
	// Position of CLRENA field.
	NVIC_ICER1_CLRENA_Pos = 0x0
	// Bit mask of CLRENA field.
	NVIC_ICER1_CLRENA_Msk = 0xffffffff

	// ICER2: Interrupt Clear-Enable Register
	// Position of CLRENA field.
	NVIC_ICER2_CLRENA_Pos = 0x0
	// Bit mask of CLRENA field.
	NVIC_ICER2_CLRENA_Msk = 0xffffffff

	// ISPR0: Interrupt Set-Pending Register
	// Position of SETPEND field.
	NVIC_ISPR0_SETPEND_Pos = 0x0
	// Bit mask of SETPEND field.
	NVIC_ISPR0_SETPEND_Msk = 0xffffffff

	// ISPR1: Interrupt Set-Pending Register
	// Position of SETPEND field.
	NVIC_ISPR1_SETPEND_Pos = 0x0
	// Bit mask of SETPEND field.
	NVIC_ISPR1_SETPEND_Msk = 0xffffffff

	// ISPR2: Interrupt Set-Pending Register
	// Position of SETPEND field.
	NVIC_ISPR2_SETPEND_Pos = 0x0
	// Bit mask of SETPEND field.
	NVIC_ISPR2_SETPEND_Msk = 0xffffffff

	// ICPR0: Interrupt Clear-Pending Register
	// Position of CLRPEND field.
	NVIC_ICPR0_CLRPEND_Pos = 0x0
	// Bit mask of CLRPEND field.
	NVIC_ICPR0_CLRPEND_Msk = 0xffffffff

	// ICPR1: Interrupt Clear-Pending Register
	// Position of CLRPEND field.
	NVIC_ICPR1_CLRPEND_Pos = 0x0
	// Bit mask of CLRPEND field.
	NVIC_ICPR1_CLRPEND_Msk = 0xffffffff

	// ICPR2: Interrupt Clear-Pending Register
	// Position of CLRPEND field.
	NVIC_ICPR2_CLRPEND_Pos = 0x0
	// Bit mask of CLRPEND field.
	NVIC_ICPR2_CLRPEND_Msk = 0xffffffff

	// IABR0: Interrupt Active Bit Register
	// Position of ACTIVE field.
	NVIC_IABR0_ACTIVE_Pos = 0x0
	// Bit mask of ACTIVE field.
	NVIC_IABR0_ACTIVE_Msk = 0xffffffff

	// IABR1: Interrupt Active Bit Register
	// Position of ACTIVE field.
	NVIC_IABR1_ACTIVE_Pos = 0x0
	// Bit mask of ACTIVE field.
	NVIC_IABR1_ACTIVE_Msk = 0xffffffff

	// IABR2: Interrupt Active Bit Register
	// Position of ACTIVE field.
	NVIC_IABR2_ACTIVE_Pos = 0x0
	// Bit mask of ACTIVE field.
	NVIC_IABR2_ACTIVE_Msk = 0xffffffff

	// IPR0: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR0_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR0_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR0_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR0_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR0_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR0_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR0_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR0_IPR_N3_Msk = 0xff000000

	// IPR1: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR1_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR1_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR1_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR1_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR1_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR1_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR1_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR1_IPR_N3_Msk = 0xff000000

	// IPR2: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR2_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR2_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR2_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR2_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR2_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR2_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR2_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR2_IPR_N3_Msk = 0xff000000

	// IPR3: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR3_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR3_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR3_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR3_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR3_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR3_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR3_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR3_IPR_N3_Msk = 0xff000000

	// IPR4: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR4_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR4_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR4_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR4_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR4_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR4_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR4_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR4_IPR_N3_Msk = 0xff000000

	// IPR5: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR5_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR5_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR5_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR5_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR5_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR5_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR5_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR5_IPR_N3_Msk = 0xff000000

	// IPR6: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR6_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR6_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR6_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR6_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR6_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR6_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR6_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR6_IPR_N3_Msk = 0xff000000

	// IPR7: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR7_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR7_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR7_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR7_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR7_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR7_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR7_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR7_IPR_N3_Msk = 0xff000000

	// IPR8: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR8_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR8_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR8_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR8_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR8_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR8_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR8_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR8_IPR_N3_Msk = 0xff000000

	// IPR9: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR9_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR9_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR9_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR9_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR9_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR9_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR9_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR9_IPR_N3_Msk = 0xff000000

	// IPR10: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR10_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR10_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR10_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR10_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR10_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR10_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR10_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR10_IPR_N3_Msk = 0xff000000

	// IPR11: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR11_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR11_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR11_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR11_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR11_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR11_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR11_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR11_IPR_N3_Msk = 0xff000000

	// IPR12: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR12_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR12_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR12_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR12_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR12_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR12_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR12_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR12_IPR_N3_Msk = 0xff000000

	// IPR13: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR13_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR13_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR13_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR13_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR13_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR13_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR13_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR13_IPR_N3_Msk = 0xff000000

	// IPR14: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR14_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR14_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR14_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR14_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR14_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR14_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR14_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR14_IPR_N3_Msk = 0xff000000

	// IPR15: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR15_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR15_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR15_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR15_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR15_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR15_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR15_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR15_IPR_N3_Msk = 0xff000000

	// IPR16: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR16_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR16_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR16_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR16_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR16_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR16_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR16_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR16_IPR_N3_Msk = 0xff000000

	// IPR17: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR17_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR17_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR17_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR17_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR17_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR17_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR17_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR17_IPR_N3_Msk = 0xff000000

	// IPR18: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR18_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR18_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR18_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR18_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR18_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR18_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR18_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR18_IPR_N3_Msk = 0xff000000

	// IPR19: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR19_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR19_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR19_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR19_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR19_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR19_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR19_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR19_IPR_N3_Msk = 0xff000000

	// IPR20: Interrupt Priority Register
	// Position of IPR_N0 field.
	NVIC_IPR20_IPR_N0_Pos = 0x0
	// Bit mask of IPR_N0 field.
	NVIC_IPR20_IPR_N0_Msk = 0xff
	// Position of IPR_N1 field.
	NVIC_IPR20_IPR_N1_Pos = 0x8
	// Bit mask of IPR_N1 field.
	NVIC_IPR20_IPR_N1_Msk = 0xff00
	// Position of IPR_N2 field.
	NVIC_IPR20_IPR_N2_Pos = 0x10
	// Bit mask of IPR_N2 field.
	NVIC_IPR20_IPR_N2_Msk = 0xff0000
	// Position of IPR_N3 field.
	NVIC_IPR20_IPR_N3_Pos = 0x18
	// Bit mask of IPR_N3 field.
	NVIC_IPR20_IPR_N3_Msk = 0xff000000
)

// Bitfields for CRS: Clock recovery system
const (
	// CR: control register
	// Position of TRIM field.
	CRS_CR_TRIM_Pos = 0x8
	// Bit mask of TRIM field.
	CRS_CR_TRIM_Msk = 0x3f00
	// Position of SWSYNC field.
	CRS_CR_SWSYNC_Pos = 0x7
	// Bit mask of SWSYNC field.
	CRS_CR_SWSYNC_Msk = 0x80
	// Bit SWSYNC.
	CRS_CR_SWSYNC = 0x80
	// Position of AUTOTRIMEN field.
	CRS_CR_AUTOTRIMEN_Pos = 0x6
	// Bit mask of AUTOTRIMEN field.
	CRS_CR_AUTOTRIMEN_Msk = 0x40
	// Bit AUTOTRIMEN.
	CRS_CR_AUTOTRIMEN = 0x40
	// Position of CEN field.
	CRS_CR_CEN_Pos = 0x5
	// Bit mask of CEN field.
	CRS_CR_CEN_Msk = 0x20
	// Bit CEN.
	CRS_CR_CEN = 0x20
	// Position of ESYNCIE field.
	CRS_CR_ESYNCIE_Pos = 0x3
	// Bit mask of ESYNCIE field.
	CRS_CR_ESYNCIE_Msk = 0x8
	// Bit ESYNCIE.
	CRS_CR_ESYNCIE = 0x8
	// Position of ERRIE field.
	CRS_CR_ERRIE_Pos = 0x2
	// Bit mask of ERRIE field.
	CRS_CR_ERRIE_Msk = 0x4
	// Bit ERRIE.
	CRS_CR_ERRIE = 0x4
	// Position of SYNCWARNIE field.
	CRS_CR_SYNCWARNIE_Pos = 0x1
	// Bit mask of SYNCWARNIE field.
	CRS_CR_SYNCWARNIE_Msk = 0x2
	// Bit SYNCWARNIE.
	CRS_CR_SYNCWARNIE = 0x2
	// Position of SYNCOKIE field.
	CRS_CR_SYNCOKIE_Pos = 0x0
	// Bit mask of SYNCOKIE field.
	CRS_CR_SYNCOKIE_Msk = 0x1
	// Bit SYNCOKIE.
	CRS_CR_SYNCOKIE = 0x1

	// CFGR: configuration register
	// Position of SYNCPOL field.
	CRS_CFGR_SYNCPOL_Pos = 0x1f
	// Bit mask of SYNCPOL field.
	CRS_CFGR_SYNCPOL_Msk = 0x80000000
	// Bit SYNCPOL.
	CRS_CFGR_SYNCPOL = 0x80000000
	// Position of SYNCSRC field.
	CRS_CFGR_SYNCSRC_Pos = 0x1c
	// Bit mask of SYNCSRC field.
	CRS_CFGR_SYNCSRC_Msk = 0x30000000
	// Position of SYNCDIV field.
	CRS_CFGR_SYNCDIV_Pos = 0x18
	// Bit mask of SYNCDIV field.
	CRS_CFGR_SYNCDIV_Msk = 0x7000000
	// Position of FELIM field.
	CRS_CFGR_FELIM_Pos = 0x10
	// Bit mask of FELIM field.
	CRS_CFGR_FELIM_Msk = 0xff0000
	// Position of RELOAD field.
	CRS_CFGR_RELOAD_Pos = 0x0
	// Bit mask of RELOAD field.
	CRS_CFGR_RELOAD_Msk = 0xffff

	// ISR: interrupt and status register
	// Position of FECAP field.
	CRS_ISR_FECAP_Pos = 0x10
	// Bit mask of FECAP field.
	CRS_ISR_FECAP_Msk = 0xffff0000
	// Position of FEDIR field.
	CRS_ISR_FEDIR_Pos = 0xf
	// Bit mask of FEDIR field.
	CRS_ISR_FEDIR_Msk = 0x8000
	// Bit FEDIR.
	CRS_ISR_FEDIR = 0x8000
	// Position of TRIMOVF field.
	CRS_ISR_TRIMOVF_Pos = 0xa
	// Bit mask of TRIMOVF field.
	CRS_ISR_TRIMOVF_Msk = 0x400
	// Bit TRIMOVF.
	CRS_ISR_TRIMOVF = 0x400
	// Position of SYNCMISS field.
	CRS_ISR_SYNCMISS_Pos = 0x9
	// Bit mask of SYNCMISS field.
	CRS_ISR_SYNCMISS_Msk = 0x200
	// Bit SYNCMISS.
	CRS_ISR_SYNCMISS = 0x200
	// Position of SYNCERR field.
	CRS_ISR_SYNCERR_Pos = 0x8
	// Bit mask of SYNCERR field.
	CRS_ISR_SYNCERR_Msk = 0x100
	// Bit SYNCERR.
	CRS_ISR_SYNCERR = 0x100
	// Position of ESYNCF field.
	CRS_ISR_ESYNCF_Pos = 0x3
	// Bit mask of ESYNCF field.
	CRS_ISR_ESYNCF_Msk = 0x8
	// Bit ESYNCF.
	CRS_ISR_ESYNCF = 0x8
	// Position of ERRF field.
	CRS_ISR_ERRF_Pos = 0x2
	// Bit mask of ERRF field.
	CRS_ISR_ERRF_Msk = 0x4
	// Bit ERRF.
	CRS_ISR_ERRF = 0x4
	// Position of SYNCWARNF field.
	CRS_ISR_SYNCWARNF_Pos = 0x1
	// Bit mask of SYNCWARNF field.
	CRS_ISR_SYNCWARNF_Msk = 0x2
	// Bit SYNCWARNF.
	CRS_ISR_SYNCWARNF = 0x2
	// Position of SYNCOKF field.
	CRS_ISR_SYNCOKF_Pos = 0x0
	// Bit mask of SYNCOKF field.
	CRS_ISR_SYNCOKF_Msk = 0x1
	// Bit SYNCOKF.
	CRS_ISR_SYNCOKF = 0x1

	// ICR: interrupt flag clear register
	// Position of ESYNCC field.
	CRS_ICR_ESYNCC_Pos = 0x3
	// Bit mask of ESYNCC field.
	CRS_ICR_ESYNCC_Msk = 0x8
	// Bit ESYNCC.
	CRS_ICR_ESYNCC = 0x8
	// Position of ERRC field.
	CRS_ICR_ERRC_Pos = 0x2
	// Bit mask of ERRC field.
	CRS_ICR_ERRC_Msk = 0x4
	// Bit ERRC.
	CRS_ICR_ERRC = 0x4
	// Position of SYNCWARNC field.
	CRS_ICR_SYNCWARNC_Pos = 0x1
	// Bit mask of SYNCWARNC field.
	CRS_ICR_SYNCWARNC_Msk = 0x2
	// Bit SYNCWARNC.
	CRS_ICR_SYNCWARNC = 0x2
	// Position of SYNCOKC field.
	CRS_ICR_SYNCOKC_Pos = 0x0
	// Bit mask of SYNCOKC field.
	CRS_ICR_SYNCOKC_Msk = 0x1
	// Bit SYNCOKC.
	CRS_ICR_SYNCOKC = 0x1
)

// Bitfields for DCMI: Digital camera interface
const (
	// CR: control register 1
	// Position of ENABLE field.
	DCMI_CR_ENABLE_Pos = 0xe
	// Bit mask of ENABLE field.
	DCMI_CR_ENABLE_Msk = 0x4000
	// Bit ENABLE.
	DCMI_CR_ENABLE = 0x4000
	// Position of EDM field.
	DCMI_CR_EDM_Pos = 0xa
	// Bit mask of EDM field.
	DCMI_CR_EDM_Msk = 0xc00
	// Position of FCRC field.
	DCMI_CR_FCRC_Pos = 0x8
	// Bit mask of FCRC field.
	DCMI_CR_FCRC_Msk = 0x300
	// Position of VSPOL field.
	DCMI_CR_VSPOL_Pos = 0x7
	// Bit mask of VSPOL field.
	DCMI_CR_VSPOL_Msk = 0x80
	// Bit VSPOL.
	DCMI_CR_VSPOL = 0x80
	// Position of HSPOL field.
	DCMI_CR_HSPOL_Pos = 0x6
	// Bit mask of HSPOL field.
	DCMI_CR_HSPOL_Msk = 0x40
	// Bit HSPOL.
	DCMI_CR_HSPOL = 0x40
	// Position of PCKPOL field.
	DCMI_CR_PCKPOL_Pos = 0x5
	// Bit mask of PCKPOL field.
	DCMI_CR_PCKPOL_Msk = 0x20
	// Bit PCKPOL.
	DCMI_CR_PCKPOL = 0x20
	// Position of ESS field.
	DCMI_CR_ESS_Pos = 0x4
	// Bit mask of ESS field.
	DCMI_CR_ESS_Msk = 0x10
	// Bit ESS.
	DCMI_CR_ESS = 0x10
	// Position of JPEG field.
	DCMI_CR_JPEG_Pos = 0x3
	// Bit mask of JPEG field.
	DCMI_CR_JPEG_Msk = 0x8
	// Bit JPEG.
	DCMI_CR_JPEG = 0x8
	// Position of CROP field.
	DCMI_CR_CROP_Pos = 0x2
	// Bit mask of CROP field.
	DCMI_CR_CROP_Msk = 0x4
	// Bit CROP.
	DCMI_CR_CROP = 0x4
	// Position of CM field.
	DCMI_CR_CM_Pos = 0x1
	// Bit mask of CM field.
	DCMI_CR_CM_Msk = 0x2
	// Bit CM.
	DCMI_CR_CM = 0x2
	// Position of CAPTURE field.
	DCMI_CR_CAPTURE_Pos = 0x0
	// Bit mask of CAPTURE field.
	DCMI_CR_CAPTURE_Msk = 0x1
	// Bit CAPTURE.
	DCMI_CR_CAPTURE = 0x1
	// Position of OELS field.
	DCMI_CR_OELS_Pos = 0x14
	// Bit mask of OELS field.
	DCMI_CR_OELS_Msk = 0x100000
	// Bit OELS.
	DCMI_CR_OELS = 0x100000
	// Position of LSM field.
	DCMI_CR_LSM_Pos = 0x13
	// Bit mask of LSM field.
	DCMI_CR_LSM_Msk = 0x80000
	// Bit LSM.
	DCMI_CR_LSM = 0x80000
	// Position of OEBS field.
	DCMI_CR_OEBS_Pos = 0x12
	// Bit mask of OEBS field.
	DCMI_CR_OEBS_Msk = 0x40000
	// Bit OEBS.
	DCMI_CR_OEBS = 0x40000
	// Position of BSM field.
	DCMI_CR_BSM_Pos = 0x10
	// Bit mask of BSM field.
	DCMI_CR_BSM_Msk = 0x30000

	// SR: status register
	// Position of FNE field.
	DCMI_SR_FNE_Pos = 0x2
	// Bit mask of FNE field.
	DCMI_SR_FNE_Msk = 0x4
	// Bit FNE.
	DCMI_SR_FNE = 0x4
	// Position of VSYNC field.
	DCMI_SR_VSYNC_Pos = 0x1
	// Bit mask of VSYNC field.
	DCMI_SR_VSYNC_Msk = 0x2
	// Bit VSYNC.
	DCMI_SR_VSYNC = 0x2
	// Position of HSYNC field.
	DCMI_SR_HSYNC_Pos = 0x0
	// Bit mask of HSYNC field.
	DCMI_SR_HSYNC_Msk = 0x1
	// Bit HSYNC.
	DCMI_SR_HSYNC = 0x1

	// RIS: raw interrupt status register
	// Position of LINE_RIS field.
	DCMI_RIS_LINE_RIS_Pos = 0x4
	// Bit mask of LINE_RIS field.
	DCMI_RIS_LINE_RIS_Msk = 0x10
	// Bit LINE_RIS.
	DCMI_RIS_LINE_RIS = 0x10
	// Position of VSYNC_RIS field.
	DCMI_RIS_VSYNC_RIS_Pos = 0x3
	// Bit mask of VSYNC_RIS field.
	DCMI_RIS_VSYNC_RIS_Msk = 0x8
	// Bit VSYNC_RIS.
	DCMI_RIS_VSYNC_RIS = 0x8
	// Position of ERR_RIS field.
	DCMI_RIS_ERR_RIS_Pos = 0x2
	// Bit mask of ERR_RIS field.
	DCMI_RIS_ERR_RIS_Msk = 0x4
	// Bit ERR_RIS.
	DCMI_RIS_ERR_RIS = 0x4
	// Position of OVR_RIS field.
	DCMI_RIS_OVR_RIS_Pos = 0x1
	// Bit mask of OVR_RIS field.
	DCMI_RIS_OVR_RIS_Msk = 0x2
	// Bit OVR_RIS.
	DCMI_RIS_OVR_RIS = 0x2
	// Position of FRAME_RIS field.
	DCMI_RIS_FRAME_RIS_Pos = 0x0
	// Bit mask of FRAME_RIS field.
	DCMI_RIS_FRAME_RIS_Msk = 0x1
	// Bit FRAME_RIS.
	DCMI_RIS_FRAME_RIS = 0x1

	// IER: interrupt enable register
	// Position of LINE_IE field.
	DCMI_IER_LINE_IE_Pos = 0x4
	// Bit mask of LINE_IE field.
	DCMI_IER_LINE_IE_Msk = 0x10
	// Bit LINE_IE.
	DCMI_IER_LINE_IE = 0x10
	// Position of VSYNC_IE field.
	DCMI_IER_VSYNC_IE_Pos = 0x3
	// Bit mask of VSYNC_IE field.
	DCMI_IER_VSYNC_IE_Msk = 0x8
	// Bit VSYNC_IE.
	DCMI_IER_VSYNC_IE = 0x8
	// Position of ERR_IE field.
	DCMI_IER_ERR_IE_Pos = 0x2
	// Bit mask of ERR_IE field.
	DCMI_IER_ERR_IE_Msk = 0x4
	// Bit ERR_IE.
	DCMI_IER_ERR_IE = 0x4
	// Position of OVR_IE field.
	DCMI_IER_OVR_IE_Pos = 0x1
	// Bit mask of OVR_IE field.
	DCMI_IER_OVR_IE_Msk = 0x2
	// Bit OVR_IE.
	DCMI_IER_OVR_IE = 0x2
	// Position of FRAME_IE field.
	DCMI_IER_FRAME_IE_Pos = 0x0
	// Bit mask of FRAME_IE field.
	DCMI_IER_FRAME_IE_Msk = 0x1
	// Bit FRAME_IE.
	DCMI_IER_FRAME_IE = 0x1

	// MIS: masked interrupt status register
	// Position of LINE_MIS field.
	DCMI_MIS_LINE_MIS_Pos = 0x4
	// Bit mask of LINE_MIS field.
	DCMI_MIS_LINE_MIS_Msk = 0x10
	// Bit LINE_MIS.
	DCMI_MIS_LINE_MIS = 0x10
	// Position of VSYNC_MIS field.
	DCMI_MIS_VSYNC_MIS_Pos = 0x3
	// Bit mask of VSYNC_MIS field.
	DCMI_MIS_VSYNC_MIS_Msk = 0x8
	// Bit VSYNC_MIS.
	DCMI_MIS_VSYNC_MIS = 0x8
	// Position of ERR_MIS field.
	DCMI_MIS_ERR_MIS_Pos = 0x2
	// Bit mask of ERR_MIS field.
	DCMI_MIS_ERR_MIS_Msk = 0x4
	// Bit ERR_MIS.
	DCMI_MIS_ERR_MIS = 0x4
	// Position of OVR_MIS field.
	DCMI_MIS_OVR_MIS_Pos = 0x1
	// Bit mask of OVR_MIS field.
	DCMI_MIS_OVR_MIS_Msk = 0x2
	// Bit OVR_MIS.
	DCMI_MIS_OVR_MIS = 0x2
	// Position of FRAME_MIS field.
	DCMI_MIS_FRAME_MIS_Pos = 0x0
	// Bit mask of FRAME_MIS field.
	DCMI_MIS_FRAME_MIS_Msk = 0x1
	// Bit FRAME_MIS.
	DCMI_MIS_FRAME_MIS = 0x1

	// ICR: interrupt clear register
	// Position of LINE_ISC field.
	DCMI_ICR_LINE_ISC_Pos = 0x4
	// Bit mask of LINE_ISC field.
	DCMI_ICR_LINE_ISC_Msk = 0x10
	// Bit LINE_ISC.
	DCMI_ICR_LINE_ISC = 0x10
	// Position of VSYNC_ISC field.
	DCMI_ICR_VSYNC_ISC_Pos = 0x3
	// Bit mask of VSYNC_ISC field.
	DCMI_ICR_VSYNC_ISC_Msk = 0x8
	// Bit VSYNC_ISC.
	DCMI_ICR_VSYNC_ISC = 0x8
	// Position of ERR_ISC field.
	DCMI_ICR_ERR_ISC_Pos = 0x2
	// Bit mask of ERR_ISC field.
	DCMI_ICR_ERR_ISC_Msk = 0x4
	// Bit ERR_ISC.
	DCMI_ICR_ERR_ISC = 0x4
	// Position of OVR_ISC field.
	DCMI_ICR_OVR_ISC_Pos = 0x1
	// Bit mask of OVR_ISC field.
	DCMI_ICR_OVR_ISC_Msk = 0x2
	// Bit OVR_ISC.
	DCMI_ICR_OVR_ISC = 0x2
	// Position of FRAME_ISC field.
	DCMI_ICR_FRAME_ISC_Pos = 0x0
	// Bit mask of FRAME_ISC field.
	DCMI_ICR_FRAME_ISC_Msk = 0x1
	// Bit FRAME_ISC.
	DCMI_ICR_FRAME_ISC = 0x1

	// ESCR: embedded synchronization code register
	// Position of FEC field.
	DCMI_ESCR_FEC_Pos = 0x18
	// Bit mask of FEC field.
	DCMI_ESCR_FEC_Msk = 0xff000000
	// Position of LEC field.
	DCMI_ESCR_LEC_Pos = 0x10
	// Bit mask of LEC field.
	DCMI_ESCR_LEC_Msk = 0xff0000
	// Position of LSC field.
	DCMI_ESCR_LSC_Pos = 0x8
	// Bit mask of LSC field.
	DCMI_ESCR_LSC_Msk = 0xff00
	// Position of FSC field.
	DCMI_ESCR_FSC_Pos = 0x0
	// Bit mask of FSC field.
	DCMI_ESCR_FSC_Msk = 0xff

	// ESUR: embedded synchronization unmask register
	// Position of FEU field.
	DCMI_ESUR_FEU_Pos = 0x18
	// Bit mask of FEU field.
	DCMI_ESUR_FEU_Msk = 0xff000000
	// Position of LEU field.
	DCMI_ESUR_LEU_Pos = 0x10
	// Bit mask of LEU field.
	DCMI_ESUR_LEU_Msk = 0xff0000
	// Position of LSU field.
	DCMI_ESUR_LSU_Pos = 0x8
	// Bit mask of LSU field.
	DCMI_ESUR_LSU_Msk = 0xff00
	// Position of FSU field.
	DCMI_ESUR_FSU_Pos = 0x0
	// Bit mask of FSU field.
	DCMI_ESUR_FSU_Msk = 0xff

	// CWSTRT: crop window start
	// Position of VST field.
	DCMI_CWSTRT_VST_Pos = 0x10
	// Bit mask of VST field.
	DCMI_CWSTRT_VST_Msk = 0x1fff0000
	// Position of HOFFCNT field.
	DCMI_CWSTRT_HOFFCNT_Pos = 0x0
	// Bit mask of HOFFCNT field.
	DCMI_CWSTRT_HOFFCNT_Msk = 0x3fff

	// CWSIZE: crop window size
	// Position of VLINE field.
	DCMI_CWSIZE_VLINE_Pos = 0x10
	// Bit mask of VLINE field.
	DCMI_CWSIZE_VLINE_Msk = 0x3fff0000
	// Position of CAPCNT field.
	DCMI_CWSIZE_CAPCNT_Pos = 0x0
	// Bit mask of CAPCNT field.
	DCMI_CWSIZE_CAPCNT_Msk = 0x3fff

	// DR: data register
	// Position of Byte3 field.
	DCMI_DR_Byte3_Pos = 0x18
	// Bit mask of Byte3 field.
	DCMI_DR_Byte3_Msk = 0xff000000
	// Position of Byte2 field.
	DCMI_DR_Byte2_Pos = 0x10
	// Bit mask of Byte2 field.
	DCMI_DR_Byte2_Msk = 0xff0000
	// Position of Byte1 field.
	DCMI_DR_Byte1_Pos = 0x8
	// Bit mask of Byte1 field.
	DCMI_DR_Byte1_Msk = 0xff00
	// Position of Byte0 field.
	DCMI_DR_Byte0_Pos = 0x0
	// Bit mask of Byte0 field.
	DCMI_DR_Byte0_Msk = 0xff
)

// Bitfields for HASH: Hash processor
const (
	// CR: control register
	// Position of INIT field.
	HASH_CR_INIT_Pos = 0x2
	// Bit mask of INIT field.
	HASH_CR_INIT_Msk = 0x4
	// Bit INIT.
	HASH_CR_INIT = 0x4
	// Position of DMAE field.
	HASH_CR_DMAE_Pos = 0x3
	// Bit mask of DMAE field.
	HASH_CR_DMAE_Msk = 0x8
	// Bit DMAE.
	HASH_CR_DMAE = 0x8
	// Position of DATATYPE field.
	HASH_CR_DATATYPE_Pos = 0x4
	// Bit mask of DATATYPE field.
	HASH_CR_DATATYPE_Msk = 0x30
	// Position of MODE field.
	HASH_CR_MODE_Pos = 0x6
	// Bit mask of MODE field.
	HASH_CR_MODE_Msk = 0x40
	// Bit MODE.
	HASH_CR_MODE = 0x40
	// Position of ALGO0 field.
	HASH_CR_ALGO0_Pos = 0x7
	// Bit mask of ALGO0 field.
	HASH_CR_ALGO0_Msk = 0x80
	// Bit ALGO0.
	HASH_CR_ALGO0 = 0x80
	// Position of NBW field.
	HASH_CR_NBW_Pos = 0x8
	// Bit mask of NBW field.
	HASH_CR_NBW_Msk = 0xf00
	// Position of DINNE field.
	HASH_CR_DINNE_Pos = 0xc
	// Bit mask of DINNE field.
	HASH_CR_DINNE_Msk = 0x1000
	// Bit DINNE.
	HASH_CR_DINNE = 0x1000
	// Position of MDMAT field.
	HASH_CR_MDMAT_Pos = 0xd
	// Bit mask of MDMAT field.
	HASH_CR_MDMAT_Msk = 0x2000
	// Bit MDMAT.
	HASH_CR_MDMAT = 0x2000
	// Position of LKEY field.
	HASH_CR_LKEY_Pos = 0x10
	// Bit mask of LKEY field.
	HASH_CR_LKEY_Msk = 0x10000
	// Bit LKEY.
	HASH_CR_LKEY = 0x10000
	// Position of ALGO1 field.
	HASH_CR_ALGO1_Pos = 0x12
	// Bit mask of ALGO1 field.
	HASH_CR_ALGO1_Msk = 0x40000
	// Bit ALGO1.
	HASH_CR_ALGO1 = 0x40000

	// DIN: data input register
	// Position of DATAIN field.
	HASH_DIN_DATAIN_Pos = 0x0
	// Bit mask of DATAIN field.
	HASH_DIN_DATAIN_Msk = 0xffffffff

	// STR: start register
	// Position of DCAL field.
	HASH_STR_DCAL_Pos = 0x8
	// Bit mask of DCAL field.
	HASH_STR_DCAL_Msk = 0x100
	// Bit DCAL.
	HASH_STR_DCAL = 0x100
	// Position of NBLW field.
	HASH_STR_NBLW_Pos = 0x0
	// Bit mask of NBLW field.
	HASH_STR_NBLW_Msk = 0x1f

	// HR0: digest registers
	// Position of H0 field.
	HASH_HR0_H0_Pos = 0x0
	// Bit mask of H0 field.
	HASH_HR0_H0_Msk = 0xffffffff

	// IMR: interrupt enable register
	// Position of DCIE field.
	HASH_IMR_DCIE_Pos = 0x1
	// Bit mask of DCIE field.
	HASH_IMR_DCIE_Msk = 0x2
	// Bit DCIE.
	HASH_IMR_DCIE = 0x2
	// Position of DINIE field.
	HASH_IMR_DINIE_Pos = 0x0
	// Bit mask of DINIE field.
	HASH_IMR_DINIE_Msk = 0x1
	// Bit DINIE.
	HASH_IMR_DINIE = 0x1

	// SR: status register
	// Position of BUSY field.
	HASH_SR_BUSY_Pos = 0x3
	// Bit mask of BUSY field.
	HASH_SR_BUSY_Msk = 0x8
	// Bit BUSY.
	HASH_SR_BUSY = 0x8
	// Position of DMAS field.
	HASH_SR_DMAS_Pos = 0x2
	// Bit mask of DMAS field.
	HASH_SR_DMAS_Msk = 0x4
	// Bit DMAS.
	HASH_SR_DMAS = 0x4
	// Position of DCIS field.
	HASH_SR_DCIS_Pos = 0x1
	// Bit mask of DCIS field.
	HASH_SR_DCIS_Msk = 0x2
	// Bit DCIS.
	HASH_SR_DCIS = 0x2
	// Position of DINIS field.
	HASH_SR_DINIS_Pos = 0x0
	// Bit mask of DINIS field.
	HASH_SR_DINIS_Msk = 0x1
	// Bit DINIS.
	HASH_SR_DINIS = 0x1

	// CSR0: context swap registers
	// Position of CSR0 field.
	HASH_CSR0_CSR0_Pos = 0x0
	// Bit mask of CSR0 field.
	HASH_CSR0_CSR0_Msk = 0xffffffff

	// CSR1: context swap registers
	// Position of CSR1 field.
	HASH_CSR1_CSR1_Pos = 0x0
	// Bit mask of CSR1 field.
	HASH_CSR1_CSR1_Msk = 0xffffffff

	// CSR2: context swap registers
	// Position of CSR2 field.
	HASH_CSR2_CSR2_Pos = 0x0
	// Bit mask of CSR2 field.
	HASH_CSR2_CSR2_Msk = 0xffffffff

	// CSR3: context swap registers
	// Position of CSR3 field.
	HASH_CSR3_CSR3_Pos = 0x0
	// Bit mask of CSR3 field.
	HASH_CSR3_CSR3_Msk = 0xffffffff

	// CSR4: context swap registers
	// Position of CSR4 field.
	HASH_CSR4_CSR4_Pos = 0x0
	// Bit mask of CSR4 field.
	HASH_CSR4_CSR4_Msk = 0xffffffff

	// CSR5: context swap registers
	// Position of CSR5 field.
	HASH_CSR5_CSR5_Pos = 0x0
	// Bit mask of CSR5 field.
	HASH_CSR5_CSR5_Msk = 0xffffffff

	// CSR6: context swap registers
	// Position of CSR6 field.
	HASH_CSR6_CSR6_Pos = 0x0
	// Bit mask of CSR6 field.
	HASH_CSR6_CSR6_Msk = 0xffffffff

	// CSR7: context swap registers
	// Position of CSR7 field.
	HASH_CSR7_CSR7_Pos = 0x0
	// Bit mask of CSR7 field.
	HASH_CSR7_CSR7_Msk = 0xffffffff

	// CSR8: context swap registers
	// Position of CSR8 field.
	HASH_CSR8_CSR8_Pos = 0x0
	// Bit mask of CSR8 field.
	HASH_CSR8_CSR8_Msk = 0xffffffff

	// CSR9: context swap registers
	// Position of CSR9 field.
	HASH_CSR9_CSR9_Pos = 0x0
	// Bit mask of CSR9 field.
	HASH_CSR9_CSR9_Msk = 0xffffffff

	// CSR10: context swap registers
	// Position of CSR10 field.
	HASH_CSR10_CSR10_Pos = 0x0
	// Bit mask of CSR10 field.
	HASH_CSR10_CSR10_Msk = 0xffffffff

	// CSR11: context swap registers
	// Position of CSR11 field.
	HASH_CSR11_CSR11_Pos = 0x0
	// Bit mask of CSR11 field.
	HASH_CSR11_CSR11_Msk = 0xffffffff

	// CSR12: context swap registers
	// Position of CSR12 field.
	HASH_CSR12_CSR12_Pos = 0x0
	// Bit mask of CSR12 field.
	HASH_CSR12_CSR12_Msk = 0xffffffff

	// CSR13: context swap registers
	// Position of CSR13 field.
	HASH_CSR13_CSR13_Pos = 0x0
	// Bit mask of CSR13 field.
	HASH_CSR13_CSR13_Msk = 0xffffffff

	// CSR14: context swap registers
	// Position of CSR14 field.
	HASH_CSR14_CSR14_Pos = 0x0
	// Bit mask of CSR14 field.
	HASH_CSR14_CSR14_Msk = 0xffffffff

	// CSR15: context swap registers
	// Position of CSR15 field.
	HASH_CSR15_CSR15_Pos = 0x0
	// Bit mask of CSR15 field.
	HASH_CSR15_CSR15_Msk = 0xffffffff

	// CSR16: context swap registers
	// Position of CSR16 field.
	HASH_CSR16_CSR16_Pos = 0x0
	// Bit mask of CSR16 field.
	HASH_CSR16_CSR16_Msk = 0xffffffff

	// CSR17: context swap registers
	// Position of CSR17 field.
	HASH_CSR17_CSR17_Pos = 0x0
	// Bit mask of CSR17 field.
	HASH_CSR17_CSR17_Msk = 0xffffffff

	// CSR18: context swap registers
	// Position of CSR18 field.
	HASH_CSR18_CSR18_Pos = 0x0
	// Bit mask of CSR18 field.
	HASH_CSR18_CSR18_Msk = 0xffffffff

	// CSR19: context swap registers
	// Position of CSR19 field.
	HASH_CSR19_CSR19_Pos = 0x0
	// Bit mask of CSR19 field.
	HASH_CSR19_CSR19_Msk = 0xffffffff

	// CSR20: context swap registers
	// Position of CSR20 field.
	HASH_CSR20_CSR20_Pos = 0x0
	// Bit mask of CSR20 field.
	HASH_CSR20_CSR20_Msk = 0xffffffff

	// CSR21: context swap registers
	// Position of CSR21 field.
	HASH_CSR21_CSR21_Pos = 0x0
	// Bit mask of CSR21 field.
	HASH_CSR21_CSR21_Msk = 0xffffffff

	// CSR22: context swap registers
	// Position of CSR22 field.
	HASH_CSR22_CSR22_Pos = 0x0
	// Bit mask of CSR22 field.
	HASH_CSR22_CSR22_Msk = 0xffffffff

	// CSR23: context swap registers
	// Position of CSR23 field.
	HASH_CSR23_CSR23_Pos = 0x0
	// Bit mask of CSR23 field.
	HASH_CSR23_CSR23_Msk = 0xffffffff

	// CSR24: context swap registers
	// Position of CSR24 field.
	HASH_CSR24_CSR24_Pos = 0x0
	// Bit mask of CSR24 field.
	HASH_CSR24_CSR24_Msk = 0xffffffff

	// CSR25: context swap registers
	// Position of CSR25 field.
	HASH_CSR25_CSR25_Pos = 0x0
	// Bit mask of CSR25 field.
	HASH_CSR25_CSR25_Msk = 0xffffffff

	// CSR26: context swap registers
	// Position of CSR26 field.
	HASH_CSR26_CSR26_Pos = 0x0
	// Bit mask of CSR26 field.
	HASH_CSR26_CSR26_Msk = 0xffffffff

	// CSR27: context swap registers
	// Position of CSR27 field.
	HASH_CSR27_CSR27_Pos = 0x0
	// Bit mask of CSR27 field.
	HASH_CSR27_CSR27_Msk = 0xffffffff

	// CSR28: context swap registers
	// Position of CSR28 field.
	HASH_CSR28_CSR28_Pos = 0x0
	// Bit mask of CSR28 field.
	HASH_CSR28_CSR28_Msk = 0xffffffff

	// CSR29: context swap registers
	// Position of CSR29 field.
	HASH_CSR29_CSR29_Pos = 0x0
	// Bit mask of CSR29 field.
	HASH_CSR29_CSR29_Msk = 0xffffffff

	// CSR30: context swap registers
	// Position of CSR30 field.
	HASH_CSR30_CSR30_Pos = 0x0
	// Bit mask of CSR30 field.
	HASH_CSR30_CSR30_Msk = 0xffffffff

	// CSR31: context swap registers
	// Position of CSR31 field.
	HASH_CSR31_CSR31_Pos = 0x0
	// Bit mask of CSR31 field.
	HASH_CSR31_CSR31_Msk = 0xffffffff

	// CSR32: context swap registers
	// Position of CSR32 field.
	HASH_CSR32_CSR32_Pos = 0x0
	// Bit mask of CSR32 field.
	HASH_CSR32_CSR32_Msk = 0xffffffff

	// CSR33: context swap registers
	// Position of CSR33 field.
	HASH_CSR33_CSR33_Pos = 0x0
	// Bit mask of CSR33 field.
	HASH_CSR33_CSR33_Msk = 0xffffffff

	// CSR34: context swap registers
	// Position of CSR34 field.
	HASH_CSR34_CSR34_Pos = 0x0
	// Bit mask of CSR34 field.
	HASH_CSR34_CSR34_Msk = 0xffffffff

	// CSR35: context swap registers
	// Position of CSR35 field.
	HASH_CSR35_CSR35_Pos = 0x0
	// Bit mask of CSR35 field.
	HASH_CSR35_CSR35_Msk = 0xffffffff

	// CSR36: context swap registers
	// Position of CSR36 field.
	HASH_CSR36_CSR36_Pos = 0x0
	// Bit mask of CSR36 field.
	HASH_CSR36_CSR36_Msk = 0xffffffff

	// CSR37: context swap registers
	// Position of CSR37 field.
	HASH_CSR37_CSR37_Pos = 0x0
	// Bit mask of CSR37 field.
	HASH_CSR37_CSR37_Msk = 0xffffffff

	// CSR38: context swap registers
	// Position of CSR38 field.
	HASH_CSR38_CSR38_Pos = 0x0
	// Bit mask of CSR38 field.
	HASH_CSR38_CSR38_Msk = 0xffffffff

	// CSR39: context swap registers
	// Position of CSR39 field.
	HASH_CSR39_CSR39_Pos = 0x0
	// Bit mask of CSR39 field.
	HASH_CSR39_CSR39_Msk = 0xffffffff

	// CSR40: context swap registers
	// Position of CSR40 field.
	HASH_CSR40_CSR40_Pos = 0x0
	// Bit mask of CSR40 field.
	HASH_CSR40_CSR40_Msk = 0xffffffff

	// CSR41: context swap registers
	// Position of CSR41 field.
	HASH_CSR41_CSR41_Pos = 0x0
	// Bit mask of CSR41 field.
	HASH_CSR41_CSR41_Msk = 0xffffffff

	// CSR42: context swap registers
	// Position of CSR42 field.
	HASH_CSR42_CSR42_Pos = 0x0
	// Bit mask of CSR42 field.
	HASH_CSR42_CSR42_Msk = 0xffffffff

	// CSR43: context swap registers
	// Position of CSR43 field.
	HASH_CSR43_CSR43_Pos = 0x0
	// Bit mask of CSR43 field.
	HASH_CSR43_CSR43_Msk = 0xffffffff

	// CSR44: context swap registers
	// Position of CSR44 field.
	HASH_CSR44_CSR44_Pos = 0x0
	// Bit mask of CSR44 field.
	HASH_CSR44_CSR44_Msk = 0xffffffff

	// CSR45: context swap registers
	// Position of CSR45 field.
	HASH_CSR45_CSR45_Pos = 0x0
	// Bit mask of CSR45 field.
	HASH_CSR45_CSR45_Msk = 0xffffffff

	// CSR46: context swap registers
	// Position of CSR46 field.
	HASH_CSR46_CSR46_Pos = 0x0
	// Bit mask of CSR46 field.
	HASH_CSR46_CSR46_Msk = 0xffffffff

	// CSR47: context swap registers
	// Position of CSR47 field.
	HASH_CSR47_CSR47_Pos = 0x0
	// Bit mask of CSR47 field.
	HASH_CSR47_CSR47_Msk = 0xffffffff

	// CSR48: context swap registers
	// Position of CSR48 field.
	HASH_CSR48_CSR48_Pos = 0x0
	// Bit mask of CSR48 field.
	HASH_CSR48_CSR48_Msk = 0xffffffff

	// CSR49: context swap registers
	// Position of CSR49 field.
	HASH_CSR49_CSR49_Pos = 0x0
	// Bit mask of CSR49 field.
	HASH_CSR49_CSR49_Msk = 0xffffffff

	// CSR50: context swap registers
	// Position of CSR50 field.
	HASH_CSR50_CSR50_Pos = 0x0
	// Bit mask of CSR50 field.
	HASH_CSR50_CSR50_Msk = 0xffffffff

	// CSR51: context swap registers
	// Position of CSR51 field.
	HASH_CSR51_CSR51_Pos = 0x0
	// Bit mask of CSR51 field.
	HASH_CSR51_CSR51_Msk = 0xffffffff

	// CSR52: context swap registers
	// Position of CSR52 field.
	HASH_CSR52_CSR52_Pos = 0x0
	// Bit mask of CSR52 field.
	HASH_CSR52_CSR52_Msk = 0xffffffff

	// CSR53: context swap registers
	// Position of CSR53 field.
	HASH_CSR53_CSR53_Pos = 0x0
	// Bit mask of CSR53 field.
	HASH_CSR53_CSR53_Msk = 0xffffffff

	// HASH_HR0: HASH digest register
	// Position of H0 field.
	HASH_HASH_HR0_H0_Pos = 0x0
	// Bit mask of H0 field.
	HASH_HASH_HR0_H0_Msk = 0xffffffff

	// HASH_HR1: read-only
	// Position of H1 field.
	HASH_HASH_HR1_H1_Pos = 0x0
	// Bit mask of H1 field.
	HASH_HASH_HR1_H1_Msk = 0xffffffff

	// HASH_HR2: read-only
	// Position of H2 field.
	HASH_HASH_HR2_H2_Pos = 0x0
	// Bit mask of H2 field.
	HASH_HASH_HR2_H2_Msk = 0xffffffff

	// HASH_HR3: read-only
	// Position of H3 field.
	HASH_HASH_HR3_H3_Pos = 0x0
	// Bit mask of H3 field.
	HASH_HASH_HR3_H3_Msk = 0xffffffff

	// HASH_HR4: read-only
	// Position of H4 field.
	HASH_HASH_HR4_H4_Pos = 0x0
	// Bit mask of H4 field.
	HASH_HASH_HR4_H4_Msk = 0xffffffff

	// HASH_HR5: read-only
	// Position of H5 field.
	HASH_HASH_HR5_H5_Pos = 0x0
	// Bit mask of H5 field.
	HASH_HASH_HR5_H5_Msk = 0xffffffff

	// HASH_HR6: read-only
	// Position of H6 field.
	HASH_HASH_HR6_H6_Pos = 0x0
	// Bit mask of H6 field.
	HASH_HASH_HR6_H6_Msk = 0xffffffff

	// HASH_HR7: read-only
	// Position of H7 field.
	HASH_HASH_HR7_H7_Pos = 0x0
	// Bit mask of H7 field.
	HASH_HASH_HR7_H7_Msk = 0xffffffff
)

// Bitfields for DMA2D: DMA2D controller
const (
	// CR: control register
	// Position of MODE field.
	DMA2D_CR_MODE_Pos = 0x10
	// Bit mask of MODE field.
	DMA2D_CR_MODE_Msk = 0x30000
	// Memory-to-memory (FG fetch only)
	DMA2D_CR_MODE_MemoryToMemory = 0x0
	// Memory-to-memory with PFC (FG fetch only with FG PFC active)
	DMA2D_CR_MODE_MemoryToMemoryPFC = 0x1
	// Memory-to-memory with blending (FG and BG fetch with PFC and blending)
	DMA2D_CR_MODE_MemoryToMemoryPFCBlending = 0x2
	// Register-to-memory
	DMA2D_CR_MODE_RegisterToMemory = 0x3
	// Position of CEIE field.
	DMA2D_CR_CEIE_Pos = 0xd
	// Bit mask of CEIE field.
	DMA2D_CR_CEIE_Msk = 0x2000
	// Bit CEIE.
	DMA2D_CR_CEIE = 0x2000
	// CE interrupt disabled
	DMA2D_CR_CEIE_Disabled = 0x0
	// CE interrupt enabled
	DMA2D_CR_CEIE_Enabled = 0x1
	// Position of CTCIE field.
	DMA2D_CR_CTCIE_Pos = 0xc
	// Bit mask of CTCIE field.
	DMA2D_CR_CTCIE_Msk = 0x1000
	// Bit CTCIE.
	DMA2D_CR_CTCIE = 0x1000
	// CTC interrupt disabled
	DMA2D_CR_CTCIE_Disabled = 0x0
	// CTC interrupt enabled
	DMA2D_CR_CTCIE_Enabled = 0x1
	// Position of CAEIE field.
	DMA2D_CR_CAEIE_Pos = 0xb
	// Bit mask of CAEIE field.
	DMA2D_CR_CAEIE_Msk = 0x800
	// Bit CAEIE.
	DMA2D_CR_CAEIE = 0x800
	// CAE interrupt disabled
	DMA2D_CR_CAEIE_Disabled = 0x0
	// CAE interrupt enabled
	DMA2D_CR_CAEIE_Enabled = 0x1
	// Position of TWIE field.
	DMA2D_CR_TWIE_Pos = 0xa
	// Bit mask of TWIE field.
	DMA2D_CR_TWIE_Msk = 0x400
	// Bit TWIE.
	DMA2D_CR_TWIE = 0x400
	// TW interrupt disabled
	DMA2D_CR_TWIE_Disabled = 0x0
	// TW interrupt enabled
	DMA2D_CR_TWIE_Enabled = 0x1
	// Position of TCIE field.
	DMA2D_CR_TCIE_Pos = 0x9
	// Bit mask of TCIE field.
	DMA2D_CR_TCIE_Msk = 0x200
	// Bit TCIE.
	DMA2D_CR_TCIE = 0x200
	// TC interrupt disabled
	DMA2D_CR_TCIE_Disabled = 0x0
	// TC interrupt enabled
	DMA2D_CR_TCIE_Enabled = 0x1
	// Position of TEIE field.
	DMA2D_CR_TEIE_Pos = 0x8
	// Bit mask of TEIE field.
	DMA2D_CR_TEIE_Msk = 0x100
	// Bit TEIE.
	DMA2D_CR_TEIE = 0x100
	// TE interrupt disabled
	DMA2D_CR_TEIE_Disabled = 0x0
	// TE interrupt enabled
	DMA2D_CR_TEIE_Enabled = 0x1
	// Position of ABORT field.
	DMA2D_CR_ABORT_Pos = 0x2
	// Bit mask of ABORT field.
	DMA2D_CR_ABORT_Msk = 0x4
	// Bit ABORT.
	DMA2D_CR_ABORT = 0x4
	// Transfer abort requested
	DMA2D_CR_ABORT_AbortRequest = 0x1
	// Position of SUSP field.
	DMA2D_CR_SUSP_Pos = 0x1
	// Bit mask of SUSP field.
	DMA2D_CR_SUSP_Msk = 0x2
	// Bit SUSP.
	DMA2D_CR_SUSP = 0x2
	// Transfer not suspended
	DMA2D_CR_SUSP_NotSuspended = 0x0
	// Transfer suspended
	DMA2D_CR_SUSP_Suspended = 0x1
	// Position of START field.
	DMA2D_CR_START_Pos = 0x0
	// Bit mask of START field.
	DMA2D_CR_START_Msk = 0x1
	// Bit START.
	DMA2D_CR_START = 0x1
	// Launch the DMA2D
	DMA2D_CR_START_Start = 0x1

	// ISR: Interrupt Status Register
	// Position of CEIF field.
	DMA2D_ISR_CEIF_Pos = 0x5
	// Bit mask of CEIF field.
	DMA2D_ISR_CEIF_Msk = 0x20
	// Bit CEIF.
	DMA2D_ISR_CEIF = 0x20
	// Position of CTCIF field.
	DMA2D_ISR_CTCIF_Pos = 0x4
	// Bit mask of CTCIF field.
	DMA2D_ISR_CTCIF_Msk = 0x10
	// Bit CTCIF.
	DMA2D_ISR_CTCIF = 0x10
	// Position of CAEIF field.
	DMA2D_ISR_CAEIF_Pos = 0x3
	// Bit mask of CAEIF field.
	DMA2D_ISR_CAEIF_Msk = 0x8
	// Bit CAEIF.
	DMA2D_ISR_CAEIF = 0x8
	// Position of TWIF field.
	DMA2D_ISR_TWIF_Pos = 0x2
	// Bit mask of TWIF field.
	DMA2D_ISR_TWIF_Msk = 0x4
	// Bit TWIF.
	DMA2D_ISR_TWIF = 0x4
	// Position of TCIF field.
	DMA2D_ISR_TCIF_Pos = 0x1
	// Bit mask of TCIF field.
	DMA2D_ISR_TCIF_Msk = 0x2
	// Bit TCIF.
	DMA2D_ISR_TCIF = 0x2
	// Position of TEIF field.
	DMA2D_ISR_TEIF_Pos = 0x0
	// Bit mask of TEIF field.
	DMA2D_ISR_TEIF_Msk = 0x1
	// Bit TEIF.
	DMA2D_ISR_TEIF = 0x1

	// IFCR: interrupt flag clear register
	// Position of CCEIF field.
	DMA2D_IFCR_CCEIF_Pos = 0x5
	// Bit mask of CCEIF field.
	DMA2D_IFCR_CCEIF_Msk = 0x20
	// Bit CCEIF.
	DMA2D_IFCR_CCEIF = 0x20
	// Clear the CEIF flag in the ISR register
	DMA2D_IFCR_CCEIF_Clear = 0x1
	// Position of CCTCIF field.
	DMA2D_IFCR_CCTCIF_Pos = 0x4
	// Bit mask of CCTCIF field.
	DMA2D_IFCR_CCTCIF_Msk = 0x10
	// Bit CCTCIF.
	DMA2D_IFCR_CCTCIF = 0x10
	// Clear the CTCIF flag in the ISR register
	DMA2D_IFCR_CCTCIF_Clear = 0x1
	// Position of CAECIF field.
	DMA2D_IFCR_CAECIF_Pos = 0x3
	// Bit mask of CAECIF field.
	DMA2D_IFCR_CAECIF_Msk = 0x8
	// Bit CAECIF.
	DMA2D_IFCR_CAECIF = 0x8
	// Clear the CAEIF flag in the ISR register
	DMA2D_IFCR_CAECIF_Clear = 0x1
	// Position of CTWIF field.
	DMA2D_IFCR_CTWIF_Pos = 0x2
	// Bit mask of CTWIF field.
	DMA2D_IFCR_CTWIF_Msk = 0x4
	// Bit CTWIF.
	DMA2D_IFCR_CTWIF = 0x4
	// Clear the TWIF flag in the ISR register
	DMA2D_IFCR_CTWIF_Clear = 0x1
	// Position of CTCIF field.
	DMA2D_IFCR_CTCIF_Pos = 0x1
	// Bit mask of CTCIF field.
	DMA2D_IFCR_CTCIF_Msk = 0x2
	// Bit CTCIF.
	DMA2D_IFCR_CTCIF = 0x2
	// Clear the TCIF flag in the ISR register
	DMA2D_IFCR_CTCIF_Clear = 0x1
	// Position of CTEIF field.
	DMA2D_IFCR_CTEIF_Pos = 0x0
	// Bit mask of CTEIF field.
	DMA2D_IFCR_CTEIF_Msk = 0x1
	// Bit CTEIF.
	DMA2D_IFCR_CTEIF = 0x1
	// Clear the TEIF flag in the ISR register
	DMA2D_IFCR_CTEIF_Clear = 0x1

	// FGMAR: foreground memory address register
	// Position of MA field.
	DMA2D_FGMAR_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA2D_FGMAR_MA_Msk = 0xffffffff

	// FGOR: foreground offset register
	// Position of LO field.
	DMA2D_FGOR_LO_Pos = 0x0
	// Bit mask of LO field.
	DMA2D_FGOR_LO_Msk = 0x3fff

	// BGMAR: background memory address register
	// Position of MA field.
	DMA2D_BGMAR_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA2D_BGMAR_MA_Msk = 0xffffffff

	// BGOR: background offset register
	// Position of LO field.
	DMA2D_BGOR_LO_Pos = 0x0
	// Bit mask of LO field.
	DMA2D_BGOR_LO_Msk = 0x3fff

	// FGPFCCR: foreground PFC control register
	// Position of ALPHA field.
	DMA2D_FGPFCCR_ALPHA_Pos = 0x18
	// Bit mask of ALPHA field.
	DMA2D_FGPFCCR_ALPHA_Msk = 0xff000000
	// Position of AM field.
	DMA2D_FGPFCCR_AM_Pos = 0x10
	// Bit mask of AM field.
	DMA2D_FGPFCCR_AM_Msk = 0x30000
	// No modification of alpha channel
	DMA2D_FGPFCCR_AM_NoModify = 0x0
	// Replace with value in ALPHA[7:0]
	DMA2D_FGPFCCR_AM_Replace = 0x1
	// Multiply with value in ALPHA[7:0]
	DMA2D_FGPFCCR_AM_Multiply = 0x2
	// Position of CS field.
	DMA2D_FGPFCCR_CS_Pos = 0x8
	// Bit mask of CS field.
	DMA2D_FGPFCCR_CS_Msk = 0xff00
	// Position of START field.
	DMA2D_FGPFCCR_START_Pos = 0x5
	// Bit mask of START field.
	DMA2D_FGPFCCR_START_Msk = 0x20
	// Bit START.
	DMA2D_FGPFCCR_START = 0x20
	// Start the automatic loading of the CLUT
	DMA2D_FGPFCCR_START_Start = 0x1
	// Position of CCM field.
	DMA2D_FGPFCCR_CCM_Pos = 0x4
	// Bit mask of CCM field.
	DMA2D_FGPFCCR_CCM_Msk = 0x10
	// Bit CCM.
	DMA2D_FGPFCCR_CCM = 0x10
	// CLUT color format ARGB8888
	DMA2D_FGPFCCR_CCM_ARGB8888 = 0x0
	// CLUT color format RGB888
	DMA2D_FGPFCCR_CCM_RGB888 = 0x1
	// Position of CM field.
	DMA2D_FGPFCCR_CM_Pos = 0x0
	// Bit mask of CM field.
	DMA2D_FGPFCCR_CM_Msk = 0xf
	// Color mode ARGB8888
	DMA2D_FGPFCCR_CM_ARGB8888 = 0x0
	// Color mode RGB888
	DMA2D_FGPFCCR_CM_RGB888 = 0x1
	// Color mode RGB565
	DMA2D_FGPFCCR_CM_RGB565 = 0x2
	// Color mode ARGB1555
	DMA2D_FGPFCCR_CM_ARGB1555 = 0x3
	// Color mode ARGB4444
	DMA2D_FGPFCCR_CM_ARGB4444 = 0x4
	// Color mode L8
	DMA2D_FGPFCCR_CM_L8 = 0x5
	// Color mode AL44
	DMA2D_FGPFCCR_CM_AL44 = 0x6
	// Color mode AL88
	DMA2D_FGPFCCR_CM_AL88 = 0x7
	// Color mode L4
	DMA2D_FGPFCCR_CM_L4 = 0x8
	// Color mode A8
	DMA2D_FGPFCCR_CM_A8 = 0x9
	// Color mode A4
	DMA2D_FGPFCCR_CM_A4 = 0xa
	// Position of RBS field.
	DMA2D_FGPFCCR_RBS_Pos = 0x15
	// Bit mask of RBS field.
	DMA2D_FGPFCCR_RBS_Msk = 0x200000
	// Bit RBS.
	DMA2D_FGPFCCR_RBS = 0x200000
	// Position of AI field.
	DMA2D_FGPFCCR_AI_Pos = 0x14
	// Bit mask of AI field.
	DMA2D_FGPFCCR_AI_Msk = 0x100000
	// Bit AI.
	DMA2D_FGPFCCR_AI = 0x100000

	// FGCOLR: foreground color register
	// Position of RED field.
	DMA2D_FGCOLR_RED_Pos = 0x10
	// Bit mask of RED field.
	DMA2D_FGCOLR_RED_Msk = 0xff0000
	// Position of GREEN field.
	DMA2D_FGCOLR_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	DMA2D_FGCOLR_GREEN_Msk = 0xff00
	// Position of BLUE field.
	DMA2D_FGCOLR_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	DMA2D_FGCOLR_BLUE_Msk = 0xff

	// BGPFCCR: background PFC control register
	// Position of ALPHA field.
	DMA2D_BGPFCCR_ALPHA_Pos = 0x18
	// Bit mask of ALPHA field.
	DMA2D_BGPFCCR_ALPHA_Msk = 0xff000000
	// Position of AM field.
	DMA2D_BGPFCCR_AM_Pos = 0x10
	// Bit mask of AM field.
	DMA2D_BGPFCCR_AM_Msk = 0x30000
	// No modification of alpha channel
	DMA2D_BGPFCCR_AM_NoModify = 0x0
	// Replace with value in ALPHA[7:0]
	DMA2D_BGPFCCR_AM_Replace = 0x1
	// Multiply with value in ALPHA[7:0]
	DMA2D_BGPFCCR_AM_Multiply = 0x2
	// Position of CS field.
	DMA2D_BGPFCCR_CS_Pos = 0x8
	// Bit mask of CS field.
	DMA2D_BGPFCCR_CS_Msk = 0xff00
	// Position of START field.
	DMA2D_BGPFCCR_START_Pos = 0x5
	// Bit mask of START field.
	DMA2D_BGPFCCR_START_Msk = 0x20
	// Bit START.
	DMA2D_BGPFCCR_START = 0x20
	// Start the automatic loading of the CLUT
	DMA2D_BGPFCCR_START_Start = 0x1
	// Position of CCM field.
	DMA2D_BGPFCCR_CCM_Pos = 0x4
	// Bit mask of CCM field.
	DMA2D_BGPFCCR_CCM_Msk = 0x10
	// Bit CCM.
	DMA2D_BGPFCCR_CCM = 0x10
	// CLUT color format ARGB8888
	DMA2D_BGPFCCR_CCM_ARGB8888 = 0x0
	// CLUT color format RGB888
	DMA2D_BGPFCCR_CCM_RGB888 = 0x1
	// Position of CM field.
	DMA2D_BGPFCCR_CM_Pos = 0x0
	// Bit mask of CM field.
	DMA2D_BGPFCCR_CM_Msk = 0xf
	// Color mode ARGB8888
	DMA2D_BGPFCCR_CM_ARGB8888 = 0x0
	// Color mode RGB888
	DMA2D_BGPFCCR_CM_RGB888 = 0x1
	// Color mode RGB565
	DMA2D_BGPFCCR_CM_RGB565 = 0x2
	// Color mode ARGB1555
	DMA2D_BGPFCCR_CM_ARGB1555 = 0x3
	// Color mode ARGB4444
	DMA2D_BGPFCCR_CM_ARGB4444 = 0x4
	// Color mode L8
	DMA2D_BGPFCCR_CM_L8 = 0x5
	// Color mode AL44
	DMA2D_BGPFCCR_CM_AL44 = 0x6
	// Color mode AL88
	DMA2D_BGPFCCR_CM_AL88 = 0x7
	// Color mode L4
	DMA2D_BGPFCCR_CM_L4 = 0x8
	// Color mode A8
	DMA2D_BGPFCCR_CM_A8 = 0x9
	// Color mode A4
	DMA2D_BGPFCCR_CM_A4 = 0xa
	// Position of RBS field.
	DMA2D_BGPFCCR_RBS_Pos = 0x15
	// Bit mask of RBS field.
	DMA2D_BGPFCCR_RBS_Msk = 0x200000
	// Bit RBS.
	DMA2D_BGPFCCR_RBS = 0x200000
	// Position of AI field.
	DMA2D_BGPFCCR_AI_Pos = 0x14
	// Bit mask of AI field.
	DMA2D_BGPFCCR_AI_Msk = 0x100000
	// Bit AI.
	DMA2D_BGPFCCR_AI = 0x100000

	// BGCOLR: background color register
	// Position of RED field.
	DMA2D_BGCOLR_RED_Pos = 0x10
	// Bit mask of RED field.
	DMA2D_BGCOLR_RED_Msk = 0xff0000
	// Position of GREEN field.
	DMA2D_BGCOLR_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	DMA2D_BGCOLR_GREEN_Msk = 0xff00
	// Position of BLUE field.
	DMA2D_BGCOLR_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	DMA2D_BGCOLR_BLUE_Msk = 0xff

	// FGCMAR: foreground CLUT memory address register
	// Position of MA field.
	DMA2D_FGCMAR_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA2D_FGCMAR_MA_Msk = 0xffffffff

	// BGCMAR: background CLUT memory address register
	// Position of MA field.
	DMA2D_BGCMAR_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA2D_BGCMAR_MA_Msk = 0xffffffff

	// OPFCCR: output PFC control register
	// Position of CM field.
	DMA2D_OPFCCR_CM_Pos = 0x0
	// Bit mask of CM field.
	DMA2D_OPFCCR_CM_Msk = 0x7
	// ARGB8888
	DMA2D_OPFCCR_CM_ARGB8888 = 0x0
	// RGB888
	DMA2D_OPFCCR_CM_RGB888 = 0x1
	// RGB565
	DMA2D_OPFCCR_CM_RGB565 = 0x2
	// ARGB1555
	DMA2D_OPFCCR_CM_ARGB1555 = 0x3
	// ARGB4444
	DMA2D_OPFCCR_CM_ARGB4444 = 0x4
	// Position of RBS field.
	DMA2D_OPFCCR_RBS_Pos = 0x15
	// Bit mask of RBS field.
	DMA2D_OPFCCR_RBS_Msk = 0x200000
	// Bit RBS.
	DMA2D_OPFCCR_RBS = 0x200000
	// Position of AI field.
	DMA2D_OPFCCR_AI_Pos = 0x14
	// Bit mask of AI field.
	DMA2D_OPFCCR_AI_Msk = 0x100000
	// Bit AI.
	DMA2D_OPFCCR_AI = 0x100000

	// OCOLR: output color register
	// Position of APLHA field.
	DMA2D_OCOLR_APLHA_Pos = 0x18
	// Bit mask of APLHA field.
	DMA2D_OCOLR_APLHA_Msk = 0xff000000
	// Position of RED field.
	DMA2D_OCOLR_RED_Pos = 0x10
	// Bit mask of RED field.
	DMA2D_OCOLR_RED_Msk = 0xff0000
	// Position of GREEN field.
	DMA2D_OCOLR_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	DMA2D_OCOLR_GREEN_Msk = 0xff00
	// Position of BLUE field.
	DMA2D_OCOLR_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	DMA2D_OCOLR_BLUE_Msk = 0xff

	// OMAR: output memory address register
	// Position of MA field.
	DMA2D_OMAR_MA_Pos = 0x0
	// Bit mask of MA field.
	DMA2D_OMAR_MA_Msk = 0xffffffff

	// OOR: output offset register
	// Position of LO field.
	DMA2D_OOR_LO_Pos = 0x0
	// Bit mask of LO field.
	DMA2D_OOR_LO_Msk = 0x3fff

	// NLR: number of line register
	// Position of PL field.
	DMA2D_NLR_PL_Pos = 0x10
	// Bit mask of PL field.
	DMA2D_NLR_PL_Msk = 0x3fff0000
	// Position of NL field.
	DMA2D_NLR_NL_Pos = 0x0
	// Bit mask of NL field.
	DMA2D_NLR_NL_Msk = 0xffff

	// LWR: line watermark register
	// Position of LW field.
	DMA2D_LWR_LW_Pos = 0x0
	// Bit mask of LW field.
	DMA2D_LWR_LW_Msk = 0xffff

	// AMTCR: AHB master timer configuration register
	// Position of DT field.
	DMA2D_AMTCR_DT_Pos = 0x8
	// Bit mask of DT field.
	DMA2D_AMTCR_DT_Msk = 0xff00
	// Position of EN field.
	DMA2D_AMTCR_EN_Pos = 0x0
	// Bit mask of EN field.
	DMA2D_AMTCR_EN_Msk = 0x1
	// Bit EN.
	DMA2D_AMTCR_EN = 0x1
	// Disabled AHB/AXI dead-time functionality
	DMA2D_AMTCR_EN_Disabled = 0x0
	// Enabled AHB/AXI dead-time functionality
	DMA2D_AMTCR_EN_Enabled = 0x1

	// FGCLUT: FGCLUT
	// Position of APLHA field.
	DMA2D_FGCLUT_APLHA_Pos = 0x18
	// Bit mask of APLHA field.
	DMA2D_FGCLUT_APLHA_Msk = 0xff000000
	// Position of RED field.
	DMA2D_FGCLUT_RED_Pos = 0x10
	// Bit mask of RED field.
	DMA2D_FGCLUT_RED_Msk = 0xff0000
	// Position of GREEN field.
	DMA2D_FGCLUT_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	DMA2D_FGCLUT_GREEN_Msk = 0xff00
	// Position of BLUE field.
	DMA2D_FGCLUT_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	DMA2D_FGCLUT_BLUE_Msk = 0xff

	// BGCLUT: BGCLUT
	// Position of APLHA field.
	DMA2D_BGCLUT_APLHA_Pos = 0x18
	// Bit mask of APLHA field.
	DMA2D_BGCLUT_APLHA_Msk = 0xff000000
	// Position of RED field.
	DMA2D_BGCLUT_RED_Pos = 0x10
	// Bit mask of RED field.
	DMA2D_BGCLUT_RED_Msk = 0xff0000
	// Position of GREEN field.
	DMA2D_BGCLUT_GREEN_Pos = 0x8
	// Bit mask of GREEN field.
	DMA2D_BGCLUT_GREEN_Msk = 0xff00
	// Position of BLUE field.
	DMA2D_BGCLUT_BLUE_Pos = 0x0
	// Bit mask of BLUE field.
	DMA2D_BGCLUT_BLUE_Msk = 0xff
)

// Bitfields for DSI: DSI Host
const (
	// DSI_VR: DSI Host Version Register
	// Position of VERSION field.
	DSI_DSI_VR_VERSION_Pos = 0x0
	// Bit mask of VERSION field.
	DSI_DSI_VR_VERSION_Msk = 0xffffffff

	// DSI_CR: DSI Host Control Register
	// Position of EN field.
	DSI_DSI_CR_EN_Pos = 0x0
	// Bit mask of EN field.
	DSI_DSI_CR_EN_Msk = 0x1
	// Bit EN.
	DSI_DSI_CR_EN = 0x1

	// DSI_CCR: DSI HOST Clock Control Register
	// Position of TXECKDIV field.
	DSI_DSI_CCR_TXECKDIV_Pos = 0x0
	// Bit mask of TXECKDIV field.
	DSI_DSI_CCR_TXECKDIV_Msk = 0xff
	// Position of TOCKDIV field.
	DSI_DSI_CCR_TOCKDIV_Pos = 0x8
	// Bit mask of TOCKDIV field.
	DSI_DSI_CCR_TOCKDIV_Msk = 0xff00

	// DSI_LVCIDR: DSI Host LTDC VCID Register
	// Position of VCID field.
	DSI_DSI_LVCIDR_VCID_Pos = 0x0
	// Bit mask of VCID field.
	DSI_DSI_LVCIDR_VCID_Msk = 0x3

	// DSI_LCOLCR: DSI Host LTDC Color Coding Register
	// Position of COLC field.
	DSI_DSI_LCOLCR_COLC_Pos = 0x0
	// Bit mask of COLC field.
	DSI_DSI_LCOLCR_COLC_Msk = 0xf
	// Position of LPE field.
	DSI_DSI_LCOLCR_LPE_Pos = 0x8
	// Bit mask of LPE field.
	DSI_DSI_LCOLCR_LPE_Msk = 0x100
	// Bit LPE.
	DSI_DSI_LCOLCR_LPE = 0x100

	// DSI_LPCR: DSI Host LTDC Polarity Configuration Register
	// Position of DEP field.
	DSI_DSI_LPCR_DEP_Pos = 0x0
	// Bit mask of DEP field.
	DSI_DSI_LPCR_DEP_Msk = 0x1
	// Bit DEP.
	DSI_DSI_LPCR_DEP = 0x1
	// Position of VSP field.
	DSI_DSI_LPCR_VSP_Pos = 0x1
	// Bit mask of VSP field.
	DSI_DSI_LPCR_VSP_Msk = 0x2
	// Bit VSP.
	DSI_DSI_LPCR_VSP = 0x2
	// Position of HSP field.
	DSI_DSI_LPCR_HSP_Pos = 0x2
	// Bit mask of HSP field.
	DSI_DSI_LPCR_HSP_Msk = 0x4
	// Bit HSP.
	DSI_DSI_LPCR_HSP = 0x4

	// DSI_LPMCR: DSI Host Low-Power mode Configuration Register
	// Position of VLPSIZE field.
	DSI_DSI_LPMCR_VLPSIZE_Pos = 0x0
	// Bit mask of VLPSIZE field.
	DSI_DSI_LPMCR_VLPSIZE_Msk = 0xff
	// Position of LPSIZE field.
	DSI_DSI_LPMCR_LPSIZE_Pos = 0x10
	// Bit mask of LPSIZE field.
	DSI_DSI_LPMCR_LPSIZE_Msk = 0xff0000

	// DSI_PCR: DSI Host Protocol Configuration Register
	// Position of ETTXE field.
	DSI_DSI_PCR_ETTXE_Pos = 0x0
	// Bit mask of ETTXE field.
	DSI_DSI_PCR_ETTXE_Msk = 0x1
	// Bit ETTXE.
	DSI_DSI_PCR_ETTXE = 0x1
	// Position of ETRXE field.
	DSI_DSI_PCR_ETRXE_Pos = 0x1
	// Bit mask of ETRXE field.
	DSI_DSI_PCR_ETRXE_Msk = 0x2
	// Bit ETRXE.
	DSI_DSI_PCR_ETRXE = 0x2
	// Position of BTAE field.
	DSI_DSI_PCR_BTAE_Pos = 0x2
	// Bit mask of BTAE field.
	DSI_DSI_PCR_BTAE_Msk = 0x4
	// Bit BTAE.
	DSI_DSI_PCR_BTAE = 0x4
	// Position of ECCRXE field.
	DSI_DSI_PCR_ECCRXE_Pos = 0x3
	// Bit mask of ECCRXE field.
	DSI_DSI_PCR_ECCRXE_Msk = 0x8
	// Bit ECCRXE.
	DSI_DSI_PCR_ECCRXE = 0x8
	// Position of CRCRXE field.
	DSI_DSI_PCR_CRCRXE_Pos = 0x4
	// Bit mask of CRCRXE field.
	DSI_DSI_PCR_CRCRXE_Msk = 0x10
	// Bit CRCRXE.
	DSI_DSI_PCR_CRCRXE = 0x10

	// DSI_GVCIDR: DSI Host Generic VCID Register
	// Position of VCID field.
	DSI_DSI_GVCIDR_VCID_Pos = 0x0
	// Bit mask of VCID field.
	DSI_DSI_GVCIDR_VCID_Msk = 0x3

	// DSI_MCR: DSI Host mode Configuration Register
	// Position of CMDM field.
	DSI_DSI_MCR_CMDM_Pos = 0x0
	// Bit mask of CMDM field.
	DSI_DSI_MCR_CMDM_Msk = 0x1
	// Bit CMDM.
	DSI_DSI_MCR_CMDM = 0x1

	// DSI_VMCR: DSI Host Video mode Configuration Register
	// Position of VMT field.
	DSI_DSI_VMCR_VMT_Pos = 0x0
	// Bit mask of VMT field.
	DSI_DSI_VMCR_VMT_Msk = 0x3
	// Position of LPVSAE field.
	DSI_DSI_VMCR_LPVSAE_Pos = 0x8
	// Bit mask of LPVSAE field.
	DSI_DSI_VMCR_LPVSAE_Msk = 0x100
	// Bit LPVSAE.
	DSI_DSI_VMCR_LPVSAE = 0x100
	// Position of LPVBPE field.
	DSI_DSI_VMCR_LPVBPE_Pos = 0x9
	// Bit mask of LPVBPE field.
	DSI_DSI_VMCR_LPVBPE_Msk = 0x200
	// Bit LPVBPE.
	DSI_DSI_VMCR_LPVBPE = 0x200
	// Position of LPVFPE field.
	DSI_DSI_VMCR_LPVFPE_Pos = 0xa
	// Bit mask of LPVFPE field.
	DSI_DSI_VMCR_LPVFPE_Msk = 0x400
	// Bit LPVFPE.
	DSI_DSI_VMCR_LPVFPE = 0x400
	// Position of LPVAE field.
	DSI_DSI_VMCR_LPVAE_Pos = 0xb
	// Bit mask of LPVAE field.
	DSI_DSI_VMCR_LPVAE_Msk = 0x800
	// Bit LPVAE.
	DSI_DSI_VMCR_LPVAE = 0x800
	// Position of LPHBPE field.
	DSI_DSI_VMCR_LPHBPE_Pos = 0xc
	// Bit mask of LPHBPE field.
	DSI_DSI_VMCR_LPHBPE_Msk = 0x1000
	// Bit LPHBPE.
	DSI_DSI_VMCR_LPHBPE = 0x1000
	// Position of LPHFPE field.
	DSI_DSI_VMCR_LPHFPE_Pos = 0xd
	// Bit mask of LPHFPE field.
	DSI_DSI_VMCR_LPHFPE_Msk = 0x2000
	// Bit LPHFPE.
	DSI_DSI_VMCR_LPHFPE = 0x2000
	// Position of FBTAAE field.
	DSI_DSI_VMCR_FBTAAE_Pos = 0xe
	// Bit mask of FBTAAE field.
	DSI_DSI_VMCR_FBTAAE_Msk = 0x4000
	// Bit FBTAAE.
	DSI_DSI_VMCR_FBTAAE = 0x4000
	// Position of LPCE field.
	DSI_DSI_VMCR_LPCE_Pos = 0xf
	// Bit mask of LPCE field.
	DSI_DSI_VMCR_LPCE_Msk = 0x8000
	// Bit LPCE.
	DSI_DSI_VMCR_LPCE = 0x8000
	// Position of PGE field.
	DSI_DSI_VMCR_PGE_Pos = 0x10
	// Bit mask of PGE field.
	DSI_DSI_VMCR_PGE_Msk = 0x10000
	// Bit PGE.
	DSI_DSI_VMCR_PGE = 0x10000
	// Position of PGM field.
	DSI_DSI_VMCR_PGM_Pos = 0x14
	// Bit mask of PGM field.
	DSI_DSI_VMCR_PGM_Msk = 0x100000
	// Bit PGM.
	DSI_DSI_VMCR_PGM = 0x100000
	// Position of PGO field.
	DSI_DSI_VMCR_PGO_Pos = 0x18
	// Bit mask of PGO field.
	DSI_DSI_VMCR_PGO_Msk = 0x1000000
	// Bit PGO.
	DSI_DSI_VMCR_PGO = 0x1000000

	// DSI_VPCR: DSI Host Video Packet Configuration Register
	// Position of VPSIZE field.
	DSI_DSI_VPCR_VPSIZE_Pos = 0x0
	// Bit mask of VPSIZE field.
	DSI_DSI_VPCR_VPSIZE_Msk = 0x3fff

	// DSI_VCCR: DSI Host Video Chunks Configuration Register
	// Position of NUMC field.
	DSI_DSI_VCCR_NUMC_Pos = 0x0
	// Bit mask of NUMC field.
	DSI_DSI_VCCR_NUMC_Msk = 0x1fff

	// DSI_VNPCR: DSI Host Video Null Packet Configuration Register
	// Position of NPSIZE field.
	DSI_DSI_VNPCR_NPSIZE_Pos = 0x0
	// Bit mask of NPSIZE field.
	DSI_DSI_VNPCR_NPSIZE_Msk = 0x1fff

	// DSI_VHSACR: DSI Host Video HSA Configuration Register
	// Position of HSA field.
	DSI_DSI_VHSACR_HSA_Pos = 0x0
	// Bit mask of HSA field.
	DSI_DSI_VHSACR_HSA_Msk = 0xfff

	// DSI_VHBPCR: DSI Host Video HBP Configuration Register
	// Position of HBP field.
	DSI_DSI_VHBPCR_HBP_Pos = 0x0
	// Bit mask of HBP field.
	DSI_DSI_VHBPCR_HBP_Msk = 0xfff

	// DSI_VLCR: DSI Host Video Line Configuration Register
	// Position of HLINE field.
	DSI_DSI_VLCR_HLINE_Pos = 0x0
	// Bit mask of HLINE field.
	DSI_DSI_VLCR_HLINE_Msk = 0x7fff

	// DSI_VVSACR: DSI Host Video VSA Configuration Register
	// Position of VSA field.
	DSI_DSI_VVSACR_VSA_Pos = 0x0
	// Bit mask of VSA field.
	DSI_DSI_VVSACR_VSA_Msk = 0x3ff

	// DSI_VVBPCR: DSI Host Video VBP Configuration Register
	// Position of VBP field.
	DSI_DSI_VVBPCR_VBP_Pos = 0x0
	// Bit mask of VBP field.
	DSI_DSI_VVBPCR_VBP_Msk = 0x3ff

	// DSI_VVFPCR: DSI Host Video VFP Configuration Register
	// Position of VFP field.
	DSI_DSI_VVFPCR_VFP_Pos = 0x0
	// Bit mask of VFP field.
	DSI_DSI_VVFPCR_VFP_Msk = 0x3ff

	// DSI_VVACR: DSI Host Video VA Configuration Register
	// Position of VA field.
	DSI_DSI_VVACR_VA_Pos = 0x0
	// Bit mask of VA field.
	DSI_DSI_VVACR_VA_Msk = 0x3fff

	// DSI_LCCR: DSI Host LTDC Command Configuration Register
	// Position of CMDSIZE field.
	DSI_DSI_LCCR_CMDSIZE_Pos = 0x0
	// Bit mask of CMDSIZE field.
	DSI_DSI_LCCR_CMDSIZE_Msk = 0xffff

	// DSI_CMCR: DSI Host Command mode Configuration Register
	// Position of TEARE field.
	DSI_DSI_CMCR_TEARE_Pos = 0x0
	// Bit mask of TEARE field.
	DSI_DSI_CMCR_TEARE_Msk = 0x1
	// Bit TEARE.
	DSI_DSI_CMCR_TEARE = 0x1
	// Position of ARE field.
	DSI_DSI_CMCR_ARE_Pos = 0x1
	// Bit mask of ARE field.
	DSI_DSI_CMCR_ARE_Msk = 0x2
	// Bit ARE.
	DSI_DSI_CMCR_ARE = 0x2
	// Position of GSW0TX field.
	DSI_DSI_CMCR_GSW0TX_Pos = 0x8
	// Bit mask of GSW0TX field.
	DSI_DSI_CMCR_GSW0TX_Msk = 0x100
	// Bit GSW0TX.
	DSI_DSI_CMCR_GSW0TX = 0x100
	// Position of GSW1TX field.
	DSI_DSI_CMCR_GSW1TX_Pos = 0x9
	// Bit mask of GSW1TX field.
	DSI_DSI_CMCR_GSW1TX_Msk = 0x200
	// Bit GSW1TX.
	DSI_DSI_CMCR_GSW1TX = 0x200
	// Position of GSW2TX field.
	DSI_DSI_CMCR_GSW2TX_Pos = 0xa
	// Bit mask of GSW2TX field.
	DSI_DSI_CMCR_GSW2TX_Msk = 0x400
	// Bit GSW2TX.
	DSI_DSI_CMCR_GSW2TX = 0x400
	// Position of GSR0TX field.
	DSI_DSI_CMCR_GSR0TX_Pos = 0xb
	// Bit mask of GSR0TX field.
	DSI_DSI_CMCR_GSR0TX_Msk = 0x800
	// Bit GSR0TX.
	DSI_DSI_CMCR_GSR0TX = 0x800
	// Position of GSR1TX field.
	DSI_DSI_CMCR_GSR1TX_Pos = 0xc
	// Bit mask of GSR1TX field.
	DSI_DSI_CMCR_GSR1TX_Msk = 0x1000
	// Bit GSR1TX.
	DSI_DSI_CMCR_GSR1TX = 0x1000
	// Position of GSR2TX field.
	DSI_DSI_CMCR_GSR2TX_Pos = 0xd
	// Bit mask of GSR2TX field.
	DSI_DSI_CMCR_GSR2TX_Msk = 0x2000
	// Bit GSR2TX.
	DSI_DSI_CMCR_GSR2TX = 0x2000
	// Position of GLWTX field.
	DSI_DSI_CMCR_GLWTX_Pos = 0xe
	// Bit mask of GLWTX field.
	DSI_DSI_CMCR_GLWTX_Msk = 0x4000
	// Bit GLWTX.
	DSI_DSI_CMCR_GLWTX = 0x4000
	// Position of DSW0TX field.
	DSI_DSI_CMCR_DSW0TX_Pos = 0x10
	// Bit mask of DSW0TX field.
	DSI_DSI_CMCR_DSW0TX_Msk = 0x10000
	// Bit DSW0TX.
	DSI_DSI_CMCR_DSW0TX = 0x10000
	// Position of DSW1TX field.
	DSI_DSI_CMCR_DSW1TX_Pos = 0x11
	// Bit mask of DSW1TX field.
	DSI_DSI_CMCR_DSW1TX_Msk = 0x20000
	// Bit DSW1TX.
	DSI_DSI_CMCR_DSW1TX = 0x20000
	// Position of DSR0TX field.
	DSI_DSI_CMCR_DSR0TX_Pos = 0x12
	// Bit mask of DSR0TX field.
	DSI_DSI_CMCR_DSR0TX_Msk = 0x40000
	// Bit DSR0TX.
	DSI_DSI_CMCR_DSR0TX = 0x40000
	// Position of DLWTX field.
	DSI_DSI_CMCR_DLWTX_Pos = 0x13
	// Bit mask of DLWTX field.
	DSI_DSI_CMCR_DLWTX_Msk = 0x80000
	// Bit DLWTX.
	DSI_DSI_CMCR_DLWTX = 0x80000
	// Position of MRDPS field.
	DSI_DSI_CMCR_MRDPS_Pos = 0x18
	// Bit mask of MRDPS field.
	DSI_DSI_CMCR_MRDPS_Msk = 0x1000000
	// Bit MRDPS.
	DSI_DSI_CMCR_MRDPS = 0x1000000

	// DSI_GHCR: DSI Host Generic Header Configuration Register
	// Position of DT field.
	DSI_DSI_GHCR_DT_Pos = 0x0
	// Bit mask of DT field.
	DSI_DSI_GHCR_DT_Msk = 0x3f
	// Position of VCID field.
	DSI_DSI_GHCR_VCID_Pos = 0x6
	// Bit mask of VCID field.
	DSI_DSI_GHCR_VCID_Msk = 0xc0
	// Position of WCLSB field.
	DSI_DSI_GHCR_WCLSB_Pos = 0x8
	// Bit mask of WCLSB field.
	DSI_DSI_GHCR_WCLSB_Msk = 0xff00
	// Position of WCMSB field.
	DSI_DSI_GHCR_WCMSB_Pos = 0x10
	// Bit mask of WCMSB field.
	DSI_DSI_GHCR_WCMSB_Msk = 0xff0000

	// DSI_GPDR: DSI Host Generic Payload Data Register
	// Position of DATA1 field.
	DSI_DSI_GPDR_DATA1_Pos = 0x0
	// Bit mask of DATA1 field.
	DSI_DSI_GPDR_DATA1_Msk = 0xff
	// Position of DATA2 field.
	DSI_DSI_GPDR_DATA2_Pos = 0x8
	// Bit mask of DATA2 field.
	DSI_DSI_GPDR_DATA2_Msk = 0xff00
	// Position of DATA3 field.
	DSI_DSI_GPDR_DATA3_Pos = 0x10
	// Bit mask of DATA3 field.
	DSI_DSI_GPDR_DATA3_Msk = 0xff0000
	// Position of DATA4 field.
	DSI_DSI_GPDR_DATA4_Pos = 0x18
	// Bit mask of DATA4 field.
	DSI_DSI_GPDR_DATA4_Msk = 0xff000000

	// DSI_GPSR: DSI Host Generic Packet Status Register
	// Position of CMDFE field.
	DSI_DSI_GPSR_CMDFE_Pos = 0x0
	// Bit mask of CMDFE field.
	DSI_DSI_GPSR_CMDFE_Msk = 0x1
	// Bit CMDFE.
	DSI_DSI_GPSR_CMDFE = 0x1
	// Position of CMDFF field.
	DSI_DSI_GPSR_CMDFF_Pos = 0x1
	// Bit mask of CMDFF field.
	DSI_DSI_GPSR_CMDFF_Msk = 0x2
	// Bit CMDFF.
	DSI_DSI_GPSR_CMDFF = 0x2
	// Position of PWRFE field.
	DSI_DSI_GPSR_PWRFE_Pos = 0x2
	// Bit mask of PWRFE field.
	DSI_DSI_GPSR_PWRFE_Msk = 0x4
	// Bit PWRFE.
	DSI_DSI_GPSR_PWRFE = 0x4
	// Position of PWRFF field.
	DSI_DSI_GPSR_PWRFF_Pos = 0x3
	// Bit mask of PWRFF field.
	DSI_DSI_GPSR_PWRFF_Msk = 0x8
	// Bit PWRFF.
	DSI_DSI_GPSR_PWRFF = 0x8
	// Position of PRDFE field.
	DSI_DSI_GPSR_PRDFE_Pos = 0x4
	// Bit mask of PRDFE field.
	DSI_DSI_GPSR_PRDFE_Msk = 0x10
	// Bit PRDFE.
	DSI_DSI_GPSR_PRDFE = 0x10
	// Position of PRDFF field.
	DSI_DSI_GPSR_PRDFF_Pos = 0x5
	// Bit mask of PRDFF field.
	DSI_DSI_GPSR_PRDFF_Msk = 0x20
	// Bit PRDFF.
	DSI_DSI_GPSR_PRDFF = 0x20
	// Position of RCB field.
	DSI_DSI_GPSR_RCB_Pos = 0x6
	// Bit mask of RCB field.
	DSI_DSI_GPSR_RCB_Msk = 0x40
	// Bit RCB.
	DSI_DSI_GPSR_RCB = 0x40

	// DSI_TCCR0: DSI Host Timeout Counter Configuration Register 0
	// Position of LPRX_TOCNT field.
	DSI_DSI_TCCR0_LPRX_TOCNT_Pos = 0x0
	// Bit mask of LPRX_TOCNT field.
	DSI_DSI_TCCR0_LPRX_TOCNT_Msk = 0xffff
	// Position of HSTX_TOCNT field.
	DSI_DSI_TCCR0_HSTX_TOCNT_Pos = 0x10
	// Bit mask of HSTX_TOCNT field.
	DSI_DSI_TCCR0_HSTX_TOCNT_Msk = 0xffff0000

	// DSI_TCCR1: DSI Host Timeout Counter Configuration Register 1
	// Position of HSRD_TOCNT field.
	DSI_DSI_TCCR1_HSRD_TOCNT_Pos = 0x0
	// Bit mask of HSRD_TOCNT field.
	DSI_DSI_TCCR1_HSRD_TOCNT_Msk = 0xffff

	// DSI_TCCR2: DSI Host Timeout Counter Configuration Register 2
	// Position of LPRD_TOCNT field.
	DSI_DSI_TCCR2_LPRD_TOCNT_Pos = 0x0
	// Bit mask of LPRD_TOCNT field.
	DSI_DSI_TCCR2_LPRD_TOCNT_Msk = 0xffff

	// DSI_TCCR3: DSI Host Timeout Counter Configuration Register 3
	// Position of HSWR_TOCNT field.
	DSI_DSI_TCCR3_HSWR_TOCNT_Pos = 0x0
	// Bit mask of HSWR_TOCNT field.
	DSI_DSI_TCCR3_HSWR_TOCNT_Msk = 0xffff
	// Position of PM field.
	DSI_DSI_TCCR3_PM_Pos = 0x18
	// Bit mask of PM field.
	DSI_DSI_TCCR3_PM_Msk = 0x1000000
	// Bit PM.
	DSI_DSI_TCCR3_PM = 0x1000000

	// DSI_TCCR4: DSI Host Timeout Counter Configuration Register 4
	// Position of LSWR_TOCNT field.
	DSI_DSI_TCCR4_LSWR_TOCNT_Pos = 0x0
	// Bit mask of LSWR_TOCNT field.
	DSI_DSI_TCCR4_LSWR_TOCNT_Msk = 0xffff

	// DSI_TCCR5: DSI Host Timeout Counter Configuration Register 5
	// Position of BTA_TOCNT field.
	DSI_DSI_TCCR5_BTA_TOCNT_Pos = 0x0
	// Bit mask of BTA_TOCNT field.
	DSI_DSI_TCCR5_BTA_TOCNT_Msk = 0xffff

	// DSI_CLCR: DSI Host Clock Lane Configuration Register
	// Position of DPCC field.
	DSI_DSI_CLCR_DPCC_Pos = 0x0
	// Bit mask of DPCC field.
	DSI_DSI_CLCR_DPCC_Msk = 0x1
	// Bit DPCC.
	DSI_DSI_CLCR_DPCC = 0x1
	// Position of ACR field.
	DSI_DSI_CLCR_ACR_Pos = 0x1
	// Bit mask of ACR field.
	DSI_DSI_CLCR_ACR_Msk = 0x2
	// Bit ACR.
	DSI_DSI_CLCR_ACR = 0x2

	// DSI_CLTCR: DSI Host Clock Lane Timer Configuration Register
	// Position of LP2HS_TIME field.
	DSI_DSI_CLTCR_LP2HS_TIME_Pos = 0x0
	// Bit mask of LP2HS_TIME field.
	DSI_DSI_CLTCR_LP2HS_TIME_Msk = 0x3ff
	// Position of HS2LP_TIME field.
	DSI_DSI_CLTCR_HS2LP_TIME_Pos = 0x10
	// Bit mask of HS2LP_TIME field.
	DSI_DSI_CLTCR_HS2LP_TIME_Msk = 0x3ff0000

	// DSI_DLTRC: DSI Host Data Lane Timer Configuration Register
	// Position of MRD_TIME field.
	DSI_DSI_DLTRC_MRD_TIME_Pos = 0x0
	// Bit mask of MRD_TIME field.
	DSI_DSI_DLTRC_MRD_TIME_Msk = 0x7fff
	// Position of LP2HS_TIME field.
	DSI_DSI_DLTRC_LP2HS_TIME_Pos = 0x10
	// Bit mask of LP2HS_TIME field.
	DSI_DSI_DLTRC_LP2HS_TIME_Msk = 0xff0000
	// Position of HS2LP_TIME field.
	DSI_DSI_DLTRC_HS2LP_TIME_Pos = 0x18
	// Bit mask of HS2LP_TIME field.
	DSI_DSI_DLTRC_HS2LP_TIME_Msk = 0xff000000

	// DSI_PCTLR: DSI Host PHY Control Register
	// Position of DEN field.
	DSI_DSI_PCTLR_DEN_Pos = 0x1
	// Bit mask of DEN field.
	DSI_DSI_PCTLR_DEN_Msk = 0x2
	// Bit DEN.
	DSI_DSI_PCTLR_DEN = 0x2
	// Position of CKE field.
	DSI_DSI_PCTLR_CKE_Pos = 0x2
	// Bit mask of CKE field.
	DSI_DSI_PCTLR_CKE_Msk = 0x4
	// Bit CKE.
	DSI_DSI_PCTLR_CKE = 0x4

	// DSI_PCONFR: DSI Host PHY Configuration Register
	// Position of NL field.
	DSI_DSI_PCONFR_NL_Pos = 0x0
	// Bit mask of NL field.
	DSI_DSI_PCONFR_NL_Msk = 0x3
	// Position of SW_TIME field.
	DSI_DSI_PCONFR_SW_TIME_Pos = 0x8
	// Bit mask of SW_TIME field.
	DSI_DSI_PCONFR_SW_TIME_Msk = 0xff00

	// DSI_PUCR: DSI Host PHY ULPS Control Register
	// Position of URCL field.
	DSI_DSI_PUCR_URCL_Pos = 0x0
	// Bit mask of URCL field.
	DSI_DSI_PUCR_URCL_Msk = 0x1
	// Bit URCL.
	DSI_DSI_PUCR_URCL = 0x1
	// Position of UECL field.
	DSI_DSI_PUCR_UECL_Pos = 0x1
	// Bit mask of UECL field.
	DSI_DSI_PUCR_UECL_Msk = 0x2
	// Bit UECL.
	DSI_DSI_PUCR_UECL = 0x2
	// Position of URDL field.
	DSI_DSI_PUCR_URDL_Pos = 0x2
	// Bit mask of URDL field.
	DSI_DSI_PUCR_URDL_Msk = 0x4
	// Bit URDL.
	DSI_DSI_PUCR_URDL = 0x4
	// Position of UEDL field.
	DSI_DSI_PUCR_UEDL_Pos = 0x3
	// Bit mask of UEDL field.
	DSI_DSI_PUCR_UEDL_Msk = 0x8
	// Bit UEDL.
	DSI_DSI_PUCR_UEDL = 0x8

	// DSI_PTTCR: DSI Host PHY TX Triggers Configuration Register
	// Position of TX_TRIG field.
	DSI_DSI_PTTCR_TX_TRIG_Pos = 0x0
	// Bit mask of TX_TRIG field.
	DSI_DSI_PTTCR_TX_TRIG_Msk = 0xf

	// DSI_PSR: DSI Host PHY Status Register
	// Position of PD field.
	DSI_DSI_PSR_PD_Pos = 0x1
	// Bit mask of PD field.
	DSI_DSI_PSR_PD_Msk = 0x2
	// Bit PD.
	DSI_DSI_PSR_PD = 0x2
	// Position of PSSC field.
	DSI_DSI_PSR_PSSC_Pos = 0x2
	// Bit mask of PSSC field.
	DSI_DSI_PSR_PSSC_Msk = 0x4
	// Bit PSSC.
	DSI_DSI_PSR_PSSC = 0x4
	// Position of UANC field.
	DSI_DSI_PSR_UANC_Pos = 0x3
	// Bit mask of UANC field.
	DSI_DSI_PSR_UANC_Msk = 0x8
	// Bit UANC.
	DSI_DSI_PSR_UANC = 0x8
	// Position of PSS0 field.
	DSI_DSI_PSR_PSS0_Pos = 0x4
	// Bit mask of PSS0 field.
	DSI_DSI_PSR_PSS0_Msk = 0x10
	// Bit PSS0.
	DSI_DSI_PSR_PSS0 = 0x10
	// Position of UAN0 field.
	DSI_DSI_PSR_UAN0_Pos = 0x5
	// Bit mask of UAN0 field.
	DSI_DSI_PSR_UAN0_Msk = 0x20
	// Bit UAN0.
	DSI_DSI_PSR_UAN0 = 0x20
	// Position of RUE0 field.
	DSI_DSI_PSR_RUE0_Pos = 0x6
	// Bit mask of RUE0 field.
	DSI_DSI_PSR_RUE0_Msk = 0x40
	// Bit RUE0.
	DSI_DSI_PSR_RUE0 = 0x40
	// Position of PSS1 field.
	DSI_DSI_PSR_PSS1_Pos = 0x7
	// Bit mask of PSS1 field.
	DSI_DSI_PSR_PSS1_Msk = 0x80
	// Bit PSS1.
	DSI_DSI_PSR_PSS1 = 0x80
	// Position of UAN1 field.
	DSI_DSI_PSR_UAN1_Pos = 0x8
	// Bit mask of UAN1 field.
	DSI_DSI_PSR_UAN1_Msk = 0x100
	// Bit UAN1.
	DSI_DSI_PSR_UAN1 = 0x100

	// DSI_ISR0: DSI Host Interrupt & Status Register 0
	// Position of AE0 field.
	DSI_DSI_ISR0_AE0_Pos = 0x0
	// Bit mask of AE0 field.
	DSI_DSI_ISR0_AE0_Msk = 0x1
	// Bit AE0.
	DSI_DSI_ISR0_AE0 = 0x1
	// Position of AE1 field.
	DSI_DSI_ISR0_AE1_Pos = 0x1
	// Bit mask of AE1 field.
	DSI_DSI_ISR0_AE1_Msk = 0x2
	// Bit AE1.
	DSI_DSI_ISR0_AE1 = 0x2
	// Position of AE2 field.
	DSI_DSI_ISR0_AE2_Pos = 0x2
	// Bit mask of AE2 field.
	DSI_DSI_ISR0_AE2_Msk = 0x4
	// Bit AE2.
	DSI_DSI_ISR0_AE2 = 0x4
	// Position of AE3 field.
	DSI_DSI_ISR0_AE3_Pos = 0x3
	// Bit mask of AE3 field.
	DSI_DSI_ISR0_AE3_Msk = 0x8
	// Bit AE3.
	DSI_DSI_ISR0_AE3 = 0x8
	// Position of AE4 field.
	DSI_DSI_ISR0_AE4_Pos = 0x4
	// Bit mask of AE4 field.
	DSI_DSI_ISR0_AE4_Msk = 0x10
	// Bit AE4.
	DSI_DSI_ISR0_AE4 = 0x10
	// Position of AE5 field.
	DSI_DSI_ISR0_AE5_Pos = 0x5
	// Bit mask of AE5 field.
	DSI_DSI_ISR0_AE5_Msk = 0x20
	// Bit AE5.
	DSI_DSI_ISR0_AE5 = 0x20
	// Position of AE6 field.
	DSI_DSI_ISR0_AE6_Pos = 0x6
	// Bit mask of AE6 field.
	DSI_DSI_ISR0_AE6_Msk = 0x40
	// Bit AE6.
	DSI_DSI_ISR0_AE6 = 0x40
	// Position of AE7 field.
	DSI_DSI_ISR0_AE7_Pos = 0x7
	// Bit mask of AE7 field.
	DSI_DSI_ISR0_AE7_Msk = 0x80
	// Bit AE7.
	DSI_DSI_ISR0_AE7 = 0x80
	// Position of AE8 field.
	DSI_DSI_ISR0_AE8_Pos = 0x8
	// Bit mask of AE8 field.
	DSI_DSI_ISR0_AE8_Msk = 0x100
	// Bit AE8.
	DSI_DSI_ISR0_AE8 = 0x100
	// Position of AE9 field.
	DSI_DSI_ISR0_AE9_Pos = 0x9
	// Bit mask of AE9 field.
	DSI_DSI_ISR0_AE9_Msk = 0x200
	// Bit AE9.
	DSI_DSI_ISR0_AE9 = 0x200
	// Position of AE10 field.
	DSI_DSI_ISR0_AE10_Pos = 0xa
	// Bit mask of AE10 field.
	DSI_DSI_ISR0_AE10_Msk = 0x400
	// Bit AE10.
	DSI_DSI_ISR0_AE10 = 0x400
	// Position of AE11 field.
	DSI_DSI_ISR0_AE11_Pos = 0xb
	// Bit mask of AE11 field.
	DSI_DSI_ISR0_AE11_Msk = 0x800
	// Bit AE11.
	DSI_DSI_ISR0_AE11 = 0x800
	// Position of AE12 field.
	DSI_DSI_ISR0_AE12_Pos = 0xc
	// Bit mask of AE12 field.
	DSI_DSI_ISR0_AE12_Msk = 0x1000
	// Bit AE12.
	DSI_DSI_ISR0_AE12 = 0x1000
	// Position of AE13 field.
	DSI_DSI_ISR0_AE13_Pos = 0xd
	// Bit mask of AE13 field.
	DSI_DSI_ISR0_AE13_Msk = 0x2000
	// Bit AE13.
	DSI_DSI_ISR0_AE13 = 0x2000
	// Position of AE14 field.
	DSI_DSI_ISR0_AE14_Pos = 0xe
	// Bit mask of AE14 field.
	DSI_DSI_ISR0_AE14_Msk = 0x4000
	// Bit AE14.
	DSI_DSI_ISR0_AE14 = 0x4000
	// Position of AE15 field.
	DSI_DSI_ISR0_AE15_Pos = 0xf
	// Bit mask of AE15 field.
	DSI_DSI_ISR0_AE15_Msk = 0x8000
	// Bit AE15.
	DSI_DSI_ISR0_AE15 = 0x8000
	// Position of PE0 field.
	DSI_DSI_ISR0_PE0_Pos = 0x10
	// Bit mask of PE0 field.
	DSI_DSI_ISR0_PE0_Msk = 0x10000
	// Bit PE0.
	DSI_DSI_ISR0_PE0 = 0x10000
	// Position of PE1 field.
	DSI_DSI_ISR0_PE1_Pos = 0x11
	// Bit mask of PE1 field.
	DSI_DSI_ISR0_PE1_Msk = 0x20000
	// Bit PE1.
	DSI_DSI_ISR0_PE1 = 0x20000
	// Position of PE2 field.
	DSI_DSI_ISR0_PE2_Pos = 0x12
	// Bit mask of PE2 field.
	DSI_DSI_ISR0_PE2_Msk = 0x40000
	// Bit PE2.
	DSI_DSI_ISR0_PE2 = 0x40000
	// Position of PE3 field.
	DSI_DSI_ISR0_PE3_Pos = 0x13
	// Bit mask of PE3 field.
	DSI_DSI_ISR0_PE3_Msk = 0x80000
	// Bit PE3.
	DSI_DSI_ISR0_PE3 = 0x80000
	// Position of PE4 field.
	DSI_DSI_ISR0_PE4_Pos = 0x14
	// Bit mask of PE4 field.
	DSI_DSI_ISR0_PE4_Msk = 0x100000
	// Bit PE4.
	DSI_DSI_ISR0_PE4 = 0x100000

	// DSI_ISR1: DSI Host Interrupt & Status Register 1
	// Position of TOHSTX field.
	DSI_DSI_ISR1_TOHSTX_Pos = 0x0
	// Bit mask of TOHSTX field.
	DSI_DSI_ISR1_TOHSTX_Msk = 0x1
	// Bit TOHSTX.
	DSI_DSI_ISR1_TOHSTX = 0x1
	// Position of TOLPRX field.
	DSI_DSI_ISR1_TOLPRX_Pos = 0x1
	// Bit mask of TOLPRX field.
	DSI_DSI_ISR1_TOLPRX_Msk = 0x2
	// Bit TOLPRX.
	DSI_DSI_ISR1_TOLPRX = 0x2
	// Position of ECCSE field.
	DSI_DSI_ISR1_ECCSE_Pos = 0x2
	// Bit mask of ECCSE field.
	DSI_DSI_ISR1_ECCSE_Msk = 0x4
	// Bit ECCSE.
	DSI_DSI_ISR1_ECCSE = 0x4
	// Position of ECCME field.
	DSI_DSI_ISR1_ECCME_Pos = 0x3
	// Bit mask of ECCME field.
	DSI_DSI_ISR1_ECCME_Msk = 0x8
	// Bit ECCME.
	DSI_DSI_ISR1_ECCME = 0x8
	// Position of CRCE field.
	DSI_DSI_ISR1_CRCE_Pos = 0x4
	// Bit mask of CRCE field.
	DSI_DSI_ISR1_CRCE_Msk = 0x10
	// Bit CRCE.
	DSI_DSI_ISR1_CRCE = 0x10
	// Position of PSE field.
	DSI_DSI_ISR1_PSE_Pos = 0x5
	// Bit mask of PSE field.
	DSI_DSI_ISR1_PSE_Msk = 0x20
	// Bit PSE.
	DSI_DSI_ISR1_PSE = 0x20
	// Position of EOTPE field.
	DSI_DSI_ISR1_EOTPE_Pos = 0x6
	// Bit mask of EOTPE field.
	DSI_DSI_ISR1_EOTPE_Msk = 0x40
	// Bit EOTPE.
	DSI_DSI_ISR1_EOTPE = 0x40
	// Position of LPWRE field.
	DSI_DSI_ISR1_LPWRE_Pos = 0x7
	// Bit mask of LPWRE field.
	DSI_DSI_ISR1_LPWRE_Msk = 0x80
	// Bit LPWRE.
	DSI_DSI_ISR1_LPWRE = 0x80
	// Position of GCWRE field.
	DSI_DSI_ISR1_GCWRE_Pos = 0x8
	// Bit mask of GCWRE field.
	DSI_DSI_ISR1_GCWRE_Msk = 0x100
	// Bit GCWRE.
	DSI_DSI_ISR1_GCWRE = 0x100
	// Position of GPWRE field.
	DSI_DSI_ISR1_GPWRE_Pos = 0x9
	// Bit mask of GPWRE field.
	DSI_DSI_ISR1_GPWRE_Msk = 0x200
	// Bit GPWRE.
	DSI_DSI_ISR1_GPWRE = 0x200
	// Position of GPTXE field.
	DSI_DSI_ISR1_GPTXE_Pos = 0xa
	// Bit mask of GPTXE field.
	DSI_DSI_ISR1_GPTXE_Msk = 0x400
	// Bit GPTXE.
	DSI_DSI_ISR1_GPTXE = 0x400
	// Position of GPRDE field.
	DSI_DSI_ISR1_GPRDE_Pos = 0xb
	// Bit mask of GPRDE field.
	DSI_DSI_ISR1_GPRDE_Msk = 0x800
	// Bit GPRDE.
	DSI_DSI_ISR1_GPRDE = 0x800
	// Position of GPRXE field.
	DSI_DSI_ISR1_GPRXE_Pos = 0xc
	// Bit mask of GPRXE field.
	DSI_DSI_ISR1_GPRXE_Msk = 0x1000
	// Bit GPRXE.
	DSI_DSI_ISR1_GPRXE = 0x1000

	// DSI_IER0: DSI Host Interrupt Enable Register 0
	// Position of AE0IE field.
	DSI_DSI_IER0_AE0IE_Pos = 0x0
	// Bit mask of AE0IE field.
	DSI_DSI_IER0_AE0IE_Msk = 0x1
	// Bit AE0IE.
	DSI_DSI_IER0_AE0IE = 0x1
	// Position of AE1IE field.
	DSI_DSI_IER0_AE1IE_Pos = 0x1
	// Bit mask of AE1IE field.
	DSI_DSI_IER0_AE1IE_Msk = 0x2
	// Bit AE1IE.
	DSI_DSI_IER0_AE1IE = 0x2
	// Position of AE2IE field.
	DSI_DSI_IER0_AE2IE_Pos = 0x2
	// Bit mask of AE2IE field.
	DSI_DSI_IER0_AE2IE_Msk = 0x4
	// Bit AE2IE.
	DSI_DSI_IER0_AE2IE = 0x4
	// Position of AE3IE field.
	DSI_DSI_IER0_AE3IE_Pos = 0x3
	// Bit mask of AE3IE field.
	DSI_DSI_IER0_AE3IE_Msk = 0x8
	// Bit AE3IE.
	DSI_DSI_IER0_AE3IE = 0x8
	// Position of AE4IE field.
	DSI_DSI_IER0_AE4IE_Pos = 0x4
	// Bit mask of AE4IE field.
	DSI_DSI_IER0_AE4IE_Msk = 0x10
	// Bit AE4IE.
	DSI_DSI_IER0_AE4IE = 0x10
	// Position of AE5IE field.
	DSI_DSI_IER0_AE5IE_Pos = 0x5
	// Bit mask of AE5IE field.
	DSI_DSI_IER0_AE5IE_Msk = 0x20
	// Bit AE5IE.
	DSI_DSI_IER0_AE5IE = 0x20
	// Position of AE6IE field.
	DSI_DSI_IER0_AE6IE_Pos = 0x6
	// Bit mask of AE6IE field.
	DSI_DSI_IER0_AE6IE_Msk = 0x40
	// Bit AE6IE.
	DSI_DSI_IER0_AE6IE = 0x40
	// Position of AE7IE field.
	DSI_DSI_IER0_AE7IE_Pos = 0x7
	// Bit mask of AE7IE field.
	DSI_DSI_IER0_AE7IE_Msk = 0x80
	// Bit AE7IE.
	DSI_DSI_IER0_AE7IE = 0x80
	// Position of AE8IE field.
	DSI_DSI_IER0_AE8IE_Pos = 0x8
	// Bit mask of AE8IE field.
	DSI_DSI_IER0_AE8IE_Msk = 0x100
	// Bit AE8IE.
	DSI_DSI_IER0_AE8IE = 0x100
	// Position of AE9IE field.
	DSI_DSI_IER0_AE9IE_Pos = 0x9
	// Bit mask of AE9IE field.
	DSI_DSI_IER0_AE9IE_Msk = 0x200
	// Bit AE9IE.
	DSI_DSI_IER0_AE9IE = 0x200
	// Position of AE10IE field.
	DSI_DSI_IER0_AE10IE_Pos = 0xa
	// Bit mask of AE10IE field.
	DSI_DSI_IER0_AE10IE_Msk = 0x400
	// Bit AE10IE.
	DSI_DSI_IER0_AE10IE = 0x400
	// Position of AE11IE field.
	DSI_DSI_IER0_AE11IE_Pos = 0xb
	// Bit mask of AE11IE field.
	DSI_DSI_IER0_AE11IE_Msk = 0x800
	// Bit AE11IE.
	DSI_DSI_IER0_AE11IE = 0x800
	// Position of AE12IE field.
	DSI_DSI_IER0_AE12IE_Pos = 0xc
	// Bit mask of AE12IE field.
	DSI_DSI_IER0_AE12IE_Msk = 0x1000
	// Bit AE12IE.
	DSI_DSI_IER0_AE12IE = 0x1000
	// Position of AE13IE field.
	DSI_DSI_IER0_AE13IE_Pos = 0xd
	// Bit mask of AE13IE field.
	DSI_DSI_IER0_AE13IE_Msk = 0x2000
	// Bit AE13IE.
	DSI_DSI_IER0_AE13IE = 0x2000
	// Position of AE14IE field.
	DSI_DSI_IER0_AE14IE_Pos = 0xe
	// Bit mask of AE14IE field.
	DSI_DSI_IER0_AE14IE_Msk = 0x4000
	// Bit AE14IE.
	DSI_DSI_IER0_AE14IE = 0x4000
	// Position of AE15IE field.
	DSI_DSI_IER0_AE15IE_Pos = 0xf
	// Bit mask of AE15IE field.
	DSI_DSI_IER0_AE15IE_Msk = 0x8000
	// Bit AE15IE.
	DSI_DSI_IER0_AE15IE = 0x8000
	// Position of PE0IE field.
	DSI_DSI_IER0_PE0IE_Pos = 0x10
	// Bit mask of PE0IE field.
	DSI_DSI_IER0_PE0IE_Msk = 0x10000
	// Bit PE0IE.
	DSI_DSI_IER0_PE0IE = 0x10000
	// Position of PE1IE field.
	DSI_DSI_IER0_PE1IE_Pos = 0x11
	// Bit mask of PE1IE field.
	DSI_DSI_IER0_PE1IE_Msk = 0x20000
	// Bit PE1IE.
	DSI_DSI_IER0_PE1IE = 0x20000
	// Position of PE2IE field.
	DSI_DSI_IER0_PE2IE_Pos = 0x12
	// Bit mask of PE2IE field.
	DSI_DSI_IER0_PE2IE_Msk = 0x40000
	// Bit PE2IE.
	DSI_DSI_IER0_PE2IE = 0x40000
	// Position of PE3IE field.
	DSI_DSI_IER0_PE3IE_Pos = 0x13
	// Bit mask of PE3IE field.
	DSI_DSI_IER0_PE3IE_Msk = 0x80000
	// Bit PE3IE.
	DSI_DSI_IER0_PE3IE = 0x80000
	// Position of PE4IE field.
	DSI_DSI_IER0_PE4IE_Pos = 0x14
	// Bit mask of PE4IE field.
	DSI_DSI_IER0_PE4IE_Msk = 0x100000
	// Bit PE4IE.
	DSI_DSI_IER0_PE4IE = 0x100000

	// DSI_IER1: DSI Host Interrupt Enable Register 1
	// Position of TOHSTXIE field.
	DSI_DSI_IER1_TOHSTXIE_Pos = 0x0
	// Bit mask of TOHSTXIE field.
	DSI_DSI_IER1_TOHSTXIE_Msk = 0x1
	// Bit TOHSTXIE.
	DSI_DSI_IER1_TOHSTXIE = 0x1
	// Position of TOLPRXIE field.
	DSI_DSI_IER1_TOLPRXIE_Pos = 0x1
	// Bit mask of TOLPRXIE field.
	DSI_DSI_IER1_TOLPRXIE_Msk = 0x2
	// Bit TOLPRXIE.
	DSI_DSI_IER1_TOLPRXIE = 0x2
	// Position of ECCSEIE field.
	DSI_DSI_IER1_ECCSEIE_Pos = 0x2
	// Bit mask of ECCSEIE field.
	DSI_DSI_IER1_ECCSEIE_Msk = 0x4
	// Bit ECCSEIE.
	DSI_DSI_IER1_ECCSEIE = 0x4
	// Position of ECCMEIE field.
	DSI_DSI_IER1_ECCMEIE_Pos = 0x3
	// Bit mask of ECCMEIE field.
	DSI_DSI_IER1_ECCMEIE_Msk = 0x8
	// Bit ECCMEIE.
	DSI_DSI_IER1_ECCMEIE = 0x8
	// Position of CRCEIE field.
	DSI_DSI_IER1_CRCEIE_Pos = 0x4
	// Bit mask of CRCEIE field.
	DSI_DSI_IER1_CRCEIE_Msk = 0x10
	// Bit CRCEIE.
	DSI_DSI_IER1_CRCEIE = 0x10
	// Position of PSEIE field.
	DSI_DSI_IER1_PSEIE_Pos = 0x5
	// Bit mask of PSEIE field.
	DSI_DSI_IER1_PSEIE_Msk = 0x20
	// Bit PSEIE.
	DSI_DSI_IER1_PSEIE = 0x20
	// Position of EOTPEIE field.
	DSI_DSI_IER1_EOTPEIE_Pos = 0x6
	// Bit mask of EOTPEIE field.
	DSI_DSI_IER1_EOTPEIE_Msk = 0x40
	// Bit EOTPEIE.
	DSI_DSI_IER1_EOTPEIE = 0x40
	// Position of LPWREIE field.
	DSI_DSI_IER1_LPWREIE_Pos = 0x7
	// Bit mask of LPWREIE field.
	DSI_DSI_IER1_LPWREIE_Msk = 0x80
	// Bit LPWREIE.
	DSI_DSI_IER1_LPWREIE = 0x80
	// Position of GCWREIE field.
	DSI_DSI_IER1_GCWREIE_Pos = 0x8
	// Bit mask of GCWREIE field.
	DSI_DSI_IER1_GCWREIE_Msk = 0x100
	// Bit GCWREIE.
	DSI_DSI_IER1_GCWREIE = 0x100
	// Position of GPWREIE field.
	DSI_DSI_IER1_GPWREIE_Pos = 0x9
	// Bit mask of GPWREIE field.
	DSI_DSI_IER1_GPWREIE_Msk = 0x200
	// Bit GPWREIE.
	DSI_DSI_IER1_GPWREIE = 0x200
	// Position of GPTXEIE field.
	DSI_DSI_IER1_GPTXEIE_Pos = 0xa
	// Bit mask of GPTXEIE field.
	DSI_DSI_IER1_GPTXEIE_Msk = 0x400
	// Bit GPTXEIE.
	DSI_DSI_IER1_GPTXEIE = 0x400
	// Position of GPRDEIE field.
	DSI_DSI_IER1_GPRDEIE_Pos = 0xb
	// Bit mask of GPRDEIE field.
	DSI_DSI_IER1_GPRDEIE_Msk = 0x800
	// Bit GPRDEIE.
	DSI_DSI_IER1_GPRDEIE = 0x800
	// Position of GPRXEIE field.
	DSI_DSI_IER1_GPRXEIE_Pos = 0xc
	// Bit mask of GPRXEIE field.
	DSI_DSI_IER1_GPRXEIE_Msk = 0x1000
	// Bit GPRXEIE.
	DSI_DSI_IER1_GPRXEIE = 0x1000

	// DSI_FIR0: DSI Host Force Interrupt Register 0
	// Position of FAE0 field.
	DSI_DSI_FIR0_FAE0_Pos = 0x0
	// Bit mask of FAE0 field.
	DSI_DSI_FIR0_FAE0_Msk = 0x1
	// Bit FAE0.
	DSI_DSI_FIR0_FAE0 = 0x1
	// Position of FAE1 field.
	DSI_DSI_FIR0_FAE1_Pos = 0x1
	// Bit mask of FAE1 field.
	DSI_DSI_FIR0_FAE1_Msk = 0x2
	// Bit FAE1.
	DSI_DSI_FIR0_FAE1 = 0x2
	// Position of FAE2 field.
	DSI_DSI_FIR0_FAE2_Pos = 0x2
	// Bit mask of FAE2 field.
	DSI_DSI_FIR0_FAE2_Msk = 0x4
	// Bit FAE2.
	DSI_DSI_FIR0_FAE2 = 0x4
	// Position of FAE3 field.
	DSI_DSI_FIR0_FAE3_Pos = 0x3
	// Bit mask of FAE3 field.
	DSI_DSI_FIR0_FAE3_Msk = 0x8
	// Bit FAE3.
	DSI_DSI_FIR0_FAE3 = 0x8
	// Position of FAE4 field.
	DSI_DSI_FIR0_FAE4_Pos = 0x4
	// Bit mask of FAE4 field.
	DSI_DSI_FIR0_FAE4_Msk = 0x10
	// Bit FAE4.
	DSI_DSI_FIR0_FAE4 = 0x10
	// Position of FAE5 field.
	DSI_DSI_FIR0_FAE5_Pos = 0x5
	// Bit mask of FAE5 field.
	DSI_DSI_FIR0_FAE5_Msk = 0x20
	// Bit FAE5.
	DSI_DSI_FIR0_FAE5 = 0x20
	// Position of FAE6 field.
	DSI_DSI_FIR0_FAE6_Pos = 0x6
	// Bit mask of FAE6 field.
	DSI_DSI_FIR0_FAE6_Msk = 0x40
	// Bit FAE6.
	DSI_DSI_FIR0_FAE6 = 0x40
	// Position of FAE7 field.
	DSI_DSI_FIR0_FAE7_Pos = 0x7
	// Bit mask of FAE7 field.
	DSI_DSI_FIR0_FAE7_Msk = 0x80
	// Bit FAE7.
	DSI_DSI_FIR0_FAE7 = 0x80
	// Position of FAE8 field.
	DSI_DSI_FIR0_FAE8_Pos = 0x8
	// Bit mask of FAE8 field.
	DSI_DSI_FIR0_FAE8_Msk = 0x100
	// Bit FAE8.
	DSI_DSI_FIR0_FAE8 = 0x100
	// Position of FAE9 field.
	DSI_DSI_FIR0_FAE9_Pos = 0x9
	// Bit mask of FAE9 field.
	DSI_DSI_FIR0_FAE9_Msk = 0x200
	// Bit FAE9.
	DSI_DSI_FIR0_FAE9 = 0x200
	// Position of FAE10 field.
	DSI_DSI_FIR0_FAE10_Pos = 0xa
	// Bit mask of FAE10 field.
	DSI_DSI_FIR0_FAE10_Msk = 0x400
	// Bit FAE10.
	DSI_DSI_FIR0_FAE10 = 0x400
	// Position of FAE11 field.
	DSI_DSI_FIR0_FAE11_Pos = 0xb
	// Bit mask of FAE11 field.
	DSI_DSI_FIR0_FAE11_Msk = 0x800
	// Bit FAE11.
	DSI_DSI_FIR0_FAE11 = 0x800
	// Position of FAE12 field.
	DSI_DSI_FIR0_FAE12_Pos = 0xc
	// Bit mask of FAE12 field.
	DSI_DSI_FIR0_FAE12_Msk = 0x1000
	// Bit FAE12.
	DSI_DSI_FIR0_FAE12 = 0x1000
	// Position of FAE13 field.
	DSI_DSI_FIR0_FAE13_Pos = 0xd
	// Bit mask of FAE13 field.
	DSI_DSI_FIR0_FAE13_Msk = 0x2000
	// Bit FAE13.
	DSI_DSI_FIR0_FAE13 = 0x2000
	// Position of FAE14 field.
	DSI_DSI_FIR0_FAE14_Pos = 0xe
	// Bit mask of FAE14 field.
	DSI_DSI_FIR0_FAE14_Msk = 0x4000
	// Bit FAE14.
	DSI_DSI_FIR0_FAE14 = 0x4000
	// Position of FAE15 field.
	DSI_DSI_FIR0_FAE15_Pos = 0xf
	// Bit mask of FAE15 field.
	DSI_DSI_FIR0_FAE15_Msk = 0x8000
	// Bit FAE15.
	DSI_DSI_FIR0_FAE15 = 0x8000
	// Position of FPE0 field.
	DSI_DSI_FIR0_FPE0_Pos = 0x10
	// Bit mask of FPE0 field.
	DSI_DSI_FIR0_FPE0_Msk = 0x10000
	// Bit FPE0.
	DSI_DSI_FIR0_FPE0 = 0x10000
	// Position of FPE1 field.
	DSI_DSI_FIR0_FPE1_Pos = 0x11
	// Bit mask of FPE1 field.
	DSI_DSI_FIR0_FPE1_Msk = 0x20000
	// Bit FPE1.
	DSI_DSI_FIR0_FPE1 = 0x20000
	// Position of FPE2 field.
	DSI_DSI_FIR0_FPE2_Pos = 0x12
	// Bit mask of FPE2 field.
	DSI_DSI_FIR0_FPE2_Msk = 0x40000
	// Bit FPE2.
	DSI_DSI_FIR0_FPE2 = 0x40000
	// Position of FPE3 field.
	DSI_DSI_FIR0_FPE3_Pos = 0x13
	// Bit mask of FPE3 field.
	DSI_DSI_FIR0_FPE3_Msk = 0x80000
	// Bit FPE3.
	DSI_DSI_FIR0_FPE3 = 0x80000
	// Position of FPE4 field.
	DSI_DSI_FIR0_FPE4_Pos = 0x14
	// Bit mask of FPE4 field.
	DSI_DSI_FIR0_FPE4_Msk = 0x100000
	// Bit FPE4.
	DSI_DSI_FIR0_FPE4 = 0x100000

	// DSI_FIR1: DSI Host Force Interrupt Register 1
	// Position of FTOHSTX field.
	DSI_DSI_FIR1_FTOHSTX_Pos = 0x0
	// Bit mask of FTOHSTX field.
	DSI_DSI_FIR1_FTOHSTX_Msk = 0x1
	// Bit FTOHSTX.
	DSI_DSI_FIR1_FTOHSTX = 0x1
	// Position of FTOLPRX field.
	DSI_DSI_FIR1_FTOLPRX_Pos = 0x1
	// Bit mask of FTOLPRX field.
	DSI_DSI_FIR1_FTOLPRX_Msk = 0x2
	// Bit FTOLPRX.
	DSI_DSI_FIR1_FTOLPRX = 0x2
	// Position of FECCSE field.
	DSI_DSI_FIR1_FECCSE_Pos = 0x2
	// Bit mask of FECCSE field.
	DSI_DSI_FIR1_FECCSE_Msk = 0x4
	// Bit FECCSE.
	DSI_DSI_FIR1_FECCSE = 0x4
	// Position of FECCME field.
	DSI_DSI_FIR1_FECCME_Pos = 0x3
	// Bit mask of FECCME field.
	DSI_DSI_FIR1_FECCME_Msk = 0x8
	// Bit FECCME.
	DSI_DSI_FIR1_FECCME = 0x8
	// Position of FCRCE field.
	DSI_DSI_FIR1_FCRCE_Pos = 0x4
	// Bit mask of FCRCE field.
	DSI_DSI_FIR1_FCRCE_Msk = 0x10
	// Bit FCRCE.
	DSI_DSI_FIR1_FCRCE = 0x10
	// Position of FPSE field.
	DSI_DSI_FIR1_FPSE_Pos = 0x5
	// Bit mask of FPSE field.
	DSI_DSI_FIR1_FPSE_Msk = 0x20
	// Bit FPSE.
	DSI_DSI_FIR1_FPSE = 0x20
	// Position of FEOTPE field.
	DSI_DSI_FIR1_FEOTPE_Pos = 0x6
	// Bit mask of FEOTPE field.
	DSI_DSI_FIR1_FEOTPE_Msk = 0x40
	// Bit FEOTPE.
	DSI_DSI_FIR1_FEOTPE = 0x40
	// Position of FLPWRE field.
	DSI_DSI_FIR1_FLPWRE_Pos = 0x7
	// Bit mask of FLPWRE field.
	DSI_DSI_FIR1_FLPWRE_Msk = 0x80
	// Bit FLPWRE.
	DSI_DSI_FIR1_FLPWRE = 0x80
	// Position of FGCWRE field.
	DSI_DSI_FIR1_FGCWRE_Pos = 0x8
	// Bit mask of FGCWRE field.
	DSI_DSI_FIR1_FGCWRE_Msk = 0x100
	// Bit FGCWRE.
	DSI_DSI_FIR1_FGCWRE = 0x100
	// Position of FGPWRE field.
	DSI_DSI_FIR1_FGPWRE_Pos = 0x9
	// Bit mask of FGPWRE field.
	DSI_DSI_FIR1_FGPWRE_Msk = 0x200
	// Bit FGPWRE.
	DSI_DSI_FIR1_FGPWRE = 0x200
	// Position of FGPTXE field.
	DSI_DSI_FIR1_FGPTXE_Pos = 0xa
	// Bit mask of FGPTXE field.
	DSI_DSI_FIR1_FGPTXE_Msk = 0x400
	// Bit FGPTXE.
	DSI_DSI_FIR1_FGPTXE = 0x400
	// Position of FGPRDE field.
	DSI_DSI_FIR1_FGPRDE_Pos = 0xb
	// Bit mask of FGPRDE field.
	DSI_DSI_FIR1_FGPRDE_Msk = 0x800
	// Bit FGPRDE.
	DSI_DSI_FIR1_FGPRDE = 0x800
	// Position of FGPRXE field.
	DSI_DSI_FIR1_FGPRXE_Pos = 0xc
	// Bit mask of FGPRXE field.
	DSI_DSI_FIR1_FGPRXE_Msk = 0x1000
	// Bit FGPRXE.
	DSI_DSI_FIR1_FGPRXE = 0x1000

	// DSI_VSCR: DSI Host Video Shadow Control Register
	// Position of EN field.
	DSI_DSI_VSCR_EN_Pos = 0x0
	// Bit mask of EN field.
	DSI_DSI_VSCR_EN_Msk = 0x1
	// Bit EN.
	DSI_DSI_VSCR_EN = 0x1
	// Position of UR field.
	DSI_DSI_VSCR_UR_Pos = 0x8
	// Bit mask of UR field.
	DSI_DSI_VSCR_UR_Msk = 0x100
	// Bit UR.
	DSI_DSI_VSCR_UR = 0x100

	// DSI_LCVCIDR: DSI Host LTDC Current VCID Register
	// Position of VCID field.
	DSI_DSI_LCVCIDR_VCID_Pos = 0x0
	// Bit mask of VCID field.
	DSI_DSI_LCVCIDR_VCID_Msk = 0x3

	// DSI_LCCCR: DSI Host LTDC Current Color Coding Register
	// Position of COLC field.
	DSI_DSI_LCCCR_COLC_Pos = 0x0
	// Bit mask of COLC field.
	DSI_DSI_LCCCR_COLC_Msk = 0xf
	// Position of LPE field.
	DSI_DSI_LCCCR_LPE_Pos = 0x8
	// Bit mask of LPE field.
	DSI_DSI_LCCCR_LPE_Msk = 0x100
	// Bit LPE.
	DSI_DSI_LCCCR_LPE = 0x100

	// DSI_LPMCCR: DSI Host Low-Power mode Current Configuration Register
	// Position of VLPSIZE field.
	DSI_DSI_LPMCCR_VLPSIZE_Pos = 0x0
	// Bit mask of VLPSIZE field.
	DSI_DSI_LPMCCR_VLPSIZE_Msk = 0xff
	// Position of LPSIZE field.
	DSI_DSI_LPMCCR_LPSIZE_Pos = 0x10
	// Bit mask of LPSIZE field.
	DSI_DSI_LPMCCR_LPSIZE_Msk = 0xff0000

	// DSI_VMCCR: DSI Host Video mode Current Configuration Register
	// Position of VMT field.
	DSI_DSI_VMCCR_VMT_Pos = 0x0
	// Bit mask of VMT field.
	DSI_DSI_VMCCR_VMT_Msk = 0x3
	// Position of LPVSAE field.
	DSI_DSI_VMCCR_LPVSAE_Pos = 0x2
	// Bit mask of LPVSAE field.
	DSI_DSI_VMCCR_LPVSAE_Msk = 0x4
	// Bit LPVSAE.
	DSI_DSI_VMCCR_LPVSAE = 0x4
	// Position of LPVBPE field.
	DSI_DSI_VMCCR_LPVBPE_Pos = 0x3
	// Bit mask of LPVBPE field.
	DSI_DSI_VMCCR_LPVBPE_Msk = 0x8
	// Bit LPVBPE.
	DSI_DSI_VMCCR_LPVBPE = 0x8
	// Position of LPVFPE field.
	DSI_DSI_VMCCR_LPVFPE_Pos = 0x4
	// Bit mask of LPVFPE field.
	DSI_DSI_VMCCR_LPVFPE_Msk = 0x10
	// Bit LPVFPE.
	DSI_DSI_VMCCR_LPVFPE = 0x10
	// Position of LPVAE field.
	DSI_DSI_VMCCR_LPVAE_Pos = 0x5
	// Bit mask of LPVAE field.
	DSI_DSI_VMCCR_LPVAE_Msk = 0x20
	// Bit LPVAE.
	DSI_DSI_VMCCR_LPVAE = 0x20
	// Position of LPHBPE field.
	DSI_DSI_VMCCR_LPHBPE_Pos = 0x6
	// Bit mask of LPHBPE field.
	DSI_DSI_VMCCR_LPHBPE_Msk = 0x40
	// Bit LPHBPE.
	DSI_DSI_VMCCR_LPHBPE = 0x40
	// Position of LPHFE field.
	DSI_DSI_VMCCR_LPHFE_Pos = 0x7
	// Bit mask of LPHFE field.
	DSI_DSI_VMCCR_LPHFE_Msk = 0x80
	// Bit LPHFE.
	DSI_DSI_VMCCR_LPHFE = 0x80
	// Position of FBTAAE field.
	DSI_DSI_VMCCR_FBTAAE_Pos = 0x8
	// Bit mask of FBTAAE field.
	DSI_DSI_VMCCR_FBTAAE_Msk = 0x100
	// Bit FBTAAE.
	DSI_DSI_VMCCR_FBTAAE = 0x100
	// Position of LPCE field.
	DSI_DSI_VMCCR_LPCE_Pos = 0x9
	// Bit mask of LPCE field.
	DSI_DSI_VMCCR_LPCE_Msk = 0x200
	// Bit LPCE.
	DSI_DSI_VMCCR_LPCE = 0x200

	// DSI_VPCCR: DSI Host Video Packet Current Configuration Register
	// Position of VPSIZE field.
	DSI_DSI_VPCCR_VPSIZE_Pos = 0x0
	// Bit mask of VPSIZE field.
	DSI_DSI_VPCCR_VPSIZE_Msk = 0x3fff

	// DSI_VCCCR: DSI Host Video Chunks Current Configuration Register
	// Position of NUMC field.
	DSI_DSI_VCCCR_NUMC_Pos = 0x0
	// Bit mask of NUMC field.
	DSI_DSI_VCCCR_NUMC_Msk = 0x1fff

	// DSI_VNPCCR: DSI Host Video Null Packet Current Configuration Register
	// Position of NPSIZE field.
	DSI_DSI_VNPCCR_NPSIZE_Pos = 0x0
	// Bit mask of NPSIZE field.
	DSI_DSI_VNPCCR_NPSIZE_Msk = 0x1fff

	// DSI_VHSACCR: DSI Host Video HSA Current Configuration Register
	// Position of HSA field.
	DSI_DSI_VHSACCR_HSA_Pos = 0x0
	// Bit mask of HSA field.
	DSI_DSI_VHSACCR_HSA_Msk = 0xfff

	// DSI_VHBPCCR: DSI Host Video HBP Current Configuration Register
	// Position of HBP field.
	DSI_DSI_VHBPCCR_HBP_Pos = 0x0
	// Bit mask of HBP field.
	DSI_DSI_VHBPCCR_HBP_Msk = 0xfff

	// DSI_VLCCR: DSI Host Video Line Current Configuration Register
	// Position of HLINE field.
	DSI_DSI_VLCCR_HLINE_Pos = 0x0
	// Bit mask of HLINE field.
	DSI_DSI_VLCCR_HLINE_Msk = 0x7fff

	// DSI_VVSACCR: DSI Host Video VSA Current Configuration Register
	// Position of VSA field.
	DSI_DSI_VVSACCR_VSA_Pos = 0x0
	// Bit mask of VSA field.
	DSI_DSI_VVSACCR_VSA_Msk = 0x3ff

	// DSI_VVBPCCR: DSI Host Video VBP Current Configuration Register
	// Position of VBP field.
	DSI_DSI_VVBPCCR_VBP_Pos = 0x0
	// Bit mask of VBP field.
	DSI_DSI_VVBPCCR_VBP_Msk = 0x3ff

	// DSI_VVFPCCR: DSI Host Video VFP Current Configuration Register
	// Position of VFP field.
	DSI_DSI_VVFPCCR_VFP_Pos = 0x0
	// Bit mask of VFP field.
	DSI_DSI_VVFPCCR_VFP_Msk = 0x3ff

	// DSI_VVACCR: DSI Host Video VA Current Configuration Register
	// Position of VA field.
	DSI_DSI_VVACCR_VA_Pos = 0x0
	// Bit mask of VA field.
	DSI_DSI_VVACCR_VA_Msk = 0x3fff

	// DSI_WCFGR: DSI Wrapper Configuration Register
	// Position of VSPOL field.
	DSI_DSI_WCFGR_VSPOL_Pos = 0x7
	// Bit mask of VSPOL field.
	DSI_DSI_WCFGR_VSPOL_Msk = 0x80
	// Bit VSPOL.
	DSI_DSI_WCFGR_VSPOL = 0x80
	// Position of AR field.
	DSI_DSI_WCFGR_AR_Pos = 0x6
	// Bit mask of AR field.
	DSI_DSI_WCFGR_AR_Msk = 0x40
	// Bit AR.
	DSI_DSI_WCFGR_AR = 0x40
	// Position of TEPOL field.
	DSI_DSI_WCFGR_TEPOL_Pos = 0x5
	// Bit mask of TEPOL field.
	DSI_DSI_WCFGR_TEPOL_Msk = 0x20
	// Bit TEPOL.
	DSI_DSI_WCFGR_TEPOL = 0x20
	// Position of TESRC field.
	DSI_DSI_WCFGR_TESRC_Pos = 0x4
	// Bit mask of TESRC field.
	DSI_DSI_WCFGR_TESRC_Msk = 0x10
	// Bit TESRC.
	DSI_DSI_WCFGR_TESRC = 0x10
	// Position of COLMUX field.
	DSI_DSI_WCFGR_COLMUX_Pos = 0x1
	// Bit mask of COLMUX field.
	DSI_DSI_WCFGR_COLMUX_Msk = 0xe
	// Position of DSIM field.
	DSI_DSI_WCFGR_DSIM_Pos = 0x0
	// Bit mask of DSIM field.
	DSI_DSI_WCFGR_DSIM_Msk = 0x1
	// Bit DSIM.
	DSI_DSI_WCFGR_DSIM = 0x1

	// DSI_WCR: DSI Wrapper Control Register
	// Position of DSIEN field.
	DSI_DSI_WCR_DSIEN_Pos = 0x3
	// Bit mask of DSIEN field.
	DSI_DSI_WCR_DSIEN_Msk = 0x8
	// Bit DSIEN.
	DSI_DSI_WCR_DSIEN = 0x8
	// Position of LTDCEN field.
	DSI_DSI_WCR_LTDCEN_Pos = 0x2
	// Bit mask of LTDCEN field.
	DSI_DSI_WCR_LTDCEN_Msk = 0x4
	// Bit LTDCEN.
	DSI_DSI_WCR_LTDCEN = 0x4
	// Position of SHTDN field.
	DSI_DSI_WCR_SHTDN_Pos = 0x1
	// Bit mask of SHTDN field.
	DSI_DSI_WCR_SHTDN_Msk = 0x2
	// Bit SHTDN.
	DSI_DSI_WCR_SHTDN = 0x2
	// Position of COLM field.
	DSI_DSI_WCR_COLM_Pos = 0x0
	// Bit mask of COLM field.
	DSI_DSI_WCR_COLM_Msk = 0x1
	// Bit COLM.
	DSI_DSI_WCR_COLM = 0x1

	// DSI_WIER: DSI Wrapper Interrupt Enable Register
	// Position of RRIE field.
	DSI_DSI_WIER_RRIE_Pos = 0xd
	// Bit mask of RRIE field.
	DSI_DSI_WIER_RRIE_Msk = 0x2000
	// Bit RRIE.
	DSI_DSI_WIER_RRIE = 0x2000
	// Position of PLLUIE field.
	DSI_DSI_WIER_PLLUIE_Pos = 0xa
	// Bit mask of PLLUIE field.
	DSI_DSI_WIER_PLLUIE_Msk = 0x400
	// Bit PLLUIE.
	DSI_DSI_WIER_PLLUIE = 0x400
	// Position of PLLLIE field.
	DSI_DSI_WIER_PLLLIE_Pos = 0x9
	// Bit mask of PLLLIE field.
	DSI_DSI_WIER_PLLLIE_Msk = 0x200
	// Bit PLLLIE.
	DSI_DSI_WIER_PLLLIE = 0x200
	// Position of ERIE field.
	DSI_DSI_WIER_ERIE_Pos = 0x1
	// Bit mask of ERIE field.
	DSI_DSI_WIER_ERIE_Msk = 0x2
	// Bit ERIE.
	DSI_DSI_WIER_ERIE = 0x2
	// Position of TEIE field.
	DSI_DSI_WIER_TEIE_Pos = 0x0
	// Bit mask of TEIE field.
	DSI_DSI_WIER_TEIE_Msk = 0x1
	// Bit TEIE.
	DSI_DSI_WIER_TEIE = 0x1

	// DSI_WISR: DSI Wrapper Interrupt & Status Register
	// Position of RRIF field.
	DSI_DSI_WISR_RRIF_Pos = 0xd
	// Bit mask of RRIF field.
	DSI_DSI_WISR_RRIF_Msk = 0x2000
	// Bit RRIF.
	DSI_DSI_WISR_RRIF = 0x2000
	// Position of RRS field.
	DSI_DSI_WISR_RRS_Pos = 0xc
	// Bit mask of RRS field.
	DSI_DSI_WISR_RRS_Msk = 0x1000
	// Bit RRS.
	DSI_DSI_WISR_RRS = 0x1000
	// Position of PLLUIF field.
	DSI_DSI_WISR_PLLUIF_Pos = 0xa
	// Bit mask of PLLUIF field.
	DSI_DSI_WISR_PLLUIF_Msk = 0x400
	// Bit PLLUIF.
	DSI_DSI_WISR_PLLUIF = 0x400
	// Position of PLLLIF field.
	DSI_DSI_WISR_PLLLIF_Pos = 0x9
	// Bit mask of PLLLIF field.
	DSI_DSI_WISR_PLLLIF_Msk = 0x200
	// Bit PLLLIF.
	DSI_DSI_WISR_PLLLIF = 0x200
	// Position of PLLLS field.
	DSI_DSI_WISR_PLLLS_Pos = 0x8
	// Bit mask of PLLLS field.
	DSI_DSI_WISR_PLLLS_Msk = 0x100
	// Bit PLLLS.
	DSI_DSI_WISR_PLLLS = 0x100
	// Position of BUSY field.
	DSI_DSI_WISR_BUSY_Pos = 0x2
	// Bit mask of BUSY field.
	DSI_DSI_WISR_BUSY_Msk = 0x4
	// Bit BUSY.
	DSI_DSI_WISR_BUSY = 0x4
	// Position of ERIF field.
	DSI_DSI_WISR_ERIF_Pos = 0x1
	// Bit mask of ERIF field.
	DSI_DSI_WISR_ERIF_Msk = 0x2
	// Bit ERIF.
	DSI_DSI_WISR_ERIF = 0x2
	// Position of TEIF field.
	DSI_DSI_WISR_TEIF_Pos = 0x0
	// Bit mask of TEIF field.
	DSI_DSI_WISR_TEIF_Msk = 0x1
	// Bit TEIF.
	DSI_DSI_WISR_TEIF = 0x1

	// DSI_WIFCR: DSI Wrapper Interrupt Flag Clear Register
	// Position of CRRIF field.
	DSI_DSI_WIFCR_CRRIF_Pos = 0xd
	// Bit mask of CRRIF field.
	DSI_DSI_WIFCR_CRRIF_Msk = 0x2000
	// Bit CRRIF.
	DSI_DSI_WIFCR_CRRIF = 0x2000
	// Position of CPLLUIF field.
	DSI_DSI_WIFCR_CPLLUIF_Pos = 0xa
	// Bit mask of CPLLUIF field.
	DSI_DSI_WIFCR_CPLLUIF_Msk = 0x400
	// Bit CPLLUIF.
	DSI_DSI_WIFCR_CPLLUIF = 0x400
	// Position of CPLLLIF field.
	DSI_DSI_WIFCR_CPLLLIF_Pos = 0x9
	// Bit mask of CPLLLIF field.
	DSI_DSI_WIFCR_CPLLLIF_Msk = 0x200
	// Bit CPLLLIF.
	DSI_DSI_WIFCR_CPLLLIF = 0x200
	// Position of CERIF field.
	DSI_DSI_WIFCR_CERIF_Pos = 0x1
	// Bit mask of CERIF field.
	DSI_DSI_WIFCR_CERIF_Msk = 0x2
	// Bit CERIF.
	DSI_DSI_WIFCR_CERIF = 0x2
	// Position of CTEIF field.
	DSI_DSI_WIFCR_CTEIF_Pos = 0x0
	// Bit mask of CTEIF field.
	DSI_DSI_WIFCR_CTEIF_Msk = 0x1
	// Bit CTEIF.
	DSI_DSI_WIFCR_CTEIF = 0x1

	// DSI_WPCR0: DSI Wrapper PHY Configuration Register 0
	// Position of TCLKPOSTEN field.
	DSI_DSI_WPCR0_TCLKPOSTEN_Pos = 0x1b
	// Bit mask of TCLKPOSTEN field.
	DSI_DSI_WPCR0_TCLKPOSTEN_Msk = 0x8000000
	// Bit TCLKPOSTEN.
	DSI_DSI_WPCR0_TCLKPOSTEN = 0x8000000
	// Position of TLPXCEN field.
	DSI_DSI_WPCR0_TLPXCEN_Pos = 0x1a
	// Bit mask of TLPXCEN field.
	DSI_DSI_WPCR0_TLPXCEN_Msk = 0x4000000
	// Bit TLPXCEN.
	DSI_DSI_WPCR0_TLPXCEN = 0x4000000
	// Position of THSEXITEN field.
	DSI_DSI_WPCR0_THSEXITEN_Pos = 0x19
	// Bit mask of THSEXITEN field.
	DSI_DSI_WPCR0_THSEXITEN_Msk = 0x2000000
	// Bit THSEXITEN.
	DSI_DSI_WPCR0_THSEXITEN = 0x2000000
	// Position of TLPXDEN field.
	DSI_DSI_WPCR0_TLPXDEN_Pos = 0x18
	// Bit mask of TLPXDEN field.
	DSI_DSI_WPCR0_TLPXDEN_Msk = 0x1000000
	// Bit TLPXDEN.
	DSI_DSI_WPCR0_TLPXDEN = 0x1000000
	// Position of THSZEROEN field.
	DSI_DSI_WPCR0_THSZEROEN_Pos = 0x17
	// Bit mask of THSZEROEN field.
	DSI_DSI_WPCR0_THSZEROEN_Msk = 0x800000
	// Bit THSZEROEN.
	DSI_DSI_WPCR0_THSZEROEN = 0x800000
	// Position of THSTRAILEN field.
	DSI_DSI_WPCR0_THSTRAILEN_Pos = 0x16
	// Bit mask of THSTRAILEN field.
	DSI_DSI_WPCR0_THSTRAILEN_Msk = 0x400000
	// Bit THSTRAILEN.
	DSI_DSI_WPCR0_THSTRAILEN = 0x400000
	// Position of THSPREPEN field.
	DSI_DSI_WPCR0_THSPREPEN_Pos = 0x15
	// Bit mask of THSPREPEN field.
	DSI_DSI_WPCR0_THSPREPEN_Msk = 0x200000
	// Bit THSPREPEN.
	DSI_DSI_WPCR0_THSPREPEN = 0x200000
	// Position of TCLKZEROEN field.
	DSI_DSI_WPCR0_TCLKZEROEN_Pos = 0x14
	// Bit mask of TCLKZEROEN field.
	DSI_DSI_WPCR0_TCLKZEROEN_Msk = 0x100000
	// Bit TCLKZEROEN.
	DSI_DSI_WPCR0_TCLKZEROEN = 0x100000
	// Position of TCLKPREPEN field.
	DSI_DSI_WPCR0_TCLKPREPEN_Pos = 0x13
	// Bit mask of TCLKPREPEN field.
	DSI_DSI_WPCR0_TCLKPREPEN_Msk = 0x80000
	// Bit TCLKPREPEN.
	DSI_DSI_WPCR0_TCLKPREPEN = 0x80000
	// Position of PDEN field.
	DSI_DSI_WPCR0_PDEN_Pos = 0x12
	// Bit mask of PDEN field.
	DSI_DSI_WPCR0_PDEN_Msk = 0x40000
	// Bit PDEN.
	DSI_DSI_WPCR0_PDEN = 0x40000
	// Position of TDDL field.
	DSI_DSI_WPCR0_TDDL_Pos = 0x10
	// Bit mask of TDDL field.
	DSI_DSI_WPCR0_TDDL_Msk = 0x10000
	// Bit TDDL.
	DSI_DSI_WPCR0_TDDL = 0x10000
	// Position of CDOFFDL field.
	DSI_DSI_WPCR0_CDOFFDL_Pos = 0xe
	// Bit mask of CDOFFDL field.
	DSI_DSI_WPCR0_CDOFFDL_Msk = 0x4000
	// Bit CDOFFDL.
	DSI_DSI_WPCR0_CDOFFDL = 0x4000
	// Position of FTXSMDL field.
	DSI_DSI_WPCR0_FTXSMDL_Pos = 0xd
	// Bit mask of FTXSMDL field.
	DSI_DSI_WPCR0_FTXSMDL_Msk = 0x2000
	// Bit FTXSMDL.
	DSI_DSI_WPCR0_FTXSMDL = 0x2000
	// Position of FTXSMCL field.
	DSI_DSI_WPCR0_FTXSMCL_Pos = 0xc
	// Bit mask of FTXSMCL field.
	DSI_DSI_WPCR0_FTXSMCL_Msk = 0x1000
	// Bit FTXSMCL.
	DSI_DSI_WPCR0_FTXSMCL = 0x1000
	// Position of HSIDL1 field.
	DSI_DSI_WPCR0_HSIDL1_Pos = 0xb
	// Bit mask of HSIDL1 field.
	DSI_DSI_WPCR0_HSIDL1_Msk = 0x800
	// Bit HSIDL1.
	DSI_DSI_WPCR0_HSIDL1 = 0x800
	// Position of HSIDL0 field.
	DSI_DSI_WPCR0_HSIDL0_Pos = 0xa
	// Bit mask of HSIDL0 field.
	DSI_DSI_WPCR0_HSIDL0_Msk = 0x400
	// Bit HSIDL0.
	DSI_DSI_WPCR0_HSIDL0 = 0x400
	// Position of HSICL field.
	DSI_DSI_WPCR0_HSICL_Pos = 0x9
	// Bit mask of HSICL field.
	DSI_DSI_WPCR0_HSICL_Msk = 0x200
	// Bit HSICL.
	DSI_DSI_WPCR0_HSICL = 0x200
	// Position of SWDL1 field.
	DSI_DSI_WPCR0_SWDL1_Pos = 0x8
	// Bit mask of SWDL1 field.
	DSI_DSI_WPCR0_SWDL1_Msk = 0x100
	// Bit SWDL1.
	DSI_DSI_WPCR0_SWDL1 = 0x100
	// Position of SWDL0 field.
	DSI_DSI_WPCR0_SWDL0_Pos = 0x7
	// Bit mask of SWDL0 field.
	DSI_DSI_WPCR0_SWDL0_Msk = 0x80
	// Bit SWDL0.
	DSI_DSI_WPCR0_SWDL0 = 0x80
	// Position of SWCL field.
	DSI_DSI_WPCR0_SWCL_Pos = 0x6
	// Bit mask of SWCL field.
	DSI_DSI_WPCR0_SWCL_Msk = 0x40
	// Bit SWCL.
	DSI_DSI_WPCR0_SWCL = 0x40
	// Position of UIX4 field.
	DSI_DSI_WPCR0_UIX4_Pos = 0x0
	// Bit mask of UIX4 field.
	DSI_DSI_WPCR0_UIX4_Msk = 0x3f

	// DSI_WPCR1: DSI Wrapper PHY Configuration Register 1
	// Position of LPRXFT field.
	DSI_DSI_WPCR1_LPRXFT_Pos = 0x19
	// Bit mask of LPRXFT field.
	DSI_DSI_WPCR1_LPRXFT_Msk = 0x6000000
	// Position of FLPRXLPM field.
	DSI_DSI_WPCR1_FLPRXLPM_Pos = 0x16
	// Bit mask of FLPRXLPM field.
	DSI_DSI_WPCR1_FLPRXLPM_Msk = 0x400000
	// Bit FLPRXLPM.
	DSI_DSI_WPCR1_FLPRXLPM = 0x400000
	// Position of HSTXSRCDL field.
	DSI_DSI_WPCR1_HSTXSRCDL_Pos = 0x12
	// Bit mask of HSTXSRCDL field.
	DSI_DSI_WPCR1_HSTXSRCDL_Msk = 0xc0000
	// Position of HSTXSRCCL field.
	DSI_DSI_WPCR1_HSTXSRCCL_Pos = 0x10
	// Bit mask of HSTXSRCCL field.
	DSI_DSI_WPCR1_HSTXSRCCL_Msk = 0x30000
	// Position of SDCC field.
	DSI_DSI_WPCR1_SDCC_Pos = 0xc
	// Bit mask of SDCC field.
	DSI_DSI_WPCR1_SDCC_Msk = 0x1000
	// Bit SDCC.
	DSI_DSI_WPCR1_SDCC = 0x1000
	// Position of LPSRDL field.
	DSI_DSI_WPCR1_LPSRDL_Pos = 0x8
	// Bit mask of LPSRDL field.
	DSI_DSI_WPCR1_LPSRDL_Msk = 0x300
	// Position of LPSRCL field.
	DSI_DSI_WPCR1_LPSRCL_Pos = 0x6
	// Bit mask of LPSRCL field.
	DSI_DSI_WPCR1_LPSRCL_Msk = 0xc0
	// Position of HSTXDLL field.
	DSI_DSI_WPCR1_HSTXDLL_Pos = 0x2
	// Bit mask of HSTXDLL field.
	DSI_DSI_WPCR1_HSTXDLL_Msk = 0xc
	// Position of HSTXDCL field.
	DSI_DSI_WPCR1_HSTXDCL_Pos = 0x0
	// Bit mask of HSTXDCL field.
	DSI_DSI_WPCR1_HSTXDCL_Msk = 0x3

	// DSI_WPCR2: DSI Wrapper PHY Configuration Register 2
	// Position of THSTRAIL field.
	DSI_DSI_WPCR2_THSTRAIL_Pos = 0x18
	// Bit mask of THSTRAIL field.
	DSI_DSI_WPCR2_THSTRAIL_Msk = 0xff000000
	// Position of THSPREP field.
	DSI_DSI_WPCR2_THSPREP_Pos = 0x10
	// Bit mask of THSPREP field.
	DSI_DSI_WPCR2_THSPREP_Msk = 0xff0000
	// Position of TCLKZEO field.
	DSI_DSI_WPCR2_TCLKZEO_Pos = 0x8
	// Bit mask of TCLKZEO field.
	DSI_DSI_WPCR2_TCLKZEO_Msk = 0xff00
	// Position of TCLKPREP field.
	DSI_DSI_WPCR2_TCLKPREP_Pos = 0x0
	// Bit mask of TCLKPREP field.
	DSI_DSI_WPCR2_TCLKPREP_Msk = 0xff

	// DSI_WPCR3: DSI_WPCR3
	// Position of TLPXC field.
	DSI_DSI_WPCR3_TLPXC_Pos = 0x18
	// Bit mask of TLPXC field.
	DSI_DSI_WPCR3_TLPXC_Msk = 0xff000000
	// Position of THSEXIT field.
	DSI_DSI_WPCR3_THSEXIT_Pos = 0x10
	// Bit mask of THSEXIT field.
	DSI_DSI_WPCR3_THSEXIT_Msk = 0xff0000
	// Position of TLPXD field.
	DSI_DSI_WPCR3_TLPXD_Pos = 0x8
	// Bit mask of TLPXD field.
	DSI_DSI_WPCR3_TLPXD_Msk = 0xff00
	// Position of THSZERO field.
	DSI_DSI_WPCR3_THSZERO_Pos = 0x0
	// Bit mask of THSZERO field.
	DSI_DSI_WPCR3_THSZERO_Msk = 0xff

	// DSI_WPCR4: DSI Wrapper PHY Configuration Register 4
	// Position of THSZERO field.
	DSI_DSI_WPCR4_THSZERO_Pos = 0x0
	// Bit mask of THSZERO field.
	DSI_DSI_WPCR4_THSZERO_Msk = 0xff

	// DSI_WRPCR: DSI Wrapper Regulator and PLL Control Register
	// Position of REGEN field.
	DSI_DSI_WRPCR_REGEN_Pos = 0x18
	// Bit mask of REGEN field.
	DSI_DSI_WRPCR_REGEN_Msk = 0x1000000
	// Bit REGEN.
	DSI_DSI_WRPCR_REGEN = 0x1000000
	// Position of ODF field.
	DSI_DSI_WRPCR_ODF_Pos = 0x10
	// Bit mask of ODF field.
	DSI_DSI_WRPCR_ODF_Msk = 0x30000
	// Position of IDF field.
	DSI_DSI_WRPCR_IDF_Pos = 0xb
	// Bit mask of IDF field.
	DSI_DSI_WRPCR_IDF_Msk = 0x7800
	// Position of NDIV field.
	DSI_DSI_WRPCR_NDIV_Pos = 0x2
	// Bit mask of NDIV field.
	DSI_DSI_WRPCR_NDIV_Msk = 0x1fc
	// Position of PLLEN field.
	DSI_DSI_WRPCR_PLLEN_Pos = 0x0
	// Bit mask of PLLEN field.
	DSI_DSI_WRPCR_PLLEN_Msk = 0x1
	// Bit PLLEN.
	DSI_DSI_WRPCR_PLLEN = 0x1
)

// Bitfields for GFXMMU: Graphic MMU
const (
	// CR: Graphic MMU configuration register
	// Position of B0OIE field.
	GFXMMU_CR_B0OIE_Pos = 0x0
	// Bit mask of B0OIE field.
	GFXMMU_CR_B0OIE_Msk = 0x1
	// Bit B0OIE.
	GFXMMU_CR_B0OIE = 0x1
	// Position of B1OIE field.
	GFXMMU_CR_B1OIE_Pos = 0x1
	// Bit mask of B1OIE field.
	GFXMMU_CR_B1OIE_Msk = 0x2
	// Bit B1OIE.
	GFXMMU_CR_B1OIE = 0x2
	// Position of B2OIE field.
	GFXMMU_CR_B2OIE_Pos = 0x2
	// Bit mask of B2OIE field.
	GFXMMU_CR_B2OIE_Msk = 0x4
	// Bit B2OIE.
	GFXMMU_CR_B2OIE = 0x4
	// Position of B3OIE field.
	GFXMMU_CR_B3OIE_Pos = 0x3
	// Bit mask of B3OIE field.
	GFXMMU_CR_B3OIE_Msk = 0x8
	// Bit B3OIE.
	GFXMMU_CR_B3OIE = 0x8
	// Position of AMEIE field.
	GFXMMU_CR_AMEIE_Pos = 0x4
	// Bit mask of AMEIE field.
	GFXMMU_CR_AMEIE_Msk = 0x10
	// Bit AMEIE.
	GFXMMU_CR_AMEIE = 0x10
	// Position of BM192 field.
	GFXMMU_CR_BM192_Pos = 0x6
	// Bit mask of BM192 field.
	GFXMMU_CR_BM192_Msk = 0x40
	// Bit BM192.
	GFXMMU_CR_BM192 = 0x40

	// SR: Graphic MMU status register
	// Position of B0OF field.
	GFXMMU_SR_B0OF_Pos = 0x0
	// Bit mask of B0OF field.
	GFXMMU_SR_B0OF_Msk = 0x1
	// Bit B0OF.
	GFXMMU_SR_B0OF = 0x1
	// Position of B1OF field.
	GFXMMU_SR_B1OF_Pos = 0x1
	// Bit mask of B1OF field.
	GFXMMU_SR_B1OF_Msk = 0x2
	// Bit B1OF.
	GFXMMU_SR_B1OF = 0x2
	// Position of B2OF field.
	GFXMMU_SR_B2OF_Pos = 0x2
	// Bit mask of B2OF field.
	GFXMMU_SR_B2OF_Msk = 0x4
	// Bit B2OF.
	GFXMMU_SR_B2OF = 0x4
	// Position of B3OF field.
	GFXMMU_SR_B3OF_Pos = 0x3
	// Bit mask of B3OF field.
	GFXMMU_SR_B3OF_Msk = 0x8
	// Bit B3OF.
	GFXMMU_SR_B3OF = 0x8
	// Position of AMEF field.
	GFXMMU_SR_AMEF_Pos = 0x4
	// Bit mask of AMEF field.
	GFXMMU_SR_AMEF_Msk = 0x10
	// Bit AMEF.
	GFXMMU_SR_AMEF = 0x10

	// FCR: Graphic MMU flag clear register
	// Position of CB0OF field.
	GFXMMU_FCR_CB0OF_Pos = 0x0
	// Bit mask of CB0OF field.
	GFXMMU_FCR_CB0OF_Msk = 0x1
	// Bit CB0OF.
	GFXMMU_FCR_CB0OF = 0x1
	// Position of CB1OF field.
	GFXMMU_FCR_CB1OF_Pos = 0x1
	// Bit mask of CB1OF field.
	GFXMMU_FCR_CB1OF_Msk = 0x2
	// Bit CB1OF.
	GFXMMU_FCR_CB1OF = 0x2
	// Position of CB2OF field.
	GFXMMU_FCR_CB2OF_Pos = 0x2
	// Bit mask of CB2OF field.
	GFXMMU_FCR_CB2OF_Msk = 0x4
	// Bit CB2OF.
	GFXMMU_FCR_CB2OF = 0x4
	// Position of CB3OF field.
	GFXMMU_FCR_CB3OF_Pos = 0x3
	// Bit mask of CB3OF field.
	GFXMMU_FCR_CB3OF_Msk = 0x8
	// Bit CB3OF.
	GFXMMU_FCR_CB3OF = 0x8
	// Position of CAMEF field.
	GFXMMU_FCR_CAMEF_Pos = 0x4
	// Bit mask of CAMEF field.
	GFXMMU_FCR_CAMEF_Msk = 0x10
	// Bit CAMEF.
	GFXMMU_FCR_CAMEF = 0x10

	// DVR: Graphic MMU default value register
	// Position of DV field.
	GFXMMU_DVR_DV_Pos = 0x0
	// Bit mask of DV field.
	GFXMMU_DVR_DV_Msk = 0xffffffff

	// B0CR: Graphic MMU buffer 0 configuration register
	// Position of PBO field.
	GFXMMU_B0CR_PBO_Pos = 0x4
	// Bit mask of PBO field.
	GFXMMU_B0CR_PBO_Msk = 0x7ffff0
	// Position of PBBA field.
	GFXMMU_B0CR_PBBA_Pos = 0x17
	// Bit mask of PBBA field.
	GFXMMU_B0CR_PBBA_Msk = 0xff800000

	// B1CR: Graphic MMU buffer 1 configuration register
	// Position of PBO field.
	GFXMMU_B1CR_PBO_Pos = 0x4
	// Bit mask of PBO field.
	GFXMMU_B1CR_PBO_Msk = 0x7ffff0
	// Position of PBBA field.
	GFXMMU_B1CR_PBBA_Pos = 0x17
	// Bit mask of PBBA field.
	GFXMMU_B1CR_PBBA_Msk = 0xff800000

	// B2CR: Graphic MMU buffer 2 configuration register
	// Position of PBO field.
	GFXMMU_B2CR_PBO_Pos = 0x4
	// Bit mask of PBO field.
	GFXMMU_B2CR_PBO_Msk = 0x7ffff0
	// Position of PBBA field.
	GFXMMU_B2CR_PBBA_Pos = 0x17
	// Bit mask of PBBA field.
	GFXMMU_B2CR_PBBA_Msk = 0xff800000

	// B3CR: Graphic MMU buffer 3 configuration register
	// Position of PBO field.
	GFXMMU_B3CR_PBO_Pos = 0x4
	// Bit mask of PBO field.
	GFXMMU_B3CR_PBO_Msk = 0x7ffff0
	// Position of PBBA field.
	GFXMMU_B3CR_PBBA_Pos = 0x17
	// Bit mask of PBBA field.
	GFXMMU_B3CR_PBBA_Msk = 0xff800000

	// VERR: Graphic MMU version register
	// Position of MINREV field.
	GFXMMU_VERR_MINREV_Pos = 0x0
	// Bit mask of MINREV field.
	GFXMMU_VERR_MINREV_Msk = 0xf
	// Position of MAJREV field.
	GFXMMU_VERR_MAJREV_Pos = 0x4
	// Bit mask of MAJREV field.
	GFXMMU_VERR_MAJREV_Msk = 0xf0

	// IPIDR: Graphic MMU identification register
	// Position of ID field.
	GFXMMU_IPIDR_ID_Pos = 0x0
	// Bit mask of ID field.
	GFXMMU_IPIDR_ID_Msk = 0xffffffff

	// SIDR: Graphic MMU size identification register
	// Position of SID field.
	GFXMMU_SIDR_SID_Pos = 0x0
	// Bit mask of SID field.
	GFXMMU_SIDR_SID_Msk = 0xffffffff

	// LUT0L: Graphic MMU LUT entry 0 low
	// Position of EN field.
	GFXMMU_LUT0L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT0L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT0L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT0L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT0L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT0L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT0L_LVB_Msk = 0xff0000

	// LUT0H: Graphic MMU LUT entry 0 high
	// Position of LO field.
	GFXMMU_LUT0H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT0H_LO_Msk = 0x3ffff0

	// LUT1L: Graphic MMU LUT entry 1 low
	// Position of EN field.
	GFXMMU_LUT1L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1L_LVB_Msk = 0xff0000

	// LUT1H: Graphic MMU LUT entry 1 high
	// Position of LO field.
	GFXMMU_LUT1H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1H_LO_Msk = 0x3ffff0

	// LUT2L: Graphic MMU LUT entry 2 low
	// Position of EN field.
	GFXMMU_LUT2L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT2L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT2L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT2L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT2L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT2L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT2L_LVB_Msk = 0xff0000

	// LUT2H: Graphic MMU LUT entry 2 high
	// Position of LO field.
	GFXMMU_LUT2H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT2H_LO_Msk = 0x3ffff0

	// LUT3L: Graphic MMU LUT entry 3 low
	// Position of EN field.
	GFXMMU_LUT3L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT3L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT3L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT3L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT3L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT3L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT3L_LVB_Msk = 0xff0000

	// LUT3H: Graphic MMU LUT entry 3 high
	// Position of LO field.
	GFXMMU_LUT3H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT3H_LO_Msk = 0x3ffff0

	// LUT4L: Graphic MMU LUT entry 4 low
	// Position of EN field.
	GFXMMU_LUT4L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT4L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT4L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT4L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT4L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT4L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT4L_LVB_Msk = 0xff0000

	// LUT4H: Graphic MMU LUT entry 4 high
	// Position of LO field.
	GFXMMU_LUT4H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT4H_LO_Msk = 0x3ffff0

	// LUT5L: Graphic MMU LUT entry 5 low
	// Position of EN field.
	GFXMMU_LUT5L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT5L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT5L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT5L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT5L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT5L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT5L_LVB_Msk = 0xff0000

	// LUT5H: Graphic MMU LUT entry 5 high
	// Position of LO field.
	GFXMMU_LUT5H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT5H_LO_Msk = 0x3ffff0

	// LUT6L: Graphic MMU LUT entry 6 low
	// Position of EN field.
	GFXMMU_LUT6L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT6L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT6L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT6L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT6L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT6L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT6L_LVB_Msk = 0xff0000

	// LUT6H: Graphic MMU LUT entry 6 high
	// Position of LO field.
	GFXMMU_LUT6H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT6H_LO_Msk = 0x3ffff0

	// LUT7L: Graphic MMU LUT entry 7 low
	// Position of EN field.
	GFXMMU_LUT7L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT7L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT7L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT7L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT7L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT7L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT7L_LVB_Msk = 0xff0000

	// LUT7H: Graphic MMU LUT entry 7 high
	// Position of LO field.
	GFXMMU_LUT7H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT7H_LO_Msk = 0x3ffff0

	// LUT8L: Graphic MMU LUT entry 8 low
	// Position of EN field.
	GFXMMU_LUT8L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT8L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT8L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT8L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT8L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT8L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT8L_LVB_Msk = 0xff0000

	// LUT8H: Graphic MMU LUT entry 8 high
	// Position of LO field.
	GFXMMU_LUT8H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT8H_LO_Msk = 0x3ffff0

	// LUT9L: Graphic MMU LUT entry 9 low
	// Position of EN field.
	GFXMMU_LUT9L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT9L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT9L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT9L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT9L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT9L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT9L_LVB_Msk = 0xff0000

	// LUT9H: Graphic MMU LUT entry 9 high
	// Position of LO field.
	GFXMMU_LUT9H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT9H_LO_Msk = 0x3ffff0

	// LUT10L: Graphic MMU LUT entry 10 low
	// Position of EN field.
	GFXMMU_LUT10L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT10L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT10L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT10L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT10L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT10L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT10L_LVB_Msk = 0xff0000

	// LUT10H: Graphic MMU LUT entry 10 high
	// Position of LO field.
	GFXMMU_LUT10H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT10H_LO_Msk = 0x3ffff0

	// LUT11L: Graphic MMU LUT entry 11 low
	// Position of EN field.
	GFXMMU_LUT11L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT11L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT11L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT11L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT11L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT11L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT11L_LVB_Msk = 0xff0000

	// LUT11H: Graphic MMU LUT entry 11 high
	// Position of LO field.
	GFXMMU_LUT11H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT11H_LO_Msk = 0x3ffff0

	// LUT12L: Graphic MMU LUT entry 12 low
	// Position of EN field.
	GFXMMU_LUT12L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT12L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT12L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT12L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT12L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT12L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT12L_LVB_Msk = 0xff0000

	// LUT12H: Graphic MMU LUT entry 12 high
	// Position of LO field.
	GFXMMU_LUT12H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT12H_LO_Msk = 0x3ffff0

	// LUT13L: Graphic MMU LUT entry 13 low
	// Position of EN field.
	GFXMMU_LUT13L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT13L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT13L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT13L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT13L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT13L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT13L_LVB_Msk = 0xff0000

	// LUT13H: Graphic MMU LUT entry 13 high
	// Position of LO field.
	GFXMMU_LUT13H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT13H_LO_Msk = 0x3ffff0

	// LUT14L: Graphic MMU LUT entry 14 low
	// Position of EN field.
	GFXMMU_LUT14L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT14L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT14L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT14L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT14L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT14L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT14L_LVB_Msk = 0xff0000

	// LUT14H: Graphic MMU LUT entry 14 high
	// Position of LO field.
	GFXMMU_LUT14H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT14H_LO_Msk = 0x3ffff0

	// LUT15L: Graphic MMU LUT entry 15 low
	// Position of EN field.
	GFXMMU_LUT15L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT15L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT15L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT15L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT15L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT15L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT15L_LVB_Msk = 0xff0000

	// LUT15H: Graphic MMU LUT entry 15 high
	// Position of LO field.
	GFXMMU_LUT15H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT15H_LO_Msk = 0x3ffff0

	// LUT16L: Graphic MMU LUT entry 16 low
	// Position of EN field.
	GFXMMU_LUT16L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT16L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT16L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT16L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT16L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT16L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT16L_LVB_Msk = 0xff0000

	// LUT16H: Graphic MMU LUT entry 16 high
	// Position of LO field.
	GFXMMU_LUT16H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT16H_LO_Msk = 0x3ffff0

	// LUT17L: Graphic MMU LUT entry 17 low
	// Position of EN field.
	GFXMMU_LUT17L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT17L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT17L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT17L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT17L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT17L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT17L_LVB_Msk = 0xff0000

	// LUT17H: Graphic MMU LUT entry 17 high
	// Position of LO field.
	GFXMMU_LUT17H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT17H_LO_Msk = 0x3ffff0

	// LUT18L: Graphic MMU LUT entry 18 low
	// Position of EN field.
	GFXMMU_LUT18L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT18L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT18L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT18L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT18L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT18L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT18L_LVB_Msk = 0xff0000

	// LUT18H: Graphic MMU LUT entry 18 high
	// Position of LO field.
	GFXMMU_LUT18H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT18H_LO_Msk = 0x3ffff0

	// LUT19L: Graphic MMU LUT entry 19 low
	// Position of EN field.
	GFXMMU_LUT19L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT19L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT19L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT19L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT19L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT19L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT19L_LVB_Msk = 0xff0000

	// LUT19H: Graphic MMU LUT entry 19 high
	// Position of LO field.
	GFXMMU_LUT19H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT19H_LO_Msk = 0x3ffff0

	// LUT20L: Graphic MMU LUT entry 20 low
	// Position of EN field.
	GFXMMU_LUT20L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT20L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT20L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT20L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT20L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT20L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT20L_LVB_Msk = 0xff0000

	// LUT20H: Graphic MMU LUT entry 20 high
	// Position of LO field.
	GFXMMU_LUT20H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT20H_LO_Msk = 0x3ffff0

	// LUT21L: Graphic MMU LUT entry 21 low
	// Position of EN field.
	GFXMMU_LUT21L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT21L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT21L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT21L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT21L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT21L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT21L_LVB_Msk = 0xff0000

	// LUT21H: Graphic MMU LUT entry 21 high
	// Position of LO field.
	GFXMMU_LUT21H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT21H_LO_Msk = 0x3ffff0

	// LUT22L: Graphic MMU LUT entry 22 low
	// Position of EN field.
	GFXMMU_LUT22L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT22L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT22L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT22L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT22L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT22L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT22L_LVB_Msk = 0xff0000

	// LUT22H: Graphic MMU LUT entry 22 high
	// Position of LO field.
	GFXMMU_LUT22H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT22H_LO_Msk = 0x3ffff0

	// LUT23L: Graphic MMU LUT entry 23 low
	// Position of EN field.
	GFXMMU_LUT23L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT23L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT23L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT23L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT23L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT23L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT23L_LVB_Msk = 0xff0000

	// LUT23H: Graphic MMU LUT entry 23 high
	// Position of LO field.
	GFXMMU_LUT23H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT23H_LO_Msk = 0x3ffff0

	// LUT24L: Graphic MMU LUT entry 24 low
	// Position of EN field.
	GFXMMU_LUT24L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT24L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT24L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT24L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT24L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT24L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT24L_LVB_Msk = 0xff0000

	// LUT24H: Graphic MMU LUT entry 24 high
	// Position of LO field.
	GFXMMU_LUT24H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT24H_LO_Msk = 0x3ffff0

	// LUT25L: Graphic MMU LUT entry 25 low
	// Position of EN field.
	GFXMMU_LUT25L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT25L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT25L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT25L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT25L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT25L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT25L_LVB_Msk = 0xff0000

	// LUT25H: Graphic MMU LUT entry 25 high
	// Position of LO field.
	GFXMMU_LUT25H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT25H_LO_Msk = 0x3ffff0

	// LUT26L: Graphic MMU LUT entry 26 low
	// Position of EN field.
	GFXMMU_LUT26L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT26L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT26L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT26L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT26L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT26L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT26L_LVB_Msk = 0xff0000

	// LUT26H: Graphic MMU LUT entry 26 high
	// Position of LO field.
	GFXMMU_LUT26H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT26H_LO_Msk = 0x3ffff0

	// LUT27L: Graphic MMU LUT entry 27 low
	// Position of EN field.
	GFXMMU_LUT27L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT27L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT27L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT27L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT27L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT27L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT27L_LVB_Msk = 0xff0000

	// LUT27H: Graphic MMU LUT entry 27 high
	// Position of LO field.
	GFXMMU_LUT27H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT27H_LO_Msk = 0x3ffff0

	// LUT28L: Graphic MMU LUT entry 28 low
	// Position of EN field.
	GFXMMU_LUT28L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT28L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT28L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT28L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT28L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT28L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT28L_LVB_Msk = 0xff0000

	// LUT28H: Graphic MMU LUT entry 28 high
	// Position of LO field.
	GFXMMU_LUT28H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT28H_LO_Msk = 0x3ffff0

	// LUT29L: Graphic MMU LUT entry 29 low
	// Position of EN field.
	GFXMMU_LUT29L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT29L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT29L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT29L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT29L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT29L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT29L_LVB_Msk = 0xff0000

	// LUT29H: Graphic MMU LUT entry 29 high
	// Position of LO field.
	GFXMMU_LUT29H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT29H_LO_Msk = 0x3ffff0

	// LUT30L: Graphic MMU LUT entry 30 low
	// Position of EN field.
	GFXMMU_LUT30L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT30L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT30L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT30L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT30L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT30L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT30L_LVB_Msk = 0xff0000

	// LUT30H: Graphic MMU LUT entry 30 high
	// Position of LO field.
	GFXMMU_LUT30H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT30H_LO_Msk = 0x3ffff0

	// LUT31L: Graphic MMU LUT entry 31 low
	// Position of EN field.
	GFXMMU_LUT31L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT31L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT31L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT31L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT31L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT31L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT31L_LVB_Msk = 0xff0000

	// LUT31H: Graphic MMU LUT entry 31 high
	// Position of LO field.
	GFXMMU_LUT31H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT31H_LO_Msk = 0x3ffff0

	// LUT32L: Graphic MMU LUT entry 32 low
	// Position of EN field.
	GFXMMU_LUT32L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT32L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT32L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT32L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT32L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT32L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT32L_LVB_Msk = 0xff0000

	// LUT32H: Graphic MMU LUT entry 32 high
	// Position of LO field.
	GFXMMU_LUT32H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT32H_LO_Msk = 0x3ffff0

	// LUT33L: Graphic MMU LUT entry 33 low
	// Position of EN field.
	GFXMMU_LUT33L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT33L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT33L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT33L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT33L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT33L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT33L_LVB_Msk = 0xff0000

	// LUT33H: Graphic MMU LUT entry 33 high
	// Position of LO field.
	GFXMMU_LUT33H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT33H_LO_Msk = 0x3ffff0

	// LUT34L: Graphic MMU LUT entry 34 low
	// Position of EN field.
	GFXMMU_LUT34L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT34L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT34L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT34L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT34L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT34L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT34L_LVB_Msk = 0xff0000

	// LUT34H: Graphic MMU LUT entry 34 high
	// Position of LO field.
	GFXMMU_LUT34H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT34H_LO_Msk = 0x3ffff0

	// LUT35L: Graphic MMU LUT entry 35 low
	// Position of EN field.
	GFXMMU_LUT35L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT35L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT35L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT35L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT35L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT35L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT35L_LVB_Msk = 0xff0000

	// LUT35H: Graphic MMU LUT entry 35 high
	// Position of LO field.
	GFXMMU_LUT35H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT35H_LO_Msk = 0x3ffff0

	// LUT36L: Graphic MMU LUT entry 36 low
	// Position of EN field.
	GFXMMU_LUT36L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT36L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT36L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT36L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT36L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT36L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT36L_LVB_Msk = 0xff0000

	// LUT36H: Graphic MMU LUT entry 36 high
	// Position of LO field.
	GFXMMU_LUT36H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT36H_LO_Msk = 0x3ffff0

	// LUT37L: Graphic MMU LUT entry 37 low
	// Position of EN field.
	GFXMMU_LUT37L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT37L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT37L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT37L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT37L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT37L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT37L_LVB_Msk = 0xff0000

	// LUT37H: Graphic MMU LUT entry 37 high
	// Position of LO field.
	GFXMMU_LUT37H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT37H_LO_Msk = 0x3ffff0

	// LUT38L: Graphic MMU LUT entry 38 low
	// Position of EN field.
	GFXMMU_LUT38L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT38L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT38L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT38L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT38L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT38L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT38L_LVB_Msk = 0xff0000

	// LUT38H: Graphic MMU LUT entry 38 high
	// Position of LO field.
	GFXMMU_LUT38H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT38H_LO_Msk = 0x3ffff0

	// LUT39L: Graphic MMU LUT entry 39 low
	// Position of EN field.
	GFXMMU_LUT39L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT39L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT39L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT39L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT39L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT39L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT39L_LVB_Msk = 0xff0000

	// LUT39H: Graphic MMU LUT entry 39 high
	// Position of LO field.
	GFXMMU_LUT39H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT39H_LO_Msk = 0x3ffff0

	// LUT40L: Graphic MMU LUT entry 40 low
	// Position of EN field.
	GFXMMU_LUT40L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT40L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT40L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT40L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT40L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT40L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT40L_LVB_Msk = 0xff0000

	// LUT40H: Graphic MMU LUT entry 40 high
	// Position of LO field.
	GFXMMU_LUT40H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT40H_LO_Msk = 0x3ffff0

	// LUT41L: Graphic MMU LUT entry 41 low
	// Position of EN field.
	GFXMMU_LUT41L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT41L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT41L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT41L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT41L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT41L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT41L_LVB_Msk = 0xff0000

	// LUT41H: Graphic MMU LUT entry 41 high
	// Position of LO field.
	GFXMMU_LUT41H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT41H_LO_Msk = 0x3ffff0

	// LUT42L: Graphic MMU LUT entry 42 low
	// Position of EN field.
	GFXMMU_LUT42L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT42L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT42L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT42L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT42L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT42L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT42L_LVB_Msk = 0xff0000

	// LUT42H: Graphic MMU LUT entry 42 high
	// Position of LO field.
	GFXMMU_LUT42H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT42H_LO_Msk = 0x3ffff0

	// LUT43L: Graphic MMU LUT entry 43 low
	// Position of EN field.
	GFXMMU_LUT43L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT43L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT43L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT43L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT43L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT43L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT43L_LVB_Msk = 0xff0000

	// LUT43H: Graphic MMU LUT entry 43 high
	// Position of LO field.
	GFXMMU_LUT43H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT43H_LO_Msk = 0x3ffff0

	// LUT44L: Graphic MMU LUT entry 44 low
	// Position of EN field.
	GFXMMU_LUT44L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT44L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT44L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT44L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT44L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT44L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT44L_LVB_Msk = 0xff0000

	// LUT44H: Graphic MMU LUT entry 44 high
	// Position of LO field.
	GFXMMU_LUT44H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT44H_LO_Msk = 0x3ffff0

	// LUT45L: Graphic MMU LUT entry 45 low
	// Position of EN field.
	GFXMMU_LUT45L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT45L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT45L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT45L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT45L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT45L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT45L_LVB_Msk = 0xff0000

	// LUT45H: Graphic MMU LUT entry 45 high
	// Position of LO field.
	GFXMMU_LUT45H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT45H_LO_Msk = 0x3ffff0

	// LUT46L: Graphic MMU LUT entry 46 low
	// Position of EN field.
	GFXMMU_LUT46L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT46L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT46L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT46L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT46L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT46L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT46L_LVB_Msk = 0xff0000

	// LUT46H: Graphic MMU LUT entry 46 high
	// Position of LO field.
	GFXMMU_LUT46H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT46H_LO_Msk = 0x3ffff0

	// LUT47L: Graphic MMU LUT entry 47 low
	// Position of EN field.
	GFXMMU_LUT47L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT47L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT47L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT47L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT47L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT47L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT47L_LVB_Msk = 0xff0000

	// LUT47H: Graphic MMU LUT entry 47 high
	// Position of LO field.
	GFXMMU_LUT47H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT47H_LO_Msk = 0x3ffff0

	// LUT48L: Graphic MMU LUT entry 48 low
	// Position of EN field.
	GFXMMU_LUT48L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT48L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT48L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT48L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT48L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT48L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT48L_LVB_Msk = 0xff0000

	// LUT48H: Graphic MMU LUT entry 48 high
	// Position of LO field.
	GFXMMU_LUT48H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT48H_LO_Msk = 0x3ffff0

	// LUT49L: Graphic MMU LUT entry 49 low
	// Position of EN field.
	GFXMMU_LUT49L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT49L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT49L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT49L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT49L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT49L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT49L_LVB_Msk = 0xff0000

	// LUT49H: Graphic MMU LUT entry 49 high
	// Position of LO field.
	GFXMMU_LUT49H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT49H_LO_Msk = 0x3ffff0

	// LUT50L: Graphic MMU LUT entry 50 low
	// Position of EN field.
	GFXMMU_LUT50L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT50L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT50L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT50L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT50L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT50L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT50L_LVB_Msk = 0xff0000

	// LUT50H: Graphic MMU LUT entry 50 high
	// Position of LO field.
	GFXMMU_LUT50H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT50H_LO_Msk = 0x3ffff0

	// LUT51L: Graphic MMU LUT entry 51 low
	// Position of EN field.
	GFXMMU_LUT51L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT51L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT51L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT51L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT51L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT51L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT51L_LVB_Msk = 0xff0000

	// LUT51H: Graphic MMU LUT entry 51 high
	// Position of LO field.
	GFXMMU_LUT51H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT51H_LO_Msk = 0x3ffff0

	// LUT52L: Graphic MMU LUT entry 52 low
	// Position of EN field.
	GFXMMU_LUT52L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT52L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT52L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT52L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT52L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT52L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT52L_LVB_Msk = 0xff0000

	// LUT52H: Graphic MMU LUT entry 52 high
	// Position of LO field.
	GFXMMU_LUT52H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT52H_LO_Msk = 0x3ffff0

	// LUT53L: Graphic MMU LUT entry 53 low
	// Position of EN field.
	GFXMMU_LUT53L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT53L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT53L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT53L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT53L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT53L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT53L_LVB_Msk = 0xff0000

	// LUT53H: Graphic MMU LUT entry 53 high
	// Position of LO field.
	GFXMMU_LUT53H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT53H_LO_Msk = 0x3ffff0

	// LUT54L: Graphic MMU LUT entry 54 low
	// Position of EN field.
	GFXMMU_LUT54L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT54L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT54L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT54L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT54L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT54L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT54L_LVB_Msk = 0xff0000

	// LUT54H: Graphic MMU LUT entry 54 high
	// Position of LO field.
	GFXMMU_LUT54H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT54H_LO_Msk = 0x3ffff0

	// LUT55L: Graphic MMU LUT entry 55 low
	// Position of EN field.
	GFXMMU_LUT55L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT55L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT55L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT55L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT55L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT55L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT55L_LVB_Msk = 0xff0000

	// LUT55H: Graphic MMU LUT entry 55 high
	// Position of LO field.
	GFXMMU_LUT55H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT55H_LO_Msk = 0x3ffff0

	// LUT56L: Graphic MMU LUT entry 56 low
	// Position of EN field.
	GFXMMU_LUT56L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT56L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT56L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT56L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT56L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT56L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT56L_LVB_Msk = 0xff0000

	// LUT56H: Graphic MMU LUT entry 56 high
	// Position of LO field.
	GFXMMU_LUT56H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT56H_LO_Msk = 0x3ffff0

	// LUT57L: Graphic MMU LUT entry 57 low
	// Position of EN field.
	GFXMMU_LUT57L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT57L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT57L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT57L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT57L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT57L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT57L_LVB_Msk = 0xff0000

	// LUT57H: Graphic MMU LUT entry 57 high
	// Position of LO field.
	GFXMMU_LUT57H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT57H_LO_Msk = 0x3ffff0

	// LUT58L: Graphic MMU LUT entry 58 low
	// Position of EN field.
	GFXMMU_LUT58L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT58L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT58L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT58L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT58L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT58L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT58L_LVB_Msk = 0xff0000

	// LUT58H: Graphic MMU LUT entry 58 high
	// Position of LO field.
	GFXMMU_LUT58H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT58H_LO_Msk = 0x3ffff0

	// LUT59L: Graphic MMU LUT entry 59 low
	// Position of EN field.
	GFXMMU_LUT59L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT59L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT59L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT59L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT59L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT59L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT59L_LVB_Msk = 0xff0000

	// LUT59H: Graphic MMU LUT entry 59 high
	// Position of LO field.
	GFXMMU_LUT59H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT59H_LO_Msk = 0x3ffff0

	// LUT60L: Graphic MMU LUT entry 60 low
	// Position of EN field.
	GFXMMU_LUT60L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT60L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT60L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT60L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT60L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT60L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT60L_LVB_Msk = 0xff0000

	// LUT60H: Graphic MMU LUT entry 60 high
	// Position of LO field.
	GFXMMU_LUT60H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT60H_LO_Msk = 0x3ffff0

	// LUT61L: Graphic MMU LUT entry 61 low
	// Position of EN field.
	GFXMMU_LUT61L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT61L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT61L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT61L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT61L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT61L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT61L_LVB_Msk = 0xff0000

	// LUT61H: Graphic MMU LUT entry 61 high
	// Position of LO field.
	GFXMMU_LUT61H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT61H_LO_Msk = 0x3ffff0

	// LUT62L: Graphic MMU LUT entry 62 low
	// Position of EN field.
	GFXMMU_LUT62L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT62L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT62L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT62L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT62L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT62L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT62L_LVB_Msk = 0xff0000

	// LUT62H: Graphic MMU LUT entry 62 high
	// Position of LO field.
	GFXMMU_LUT62H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT62H_LO_Msk = 0x3ffff0

	// LUT63L: Graphic MMU LUT entry 63 low
	// Position of EN field.
	GFXMMU_LUT63L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT63L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT63L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT63L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT63L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT63L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT63L_LVB_Msk = 0xff0000

	// LUT63H: Graphic MMU LUT entry 63 high
	// Position of LO field.
	GFXMMU_LUT63H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT63H_LO_Msk = 0x3ffff0

	// LUT64L: Graphic MMU LUT entry 64 low
	// Position of EN field.
	GFXMMU_LUT64L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT64L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT64L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT64L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT64L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT64L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT64L_LVB_Msk = 0xff0000

	// LUT64H: Graphic MMU LUT entry 64 high
	// Position of LO field.
	GFXMMU_LUT64H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT64H_LO_Msk = 0x3ffff0

	// LUT65L: Graphic MMU LUT entry 65 low
	// Position of EN field.
	GFXMMU_LUT65L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT65L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT65L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT65L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT65L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT65L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT65L_LVB_Msk = 0xff0000

	// LUT65H: Graphic MMU LUT entry 65 high
	// Position of LO field.
	GFXMMU_LUT65H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT65H_LO_Msk = 0x3ffff0

	// LUT66L: Graphic MMU LUT entry 66 low
	// Position of EN field.
	GFXMMU_LUT66L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT66L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT66L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT66L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT66L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT66L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT66L_LVB_Msk = 0xff0000

	// LUT66H: Graphic MMU LUT entry 66 high
	// Position of LO field.
	GFXMMU_LUT66H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT66H_LO_Msk = 0x3ffff0

	// LUT67L: Graphic MMU LUT entry 67 low
	// Position of EN field.
	GFXMMU_LUT67L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT67L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT67L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT67L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT67L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT67L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT67L_LVB_Msk = 0xff0000

	// LUT67H: Graphic MMU LUT entry 67 high
	// Position of LO field.
	GFXMMU_LUT67H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT67H_LO_Msk = 0x3ffff0

	// LUT68L: Graphic MMU LUT entry 68 low
	// Position of EN field.
	GFXMMU_LUT68L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT68L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT68L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT68L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT68L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT68L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT68L_LVB_Msk = 0xff0000

	// LUT68H: Graphic MMU LUT entry 68 high
	// Position of LO field.
	GFXMMU_LUT68H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT68H_LO_Msk = 0x3ffff0

	// LUT69L: Graphic MMU LUT entry 69 low
	// Position of EN field.
	GFXMMU_LUT69L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT69L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT69L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT69L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT69L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT69L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT69L_LVB_Msk = 0xff0000

	// LUT69H: Graphic MMU LUT entry 69 high
	// Position of LO field.
	GFXMMU_LUT69H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT69H_LO_Msk = 0x3ffff0

	// LUT70L: Graphic MMU LUT entry 70 low
	// Position of EN field.
	GFXMMU_LUT70L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT70L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT70L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT70L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT70L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT70L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT70L_LVB_Msk = 0xff0000

	// LUT70H: Graphic MMU LUT entry 70 high
	// Position of LO field.
	GFXMMU_LUT70H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT70H_LO_Msk = 0x3ffff0

	// LUT71L: Graphic MMU LUT entry 71 low
	// Position of EN field.
	GFXMMU_LUT71L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT71L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT71L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT71L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT71L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT71L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT71L_LVB_Msk = 0xff0000

	// LUT71H: Graphic MMU LUT entry 71 high
	// Position of LO field.
	GFXMMU_LUT71H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT71H_LO_Msk = 0x3ffff0

	// LUT72L: Graphic MMU LUT entry 72 low
	// Position of EN field.
	GFXMMU_LUT72L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT72L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT72L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT72L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT72L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT72L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT72L_LVB_Msk = 0xff0000

	// LUT72H: Graphic MMU LUT entry 72 high
	// Position of LO field.
	GFXMMU_LUT72H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT72H_LO_Msk = 0x3ffff0

	// LUT73L: Graphic MMU LUT entry 73 low
	// Position of EN field.
	GFXMMU_LUT73L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT73L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT73L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT73L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT73L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT73L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT73L_LVB_Msk = 0xff0000

	// LUT73H: Graphic MMU LUT entry 73 high
	// Position of LO field.
	GFXMMU_LUT73H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT73H_LO_Msk = 0x3ffff0

	// LUT74L: Graphic MMU LUT entry 74 low
	// Position of EN field.
	GFXMMU_LUT74L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT74L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT74L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT74L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT74L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT74L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT74L_LVB_Msk = 0xff0000

	// LUT74H: Graphic MMU LUT entry 74 high
	// Position of LO field.
	GFXMMU_LUT74H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT74H_LO_Msk = 0x3ffff0

	// LUT75L: Graphic MMU LUT entry 75 low
	// Position of EN field.
	GFXMMU_LUT75L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT75L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT75L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT75L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT75L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT75L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT75L_LVB_Msk = 0xff0000

	// LUT75H: Graphic MMU LUT entry 75 high
	// Position of LO field.
	GFXMMU_LUT75H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT75H_LO_Msk = 0x3ffff0

	// LUT76L: Graphic MMU LUT entry 76 low
	// Position of EN field.
	GFXMMU_LUT76L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT76L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT76L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT76L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT76L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT76L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT76L_LVB_Msk = 0xff0000

	// LUT76H: Graphic MMU LUT entry 76 high
	// Position of LO field.
	GFXMMU_LUT76H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT76H_LO_Msk = 0x3ffff0

	// LUT77L: Graphic MMU LUT entry 77 low
	// Position of EN field.
	GFXMMU_LUT77L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT77L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT77L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT77L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT77L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT77L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT77L_LVB_Msk = 0xff0000

	// LUT77H: Graphic MMU LUT entry 77 high
	// Position of LO field.
	GFXMMU_LUT77H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT77H_LO_Msk = 0x3ffff0

	// LUT78L: Graphic MMU LUT entry 78 low
	// Position of EN field.
	GFXMMU_LUT78L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT78L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT78L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT78L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT78L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT78L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT78L_LVB_Msk = 0xff0000

	// LUT78H: Graphic MMU LUT entry 78 high
	// Position of LO field.
	GFXMMU_LUT78H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT78H_LO_Msk = 0x3ffff0

	// LUT79L: Graphic MMU LUT entry 79 low
	// Position of EN field.
	GFXMMU_LUT79L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT79L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT79L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT79L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT79L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT79L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT79L_LVB_Msk = 0xff0000

	// LUT79H: Graphic MMU LUT entry 79 high
	// Position of LO field.
	GFXMMU_LUT79H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT79H_LO_Msk = 0x3ffff0

	// LUT80L: Graphic MMU LUT entry 80 low
	// Position of EN field.
	GFXMMU_LUT80L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT80L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT80L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT80L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT80L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT80L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT80L_LVB_Msk = 0xff0000

	// LUT80H: Graphic MMU LUT entry 80 high
	// Position of LO field.
	GFXMMU_LUT80H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT80H_LO_Msk = 0x3ffff0

	// LUT81L: Graphic MMU LUT entry 81 low
	// Position of EN field.
	GFXMMU_LUT81L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT81L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT81L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT81L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT81L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT81L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT81L_LVB_Msk = 0xff0000

	// LUT81H: Graphic MMU LUT entry 81 high
	// Position of LO field.
	GFXMMU_LUT81H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT81H_LO_Msk = 0x3ffff0

	// LUT82L: Graphic MMU LUT entry 82 low
	// Position of EN field.
	GFXMMU_LUT82L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT82L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT82L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT82L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT82L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT82L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT82L_LVB_Msk = 0xff0000

	// LUT82H: Graphic MMU LUT entry 82 high
	// Position of LO field.
	GFXMMU_LUT82H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT82H_LO_Msk = 0x3ffff0

	// LUT83L: Graphic MMU LUT entry 83 low
	// Position of EN field.
	GFXMMU_LUT83L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT83L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT83L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT83L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT83L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT83L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT83L_LVB_Msk = 0xff0000

	// LUT83H: Graphic MMU LUT entry 83 high
	// Position of LO field.
	GFXMMU_LUT83H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT83H_LO_Msk = 0x3ffff0

	// LUT84L: Graphic MMU LUT entry 84 low
	// Position of EN field.
	GFXMMU_LUT84L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT84L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT84L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT84L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT84L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT84L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT84L_LVB_Msk = 0xff0000

	// LUT84H: Graphic MMU LUT entry 84 high
	// Position of LO field.
	GFXMMU_LUT84H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT84H_LO_Msk = 0x3ffff0

	// LUT85L: Graphic MMU LUT entry 85 low
	// Position of EN field.
	GFXMMU_LUT85L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT85L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT85L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT85L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT85L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT85L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT85L_LVB_Msk = 0xff0000

	// LUT85H: Graphic MMU LUT entry 85 high
	// Position of LO field.
	GFXMMU_LUT85H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT85H_LO_Msk = 0x3ffff0

	// LUT86L: Graphic MMU LUT entry 86 low
	// Position of EN field.
	GFXMMU_LUT86L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT86L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT86L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT86L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT86L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT86L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT86L_LVB_Msk = 0xff0000

	// LUT86H: Graphic MMU LUT entry 86 high
	// Position of LO field.
	GFXMMU_LUT86H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT86H_LO_Msk = 0x3ffff0

	// LUT87L: Graphic MMU LUT entry 87 low
	// Position of EN field.
	GFXMMU_LUT87L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT87L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT87L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT87L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT87L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT87L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT87L_LVB_Msk = 0xff0000

	// LUT87H: Graphic MMU LUT entry 87 high
	// Position of LO field.
	GFXMMU_LUT87H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT87H_LO_Msk = 0x3ffff0

	// LUT88L: Graphic MMU LUT entry 88 low
	// Position of EN field.
	GFXMMU_LUT88L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT88L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT88L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT88L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT88L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT88L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT88L_LVB_Msk = 0xff0000

	// LUT88H: Graphic MMU LUT entry 88 high
	// Position of LO field.
	GFXMMU_LUT88H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT88H_LO_Msk = 0x3ffff0

	// LUT89L: Graphic MMU LUT entry 89 low
	// Position of EN field.
	GFXMMU_LUT89L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT89L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT89L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT89L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT89L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT89L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT89L_LVB_Msk = 0xff0000

	// LUT89H: Graphic MMU LUT entry 89 high
	// Position of LO field.
	GFXMMU_LUT89H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT89H_LO_Msk = 0x3ffff0

	// LUT90L: Graphic MMU LUT entry 90 low
	// Position of EN field.
	GFXMMU_LUT90L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT90L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT90L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT90L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT90L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT90L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT90L_LVB_Msk = 0xff0000

	// LUT90H: Graphic MMU LUT entry 90 high
	// Position of LO field.
	GFXMMU_LUT90H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT90H_LO_Msk = 0x3ffff0

	// LUT91L: Graphic MMU LUT entry 91 low
	// Position of EN field.
	GFXMMU_LUT91L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT91L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT91L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT91L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT91L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT91L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT91L_LVB_Msk = 0xff0000

	// LUT91H: Graphic MMU LUT entry 91 high
	// Position of LO field.
	GFXMMU_LUT91H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT91H_LO_Msk = 0x3ffff0

	// LUT92L: Graphic MMU LUT entry 92 low
	// Position of EN field.
	GFXMMU_LUT92L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT92L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT92L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT92L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT92L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT92L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT92L_LVB_Msk = 0xff0000

	// LUT92H: Graphic MMU LUT entry 92 high
	// Position of LO field.
	GFXMMU_LUT92H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT92H_LO_Msk = 0x3ffff0

	// LUT93L: Graphic MMU LUT entry 93 low
	// Position of EN field.
	GFXMMU_LUT93L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT93L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT93L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT93L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT93L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT93L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT93L_LVB_Msk = 0xff0000

	// LUT93H: Graphic MMU LUT entry 93 high
	// Position of LO field.
	GFXMMU_LUT93H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT93H_LO_Msk = 0x3ffff0

	// LUT94L: Graphic MMU LUT entry 94 low
	// Position of EN field.
	GFXMMU_LUT94L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT94L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT94L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT94L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT94L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT94L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT94L_LVB_Msk = 0xff0000

	// LUT94H: Graphic MMU LUT entry 94 high
	// Position of LO field.
	GFXMMU_LUT94H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT94H_LO_Msk = 0x3ffff0

	// LUT95L: Graphic MMU LUT entry 95 low
	// Position of EN field.
	GFXMMU_LUT95L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT95L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT95L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT95L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT95L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT95L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT95L_LVB_Msk = 0xff0000

	// LUT95H: Graphic MMU LUT entry 95 high
	// Position of LO field.
	GFXMMU_LUT95H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT95H_LO_Msk = 0x3ffff0

	// LUT96L: Graphic MMU LUT entry 96 low
	// Position of EN field.
	GFXMMU_LUT96L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT96L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT96L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT96L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT96L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT96L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT96L_LVB_Msk = 0xff0000

	// LUT96H: Graphic MMU LUT entry 96 high
	// Position of LO field.
	GFXMMU_LUT96H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT96H_LO_Msk = 0x3ffff0

	// LUT97L: Graphic MMU LUT entry 97 low
	// Position of EN field.
	GFXMMU_LUT97L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT97L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT97L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT97L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT97L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT97L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT97L_LVB_Msk = 0xff0000

	// LUT97H: Graphic MMU LUT entry 97 high
	// Position of LO field.
	GFXMMU_LUT97H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT97H_LO_Msk = 0x3ffff0

	// LUT98L: Graphic MMU LUT entry 98 low
	// Position of EN field.
	GFXMMU_LUT98L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT98L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT98L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT98L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT98L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT98L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT98L_LVB_Msk = 0xff0000

	// LUT98H: Graphic MMU LUT entry 98 high
	// Position of LO field.
	GFXMMU_LUT98H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT98H_LO_Msk = 0x3ffff0

	// LUT99L: Graphic MMU LUT entry 99 low
	// Position of EN field.
	GFXMMU_LUT99L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT99L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT99L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT99L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT99L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT99L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT99L_LVB_Msk = 0xff0000

	// LUT99H: Graphic MMU LUT entry 99 high
	// Position of LO field.
	GFXMMU_LUT99H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT99H_LO_Msk = 0x3ffff0

	// LUT100L: Graphic MMU LUT entry 100 low
	// Position of EN field.
	GFXMMU_LUT100L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT100L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT100L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT100L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT100L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT100L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT100L_LVB_Msk = 0xff0000

	// LUT100H: Graphic MMU LUT entry 100 high
	// Position of LO field.
	GFXMMU_LUT100H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT100H_LO_Msk = 0x3ffff0

	// LUT101L: Graphic MMU LUT entry 101 low
	// Position of EN field.
	GFXMMU_LUT101L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT101L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT101L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT101L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT101L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT101L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT101L_LVB_Msk = 0xff0000

	// LUT101H: Graphic MMU LUT entry 101 high
	// Position of LO field.
	GFXMMU_LUT101H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT101H_LO_Msk = 0x3ffff0

	// LUT102L: Graphic MMU LUT entry 102 low
	// Position of EN field.
	GFXMMU_LUT102L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT102L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT102L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT102L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT102L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT102L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT102L_LVB_Msk = 0xff0000

	// LUT102H: Graphic MMU LUT entry 102 high
	// Position of LO field.
	GFXMMU_LUT102H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT102H_LO_Msk = 0x3ffff0

	// LUT103L: Graphic MMU LUT entry 103 low
	// Position of EN field.
	GFXMMU_LUT103L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT103L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT103L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT103L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT103L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT103L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT103L_LVB_Msk = 0xff0000

	// LUT103H: Graphic MMU LUT entry 103 high
	// Position of LO field.
	GFXMMU_LUT103H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT103H_LO_Msk = 0x3ffff0

	// LUT104L: Graphic MMU LUT entry 104 low
	// Position of EN field.
	GFXMMU_LUT104L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT104L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT104L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT104L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT104L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT104L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT104L_LVB_Msk = 0xff0000

	// LUT104H: Graphic MMU LUT entry 104 high
	// Position of LO field.
	GFXMMU_LUT104H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT104H_LO_Msk = 0x3ffff0

	// LUT105L: Graphic MMU LUT entry 105 low
	// Position of EN field.
	GFXMMU_LUT105L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT105L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT105L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT105L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT105L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT105L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT105L_LVB_Msk = 0xff0000

	// LUT105H: Graphic MMU LUT entry 105 high
	// Position of LO field.
	GFXMMU_LUT105H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT105H_LO_Msk = 0x3ffff0

	// LUT106L: Graphic MMU LUT entry 106 low
	// Position of EN field.
	GFXMMU_LUT106L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT106L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT106L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT106L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT106L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT106L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT106L_LVB_Msk = 0xff0000

	// LUT106H: Graphic MMU LUT entry 106 high
	// Position of LO field.
	GFXMMU_LUT106H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT106H_LO_Msk = 0x3ffff0

	// LUT107L: Graphic MMU LUT entry 107 low
	// Position of EN field.
	GFXMMU_LUT107L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT107L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT107L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT107L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT107L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT107L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT107L_LVB_Msk = 0xff0000

	// LUT107H: Graphic MMU LUT entry 107 high
	// Position of LO field.
	GFXMMU_LUT107H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT107H_LO_Msk = 0x3ffff0

	// LUT108L: Graphic MMU LUT entry 108 low
	// Position of EN field.
	GFXMMU_LUT108L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT108L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT108L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT108L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT108L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT108L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT108L_LVB_Msk = 0xff0000

	// LUT108H: Graphic MMU LUT entry 108 high
	// Position of LO field.
	GFXMMU_LUT108H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT108H_LO_Msk = 0x3ffff0

	// LUT109L: Graphic MMU LUT entry 109 low
	// Position of EN field.
	GFXMMU_LUT109L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT109L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT109L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT109L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT109L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT109L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT109L_LVB_Msk = 0xff0000

	// LUT109H: Graphic MMU LUT entry 109 high
	// Position of LO field.
	GFXMMU_LUT109H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT109H_LO_Msk = 0x3ffff0

	// LUT110L: Graphic MMU LUT entry 110 low
	// Position of EN field.
	GFXMMU_LUT110L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT110L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT110L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT110L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT110L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT110L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT110L_LVB_Msk = 0xff0000

	// LUT110H: Graphic MMU LUT entry 110 high
	// Position of LO field.
	GFXMMU_LUT110H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT110H_LO_Msk = 0x3ffff0

	// LUT111L: Graphic MMU LUT entry 111 low
	// Position of EN field.
	GFXMMU_LUT111L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT111L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT111L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT111L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT111L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT111L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT111L_LVB_Msk = 0xff0000

	// LUT111H: Graphic MMU LUT entry 111 high
	// Position of LO field.
	GFXMMU_LUT111H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT111H_LO_Msk = 0x3ffff0

	// LUT112L: Graphic MMU LUT entry 112 low
	// Position of EN field.
	GFXMMU_LUT112L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT112L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT112L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT112L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT112L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT112L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT112L_LVB_Msk = 0xff0000

	// LUT112H: Graphic MMU LUT entry 112 high
	// Position of LO field.
	GFXMMU_LUT112H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT112H_LO_Msk = 0x3ffff0

	// LUT113L: Graphic MMU LUT entry 113 low
	// Position of EN field.
	GFXMMU_LUT113L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT113L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT113L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT113L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT113L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT113L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT113L_LVB_Msk = 0xff0000

	// LUT113H: Graphic MMU LUT entry 113 high
	// Position of LO field.
	GFXMMU_LUT113H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT113H_LO_Msk = 0x3ffff0

	// LUT114L: Graphic MMU LUT entry 114 low
	// Position of EN field.
	GFXMMU_LUT114L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT114L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT114L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT114L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT114L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT114L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT114L_LVB_Msk = 0xff0000

	// LUT114H: Graphic MMU LUT entry 114 high
	// Position of LO field.
	GFXMMU_LUT114H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT114H_LO_Msk = 0x3ffff0

	// LUT115L: Graphic MMU LUT entry 115 low
	// Position of EN field.
	GFXMMU_LUT115L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT115L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT115L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT115L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT115L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT115L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT115L_LVB_Msk = 0xff0000

	// LUT115H: Graphic MMU LUT entry 115 high
	// Position of LO field.
	GFXMMU_LUT115H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT115H_LO_Msk = 0x3ffff0

	// LUT116L: Graphic MMU LUT entry 116 low
	// Position of EN field.
	GFXMMU_LUT116L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT116L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT116L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT116L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT116L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT116L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT116L_LVB_Msk = 0xff0000

	// LUT116H: Graphic MMU LUT entry 116 high
	// Position of LO field.
	GFXMMU_LUT116H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT116H_LO_Msk = 0x3ffff0

	// LUT117L: Graphic MMU LUT entry 117 low
	// Position of EN field.
	GFXMMU_LUT117L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT117L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT117L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT117L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT117L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT117L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT117L_LVB_Msk = 0xff0000

	// LUT117H: Graphic MMU LUT entry 117 high
	// Position of LO field.
	GFXMMU_LUT117H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT117H_LO_Msk = 0x3ffff0

	// LUT118L: Graphic MMU LUT entry 118 low
	// Position of EN field.
	GFXMMU_LUT118L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT118L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT118L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT118L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT118L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT118L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT118L_LVB_Msk = 0xff0000

	// LUT118H: Graphic MMU LUT entry 118 high
	// Position of LO field.
	GFXMMU_LUT118H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT118H_LO_Msk = 0x3ffff0

	// LUT119L: Graphic MMU LUT entry 119 low
	// Position of EN field.
	GFXMMU_LUT119L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT119L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT119L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT119L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT119L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT119L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT119L_LVB_Msk = 0xff0000

	// LUT119H: Graphic MMU LUT entry 119 high
	// Position of LO field.
	GFXMMU_LUT119H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT119H_LO_Msk = 0x3ffff0

	// LUT120L: Graphic MMU LUT entry 120 low
	// Position of EN field.
	GFXMMU_LUT120L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT120L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT120L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT120L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT120L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT120L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT120L_LVB_Msk = 0xff0000

	// LUT120H: Graphic MMU LUT entry 120 high
	// Position of LO field.
	GFXMMU_LUT120H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT120H_LO_Msk = 0x3ffff0

	// LUT121L: Graphic MMU LUT entry 121 low
	// Position of EN field.
	GFXMMU_LUT121L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT121L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT121L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT121L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT121L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT121L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT121L_LVB_Msk = 0xff0000

	// LUT121H: Graphic MMU LUT entry 121 high
	// Position of LO field.
	GFXMMU_LUT121H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT121H_LO_Msk = 0x3ffff0

	// LUT122L: Graphic MMU LUT entry 122 low
	// Position of EN field.
	GFXMMU_LUT122L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT122L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT122L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT122L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT122L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT122L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT122L_LVB_Msk = 0xff0000

	// LUT122H: Graphic MMU LUT entry 122 high
	// Position of LO field.
	GFXMMU_LUT122H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT122H_LO_Msk = 0x3ffff0

	// LUT123L: Graphic MMU LUT entry 123 low
	// Position of EN field.
	GFXMMU_LUT123L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT123L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT123L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT123L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT123L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT123L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT123L_LVB_Msk = 0xff0000

	// LUT123H: Graphic MMU LUT entry 123 high
	// Position of LO field.
	GFXMMU_LUT123H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT123H_LO_Msk = 0x3ffff0

	// LUT124L: Graphic MMU LUT entry 124 low
	// Position of EN field.
	GFXMMU_LUT124L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT124L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT124L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT124L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT124L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT124L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT124L_LVB_Msk = 0xff0000

	// LUT124H: Graphic MMU LUT entry 124 high
	// Position of LO field.
	GFXMMU_LUT124H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT124H_LO_Msk = 0x3ffff0

	// LUT125L: Graphic MMU LUT entry 125 low
	// Position of EN field.
	GFXMMU_LUT125L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT125L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT125L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT125L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT125L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT125L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT125L_LVB_Msk = 0xff0000

	// LUT125H: Graphic MMU LUT entry 125 high
	// Position of LO field.
	GFXMMU_LUT125H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT125H_LO_Msk = 0x3ffff0

	// LUT126L: Graphic MMU LUT entry 126 low
	// Position of EN field.
	GFXMMU_LUT126L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT126L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT126L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT126L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT126L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT126L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT126L_LVB_Msk = 0xff0000

	// LUT126H: Graphic MMU LUT entry 126 high
	// Position of LO field.
	GFXMMU_LUT126H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT126H_LO_Msk = 0x3ffff0

	// LUT127L: Graphic MMU LUT entry 127 low
	// Position of EN field.
	GFXMMU_LUT127L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT127L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT127L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT127L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT127L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT127L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT127L_LVB_Msk = 0xff0000

	// LUT127H: Graphic MMU LUT entry 127 high
	// Position of LO field.
	GFXMMU_LUT127H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT127H_LO_Msk = 0x3ffff0

	// LUT128L: Graphic MMU LUT entry 128 low
	// Position of EN field.
	GFXMMU_LUT128L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT128L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT128L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT128L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT128L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT128L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT128L_LVB_Msk = 0xff0000

	// LUT128H: Graphic MMU LUT entry 128 high
	// Position of LO field.
	GFXMMU_LUT128H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT128H_LO_Msk = 0x3ffff0

	// LUT129L: Graphic MMU LUT entry 129 low
	// Position of EN field.
	GFXMMU_LUT129L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT129L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT129L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT129L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT129L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT129L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT129L_LVB_Msk = 0xff0000

	// LUT129H: Graphic MMU LUT entry 129 high
	// Position of LO field.
	GFXMMU_LUT129H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT129H_LO_Msk = 0x3ffff0

	// LUT130L: Graphic MMU LUT entry 130 low
	// Position of EN field.
	GFXMMU_LUT130L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT130L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT130L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT130L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT130L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT130L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT130L_LVB_Msk = 0xff0000

	// LUT130H: Graphic MMU LUT entry 130 high
	// Position of LO field.
	GFXMMU_LUT130H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT130H_LO_Msk = 0x3ffff0

	// LUT131L: Graphic MMU LUT entry 131 low
	// Position of EN field.
	GFXMMU_LUT131L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT131L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT131L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT131L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT131L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT131L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT131L_LVB_Msk = 0xff0000

	// LUT131H: Graphic MMU LUT entry 131 high
	// Position of LO field.
	GFXMMU_LUT131H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT131H_LO_Msk = 0x3ffff0

	// LUT132L: Graphic MMU LUT entry 132 low
	// Position of EN field.
	GFXMMU_LUT132L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT132L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT132L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT132L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT132L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT132L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT132L_LVB_Msk = 0xff0000

	// LUT132H: Graphic MMU LUT entry 132 high
	// Position of LO field.
	GFXMMU_LUT132H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT132H_LO_Msk = 0x3ffff0

	// LUT133L: Graphic MMU LUT entry 133 low
	// Position of EN field.
	GFXMMU_LUT133L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT133L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT133L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT133L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT133L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT133L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT133L_LVB_Msk = 0xff0000

	// LUT133H: Graphic MMU LUT entry 133 high
	// Position of LO field.
	GFXMMU_LUT133H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT133H_LO_Msk = 0x3ffff0

	// LUT134L: Graphic MMU LUT entry 134 low
	// Position of EN field.
	GFXMMU_LUT134L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT134L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT134L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT134L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT134L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT134L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT134L_LVB_Msk = 0xff0000

	// LUT134H: Graphic MMU LUT entry 134 high
	// Position of LO field.
	GFXMMU_LUT134H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT134H_LO_Msk = 0x3ffff0

	// LUT135L: Graphic MMU LUT entry 135 low
	// Position of EN field.
	GFXMMU_LUT135L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT135L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT135L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT135L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT135L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT135L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT135L_LVB_Msk = 0xff0000

	// LUT135H: Graphic MMU LUT entry 135 high
	// Position of LO field.
	GFXMMU_LUT135H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT135H_LO_Msk = 0x3ffff0

	// LUT136L: Graphic MMU LUT entry 136 low
	// Position of EN field.
	GFXMMU_LUT136L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT136L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT136L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT136L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT136L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT136L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT136L_LVB_Msk = 0xff0000

	// LUT136H: Graphic MMU LUT entry 136 high
	// Position of LO field.
	GFXMMU_LUT136H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT136H_LO_Msk = 0x3ffff0

	// LUT137L: Graphic MMU LUT entry 137 low
	// Position of EN field.
	GFXMMU_LUT137L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT137L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT137L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT137L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT137L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT137L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT137L_LVB_Msk = 0xff0000

	// LUT137H: Graphic MMU LUT entry 137 high
	// Position of LO field.
	GFXMMU_LUT137H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT137H_LO_Msk = 0x3ffff0

	// LUT138L: Graphic MMU LUT entry 138 low
	// Position of EN field.
	GFXMMU_LUT138L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT138L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT138L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT138L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT138L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT138L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT138L_LVB_Msk = 0xff0000

	// LUT138H: Graphic MMU LUT entry 138 high
	// Position of LO field.
	GFXMMU_LUT138H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT138H_LO_Msk = 0x3ffff0

	// LUT139L: Graphic MMU LUT entry 139 low
	// Position of EN field.
	GFXMMU_LUT139L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT139L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT139L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT139L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT139L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT139L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT139L_LVB_Msk = 0xff0000

	// LUT139H: Graphic MMU LUT entry 139 high
	// Position of LO field.
	GFXMMU_LUT139H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT139H_LO_Msk = 0x3ffff0

	// LUT140L: Graphic MMU LUT entry 140 low
	// Position of EN field.
	GFXMMU_LUT140L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT140L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT140L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT140L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT140L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT140L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT140L_LVB_Msk = 0xff0000

	// LUT140H: Graphic MMU LUT entry 140 high
	// Position of LO field.
	GFXMMU_LUT140H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT140H_LO_Msk = 0x3ffff0

	// LUT141L: Graphic MMU LUT entry 141 low
	// Position of EN field.
	GFXMMU_LUT141L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT141L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT141L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT141L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT141L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT141L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT141L_LVB_Msk = 0xff0000

	// LUT141H: Graphic MMU LUT entry 141 high
	// Position of LO field.
	GFXMMU_LUT141H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT141H_LO_Msk = 0x3ffff0

	// LUT142L: Graphic MMU LUT entry 142 low
	// Position of EN field.
	GFXMMU_LUT142L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT142L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT142L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT142L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT142L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT142L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT142L_LVB_Msk = 0xff0000

	// LUT142H: Graphic MMU LUT entry 142 high
	// Position of LO field.
	GFXMMU_LUT142H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT142H_LO_Msk = 0x3ffff0

	// LUT143L: Graphic MMU LUT entry 143 low
	// Position of EN field.
	GFXMMU_LUT143L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT143L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT143L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT143L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT143L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT143L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT143L_LVB_Msk = 0xff0000

	// LUT143H: Graphic MMU LUT entry 143 high
	// Position of LO field.
	GFXMMU_LUT143H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT143H_LO_Msk = 0x3ffff0

	// LUT144L: Graphic MMU LUT entry 144 low
	// Position of EN field.
	GFXMMU_LUT144L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT144L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT144L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT144L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT144L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT144L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT144L_LVB_Msk = 0xff0000

	// LUT144H: Graphic MMU LUT entry 144 high
	// Position of LO field.
	GFXMMU_LUT144H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT144H_LO_Msk = 0x3ffff0

	// LUT145L: Graphic MMU LUT entry 145 low
	// Position of EN field.
	GFXMMU_LUT145L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT145L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT145L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT145L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT145L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT145L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT145L_LVB_Msk = 0xff0000

	// LUT145H: Graphic MMU LUT entry 145 high
	// Position of LO field.
	GFXMMU_LUT145H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT145H_LO_Msk = 0x3ffff0

	// LUT146L: Graphic MMU LUT entry 146 low
	// Position of EN field.
	GFXMMU_LUT146L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT146L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT146L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT146L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT146L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT146L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT146L_LVB_Msk = 0xff0000

	// LUT146H: Graphic MMU LUT entry 146 high
	// Position of LO field.
	GFXMMU_LUT146H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT146H_LO_Msk = 0x3ffff0

	// LUT147L: Graphic MMU LUT entry 147 low
	// Position of EN field.
	GFXMMU_LUT147L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT147L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT147L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT147L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT147L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT147L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT147L_LVB_Msk = 0xff0000

	// LUT147H: Graphic MMU LUT entry 147 high
	// Position of LO field.
	GFXMMU_LUT147H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT147H_LO_Msk = 0x3ffff0

	// LUT148L: Graphic MMU LUT entry 148 low
	// Position of EN field.
	GFXMMU_LUT148L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT148L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT148L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT148L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT148L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT148L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT148L_LVB_Msk = 0xff0000

	// LUT148H: Graphic MMU LUT entry 148 high
	// Position of LO field.
	GFXMMU_LUT148H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT148H_LO_Msk = 0x3ffff0

	// LUT149L: Graphic MMU LUT entry 149 low
	// Position of EN field.
	GFXMMU_LUT149L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT149L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT149L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT149L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT149L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT149L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT149L_LVB_Msk = 0xff0000

	// LUT149H: Graphic MMU LUT entry 149 high
	// Position of LO field.
	GFXMMU_LUT149H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT149H_LO_Msk = 0x3ffff0

	// LUT150L: Graphic MMU LUT entry 150 low
	// Position of EN field.
	GFXMMU_LUT150L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT150L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT150L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT150L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT150L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT150L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT150L_LVB_Msk = 0xff0000

	// LUT150H: Graphic MMU LUT entry 150 high
	// Position of LO field.
	GFXMMU_LUT150H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT150H_LO_Msk = 0x3ffff0

	// LUT151L: Graphic MMU LUT entry 151 low
	// Position of EN field.
	GFXMMU_LUT151L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT151L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT151L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT151L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT151L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT151L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT151L_LVB_Msk = 0xff0000

	// LUT151H: Graphic MMU LUT entry 151 high
	// Position of LO field.
	GFXMMU_LUT151H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT151H_LO_Msk = 0x3ffff0

	// LUT152L: Graphic MMU LUT entry 152 low
	// Position of EN field.
	GFXMMU_LUT152L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT152L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT152L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT152L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT152L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT152L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT152L_LVB_Msk = 0xff0000

	// LUT152H: Graphic MMU LUT entry 152 high
	// Position of LO field.
	GFXMMU_LUT152H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT152H_LO_Msk = 0x3ffff0

	// LUT153L: Graphic MMU LUT entry 153 low
	// Position of EN field.
	GFXMMU_LUT153L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT153L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT153L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT153L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT153L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT153L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT153L_LVB_Msk = 0xff0000

	// LUT153H: Graphic MMU LUT entry 153 high
	// Position of LO field.
	GFXMMU_LUT153H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT153H_LO_Msk = 0x3ffff0

	// LUT154L: Graphic MMU LUT entry 154 low
	// Position of EN field.
	GFXMMU_LUT154L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT154L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT154L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT154L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT154L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT154L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT154L_LVB_Msk = 0xff0000

	// LUT154H: Graphic MMU LUT entry 154 high
	// Position of LO field.
	GFXMMU_LUT154H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT154H_LO_Msk = 0x3ffff0

	// LUT155L: Graphic MMU LUT entry 155 low
	// Position of EN field.
	GFXMMU_LUT155L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT155L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT155L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT155L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT155L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT155L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT155L_LVB_Msk = 0xff0000

	// LUT155H: Graphic MMU LUT entry 155 high
	// Position of LO field.
	GFXMMU_LUT155H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT155H_LO_Msk = 0x3ffff0

	// LUT156L: Graphic MMU LUT entry 156 low
	// Position of EN field.
	GFXMMU_LUT156L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT156L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT156L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT156L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT156L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT156L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT156L_LVB_Msk = 0xff0000

	// LUT156H: Graphic MMU LUT entry 156 high
	// Position of LO field.
	GFXMMU_LUT156H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT156H_LO_Msk = 0x3ffff0

	// LUT157L: Graphic MMU LUT entry 157 low
	// Position of EN field.
	GFXMMU_LUT157L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT157L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT157L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT157L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT157L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT157L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT157L_LVB_Msk = 0xff0000

	// LUT157H: Graphic MMU LUT entry 157 high
	// Position of LO field.
	GFXMMU_LUT157H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT157H_LO_Msk = 0x3ffff0

	// LUT158L: Graphic MMU LUT entry 158 low
	// Position of EN field.
	GFXMMU_LUT158L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT158L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT158L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT158L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT158L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT158L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT158L_LVB_Msk = 0xff0000

	// LUT158H: Graphic MMU LUT entry 158 high
	// Position of LO field.
	GFXMMU_LUT158H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT158H_LO_Msk = 0x3ffff0

	// LUT159L: Graphic MMU LUT entry 159 low
	// Position of EN field.
	GFXMMU_LUT159L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT159L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT159L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT159L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT159L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT159L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT159L_LVB_Msk = 0xff0000

	// LUT159H: Graphic MMU LUT entry 159 high
	// Position of LO field.
	GFXMMU_LUT159H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT159H_LO_Msk = 0x3ffff0

	// LUT160L: Graphic MMU LUT entry 160 low
	// Position of EN field.
	GFXMMU_LUT160L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT160L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT160L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT160L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT160L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT160L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT160L_LVB_Msk = 0xff0000

	// LUT160H: Graphic MMU LUT entry 160 high
	// Position of LO field.
	GFXMMU_LUT160H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT160H_LO_Msk = 0x3ffff0

	// LUT161L: Graphic MMU LUT entry 161 low
	// Position of EN field.
	GFXMMU_LUT161L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT161L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT161L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT161L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT161L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT161L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT161L_LVB_Msk = 0xff0000

	// LUT161H: Graphic MMU LUT entry 161 high
	// Position of LO field.
	GFXMMU_LUT161H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT161H_LO_Msk = 0x3ffff0

	// LUT162L: Graphic MMU LUT entry 162 low
	// Position of EN field.
	GFXMMU_LUT162L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT162L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT162L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT162L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT162L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT162L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT162L_LVB_Msk = 0xff0000

	// LUT162H: Graphic MMU LUT entry 162 high
	// Position of LO field.
	GFXMMU_LUT162H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT162H_LO_Msk = 0x3ffff0

	// LUT163L: Graphic MMU LUT entry 163 low
	// Position of EN field.
	GFXMMU_LUT163L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT163L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT163L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT163L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT163L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT163L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT163L_LVB_Msk = 0xff0000

	// LUT163H: Graphic MMU LUT entry 163 high
	// Position of LO field.
	GFXMMU_LUT163H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT163H_LO_Msk = 0x3ffff0

	// LUT164L: Graphic MMU LUT entry 164 low
	// Position of EN field.
	GFXMMU_LUT164L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT164L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT164L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT164L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT164L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT164L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT164L_LVB_Msk = 0xff0000

	// LUT164H: Graphic MMU LUT entry 164 high
	// Position of LO field.
	GFXMMU_LUT164H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT164H_LO_Msk = 0x3ffff0

	// LUT165L: Graphic MMU LUT entry 165 low
	// Position of EN field.
	GFXMMU_LUT165L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT165L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT165L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT165L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT165L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT165L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT165L_LVB_Msk = 0xff0000

	// LUT165H: Graphic MMU LUT entry 165 high
	// Position of LO field.
	GFXMMU_LUT165H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT165H_LO_Msk = 0x3ffff0

	// LUT166L: Graphic MMU LUT entry 166 low
	// Position of EN field.
	GFXMMU_LUT166L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT166L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT166L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT166L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT166L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT166L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT166L_LVB_Msk = 0xff0000

	// LUT166H: Graphic MMU LUT entry 166 high
	// Position of LO field.
	GFXMMU_LUT166H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT166H_LO_Msk = 0x3ffff0

	// LUT167L: Graphic MMU LUT entry 167 low
	// Position of EN field.
	GFXMMU_LUT167L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT167L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT167L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT167L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT167L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT167L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT167L_LVB_Msk = 0xff0000

	// LUT167H: Graphic MMU LUT entry 167 high
	// Position of LO field.
	GFXMMU_LUT167H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT167H_LO_Msk = 0x3ffff0

	// LUT168L: Graphic MMU LUT entry 168 low
	// Position of EN field.
	GFXMMU_LUT168L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT168L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT168L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT168L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT168L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT168L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT168L_LVB_Msk = 0xff0000

	// LUT168H: Graphic MMU LUT entry 168 high
	// Position of LO field.
	GFXMMU_LUT168H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT168H_LO_Msk = 0x3ffff0

	// LUT169L: Graphic MMU LUT entry 169 low
	// Position of EN field.
	GFXMMU_LUT169L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT169L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT169L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT169L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT169L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT169L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT169L_LVB_Msk = 0xff0000

	// LUT169H: Graphic MMU LUT entry 169 high
	// Position of LO field.
	GFXMMU_LUT169H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT169H_LO_Msk = 0x3ffff0

	// LUT170L: Graphic MMU LUT entry 170 low
	// Position of EN field.
	GFXMMU_LUT170L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT170L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT170L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT170L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT170L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT170L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT170L_LVB_Msk = 0xff0000

	// LUT170H: Graphic MMU LUT entry 170 high
	// Position of LO field.
	GFXMMU_LUT170H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT170H_LO_Msk = 0x3ffff0

	// LUT171L: Graphic MMU LUT entry 171 low
	// Position of EN field.
	GFXMMU_LUT171L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT171L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT171L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT171L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT171L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT171L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT171L_LVB_Msk = 0xff0000

	// LUT171H: Graphic MMU LUT entry 171 high
	// Position of LO field.
	GFXMMU_LUT171H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT171H_LO_Msk = 0x3ffff0

	// LUT172L: Graphic MMU LUT entry 172 low
	// Position of EN field.
	GFXMMU_LUT172L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT172L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT172L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT172L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT172L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT172L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT172L_LVB_Msk = 0xff0000

	// LUT172H: Graphic MMU LUT entry 172 high
	// Position of LO field.
	GFXMMU_LUT172H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT172H_LO_Msk = 0x3ffff0

	// LUT173L: Graphic MMU LUT entry 173 low
	// Position of EN field.
	GFXMMU_LUT173L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT173L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT173L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT173L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT173L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT173L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT173L_LVB_Msk = 0xff0000

	// LUT173H: Graphic MMU LUT entry 173 high
	// Position of LO field.
	GFXMMU_LUT173H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT173H_LO_Msk = 0x3ffff0

	// LUT174L: Graphic MMU LUT entry 174 low
	// Position of EN field.
	GFXMMU_LUT174L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT174L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT174L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT174L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT174L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT174L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT174L_LVB_Msk = 0xff0000

	// LUT174H: Graphic MMU LUT entry 174 high
	// Position of LO field.
	GFXMMU_LUT174H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT174H_LO_Msk = 0x3ffff0

	// LUT175L: Graphic MMU LUT entry 175 low
	// Position of EN field.
	GFXMMU_LUT175L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT175L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT175L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT175L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT175L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT175L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT175L_LVB_Msk = 0xff0000

	// LUT175H: Graphic MMU LUT entry 175 high
	// Position of LO field.
	GFXMMU_LUT175H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT175H_LO_Msk = 0x3ffff0

	// LUT176L: Graphic MMU LUT entry 176 low
	// Position of EN field.
	GFXMMU_LUT176L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT176L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT176L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT176L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT176L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT176L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT176L_LVB_Msk = 0xff0000

	// LUT176H: Graphic MMU LUT entry 176 high
	// Position of LO field.
	GFXMMU_LUT176H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT176H_LO_Msk = 0x3ffff0

	// LUT177L: Graphic MMU LUT entry 177 low
	// Position of EN field.
	GFXMMU_LUT177L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT177L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT177L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT177L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT177L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT177L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT177L_LVB_Msk = 0xff0000

	// LUT177H: Graphic MMU LUT entry 177 high
	// Position of LO field.
	GFXMMU_LUT177H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT177H_LO_Msk = 0x3ffff0

	// LUT178L: Graphic MMU LUT entry 178 low
	// Position of EN field.
	GFXMMU_LUT178L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT178L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT178L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT178L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT178L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT178L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT178L_LVB_Msk = 0xff0000

	// LUT178H: Graphic MMU LUT entry 178 high
	// Position of LO field.
	GFXMMU_LUT178H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT178H_LO_Msk = 0x3ffff0

	// LUT179L: Graphic MMU LUT entry 179 low
	// Position of EN field.
	GFXMMU_LUT179L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT179L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT179L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT179L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT179L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT179L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT179L_LVB_Msk = 0xff0000

	// LUT179H: Graphic MMU LUT entry 179 high
	// Position of LO field.
	GFXMMU_LUT179H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT179H_LO_Msk = 0x3ffff0

	// LUT180L: Graphic MMU LUT entry 180 low
	// Position of EN field.
	GFXMMU_LUT180L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT180L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT180L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT180L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT180L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT180L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT180L_LVB_Msk = 0xff0000

	// LUT180H: Graphic MMU LUT entry 180 high
	// Position of LO field.
	GFXMMU_LUT180H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT180H_LO_Msk = 0x3ffff0

	// LUT181L: Graphic MMU LUT entry 181 low
	// Position of EN field.
	GFXMMU_LUT181L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT181L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT181L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT181L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT181L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT181L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT181L_LVB_Msk = 0xff0000

	// LUT181H: Graphic MMU LUT entry 181 high
	// Position of LO field.
	GFXMMU_LUT181H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT181H_LO_Msk = 0x3ffff0

	// LUT182L: Graphic MMU LUT entry 182 low
	// Position of EN field.
	GFXMMU_LUT182L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT182L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT182L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT182L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT182L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT182L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT182L_LVB_Msk = 0xff0000

	// LUT182H: Graphic MMU LUT entry 182 high
	// Position of LO field.
	GFXMMU_LUT182H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT182H_LO_Msk = 0x3ffff0

	// LUT183L: Graphic MMU LUT entry 183 low
	// Position of EN field.
	GFXMMU_LUT183L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT183L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT183L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT183L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT183L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT183L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT183L_LVB_Msk = 0xff0000

	// LUT183H: Graphic MMU LUT entry 183 high
	// Position of LO field.
	GFXMMU_LUT183H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT183H_LO_Msk = 0x3ffff0

	// LUT184L: Graphic MMU LUT entry 184 low
	// Position of EN field.
	GFXMMU_LUT184L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT184L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT184L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT184L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT184L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT184L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT184L_LVB_Msk = 0xff0000

	// LUT184H: Graphic MMU LUT entry 184 high
	// Position of LO field.
	GFXMMU_LUT184H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT184H_LO_Msk = 0x3ffff0

	// LUT185L: Graphic MMU LUT entry 185 low
	// Position of EN field.
	GFXMMU_LUT185L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT185L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT185L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT185L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT185L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT185L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT185L_LVB_Msk = 0xff0000

	// LUT185H: Graphic MMU LUT entry 185 high
	// Position of LO field.
	GFXMMU_LUT185H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT185H_LO_Msk = 0x3ffff0

	// LUT186L: Graphic MMU LUT entry 186 low
	// Position of EN field.
	GFXMMU_LUT186L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT186L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT186L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT186L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT186L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT186L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT186L_LVB_Msk = 0xff0000

	// LUT186H: Graphic MMU LUT entry 186 high
	// Position of LO field.
	GFXMMU_LUT186H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT186H_LO_Msk = 0x3ffff0

	// LUT187L: Graphic MMU LUT entry 187 low
	// Position of EN field.
	GFXMMU_LUT187L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT187L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT187L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT187L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT187L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT187L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT187L_LVB_Msk = 0xff0000

	// LUT187H: Graphic MMU LUT entry 187 high
	// Position of LO field.
	GFXMMU_LUT187H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT187H_LO_Msk = 0x3ffff0

	// LUT188L: Graphic MMU LUT entry 188 low
	// Position of EN field.
	GFXMMU_LUT188L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT188L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT188L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT188L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT188L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT188L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT188L_LVB_Msk = 0xff0000

	// LUT188H: Graphic MMU LUT entry 188 high
	// Position of LO field.
	GFXMMU_LUT188H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT188H_LO_Msk = 0x3ffff0

	// LUT189L: Graphic MMU LUT entry 189 low
	// Position of EN field.
	GFXMMU_LUT189L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT189L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT189L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT189L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT189L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT189L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT189L_LVB_Msk = 0xff0000

	// LUT189H: Graphic MMU LUT entry 189 high
	// Position of LO field.
	GFXMMU_LUT189H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT189H_LO_Msk = 0x3ffff0

	// LUT190L: Graphic MMU LUT entry 190 low
	// Position of EN field.
	GFXMMU_LUT190L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT190L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT190L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT190L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT190L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT190L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT190L_LVB_Msk = 0xff0000

	// LUT190H: Graphic MMU LUT entry 190 high
	// Position of LO field.
	GFXMMU_LUT190H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT190H_LO_Msk = 0x3ffff0

	// LUT191L: Graphic MMU LUT entry 191 low
	// Position of EN field.
	GFXMMU_LUT191L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT191L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT191L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT191L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT191L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT191L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT191L_LVB_Msk = 0xff0000

	// LUT191H: Graphic MMU LUT entry 191 high
	// Position of LO field.
	GFXMMU_LUT191H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT191H_LO_Msk = 0x3ffff0

	// LUT192L: Graphic MMU LUT entry 192 low
	// Position of EN field.
	GFXMMU_LUT192L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT192L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT192L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT192L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT192L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT192L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT192L_LVB_Msk = 0xff0000

	// LUT192H: Graphic MMU LUT entry 192 high
	// Position of LO field.
	GFXMMU_LUT192H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT192H_LO_Msk = 0x3ffff0

	// LUT193L: Graphic MMU LUT entry 193 low
	// Position of EN field.
	GFXMMU_LUT193L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT193L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT193L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT193L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT193L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT193L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT193L_LVB_Msk = 0xff0000

	// LUT193H: Graphic MMU LUT entry 193 high
	// Position of LO field.
	GFXMMU_LUT193H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT193H_LO_Msk = 0x3ffff0

	// LUT194L: Graphic MMU LUT entry 194 low
	// Position of EN field.
	GFXMMU_LUT194L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT194L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT194L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT194L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT194L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT194L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT194L_LVB_Msk = 0xff0000

	// LUT194H: Graphic MMU LUT entry 194 high
	// Position of LO field.
	GFXMMU_LUT194H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT194H_LO_Msk = 0x3ffff0

	// LUT195L: Graphic MMU LUT entry 195 low
	// Position of EN field.
	GFXMMU_LUT195L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT195L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT195L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT195L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT195L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT195L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT195L_LVB_Msk = 0xff0000

	// LUT195H: Graphic MMU LUT entry 195 high
	// Position of LO field.
	GFXMMU_LUT195H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT195H_LO_Msk = 0x3ffff0

	// LUT196L: Graphic MMU LUT entry 196 low
	// Position of EN field.
	GFXMMU_LUT196L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT196L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT196L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT196L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT196L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT196L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT196L_LVB_Msk = 0xff0000

	// LUT196H: Graphic MMU LUT entry 196 high
	// Position of LO field.
	GFXMMU_LUT196H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT196H_LO_Msk = 0x3ffff0

	// LUT197L: Graphic MMU LUT entry 197 low
	// Position of EN field.
	GFXMMU_LUT197L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT197L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT197L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT197L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT197L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT197L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT197L_LVB_Msk = 0xff0000

	// LUT197H: Graphic MMU LUT entry 197 high
	// Position of LO field.
	GFXMMU_LUT197H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT197H_LO_Msk = 0x3ffff0

	// LUT198L: Graphic MMU LUT entry 198 low
	// Position of EN field.
	GFXMMU_LUT198L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT198L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT198L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT198L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT198L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT198L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT198L_LVB_Msk = 0xff0000

	// LUT198H: Graphic MMU LUT entry 198 high
	// Position of LO field.
	GFXMMU_LUT198H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT198H_LO_Msk = 0x3ffff0

	// LUT199L: Graphic MMU LUT entry 199 low
	// Position of EN field.
	GFXMMU_LUT199L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT199L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT199L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT199L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT199L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT199L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT199L_LVB_Msk = 0xff0000

	// LUT199H: Graphic MMU LUT entry 199 high
	// Position of LO field.
	GFXMMU_LUT199H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT199H_LO_Msk = 0x3ffff0

	// LUT200L: Graphic MMU LUT entry 200 low
	// Position of EN field.
	GFXMMU_LUT200L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT200L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT200L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT200L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT200L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT200L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT200L_LVB_Msk = 0xff0000

	// LUT200H: Graphic MMU LUT entry 200 high
	// Position of LO field.
	GFXMMU_LUT200H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT200H_LO_Msk = 0x3ffff0

	// LUT201L: Graphic MMU LUT entry 201 low
	// Position of EN field.
	GFXMMU_LUT201L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT201L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT201L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT201L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT201L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT201L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT201L_LVB_Msk = 0xff0000

	// LUT201H: Graphic MMU LUT entry 201 high
	// Position of LO field.
	GFXMMU_LUT201H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT201H_LO_Msk = 0x3ffff0

	// LUT202L: Graphic MMU LUT entry 202 low
	// Position of EN field.
	GFXMMU_LUT202L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT202L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT202L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT202L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT202L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT202L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT202L_LVB_Msk = 0xff0000

	// LUT202H: Graphic MMU LUT entry 202 high
	// Position of LO field.
	GFXMMU_LUT202H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT202H_LO_Msk = 0x3ffff0

	// LUT203L: Graphic MMU LUT entry 203 low
	// Position of EN field.
	GFXMMU_LUT203L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT203L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT203L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT203L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT203L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT203L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT203L_LVB_Msk = 0xff0000

	// LUT203H: Graphic MMU LUT entry 203 high
	// Position of LO field.
	GFXMMU_LUT203H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT203H_LO_Msk = 0x3ffff0

	// LUT204L: Graphic MMU LUT entry 204 low
	// Position of EN field.
	GFXMMU_LUT204L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT204L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT204L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT204L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT204L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT204L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT204L_LVB_Msk = 0xff0000

	// LUT204H: Graphic MMU LUT entry 204 high
	// Position of LO field.
	GFXMMU_LUT204H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT204H_LO_Msk = 0x3ffff0

	// LUT205L: Graphic MMU LUT entry 205 low
	// Position of EN field.
	GFXMMU_LUT205L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT205L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT205L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT205L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT205L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT205L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT205L_LVB_Msk = 0xff0000

	// LUT205H: Graphic MMU LUT entry 205 high
	// Position of LO field.
	GFXMMU_LUT205H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT205H_LO_Msk = 0x3ffff0

	// LUT206L: Graphic MMU LUT entry 206 low
	// Position of EN field.
	GFXMMU_LUT206L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT206L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT206L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT206L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT206L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT206L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT206L_LVB_Msk = 0xff0000

	// LUT206H: Graphic MMU LUT entry 206 high
	// Position of LO field.
	GFXMMU_LUT206H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT206H_LO_Msk = 0x3ffff0

	// LUT207L: Graphic MMU LUT entry 207 low
	// Position of EN field.
	GFXMMU_LUT207L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT207L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT207L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT207L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT207L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT207L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT207L_LVB_Msk = 0xff0000

	// LUT207H: Graphic MMU LUT entry 207 high
	// Position of LO field.
	GFXMMU_LUT207H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT207H_LO_Msk = 0x3ffff0

	// LUT208L: Graphic MMU LUT entry 208 low
	// Position of EN field.
	GFXMMU_LUT208L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT208L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT208L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT208L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT208L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT208L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT208L_LVB_Msk = 0xff0000

	// LUT208H: Graphic MMU LUT entry 208 high
	// Position of LO field.
	GFXMMU_LUT208H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT208H_LO_Msk = 0x3ffff0

	// LUT209L: Graphic MMU LUT entry 209 low
	// Position of EN field.
	GFXMMU_LUT209L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT209L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT209L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT209L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT209L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT209L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT209L_LVB_Msk = 0xff0000

	// LUT209H: Graphic MMU LUT entry 209 high
	// Position of LO field.
	GFXMMU_LUT209H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT209H_LO_Msk = 0x3ffff0

	// LUT210L: Graphic MMU LUT entry 210 low
	// Position of EN field.
	GFXMMU_LUT210L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT210L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT210L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT210L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT210L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT210L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT210L_LVB_Msk = 0xff0000

	// LUT210H: Graphic MMU LUT entry 210 high
	// Position of LO field.
	GFXMMU_LUT210H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT210H_LO_Msk = 0x3ffff0

	// LUT211L: Graphic MMU LUT entry 211 low
	// Position of EN field.
	GFXMMU_LUT211L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT211L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT211L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT211L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT211L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT211L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT211L_LVB_Msk = 0xff0000

	// LUT211H: Graphic MMU LUT entry 211 high
	// Position of LO field.
	GFXMMU_LUT211H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT211H_LO_Msk = 0x3ffff0

	// LUT212L: Graphic MMU LUT entry 212 low
	// Position of EN field.
	GFXMMU_LUT212L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT212L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT212L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT212L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT212L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT212L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT212L_LVB_Msk = 0xff0000

	// LUT212H: Graphic MMU LUT entry 212 high
	// Position of LO field.
	GFXMMU_LUT212H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT212H_LO_Msk = 0x3ffff0

	// LUT213L: Graphic MMU LUT entry 213 low
	// Position of EN field.
	GFXMMU_LUT213L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT213L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT213L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT213L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT213L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT213L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT213L_LVB_Msk = 0xff0000

	// LUT213H: Graphic MMU LUT entry 213 high
	// Position of LO field.
	GFXMMU_LUT213H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT213H_LO_Msk = 0x3ffff0

	// LUT214L: Graphic MMU LUT entry 214 low
	// Position of EN field.
	GFXMMU_LUT214L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT214L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT214L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT214L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT214L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT214L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT214L_LVB_Msk = 0xff0000

	// LUT214H: Graphic MMU LUT entry 214 high
	// Position of LO field.
	GFXMMU_LUT214H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT214H_LO_Msk = 0x3ffff0

	// LUT215L: Graphic MMU LUT entry 215 low
	// Position of EN field.
	GFXMMU_LUT215L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT215L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT215L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT215L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT215L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT215L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT215L_LVB_Msk = 0xff0000

	// LUT215H: Graphic MMU LUT entry 215 high
	// Position of LO field.
	GFXMMU_LUT215H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT215H_LO_Msk = 0x3ffff0

	// LUT216L: Graphic MMU LUT entry 216 low
	// Position of EN field.
	GFXMMU_LUT216L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT216L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT216L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT216L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT216L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT216L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT216L_LVB_Msk = 0xff0000

	// LUT216H: Graphic MMU LUT entry 216 high
	// Position of LO field.
	GFXMMU_LUT216H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT216H_LO_Msk = 0x3ffff0

	// LUT217L: Graphic MMU LUT entry 217 low
	// Position of EN field.
	GFXMMU_LUT217L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT217L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT217L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT217L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT217L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT217L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT217L_LVB_Msk = 0xff0000

	// LUT217H: Graphic MMU LUT entry 217 high
	// Position of LO field.
	GFXMMU_LUT217H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT217H_LO_Msk = 0x3ffff0

	// LUT218L: Graphic MMU LUT entry 218 low
	// Position of EN field.
	GFXMMU_LUT218L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT218L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT218L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT218L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT218L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT218L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT218L_LVB_Msk = 0xff0000

	// LUT218H: Graphic MMU LUT entry 218 high
	// Position of LO field.
	GFXMMU_LUT218H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT218H_LO_Msk = 0x3ffff0

	// LUT219L: Graphic MMU LUT entry 219 low
	// Position of EN field.
	GFXMMU_LUT219L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT219L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT219L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT219L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT219L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT219L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT219L_LVB_Msk = 0xff0000

	// LUT219H: Graphic MMU LUT entry 219 high
	// Position of LO field.
	GFXMMU_LUT219H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT219H_LO_Msk = 0x3ffff0

	// LUT220L: Graphic MMU LUT entry 220 low
	// Position of EN field.
	GFXMMU_LUT220L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT220L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT220L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT220L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT220L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT220L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT220L_LVB_Msk = 0xff0000

	// LUT220H: Graphic MMU LUT entry 220 high
	// Position of LO field.
	GFXMMU_LUT220H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT220H_LO_Msk = 0x3ffff0

	// LUT221L: Graphic MMU LUT entry 221 low
	// Position of EN field.
	GFXMMU_LUT221L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT221L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT221L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT221L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT221L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT221L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT221L_LVB_Msk = 0xff0000

	// LUT221H: Graphic MMU LUT entry 221 high
	// Position of LO field.
	GFXMMU_LUT221H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT221H_LO_Msk = 0x3ffff0

	// LUT222L: Graphic MMU LUT entry 222 low
	// Position of EN field.
	GFXMMU_LUT222L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT222L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT222L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT222L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT222L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT222L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT222L_LVB_Msk = 0xff0000

	// LUT222H: Graphic MMU LUT entry 222 high
	// Position of LO field.
	GFXMMU_LUT222H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT222H_LO_Msk = 0x3ffff0

	// LUT223L: Graphic MMU LUT entry 223 low
	// Position of EN field.
	GFXMMU_LUT223L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT223L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT223L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT223L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT223L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT223L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT223L_LVB_Msk = 0xff0000

	// LUT223H: Graphic MMU LUT entry 223 high
	// Position of LO field.
	GFXMMU_LUT223H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT223H_LO_Msk = 0x3ffff0

	// LUT224L: Graphic MMU LUT entry 224 low
	// Position of EN field.
	GFXMMU_LUT224L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT224L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT224L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT224L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT224L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT224L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT224L_LVB_Msk = 0xff0000

	// LUT224H: Graphic MMU LUT entry 224 high
	// Position of LO field.
	GFXMMU_LUT224H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT224H_LO_Msk = 0x3ffff0

	// LUT225L: Graphic MMU LUT entry 225 low
	// Position of EN field.
	GFXMMU_LUT225L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT225L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT225L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT225L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT225L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT225L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT225L_LVB_Msk = 0xff0000

	// LUT225H: Graphic MMU LUT entry 225 high
	// Position of LO field.
	GFXMMU_LUT225H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT225H_LO_Msk = 0x3ffff0

	// LUT226L: Graphic MMU LUT entry 226 low
	// Position of EN field.
	GFXMMU_LUT226L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT226L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT226L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT226L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT226L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT226L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT226L_LVB_Msk = 0xff0000

	// LUT226H: Graphic MMU LUT entry 226 high
	// Position of LO field.
	GFXMMU_LUT226H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT226H_LO_Msk = 0x3ffff0

	// LUT227L: Graphic MMU LUT entry 227 low
	// Position of EN field.
	GFXMMU_LUT227L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT227L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT227L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT227L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT227L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT227L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT227L_LVB_Msk = 0xff0000

	// LUT227H: Graphic MMU LUT entry 227 high
	// Position of LO field.
	GFXMMU_LUT227H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT227H_LO_Msk = 0x3ffff0

	// LUT228L: Graphic MMU LUT entry 228 low
	// Position of EN field.
	GFXMMU_LUT228L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT228L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT228L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT228L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT228L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT228L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT228L_LVB_Msk = 0xff0000

	// LUT228H: Graphic MMU LUT entry 228 high
	// Position of LO field.
	GFXMMU_LUT228H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT228H_LO_Msk = 0x3ffff0

	// LUT229L: Graphic MMU LUT entry 229 low
	// Position of EN field.
	GFXMMU_LUT229L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT229L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT229L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT229L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT229L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT229L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT229L_LVB_Msk = 0xff0000

	// LUT229H: Graphic MMU LUT entry 229 high
	// Position of LO field.
	GFXMMU_LUT229H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT229H_LO_Msk = 0x3ffff0

	// LUT230L: Graphic MMU LUT entry 230 low
	// Position of EN field.
	GFXMMU_LUT230L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT230L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT230L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT230L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT230L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT230L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT230L_LVB_Msk = 0xff0000

	// LUT230H: Graphic MMU LUT entry 230 high
	// Position of LO field.
	GFXMMU_LUT230H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT230H_LO_Msk = 0x3ffff0

	// LUT231L: Graphic MMU LUT entry 231 low
	// Position of EN field.
	GFXMMU_LUT231L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT231L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT231L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT231L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT231L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT231L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT231L_LVB_Msk = 0xff0000

	// LUT231H: Graphic MMU LUT entry 231 high
	// Position of LO field.
	GFXMMU_LUT231H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT231H_LO_Msk = 0x3ffff0

	// LUT232L: Graphic MMU LUT entry 232 low
	// Position of EN field.
	GFXMMU_LUT232L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT232L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT232L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT232L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT232L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT232L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT232L_LVB_Msk = 0xff0000

	// LUT232H: Graphic MMU LUT entry 232 high
	// Position of LO field.
	GFXMMU_LUT232H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT232H_LO_Msk = 0x3ffff0

	// LUT233L: Graphic MMU LUT entry 233 low
	// Position of EN field.
	GFXMMU_LUT233L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT233L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT233L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT233L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT233L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT233L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT233L_LVB_Msk = 0xff0000

	// LUT233H: Graphic MMU LUT entry 233 high
	// Position of LO field.
	GFXMMU_LUT233H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT233H_LO_Msk = 0x3ffff0

	// LUT234L: Graphic MMU LUT entry 234 low
	// Position of EN field.
	GFXMMU_LUT234L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT234L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT234L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT234L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT234L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT234L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT234L_LVB_Msk = 0xff0000

	// LUT234H: Graphic MMU LUT entry 234 high
	// Position of LO field.
	GFXMMU_LUT234H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT234H_LO_Msk = 0x3ffff0

	// LUT235L: Graphic MMU LUT entry 235 low
	// Position of EN field.
	GFXMMU_LUT235L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT235L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT235L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT235L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT235L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT235L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT235L_LVB_Msk = 0xff0000

	// LUT235H: Graphic MMU LUT entry 235 high
	// Position of LO field.
	GFXMMU_LUT235H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT235H_LO_Msk = 0x3ffff0

	// LUT236L: Graphic MMU LUT entry 236 low
	// Position of EN field.
	GFXMMU_LUT236L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT236L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT236L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT236L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT236L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT236L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT236L_LVB_Msk = 0xff0000

	// LUT236H: Graphic MMU LUT entry 236 high
	// Position of LO field.
	GFXMMU_LUT236H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT236H_LO_Msk = 0x3ffff0

	// LUT237L: Graphic MMU LUT entry 237 low
	// Position of EN field.
	GFXMMU_LUT237L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT237L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT237L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT237L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT237L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT237L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT237L_LVB_Msk = 0xff0000

	// LUT237H: Graphic MMU LUT entry 237 high
	// Position of LO field.
	GFXMMU_LUT237H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT237H_LO_Msk = 0x3ffff0

	// LUT238L: Graphic MMU LUT entry 238 low
	// Position of EN field.
	GFXMMU_LUT238L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT238L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT238L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT238L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT238L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT238L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT238L_LVB_Msk = 0xff0000

	// LUT238H: Graphic MMU LUT entry 238 high
	// Position of LO field.
	GFXMMU_LUT238H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT238H_LO_Msk = 0x3ffff0

	// LUT239L: Graphic MMU LUT entry 239 low
	// Position of EN field.
	GFXMMU_LUT239L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT239L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT239L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT239L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT239L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT239L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT239L_LVB_Msk = 0xff0000

	// LUT239H: Graphic MMU LUT entry 239 high
	// Position of LO field.
	GFXMMU_LUT239H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT239H_LO_Msk = 0x3ffff0

	// LUT240L: Graphic MMU LUT entry 240 low
	// Position of EN field.
	GFXMMU_LUT240L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT240L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT240L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT240L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT240L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT240L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT240L_LVB_Msk = 0xff0000

	// LUT240H: Graphic MMU LUT entry 240 high
	// Position of LO field.
	GFXMMU_LUT240H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT240H_LO_Msk = 0x3ffff0

	// LUT241L: Graphic MMU LUT entry 241 low
	// Position of EN field.
	GFXMMU_LUT241L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT241L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT241L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT241L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT241L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT241L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT241L_LVB_Msk = 0xff0000

	// LUT241H: Graphic MMU LUT entry 241 high
	// Position of LO field.
	GFXMMU_LUT241H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT241H_LO_Msk = 0x3ffff0

	// LUT242L: Graphic MMU LUT entry 242 low
	// Position of EN field.
	GFXMMU_LUT242L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT242L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT242L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT242L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT242L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT242L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT242L_LVB_Msk = 0xff0000

	// LUT242H: Graphic MMU LUT entry 242 high
	// Position of LO field.
	GFXMMU_LUT242H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT242H_LO_Msk = 0x3ffff0

	// LUT243L: Graphic MMU LUT entry 243 low
	// Position of EN field.
	GFXMMU_LUT243L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT243L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT243L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT243L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT243L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT243L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT243L_LVB_Msk = 0xff0000

	// LUT243H: Graphic MMU LUT entry 243 high
	// Position of LO field.
	GFXMMU_LUT243H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT243H_LO_Msk = 0x3ffff0

	// LUT244L: Graphic MMU LUT entry 244 low
	// Position of EN field.
	GFXMMU_LUT244L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT244L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT244L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT244L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT244L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT244L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT244L_LVB_Msk = 0xff0000

	// LUT244H: Graphic MMU LUT entry 244 high
	// Position of LO field.
	GFXMMU_LUT244H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT244H_LO_Msk = 0x3ffff0

	// LUT245L: Graphic MMU LUT entry 245 low
	// Position of EN field.
	GFXMMU_LUT245L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT245L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT245L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT245L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT245L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT245L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT245L_LVB_Msk = 0xff0000

	// LUT245H: Graphic MMU LUT entry 245 high
	// Position of LO field.
	GFXMMU_LUT245H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT245H_LO_Msk = 0x3ffff0

	// LUT246L: Graphic MMU LUT entry 246 low
	// Position of EN field.
	GFXMMU_LUT246L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT246L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT246L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT246L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT246L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT246L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT246L_LVB_Msk = 0xff0000

	// LUT246H: Graphic MMU LUT entry 246 high
	// Position of LO field.
	GFXMMU_LUT246H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT246H_LO_Msk = 0x3ffff0

	// LUT247L: Graphic MMU LUT entry 247 low
	// Position of EN field.
	GFXMMU_LUT247L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT247L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT247L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT247L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT247L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT247L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT247L_LVB_Msk = 0xff0000

	// LUT247H: Graphic MMU LUT entry 247 high
	// Position of LO field.
	GFXMMU_LUT247H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT247H_LO_Msk = 0x3ffff0

	// LUT248L: Graphic MMU LUT entry 248 low
	// Position of EN field.
	GFXMMU_LUT248L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT248L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT248L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT248L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT248L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT248L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT248L_LVB_Msk = 0xff0000

	// LUT248H: Graphic MMU LUT entry 248 high
	// Position of LO field.
	GFXMMU_LUT248H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT248H_LO_Msk = 0x3ffff0

	// LUT249L: Graphic MMU LUT entry 249 low
	// Position of EN field.
	GFXMMU_LUT249L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT249L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT249L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT249L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT249L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT249L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT249L_LVB_Msk = 0xff0000

	// LUT249H: Graphic MMU LUT entry 249 high
	// Position of LO field.
	GFXMMU_LUT249H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT249H_LO_Msk = 0x3ffff0

	// LUT250L: Graphic MMU LUT entry 250 low
	// Position of EN field.
	GFXMMU_LUT250L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT250L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT250L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT250L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT250L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT250L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT250L_LVB_Msk = 0xff0000

	// LUT250H: Graphic MMU LUT entry 250 high
	// Position of LO field.
	GFXMMU_LUT250H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT250H_LO_Msk = 0x3ffff0

	// LUT251L: Graphic MMU LUT entry 251 low
	// Position of EN field.
	GFXMMU_LUT251L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT251L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT251L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT251L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT251L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT251L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT251L_LVB_Msk = 0xff0000

	// LUT251H: Graphic MMU LUT entry 251 high
	// Position of LO field.
	GFXMMU_LUT251H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT251H_LO_Msk = 0x3ffff0

	// LUT252L: Graphic MMU LUT entry 252 low
	// Position of EN field.
	GFXMMU_LUT252L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT252L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT252L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT252L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT252L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT252L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT252L_LVB_Msk = 0xff0000

	// LUT252H: Graphic MMU LUT entry 252 high
	// Position of LO field.
	GFXMMU_LUT252H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT252H_LO_Msk = 0x3ffff0

	// LUT253L: Graphic MMU LUT entry 253 low
	// Position of EN field.
	GFXMMU_LUT253L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT253L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT253L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT253L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT253L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT253L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT253L_LVB_Msk = 0xff0000

	// LUT253H: Graphic MMU LUT entry 253 high
	// Position of LO field.
	GFXMMU_LUT253H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT253H_LO_Msk = 0x3ffff0

	// LUT254L: Graphic MMU LUT entry 254 low
	// Position of EN field.
	GFXMMU_LUT254L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT254L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT254L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT254L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT254L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT254L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT254L_LVB_Msk = 0xff0000

	// LUT254H: Graphic MMU LUT entry 254 high
	// Position of LO field.
	GFXMMU_LUT254H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT254H_LO_Msk = 0x3ffff0

	// LUT255L: Graphic MMU LUT entry 255 low
	// Position of EN field.
	GFXMMU_LUT255L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT255L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT255L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT255L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT255L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT255L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT255L_LVB_Msk = 0xff0000

	// LUT255H: Graphic MMU LUT entry 255 high
	// Position of LO field.
	GFXMMU_LUT255H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT255H_LO_Msk = 0x3ffff0

	// LUT256L: Graphic MMU LUT entry 256 low
	// Position of EN field.
	GFXMMU_LUT256L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT256L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT256L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT256L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT256L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT256L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT256L_LVB_Msk = 0xff0000

	// LUT256H: Graphic MMU LUT entry 256 high
	// Position of LO field.
	GFXMMU_LUT256H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT256H_LO_Msk = 0x3ffff0

	// LUT257L: Graphic MMU LUT entry 257 low
	// Position of EN field.
	GFXMMU_LUT257L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT257L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT257L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT257L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT257L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT257L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT257L_LVB_Msk = 0xff0000

	// LUT257H: Graphic MMU LUT entry 257 high
	// Position of LO field.
	GFXMMU_LUT257H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT257H_LO_Msk = 0x3ffff0

	// LUT258L: Graphic MMU LUT entry 258 low
	// Position of EN field.
	GFXMMU_LUT258L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT258L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT258L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT258L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT258L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT258L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT258L_LVB_Msk = 0xff0000

	// LUT258H: Graphic MMU LUT entry 258 high
	// Position of LO field.
	GFXMMU_LUT258H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT258H_LO_Msk = 0x3ffff0

	// LUT259L: Graphic MMU LUT entry 259 low
	// Position of EN field.
	GFXMMU_LUT259L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT259L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT259L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT259L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT259L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT259L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT259L_LVB_Msk = 0xff0000

	// LUT259H: Graphic MMU LUT entry 259 high
	// Position of LO field.
	GFXMMU_LUT259H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT259H_LO_Msk = 0x3ffff0

	// LUT260L: Graphic MMU LUT entry 260 low
	// Position of EN field.
	GFXMMU_LUT260L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT260L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT260L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT260L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT260L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT260L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT260L_LVB_Msk = 0xff0000

	// LUT260H: Graphic MMU LUT entry 260 high
	// Position of LO field.
	GFXMMU_LUT260H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT260H_LO_Msk = 0x3ffff0

	// LUT261L: Graphic MMU LUT entry 261 low
	// Position of EN field.
	GFXMMU_LUT261L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT261L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT261L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT261L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT261L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT261L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT261L_LVB_Msk = 0xff0000

	// LUT261H: Graphic MMU LUT entry 261 high
	// Position of LO field.
	GFXMMU_LUT261H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT261H_LO_Msk = 0x3ffff0

	// LUT262L: Graphic MMU LUT entry 262 low
	// Position of EN field.
	GFXMMU_LUT262L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT262L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT262L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT262L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT262L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT262L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT262L_LVB_Msk = 0xff0000

	// LUT262H: Graphic MMU LUT entry 262 high
	// Position of LO field.
	GFXMMU_LUT262H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT262H_LO_Msk = 0x3ffff0

	// LUT263L: Graphic MMU LUT entry 263 low
	// Position of EN field.
	GFXMMU_LUT263L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT263L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT263L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT263L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT263L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT263L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT263L_LVB_Msk = 0xff0000

	// LUT263H: Graphic MMU LUT entry 263 high
	// Position of LO field.
	GFXMMU_LUT263H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT263H_LO_Msk = 0x3ffff0

	// LUT264L: Graphic MMU LUT entry 264 low
	// Position of EN field.
	GFXMMU_LUT264L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT264L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT264L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT264L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT264L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT264L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT264L_LVB_Msk = 0xff0000

	// LUT264H: Graphic MMU LUT entry 264 high
	// Position of LO field.
	GFXMMU_LUT264H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT264H_LO_Msk = 0x3ffff0

	// LUT265L: Graphic MMU LUT entry 265 low
	// Position of EN field.
	GFXMMU_LUT265L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT265L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT265L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT265L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT265L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT265L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT265L_LVB_Msk = 0xff0000

	// LUT265H: Graphic MMU LUT entry 265 high
	// Position of LO field.
	GFXMMU_LUT265H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT265H_LO_Msk = 0x3ffff0

	// LUT266L: Graphic MMU LUT entry 266 low
	// Position of EN field.
	GFXMMU_LUT266L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT266L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT266L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT266L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT266L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT266L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT266L_LVB_Msk = 0xff0000

	// LUT266H: Graphic MMU LUT entry 266 high
	// Position of LO field.
	GFXMMU_LUT266H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT266H_LO_Msk = 0x3ffff0

	// LUT267L: Graphic MMU LUT entry 267 low
	// Position of EN field.
	GFXMMU_LUT267L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT267L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT267L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT267L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT267L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT267L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT267L_LVB_Msk = 0xff0000

	// LUT267H: Graphic MMU LUT entry 267 high
	// Position of LO field.
	GFXMMU_LUT267H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT267H_LO_Msk = 0x3ffff0

	// LUT268L: Graphic MMU LUT entry 268 low
	// Position of EN field.
	GFXMMU_LUT268L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT268L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT268L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT268L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT268L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT268L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT268L_LVB_Msk = 0xff0000

	// LUT268H: Graphic MMU LUT entry 268 high
	// Position of LO field.
	GFXMMU_LUT268H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT268H_LO_Msk = 0x3ffff0

	// LUT269L: Graphic MMU LUT entry 269 low
	// Position of EN field.
	GFXMMU_LUT269L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT269L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT269L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT269L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT269L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT269L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT269L_LVB_Msk = 0xff0000

	// LUT269H: Graphic MMU LUT entry 269 high
	// Position of LO field.
	GFXMMU_LUT269H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT269H_LO_Msk = 0x3ffff0

	// LUT270L: Graphic MMU LUT entry 270 low
	// Position of EN field.
	GFXMMU_LUT270L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT270L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT270L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT270L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT270L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT270L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT270L_LVB_Msk = 0xff0000

	// LUT270H: Graphic MMU LUT entry 270 high
	// Position of LO field.
	GFXMMU_LUT270H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT270H_LO_Msk = 0x3ffff0

	// LUT271L: Graphic MMU LUT entry 271 low
	// Position of EN field.
	GFXMMU_LUT271L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT271L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT271L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT271L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT271L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT271L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT271L_LVB_Msk = 0xff0000

	// LUT271H: Graphic MMU LUT entry 271 high
	// Position of LO field.
	GFXMMU_LUT271H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT271H_LO_Msk = 0x3ffff0

	// LUT272L: Graphic MMU LUT entry 272 low
	// Position of EN field.
	GFXMMU_LUT272L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT272L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT272L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT272L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT272L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT272L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT272L_LVB_Msk = 0xff0000

	// LUT272H: Graphic MMU LUT entry 272 high
	// Position of LO field.
	GFXMMU_LUT272H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT272H_LO_Msk = 0x3ffff0

	// LUT273L: Graphic MMU LUT entry 273 low
	// Position of EN field.
	GFXMMU_LUT273L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT273L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT273L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT273L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT273L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT273L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT273L_LVB_Msk = 0xff0000

	// LUT273H: Graphic MMU LUT entry 273 high
	// Position of LO field.
	GFXMMU_LUT273H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT273H_LO_Msk = 0x3ffff0

	// LUT274L: Graphic MMU LUT entry 274 low
	// Position of EN field.
	GFXMMU_LUT274L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT274L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT274L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT274L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT274L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT274L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT274L_LVB_Msk = 0xff0000

	// LUT274H: Graphic MMU LUT entry 274 high
	// Position of LO field.
	GFXMMU_LUT274H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT274H_LO_Msk = 0x3ffff0

	// LUT275L: Graphic MMU LUT entry 275 low
	// Position of EN field.
	GFXMMU_LUT275L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT275L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT275L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT275L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT275L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT275L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT275L_LVB_Msk = 0xff0000

	// LUT275H: Graphic MMU LUT entry 275 high
	// Position of LO field.
	GFXMMU_LUT275H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT275H_LO_Msk = 0x3ffff0

	// LUT276L: Graphic MMU LUT entry 276 low
	// Position of EN field.
	GFXMMU_LUT276L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT276L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT276L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT276L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT276L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT276L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT276L_LVB_Msk = 0xff0000

	// LUT276H: Graphic MMU LUT entry 276 high
	// Position of LO field.
	GFXMMU_LUT276H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT276H_LO_Msk = 0x3ffff0

	// LUT277L: Graphic MMU LUT entry 277 low
	// Position of EN field.
	GFXMMU_LUT277L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT277L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT277L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT277L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT277L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT277L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT277L_LVB_Msk = 0xff0000

	// LUT277H: Graphic MMU LUT entry 277 high
	// Position of LO field.
	GFXMMU_LUT277H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT277H_LO_Msk = 0x3ffff0

	// LUT278L: Graphic MMU LUT entry 278 low
	// Position of EN field.
	GFXMMU_LUT278L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT278L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT278L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT278L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT278L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT278L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT278L_LVB_Msk = 0xff0000

	// LUT278H: Graphic MMU LUT entry 278 high
	// Position of LO field.
	GFXMMU_LUT278H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT278H_LO_Msk = 0x3ffff0

	// LUT279L: Graphic MMU LUT entry 279 low
	// Position of EN field.
	GFXMMU_LUT279L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT279L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT279L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT279L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT279L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT279L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT279L_LVB_Msk = 0xff0000

	// LUT279H: Graphic MMU LUT entry 279 high
	// Position of LO field.
	GFXMMU_LUT279H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT279H_LO_Msk = 0x3ffff0

	// LUT280L: Graphic MMU LUT entry 280 low
	// Position of EN field.
	GFXMMU_LUT280L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT280L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT280L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT280L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT280L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT280L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT280L_LVB_Msk = 0xff0000

	// LUT280H: Graphic MMU LUT entry 280 high
	// Position of LO field.
	GFXMMU_LUT280H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT280H_LO_Msk = 0x3ffff0

	// LUT281L: Graphic MMU LUT entry 281 low
	// Position of EN field.
	GFXMMU_LUT281L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT281L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT281L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT281L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT281L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT281L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT281L_LVB_Msk = 0xff0000

	// LUT281H: Graphic MMU LUT entry 281 high
	// Position of LO field.
	GFXMMU_LUT281H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT281H_LO_Msk = 0x3ffff0

	// LUT282L: Graphic MMU LUT entry 282 low
	// Position of EN field.
	GFXMMU_LUT282L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT282L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT282L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT282L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT282L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT282L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT282L_LVB_Msk = 0xff0000

	// LUT282H: Graphic MMU LUT entry 282 high
	// Position of LO field.
	GFXMMU_LUT282H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT282H_LO_Msk = 0x3ffff0

	// LUT283L: Graphic MMU LUT entry 283 low
	// Position of EN field.
	GFXMMU_LUT283L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT283L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT283L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT283L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT283L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT283L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT283L_LVB_Msk = 0xff0000

	// LUT283H: Graphic MMU LUT entry 283 high
	// Position of LO field.
	GFXMMU_LUT283H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT283H_LO_Msk = 0x3ffff0

	// LUT284L: Graphic MMU LUT entry 284 low
	// Position of EN field.
	GFXMMU_LUT284L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT284L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT284L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT284L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT284L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT284L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT284L_LVB_Msk = 0xff0000

	// LUT284H: Graphic MMU LUT entry 284 high
	// Position of LO field.
	GFXMMU_LUT284H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT284H_LO_Msk = 0x3ffff0

	// LUT285L: Graphic MMU LUT entry 285 low
	// Position of EN field.
	GFXMMU_LUT285L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT285L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT285L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT285L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT285L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT285L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT285L_LVB_Msk = 0xff0000

	// LUT285H: Graphic MMU LUT entry 285 high
	// Position of LO field.
	GFXMMU_LUT285H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT285H_LO_Msk = 0x3ffff0

	// LUT286L: Graphic MMU LUT entry 286 low
	// Position of EN field.
	GFXMMU_LUT286L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT286L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT286L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT286L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT286L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT286L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT286L_LVB_Msk = 0xff0000

	// LUT286H: Graphic MMU LUT entry 286 high
	// Position of LO field.
	GFXMMU_LUT286H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT286H_LO_Msk = 0x3ffff0

	// LUT287L: Graphic MMU LUT entry 287 low
	// Position of EN field.
	GFXMMU_LUT287L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT287L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT287L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT287L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT287L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT287L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT287L_LVB_Msk = 0xff0000

	// LUT287H: Graphic MMU LUT entry 287 high
	// Position of LO field.
	GFXMMU_LUT287H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT287H_LO_Msk = 0x3ffff0

	// LUT288L: Graphic MMU LUT entry 288 low
	// Position of EN field.
	GFXMMU_LUT288L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT288L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT288L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT288L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT288L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT288L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT288L_LVB_Msk = 0xff0000

	// LUT288H: Graphic MMU LUT entry 288 high
	// Position of LO field.
	GFXMMU_LUT288H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT288H_LO_Msk = 0x3ffff0

	// LUT289L: Graphic MMU LUT entry 289 low
	// Position of EN field.
	GFXMMU_LUT289L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT289L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT289L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT289L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT289L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT289L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT289L_LVB_Msk = 0xff0000

	// LUT289H: Graphic MMU LUT entry 289 high
	// Position of LO field.
	GFXMMU_LUT289H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT289H_LO_Msk = 0x3ffff0

	// LUT290L: Graphic MMU LUT entry 290 low
	// Position of EN field.
	GFXMMU_LUT290L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT290L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT290L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT290L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT290L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT290L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT290L_LVB_Msk = 0xff0000

	// LUT290H: Graphic MMU LUT entry 290 high
	// Position of LO field.
	GFXMMU_LUT290H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT290H_LO_Msk = 0x3ffff0

	// LUT291L: Graphic MMU LUT entry 291 low
	// Position of EN field.
	GFXMMU_LUT291L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT291L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT291L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT291L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT291L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT291L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT291L_LVB_Msk = 0xff0000

	// LUT291H: Graphic MMU LUT entry 291 high
	// Position of LO field.
	GFXMMU_LUT291H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT291H_LO_Msk = 0x3ffff0

	// LUT292L: Graphic MMU LUT entry 292 low
	// Position of EN field.
	GFXMMU_LUT292L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT292L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT292L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT292L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT292L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT292L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT292L_LVB_Msk = 0xff0000

	// LUT292H: Graphic MMU LUT entry 292 high
	// Position of LO field.
	GFXMMU_LUT292H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT292H_LO_Msk = 0x3ffff0

	// LUT293L: Graphic MMU LUT entry 293 low
	// Position of EN field.
	GFXMMU_LUT293L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT293L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT293L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT293L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT293L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT293L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT293L_LVB_Msk = 0xff0000

	// LUT293H: Graphic MMU LUT entry 293 high
	// Position of LO field.
	GFXMMU_LUT293H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT293H_LO_Msk = 0x3ffff0

	// LUT294L: Graphic MMU LUT entry 294 low
	// Position of EN field.
	GFXMMU_LUT294L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT294L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT294L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT294L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT294L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT294L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT294L_LVB_Msk = 0xff0000

	// LUT294H: Graphic MMU LUT entry 294 high
	// Position of LO field.
	GFXMMU_LUT294H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT294H_LO_Msk = 0x3ffff0

	// LUT295L: Graphic MMU LUT entry 295 low
	// Position of EN field.
	GFXMMU_LUT295L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT295L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT295L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT295L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT295L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT295L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT295L_LVB_Msk = 0xff0000

	// LUT295H: Graphic MMU LUT entry 295 high
	// Position of LO field.
	GFXMMU_LUT295H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT295H_LO_Msk = 0x3ffff0

	// LUT296L: Graphic MMU LUT entry 296 low
	// Position of EN field.
	GFXMMU_LUT296L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT296L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT296L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT296L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT296L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT296L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT296L_LVB_Msk = 0xff0000

	// LUT296H: Graphic MMU LUT entry 296 high
	// Position of LO field.
	GFXMMU_LUT296H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT296H_LO_Msk = 0x3ffff0

	// LUT297L: Graphic MMU LUT entry 297 low
	// Position of EN field.
	GFXMMU_LUT297L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT297L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT297L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT297L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT297L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT297L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT297L_LVB_Msk = 0xff0000

	// LUT297H: Graphic MMU LUT entry 297 high
	// Position of LO field.
	GFXMMU_LUT297H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT297H_LO_Msk = 0x3ffff0

	// LUT298L: Graphic MMU LUT entry 298 low
	// Position of EN field.
	GFXMMU_LUT298L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT298L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT298L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT298L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT298L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT298L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT298L_LVB_Msk = 0xff0000

	// LUT298H: Graphic MMU LUT entry 298 high
	// Position of LO field.
	GFXMMU_LUT298H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT298H_LO_Msk = 0x3ffff0

	// LUT299L: Graphic MMU LUT entry 299 low
	// Position of EN field.
	GFXMMU_LUT299L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT299L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT299L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT299L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT299L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT299L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT299L_LVB_Msk = 0xff0000

	// LUT299H: Graphic MMU LUT entry 299 high
	// Position of LO field.
	GFXMMU_LUT299H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT299H_LO_Msk = 0x3ffff0

	// LUT300L: Graphic MMU LUT entry 300 low
	// Position of EN field.
	GFXMMU_LUT300L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT300L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT300L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT300L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT300L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT300L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT300L_LVB_Msk = 0xff0000

	// LUT300H: Graphic MMU LUT entry 300 high
	// Position of LO field.
	GFXMMU_LUT300H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT300H_LO_Msk = 0x3ffff0

	// LUT301L: Graphic MMU LUT entry 301 low
	// Position of EN field.
	GFXMMU_LUT301L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT301L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT301L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT301L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT301L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT301L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT301L_LVB_Msk = 0xff0000

	// LUT301H: Graphic MMU LUT entry 301 high
	// Position of LO field.
	GFXMMU_LUT301H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT301H_LO_Msk = 0x3ffff0

	// LUT302L: Graphic MMU LUT entry 302 low
	// Position of EN field.
	GFXMMU_LUT302L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT302L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT302L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT302L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT302L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT302L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT302L_LVB_Msk = 0xff0000

	// LUT302H: Graphic MMU LUT entry 302 high
	// Position of LO field.
	GFXMMU_LUT302H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT302H_LO_Msk = 0x3ffff0

	// LUT303L: Graphic MMU LUT entry 303 low
	// Position of EN field.
	GFXMMU_LUT303L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT303L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT303L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT303L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT303L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT303L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT303L_LVB_Msk = 0xff0000

	// LUT303H: Graphic MMU LUT entry 303 high
	// Position of LO field.
	GFXMMU_LUT303H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT303H_LO_Msk = 0x3ffff0

	// LUT304L: Graphic MMU LUT entry 304 low
	// Position of EN field.
	GFXMMU_LUT304L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT304L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT304L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT304L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT304L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT304L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT304L_LVB_Msk = 0xff0000

	// LUT304H: Graphic MMU LUT entry 304 high
	// Position of LO field.
	GFXMMU_LUT304H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT304H_LO_Msk = 0x3ffff0

	// LUT305L: Graphic MMU LUT entry 305 low
	// Position of EN field.
	GFXMMU_LUT305L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT305L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT305L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT305L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT305L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT305L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT305L_LVB_Msk = 0xff0000

	// LUT305H: Graphic MMU LUT entry 305 high
	// Position of LO field.
	GFXMMU_LUT305H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT305H_LO_Msk = 0x3ffff0

	// LUT306L: Graphic MMU LUT entry 306 low
	// Position of EN field.
	GFXMMU_LUT306L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT306L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT306L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT306L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT306L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT306L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT306L_LVB_Msk = 0xff0000

	// LUT306H: Graphic MMU LUT entry 306 high
	// Position of LO field.
	GFXMMU_LUT306H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT306H_LO_Msk = 0x3ffff0

	// LUT307L: Graphic MMU LUT entry 307 low
	// Position of EN field.
	GFXMMU_LUT307L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT307L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT307L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT307L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT307L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT307L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT307L_LVB_Msk = 0xff0000

	// LUT307H: Graphic MMU LUT entry 307 high
	// Position of LO field.
	GFXMMU_LUT307H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT307H_LO_Msk = 0x3ffff0

	// LUT308L: Graphic MMU LUT entry 308 low
	// Position of EN field.
	GFXMMU_LUT308L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT308L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT308L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT308L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT308L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT308L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT308L_LVB_Msk = 0xff0000

	// LUT308H: Graphic MMU LUT entry 308 high
	// Position of LO field.
	GFXMMU_LUT308H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT308H_LO_Msk = 0x3ffff0

	// LUT309L: Graphic MMU LUT entry 309 low
	// Position of EN field.
	GFXMMU_LUT309L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT309L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT309L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT309L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT309L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT309L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT309L_LVB_Msk = 0xff0000

	// LUT309H: Graphic MMU LUT entry 309 high
	// Position of LO field.
	GFXMMU_LUT309H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT309H_LO_Msk = 0x3ffff0

	// LUT310L: Graphic MMU LUT entry 310 low
	// Position of EN field.
	GFXMMU_LUT310L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT310L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT310L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT310L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT310L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT310L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT310L_LVB_Msk = 0xff0000

	// LUT310H: Graphic MMU LUT entry 310 high
	// Position of LO field.
	GFXMMU_LUT310H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT310H_LO_Msk = 0x3ffff0

	// LUT311L: Graphic MMU LUT entry 311 low
	// Position of EN field.
	GFXMMU_LUT311L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT311L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT311L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT311L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT311L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT311L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT311L_LVB_Msk = 0xff0000

	// LUT311H: Graphic MMU LUT entry 311 high
	// Position of LO field.
	GFXMMU_LUT311H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT311H_LO_Msk = 0x3ffff0

	// LUT312L: Graphic MMU LUT entry 312 low
	// Position of EN field.
	GFXMMU_LUT312L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT312L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT312L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT312L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT312L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT312L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT312L_LVB_Msk = 0xff0000

	// LUT312H: Graphic MMU LUT entry 312 high
	// Position of LO field.
	GFXMMU_LUT312H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT312H_LO_Msk = 0x3ffff0

	// LUT313L: Graphic MMU LUT entry 313 low
	// Position of EN field.
	GFXMMU_LUT313L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT313L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT313L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT313L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT313L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT313L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT313L_LVB_Msk = 0xff0000

	// LUT313H: Graphic MMU LUT entry 313 high
	// Position of LO field.
	GFXMMU_LUT313H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT313H_LO_Msk = 0x3ffff0

	// LUT314L: Graphic MMU LUT entry 314 low
	// Position of EN field.
	GFXMMU_LUT314L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT314L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT314L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT314L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT314L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT314L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT314L_LVB_Msk = 0xff0000

	// LUT314H: Graphic MMU LUT entry 314 high
	// Position of LO field.
	GFXMMU_LUT314H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT314H_LO_Msk = 0x3ffff0

	// LUT315L: Graphic MMU LUT entry 315 low
	// Position of EN field.
	GFXMMU_LUT315L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT315L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT315L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT315L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT315L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT315L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT315L_LVB_Msk = 0xff0000

	// LUT315H: Graphic MMU LUT entry 315 high
	// Position of LO field.
	GFXMMU_LUT315H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT315H_LO_Msk = 0x3ffff0

	// LUT316L: Graphic MMU LUT entry 316 low
	// Position of EN field.
	GFXMMU_LUT316L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT316L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT316L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT316L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT316L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT316L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT316L_LVB_Msk = 0xff0000

	// LUT316H: Graphic MMU LUT entry 316 high
	// Position of LO field.
	GFXMMU_LUT316H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT316H_LO_Msk = 0x3ffff0

	// LUT317L: Graphic MMU LUT entry 317 low
	// Position of EN field.
	GFXMMU_LUT317L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT317L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT317L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT317L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT317L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT317L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT317L_LVB_Msk = 0xff0000

	// LUT317H: Graphic MMU LUT entry 317 high
	// Position of LO field.
	GFXMMU_LUT317H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT317H_LO_Msk = 0x3ffff0

	// LUT318L: Graphic MMU LUT entry 318 low
	// Position of EN field.
	GFXMMU_LUT318L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT318L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT318L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT318L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT318L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT318L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT318L_LVB_Msk = 0xff0000

	// LUT318H: Graphic MMU LUT entry 318 high
	// Position of LO field.
	GFXMMU_LUT318H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT318H_LO_Msk = 0x3ffff0

	// LUT319L: Graphic MMU LUT entry 319 low
	// Position of EN field.
	GFXMMU_LUT319L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT319L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT319L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT319L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT319L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT319L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT319L_LVB_Msk = 0xff0000

	// LUT319H: Graphic MMU LUT entry 319 high
	// Position of LO field.
	GFXMMU_LUT319H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT319H_LO_Msk = 0x3ffff0

	// LUT320L: Graphic MMU LUT entry 320 low
	// Position of EN field.
	GFXMMU_LUT320L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT320L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT320L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT320L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT320L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT320L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT320L_LVB_Msk = 0xff0000

	// LUT320H: Graphic MMU LUT entry 320 high
	// Position of LO field.
	GFXMMU_LUT320H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT320H_LO_Msk = 0x3ffff0

	// LUT321L: Graphic MMU LUT entry 321 low
	// Position of EN field.
	GFXMMU_LUT321L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT321L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT321L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT321L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT321L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT321L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT321L_LVB_Msk = 0xff0000

	// LUT321H: Graphic MMU LUT entry 321 high
	// Position of LO field.
	GFXMMU_LUT321H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT321H_LO_Msk = 0x3ffff0

	// LUT322L: Graphic MMU LUT entry 322 low
	// Position of EN field.
	GFXMMU_LUT322L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT322L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT322L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT322L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT322L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT322L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT322L_LVB_Msk = 0xff0000

	// LUT322H: Graphic MMU LUT entry 322 high
	// Position of LO field.
	GFXMMU_LUT322H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT322H_LO_Msk = 0x3ffff0

	// LUT323L: Graphic MMU LUT entry 323 low
	// Position of EN field.
	GFXMMU_LUT323L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT323L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT323L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT323L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT323L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT323L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT323L_LVB_Msk = 0xff0000

	// LUT323H: Graphic MMU LUT entry 323 high
	// Position of LO field.
	GFXMMU_LUT323H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT323H_LO_Msk = 0x3ffff0

	// LUT324L: Graphic MMU LUT entry 324 low
	// Position of EN field.
	GFXMMU_LUT324L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT324L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT324L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT324L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT324L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT324L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT324L_LVB_Msk = 0xff0000

	// LUT324H: Graphic MMU LUT entry 324 high
	// Position of LO field.
	GFXMMU_LUT324H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT324H_LO_Msk = 0x3ffff0

	// LUT325L: Graphic MMU LUT entry 325 low
	// Position of EN field.
	GFXMMU_LUT325L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT325L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT325L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT325L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT325L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT325L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT325L_LVB_Msk = 0xff0000

	// LUT325H: Graphic MMU LUT entry 325 high
	// Position of LO field.
	GFXMMU_LUT325H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT325H_LO_Msk = 0x3ffff0

	// LUT326L: Graphic MMU LUT entry 326 low
	// Position of EN field.
	GFXMMU_LUT326L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT326L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT326L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT326L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT326L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT326L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT326L_LVB_Msk = 0xff0000

	// LUT326H: Graphic MMU LUT entry 326 high
	// Position of LO field.
	GFXMMU_LUT326H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT326H_LO_Msk = 0x3ffff0

	// LUT327L: Graphic MMU LUT entry 327 low
	// Position of EN field.
	GFXMMU_LUT327L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT327L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT327L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT327L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT327L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT327L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT327L_LVB_Msk = 0xff0000

	// LUT327H: Graphic MMU LUT entry 327 high
	// Position of LO field.
	GFXMMU_LUT327H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT327H_LO_Msk = 0x3ffff0

	// LUT328L: Graphic MMU LUT entry 328 low
	// Position of EN field.
	GFXMMU_LUT328L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT328L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT328L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT328L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT328L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT328L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT328L_LVB_Msk = 0xff0000

	// LUT328H: Graphic MMU LUT entry 328 high
	// Position of LO field.
	GFXMMU_LUT328H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT328H_LO_Msk = 0x3ffff0

	// LUT329L: Graphic MMU LUT entry 329 low
	// Position of EN field.
	GFXMMU_LUT329L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT329L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT329L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT329L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT329L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT329L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT329L_LVB_Msk = 0xff0000

	// LUT329H: Graphic MMU LUT entry 329 high
	// Position of LO field.
	GFXMMU_LUT329H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT329H_LO_Msk = 0x3ffff0

	// LUT330L: Graphic MMU LUT entry 330 low
	// Position of EN field.
	GFXMMU_LUT330L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT330L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT330L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT330L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT330L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT330L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT330L_LVB_Msk = 0xff0000

	// LUT330H: Graphic MMU LUT entry 330 high
	// Position of LO field.
	GFXMMU_LUT330H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT330H_LO_Msk = 0x3ffff0

	// LUT331L: Graphic MMU LUT entry 331 low
	// Position of EN field.
	GFXMMU_LUT331L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT331L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT331L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT331L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT331L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT331L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT331L_LVB_Msk = 0xff0000

	// LUT331H: Graphic MMU LUT entry 331 high
	// Position of LO field.
	GFXMMU_LUT331H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT331H_LO_Msk = 0x3ffff0

	// LUT332L: Graphic MMU LUT entry 332 low
	// Position of EN field.
	GFXMMU_LUT332L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT332L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT332L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT332L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT332L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT332L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT332L_LVB_Msk = 0xff0000

	// LUT332H: Graphic MMU LUT entry 332 high
	// Position of LO field.
	GFXMMU_LUT332H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT332H_LO_Msk = 0x3ffff0

	// LUT333L: Graphic MMU LUT entry 333 low
	// Position of EN field.
	GFXMMU_LUT333L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT333L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT333L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT333L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT333L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT333L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT333L_LVB_Msk = 0xff0000

	// LUT333H: Graphic MMU LUT entry 333 high
	// Position of LO field.
	GFXMMU_LUT333H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT333H_LO_Msk = 0x3ffff0

	// LUT334L: Graphic MMU LUT entry 334 low
	// Position of EN field.
	GFXMMU_LUT334L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT334L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT334L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT334L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT334L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT334L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT334L_LVB_Msk = 0xff0000

	// LUT334H: Graphic MMU LUT entry 334 high
	// Position of LO field.
	GFXMMU_LUT334H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT334H_LO_Msk = 0x3ffff0

	// LUT335L: Graphic MMU LUT entry 335 low
	// Position of EN field.
	GFXMMU_LUT335L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT335L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT335L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT335L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT335L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT335L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT335L_LVB_Msk = 0xff0000

	// LUT335H: Graphic MMU LUT entry 335 high
	// Position of LO field.
	GFXMMU_LUT335H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT335H_LO_Msk = 0x3ffff0

	// LUT336L: Graphic MMU LUT entry 336 low
	// Position of EN field.
	GFXMMU_LUT336L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT336L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT336L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT336L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT336L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT336L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT336L_LVB_Msk = 0xff0000

	// LUT336H: Graphic MMU LUT entry 336 high
	// Position of LO field.
	GFXMMU_LUT336H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT336H_LO_Msk = 0x3ffff0

	// LUT337L: Graphic MMU LUT entry 337 low
	// Position of EN field.
	GFXMMU_LUT337L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT337L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT337L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT337L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT337L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT337L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT337L_LVB_Msk = 0xff0000

	// LUT337H: Graphic MMU LUT entry 337 high
	// Position of LO field.
	GFXMMU_LUT337H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT337H_LO_Msk = 0x3ffff0

	// LUT338L: Graphic MMU LUT entry 338 low
	// Position of EN field.
	GFXMMU_LUT338L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT338L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT338L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT338L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT338L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT338L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT338L_LVB_Msk = 0xff0000

	// LUT338H: Graphic MMU LUT entry 338 high
	// Position of LO field.
	GFXMMU_LUT338H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT338H_LO_Msk = 0x3ffff0

	// LUT339L: Graphic MMU LUT entry 339 low
	// Position of EN field.
	GFXMMU_LUT339L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT339L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT339L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT339L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT339L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT339L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT339L_LVB_Msk = 0xff0000

	// LUT339H: Graphic MMU LUT entry 339 high
	// Position of LO field.
	GFXMMU_LUT339H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT339H_LO_Msk = 0x3ffff0

	// LUT340L: Graphic MMU LUT entry 340 low
	// Position of EN field.
	GFXMMU_LUT340L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT340L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT340L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT340L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT340L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT340L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT340L_LVB_Msk = 0xff0000

	// LUT340H: Graphic MMU LUT entry 340 high
	// Position of LO field.
	GFXMMU_LUT340H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT340H_LO_Msk = 0x3ffff0

	// LUT341L: Graphic MMU LUT entry 341 low
	// Position of EN field.
	GFXMMU_LUT341L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT341L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT341L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT341L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT341L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT341L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT341L_LVB_Msk = 0xff0000

	// LUT341H: Graphic MMU LUT entry 341 high
	// Position of LO field.
	GFXMMU_LUT341H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT341H_LO_Msk = 0x3ffff0

	// LUT342L: Graphic MMU LUT entry 342 low
	// Position of EN field.
	GFXMMU_LUT342L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT342L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT342L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT342L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT342L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT342L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT342L_LVB_Msk = 0xff0000

	// LUT342H: Graphic MMU LUT entry 342 high
	// Position of LO field.
	GFXMMU_LUT342H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT342H_LO_Msk = 0x3ffff0

	// LUT343L: Graphic MMU LUT entry 343 low
	// Position of EN field.
	GFXMMU_LUT343L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT343L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT343L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT343L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT343L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT343L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT343L_LVB_Msk = 0xff0000

	// LUT343H: Graphic MMU LUT entry 343 high
	// Position of LO field.
	GFXMMU_LUT343H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT343H_LO_Msk = 0x3ffff0

	// LUT344L: Graphic MMU LUT entry 344 low
	// Position of EN field.
	GFXMMU_LUT344L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT344L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT344L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT344L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT344L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT344L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT344L_LVB_Msk = 0xff0000

	// LUT344H: Graphic MMU LUT entry 344 high
	// Position of LO field.
	GFXMMU_LUT344H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT344H_LO_Msk = 0x3ffff0

	// LUT345L: Graphic MMU LUT entry 345 low
	// Position of EN field.
	GFXMMU_LUT345L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT345L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT345L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT345L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT345L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT345L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT345L_LVB_Msk = 0xff0000

	// LUT345H: Graphic MMU LUT entry 345 high
	// Position of LO field.
	GFXMMU_LUT345H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT345H_LO_Msk = 0x3ffff0

	// LUT346L: Graphic MMU LUT entry 346 low
	// Position of EN field.
	GFXMMU_LUT346L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT346L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT346L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT346L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT346L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT346L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT346L_LVB_Msk = 0xff0000

	// LUT346H: Graphic MMU LUT entry 346 high
	// Position of LO field.
	GFXMMU_LUT346H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT346H_LO_Msk = 0x3ffff0

	// LUT347L: Graphic MMU LUT entry 347 low
	// Position of EN field.
	GFXMMU_LUT347L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT347L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT347L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT347L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT347L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT347L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT347L_LVB_Msk = 0xff0000

	// LUT347H: Graphic MMU LUT entry 347 high
	// Position of LO field.
	GFXMMU_LUT347H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT347H_LO_Msk = 0x3ffff0

	// LUT348L: Graphic MMU LUT entry 348 low
	// Position of EN field.
	GFXMMU_LUT348L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT348L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT348L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT348L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT348L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT348L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT348L_LVB_Msk = 0xff0000

	// LUT348H: Graphic MMU LUT entry 348 high
	// Position of LO field.
	GFXMMU_LUT348H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT348H_LO_Msk = 0x3ffff0

	// LUT349L: Graphic MMU LUT entry 349 low
	// Position of EN field.
	GFXMMU_LUT349L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT349L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT349L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT349L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT349L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT349L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT349L_LVB_Msk = 0xff0000

	// LUT349H: Graphic MMU LUT entry 349 high
	// Position of LO field.
	GFXMMU_LUT349H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT349H_LO_Msk = 0x3ffff0

	// LUT350L: Graphic MMU LUT entry 350 low
	// Position of EN field.
	GFXMMU_LUT350L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT350L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT350L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT350L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT350L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT350L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT350L_LVB_Msk = 0xff0000

	// LUT350H: Graphic MMU LUT entry 350 high
	// Position of LO field.
	GFXMMU_LUT350H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT350H_LO_Msk = 0x3ffff0

	// LUT351L: Graphic MMU LUT entry 351 low
	// Position of EN field.
	GFXMMU_LUT351L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT351L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT351L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT351L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT351L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT351L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT351L_LVB_Msk = 0xff0000

	// LUT351H: Graphic MMU LUT entry 351 high
	// Position of LO field.
	GFXMMU_LUT351H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT351H_LO_Msk = 0x3ffff0

	// LUT352L: Graphic MMU LUT entry 352 low
	// Position of EN field.
	GFXMMU_LUT352L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT352L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT352L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT352L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT352L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT352L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT352L_LVB_Msk = 0xff0000

	// LUT352H: Graphic MMU LUT entry 352 high
	// Position of LO field.
	GFXMMU_LUT352H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT352H_LO_Msk = 0x3ffff0

	// LUT353L: Graphic MMU LUT entry 353 low
	// Position of EN field.
	GFXMMU_LUT353L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT353L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT353L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT353L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT353L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT353L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT353L_LVB_Msk = 0xff0000

	// LUT353H: Graphic MMU LUT entry 353 high
	// Position of LO field.
	GFXMMU_LUT353H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT353H_LO_Msk = 0x3ffff0

	// LUT354L: Graphic MMU LUT entry 354 low
	// Position of EN field.
	GFXMMU_LUT354L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT354L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT354L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT354L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT354L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT354L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT354L_LVB_Msk = 0xff0000

	// LUT354H: Graphic MMU LUT entry 354 high
	// Position of LO field.
	GFXMMU_LUT354H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT354H_LO_Msk = 0x3ffff0

	// LUT355L: Graphic MMU LUT entry 355 low
	// Position of EN field.
	GFXMMU_LUT355L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT355L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT355L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT355L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT355L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT355L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT355L_LVB_Msk = 0xff0000

	// LUT355H: Graphic MMU LUT entry 355 high
	// Position of LO field.
	GFXMMU_LUT355H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT355H_LO_Msk = 0x3ffff0

	// LUT356L: Graphic MMU LUT entry 356 low
	// Position of EN field.
	GFXMMU_LUT356L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT356L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT356L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT356L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT356L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT356L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT356L_LVB_Msk = 0xff0000

	// LUT356H: Graphic MMU LUT entry 356 high
	// Position of LO field.
	GFXMMU_LUT356H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT356H_LO_Msk = 0x3ffff0

	// LUT357L: Graphic MMU LUT entry 357 low
	// Position of EN field.
	GFXMMU_LUT357L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT357L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT357L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT357L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT357L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT357L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT357L_LVB_Msk = 0xff0000

	// LUT357H: Graphic MMU LUT entry 357 high
	// Position of LO field.
	GFXMMU_LUT357H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT357H_LO_Msk = 0x3ffff0

	// LUT358L: Graphic MMU LUT entry 358 low
	// Position of EN field.
	GFXMMU_LUT358L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT358L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT358L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT358L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT358L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT358L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT358L_LVB_Msk = 0xff0000

	// LUT358H: Graphic MMU LUT entry 358 high
	// Position of LO field.
	GFXMMU_LUT358H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT358H_LO_Msk = 0x3ffff0

	// LUT359L: Graphic MMU LUT entry 359 low
	// Position of EN field.
	GFXMMU_LUT359L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT359L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT359L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT359L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT359L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT359L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT359L_LVB_Msk = 0xff0000

	// LUT359H: Graphic MMU LUT entry 359 high
	// Position of LO field.
	GFXMMU_LUT359H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT359H_LO_Msk = 0x3ffff0

	// LUT360L: Graphic MMU LUT entry 360 low
	// Position of EN field.
	GFXMMU_LUT360L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT360L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT360L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT360L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT360L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT360L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT360L_LVB_Msk = 0xff0000

	// LUT360H: Graphic MMU LUT entry 360 high
	// Position of LO field.
	GFXMMU_LUT360H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT360H_LO_Msk = 0x3ffff0

	// LUT361L: Graphic MMU LUT entry 361 low
	// Position of EN field.
	GFXMMU_LUT361L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT361L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT361L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT361L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT361L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT361L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT361L_LVB_Msk = 0xff0000

	// LUT361H: Graphic MMU LUT entry 361 high
	// Position of LO field.
	GFXMMU_LUT361H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT361H_LO_Msk = 0x3ffff0

	// LUT362L: Graphic MMU LUT entry 362 low
	// Position of EN field.
	GFXMMU_LUT362L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT362L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT362L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT362L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT362L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT362L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT362L_LVB_Msk = 0xff0000

	// LUT362H: Graphic MMU LUT entry 362 high
	// Position of LO field.
	GFXMMU_LUT362H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT362H_LO_Msk = 0x3ffff0

	// LUT363L: Graphic MMU LUT entry 363 low
	// Position of EN field.
	GFXMMU_LUT363L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT363L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT363L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT363L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT363L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT363L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT363L_LVB_Msk = 0xff0000

	// LUT363H: Graphic MMU LUT entry 363 high
	// Position of LO field.
	GFXMMU_LUT363H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT363H_LO_Msk = 0x3ffff0

	// LUT364L: Graphic MMU LUT entry 364 low
	// Position of EN field.
	GFXMMU_LUT364L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT364L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT364L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT364L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT364L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT364L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT364L_LVB_Msk = 0xff0000

	// LUT364H: Graphic MMU LUT entry 364 high
	// Position of LO field.
	GFXMMU_LUT364H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT364H_LO_Msk = 0x3ffff0

	// LUT365L: Graphic MMU LUT entry 365 low
	// Position of EN field.
	GFXMMU_LUT365L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT365L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT365L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT365L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT365L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT365L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT365L_LVB_Msk = 0xff0000

	// LUT365H: Graphic MMU LUT entry 365 high
	// Position of LO field.
	GFXMMU_LUT365H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT365H_LO_Msk = 0x3ffff0

	// LUT366L: Graphic MMU LUT entry 366 low
	// Position of EN field.
	GFXMMU_LUT366L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT366L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT366L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT366L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT366L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT366L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT366L_LVB_Msk = 0xff0000

	// LUT366H: Graphic MMU LUT entry 366 high
	// Position of LO field.
	GFXMMU_LUT366H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT366H_LO_Msk = 0x3ffff0

	// LUT367L: Graphic MMU LUT entry 367 low
	// Position of EN field.
	GFXMMU_LUT367L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT367L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT367L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT367L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT367L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT367L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT367L_LVB_Msk = 0xff0000

	// LUT367H: Graphic MMU LUT entry 367 high
	// Position of LO field.
	GFXMMU_LUT367H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT367H_LO_Msk = 0x3ffff0

	// LUT368L: Graphic MMU LUT entry 368 low
	// Position of EN field.
	GFXMMU_LUT368L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT368L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT368L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT368L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT368L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT368L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT368L_LVB_Msk = 0xff0000

	// LUT368H: Graphic MMU LUT entry 368 high
	// Position of LO field.
	GFXMMU_LUT368H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT368H_LO_Msk = 0x3ffff0

	// LUT369L: Graphic MMU LUT entry 369 low
	// Position of EN field.
	GFXMMU_LUT369L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT369L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT369L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT369L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT369L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT369L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT369L_LVB_Msk = 0xff0000

	// LUT369H: Graphic MMU LUT entry 369 high
	// Position of LO field.
	GFXMMU_LUT369H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT369H_LO_Msk = 0x3ffff0

	// LUT370L: Graphic MMU LUT entry 370 low
	// Position of EN field.
	GFXMMU_LUT370L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT370L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT370L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT370L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT370L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT370L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT370L_LVB_Msk = 0xff0000

	// LUT370H: Graphic MMU LUT entry 370 high
	// Position of LO field.
	GFXMMU_LUT370H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT370H_LO_Msk = 0x3ffff0

	// LUT371L: Graphic MMU LUT entry 371 low
	// Position of EN field.
	GFXMMU_LUT371L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT371L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT371L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT371L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT371L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT371L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT371L_LVB_Msk = 0xff0000

	// LUT371H: Graphic MMU LUT entry 371 high
	// Position of LO field.
	GFXMMU_LUT371H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT371H_LO_Msk = 0x3ffff0

	// LUT372L: Graphic MMU LUT entry 372 low
	// Position of EN field.
	GFXMMU_LUT372L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT372L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT372L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT372L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT372L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT372L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT372L_LVB_Msk = 0xff0000

	// LUT372H: Graphic MMU LUT entry 372 high
	// Position of LO field.
	GFXMMU_LUT372H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT372H_LO_Msk = 0x3ffff0

	// LUT373L: Graphic MMU LUT entry 373 low
	// Position of EN field.
	GFXMMU_LUT373L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT373L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT373L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT373L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT373L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT373L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT373L_LVB_Msk = 0xff0000

	// LUT373H: Graphic MMU LUT entry 373 high
	// Position of LO field.
	GFXMMU_LUT373H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT373H_LO_Msk = 0x3ffff0

	// LUT374L: Graphic MMU LUT entry 374 low
	// Position of EN field.
	GFXMMU_LUT374L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT374L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT374L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT374L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT374L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT374L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT374L_LVB_Msk = 0xff0000

	// LUT374H: Graphic MMU LUT entry 374 high
	// Position of LO field.
	GFXMMU_LUT374H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT374H_LO_Msk = 0x3ffff0

	// LUT375L: Graphic MMU LUT entry 375 low
	// Position of EN field.
	GFXMMU_LUT375L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT375L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT375L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT375L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT375L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT375L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT375L_LVB_Msk = 0xff0000

	// LUT375H: Graphic MMU LUT entry 375 high
	// Position of LO field.
	GFXMMU_LUT375H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT375H_LO_Msk = 0x3ffff0

	// LUT376L: Graphic MMU LUT entry 376 low
	// Position of EN field.
	GFXMMU_LUT376L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT376L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT376L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT376L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT376L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT376L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT376L_LVB_Msk = 0xff0000

	// LUT376H: Graphic MMU LUT entry 376 high
	// Position of LO field.
	GFXMMU_LUT376H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT376H_LO_Msk = 0x3ffff0

	// LUT377L: Graphic MMU LUT entry 377 low
	// Position of EN field.
	GFXMMU_LUT377L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT377L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT377L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT377L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT377L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT377L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT377L_LVB_Msk = 0xff0000

	// LUT377H: Graphic MMU LUT entry 377 high
	// Position of LO field.
	GFXMMU_LUT377H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT377H_LO_Msk = 0x3ffff0

	// LUT378L: Graphic MMU LUT entry 378 low
	// Position of EN field.
	GFXMMU_LUT378L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT378L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT378L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT378L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT378L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT378L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT378L_LVB_Msk = 0xff0000

	// LUT378H: Graphic MMU LUT entry 378 high
	// Position of LO field.
	GFXMMU_LUT378H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT378H_LO_Msk = 0x3ffff0

	// LUT379L: Graphic MMU LUT entry 379 low
	// Position of EN field.
	GFXMMU_LUT379L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT379L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT379L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT379L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT379L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT379L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT379L_LVB_Msk = 0xff0000

	// LUT379H: Graphic MMU LUT entry 379 high
	// Position of LO field.
	GFXMMU_LUT379H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT379H_LO_Msk = 0x3ffff0

	// LUT380L: Graphic MMU LUT entry 380 low
	// Position of EN field.
	GFXMMU_LUT380L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT380L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT380L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT380L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT380L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT380L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT380L_LVB_Msk = 0xff0000

	// LUT380H: Graphic MMU LUT entry 380 high
	// Position of LO field.
	GFXMMU_LUT380H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT380H_LO_Msk = 0x3ffff0

	// LUT381L: Graphic MMU LUT entry 381 low
	// Position of EN field.
	GFXMMU_LUT381L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT381L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT381L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT381L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT381L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT381L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT381L_LVB_Msk = 0xff0000

	// LUT381H: Graphic MMU LUT entry 381 high
	// Position of LO field.
	GFXMMU_LUT381H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT381H_LO_Msk = 0x3ffff0

	// LUT382L: Graphic MMU LUT entry 382 low
	// Position of EN field.
	GFXMMU_LUT382L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT382L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT382L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT382L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT382L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT382L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT382L_LVB_Msk = 0xff0000

	// LUT382H: Graphic MMU LUT entry 382 high
	// Position of LO field.
	GFXMMU_LUT382H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT382H_LO_Msk = 0x3ffff0

	// LUT383L: Graphic MMU LUT entry 383 low
	// Position of EN field.
	GFXMMU_LUT383L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT383L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT383L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT383L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT383L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT383L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT383L_LVB_Msk = 0xff0000

	// LUT383H: Graphic MMU LUT entry 383 high
	// Position of LO field.
	GFXMMU_LUT383H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT383H_LO_Msk = 0x3ffff0

	// LUT384L: Graphic MMU LUT entry 384 low
	// Position of EN field.
	GFXMMU_LUT384L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT384L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT384L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT384L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT384L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT384L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT384L_LVB_Msk = 0xff0000

	// LUT384H: Graphic MMU LUT entry 384 high
	// Position of LO field.
	GFXMMU_LUT384H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT384H_LO_Msk = 0x3ffff0

	// LUT385L: Graphic MMU LUT entry 385 low
	// Position of EN field.
	GFXMMU_LUT385L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT385L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT385L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT385L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT385L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT385L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT385L_LVB_Msk = 0xff0000

	// LUT385H: Graphic MMU LUT entry 385 high
	// Position of LO field.
	GFXMMU_LUT385H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT385H_LO_Msk = 0x3ffff0

	// LUT386L: Graphic MMU LUT entry 386 low
	// Position of EN field.
	GFXMMU_LUT386L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT386L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT386L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT386L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT386L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT386L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT386L_LVB_Msk = 0xff0000

	// LUT386H: Graphic MMU LUT entry 386 high
	// Position of LO field.
	GFXMMU_LUT386H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT386H_LO_Msk = 0x3ffff0

	// LUT387L: Graphic MMU LUT entry 387 low
	// Position of EN field.
	GFXMMU_LUT387L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT387L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT387L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT387L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT387L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT387L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT387L_LVB_Msk = 0xff0000

	// LUT387H: Graphic MMU LUT entry 387 high
	// Position of LO field.
	GFXMMU_LUT387H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT387H_LO_Msk = 0x3ffff0

	// LUT388L: Graphic MMU LUT entry 388 low
	// Position of EN field.
	GFXMMU_LUT388L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT388L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT388L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT388L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT388L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT388L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT388L_LVB_Msk = 0xff0000

	// LUT388H: Graphic MMU LUT entry 388 high
	// Position of LO field.
	GFXMMU_LUT388H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT388H_LO_Msk = 0x3ffff0

	// LUT389L: Graphic MMU LUT entry 389 low
	// Position of EN field.
	GFXMMU_LUT389L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT389L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT389L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT389L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT389L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT389L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT389L_LVB_Msk = 0xff0000

	// LUT389H: Graphic MMU LUT entry 389 high
	// Position of LO field.
	GFXMMU_LUT389H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT389H_LO_Msk = 0x3ffff0

	// LUT390L: Graphic MMU LUT entry 390 low
	// Position of EN field.
	GFXMMU_LUT390L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT390L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT390L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT390L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT390L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT390L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT390L_LVB_Msk = 0xff0000

	// LUT390H: Graphic MMU LUT entry 390 high
	// Position of LO field.
	GFXMMU_LUT390H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT390H_LO_Msk = 0x3ffff0

	// LUT391L: Graphic MMU LUT entry 391 low
	// Position of EN field.
	GFXMMU_LUT391L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT391L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT391L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT391L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT391L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT391L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT391L_LVB_Msk = 0xff0000

	// LUT391H: Graphic MMU LUT entry 391 high
	// Position of LO field.
	GFXMMU_LUT391H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT391H_LO_Msk = 0x3ffff0

	// LUT392L: Graphic MMU LUT entry 392 low
	// Position of EN field.
	GFXMMU_LUT392L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT392L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT392L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT392L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT392L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT392L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT392L_LVB_Msk = 0xff0000

	// LUT392H: Graphic MMU LUT entry 392 high
	// Position of LO field.
	GFXMMU_LUT392H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT392H_LO_Msk = 0x3ffff0

	// LUT393L: Graphic MMU LUT entry 393 low
	// Position of EN field.
	GFXMMU_LUT393L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT393L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT393L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT393L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT393L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT393L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT393L_LVB_Msk = 0xff0000

	// LUT393H: Graphic MMU LUT entry 393 high
	// Position of LO field.
	GFXMMU_LUT393H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT393H_LO_Msk = 0x3ffff0

	// LUT394L: Graphic MMU LUT entry 394 low
	// Position of EN field.
	GFXMMU_LUT394L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT394L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT394L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT394L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT394L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT394L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT394L_LVB_Msk = 0xff0000

	// LUT394H: Graphic MMU LUT entry 394 high
	// Position of LO field.
	GFXMMU_LUT394H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT394H_LO_Msk = 0x3ffff0

	// LUT395L: Graphic MMU LUT entry 395 low
	// Position of EN field.
	GFXMMU_LUT395L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT395L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT395L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT395L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT395L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT395L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT395L_LVB_Msk = 0xff0000

	// LUT395H: Graphic MMU LUT entry 395 high
	// Position of LO field.
	GFXMMU_LUT395H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT395H_LO_Msk = 0x3ffff0

	// LUT396L: Graphic MMU LUT entry 396 low
	// Position of EN field.
	GFXMMU_LUT396L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT396L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT396L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT396L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT396L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT396L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT396L_LVB_Msk = 0xff0000

	// LUT396H: Graphic MMU LUT entry 396 high
	// Position of LO field.
	GFXMMU_LUT396H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT396H_LO_Msk = 0x3ffff0

	// LUT397L: Graphic MMU LUT entry 397 low
	// Position of EN field.
	GFXMMU_LUT397L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT397L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT397L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT397L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT397L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT397L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT397L_LVB_Msk = 0xff0000

	// LUT397H: Graphic MMU LUT entry 397 high
	// Position of LO field.
	GFXMMU_LUT397H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT397H_LO_Msk = 0x3ffff0

	// LUT398L: Graphic MMU LUT entry 398 low
	// Position of EN field.
	GFXMMU_LUT398L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT398L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT398L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT398L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT398L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT398L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT398L_LVB_Msk = 0xff0000

	// LUT398H: Graphic MMU LUT entry 398 high
	// Position of LO field.
	GFXMMU_LUT398H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT398H_LO_Msk = 0x3ffff0

	// LUT399L: Graphic MMU LUT entry 399 low
	// Position of EN field.
	GFXMMU_LUT399L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT399L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT399L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT399L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT399L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT399L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT399L_LVB_Msk = 0xff0000

	// LUT399H: Graphic MMU LUT entry 399 high
	// Position of LO field.
	GFXMMU_LUT399H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT399H_LO_Msk = 0x3ffff0

	// LUT400L: Graphic MMU LUT entry 400 low
	// Position of EN field.
	GFXMMU_LUT400L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT400L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT400L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT400L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT400L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT400L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT400L_LVB_Msk = 0xff0000

	// LUT400H: Graphic MMU LUT entry 400 high
	// Position of LO field.
	GFXMMU_LUT400H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT400H_LO_Msk = 0x3ffff0

	// LUT401L: Graphic MMU LUT entry 401 low
	// Position of EN field.
	GFXMMU_LUT401L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT401L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT401L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT401L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT401L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT401L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT401L_LVB_Msk = 0xff0000

	// LUT401H: Graphic MMU LUT entry 401 high
	// Position of LO field.
	GFXMMU_LUT401H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT401H_LO_Msk = 0x3ffff0

	// LUT402L: Graphic MMU LUT entry 402 low
	// Position of EN field.
	GFXMMU_LUT402L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT402L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT402L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT402L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT402L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT402L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT402L_LVB_Msk = 0xff0000

	// LUT402H: Graphic MMU LUT entry 402 high
	// Position of LO field.
	GFXMMU_LUT402H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT402H_LO_Msk = 0x3ffff0

	// LUT403L: Graphic MMU LUT entry 403 low
	// Position of EN field.
	GFXMMU_LUT403L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT403L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT403L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT403L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT403L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT403L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT403L_LVB_Msk = 0xff0000

	// LUT403H: Graphic MMU LUT entry 403 high
	// Position of LO field.
	GFXMMU_LUT403H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT403H_LO_Msk = 0x3ffff0

	// LUT404L: Graphic MMU LUT entry 404 low
	// Position of EN field.
	GFXMMU_LUT404L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT404L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT404L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT404L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT404L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT404L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT404L_LVB_Msk = 0xff0000

	// LUT404H: Graphic MMU LUT entry 404 high
	// Position of LO field.
	GFXMMU_LUT404H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT404H_LO_Msk = 0x3ffff0

	// LUT405L: Graphic MMU LUT entry 405 low
	// Position of EN field.
	GFXMMU_LUT405L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT405L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT405L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT405L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT405L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT405L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT405L_LVB_Msk = 0xff0000

	// LUT405H: Graphic MMU LUT entry 405 high
	// Position of LO field.
	GFXMMU_LUT405H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT405H_LO_Msk = 0x3ffff0

	// LUT406L: Graphic MMU LUT entry 406 low
	// Position of EN field.
	GFXMMU_LUT406L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT406L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT406L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT406L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT406L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT406L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT406L_LVB_Msk = 0xff0000

	// LUT406H: Graphic MMU LUT entry 406 high
	// Position of LO field.
	GFXMMU_LUT406H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT406H_LO_Msk = 0x3ffff0

	// LUT407L: Graphic MMU LUT entry 407 low
	// Position of EN field.
	GFXMMU_LUT407L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT407L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT407L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT407L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT407L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT407L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT407L_LVB_Msk = 0xff0000

	// LUT407H: Graphic MMU LUT entry 407 high
	// Position of LO field.
	GFXMMU_LUT407H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT407H_LO_Msk = 0x3ffff0

	// LUT408L: Graphic MMU LUT entry 408 low
	// Position of EN field.
	GFXMMU_LUT408L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT408L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT408L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT408L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT408L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT408L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT408L_LVB_Msk = 0xff0000

	// LUT408H: Graphic MMU LUT entry 408 high
	// Position of LO field.
	GFXMMU_LUT408H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT408H_LO_Msk = 0x3ffff0

	// LUT409L: Graphic MMU LUT entry 409 low
	// Position of EN field.
	GFXMMU_LUT409L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT409L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT409L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT409L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT409L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT409L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT409L_LVB_Msk = 0xff0000

	// LUT409H: Graphic MMU LUT entry 409 high
	// Position of LO field.
	GFXMMU_LUT409H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT409H_LO_Msk = 0x3ffff0

	// LUT410L: Graphic MMU LUT entry 410 low
	// Position of EN field.
	GFXMMU_LUT410L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT410L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT410L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT410L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT410L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT410L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT410L_LVB_Msk = 0xff0000

	// LUT410H: Graphic MMU LUT entry 410 high
	// Position of LO field.
	GFXMMU_LUT410H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT410H_LO_Msk = 0x3ffff0

	// LUT411L: Graphic MMU LUT entry 411 low
	// Position of EN field.
	GFXMMU_LUT411L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT411L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT411L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT411L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT411L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT411L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT411L_LVB_Msk = 0xff0000

	// LUT411H: Graphic MMU LUT entry 411 high
	// Position of LO field.
	GFXMMU_LUT411H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT411H_LO_Msk = 0x3ffff0

	// LUT412L: Graphic MMU LUT entry 412 low
	// Position of EN field.
	GFXMMU_LUT412L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT412L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT412L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT412L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT412L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT412L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT412L_LVB_Msk = 0xff0000

	// LUT412H: Graphic MMU LUT entry 412 high
	// Position of LO field.
	GFXMMU_LUT412H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT412H_LO_Msk = 0x3ffff0

	// LUT413L: Graphic MMU LUT entry 413 low
	// Position of EN field.
	GFXMMU_LUT413L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT413L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT413L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT413L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT413L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT413L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT413L_LVB_Msk = 0xff0000

	// LUT413H: Graphic MMU LUT entry 413 high
	// Position of LO field.
	GFXMMU_LUT413H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT413H_LO_Msk = 0x3ffff0

	// LUT414L: Graphic MMU LUT entry 414 low
	// Position of EN field.
	GFXMMU_LUT414L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT414L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT414L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT414L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT414L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT414L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT414L_LVB_Msk = 0xff0000

	// LUT414H: Graphic MMU LUT entry 414 high
	// Position of LO field.
	GFXMMU_LUT414H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT414H_LO_Msk = 0x3ffff0

	// LUT415L: Graphic MMU LUT entry 415 low
	// Position of EN field.
	GFXMMU_LUT415L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT415L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT415L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT415L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT415L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT415L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT415L_LVB_Msk = 0xff0000

	// LUT415H: Graphic MMU LUT entry 415 high
	// Position of LO field.
	GFXMMU_LUT415H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT415H_LO_Msk = 0x3ffff0

	// LUT416L: Graphic MMU LUT entry 416 low
	// Position of EN field.
	GFXMMU_LUT416L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT416L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT416L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT416L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT416L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT416L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT416L_LVB_Msk = 0xff0000

	// LUT416H: Graphic MMU LUT entry 416 high
	// Position of LO field.
	GFXMMU_LUT416H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT416H_LO_Msk = 0x3ffff0

	// LUT417L: Graphic MMU LUT entry 417 low
	// Position of EN field.
	GFXMMU_LUT417L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT417L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT417L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT417L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT417L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT417L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT417L_LVB_Msk = 0xff0000

	// LUT417H: Graphic MMU LUT entry 417 high
	// Position of LO field.
	GFXMMU_LUT417H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT417H_LO_Msk = 0x3ffff0

	// LUT418L: Graphic MMU LUT entry 418 low
	// Position of EN field.
	GFXMMU_LUT418L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT418L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT418L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT418L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT418L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT418L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT418L_LVB_Msk = 0xff0000

	// LUT418H: Graphic MMU LUT entry 418 high
	// Position of LO field.
	GFXMMU_LUT418H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT418H_LO_Msk = 0x3ffff0

	// LUT419L: Graphic MMU LUT entry 419 low
	// Position of EN field.
	GFXMMU_LUT419L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT419L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT419L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT419L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT419L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT419L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT419L_LVB_Msk = 0xff0000

	// LUT419H: Graphic MMU LUT entry 419 high
	// Position of LO field.
	GFXMMU_LUT419H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT419H_LO_Msk = 0x3ffff0

	// LUT420L: Graphic MMU LUT entry 420 low
	// Position of EN field.
	GFXMMU_LUT420L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT420L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT420L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT420L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT420L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT420L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT420L_LVB_Msk = 0xff0000

	// LUT420H: Graphic MMU LUT entry 420 high
	// Position of LO field.
	GFXMMU_LUT420H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT420H_LO_Msk = 0x3ffff0

	// LUT421L: Graphic MMU LUT entry 421 low
	// Position of EN field.
	GFXMMU_LUT421L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT421L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT421L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT421L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT421L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT421L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT421L_LVB_Msk = 0xff0000

	// LUT421H: Graphic MMU LUT entry 421 high
	// Position of LO field.
	GFXMMU_LUT421H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT421H_LO_Msk = 0x3ffff0

	// LUT422L: Graphic MMU LUT entry 422 low
	// Position of EN field.
	GFXMMU_LUT422L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT422L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT422L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT422L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT422L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT422L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT422L_LVB_Msk = 0xff0000

	// LUT422H: Graphic MMU LUT entry 422 high
	// Position of LO field.
	GFXMMU_LUT422H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT422H_LO_Msk = 0x3ffff0

	// LUT423L: Graphic MMU LUT entry 423 low
	// Position of EN field.
	GFXMMU_LUT423L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT423L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT423L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT423L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT423L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT423L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT423L_LVB_Msk = 0xff0000

	// LUT423H: Graphic MMU LUT entry 423 high
	// Position of LO field.
	GFXMMU_LUT423H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT423H_LO_Msk = 0x3ffff0

	// LUT424L: Graphic MMU LUT entry 424 low
	// Position of EN field.
	GFXMMU_LUT424L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT424L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT424L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT424L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT424L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT424L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT424L_LVB_Msk = 0xff0000

	// LUT424H: Graphic MMU LUT entry 424 high
	// Position of LO field.
	GFXMMU_LUT424H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT424H_LO_Msk = 0x3ffff0

	// LUT425L: Graphic MMU LUT entry 425 low
	// Position of EN field.
	GFXMMU_LUT425L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT425L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT425L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT425L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT425L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT425L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT425L_LVB_Msk = 0xff0000

	// LUT425H: Graphic MMU LUT entry 425 high
	// Position of LO field.
	GFXMMU_LUT425H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT425H_LO_Msk = 0x3ffff0

	// LUT426L: Graphic MMU LUT entry 426 low
	// Position of EN field.
	GFXMMU_LUT426L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT426L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT426L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT426L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT426L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT426L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT426L_LVB_Msk = 0xff0000

	// LUT426H: Graphic MMU LUT entry 426 high
	// Position of LO field.
	GFXMMU_LUT426H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT426H_LO_Msk = 0x3ffff0

	// LUT427L: Graphic MMU LUT entry 427 low
	// Position of EN field.
	GFXMMU_LUT427L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT427L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT427L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT427L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT427L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT427L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT427L_LVB_Msk = 0xff0000

	// LUT427H: Graphic MMU LUT entry 427 high
	// Position of LO field.
	GFXMMU_LUT427H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT427H_LO_Msk = 0x3ffff0

	// LUT428L: Graphic MMU LUT entry 428 low
	// Position of EN field.
	GFXMMU_LUT428L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT428L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT428L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT428L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT428L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT428L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT428L_LVB_Msk = 0xff0000

	// LUT428H: Graphic MMU LUT entry 428 high
	// Position of LO field.
	GFXMMU_LUT428H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT428H_LO_Msk = 0x3ffff0

	// LUT429L: Graphic MMU LUT entry 429 low
	// Position of EN field.
	GFXMMU_LUT429L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT429L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT429L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT429L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT429L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT429L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT429L_LVB_Msk = 0xff0000

	// LUT429H: Graphic MMU LUT entry 429 high
	// Position of LO field.
	GFXMMU_LUT429H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT429H_LO_Msk = 0x3ffff0

	// LUT430L: Graphic MMU LUT entry 430 low
	// Position of EN field.
	GFXMMU_LUT430L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT430L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT430L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT430L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT430L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT430L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT430L_LVB_Msk = 0xff0000

	// LUT430H: Graphic MMU LUT entry 430 high
	// Position of LO field.
	GFXMMU_LUT430H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT430H_LO_Msk = 0x3ffff0

	// LUT431L: Graphic MMU LUT entry 431 low
	// Position of EN field.
	GFXMMU_LUT431L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT431L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT431L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT431L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT431L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT431L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT431L_LVB_Msk = 0xff0000

	// LUT431H: Graphic MMU LUT entry 431 high
	// Position of LO field.
	GFXMMU_LUT431H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT431H_LO_Msk = 0x3ffff0

	// LUT432L: Graphic MMU LUT entry 432 low
	// Position of EN field.
	GFXMMU_LUT432L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT432L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT432L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT432L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT432L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT432L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT432L_LVB_Msk = 0xff0000

	// LUT432H: Graphic MMU LUT entry 432 high
	// Position of LO field.
	GFXMMU_LUT432H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT432H_LO_Msk = 0x3ffff0

	// LUT433L: Graphic MMU LUT entry 433 low
	// Position of EN field.
	GFXMMU_LUT433L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT433L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT433L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT433L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT433L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT433L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT433L_LVB_Msk = 0xff0000

	// LUT433H: Graphic MMU LUT entry 433 high
	// Position of LO field.
	GFXMMU_LUT433H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT433H_LO_Msk = 0x3ffff0

	// LUT434L: Graphic MMU LUT entry 434 low
	// Position of EN field.
	GFXMMU_LUT434L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT434L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT434L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT434L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT434L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT434L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT434L_LVB_Msk = 0xff0000

	// LUT434H: Graphic MMU LUT entry 434 high
	// Position of LO field.
	GFXMMU_LUT434H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT434H_LO_Msk = 0x3ffff0

	// LUT435L: Graphic MMU LUT entry 435 low
	// Position of EN field.
	GFXMMU_LUT435L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT435L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT435L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT435L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT435L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT435L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT435L_LVB_Msk = 0xff0000

	// LUT435H: Graphic MMU LUT entry 435 high
	// Position of LO field.
	GFXMMU_LUT435H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT435H_LO_Msk = 0x3ffff0

	// LUT436L: Graphic MMU LUT entry 436 low
	// Position of EN field.
	GFXMMU_LUT436L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT436L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT436L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT436L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT436L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT436L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT436L_LVB_Msk = 0xff0000

	// LUT436H: Graphic MMU LUT entry 436 high
	// Position of LO field.
	GFXMMU_LUT436H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT436H_LO_Msk = 0x3ffff0

	// LUT437L: Graphic MMU LUT entry 437 low
	// Position of EN field.
	GFXMMU_LUT437L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT437L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT437L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT437L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT437L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT437L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT437L_LVB_Msk = 0xff0000

	// LUT437H: Graphic MMU LUT entry 437 high
	// Position of LO field.
	GFXMMU_LUT437H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT437H_LO_Msk = 0x3ffff0

	// LUT438L: Graphic MMU LUT entry 438 low
	// Position of EN field.
	GFXMMU_LUT438L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT438L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT438L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT438L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT438L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT438L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT438L_LVB_Msk = 0xff0000

	// LUT438H: Graphic MMU LUT entry 438 high
	// Position of LO field.
	GFXMMU_LUT438H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT438H_LO_Msk = 0x3ffff0

	// LUT439L: Graphic MMU LUT entry 439 low
	// Position of EN field.
	GFXMMU_LUT439L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT439L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT439L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT439L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT439L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT439L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT439L_LVB_Msk = 0xff0000

	// LUT439H: Graphic MMU LUT entry 439 high
	// Position of LO field.
	GFXMMU_LUT439H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT439H_LO_Msk = 0x3ffff0

	// LUT440L: Graphic MMU LUT entry 440 low
	// Position of EN field.
	GFXMMU_LUT440L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT440L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT440L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT440L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT440L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT440L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT440L_LVB_Msk = 0xff0000

	// LUT440H: Graphic MMU LUT entry 440 high
	// Position of LO field.
	GFXMMU_LUT440H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT440H_LO_Msk = 0x3ffff0

	// LUT441L: Graphic MMU LUT entry 441 low
	// Position of EN field.
	GFXMMU_LUT441L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT441L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT441L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT441L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT441L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT441L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT441L_LVB_Msk = 0xff0000

	// LUT441H: Graphic MMU LUT entry 441 high
	// Position of LO field.
	GFXMMU_LUT441H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT441H_LO_Msk = 0x3ffff0

	// LUT442L: Graphic MMU LUT entry 442 low
	// Position of EN field.
	GFXMMU_LUT442L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT442L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT442L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT442L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT442L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT442L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT442L_LVB_Msk = 0xff0000

	// LUT442H: Graphic MMU LUT entry 442 high
	// Position of LO field.
	GFXMMU_LUT442H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT442H_LO_Msk = 0x3ffff0

	// LUT443L: Graphic MMU LUT entry 443 low
	// Position of EN field.
	GFXMMU_LUT443L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT443L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT443L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT443L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT443L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT443L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT443L_LVB_Msk = 0xff0000

	// LUT443H: Graphic MMU LUT entry 443 high
	// Position of LO field.
	GFXMMU_LUT443H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT443H_LO_Msk = 0x3ffff0

	// LUT444L: Graphic MMU LUT entry 444 low
	// Position of EN field.
	GFXMMU_LUT444L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT444L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT444L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT444L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT444L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT444L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT444L_LVB_Msk = 0xff0000

	// LUT444H: Graphic MMU LUT entry 444 high
	// Position of LO field.
	GFXMMU_LUT444H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT444H_LO_Msk = 0x3ffff0

	// LUT445L: Graphic MMU LUT entry 445 low
	// Position of EN field.
	GFXMMU_LUT445L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT445L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT445L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT445L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT445L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT445L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT445L_LVB_Msk = 0xff0000

	// LUT445H: Graphic MMU LUT entry 445 high
	// Position of LO field.
	GFXMMU_LUT445H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT445H_LO_Msk = 0x3ffff0

	// LUT446L: Graphic MMU LUT entry 446 low
	// Position of EN field.
	GFXMMU_LUT446L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT446L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT446L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT446L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT446L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT446L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT446L_LVB_Msk = 0xff0000

	// LUT446H: Graphic MMU LUT entry 446 high
	// Position of LO field.
	GFXMMU_LUT446H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT446H_LO_Msk = 0x3ffff0

	// LUT447L: Graphic MMU LUT entry 447 low
	// Position of EN field.
	GFXMMU_LUT447L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT447L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT447L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT447L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT447L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT447L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT447L_LVB_Msk = 0xff0000

	// LUT447H: Graphic MMU LUT entry 447 high
	// Position of LO field.
	GFXMMU_LUT447H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT447H_LO_Msk = 0x3ffff0

	// LUT448L: Graphic MMU LUT entry 448 low
	// Position of EN field.
	GFXMMU_LUT448L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT448L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT448L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT448L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT448L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT448L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT448L_LVB_Msk = 0xff0000

	// LUT448H: Graphic MMU LUT entry 448 high
	// Position of LO field.
	GFXMMU_LUT448H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT448H_LO_Msk = 0x3ffff0

	// LUT449L: Graphic MMU LUT entry 449 low
	// Position of EN field.
	GFXMMU_LUT449L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT449L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT449L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT449L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT449L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT449L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT449L_LVB_Msk = 0xff0000

	// LUT449H: Graphic MMU LUT entry 449 high
	// Position of LO field.
	GFXMMU_LUT449H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT449H_LO_Msk = 0x3ffff0

	// LUT450L: Graphic MMU LUT entry 450 low
	// Position of EN field.
	GFXMMU_LUT450L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT450L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT450L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT450L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT450L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT450L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT450L_LVB_Msk = 0xff0000

	// LUT450H: Graphic MMU LUT entry 450 high
	// Position of LO field.
	GFXMMU_LUT450H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT450H_LO_Msk = 0x3ffff0

	// LUT451L: Graphic MMU LUT entry 451 low
	// Position of EN field.
	GFXMMU_LUT451L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT451L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT451L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT451L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT451L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT451L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT451L_LVB_Msk = 0xff0000

	// LUT451H: Graphic MMU LUT entry 451 high
	// Position of LO field.
	GFXMMU_LUT451H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT451H_LO_Msk = 0x3ffff0

	// LUT452L: Graphic MMU LUT entry 452 low
	// Position of EN field.
	GFXMMU_LUT452L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT452L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT452L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT452L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT452L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT452L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT452L_LVB_Msk = 0xff0000

	// LUT452H: Graphic MMU LUT entry 452 high
	// Position of LO field.
	GFXMMU_LUT452H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT452H_LO_Msk = 0x3ffff0

	// LUT453L: Graphic MMU LUT entry 453 low
	// Position of EN field.
	GFXMMU_LUT453L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT453L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT453L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT453L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT453L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT453L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT453L_LVB_Msk = 0xff0000

	// LUT453H: Graphic MMU LUT entry 453 high
	// Position of LO field.
	GFXMMU_LUT453H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT453H_LO_Msk = 0x3ffff0

	// LUT454L: Graphic MMU LUT entry 454 low
	// Position of EN field.
	GFXMMU_LUT454L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT454L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT454L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT454L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT454L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT454L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT454L_LVB_Msk = 0xff0000

	// LUT454H: Graphic MMU LUT entry 454 high
	// Position of LO field.
	GFXMMU_LUT454H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT454H_LO_Msk = 0x3ffff0

	// LUT455L: Graphic MMU LUT entry 455 low
	// Position of EN field.
	GFXMMU_LUT455L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT455L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT455L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT455L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT455L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT455L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT455L_LVB_Msk = 0xff0000

	// LUT455H: Graphic MMU LUT entry 455 high
	// Position of LO field.
	GFXMMU_LUT455H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT455H_LO_Msk = 0x3ffff0

	// LUT456L: Graphic MMU LUT entry 456 low
	// Position of EN field.
	GFXMMU_LUT456L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT456L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT456L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT456L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT456L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT456L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT456L_LVB_Msk = 0xff0000

	// LUT456H: Graphic MMU LUT entry 456 high
	// Position of LO field.
	GFXMMU_LUT456H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT456H_LO_Msk = 0x3ffff0

	// LUT457L: Graphic MMU LUT entry 457 low
	// Position of EN field.
	GFXMMU_LUT457L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT457L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT457L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT457L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT457L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT457L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT457L_LVB_Msk = 0xff0000

	// LUT457H: Graphic MMU LUT entry 457 high
	// Position of LO field.
	GFXMMU_LUT457H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT457H_LO_Msk = 0x3ffff0

	// LUT458L: Graphic MMU LUT entry 458 low
	// Position of EN field.
	GFXMMU_LUT458L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT458L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT458L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT458L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT458L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT458L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT458L_LVB_Msk = 0xff0000

	// LUT458H: Graphic MMU LUT entry 458 high
	// Position of LO field.
	GFXMMU_LUT458H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT458H_LO_Msk = 0x3ffff0

	// LUT459L: Graphic MMU LUT entry 459 low
	// Position of EN field.
	GFXMMU_LUT459L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT459L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT459L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT459L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT459L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT459L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT459L_LVB_Msk = 0xff0000

	// LUT459H: Graphic MMU LUT entry 459 high
	// Position of LO field.
	GFXMMU_LUT459H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT459H_LO_Msk = 0x3ffff0

	// LUT460L: Graphic MMU LUT entry 460 low
	// Position of EN field.
	GFXMMU_LUT460L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT460L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT460L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT460L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT460L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT460L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT460L_LVB_Msk = 0xff0000

	// LUT460H: Graphic MMU LUT entry 460 high
	// Position of LO field.
	GFXMMU_LUT460H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT460H_LO_Msk = 0x3ffff0

	// LUT461L: Graphic MMU LUT entry 461 low
	// Position of EN field.
	GFXMMU_LUT461L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT461L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT461L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT461L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT461L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT461L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT461L_LVB_Msk = 0xff0000

	// LUT461H: Graphic MMU LUT entry 461 high
	// Position of LO field.
	GFXMMU_LUT461H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT461H_LO_Msk = 0x3ffff0

	// LUT462L: Graphic MMU LUT entry 462 low
	// Position of EN field.
	GFXMMU_LUT462L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT462L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT462L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT462L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT462L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT462L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT462L_LVB_Msk = 0xff0000

	// LUT462H: Graphic MMU LUT entry 462 high
	// Position of LO field.
	GFXMMU_LUT462H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT462H_LO_Msk = 0x3ffff0

	// LUT463L: Graphic MMU LUT entry 463 low
	// Position of EN field.
	GFXMMU_LUT463L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT463L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT463L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT463L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT463L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT463L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT463L_LVB_Msk = 0xff0000

	// LUT463H: Graphic MMU LUT entry 463 high
	// Position of LO field.
	GFXMMU_LUT463H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT463H_LO_Msk = 0x3ffff0

	// LUT464L: Graphic MMU LUT entry 464 low
	// Position of EN field.
	GFXMMU_LUT464L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT464L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT464L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT464L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT464L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT464L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT464L_LVB_Msk = 0xff0000

	// LUT464H: Graphic MMU LUT entry 464 high
	// Position of LO field.
	GFXMMU_LUT464H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT464H_LO_Msk = 0x3ffff0

	// LUT465L: Graphic MMU LUT entry 465 low
	// Position of EN field.
	GFXMMU_LUT465L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT465L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT465L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT465L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT465L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT465L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT465L_LVB_Msk = 0xff0000

	// LUT465H: Graphic MMU LUT entry 465 high
	// Position of LO field.
	GFXMMU_LUT465H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT465H_LO_Msk = 0x3ffff0

	// LUT466L: Graphic MMU LUT entry 466 low
	// Position of EN field.
	GFXMMU_LUT466L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT466L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT466L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT466L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT466L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT466L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT466L_LVB_Msk = 0xff0000

	// LUT466H: Graphic MMU LUT entry 466 high
	// Position of LO field.
	GFXMMU_LUT466H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT466H_LO_Msk = 0x3ffff0

	// LUT467L: Graphic MMU LUT entry 467 low
	// Position of EN field.
	GFXMMU_LUT467L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT467L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT467L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT467L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT467L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT467L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT467L_LVB_Msk = 0xff0000

	// LUT467H: Graphic MMU LUT entry 467 high
	// Position of LO field.
	GFXMMU_LUT467H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT467H_LO_Msk = 0x3ffff0

	// LUT468L: Graphic MMU LUT entry 468 low
	// Position of EN field.
	GFXMMU_LUT468L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT468L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT468L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT468L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT468L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT468L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT468L_LVB_Msk = 0xff0000

	// LUT468H: Graphic MMU LUT entry 468 high
	// Position of LO field.
	GFXMMU_LUT468H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT468H_LO_Msk = 0x3ffff0

	// LUT469L: Graphic MMU LUT entry 469 low
	// Position of EN field.
	GFXMMU_LUT469L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT469L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT469L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT469L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT469L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT469L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT469L_LVB_Msk = 0xff0000

	// LUT469H: Graphic MMU LUT entry 469 high
	// Position of LO field.
	GFXMMU_LUT469H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT469H_LO_Msk = 0x3ffff0

	// LUT470L: Graphic MMU LUT entry 470 low
	// Position of EN field.
	GFXMMU_LUT470L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT470L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT470L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT470L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT470L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT470L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT470L_LVB_Msk = 0xff0000

	// LUT470H: Graphic MMU LUT entry 470 high
	// Position of LO field.
	GFXMMU_LUT470H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT470H_LO_Msk = 0x3ffff0

	// LUT471L: Graphic MMU LUT entry 471 low
	// Position of EN field.
	GFXMMU_LUT471L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT471L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT471L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT471L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT471L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT471L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT471L_LVB_Msk = 0xff0000

	// LUT471H: Graphic MMU LUT entry 471 high
	// Position of LO field.
	GFXMMU_LUT471H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT471H_LO_Msk = 0x3ffff0

	// LUT472L: Graphic MMU LUT entry 472 low
	// Position of EN field.
	GFXMMU_LUT472L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT472L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT472L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT472L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT472L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT472L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT472L_LVB_Msk = 0xff0000

	// LUT472H: Graphic MMU LUT entry 472 high
	// Position of LO field.
	GFXMMU_LUT472H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT472H_LO_Msk = 0x3ffff0

	// LUT473L: Graphic MMU LUT entry 473 low
	// Position of EN field.
	GFXMMU_LUT473L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT473L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT473L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT473L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT473L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT473L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT473L_LVB_Msk = 0xff0000

	// LUT473H: Graphic MMU LUT entry 473 high
	// Position of LO field.
	GFXMMU_LUT473H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT473H_LO_Msk = 0x3ffff0

	// LUT474L: Graphic MMU LUT entry 474 low
	// Position of EN field.
	GFXMMU_LUT474L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT474L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT474L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT474L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT474L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT474L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT474L_LVB_Msk = 0xff0000

	// LUT474H: Graphic MMU LUT entry 474 high
	// Position of LO field.
	GFXMMU_LUT474H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT474H_LO_Msk = 0x3ffff0

	// LUT475L: Graphic MMU LUT entry 475 low
	// Position of EN field.
	GFXMMU_LUT475L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT475L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT475L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT475L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT475L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT475L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT475L_LVB_Msk = 0xff0000

	// LUT475H: Graphic MMU LUT entry 475 high
	// Position of LO field.
	GFXMMU_LUT475H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT475H_LO_Msk = 0x3ffff0

	// LUT476L: Graphic MMU LUT entry 476 low
	// Position of EN field.
	GFXMMU_LUT476L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT476L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT476L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT476L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT476L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT476L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT476L_LVB_Msk = 0xff0000

	// LUT476H: Graphic MMU LUT entry 476 high
	// Position of LO field.
	GFXMMU_LUT476H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT476H_LO_Msk = 0x3ffff0

	// LUT477L: Graphic MMU LUT entry 477 low
	// Position of EN field.
	GFXMMU_LUT477L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT477L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT477L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT477L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT477L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT477L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT477L_LVB_Msk = 0xff0000

	// LUT477H: Graphic MMU LUT entry 477 high
	// Position of LO field.
	GFXMMU_LUT477H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT477H_LO_Msk = 0x3ffff0

	// LUT478L: Graphic MMU LUT entry 478 low
	// Position of EN field.
	GFXMMU_LUT478L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT478L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT478L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT478L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT478L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT478L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT478L_LVB_Msk = 0xff0000

	// LUT478H: Graphic MMU LUT entry 478 high
	// Position of LO field.
	GFXMMU_LUT478H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT478H_LO_Msk = 0x3ffff0

	// LUT479L: Graphic MMU LUT entry 479 low
	// Position of EN field.
	GFXMMU_LUT479L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT479L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT479L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT479L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT479L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT479L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT479L_LVB_Msk = 0xff0000

	// LUT479H: Graphic MMU LUT entry 479 high
	// Position of LO field.
	GFXMMU_LUT479H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT479H_LO_Msk = 0x3ffff0

	// LUT480L: Graphic MMU LUT entry 480 low
	// Position of EN field.
	GFXMMU_LUT480L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT480L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT480L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT480L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT480L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT480L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT480L_LVB_Msk = 0xff0000

	// LUT480H: Graphic MMU LUT entry 480 high
	// Position of LO field.
	GFXMMU_LUT480H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT480H_LO_Msk = 0x3ffff0

	// LUT481L: Graphic MMU LUT entry 481 low
	// Position of EN field.
	GFXMMU_LUT481L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT481L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT481L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT481L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT481L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT481L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT481L_LVB_Msk = 0xff0000

	// LUT481H: Graphic MMU LUT entry 481 high
	// Position of LO field.
	GFXMMU_LUT481H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT481H_LO_Msk = 0x3ffff0

	// LUT482L: Graphic MMU LUT entry 482 low
	// Position of EN field.
	GFXMMU_LUT482L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT482L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT482L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT482L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT482L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT482L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT482L_LVB_Msk = 0xff0000

	// LUT482H: Graphic MMU LUT entry 482 high
	// Position of LO field.
	GFXMMU_LUT482H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT482H_LO_Msk = 0x3ffff0

	// LUT483L: Graphic MMU LUT entry 483 low
	// Position of EN field.
	GFXMMU_LUT483L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT483L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT483L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT483L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT483L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT483L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT483L_LVB_Msk = 0xff0000

	// LUT483H: Graphic MMU LUT entry 483 high
	// Position of LO field.
	GFXMMU_LUT483H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT483H_LO_Msk = 0x3ffff0

	// LUT484L: Graphic MMU LUT entry 484 low
	// Position of EN field.
	GFXMMU_LUT484L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT484L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT484L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT484L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT484L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT484L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT484L_LVB_Msk = 0xff0000

	// LUT484H: Graphic MMU LUT entry 484 high
	// Position of LO field.
	GFXMMU_LUT484H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT484H_LO_Msk = 0x3ffff0

	// LUT485L: Graphic MMU LUT entry 485 low
	// Position of EN field.
	GFXMMU_LUT485L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT485L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT485L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT485L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT485L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT485L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT485L_LVB_Msk = 0xff0000

	// LUT485H: Graphic MMU LUT entry 485 high
	// Position of LO field.
	GFXMMU_LUT485H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT485H_LO_Msk = 0x3ffff0

	// LUT486L: Graphic MMU LUT entry 486 low
	// Position of EN field.
	GFXMMU_LUT486L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT486L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT486L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT486L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT486L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT486L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT486L_LVB_Msk = 0xff0000

	// LUT486H: Graphic MMU LUT entry 486 high
	// Position of LO field.
	GFXMMU_LUT486H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT486H_LO_Msk = 0x3ffff0

	// LUT487L: Graphic MMU LUT entry 487 low
	// Position of EN field.
	GFXMMU_LUT487L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT487L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT487L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT487L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT487L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT487L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT487L_LVB_Msk = 0xff0000

	// LUT487H: Graphic MMU LUT entry 487 high
	// Position of LO field.
	GFXMMU_LUT487H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT487H_LO_Msk = 0x3ffff0

	// LUT488L: Graphic MMU LUT entry 488 low
	// Position of EN field.
	GFXMMU_LUT488L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT488L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT488L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT488L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT488L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT488L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT488L_LVB_Msk = 0xff0000

	// LUT488H: Graphic MMU LUT entry 488 high
	// Position of LO field.
	GFXMMU_LUT488H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT488H_LO_Msk = 0x3ffff0

	// LUT489L: Graphic MMU LUT entry 489 low
	// Position of EN field.
	GFXMMU_LUT489L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT489L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT489L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT489L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT489L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT489L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT489L_LVB_Msk = 0xff0000

	// LUT489H: Graphic MMU LUT entry 489 high
	// Position of LO field.
	GFXMMU_LUT489H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT489H_LO_Msk = 0x3ffff0

	// LUT490L: Graphic MMU LUT entry 490 low
	// Position of EN field.
	GFXMMU_LUT490L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT490L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT490L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT490L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT490L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT490L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT490L_LVB_Msk = 0xff0000

	// LUT490H: Graphic MMU LUT entry 490 high
	// Position of LO field.
	GFXMMU_LUT490H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT490H_LO_Msk = 0x3ffff0

	// LUT491L: Graphic MMU LUT entry 491 low
	// Position of EN field.
	GFXMMU_LUT491L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT491L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT491L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT491L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT491L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT491L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT491L_LVB_Msk = 0xff0000

	// LUT491H: Graphic MMU LUT entry 491 high
	// Position of LO field.
	GFXMMU_LUT491H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT491H_LO_Msk = 0x3ffff0

	// LUT492L: Graphic MMU LUT entry 492 low
	// Position of EN field.
	GFXMMU_LUT492L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT492L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT492L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT492L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT492L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT492L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT492L_LVB_Msk = 0xff0000

	// LUT492H: Graphic MMU LUT entry 492 high
	// Position of LO field.
	GFXMMU_LUT492H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT492H_LO_Msk = 0x3ffff0

	// LUT493L: Graphic MMU LUT entry 493 low
	// Position of EN field.
	GFXMMU_LUT493L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT493L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT493L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT493L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT493L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT493L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT493L_LVB_Msk = 0xff0000

	// LUT493H: Graphic MMU LUT entry 493 high
	// Position of LO field.
	GFXMMU_LUT493H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT493H_LO_Msk = 0x3ffff0

	// LUT494L: Graphic MMU LUT entry 494 low
	// Position of EN field.
	GFXMMU_LUT494L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT494L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT494L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT494L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT494L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT494L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT494L_LVB_Msk = 0xff0000

	// LUT494H: Graphic MMU LUT entry 494 high
	// Position of LO field.
	GFXMMU_LUT494H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT494H_LO_Msk = 0x3ffff0

	// LUT495L: Graphic MMU LUT entry 495 low
	// Position of EN field.
	GFXMMU_LUT495L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT495L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT495L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT495L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT495L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT495L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT495L_LVB_Msk = 0xff0000

	// LUT495H: Graphic MMU LUT entry 495 high
	// Position of LO field.
	GFXMMU_LUT495H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT495H_LO_Msk = 0x3ffff0

	// LUT496L: Graphic MMU LUT entry 496 low
	// Position of EN field.
	GFXMMU_LUT496L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT496L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT496L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT496L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT496L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT496L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT496L_LVB_Msk = 0xff0000

	// LUT496H: Graphic MMU LUT entry 496 high
	// Position of LO field.
	GFXMMU_LUT496H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT496H_LO_Msk = 0x3ffff0

	// LUT497L: Graphic MMU LUT entry 497 low
	// Position of EN field.
	GFXMMU_LUT497L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT497L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT497L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT497L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT497L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT497L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT497L_LVB_Msk = 0xff0000

	// LUT497H: Graphic MMU LUT entry 497 high
	// Position of LO field.
	GFXMMU_LUT497H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT497H_LO_Msk = 0x3ffff0

	// LUT498L: Graphic MMU LUT entry 498 low
	// Position of EN field.
	GFXMMU_LUT498L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT498L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT498L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT498L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT498L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT498L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT498L_LVB_Msk = 0xff0000

	// LUT498H: Graphic MMU LUT entry 498 high
	// Position of LO field.
	GFXMMU_LUT498H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT498H_LO_Msk = 0x3ffff0

	// LUT499L: Graphic MMU LUT entry 499 low
	// Position of EN field.
	GFXMMU_LUT499L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT499L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT499L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT499L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT499L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT499L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT499L_LVB_Msk = 0xff0000

	// LUT499H: Graphic MMU LUT entry 499 high
	// Position of LO field.
	GFXMMU_LUT499H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT499H_LO_Msk = 0x3ffff0

	// LUT500L: Graphic MMU LUT entry 500 low
	// Position of EN field.
	GFXMMU_LUT500L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT500L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT500L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT500L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT500L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT500L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT500L_LVB_Msk = 0xff0000

	// LUT500H: Graphic MMU LUT entry 500 high
	// Position of LO field.
	GFXMMU_LUT500H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT500H_LO_Msk = 0x3ffff0

	// LUT501L: Graphic MMU LUT entry 501 low
	// Position of EN field.
	GFXMMU_LUT501L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT501L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT501L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT501L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT501L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT501L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT501L_LVB_Msk = 0xff0000

	// LUT501H: Graphic MMU LUT entry 501 high
	// Position of LO field.
	GFXMMU_LUT501H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT501H_LO_Msk = 0x3ffff0

	// LUT502L: Graphic MMU LUT entry 502 low
	// Position of EN field.
	GFXMMU_LUT502L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT502L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT502L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT502L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT502L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT502L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT502L_LVB_Msk = 0xff0000

	// LUT502H: Graphic MMU LUT entry 502 high
	// Position of LO field.
	GFXMMU_LUT502H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT502H_LO_Msk = 0x3ffff0

	// LUT503L: Graphic MMU LUT entry 503 low
	// Position of EN field.
	GFXMMU_LUT503L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT503L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT503L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT503L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT503L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT503L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT503L_LVB_Msk = 0xff0000

	// LUT503H: Graphic MMU LUT entry 503 high
	// Position of LO field.
	GFXMMU_LUT503H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT503H_LO_Msk = 0x3ffff0

	// LUT504L: Graphic MMU LUT entry 504 low
	// Position of EN field.
	GFXMMU_LUT504L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT504L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT504L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT504L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT504L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT504L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT504L_LVB_Msk = 0xff0000

	// LUT504H: Graphic MMU LUT entry 504 high
	// Position of LO field.
	GFXMMU_LUT504H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT504H_LO_Msk = 0x3ffff0

	// LUT505L: Graphic MMU LUT entry 505 low
	// Position of EN field.
	GFXMMU_LUT505L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT505L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT505L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT505L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT505L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT505L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT505L_LVB_Msk = 0xff0000

	// LUT505H: Graphic MMU LUT entry 505 high
	// Position of LO field.
	GFXMMU_LUT505H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT505H_LO_Msk = 0x3ffff0

	// LUT506L: Graphic MMU LUT entry 506 low
	// Position of EN field.
	GFXMMU_LUT506L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT506L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT506L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT506L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT506L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT506L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT506L_LVB_Msk = 0xff0000

	// LUT506H: Graphic MMU LUT entry 506 high
	// Position of LO field.
	GFXMMU_LUT506H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT506H_LO_Msk = 0x3ffff0

	// LUT507L: Graphic MMU LUT entry 507 low
	// Position of EN field.
	GFXMMU_LUT507L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT507L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT507L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT507L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT507L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT507L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT507L_LVB_Msk = 0xff0000

	// LUT507H: Graphic MMU LUT entry 507 high
	// Position of LO field.
	GFXMMU_LUT507H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT507H_LO_Msk = 0x3ffff0

	// LUT508L: Graphic MMU LUT entry 508 low
	// Position of EN field.
	GFXMMU_LUT508L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT508L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT508L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT508L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT508L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT508L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT508L_LVB_Msk = 0xff0000

	// LUT508H: Graphic MMU LUT entry 508 high
	// Position of LO field.
	GFXMMU_LUT508H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT508H_LO_Msk = 0x3ffff0

	// LUT509L: Graphic MMU LUT entry 509 low
	// Position of EN field.
	GFXMMU_LUT509L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT509L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT509L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT509L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT509L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT509L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT509L_LVB_Msk = 0xff0000

	// LUT509H: Graphic MMU LUT entry 509 high
	// Position of LO field.
	GFXMMU_LUT509H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT509H_LO_Msk = 0x3ffff0

	// LUT510L: Graphic MMU LUT entry 510 low
	// Position of EN field.
	GFXMMU_LUT510L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT510L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT510L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT510L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT510L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT510L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT510L_LVB_Msk = 0xff0000

	// LUT510H: Graphic MMU LUT entry 510 high
	// Position of LO field.
	GFXMMU_LUT510H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT510H_LO_Msk = 0x3ffff0

	// LUT511L: Graphic MMU LUT entry 511 low
	// Position of EN field.
	GFXMMU_LUT511L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT511L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT511L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT511L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT511L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT511L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT511L_LVB_Msk = 0xff0000

	// LUT511H: Graphic MMU LUT entry 511 high
	// Position of LO field.
	GFXMMU_LUT511H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT511H_LO_Msk = 0x3ffff0

	// LUT512L: Graphic MMU LUT entry 512 low
	// Position of EN field.
	GFXMMU_LUT512L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT512L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT512L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT512L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT512L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT512L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT512L_LVB_Msk = 0xff0000

	// LUT512H: Graphic MMU LUT entry 512 high
	// Position of LO field.
	GFXMMU_LUT512H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT512H_LO_Msk = 0x3ffff0

	// LUT513L: Graphic MMU LUT entry 513 low
	// Position of EN field.
	GFXMMU_LUT513L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT513L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT513L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT513L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT513L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT513L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT513L_LVB_Msk = 0xff0000

	// LUT513H: Graphic MMU LUT entry 513 high
	// Position of LO field.
	GFXMMU_LUT513H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT513H_LO_Msk = 0x3ffff0

	// LUT514L: Graphic MMU LUT entry 514 low
	// Position of EN field.
	GFXMMU_LUT514L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT514L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT514L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT514L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT514L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT514L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT514L_LVB_Msk = 0xff0000

	// LUT514H: Graphic MMU LUT entry 514 high
	// Position of LO field.
	GFXMMU_LUT514H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT514H_LO_Msk = 0x3ffff0

	// LUT515L: Graphic MMU LUT entry 515 low
	// Position of EN field.
	GFXMMU_LUT515L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT515L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT515L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT515L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT515L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT515L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT515L_LVB_Msk = 0xff0000

	// LUT515H: Graphic MMU LUT entry 515 high
	// Position of LO field.
	GFXMMU_LUT515H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT515H_LO_Msk = 0x3ffff0

	// LUT516L: Graphic MMU LUT entry 516 low
	// Position of EN field.
	GFXMMU_LUT516L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT516L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT516L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT516L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT516L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT516L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT516L_LVB_Msk = 0xff0000

	// LUT516H: Graphic MMU LUT entry 516 high
	// Position of LO field.
	GFXMMU_LUT516H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT516H_LO_Msk = 0x3ffff0

	// LUT517L: Graphic MMU LUT entry 517 low
	// Position of EN field.
	GFXMMU_LUT517L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT517L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT517L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT517L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT517L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT517L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT517L_LVB_Msk = 0xff0000

	// LUT517H: Graphic MMU LUT entry 517 high
	// Position of LO field.
	GFXMMU_LUT517H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT517H_LO_Msk = 0x3ffff0

	// LUT518L: Graphic MMU LUT entry 518 low
	// Position of EN field.
	GFXMMU_LUT518L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT518L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT518L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT518L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT518L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT518L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT518L_LVB_Msk = 0xff0000

	// LUT518H: Graphic MMU LUT entry 518 high
	// Position of LO field.
	GFXMMU_LUT518H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT518H_LO_Msk = 0x3ffff0

	// LUT519L: Graphic MMU LUT entry 519 low
	// Position of EN field.
	GFXMMU_LUT519L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT519L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT519L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT519L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT519L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT519L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT519L_LVB_Msk = 0xff0000

	// LUT519H: Graphic MMU LUT entry 519 high
	// Position of LO field.
	GFXMMU_LUT519H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT519H_LO_Msk = 0x3ffff0

	// LUT520L: Graphic MMU LUT entry 520 low
	// Position of EN field.
	GFXMMU_LUT520L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT520L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT520L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT520L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT520L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT520L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT520L_LVB_Msk = 0xff0000

	// LUT520H: Graphic MMU LUT entry 520 high
	// Position of LO field.
	GFXMMU_LUT520H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT520H_LO_Msk = 0x3ffff0

	// LUT521L: Graphic MMU LUT entry 521 low
	// Position of EN field.
	GFXMMU_LUT521L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT521L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT521L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT521L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT521L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT521L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT521L_LVB_Msk = 0xff0000

	// LUT521H: Graphic MMU LUT entry 521 high
	// Position of LO field.
	GFXMMU_LUT521H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT521H_LO_Msk = 0x3ffff0

	// LUT522L: Graphic MMU LUT entry 522 low
	// Position of EN field.
	GFXMMU_LUT522L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT522L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT522L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT522L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT522L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT522L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT522L_LVB_Msk = 0xff0000

	// LUT522H: Graphic MMU LUT entry 522 high
	// Position of LO field.
	GFXMMU_LUT522H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT522H_LO_Msk = 0x3ffff0

	// LUT523L: Graphic MMU LUT entry 523 low
	// Position of EN field.
	GFXMMU_LUT523L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT523L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT523L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT523L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT523L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT523L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT523L_LVB_Msk = 0xff0000

	// LUT523H: Graphic MMU LUT entry 523 high
	// Position of LO field.
	GFXMMU_LUT523H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT523H_LO_Msk = 0x3ffff0

	// LUT524L: Graphic MMU LUT entry 524 low
	// Position of EN field.
	GFXMMU_LUT524L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT524L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT524L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT524L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT524L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT524L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT524L_LVB_Msk = 0xff0000

	// LUT524H: Graphic MMU LUT entry 524 high
	// Position of LO field.
	GFXMMU_LUT524H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT524H_LO_Msk = 0x3ffff0

	// LUT525L: Graphic MMU LUT entry 525 low
	// Position of EN field.
	GFXMMU_LUT525L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT525L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT525L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT525L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT525L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT525L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT525L_LVB_Msk = 0xff0000

	// LUT525H: Graphic MMU LUT entry 525 high
	// Position of LO field.
	GFXMMU_LUT525H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT525H_LO_Msk = 0x3ffff0

	// LUT526L: Graphic MMU LUT entry 526 low
	// Position of EN field.
	GFXMMU_LUT526L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT526L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT526L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT526L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT526L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT526L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT526L_LVB_Msk = 0xff0000

	// LUT526H: Graphic MMU LUT entry 526 high
	// Position of LO field.
	GFXMMU_LUT526H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT526H_LO_Msk = 0x3ffff0

	// LUT527L: Graphic MMU LUT entry 527 low
	// Position of EN field.
	GFXMMU_LUT527L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT527L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT527L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT527L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT527L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT527L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT527L_LVB_Msk = 0xff0000

	// LUT527H: Graphic MMU LUT entry 527 high
	// Position of LO field.
	GFXMMU_LUT527H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT527H_LO_Msk = 0x3ffff0

	// LUT528L: Graphic MMU LUT entry 528 low
	// Position of EN field.
	GFXMMU_LUT528L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT528L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT528L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT528L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT528L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT528L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT528L_LVB_Msk = 0xff0000

	// LUT528H: Graphic MMU LUT entry 528 high
	// Position of LO field.
	GFXMMU_LUT528H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT528H_LO_Msk = 0x3ffff0

	// LUT529L: Graphic MMU LUT entry 529 low
	// Position of EN field.
	GFXMMU_LUT529L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT529L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT529L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT529L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT529L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT529L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT529L_LVB_Msk = 0xff0000

	// LUT529H: Graphic MMU LUT entry 529 high
	// Position of LO field.
	GFXMMU_LUT529H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT529H_LO_Msk = 0x3ffff0

	// LUT530L: Graphic MMU LUT entry 530 low
	// Position of EN field.
	GFXMMU_LUT530L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT530L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT530L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT530L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT530L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT530L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT530L_LVB_Msk = 0xff0000

	// LUT530H: Graphic MMU LUT entry 530 high
	// Position of LO field.
	GFXMMU_LUT530H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT530H_LO_Msk = 0x3ffff0

	// LUT531L: Graphic MMU LUT entry 531 low
	// Position of EN field.
	GFXMMU_LUT531L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT531L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT531L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT531L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT531L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT531L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT531L_LVB_Msk = 0xff0000

	// LUT531H: Graphic MMU LUT entry 531 high
	// Position of LO field.
	GFXMMU_LUT531H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT531H_LO_Msk = 0x3ffff0

	// LUT532L: Graphic MMU LUT entry 532 low
	// Position of EN field.
	GFXMMU_LUT532L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT532L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT532L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT532L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT532L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT532L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT532L_LVB_Msk = 0xff0000

	// LUT532H: Graphic MMU LUT entry 532 high
	// Position of LO field.
	GFXMMU_LUT532H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT532H_LO_Msk = 0x3ffff0

	// LUT533L: Graphic MMU LUT entry 533 low
	// Position of EN field.
	GFXMMU_LUT533L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT533L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT533L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT533L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT533L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT533L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT533L_LVB_Msk = 0xff0000

	// LUT533H: Graphic MMU LUT entry 533 high
	// Position of LO field.
	GFXMMU_LUT533H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT533H_LO_Msk = 0x3ffff0

	// LUT534L: Graphic MMU LUT entry 534 low
	// Position of EN field.
	GFXMMU_LUT534L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT534L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT534L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT534L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT534L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT534L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT534L_LVB_Msk = 0xff0000

	// LUT534H: Graphic MMU LUT entry 534 high
	// Position of LO field.
	GFXMMU_LUT534H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT534H_LO_Msk = 0x3ffff0

	// LUT535L: Graphic MMU LUT entry 535 low
	// Position of EN field.
	GFXMMU_LUT535L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT535L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT535L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT535L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT535L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT535L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT535L_LVB_Msk = 0xff0000

	// LUT535H: Graphic MMU LUT entry 535 high
	// Position of LO field.
	GFXMMU_LUT535H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT535H_LO_Msk = 0x3ffff0

	// LUT536L: Graphic MMU LUT entry 536 low
	// Position of EN field.
	GFXMMU_LUT536L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT536L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT536L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT536L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT536L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT536L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT536L_LVB_Msk = 0xff0000

	// LUT536H: Graphic MMU LUT entry 536 high
	// Position of LO field.
	GFXMMU_LUT536H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT536H_LO_Msk = 0x3ffff0

	// LUT537L: Graphic MMU LUT entry 537 low
	// Position of EN field.
	GFXMMU_LUT537L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT537L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT537L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT537L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT537L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT537L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT537L_LVB_Msk = 0xff0000

	// LUT537H: Graphic MMU LUT entry 537 high
	// Position of LO field.
	GFXMMU_LUT537H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT537H_LO_Msk = 0x3ffff0

	// LUT538L: Graphic MMU LUT entry 538 low
	// Position of EN field.
	GFXMMU_LUT538L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT538L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT538L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT538L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT538L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT538L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT538L_LVB_Msk = 0xff0000

	// LUT538H: Graphic MMU LUT entry 538 high
	// Position of LO field.
	GFXMMU_LUT538H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT538H_LO_Msk = 0x3ffff0

	// LUT539L: Graphic MMU LUT entry 539 low
	// Position of EN field.
	GFXMMU_LUT539L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT539L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT539L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT539L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT539L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT539L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT539L_LVB_Msk = 0xff0000

	// LUT539H: Graphic MMU LUT entry 539 high
	// Position of LO field.
	GFXMMU_LUT539H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT539H_LO_Msk = 0x3ffff0

	// LUT540L: Graphic MMU LUT entry 540 low
	// Position of EN field.
	GFXMMU_LUT540L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT540L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT540L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT540L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT540L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT540L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT540L_LVB_Msk = 0xff0000

	// LUT540H: Graphic MMU LUT entry 540 high
	// Position of LO field.
	GFXMMU_LUT540H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT540H_LO_Msk = 0x3ffff0

	// LUT541L: Graphic MMU LUT entry 541 low
	// Position of EN field.
	GFXMMU_LUT541L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT541L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT541L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT541L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT541L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT541L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT541L_LVB_Msk = 0xff0000

	// LUT541H: Graphic MMU LUT entry 541 high
	// Position of LO field.
	GFXMMU_LUT541H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT541H_LO_Msk = 0x3ffff0

	// LUT542L: Graphic MMU LUT entry 542 low
	// Position of EN field.
	GFXMMU_LUT542L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT542L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT542L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT542L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT542L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT542L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT542L_LVB_Msk = 0xff0000

	// LUT542H: Graphic MMU LUT entry 542 high
	// Position of LO field.
	GFXMMU_LUT542H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT542H_LO_Msk = 0x3ffff0

	// LUT543L: Graphic MMU LUT entry 543 low
	// Position of EN field.
	GFXMMU_LUT543L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT543L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT543L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT543L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT543L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT543L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT543L_LVB_Msk = 0xff0000

	// LUT543H: Graphic MMU LUT entry 543 high
	// Position of LO field.
	GFXMMU_LUT543H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT543H_LO_Msk = 0x3ffff0

	// LUT544L: Graphic MMU LUT entry 544 low
	// Position of EN field.
	GFXMMU_LUT544L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT544L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT544L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT544L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT544L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT544L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT544L_LVB_Msk = 0xff0000

	// LUT544H: Graphic MMU LUT entry 544 high
	// Position of LO field.
	GFXMMU_LUT544H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT544H_LO_Msk = 0x3ffff0

	// LUT545L: Graphic MMU LUT entry 545 low
	// Position of EN field.
	GFXMMU_LUT545L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT545L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT545L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT545L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT545L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT545L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT545L_LVB_Msk = 0xff0000

	// LUT545H: Graphic MMU LUT entry 545 high
	// Position of LO field.
	GFXMMU_LUT545H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT545H_LO_Msk = 0x3ffff0

	// LUT546L: Graphic MMU LUT entry 546 low
	// Position of EN field.
	GFXMMU_LUT546L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT546L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT546L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT546L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT546L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT546L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT546L_LVB_Msk = 0xff0000

	// LUT546H: Graphic MMU LUT entry 546 high
	// Position of LO field.
	GFXMMU_LUT546H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT546H_LO_Msk = 0x3ffff0

	// LUT547L: Graphic MMU LUT entry 547 low
	// Position of EN field.
	GFXMMU_LUT547L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT547L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT547L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT547L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT547L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT547L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT547L_LVB_Msk = 0xff0000

	// LUT547H: Graphic MMU LUT entry 547 high
	// Position of LO field.
	GFXMMU_LUT547H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT547H_LO_Msk = 0x3ffff0

	// LUT548L: Graphic MMU LUT entry 548 low
	// Position of EN field.
	GFXMMU_LUT548L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT548L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT548L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT548L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT548L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT548L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT548L_LVB_Msk = 0xff0000

	// LUT548H: Graphic MMU LUT entry 548 high
	// Position of LO field.
	GFXMMU_LUT548H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT548H_LO_Msk = 0x3ffff0

	// LUT549L: Graphic MMU LUT entry 549 low
	// Position of EN field.
	GFXMMU_LUT549L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT549L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT549L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT549L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT549L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT549L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT549L_LVB_Msk = 0xff0000

	// LUT549H: Graphic MMU LUT entry 549 high
	// Position of LO field.
	GFXMMU_LUT549H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT549H_LO_Msk = 0x3ffff0

	// LUT550L: Graphic MMU LUT entry 550 low
	// Position of EN field.
	GFXMMU_LUT550L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT550L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT550L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT550L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT550L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT550L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT550L_LVB_Msk = 0xff0000

	// LUT550H: Graphic MMU LUT entry 550 high
	// Position of LO field.
	GFXMMU_LUT550H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT550H_LO_Msk = 0x3ffff0

	// LUT551L: Graphic MMU LUT entry 551 low
	// Position of EN field.
	GFXMMU_LUT551L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT551L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT551L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT551L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT551L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT551L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT551L_LVB_Msk = 0xff0000

	// LUT551H: Graphic MMU LUT entry 551 high
	// Position of LO field.
	GFXMMU_LUT551H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT551H_LO_Msk = 0x3ffff0

	// LUT552L: Graphic MMU LUT entry 552 low
	// Position of EN field.
	GFXMMU_LUT552L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT552L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT552L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT552L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT552L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT552L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT552L_LVB_Msk = 0xff0000

	// LUT552H: Graphic MMU LUT entry 552 high
	// Position of LO field.
	GFXMMU_LUT552H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT552H_LO_Msk = 0x3ffff0

	// LUT553L: Graphic MMU LUT entry 553 low
	// Position of EN field.
	GFXMMU_LUT553L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT553L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT553L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT553L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT553L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT553L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT553L_LVB_Msk = 0xff0000

	// LUT553H: Graphic MMU LUT entry 553 high
	// Position of LO field.
	GFXMMU_LUT553H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT553H_LO_Msk = 0x3ffff0

	// LUT554L: Graphic MMU LUT entry 554 low
	// Position of EN field.
	GFXMMU_LUT554L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT554L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT554L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT554L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT554L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT554L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT554L_LVB_Msk = 0xff0000

	// LUT554H: Graphic MMU LUT entry 554 high
	// Position of LO field.
	GFXMMU_LUT554H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT554H_LO_Msk = 0x3ffff0

	// LUT555L: Graphic MMU LUT entry 555 low
	// Position of EN field.
	GFXMMU_LUT555L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT555L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT555L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT555L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT555L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT555L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT555L_LVB_Msk = 0xff0000

	// LUT555H: Graphic MMU LUT entry 555 high
	// Position of LO field.
	GFXMMU_LUT555H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT555H_LO_Msk = 0x3ffff0

	// LUT556L: Graphic MMU LUT entry 556 low
	// Position of EN field.
	GFXMMU_LUT556L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT556L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT556L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT556L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT556L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT556L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT556L_LVB_Msk = 0xff0000

	// LUT556H: Graphic MMU LUT entry 556 high
	// Position of LO field.
	GFXMMU_LUT556H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT556H_LO_Msk = 0x3ffff0

	// LUT557L: Graphic MMU LUT entry 557 low
	// Position of EN field.
	GFXMMU_LUT557L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT557L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT557L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT557L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT557L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT557L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT557L_LVB_Msk = 0xff0000

	// LUT557H: Graphic MMU LUT entry 557 high
	// Position of LO field.
	GFXMMU_LUT557H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT557H_LO_Msk = 0x3ffff0

	// LUT558L: Graphic MMU LUT entry 558 low
	// Position of EN field.
	GFXMMU_LUT558L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT558L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT558L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT558L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT558L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT558L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT558L_LVB_Msk = 0xff0000

	// LUT558H: Graphic MMU LUT entry 558 high
	// Position of LO field.
	GFXMMU_LUT558H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT558H_LO_Msk = 0x3ffff0

	// LUT559L: Graphic MMU LUT entry 559 low
	// Position of EN field.
	GFXMMU_LUT559L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT559L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT559L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT559L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT559L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT559L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT559L_LVB_Msk = 0xff0000

	// LUT559H: Graphic MMU LUT entry 559 high
	// Position of LO field.
	GFXMMU_LUT559H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT559H_LO_Msk = 0x3ffff0

	// LUT560L: Graphic MMU LUT entry 560 low
	// Position of EN field.
	GFXMMU_LUT560L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT560L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT560L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT560L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT560L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT560L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT560L_LVB_Msk = 0xff0000

	// LUT560H: Graphic MMU LUT entry 560 high
	// Position of LO field.
	GFXMMU_LUT560H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT560H_LO_Msk = 0x3ffff0

	// LUT561L: Graphic MMU LUT entry 561 low
	// Position of EN field.
	GFXMMU_LUT561L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT561L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT561L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT561L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT561L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT561L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT561L_LVB_Msk = 0xff0000

	// LUT561H: Graphic MMU LUT entry 561 high
	// Position of LO field.
	GFXMMU_LUT561H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT561H_LO_Msk = 0x3ffff0

	// LUT562L: Graphic MMU LUT entry 562 low
	// Position of EN field.
	GFXMMU_LUT562L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT562L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT562L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT562L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT562L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT562L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT562L_LVB_Msk = 0xff0000

	// LUT562H: Graphic MMU LUT entry 562 high
	// Position of LO field.
	GFXMMU_LUT562H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT562H_LO_Msk = 0x3ffff0

	// LUT563L: Graphic MMU LUT entry 563 low
	// Position of EN field.
	GFXMMU_LUT563L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT563L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT563L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT563L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT563L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT563L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT563L_LVB_Msk = 0xff0000

	// LUT563H: Graphic MMU LUT entry 563 high
	// Position of LO field.
	GFXMMU_LUT563H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT563H_LO_Msk = 0x3ffff0

	// LUT564L: Graphic MMU LUT entry 564 low
	// Position of EN field.
	GFXMMU_LUT564L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT564L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT564L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT564L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT564L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT564L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT564L_LVB_Msk = 0xff0000

	// LUT564H: Graphic MMU LUT entry 564 high
	// Position of LO field.
	GFXMMU_LUT564H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT564H_LO_Msk = 0x3ffff0

	// LUT565L: Graphic MMU LUT entry 565 low
	// Position of EN field.
	GFXMMU_LUT565L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT565L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT565L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT565L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT565L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT565L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT565L_LVB_Msk = 0xff0000

	// LUT565H: Graphic MMU LUT entry 565 high
	// Position of LO field.
	GFXMMU_LUT565H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT565H_LO_Msk = 0x3ffff0

	// LUT566L: Graphic MMU LUT entry 566 low
	// Position of EN field.
	GFXMMU_LUT566L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT566L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT566L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT566L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT566L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT566L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT566L_LVB_Msk = 0xff0000

	// LUT566H: Graphic MMU LUT entry 566 high
	// Position of LO field.
	GFXMMU_LUT566H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT566H_LO_Msk = 0x3ffff0

	// LUT567L: Graphic MMU LUT entry 567 low
	// Position of EN field.
	GFXMMU_LUT567L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT567L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT567L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT567L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT567L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT567L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT567L_LVB_Msk = 0xff0000

	// LUT567H: Graphic MMU LUT entry 567 high
	// Position of LO field.
	GFXMMU_LUT567H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT567H_LO_Msk = 0x3ffff0

	// LUT568L: Graphic MMU LUT entry 568 low
	// Position of EN field.
	GFXMMU_LUT568L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT568L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT568L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT568L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT568L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT568L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT568L_LVB_Msk = 0xff0000

	// LUT568H: Graphic MMU LUT entry 568 high
	// Position of LO field.
	GFXMMU_LUT568H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT568H_LO_Msk = 0x3ffff0

	// LUT569L: Graphic MMU LUT entry 569 low
	// Position of EN field.
	GFXMMU_LUT569L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT569L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT569L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT569L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT569L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT569L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT569L_LVB_Msk = 0xff0000

	// LUT569H: Graphic MMU LUT entry 569 high
	// Position of LO field.
	GFXMMU_LUT569H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT569H_LO_Msk = 0x3ffff0

	// LUT570L: Graphic MMU LUT entry 570 low
	// Position of EN field.
	GFXMMU_LUT570L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT570L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT570L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT570L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT570L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT570L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT570L_LVB_Msk = 0xff0000

	// LUT570H: Graphic MMU LUT entry 570 high
	// Position of LO field.
	GFXMMU_LUT570H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT570H_LO_Msk = 0x3ffff0

	// LUT571L: Graphic MMU LUT entry 571 low
	// Position of EN field.
	GFXMMU_LUT571L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT571L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT571L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT571L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT571L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT571L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT571L_LVB_Msk = 0xff0000

	// LUT571H: Graphic MMU LUT entry 571 high
	// Position of LO field.
	GFXMMU_LUT571H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT571H_LO_Msk = 0x3ffff0

	// LUT572L: Graphic MMU LUT entry 572 low
	// Position of EN field.
	GFXMMU_LUT572L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT572L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT572L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT572L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT572L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT572L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT572L_LVB_Msk = 0xff0000

	// LUT572H: Graphic MMU LUT entry 572 high
	// Position of LO field.
	GFXMMU_LUT572H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT572H_LO_Msk = 0x3ffff0

	// LUT573L: Graphic MMU LUT entry 573 low
	// Position of EN field.
	GFXMMU_LUT573L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT573L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT573L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT573L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT573L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT573L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT573L_LVB_Msk = 0xff0000

	// LUT573H: Graphic MMU LUT entry 573 high
	// Position of LO field.
	GFXMMU_LUT573H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT573H_LO_Msk = 0x3ffff0

	// LUT574L: Graphic MMU LUT entry 574 low
	// Position of EN field.
	GFXMMU_LUT574L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT574L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT574L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT574L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT574L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT574L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT574L_LVB_Msk = 0xff0000

	// LUT574H: Graphic MMU LUT entry 574 high
	// Position of LO field.
	GFXMMU_LUT574H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT574H_LO_Msk = 0x3ffff0

	// LUT575L: Graphic MMU LUT entry 575 low
	// Position of EN field.
	GFXMMU_LUT575L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT575L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT575L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT575L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT575L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT575L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT575L_LVB_Msk = 0xff0000

	// LUT575H: Graphic MMU LUT entry 575 high
	// Position of LO field.
	GFXMMU_LUT575H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT575H_LO_Msk = 0x3ffff0

	// LUT576L: Graphic MMU LUT entry 576 low
	// Position of EN field.
	GFXMMU_LUT576L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT576L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT576L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT576L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT576L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT576L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT576L_LVB_Msk = 0xff0000

	// LUT576H: Graphic MMU LUT entry 576 high
	// Position of LO field.
	GFXMMU_LUT576H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT576H_LO_Msk = 0x3ffff0

	// LUT577L: Graphic MMU LUT entry 577 low
	// Position of EN field.
	GFXMMU_LUT577L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT577L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT577L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT577L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT577L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT577L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT577L_LVB_Msk = 0xff0000

	// LUT577H: Graphic MMU LUT entry 577 high
	// Position of LO field.
	GFXMMU_LUT577H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT577H_LO_Msk = 0x3ffff0

	// LUT578L: Graphic MMU LUT entry 578 low
	// Position of EN field.
	GFXMMU_LUT578L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT578L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT578L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT578L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT578L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT578L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT578L_LVB_Msk = 0xff0000

	// LUT578H: Graphic MMU LUT entry 578 high
	// Position of LO field.
	GFXMMU_LUT578H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT578H_LO_Msk = 0x3ffff0

	// LUT579L: Graphic MMU LUT entry 579 low
	// Position of EN field.
	GFXMMU_LUT579L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT579L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT579L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT579L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT579L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT579L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT579L_LVB_Msk = 0xff0000

	// LUT579H: Graphic MMU LUT entry 579 high
	// Position of LO field.
	GFXMMU_LUT579H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT579H_LO_Msk = 0x3ffff0

	// LUT580L: Graphic MMU LUT entry 580 low
	// Position of EN field.
	GFXMMU_LUT580L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT580L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT580L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT580L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT580L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT580L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT580L_LVB_Msk = 0xff0000

	// LUT580H: Graphic MMU LUT entry 580 high
	// Position of LO field.
	GFXMMU_LUT580H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT580H_LO_Msk = 0x3ffff0

	// LUT581L: Graphic MMU LUT entry 581 low
	// Position of EN field.
	GFXMMU_LUT581L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT581L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT581L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT581L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT581L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT581L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT581L_LVB_Msk = 0xff0000

	// LUT581H: Graphic MMU LUT entry 581 high
	// Position of LO field.
	GFXMMU_LUT581H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT581H_LO_Msk = 0x3ffff0

	// LUT582L: Graphic MMU LUT entry 582 low
	// Position of EN field.
	GFXMMU_LUT582L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT582L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT582L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT582L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT582L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT582L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT582L_LVB_Msk = 0xff0000

	// LUT582H: Graphic MMU LUT entry 582 high
	// Position of LO field.
	GFXMMU_LUT582H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT582H_LO_Msk = 0x3ffff0

	// LUT583L: Graphic MMU LUT entry 583 low
	// Position of EN field.
	GFXMMU_LUT583L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT583L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT583L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT583L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT583L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT583L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT583L_LVB_Msk = 0xff0000

	// LUT583H: Graphic MMU LUT entry 583 high
	// Position of LO field.
	GFXMMU_LUT583H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT583H_LO_Msk = 0x3ffff0

	// LUT584L: Graphic MMU LUT entry 584 low
	// Position of EN field.
	GFXMMU_LUT584L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT584L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT584L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT584L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT584L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT584L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT584L_LVB_Msk = 0xff0000

	// LUT584H: Graphic MMU LUT entry 584 high
	// Position of LO field.
	GFXMMU_LUT584H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT584H_LO_Msk = 0x3ffff0

	// LUT585L: Graphic MMU LUT entry 585 low
	// Position of EN field.
	GFXMMU_LUT585L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT585L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT585L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT585L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT585L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT585L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT585L_LVB_Msk = 0xff0000

	// LUT585H: Graphic MMU LUT entry 585 high
	// Position of LO field.
	GFXMMU_LUT585H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT585H_LO_Msk = 0x3ffff0

	// LUT586L: Graphic MMU LUT entry 586 low
	// Position of EN field.
	GFXMMU_LUT586L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT586L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT586L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT586L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT586L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT586L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT586L_LVB_Msk = 0xff0000

	// LUT586H: Graphic MMU LUT entry 586 high
	// Position of LO field.
	GFXMMU_LUT586H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT586H_LO_Msk = 0x3ffff0

	// LUT587L: Graphic MMU LUT entry 587 low
	// Position of EN field.
	GFXMMU_LUT587L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT587L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT587L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT587L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT587L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT587L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT587L_LVB_Msk = 0xff0000

	// LUT587H: Graphic MMU LUT entry 587 high
	// Position of LO field.
	GFXMMU_LUT587H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT587H_LO_Msk = 0x3ffff0

	// LUT588L: Graphic MMU LUT entry 588 low
	// Position of EN field.
	GFXMMU_LUT588L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT588L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT588L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT588L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT588L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT588L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT588L_LVB_Msk = 0xff0000

	// LUT588H: Graphic MMU LUT entry 588 high
	// Position of LO field.
	GFXMMU_LUT588H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT588H_LO_Msk = 0x3ffff0

	// LUT589L: Graphic MMU LUT entry 589 low
	// Position of EN field.
	GFXMMU_LUT589L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT589L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT589L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT589L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT589L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT589L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT589L_LVB_Msk = 0xff0000

	// LUT589H: Graphic MMU LUT entry 589 high
	// Position of LO field.
	GFXMMU_LUT589H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT589H_LO_Msk = 0x3ffff0

	// LUT590L: Graphic MMU LUT entry 590 low
	// Position of EN field.
	GFXMMU_LUT590L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT590L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT590L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT590L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT590L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT590L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT590L_LVB_Msk = 0xff0000

	// LUT590H: Graphic MMU LUT entry 590 high
	// Position of LO field.
	GFXMMU_LUT590H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT590H_LO_Msk = 0x3ffff0

	// LUT591L: Graphic MMU LUT entry 591 low
	// Position of EN field.
	GFXMMU_LUT591L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT591L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT591L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT591L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT591L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT591L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT591L_LVB_Msk = 0xff0000

	// LUT591H: Graphic MMU LUT entry 591 high
	// Position of LO field.
	GFXMMU_LUT591H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT591H_LO_Msk = 0x3ffff0

	// LUT592L: Graphic MMU LUT entry 592 low
	// Position of EN field.
	GFXMMU_LUT592L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT592L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT592L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT592L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT592L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT592L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT592L_LVB_Msk = 0xff0000

	// LUT592H: Graphic MMU LUT entry 592 high
	// Position of LO field.
	GFXMMU_LUT592H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT592H_LO_Msk = 0x3ffff0

	// LUT593L: Graphic MMU LUT entry 593 low
	// Position of EN field.
	GFXMMU_LUT593L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT593L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT593L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT593L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT593L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT593L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT593L_LVB_Msk = 0xff0000

	// LUT593H: Graphic MMU LUT entry 593 high
	// Position of LO field.
	GFXMMU_LUT593H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT593H_LO_Msk = 0x3ffff0

	// LUT594L: Graphic MMU LUT entry 594 low
	// Position of EN field.
	GFXMMU_LUT594L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT594L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT594L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT594L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT594L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT594L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT594L_LVB_Msk = 0xff0000

	// LUT594H: Graphic MMU LUT entry 594 high
	// Position of LO field.
	GFXMMU_LUT594H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT594H_LO_Msk = 0x3ffff0

	// LUT595L: Graphic MMU LUT entry 595 low
	// Position of EN field.
	GFXMMU_LUT595L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT595L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT595L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT595L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT595L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT595L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT595L_LVB_Msk = 0xff0000

	// LUT595H: Graphic MMU LUT entry 595 high
	// Position of LO field.
	GFXMMU_LUT595H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT595H_LO_Msk = 0x3ffff0

	// LUT596L: Graphic MMU LUT entry 596 low
	// Position of EN field.
	GFXMMU_LUT596L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT596L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT596L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT596L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT596L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT596L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT596L_LVB_Msk = 0xff0000

	// LUT596H: Graphic MMU LUT entry 596 high
	// Position of LO field.
	GFXMMU_LUT596H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT596H_LO_Msk = 0x3ffff0

	// LUT597L: Graphic MMU LUT entry 597 low
	// Position of EN field.
	GFXMMU_LUT597L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT597L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT597L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT597L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT597L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT597L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT597L_LVB_Msk = 0xff0000

	// LUT597H: Graphic MMU LUT entry 597 high
	// Position of LO field.
	GFXMMU_LUT597H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT597H_LO_Msk = 0x3ffff0

	// LUT598L: Graphic MMU LUT entry 598 low
	// Position of EN field.
	GFXMMU_LUT598L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT598L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT598L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT598L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT598L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT598L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT598L_LVB_Msk = 0xff0000

	// LUT598H: Graphic MMU LUT entry 598 high
	// Position of LO field.
	GFXMMU_LUT598H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT598H_LO_Msk = 0x3ffff0

	// LUT599L: Graphic MMU LUT entry 599 low
	// Position of EN field.
	GFXMMU_LUT599L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT599L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT599L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT599L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT599L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT599L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT599L_LVB_Msk = 0xff0000

	// LUT599H: Graphic MMU LUT entry 599 high
	// Position of LO field.
	GFXMMU_LUT599H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT599H_LO_Msk = 0x3ffff0

	// LUT600L: Graphic MMU LUT entry 600 low
	// Position of EN field.
	GFXMMU_LUT600L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT600L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT600L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT600L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT600L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT600L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT600L_LVB_Msk = 0xff0000

	// LUT600H: Graphic MMU LUT entry 600 high
	// Position of LO field.
	GFXMMU_LUT600H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT600H_LO_Msk = 0x3ffff0

	// LUT601L: Graphic MMU LUT entry 601 low
	// Position of EN field.
	GFXMMU_LUT601L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT601L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT601L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT601L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT601L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT601L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT601L_LVB_Msk = 0xff0000

	// LUT601H: Graphic MMU LUT entry 601 high
	// Position of LO field.
	GFXMMU_LUT601H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT601H_LO_Msk = 0x3ffff0

	// LUT602L: Graphic MMU LUT entry 602 low
	// Position of EN field.
	GFXMMU_LUT602L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT602L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT602L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT602L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT602L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT602L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT602L_LVB_Msk = 0xff0000

	// LUT602H: Graphic MMU LUT entry 602 high
	// Position of LO field.
	GFXMMU_LUT602H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT602H_LO_Msk = 0x3ffff0

	// LUT603L: Graphic MMU LUT entry 603 low
	// Position of EN field.
	GFXMMU_LUT603L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT603L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT603L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT603L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT603L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT603L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT603L_LVB_Msk = 0xff0000

	// LUT603H: Graphic MMU LUT entry 603 high
	// Position of LO field.
	GFXMMU_LUT603H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT603H_LO_Msk = 0x3ffff0

	// LUT604L: Graphic MMU LUT entry 604 low
	// Position of EN field.
	GFXMMU_LUT604L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT604L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT604L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT604L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT604L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT604L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT604L_LVB_Msk = 0xff0000

	// LUT604H: Graphic MMU LUT entry 604 high
	// Position of LO field.
	GFXMMU_LUT604H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT604H_LO_Msk = 0x3ffff0

	// LUT605L: Graphic MMU LUT entry 605 low
	// Position of EN field.
	GFXMMU_LUT605L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT605L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT605L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT605L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT605L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT605L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT605L_LVB_Msk = 0xff0000

	// LUT605H: Graphic MMU LUT entry 605 high
	// Position of LO field.
	GFXMMU_LUT605H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT605H_LO_Msk = 0x3ffff0

	// LUT606L: Graphic MMU LUT entry 606 low
	// Position of EN field.
	GFXMMU_LUT606L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT606L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT606L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT606L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT606L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT606L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT606L_LVB_Msk = 0xff0000

	// LUT606H: Graphic MMU LUT entry 606 high
	// Position of LO field.
	GFXMMU_LUT606H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT606H_LO_Msk = 0x3ffff0

	// LUT607L: Graphic MMU LUT entry 607 low
	// Position of EN field.
	GFXMMU_LUT607L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT607L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT607L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT607L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT607L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT607L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT607L_LVB_Msk = 0xff0000

	// LUT607H: Graphic MMU LUT entry 607 high
	// Position of LO field.
	GFXMMU_LUT607H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT607H_LO_Msk = 0x3ffff0

	// LUT608L: Graphic MMU LUT entry 608 low
	// Position of EN field.
	GFXMMU_LUT608L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT608L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT608L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT608L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT608L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT608L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT608L_LVB_Msk = 0xff0000

	// LUT608H: Graphic MMU LUT entry 608 high
	// Position of LO field.
	GFXMMU_LUT608H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT608H_LO_Msk = 0x3ffff0

	// LUT609L: Graphic MMU LUT entry 609 low
	// Position of EN field.
	GFXMMU_LUT609L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT609L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT609L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT609L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT609L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT609L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT609L_LVB_Msk = 0xff0000

	// LUT609H: Graphic MMU LUT entry 609 high
	// Position of LO field.
	GFXMMU_LUT609H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT609H_LO_Msk = 0x3ffff0

	// LUT610L: Graphic MMU LUT entry 610 low
	// Position of EN field.
	GFXMMU_LUT610L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT610L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT610L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT610L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT610L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT610L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT610L_LVB_Msk = 0xff0000

	// LUT610H: Graphic MMU LUT entry 610 high
	// Position of LO field.
	GFXMMU_LUT610H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT610H_LO_Msk = 0x3ffff0

	// LUT611L: Graphic MMU LUT entry 611 low
	// Position of EN field.
	GFXMMU_LUT611L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT611L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT611L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT611L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT611L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT611L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT611L_LVB_Msk = 0xff0000

	// LUT611H: Graphic MMU LUT entry 611 high
	// Position of LO field.
	GFXMMU_LUT611H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT611H_LO_Msk = 0x3ffff0

	// LUT612L: Graphic MMU LUT entry 612 low
	// Position of EN field.
	GFXMMU_LUT612L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT612L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT612L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT612L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT612L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT612L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT612L_LVB_Msk = 0xff0000

	// LUT612H: Graphic MMU LUT entry 612 high
	// Position of LO field.
	GFXMMU_LUT612H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT612H_LO_Msk = 0x3ffff0

	// LUT613L: Graphic MMU LUT entry 613 low
	// Position of EN field.
	GFXMMU_LUT613L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT613L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT613L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT613L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT613L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT613L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT613L_LVB_Msk = 0xff0000

	// LUT613H: Graphic MMU LUT entry 613 high
	// Position of LO field.
	GFXMMU_LUT613H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT613H_LO_Msk = 0x3ffff0

	// LUT614L: Graphic MMU LUT entry 614 low
	// Position of EN field.
	GFXMMU_LUT614L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT614L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT614L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT614L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT614L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT614L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT614L_LVB_Msk = 0xff0000

	// LUT614H: Graphic MMU LUT entry 614 high
	// Position of LO field.
	GFXMMU_LUT614H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT614H_LO_Msk = 0x3ffff0

	// LUT615L: Graphic MMU LUT entry 615 low
	// Position of EN field.
	GFXMMU_LUT615L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT615L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT615L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT615L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT615L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT615L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT615L_LVB_Msk = 0xff0000

	// LUT615H: Graphic MMU LUT entry 615 high
	// Position of LO field.
	GFXMMU_LUT615H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT615H_LO_Msk = 0x3ffff0

	// LUT616L: Graphic MMU LUT entry 616 low
	// Position of EN field.
	GFXMMU_LUT616L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT616L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT616L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT616L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT616L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT616L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT616L_LVB_Msk = 0xff0000

	// LUT616H: Graphic MMU LUT entry 616 high
	// Position of LO field.
	GFXMMU_LUT616H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT616H_LO_Msk = 0x3ffff0

	// LUT617L: Graphic MMU LUT entry 617 low
	// Position of EN field.
	GFXMMU_LUT617L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT617L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT617L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT617L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT617L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT617L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT617L_LVB_Msk = 0xff0000

	// LUT617H: Graphic MMU LUT entry 617 high
	// Position of LO field.
	GFXMMU_LUT617H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT617H_LO_Msk = 0x3ffff0

	// LUT618L: Graphic MMU LUT entry 618 low
	// Position of EN field.
	GFXMMU_LUT618L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT618L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT618L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT618L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT618L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT618L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT618L_LVB_Msk = 0xff0000

	// LUT618H: Graphic MMU LUT entry 618 high
	// Position of LO field.
	GFXMMU_LUT618H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT618H_LO_Msk = 0x3ffff0

	// LUT619L: Graphic MMU LUT entry 619 low
	// Position of EN field.
	GFXMMU_LUT619L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT619L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT619L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT619L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT619L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT619L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT619L_LVB_Msk = 0xff0000

	// LUT619H: Graphic MMU LUT entry 619 high
	// Position of LO field.
	GFXMMU_LUT619H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT619H_LO_Msk = 0x3ffff0

	// LUT620L: Graphic MMU LUT entry 620 low
	// Position of EN field.
	GFXMMU_LUT620L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT620L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT620L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT620L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT620L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT620L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT620L_LVB_Msk = 0xff0000

	// LUT620H: Graphic MMU LUT entry 620 high
	// Position of LO field.
	GFXMMU_LUT620H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT620H_LO_Msk = 0x3ffff0

	// LUT621L: Graphic MMU LUT entry 621 low
	// Position of EN field.
	GFXMMU_LUT621L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT621L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT621L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT621L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT621L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT621L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT621L_LVB_Msk = 0xff0000

	// LUT621H: Graphic MMU LUT entry 621 high
	// Position of LO field.
	GFXMMU_LUT621H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT621H_LO_Msk = 0x3ffff0

	// LUT622L: Graphic MMU LUT entry 622 low
	// Position of EN field.
	GFXMMU_LUT622L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT622L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT622L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT622L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT622L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT622L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT622L_LVB_Msk = 0xff0000

	// LUT622H: Graphic MMU LUT entry 622 high
	// Position of LO field.
	GFXMMU_LUT622H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT622H_LO_Msk = 0x3ffff0

	// LUT623L: Graphic MMU LUT entry 623 low
	// Position of EN field.
	GFXMMU_LUT623L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT623L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT623L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT623L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT623L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT623L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT623L_LVB_Msk = 0xff0000

	// LUT623H: Graphic MMU LUT entry 623 high
	// Position of LO field.
	GFXMMU_LUT623H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT623H_LO_Msk = 0x3ffff0

	// LUT624L: Graphic MMU LUT entry 624 low
	// Position of EN field.
	GFXMMU_LUT624L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT624L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT624L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT624L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT624L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT624L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT624L_LVB_Msk = 0xff0000

	// LUT624H: Graphic MMU LUT entry 624 high
	// Position of LO field.
	GFXMMU_LUT624H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT624H_LO_Msk = 0x3ffff0

	// LUT625L: Graphic MMU LUT entry 625 low
	// Position of EN field.
	GFXMMU_LUT625L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT625L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT625L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT625L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT625L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT625L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT625L_LVB_Msk = 0xff0000

	// LUT625H: Graphic MMU LUT entry 625 high
	// Position of LO field.
	GFXMMU_LUT625H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT625H_LO_Msk = 0x3ffff0

	// LUT626L: Graphic MMU LUT entry 626 low
	// Position of EN field.
	GFXMMU_LUT626L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT626L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT626L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT626L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT626L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT626L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT626L_LVB_Msk = 0xff0000

	// LUT626H: Graphic MMU LUT entry 626 high
	// Position of LO field.
	GFXMMU_LUT626H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT626H_LO_Msk = 0x3ffff0

	// LUT627L: Graphic MMU LUT entry 627 low
	// Position of EN field.
	GFXMMU_LUT627L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT627L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT627L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT627L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT627L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT627L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT627L_LVB_Msk = 0xff0000

	// LUT627H: Graphic MMU LUT entry 627 high
	// Position of LO field.
	GFXMMU_LUT627H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT627H_LO_Msk = 0x3ffff0

	// LUT628L: Graphic MMU LUT entry 628 low
	// Position of EN field.
	GFXMMU_LUT628L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT628L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT628L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT628L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT628L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT628L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT628L_LVB_Msk = 0xff0000

	// LUT628H: Graphic MMU LUT entry 628 high
	// Position of LO field.
	GFXMMU_LUT628H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT628H_LO_Msk = 0x3ffff0

	// LUT629L: Graphic MMU LUT entry 629 low
	// Position of EN field.
	GFXMMU_LUT629L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT629L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT629L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT629L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT629L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT629L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT629L_LVB_Msk = 0xff0000

	// LUT629H: Graphic MMU LUT entry 629 high
	// Position of LO field.
	GFXMMU_LUT629H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT629H_LO_Msk = 0x3ffff0

	// LUT630L: Graphic MMU LUT entry 630 low
	// Position of EN field.
	GFXMMU_LUT630L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT630L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT630L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT630L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT630L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT630L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT630L_LVB_Msk = 0xff0000

	// LUT630H: Graphic MMU LUT entry 630 high
	// Position of LO field.
	GFXMMU_LUT630H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT630H_LO_Msk = 0x3ffff0

	// LUT631L: Graphic MMU LUT entry 631 low
	// Position of EN field.
	GFXMMU_LUT631L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT631L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT631L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT631L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT631L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT631L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT631L_LVB_Msk = 0xff0000

	// LUT631H: Graphic MMU LUT entry 631 high
	// Position of LO field.
	GFXMMU_LUT631H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT631H_LO_Msk = 0x3ffff0

	// LUT632L: Graphic MMU LUT entry 632 low
	// Position of EN field.
	GFXMMU_LUT632L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT632L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT632L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT632L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT632L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT632L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT632L_LVB_Msk = 0xff0000

	// LUT632H: Graphic MMU LUT entry 632 high
	// Position of LO field.
	GFXMMU_LUT632H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT632H_LO_Msk = 0x3ffff0

	// LUT633L: Graphic MMU LUT entry 633 low
	// Position of EN field.
	GFXMMU_LUT633L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT633L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT633L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT633L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT633L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT633L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT633L_LVB_Msk = 0xff0000

	// LUT633H: Graphic MMU LUT entry 633 high
	// Position of LO field.
	GFXMMU_LUT633H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT633H_LO_Msk = 0x3ffff0

	// LUT634L: Graphic MMU LUT entry 634 low
	// Position of EN field.
	GFXMMU_LUT634L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT634L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT634L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT634L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT634L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT634L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT634L_LVB_Msk = 0xff0000

	// LUT634H: Graphic MMU LUT entry 634 high
	// Position of LO field.
	GFXMMU_LUT634H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT634H_LO_Msk = 0x3ffff0

	// LUT635L: Graphic MMU LUT entry 635 low
	// Position of EN field.
	GFXMMU_LUT635L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT635L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT635L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT635L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT635L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT635L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT635L_LVB_Msk = 0xff0000

	// LUT635H: Graphic MMU LUT entry 635 high
	// Position of LO field.
	GFXMMU_LUT635H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT635H_LO_Msk = 0x3ffff0

	// LUT636L: Graphic MMU LUT entry 636 low
	// Position of EN field.
	GFXMMU_LUT636L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT636L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT636L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT636L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT636L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT636L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT636L_LVB_Msk = 0xff0000

	// LUT636H: Graphic MMU LUT entry 636 high
	// Position of LO field.
	GFXMMU_LUT636H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT636H_LO_Msk = 0x3ffff0

	// LUT637L: Graphic MMU LUT entry 637 low
	// Position of EN field.
	GFXMMU_LUT637L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT637L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT637L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT637L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT637L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT637L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT637L_LVB_Msk = 0xff0000

	// LUT637H: Graphic MMU LUT entry 637 high
	// Position of LO field.
	GFXMMU_LUT637H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT637H_LO_Msk = 0x3ffff0

	// LUT638L: Graphic MMU LUT entry 638 low
	// Position of EN field.
	GFXMMU_LUT638L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT638L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT638L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT638L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT638L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT638L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT638L_LVB_Msk = 0xff0000

	// LUT638H: Graphic MMU LUT entry 638 high
	// Position of LO field.
	GFXMMU_LUT638H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT638H_LO_Msk = 0x3ffff0

	// LUT639L: Graphic MMU LUT entry 639 low
	// Position of EN field.
	GFXMMU_LUT639L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT639L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT639L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT639L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT639L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT639L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT639L_LVB_Msk = 0xff0000

	// LUT639H: Graphic MMU LUT entry 639 high
	// Position of LO field.
	GFXMMU_LUT639H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT639H_LO_Msk = 0x3ffff0

	// LUT640L: Graphic MMU LUT entry 640 low
	// Position of EN field.
	GFXMMU_LUT640L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT640L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT640L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT640L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT640L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT640L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT640L_LVB_Msk = 0xff0000

	// LUT640H: Graphic MMU LUT entry 640 high
	// Position of LO field.
	GFXMMU_LUT640H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT640H_LO_Msk = 0x3ffff0

	// LUT641L: Graphic MMU LUT entry 641 low
	// Position of EN field.
	GFXMMU_LUT641L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT641L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT641L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT641L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT641L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT641L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT641L_LVB_Msk = 0xff0000

	// LUT641H: Graphic MMU LUT entry 641 high
	// Position of LO field.
	GFXMMU_LUT641H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT641H_LO_Msk = 0x3ffff0

	// LUT642L: Graphic MMU LUT entry 642 low
	// Position of EN field.
	GFXMMU_LUT642L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT642L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT642L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT642L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT642L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT642L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT642L_LVB_Msk = 0xff0000

	// LUT642H: Graphic MMU LUT entry 642 high
	// Position of LO field.
	GFXMMU_LUT642H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT642H_LO_Msk = 0x3ffff0

	// LUT643L: Graphic MMU LUT entry 643 low
	// Position of EN field.
	GFXMMU_LUT643L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT643L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT643L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT643L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT643L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT643L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT643L_LVB_Msk = 0xff0000

	// LUT643H: Graphic MMU LUT entry 643 high
	// Position of LO field.
	GFXMMU_LUT643H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT643H_LO_Msk = 0x3ffff0

	// LUT644L: Graphic MMU LUT entry 644 low
	// Position of EN field.
	GFXMMU_LUT644L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT644L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT644L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT644L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT644L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT644L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT644L_LVB_Msk = 0xff0000

	// LUT644H: Graphic MMU LUT entry 644 high
	// Position of LO field.
	GFXMMU_LUT644H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT644H_LO_Msk = 0x3ffff0

	// LUT645L: Graphic MMU LUT entry 645 low
	// Position of EN field.
	GFXMMU_LUT645L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT645L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT645L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT645L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT645L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT645L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT645L_LVB_Msk = 0xff0000

	// LUT645H: Graphic MMU LUT entry 645 high
	// Position of LO field.
	GFXMMU_LUT645H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT645H_LO_Msk = 0x3ffff0

	// LUT646L: Graphic MMU LUT entry 646 low
	// Position of EN field.
	GFXMMU_LUT646L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT646L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT646L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT646L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT646L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT646L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT646L_LVB_Msk = 0xff0000

	// LUT646H: Graphic MMU LUT entry 646 high
	// Position of LO field.
	GFXMMU_LUT646H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT646H_LO_Msk = 0x3ffff0

	// LUT647L: Graphic MMU LUT entry 647 low
	// Position of EN field.
	GFXMMU_LUT647L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT647L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT647L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT647L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT647L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT647L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT647L_LVB_Msk = 0xff0000

	// LUT647H: Graphic MMU LUT entry 647 high
	// Position of LO field.
	GFXMMU_LUT647H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT647H_LO_Msk = 0x3ffff0

	// LUT648L: Graphic MMU LUT entry 648 low
	// Position of EN field.
	GFXMMU_LUT648L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT648L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT648L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT648L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT648L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT648L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT648L_LVB_Msk = 0xff0000

	// LUT648H: Graphic MMU LUT entry 648 high
	// Position of LO field.
	GFXMMU_LUT648H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT648H_LO_Msk = 0x3ffff0

	// LUT649L: Graphic MMU LUT entry 649 low
	// Position of EN field.
	GFXMMU_LUT649L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT649L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT649L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT649L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT649L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT649L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT649L_LVB_Msk = 0xff0000

	// LUT649H: Graphic MMU LUT entry 649 high
	// Position of LO field.
	GFXMMU_LUT649H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT649H_LO_Msk = 0x3ffff0

	// LUT650L: Graphic MMU LUT entry 650 low
	// Position of EN field.
	GFXMMU_LUT650L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT650L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT650L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT650L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT650L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT650L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT650L_LVB_Msk = 0xff0000

	// LUT650H: Graphic MMU LUT entry 650 high
	// Position of LO field.
	GFXMMU_LUT650H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT650H_LO_Msk = 0x3ffff0

	// LUT651L: Graphic MMU LUT entry 651 low
	// Position of EN field.
	GFXMMU_LUT651L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT651L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT651L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT651L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT651L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT651L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT651L_LVB_Msk = 0xff0000

	// LUT651H: Graphic MMU LUT entry 651 high
	// Position of LO field.
	GFXMMU_LUT651H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT651H_LO_Msk = 0x3ffff0

	// LUT652L: Graphic MMU LUT entry 652 low
	// Position of EN field.
	GFXMMU_LUT652L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT652L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT652L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT652L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT652L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT652L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT652L_LVB_Msk = 0xff0000

	// LUT652H: Graphic MMU LUT entry 652 high
	// Position of LO field.
	GFXMMU_LUT652H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT652H_LO_Msk = 0x3ffff0

	// LUT653L: Graphic MMU LUT entry 653 low
	// Position of EN field.
	GFXMMU_LUT653L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT653L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT653L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT653L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT653L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT653L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT653L_LVB_Msk = 0xff0000

	// LUT653H: Graphic MMU LUT entry 653 high
	// Position of LO field.
	GFXMMU_LUT653H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT653H_LO_Msk = 0x3ffff0

	// LUT654L: Graphic MMU LUT entry 654 low
	// Position of EN field.
	GFXMMU_LUT654L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT654L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT654L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT654L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT654L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT654L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT654L_LVB_Msk = 0xff0000

	// LUT654H: Graphic MMU LUT entry 654 high
	// Position of LO field.
	GFXMMU_LUT654H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT654H_LO_Msk = 0x3ffff0

	// LUT655L: Graphic MMU LUT entry 655 low
	// Position of EN field.
	GFXMMU_LUT655L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT655L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT655L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT655L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT655L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT655L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT655L_LVB_Msk = 0xff0000

	// LUT655H: Graphic MMU LUT entry 655 high
	// Position of LO field.
	GFXMMU_LUT655H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT655H_LO_Msk = 0x3ffff0

	// LUT656L: Graphic MMU LUT entry 656 low
	// Position of EN field.
	GFXMMU_LUT656L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT656L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT656L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT656L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT656L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT656L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT656L_LVB_Msk = 0xff0000

	// LUT656H: Graphic MMU LUT entry 656 high
	// Position of LO field.
	GFXMMU_LUT656H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT656H_LO_Msk = 0x3ffff0

	// LUT657L: Graphic MMU LUT entry 657 low
	// Position of EN field.
	GFXMMU_LUT657L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT657L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT657L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT657L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT657L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT657L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT657L_LVB_Msk = 0xff0000

	// LUT657H: Graphic MMU LUT entry 657 high
	// Position of LO field.
	GFXMMU_LUT657H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT657H_LO_Msk = 0x3ffff0

	// LUT658L: Graphic MMU LUT entry 658 low
	// Position of EN field.
	GFXMMU_LUT658L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT658L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT658L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT658L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT658L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT658L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT658L_LVB_Msk = 0xff0000

	// LUT658H: Graphic MMU LUT entry 658 high
	// Position of LO field.
	GFXMMU_LUT658H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT658H_LO_Msk = 0x3ffff0

	// LUT659L: Graphic MMU LUT entry 659 low
	// Position of EN field.
	GFXMMU_LUT659L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT659L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT659L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT659L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT659L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT659L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT659L_LVB_Msk = 0xff0000

	// LUT659H: Graphic MMU LUT entry 659 high
	// Position of LO field.
	GFXMMU_LUT659H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT659H_LO_Msk = 0x3ffff0

	// LUT660L: Graphic MMU LUT entry 660 low
	// Position of EN field.
	GFXMMU_LUT660L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT660L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT660L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT660L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT660L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT660L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT660L_LVB_Msk = 0xff0000

	// LUT660H: Graphic MMU LUT entry 660 high
	// Position of LO field.
	GFXMMU_LUT660H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT660H_LO_Msk = 0x3ffff0

	// LUT661L: Graphic MMU LUT entry 661 low
	// Position of EN field.
	GFXMMU_LUT661L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT661L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT661L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT661L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT661L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT661L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT661L_LVB_Msk = 0xff0000

	// LUT661H: Graphic MMU LUT entry 661 high
	// Position of LO field.
	GFXMMU_LUT661H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT661H_LO_Msk = 0x3ffff0

	// LUT662L: Graphic MMU LUT entry 662 low
	// Position of EN field.
	GFXMMU_LUT662L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT662L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT662L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT662L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT662L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT662L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT662L_LVB_Msk = 0xff0000

	// LUT662H: Graphic MMU LUT entry 662 high
	// Position of LO field.
	GFXMMU_LUT662H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT662H_LO_Msk = 0x3ffff0

	// LUT663L: Graphic MMU LUT entry 663 low
	// Position of EN field.
	GFXMMU_LUT663L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT663L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT663L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT663L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT663L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT663L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT663L_LVB_Msk = 0xff0000

	// LUT663H: Graphic MMU LUT entry 663 high
	// Position of LO field.
	GFXMMU_LUT663H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT663H_LO_Msk = 0x3ffff0

	// LUT664L: Graphic MMU LUT entry 664 low
	// Position of EN field.
	GFXMMU_LUT664L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT664L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT664L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT664L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT664L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT664L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT664L_LVB_Msk = 0xff0000

	// LUT664H: Graphic MMU LUT entry 664 high
	// Position of LO field.
	GFXMMU_LUT664H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT664H_LO_Msk = 0x3ffff0

	// LUT665L: Graphic MMU LUT entry 665 low
	// Position of EN field.
	GFXMMU_LUT665L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT665L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT665L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT665L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT665L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT665L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT665L_LVB_Msk = 0xff0000

	// LUT665H: Graphic MMU LUT entry 665 high
	// Position of LO field.
	GFXMMU_LUT665H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT665H_LO_Msk = 0x3ffff0

	// LUT666L: Graphic MMU LUT entry 666 low
	// Position of EN field.
	GFXMMU_LUT666L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT666L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT666L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT666L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT666L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT666L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT666L_LVB_Msk = 0xff0000

	// LUT666H: Graphic MMU LUT entry 666 high
	// Position of LO field.
	GFXMMU_LUT666H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT666H_LO_Msk = 0x3ffff0

	// LUT667L: Graphic MMU LUT entry 667 low
	// Position of EN field.
	GFXMMU_LUT667L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT667L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT667L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT667L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT667L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT667L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT667L_LVB_Msk = 0xff0000

	// LUT667H: Graphic MMU LUT entry 667 high
	// Position of LO field.
	GFXMMU_LUT667H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT667H_LO_Msk = 0x3ffff0

	// LUT668L: Graphic MMU LUT entry 668 low
	// Position of EN field.
	GFXMMU_LUT668L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT668L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT668L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT668L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT668L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT668L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT668L_LVB_Msk = 0xff0000

	// LUT668H: Graphic MMU LUT entry 668 high
	// Position of LO field.
	GFXMMU_LUT668H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT668H_LO_Msk = 0x3ffff0

	// LUT669L: Graphic MMU LUT entry 669 low
	// Position of EN field.
	GFXMMU_LUT669L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT669L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT669L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT669L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT669L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT669L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT669L_LVB_Msk = 0xff0000

	// LUT669H: Graphic MMU LUT entry 669 high
	// Position of LO field.
	GFXMMU_LUT669H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT669H_LO_Msk = 0x3ffff0

	// LUT670L: Graphic MMU LUT entry 670 low
	// Position of EN field.
	GFXMMU_LUT670L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT670L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT670L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT670L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT670L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT670L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT670L_LVB_Msk = 0xff0000

	// LUT670H: Graphic MMU LUT entry 670 high
	// Position of LO field.
	GFXMMU_LUT670H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT670H_LO_Msk = 0x3ffff0

	// LUT671L: Graphic MMU LUT entry 671 low
	// Position of EN field.
	GFXMMU_LUT671L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT671L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT671L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT671L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT671L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT671L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT671L_LVB_Msk = 0xff0000

	// LUT671H: Graphic MMU LUT entry 671 high
	// Position of LO field.
	GFXMMU_LUT671H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT671H_LO_Msk = 0x3ffff0

	// LUT672L: Graphic MMU LUT entry 672 low
	// Position of EN field.
	GFXMMU_LUT672L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT672L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT672L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT672L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT672L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT672L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT672L_LVB_Msk = 0xff0000

	// LUT672H: Graphic MMU LUT entry 672 high
	// Position of LO field.
	GFXMMU_LUT672H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT672H_LO_Msk = 0x3ffff0

	// LUT673L: Graphic MMU LUT entry 673 low
	// Position of EN field.
	GFXMMU_LUT673L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT673L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT673L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT673L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT673L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT673L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT673L_LVB_Msk = 0xff0000

	// LUT673H: Graphic MMU LUT entry 673 high
	// Position of LO field.
	GFXMMU_LUT673H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT673H_LO_Msk = 0x3ffff0

	// LUT674L: Graphic MMU LUT entry 674 low
	// Position of EN field.
	GFXMMU_LUT674L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT674L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT674L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT674L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT674L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT674L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT674L_LVB_Msk = 0xff0000

	// LUT674H: Graphic MMU LUT entry 674 high
	// Position of LO field.
	GFXMMU_LUT674H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT674H_LO_Msk = 0x3ffff0

	// LUT675L: Graphic MMU LUT entry 675 low
	// Position of EN field.
	GFXMMU_LUT675L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT675L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT675L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT675L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT675L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT675L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT675L_LVB_Msk = 0xff0000

	// LUT675H: Graphic MMU LUT entry 675 high
	// Position of LO field.
	GFXMMU_LUT675H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT675H_LO_Msk = 0x3ffff0

	// LUT676L: Graphic MMU LUT entry 676 low
	// Position of EN field.
	GFXMMU_LUT676L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT676L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT676L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT676L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT676L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT676L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT676L_LVB_Msk = 0xff0000

	// LUT676H: Graphic MMU LUT entry 676 high
	// Position of LO field.
	GFXMMU_LUT676H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT676H_LO_Msk = 0x3ffff0

	// LUT677L: Graphic MMU LUT entry 677 low
	// Position of EN field.
	GFXMMU_LUT677L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT677L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT677L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT677L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT677L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT677L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT677L_LVB_Msk = 0xff0000

	// LUT677H: Graphic MMU LUT entry 677 high
	// Position of LO field.
	GFXMMU_LUT677H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT677H_LO_Msk = 0x3ffff0

	// LUT678L: Graphic MMU LUT entry 678 low
	// Position of EN field.
	GFXMMU_LUT678L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT678L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT678L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT678L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT678L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT678L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT678L_LVB_Msk = 0xff0000

	// LUT678H: Graphic MMU LUT entry 678 high
	// Position of LO field.
	GFXMMU_LUT678H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT678H_LO_Msk = 0x3ffff0

	// LUT679L: Graphic MMU LUT entry 679 low
	// Position of EN field.
	GFXMMU_LUT679L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT679L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT679L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT679L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT679L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT679L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT679L_LVB_Msk = 0xff0000

	// LUT679H: Graphic MMU LUT entry 679 high
	// Position of LO field.
	GFXMMU_LUT679H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT679H_LO_Msk = 0x3ffff0

	// LUT680L: Graphic MMU LUT entry 680 low
	// Position of EN field.
	GFXMMU_LUT680L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT680L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT680L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT680L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT680L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT680L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT680L_LVB_Msk = 0xff0000

	// LUT680H: Graphic MMU LUT entry 680 high
	// Position of LO field.
	GFXMMU_LUT680H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT680H_LO_Msk = 0x3ffff0

	// LUT681L: Graphic MMU LUT entry 681 low
	// Position of EN field.
	GFXMMU_LUT681L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT681L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT681L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT681L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT681L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT681L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT681L_LVB_Msk = 0xff0000

	// LUT681H: Graphic MMU LUT entry 681 high
	// Position of LO field.
	GFXMMU_LUT681H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT681H_LO_Msk = 0x3ffff0

	// LUT682L: Graphic MMU LUT entry 682 low
	// Position of EN field.
	GFXMMU_LUT682L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT682L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT682L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT682L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT682L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT682L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT682L_LVB_Msk = 0xff0000

	// LUT682H: Graphic MMU LUT entry 682 high
	// Position of LO field.
	GFXMMU_LUT682H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT682H_LO_Msk = 0x3ffff0

	// LUT683L: Graphic MMU LUT entry 683 low
	// Position of EN field.
	GFXMMU_LUT683L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT683L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT683L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT683L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT683L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT683L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT683L_LVB_Msk = 0xff0000

	// LUT683H: Graphic MMU LUT entry 683 high
	// Position of LO field.
	GFXMMU_LUT683H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT683H_LO_Msk = 0x3ffff0

	// LUT684L: Graphic MMU LUT entry 684 low
	// Position of EN field.
	GFXMMU_LUT684L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT684L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT684L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT684L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT684L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT684L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT684L_LVB_Msk = 0xff0000

	// LUT684H: Graphic MMU LUT entry 684 high
	// Position of LO field.
	GFXMMU_LUT684H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT684H_LO_Msk = 0x3ffff0

	// LUT685L: Graphic MMU LUT entry 685 low
	// Position of EN field.
	GFXMMU_LUT685L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT685L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT685L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT685L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT685L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT685L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT685L_LVB_Msk = 0xff0000

	// LUT685H: Graphic MMU LUT entry 685 high
	// Position of LO field.
	GFXMMU_LUT685H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT685H_LO_Msk = 0x3ffff0

	// LUT686L: Graphic MMU LUT entry 686 low
	// Position of EN field.
	GFXMMU_LUT686L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT686L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT686L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT686L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT686L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT686L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT686L_LVB_Msk = 0xff0000

	// LUT686H: Graphic MMU LUT entry 686 high
	// Position of LO field.
	GFXMMU_LUT686H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT686H_LO_Msk = 0x3ffff0

	// LUT687L: Graphic MMU LUT entry 687 low
	// Position of EN field.
	GFXMMU_LUT687L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT687L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT687L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT687L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT687L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT687L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT687L_LVB_Msk = 0xff0000

	// LUT687H: Graphic MMU LUT entry 687 high
	// Position of LO field.
	GFXMMU_LUT687H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT687H_LO_Msk = 0x3ffff0

	// LUT688L: Graphic MMU LUT entry 688 low
	// Position of EN field.
	GFXMMU_LUT688L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT688L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT688L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT688L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT688L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT688L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT688L_LVB_Msk = 0xff0000

	// LUT688H: Graphic MMU LUT entry 688 high
	// Position of LO field.
	GFXMMU_LUT688H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT688H_LO_Msk = 0x3ffff0

	// LUT689L: Graphic MMU LUT entry 689 low
	// Position of EN field.
	GFXMMU_LUT689L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT689L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT689L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT689L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT689L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT689L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT689L_LVB_Msk = 0xff0000

	// LUT689H: Graphic MMU LUT entry 689 high
	// Position of LO field.
	GFXMMU_LUT689H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT689H_LO_Msk = 0x3ffff0

	// LUT690L: Graphic MMU LUT entry 690 low
	// Position of EN field.
	GFXMMU_LUT690L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT690L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT690L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT690L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT690L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT690L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT690L_LVB_Msk = 0xff0000

	// LUT690H: Graphic MMU LUT entry 690 high
	// Position of LO field.
	GFXMMU_LUT690H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT690H_LO_Msk = 0x3ffff0

	// LUT691L: Graphic MMU LUT entry 691 low
	// Position of EN field.
	GFXMMU_LUT691L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT691L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT691L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT691L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT691L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT691L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT691L_LVB_Msk = 0xff0000

	// LUT691H: Graphic MMU LUT entry 691 high
	// Position of LO field.
	GFXMMU_LUT691H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT691H_LO_Msk = 0x3ffff0

	// LUT692L: Graphic MMU LUT entry 692 low
	// Position of EN field.
	GFXMMU_LUT692L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT692L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT692L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT692L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT692L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT692L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT692L_LVB_Msk = 0xff0000

	// LUT692H: Graphic MMU LUT entry 692 high
	// Position of LO field.
	GFXMMU_LUT692H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT692H_LO_Msk = 0x3ffff0

	// LUT693L: Graphic MMU LUT entry 693 low
	// Position of EN field.
	GFXMMU_LUT693L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT693L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT693L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT693L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT693L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT693L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT693L_LVB_Msk = 0xff0000

	// LUT693H: Graphic MMU LUT entry 693 high
	// Position of LO field.
	GFXMMU_LUT693H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT693H_LO_Msk = 0x3ffff0

	// LUT694L: Graphic MMU LUT entry 694 low
	// Position of EN field.
	GFXMMU_LUT694L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT694L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT694L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT694L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT694L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT694L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT694L_LVB_Msk = 0xff0000

	// LUT694H: Graphic MMU LUT entry 694 high
	// Position of LO field.
	GFXMMU_LUT694H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT694H_LO_Msk = 0x3ffff0

	// LUT695L: Graphic MMU LUT entry 695 low
	// Position of EN field.
	GFXMMU_LUT695L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT695L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT695L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT695L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT695L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT695L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT695L_LVB_Msk = 0xff0000

	// LUT695H: Graphic MMU LUT entry 695 high
	// Position of LO field.
	GFXMMU_LUT695H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT695H_LO_Msk = 0x3ffff0

	// LUT696L: Graphic MMU LUT entry 696 low
	// Position of EN field.
	GFXMMU_LUT696L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT696L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT696L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT696L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT696L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT696L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT696L_LVB_Msk = 0xff0000

	// LUT696H: Graphic MMU LUT entry 696 high
	// Position of LO field.
	GFXMMU_LUT696H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT696H_LO_Msk = 0x3ffff0

	// LUT697L: Graphic MMU LUT entry 697 low
	// Position of EN field.
	GFXMMU_LUT697L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT697L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT697L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT697L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT697L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT697L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT697L_LVB_Msk = 0xff0000

	// LUT697H: Graphic MMU LUT entry 697 high
	// Position of LO field.
	GFXMMU_LUT697H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT697H_LO_Msk = 0x3ffff0

	// LUT698L: Graphic MMU LUT entry 698 low
	// Position of EN field.
	GFXMMU_LUT698L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT698L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT698L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT698L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT698L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT698L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT698L_LVB_Msk = 0xff0000

	// LUT698H: Graphic MMU LUT entry 698 high
	// Position of LO field.
	GFXMMU_LUT698H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT698H_LO_Msk = 0x3ffff0

	// LUT699L: Graphic MMU LUT entry 699 low
	// Position of EN field.
	GFXMMU_LUT699L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT699L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT699L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT699L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT699L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT699L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT699L_LVB_Msk = 0xff0000

	// LUT699H: Graphic MMU LUT entry 699 high
	// Position of LO field.
	GFXMMU_LUT699H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT699H_LO_Msk = 0x3ffff0

	// LUT700L: Graphic MMU LUT entry 700 low
	// Position of EN field.
	GFXMMU_LUT700L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT700L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT700L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT700L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT700L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT700L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT700L_LVB_Msk = 0xff0000

	// LUT700H: Graphic MMU LUT entry 700 high
	// Position of LO field.
	GFXMMU_LUT700H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT700H_LO_Msk = 0x3ffff0

	// LUT701L: Graphic MMU LUT entry 701 low
	// Position of EN field.
	GFXMMU_LUT701L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT701L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT701L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT701L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT701L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT701L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT701L_LVB_Msk = 0xff0000

	// LUT701H: Graphic MMU LUT entry 701 high
	// Position of LO field.
	GFXMMU_LUT701H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT701H_LO_Msk = 0x3ffff0

	// LUT702L: Graphic MMU LUT entry 702 low
	// Position of EN field.
	GFXMMU_LUT702L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT702L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT702L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT702L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT702L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT702L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT702L_LVB_Msk = 0xff0000

	// LUT702H: Graphic MMU LUT entry 702 high
	// Position of LO field.
	GFXMMU_LUT702H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT702H_LO_Msk = 0x3ffff0

	// LUT703L: Graphic MMU LUT entry 703 low
	// Position of EN field.
	GFXMMU_LUT703L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT703L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT703L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT703L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT703L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT703L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT703L_LVB_Msk = 0xff0000

	// LUT703H: Graphic MMU LUT entry 703 high
	// Position of LO field.
	GFXMMU_LUT703H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT703H_LO_Msk = 0x3ffff0

	// LUT704L: Graphic MMU LUT entry 704 low
	// Position of EN field.
	GFXMMU_LUT704L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT704L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT704L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT704L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT704L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT704L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT704L_LVB_Msk = 0xff0000

	// LUT704H: Graphic MMU LUT entry 704 high
	// Position of LO field.
	GFXMMU_LUT704H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT704H_LO_Msk = 0x3ffff0

	// LUT705L: Graphic MMU LUT entry 705 low
	// Position of EN field.
	GFXMMU_LUT705L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT705L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT705L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT705L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT705L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT705L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT705L_LVB_Msk = 0xff0000

	// LUT705H: Graphic MMU LUT entry 705 high
	// Position of LO field.
	GFXMMU_LUT705H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT705H_LO_Msk = 0x3ffff0

	// LUT706L: Graphic MMU LUT entry 706 low
	// Position of EN field.
	GFXMMU_LUT706L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT706L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT706L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT706L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT706L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT706L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT706L_LVB_Msk = 0xff0000

	// LUT706H: Graphic MMU LUT entry 706 high
	// Position of LO field.
	GFXMMU_LUT706H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT706H_LO_Msk = 0x3ffff0

	// LUT707L: Graphic MMU LUT entry 707 low
	// Position of EN field.
	GFXMMU_LUT707L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT707L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT707L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT707L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT707L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT707L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT707L_LVB_Msk = 0xff0000

	// LUT707H: Graphic MMU LUT entry 707 high
	// Position of LO field.
	GFXMMU_LUT707H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT707H_LO_Msk = 0x3ffff0

	// LUT708L: Graphic MMU LUT entry 708 low
	// Position of EN field.
	GFXMMU_LUT708L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT708L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT708L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT708L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT708L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT708L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT708L_LVB_Msk = 0xff0000

	// LUT708H: Graphic MMU LUT entry 708 high
	// Position of LO field.
	GFXMMU_LUT708H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT708H_LO_Msk = 0x3ffff0

	// LUT709L: Graphic MMU LUT entry 709 low
	// Position of EN field.
	GFXMMU_LUT709L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT709L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT709L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT709L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT709L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT709L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT709L_LVB_Msk = 0xff0000

	// LUT709H: Graphic MMU LUT entry 709 high
	// Position of LO field.
	GFXMMU_LUT709H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT709H_LO_Msk = 0x3ffff0

	// LUT710L: Graphic MMU LUT entry 710 low
	// Position of EN field.
	GFXMMU_LUT710L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT710L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT710L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT710L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT710L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT710L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT710L_LVB_Msk = 0xff0000

	// LUT710H: Graphic MMU LUT entry 710 high
	// Position of LO field.
	GFXMMU_LUT710H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT710H_LO_Msk = 0x3ffff0

	// LUT711L: Graphic MMU LUT entry 711 low
	// Position of EN field.
	GFXMMU_LUT711L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT711L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT711L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT711L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT711L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT711L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT711L_LVB_Msk = 0xff0000

	// LUT711H: Graphic MMU LUT entry 711 high
	// Position of LO field.
	GFXMMU_LUT711H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT711H_LO_Msk = 0x3ffff0

	// LUT712L: Graphic MMU LUT entry 712 low
	// Position of EN field.
	GFXMMU_LUT712L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT712L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT712L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT712L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT712L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT712L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT712L_LVB_Msk = 0xff0000

	// LUT712H: Graphic MMU LUT entry 712 high
	// Position of LO field.
	GFXMMU_LUT712H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT712H_LO_Msk = 0x3ffff0

	// LUT713L: Graphic MMU LUT entry 713 low
	// Position of EN field.
	GFXMMU_LUT713L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT713L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT713L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT713L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT713L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT713L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT713L_LVB_Msk = 0xff0000

	// LUT713H: Graphic MMU LUT entry 713 high
	// Position of LO field.
	GFXMMU_LUT713H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT713H_LO_Msk = 0x3ffff0

	// LUT714L: Graphic MMU LUT entry 714 low
	// Position of EN field.
	GFXMMU_LUT714L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT714L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT714L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT714L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT714L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT714L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT714L_LVB_Msk = 0xff0000

	// LUT714H: Graphic MMU LUT entry 714 high
	// Position of LO field.
	GFXMMU_LUT714H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT714H_LO_Msk = 0x3ffff0

	// LUT715L: Graphic MMU LUT entry 715 low
	// Position of EN field.
	GFXMMU_LUT715L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT715L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT715L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT715L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT715L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT715L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT715L_LVB_Msk = 0xff0000

	// LUT715H: Graphic MMU LUT entry 715 high
	// Position of LO field.
	GFXMMU_LUT715H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT715H_LO_Msk = 0x3ffff0

	// LUT716L: Graphic MMU LUT entry 716 low
	// Position of EN field.
	GFXMMU_LUT716L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT716L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT716L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT716L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT716L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT716L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT716L_LVB_Msk = 0xff0000

	// LUT716H: Graphic MMU LUT entry 716 high
	// Position of LO field.
	GFXMMU_LUT716H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT716H_LO_Msk = 0x3ffff0

	// LUT717L: Graphic MMU LUT entry 717 low
	// Position of EN field.
	GFXMMU_LUT717L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT717L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT717L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT717L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT717L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT717L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT717L_LVB_Msk = 0xff0000

	// LUT717H: Graphic MMU LUT entry 717 high
	// Position of LO field.
	GFXMMU_LUT717H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT717H_LO_Msk = 0x3ffff0

	// LUT718L: Graphic MMU LUT entry 718 low
	// Position of EN field.
	GFXMMU_LUT718L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT718L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT718L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT718L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT718L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT718L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT718L_LVB_Msk = 0xff0000

	// LUT718H: Graphic MMU LUT entry 718 high
	// Position of LO field.
	GFXMMU_LUT718H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT718H_LO_Msk = 0x3ffff0

	// LUT719L: Graphic MMU LUT entry 719 low
	// Position of EN field.
	GFXMMU_LUT719L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT719L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT719L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT719L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT719L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT719L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT719L_LVB_Msk = 0xff0000

	// LUT719H: Graphic MMU LUT entry 719 high
	// Position of LO field.
	GFXMMU_LUT719H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT719H_LO_Msk = 0x3ffff0

	// LUT720L: Graphic MMU LUT entry 720 low
	// Position of EN field.
	GFXMMU_LUT720L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT720L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT720L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT720L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT720L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT720L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT720L_LVB_Msk = 0xff0000

	// LUT720H: Graphic MMU LUT entry 720 high
	// Position of LO field.
	GFXMMU_LUT720H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT720H_LO_Msk = 0x3ffff0

	// LUT721L: Graphic MMU LUT entry 721 low
	// Position of EN field.
	GFXMMU_LUT721L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT721L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT721L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT721L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT721L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT721L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT721L_LVB_Msk = 0xff0000

	// LUT721H: Graphic MMU LUT entry 721 high
	// Position of LO field.
	GFXMMU_LUT721H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT721H_LO_Msk = 0x3ffff0

	// LUT722L: Graphic MMU LUT entry 722 low
	// Position of EN field.
	GFXMMU_LUT722L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT722L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT722L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT722L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT722L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT722L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT722L_LVB_Msk = 0xff0000

	// LUT722H: Graphic MMU LUT entry 722 high
	// Position of LO field.
	GFXMMU_LUT722H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT722H_LO_Msk = 0x3ffff0

	// LUT723L: Graphic MMU LUT entry 723 low
	// Position of EN field.
	GFXMMU_LUT723L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT723L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT723L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT723L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT723L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT723L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT723L_LVB_Msk = 0xff0000

	// LUT723H: Graphic MMU LUT entry 723 high
	// Position of LO field.
	GFXMMU_LUT723H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT723H_LO_Msk = 0x3ffff0

	// LUT724L: Graphic MMU LUT entry 724 low
	// Position of EN field.
	GFXMMU_LUT724L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT724L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT724L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT724L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT724L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT724L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT724L_LVB_Msk = 0xff0000

	// LUT724H: Graphic MMU LUT entry 724 high
	// Position of LO field.
	GFXMMU_LUT724H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT724H_LO_Msk = 0x3ffff0

	// LUT725L: Graphic MMU LUT entry 725 low
	// Position of EN field.
	GFXMMU_LUT725L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT725L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT725L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT725L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT725L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT725L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT725L_LVB_Msk = 0xff0000

	// LUT725H: Graphic MMU LUT entry 725 high
	// Position of LO field.
	GFXMMU_LUT725H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT725H_LO_Msk = 0x3ffff0

	// LUT726L: Graphic MMU LUT entry 726 low
	// Position of EN field.
	GFXMMU_LUT726L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT726L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT726L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT726L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT726L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT726L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT726L_LVB_Msk = 0xff0000

	// LUT726H: Graphic MMU LUT entry 726 high
	// Position of LO field.
	GFXMMU_LUT726H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT726H_LO_Msk = 0x3ffff0

	// LUT727L: Graphic MMU LUT entry 727 low
	// Position of EN field.
	GFXMMU_LUT727L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT727L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT727L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT727L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT727L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT727L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT727L_LVB_Msk = 0xff0000

	// LUT727H: Graphic MMU LUT entry 727 high
	// Position of LO field.
	GFXMMU_LUT727H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT727H_LO_Msk = 0x3ffff0

	// LUT728L: Graphic MMU LUT entry 728 low
	// Position of EN field.
	GFXMMU_LUT728L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT728L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT728L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT728L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT728L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT728L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT728L_LVB_Msk = 0xff0000

	// LUT728H: Graphic MMU LUT entry 728 high
	// Position of LO field.
	GFXMMU_LUT728H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT728H_LO_Msk = 0x3ffff0

	// LUT729L: Graphic MMU LUT entry 729 low
	// Position of EN field.
	GFXMMU_LUT729L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT729L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT729L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT729L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT729L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT729L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT729L_LVB_Msk = 0xff0000

	// LUT729H: Graphic MMU LUT entry 729 high
	// Position of LO field.
	GFXMMU_LUT729H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT729H_LO_Msk = 0x3ffff0

	// LUT730L: Graphic MMU LUT entry 730 low
	// Position of EN field.
	GFXMMU_LUT730L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT730L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT730L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT730L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT730L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT730L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT730L_LVB_Msk = 0xff0000

	// LUT730H: Graphic MMU LUT entry 730 high
	// Position of LO field.
	GFXMMU_LUT730H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT730H_LO_Msk = 0x3ffff0

	// LUT731L: Graphic MMU LUT entry 731 low
	// Position of EN field.
	GFXMMU_LUT731L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT731L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT731L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT731L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT731L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT731L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT731L_LVB_Msk = 0xff0000

	// LUT731H: Graphic MMU LUT entry 731 high
	// Position of LO field.
	GFXMMU_LUT731H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT731H_LO_Msk = 0x3ffff0

	// LUT732L: Graphic MMU LUT entry 732 low
	// Position of EN field.
	GFXMMU_LUT732L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT732L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT732L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT732L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT732L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT732L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT732L_LVB_Msk = 0xff0000

	// LUT732H: Graphic MMU LUT entry 732 high
	// Position of LO field.
	GFXMMU_LUT732H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT732H_LO_Msk = 0x3ffff0

	// LUT733L: Graphic MMU LUT entry 733 low
	// Position of EN field.
	GFXMMU_LUT733L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT733L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT733L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT733L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT733L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT733L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT733L_LVB_Msk = 0xff0000

	// LUT733H: Graphic MMU LUT entry 733 high
	// Position of LO field.
	GFXMMU_LUT733H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT733H_LO_Msk = 0x3ffff0

	// LUT734L: Graphic MMU LUT entry 734 low
	// Position of EN field.
	GFXMMU_LUT734L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT734L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT734L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT734L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT734L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT734L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT734L_LVB_Msk = 0xff0000

	// LUT734H: Graphic MMU LUT entry 734 high
	// Position of LO field.
	GFXMMU_LUT734H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT734H_LO_Msk = 0x3ffff0

	// LUT735L: Graphic MMU LUT entry 735 low
	// Position of EN field.
	GFXMMU_LUT735L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT735L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT735L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT735L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT735L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT735L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT735L_LVB_Msk = 0xff0000

	// LUT735H: Graphic MMU LUT entry 735 high
	// Position of LO field.
	GFXMMU_LUT735H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT735H_LO_Msk = 0x3ffff0

	// LUT736L: Graphic MMU LUT entry 736 low
	// Position of EN field.
	GFXMMU_LUT736L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT736L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT736L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT736L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT736L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT736L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT736L_LVB_Msk = 0xff0000

	// LUT736H: Graphic MMU LUT entry 736 high
	// Position of LO field.
	GFXMMU_LUT736H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT736H_LO_Msk = 0x3ffff0

	// LUT737L: Graphic MMU LUT entry 737 low
	// Position of EN field.
	GFXMMU_LUT737L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT737L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT737L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT737L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT737L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT737L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT737L_LVB_Msk = 0xff0000

	// LUT737H: Graphic MMU LUT entry 737 high
	// Position of LO field.
	GFXMMU_LUT737H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT737H_LO_Msk = 0x3ffff0

	// LUT738L: Graphic MMU LUT entry 738 low
	// Position of EN field.
	GFXMMU_LUT738L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT738L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT738L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT738L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT738L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT738L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT738L_LVB_Msk = 0xff0000

	// LUT738H: Graphic MMU LUT entry 738 high
	// Position of LO field.
	GFXMMU_LUT738H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT738H_LO_Msk = 0x3ffff0

	// LUT739L: Graphic MMU LUT entry 739 low
	// Position of EN field.
	GFXMMU_LUT739L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT739L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT739L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT739L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT739L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT739L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT739L_LVB_Msk = 0xff0000

	// LUT739H: Graphic MMU LUT entry 739 high
	// Position of LO field.
	GFXMMU_LUT739H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT739H_LO_Msk = 0x3ffff0

	// LUT740L: Graphic MMU LUT entry 740 low
	// Position of EN field.
	GFXMMU_LUT740L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT740L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT740L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT740L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT740L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT740L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT740L_LVB_Msk = 0xff0000

	// LUT740H: Graphic MMU LUT entry 740 high
	// Position of LO field.
	GFXMMU_LUT740H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT740H_LO_Msk = 0x3ffff0

	// LUT741L: Graphic MMU LUT entry 741 low
	// Position of EN field.
	GFXMMU_LUT741L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT741L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT741L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT741L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT741L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT741L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT741L_LVB_Msk = 0xff0000

	// LUT741H: Graphic MMU LUT entry 741 high
	// Position of LO field.
	GFXMMU_LUT741H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT741H_LO_Msk = 0x3ffff0

	// LUT742L: Graphic MMU LUT entry 742 low
	// Position of EN field.
	GFXMMU_LUT742L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT742L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT742L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT742L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT742L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT742L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT742L_LVB_Msk = 0xff0000

	// LUT742H: Graphic MMU LUT entry 742 high
	// Position of LO field.
	GFXMMU_LUT742H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT742H_LO_Msk = 0x3ffff0

	// LUT743L: Graphic MMU LUT entry 743 low
	// Position of EN field.
	GFXMMU_LUT743L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT743L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT743L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT743L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT743L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT743L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT743L_LVB_Msk = 0xff0000

	// LUT743H: Graphic MMU LUT entry 743 high
	// Position of LO field.
	GFXMMU_LUT743H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT743H_LO_Msk = 0x3ffff0

	// LUT744L: Graphic MMU LUT entry 744 low
	// Position of EN field.
	GFXMMU_LUT744L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT744L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT744L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT744L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT744L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT744L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT744L_LVB_Msk = 0xff0000

	// LUT744H: Graphic MMU LUT entry 744 high
	// Position of LO field.
	GFXMMU_LUT744H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT744H_LO_Msk = 0x3ffff0

	// LUT745L: Graphic MMU LUT entry 745 low
	// Position of EN field.
	GFXMMU_LUT745L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT745L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT745L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT745L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT745L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT745L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT745L_LVB_Msk = 0xff0000

	// LUT745H: Graphic MMU LUT entry 745 high
	// Position of LO field.
	GFXMMU_LUT745H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT745H_LO_Msk = 0x3ffff0

	// LUT746L: Graphic MMU LUT entry 746 low
	// Position of EN field.
	GFXMMU_LUT746L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT746L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT746L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT746L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT746L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT746L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT746L_LVB_Msk = 0xff0000

	// LUT746H: Graphic MMU LUT entry 746 high
	// Position of LO field.
	GFXMMU_LUT746H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT746H_LO_Msk = 0x3ffff0

	// LUT747L: Graphic MMU LUT entry 747 low
	// Position of EN field.
	GFXMMU_LUT747L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT747L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT747L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT747L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT747L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT747L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT747L_LVB_Msk = 0xff0000

	// LUT747H: Graphic MMU LUT entry 747 high
	// Position of LO field.
	GFXMMU_LUT747H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT747H_LO_Msk = 0x3ffff0

	// LUT748L: Graphic MMU LUT entry 748 low
	// Position of EN field.
	GFXMMU_LUT748L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT748L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT748L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT748L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT748L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT748L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT748L_LVB_Msk = 0xff0000

	// LUT748H: Graphic MMU LUT entry 748 high
	// Position of LO field.
	GFXMMU_LUT748H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT748H_LO_Msk = 0x3ffff0

	// LUT749L: Graphic MMU LUT entry 749 low
	// Position of EN field.
	GFXMMU_LUT749L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT749L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT749L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT749L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT749L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT749L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT749L_LVB_Msk = 0xff0000

	// LUT749H: Graphic MMU LUT entry 749 high
	// Position of LO field.
	GFXMMU_LUT749H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT749H_LO_Msk = 0x3ffff0

	// LUT750L: Graphic MMU LUT entry 750 low
	// Position of EN field.
	GFXMMU_LUT750L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT750L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT750L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT750L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT750L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT750L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT750L_LVB_Msk = 0xff0000

	// LUT750H: Graphic MMU LUT entry 750 high
	// Position of LO field.
	GFXMMU_LUT750H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT750H_LO_Msk = 0x3ffff0

	// LUT751L: Graphic MMU LUT entry 751 low
	// Position of EN field.
	GFXMMU_LUT751L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT751L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT751L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT751L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT751L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT751L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT751L_LVB_Msk = 0xff0000

	// LUT751H: Graphic MMU LUT entry 751 high
	// Position of LO field.
	GFXMMU_LUT751H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT751H_LO_Msk = 0x3ffff0

	// LUT752L: Graphic MMU LUT entry 752 low
	// Position of EN field.
	GFXMMU_LUT752L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT752L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT752L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT752L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT752L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT752L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT752L_LVB_Msk = 0xff0000

	// LUT752H: Graphic MMU LUT entry 752 high
	// Position of LO field.
	GFXMMU_LUT752H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT752H_LO_Msk = 0x3ffff0

	// LUT753L: Graphic MMU LUT entry 753 low
	// Position of EN field.
	GFXMMU_LUT753L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT753L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT753L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT753L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT753L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT753L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT753L_LVB_Msk = 0xff0000

	// LUT753H: Graphic MMU LUT entry 753 high
	// Position of LO field.
	GFXMMU_LUT753H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT753H_LO_Msk = 0x3ffff0

	// LUT754L: Graphic MMU LUT entry 754 low
	// Position of EN field.
	GFXMMU_LUT754L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT754L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT754L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT754L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT754L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT754L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT754L_LVB_Msk = 0xff0000

	// LUT754H: Graphic MMU LUT entry 754 high
	// Position of LO field.
	GFXMMU_LUT754H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT754H_LO_Msk = 0x3ffff0

	// LUT755L: Graphic MMU LUT entry 755 low
	// Position of EN field.
	GFXMMU_LUT755L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT755L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT755L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT755L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT755L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT755L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT755L_LVB_Msk = 0xff0000

	// LUT755H: Graphic MMU LUT entry 755 high
	// Position of LO field.
	GFXMMU_LUT755H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT755H_LO_Msk = 0x3ffff0

	// LUT756L: Graphic MMU LUT entry 756 low
	// Position of EN field.
	GFXMMU_LUT756L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT756L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT756L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT756L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT756L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT756L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT756L_LVB_Msk = 0xff0000

	// LUT756H: Graphic MMU LUT entry 756 high
	// Position of LO field.
	GFXMMU_LUT756H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT756H_LO_Msk = 0x3ffff0

	// LUT757L: Graphic MMU LUT entry 757 low
	// Position of EN field.
	GFXMMU_LUT757L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT757L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT757L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT757L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT757L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT757L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT757L_LVB_Msk = 0xff0000

	// LUT757H: Graphic MMU LUT entry 757 high
	// Position of LO field.
	GFXMMU_LUT757H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT757H_LO_Msk = 0x3ffff0

	// LUT758L: Graphic MMU LUT entry 758 low
	// Position of EN field.
	GFXMMU_LUT758L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT758L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT758L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT758L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT758L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT758L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT758L_LVB_Msk = 0xff0000

	// LUT758H: Graphic MMU LUT entry 758 high
	// Position of LO field.
	GFXMMU_LUT758H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT758H_LO_Msk = 0x3ffff0

	// LUT759L: Graphic MMU LUT entry 759 low
	// Position of EN field.
	GFXMMU_LUT759L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT759L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT759L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT759L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT759L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT759L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT759L_LVB_Msk = 0xff0000

	// LUT759H: Graphic MMU LUT entry 759 high
	// Position of LO field.
	GFXMMU_LUT759H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT759H_LO_Msk = 0x3ffff0

	// LUT760L: Graphic MMU LUT entry 760 low
	// Position of EN field.
	GFXMMU_LUT760L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT760L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT760L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT760L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT760L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT760L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT760L_LVB_Msk = 0xff0000

	// LUT760H: Graphic MMU LUT entry 760 high
	// Position of LO field.
	GFXMMU_LUT760H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT760H_LO_Msk = 0x3ffff0

	// LUT761L: Graphic MMU LUT entry 761 low
	// Position of EN field.
	GFXMMU_LUT761L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT761L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT761L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT761L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT761L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT761L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT761L_LVB_Msk = 0xff0000

	// LUT761H: Graphic MMU LUT entry 761 high
	// Position of LO field.
	GFXMMU_LUT761H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT761H_LO_Msk = 0x3ffff0

	// LUT762L: Graphic MMU LUT entry 762 low
	// Position of EN field.
	GFXMMU_LUT762L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT762L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT762L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT762L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT762L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT762L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT762L_LVB_Msk = 0xff0000

	// LUT762H: Graphic MMU LUT entry 762 high
	// Position of LO field.
	GFXMMU_LUT762H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT762H_LO_Msk = 0x3ffff0

	// LUT763L: Graphic MMU LUT entry 763 low
	// Position of EN field.
	GFXMMU_LUT763L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT763L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT763L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT763L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT763L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT763L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT763L_LVB_Msk = 0xff0000

	// LUT763H: Graphic MMU LUT entry 763 high
	// Position of LO field.
	GFXMMU_LUT763H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT763H_LO_Msk = 0x3ffff0

	// LUT764L: Graphic MMU LUT entry 764 low
	// Position of EN field.
	GFXMMU_LUT764L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT764L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT764L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT764L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT764L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT764L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT764L_LVB_Msk = 0xff0000

	// LUT764H: Graphic MMU LUT entry 764 high
	// Position of LO field.
	GFXMMU_LUT764H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT764H_LO_Msk = 0x3ffff0

	// LUT765L: Graphic MMU LUT entry 765 low
	// Position of EN field.
	GFXMMU_LUT765L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT765L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT765L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT765L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT765L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT765L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT765L_LVB_Msk = 0xff0000

	// LUT765H: Graphic MMU LUT entry 765 high
	// Position of LO field.
	GFXMMU_LUT765H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT765H_LO_Msk = 0x3ffff0

	// LUT766L: Graphic MMU LUT entry 766 low
	// Position of EN field.
	GFXMMU_LUT766L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT766L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT766L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT766L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT766L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT766L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT766L_LVB_Msk = 0xff0000

	// LUT766H: Graphic MMU LUT entry 766 high
	// Position of LO field.
	GFXMMU_LUT766H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT766H_LO_Msk = 0x3ffff0

	// LUT767L: Graphic MMU LUT entry 767 low
	// Position of EN field.
	GFXMMU_LUT767L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT767L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT767L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT767L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT767L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT767L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT767L_LVB_Msk = 0xff0000

	// LUT767H: Graphic MMU LUT entry 767 high
	// Position of LO field.
	GFXMMU_LUT767H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT767H_LO_Msk = 0x3ffff0

	// LUT768L: Graphic MMU LUT entry 768 low
	// Position of EN field.
	GFXMMU_LUT768L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT768L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT768L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT768L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT768L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT768L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT768L_LVB_Msk = 0xff0000

	// LUT768H: Graphic MMU LUT entry 768 high
	// Position of LO field.
	GFXMMU_LUT768H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT768H_LO_Msk = 0x3ffff0

	// LUT769L: Graphic MMU LUT entry 769 low
	// Position of EN field.
	GFXMMU_LUT769L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT769L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT769L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT769L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT769L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT769L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT769L_LVB_Msk = 0xff0000

	// LUT769H: Graphic MMU LUT entry 769 high
	// Position of LO field.
	GFXMMU_LUT769H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT769H_LO_Msk = 0x3ffff0

	// LUT770L: Graphic MMU LUT entry 770 low
	// Position of EN field.
	GFXMMU_LUT770L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT770L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT770L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT770L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT770L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT770L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT770L_LVB_Msk = 0xff0000

	// LUT770H: Graphic MMU LUT entry 770 high
	// Position of LO field.
	GFXMMU_LUT770H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT770H_LO_Msk = 0x3ffff0

	// LUT771L: Graphic MMU LUT entry 771 low
	// Position of EN field.
	GFXMMU_LUT771L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT771L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT771L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT771L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT771L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT771L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT771L_LVB_Msk = 0xff0000

	// LUT771H: Graphic MMU LUT entry 771 high
	// Position of LO field.
	GFXMMU_LUT771H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT771H_LO_Msk = 0x3ffff0

	// LUT772L: Graphic MMU LUT entry 772 low
	// Position of EN field.
	GFXMMU_LUT772L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT772L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT772L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT772L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT772L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT772L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT772L_LVB_Msk = 0xff0000

	// LUT772H: Graphic MMU LUT entry 772 high
	// Position of LO field.
	GFXMMU_LUT772H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT772H_LO_Msk = 0x3ffff0

	// LUT773L: Graphic MMU LUT entry 773 low
	// Position of EN field.
	GFXMMU_LUT773L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT773L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT773L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT773L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT773L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT773L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT773L_LVB_Msk = 0xff0000

	// LUT773H: Graphic MMU LUT entry 773 high
	// Position of LO field.
	GFXMMU_LUT773H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT773H_LO_Msk = 0x3ffff0

	// LUT774L: Graphic MMU LUT entry 774 low
	// Position of EN field.
	GFXMMU_LUT774L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT774L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT774L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT774L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT774L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT774L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT774L_LVB_Msk = 0xff0000

	// LUT774H: Graphic MMU LUT entry 774 high
	// Position of LO field.
	GFXMMU_LUT774H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT774H_LO_Msk = 0x3ffff0

	// LUT775L: Graphic MMU LUT entry 775 low
	// Position of EN field.
	GFXMMU_LUT775L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT775L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT775L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT775L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT775L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT775L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT775L_LVB_Msk = 0xff0000

	// LUT775H: Graphic MMU LUT entry 775 high
	// Position of LO field.
	GFXMMU_LUT775H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT775H_LO_Msk = 0x3ffff0

	// LUT776L: Graphic MMU LUT entry 776 low
	// Position of EN field.
	GFXMMU_LUT776L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT776L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT776L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT776L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT776L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT776L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT776L_LVB_Msk = 0xff0000

	// LUT776H: Graphic MMU LUT entry 776 high
	// Position of LO field.
	GFXMMU_LUT776H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT776H_LO_Msk = 0x3ffff0

	// LUT777L: Graphic MMU LUT entry 777 low
	// Position of EN field.
	GFXMMU_LUT777L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT777L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT777L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT777L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT777L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT777L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT777L_LVB_Msk = 0xff0000

	// LUT777H: Graphic MMU LUT entry 777 high
	// Position of LO field.
	GFXMMU_LUT777H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT777H_LO_Msk = 0x3ffff0

	// LUT778L: Graphic MMU LUT entry 778 low
	// Position of EN field.
	GFXMMU_LUT778L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT778L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT778L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT778L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT778L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT778L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT778L_LVB_Msk = 0xff0000

	// LUT778H: Graphic MMU LUT entry 778 high
	// Position of LO field.
	GFXMMU_LUT778H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT778H_LO_Msk = 0x3ffff0

	// LUT779L: Graphic MMU LUT entry 779 low
	// Position of EN field.
	GFXMMU_LUT779L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT779L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT779L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT779L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT779L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT779L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT779L_LVB_Msk = 0xff0000

	// LUT779H: Graphic MMU LUT entry 779 high
	// Position of LO field.
	GFXMMU_LUT779H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT779H_LO_Msk = 0x3ffff0

	// LUT780L: Graphic MMU LUT entry 780 low
	// Position of EN field.
	GFXMMU_LUT780L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT780L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT780L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT780L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT780L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT780L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT780L_LVB_Msk = 0xff0000

	// LUT780H: Graphic MMU LUT entry 780 high
	// Position of LO field.
	GFXMMU_LUT780H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT780H_LO_Msk = 0x3ffff0

	// LUT781L: Graphic MMU LUT entry 781 low
	// Position of EN field.
	GFXMMU_LUT781L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT781L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT781L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT781L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT781L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT781L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT781L_LVB_Msk = 0xff0000

	// LUT781H: Graphic MMU LUT entry 781 high
	// Position of LO field.
	GFXMMU_LUT781H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT781H_LO_Msk = 0x3ffff0

	// LUT782L: Graphic MMU LUT entry 782 low
	// Position of EN field.
	GFXMMU_LUT782L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT782L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT782L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT782L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT782L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT782L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT782L_LVB_Msk = 0xff0000

	// LUT782H: Graphic MMU LUT entry 782 high
	// Position of LO field.
	GFXMMU_LUT782H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT782H_LO_Msk = 0x3ffff0

	// LUT783L: Graphic MMU LUT entry 783 low
	// Position of EN field.
	GFXMMU_LUT783L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT783L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT783L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT783L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT783L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT783L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT783L_LVB_Msk = 0xff0000

	// LUT783H: Graphic MMU LUT entry 783 high
	// Position of LO field.
	GFXMMU_LUT783H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT783H_LO_Msk = 0x3ffff0

	// LUT784L: Graphic MMU LUT entry 784 low
	// Position of EN field.
	GFXMMU_LUT784L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT784L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT784L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT784L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT784L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT784L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT784L_LVB_Msk = 0xff0000

	// LUT784H: Graphic MMU LUT entry 784 high
	// Position of LO field.
	GFXMMU_LUT784H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT784H_LO_Msk = 0x3ffff0

	// LUT785L: Graphic MMU LUT entry 785 low
	// Position of EN field.
	GFXMMU_LUT785L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT785L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT785L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT785L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT785L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT785L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT785L_LVB_Msk = 0xff0000

	// LUT785H: Graphic MMU LUT entry 785 high
	// Position of LO field.
	GFXMMU_LUT785H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT785H_LO_Msk = 0x3ffff0

	// LUT786L: Graphic MMU LUT entry 786 low
	// Position of EN field.
	GFXMMU_LUT786L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT786L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT786L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT786L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT786L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT786L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT786L_LVB_Msk = 0xff0000

	// LUT786H: Graphic MMU LUT entry 786 high
	// Position of LO field.
	GFXMMU_LUT786H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT786H_LO_Msk = 0x3ffff0

	// LUT787L: Graphic MMU LUT entry 787 low
	// Position of EN field.
	GFXMMU_LUT787L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT787L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT787L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT787L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT787L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT787L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT787L_LVB_Msk = 0xff0000

	// LUT787H: Graphic MMU LUT entry 787 high
	// Position of LO field.
	GFXMMU_LUT787H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT787H_LO_Msk = 0x3ffff0

	// LUT788L: Graphic MMU LUT entry 788 low
	// Position of EN field.
	GFXMMU_LUT788L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT788L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT788L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT788L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT788L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT788L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT788L_LVB_Msk = 0xff0000

	// LUT788H: Graphic MMU LUT entry 788 high
	// Position of LO field.
	GFXMMU_LUT788H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT788H_LO_Msk = 0x3ffff0

	// LUT789L: Graphic MMU LUT entry 789 low
	// Position of EN field.
	GFXMMU_LUT789L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT789L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT789L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT789L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT789L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT789L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT789L_LVB_Msk = 0xff0000

	// LUT789H: Graphic MMU LUT entry 789 high
	// Position of LO field.
	GFXMMU_LUT789H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT789H_LO_Msk = 0x3ffff0

	// LUT790L: Graphic MMU LUT entry 790 low
	// Position of EN field.
	GFXMMU_LUT790L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT790L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT790L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT790L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT790L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT790L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT790L_LVB_Msk = 0xff0000

	// LUT790H: Graphic MMU LUT entry 790 high
	// Position of LO field.
	GFXMMU_LUT790H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT790H_LO_Msk = 0x3ffff0

	// LUT791L: Graphic MMU LUT entry 791 low
	// Position of EN field.
	GFXMMU_LUT791L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT791L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT791L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT791L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT791L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT791L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT791L_LVB_Msk = 0xff0000

	// LUT791H: Graphic MMU LUT entry 791 high
	// Position of LO field.
	GFXMMU_LUT791H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT791H_LO_Msk = 0x3ffff0

	// LUT792L: Graphic MMU LUT entry 792 low
	// Position of EN field.
	GFXMMU_LUT792L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT792L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT792L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT792L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT792L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT792L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT792L_LVB_Msk = 0xff0000

	// LUT792H: Graphic MMU LUT entry 792 high
	// Position of LO field.
	GFXMMU_LUT792H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT792H_LO_Msk = 0x3ffff0

	// LUT793L: Graphic MMU LUT entry 793 low
	// Position of EN field.
	GFXMMU_LUT793L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT793L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT793L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT793L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT793L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT793L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT793L_LVB_Msk = 0xff0000

	// LUT793H: Graphic MMU LUT entry 793 high
	// Position of LO field.
	GFXMMU_LUT793H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT793H_LO_Msk = 0x3ffff0

	// LUT794L: Graphic MMU LUT entry 794 low
	// Position of EN field.
	GFXMMU_LUT794L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT794L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT794L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT794L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT794L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT794L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT794L_LVB_Msk = 0xff0000

	// LUT794H: Graphic MMU LUT entry 794 high
	// Position of LO field.
	GFXMMU_LUT794H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT794H_LO_Msk = 0x3ffff0

	// LUT795L: Graphic MMU LUT entry 795 low
	// Position of EN field.
	GFXMMU_LUT795L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT795L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT795L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT795L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT795L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT795L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT795L_LVB_Msk = 0xff0000

	// LUT795H: Graphic MMU LUT entry 795 high
	// Position of LO field.
	GFXMMU_LUT795H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT795H_LO_Msk = 0x3ffff0

	// LUT796L: Graphic MMU LUT entry 796 low
	// Position of EN field.
	GFXMMU_LUT796L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT796L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT796L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT796L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT796L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT796L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT796L_LVB_Msk = 0xff0000

	// LUT796H: Graphic MMU LUT entry 796 high
	// Position of LO field.
	GFXMMU_LUT796H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT796H_LO_Msk = 0x3ffff0

	// LUT797L: Graphic MMU LUT entry 797 low
	// Position of EN field.
	GFXMMU_LUT797L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT797L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT797L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT797L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT797L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT797L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT797L_LVB_Msk = 0xff0000

	// LUT797H: Graphic MMU LUT entry 797 high
	// Position of LO field.
	GFXMMU_LUT797H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT797H_LO_Msk = 0x3ffff0

	// LUT798L: Graphic MMU LUT entry 798 low
	// Position of EN field.
	GFXMMU_LUT798L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT798L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT798L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT798L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT798L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT798L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT798L_LVB_Msk = 0xff0000

	// LUT798H: Graphic MMU LUT entry 798 high
	// Position of LO field.
	GFXMMU_LUT798H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT798H_LO_Msk = 0x3ffff0

	// LUT799L: Graphic MMU LUT entry 799 low
	// Position of EN field.
	GFXMMU_LUT799L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT799L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT799L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT799L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT799L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT799L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT799L_LVB_Msk = 0xff0000

	// LUT799H: Graphic MMU LUT entry 799 high
	// Position of LO field.
	GFXMMU_LUT799H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT799H_LO_Msk = 0x3ffff0

	// LUT800L: Graphic MMU LUT entry 800 low
	// Position of EN field.
	GFXMMU_LUT800L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT800L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT800L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT800L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT800L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT800L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT800L_LVB_Msk = 0xff0000

	// LUT800H: Graphic MMU LUT entry 800 high
	// Position of LO field.
	GFXMMU_LUT800H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT800H_LO_Msk = 0x3ffff0

	// LUT801L: Graphic MMU LUT entry 801 low
	// Position of EN field.
	GFXMMU_LUT801L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT801L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT801L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT801L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT801L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT801L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT801L_LVB_Msk = 0xff0000

	// LUT801H: Graphic MMU LUT entry 801 high
	// Position of LO field.
	GFXMMU_LUT801H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT801H_LO_Msk = 0x3ffff0

	// LUT802L: Graphic MMU LUT entry 802 low
	// Position of EN field.
	GFXMMU_LUT802L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT802L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT802L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT802L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT802L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT802L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT802L_LVB_Msk = 0xff0000

	// LUT802H: Graphic MMU LUT entry 802 high
	// Position of LO field.
	GFXMMU_LUT802H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT802H_LO_Msk = 0x3ffff0

	// LUT803L: Graphic MMU LUT entry 803 low
	// Position of EN field.
	GFXMMU_LUT803L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT803L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT803L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT803L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT803L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT803L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT803L_LVB_Msk = 0xff0000

	// LUT803H: Graphic MMU LUT entry 803 high
	// Position of LO field.
	GFXMMU_LUT803H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT803H_LO_Msk = 0x3ffff0

	// LUT804L: Graphic MMU LUT entry 804 low
	// Position of EN field.
	GFXMMU_LUT804L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT804L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT804L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT804L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT804L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT804L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT804L_LVB_Msk = 0xff0000

	// LUT804H: Graphic MMU LUT entry 804 high
	// Position of LO field.
	GFXMMU_LUT804H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT804H_LO_Msk = 0x3ffff0

	// LUT805L: Graphic MMU LUT entry 805 low
	// Position of EN field.
	GFXMMU_LUT805L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT805L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT805L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT805L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT805L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT805L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT805L_LVB_Msk = 0xff0000

	// LUT805H: Graphic MMU LUT entry 805 high
	// Position of LO field.
	GFXMMU_LUT805H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT805H_LO_Msk = 0x3ffff0

	// LUT806L: Graphic MMU LUT entry 806 low
	// Position of EN field.
	GFXMMU_LUT806L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT806L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT806L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT806L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT806L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT806L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT806L_LVB_Msk = 0xff0000

	// LUT806H: Graphic MMU LUT entry 806 high
	// Position of LO field.
	GFXMMU_LUT806H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT806H_LO_Msk = 0x3ffff0

	// LUT807L: Graphic MMU LUT entry 807 low
	// Position of EN field.
	GFXMMU_LUT807L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT807L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT807L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT807L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT807L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT807L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT807L_LVB_Msk = 0xff0000

	// LUT807H: Graphic MMU LUT entry 807 high
	// Position of LO field.
	GFXMMU_LUT807H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT807H_LO_Msk = 0x3ffff0

	// LUT808L: Graphic MMU LUT entry 808 low
	// Position of EN field.
	GFXMMU_LUT808L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT808L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT808L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT808L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT808L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT808L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT808L_LVB_Msk = 0xff0000

	// LUT808H: Graphic MMU LUT entry 808 high
	// Position of LO field.
	GFXMMU_LUT808H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT808H_LO_Msk = 0x3ffff0

	// LUT809L: Graphic MMU LUT entry 809 low
	// Position of EN field.
	GFXMMU_LUT809L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT809L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT809L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT809L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT809L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT809L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT809L_LVB_Msk = 0xff0000

	// LUT809H: Graphic MMU LUT entry 809 high
	// Position of LO field.
	GFXMMU_LUT809H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT809H_LO_Msk = 0x3ffff0

	// LUT810L: Graphic MMU LUT entry 810 low
	// Position of EN field.
	GFXMMU_LUT810L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT810L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT810L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT810L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT810L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT810L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT810L_LVB_Msk = 0xff0000

	// LUT810H: Graphic MMU LUT entry 810 high
	// Position of LO field.
	GFXMMU_LUT810H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT810H_LO_Msk = 0x3ffff0

	// LUT811L: Graphic MMU LUT entry 811 low
	// Position of EN field.
	GFXMMU_LUT811L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT811L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT811L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT811L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT811L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT811L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT811L_LVB_Msk = 0xff0000

	// LUT811H: Graphic MMU LUT entry 811 high
	// Position of LO field.
	GFXMMU_LUT811H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT811H_LO_Msk = 0x3ffff0

	// LUT812L: Graphic MMU LUT entry 812 low
	// Position of EN field.
	GFXMMU_LUT812L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT812L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT812L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT812L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT812L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT812L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT812L_LVB_Msk = 0xff0000

	// LUT812H: Graphic MMU LUT entry 812 high
	// Position of LO field.
	GFXMMU_LUT812H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT812H_LO_Msk = 0x3ffff0

	// LUT813L: Graphic MMU LUT entry 813 low
	// Position of EN field.
	GFXMMU_LUT813L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT813L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT813L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT813L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT813L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT813L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT813L_LVB_Msk = 0xff0000

	// LUT813H: Graphic MMU LUT entry 813 high
	// Position of LO field.
	GFXMMU_LUT813H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT813H_LO_Msk = 0x3ffff0

	// LUT814L: Graphic MMU LUT entry 814 low
	// Position of EN field.
	GFXMMU_LUT814L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT814L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT814L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT814L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT814L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT814L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT814L_LVB_Msk = 0xff0000

	// LUT814H: Graphic MMU LUT entry 814 high
	// Position of LO field.
	GFXMMU_LUT814H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT814H_LO_Msk = 0x3ffff0

	// LUT815L: Graphic MMU LUT entry 815 low
	// Position of EN field.
	GFXMMU_LUT815L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT815L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT815L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT815L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT815L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT815L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT815L_LVB_Msk = 0xff0000

	// LUT815H: Graphic MMU LUT entry 815 high
	// Position of LO field.
	GFXMMU_LUT815H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT815H_LO_Msk = 0x3ffff0

	// LUT816L: Graphic MMU LUT entry 816 low
	// Position of EN field.
	GFXMMU_LUT816L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT816L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT816L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT816L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT816L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT816L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT816L_LVB_Msk = 0xff0000

	// LUT816H: Graphic MMU LUT entry 816 high
	// Position of LO field.
	GFXMMU_LUT816H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT816H_LO_Msk = 0x3ffff0

	// LUT817L: Graphic MMU LUT entry 817 low
	// Position of EN field.
	GFXMMU_LUT817L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT817L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT817L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT817L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT817L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT817L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT817L_LVB_Msk = 0xff0000

	// LUT817H: Graphic MMU LUT entry 817 high
	// Position of LO field.
	GFXMMU_LUT817H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT817H_LO_Msk = 0x3ffff0

	// LUT818L: Graphic MMU LUT entry 818 low
	// Position of EN field.
	GFXMMU_LUT818L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT818L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT818L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT818L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT818L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT818L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT818L_LVB_Msk = 0xff0000

	// LUT818H: Graphic MMU LUT entry 818 high
	// Position of LO field.
	GFXMMU_LUT818H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT818H_LO_Msk = 0x3ffff0

	// LUT819L: Graphic MMU LUT entry 819 low
	// Position of EN field.
	GFXMMU_LUT819L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT819L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT819L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT819L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT819L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT819L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT819L_LVB_Msk = 0xff0000

	// LUT819H: Graphic MMU LUT entry 819 high
	// Position of LO field.
	GFXMMU_LUT819H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT819H_LO_Msk = 0x3ffff0

	// LUT820L: Graphic MMU LUT entry 820 low
	// Position of EN field.
	GFXMMU_LUT820L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT820L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT820L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT820L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT820L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT820L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT820L_LVB_Msk = 0xff0000

	// LUT820H: Graphic MMU LUT entry 820 high
	// Position of LO field.
	GFXMMU_LUT820H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT820H_LO_Msk = 0x3ffff0

	// LUT821L: Graphic MMU LUT entry 821 low
	// Position of EN field.
	GFXMMU_LUT821L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT821L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT821L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT821L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT821L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT821L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT821L_LVB_Msk = 0xff0000

	// LUT821H: Graphic MMU LUT entry 821 high
	// Position of LO field.
	GFXMMU_LUT821H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT821H_LO_Msk = 0x3ffff0

	// LUT822L: Graphic MMU LUT entry 822 low
	// Position of EN field.
	GFXMMU_LUT822L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT822L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT822L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT822L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT822L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT822L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT822L_LVB_Msk = 0xff0000

	// LUT822H: Graphic MMU LUT entry 822 high
	// Position of LO field.
	GFXMMU_LUT822H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT822H_LO_Msk = 0x3ffff0

	// LUT823L: Graphic MMU LUT entry 823 low
	// Position of EN field.
	GFXMMU_LUT823L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT823L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT823L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT823L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT823L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT823L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT823L_LVB_Msk = 0xff0000

	// LUT823H: Graphic MMU LUT entry 823 high
	// Position of LO field.
	GFXMMU_LUT823H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT823H_LO_Msk = 0x3ffff0

	// LUT824L: Graphic MMU LUT entry 824 low
	// Position of EN field.
	GFXMMU_LUT824L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT824L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT824L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT824L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT824L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT824L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT824L_LVB_Msk = 0xff0000

	// LUT824H: Graphic MMU LUT entry 824 high
	// Position of LO field.
	GFXMMU_LUT824H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT824H_LO_Msk = 0x3ffff0

	// LUT825L: Graphic MMU LUT entry 825 low
	// Position of EN field.
	GFXMMU_LUT825L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT825L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT825L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT825L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT825L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT825L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT825L_LVB_Msk = 0xff0000

	// LUT825H: Graphic MMU LUT entry 825 high
	// Position of LO field.
	GFXMMU_LUT825H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT825H_LO_Msk = 0x3ffff0

	// LUT826L: Graphic MMU LUT entry 826 low
	// Position of EN field.
	GFXMMU_LUT826L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT826L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT826L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT826L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT826L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT826L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT826L_LVB_Msk = 0xff0000

	// LUT826H: Graphic MMU LUT entry 826 high
	// Position of LO field.
	GFXMMU_LUT826H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT826H_LO_Msk = 0x3ffff0

	// LUT827L: Graphic MMU LUT entry 827 low
	// Position of EN field.
	GFXMMU_LUT827L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT827L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT827L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT827L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT827L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT827L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT827L_LVB_Msk = 0xff0000

	// LUT827H: Graphic MMU LUT entry 827 high
	// Position of LO field.
	GFXMMU_LUT827H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT827H_LO_Msk = 0x3ffff0

	// LUT828L: Graphic MMU LUT entry 828 low
	// Position of EN field.
	GFXMMU_LUT828L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT828L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT828L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT828L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT828L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT828L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT828L_LVB_Msk = 0xff0000

	// LUT828H: Graphic MMU LUT entry 828 high
	// Position of LO field.
	GFXMMU_LUT828H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT828H_LO_Msk = 0x3ffff0

	// LUT829L: Graphic MMU LUT entry 829 low
	// Position of EN field.
	GFXMMU_LUT829L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT829L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT829L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT829L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT829L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT829L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT829L_LVB_Msk = 0xff0000

	// LUT829H: Graphic MMU LUT entry 829 high
	// Position of LO field.
	GFXMMU_LUT829H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT829H_LO_Msk = 0x3ffff0

	// LUT830L: Graphic MMU LUT entry 830 low
	// Position of EN field.
	GFXMMU_LUT830L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT830L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT830L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT830L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT830L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT830L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT830L_LVB_Msk = 0xff0000

	// LUT830H: Graphic MMU LUT entry 830 high
	// Position of LO field.
	GFXMMU_LUT830H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT830H_LO_Msk = 0x3ffff0

	// LUT831L: Graphic MMU LUT entry 831 low
	// Position of EN field.
	GFXMMU_LUT831L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT831L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT831L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT831L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT831L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT831L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT831L_LVB_Msk = 0xff0000

	// LUT831H: Graphic MMU LUT entry 831 high
	// Position of LO field.
	GFXMMU_LUT831H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT831H_LO_Msk = 0x3ffff0

	// LUT832L: Graphic MMU LUT entry 832 low
	// Position of EN field.
	GFXMMU_LUT832L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT832L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT832L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT832L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT832L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT832L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT832L_LVB_Msk = 0xff0000

	// LUT832H: Graphic MMU LUT entry 832 high
	// Position of LO field.
	GFXMMU_LUT832H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT832H_LO_Msk = 0x3ffff0

	// LUT833L: Graphic MMU LUT entry 833 low
	// Position of EN field.
	GFXMMU_LUT833L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT833L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT833L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT833L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT833L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT833L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT833L_LVB_Msk = 0xff0000

	// LUT833H: Graphic MMU LUT entry 833 high
	// Position of LO field.
	GFXMMU_LUT833H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT833H_LO_Msk = 0x3ffff0

	// LUT834L: Graphic MMU LUT entry 834 low
	// Position of EN field.
	GFXMMU_LUT834L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT834L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT834L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT834L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT834L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT834L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT834L_LVB_Msk = 0xff0000

	// LUT834H: Graphic MMU LUT entry 834 high
	// Position of LO field.
	GFXMMU_LUT834H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT834H_LO_Msk = 0x3ffff0

	// LUT835L: Graphic MMU LUT entry 835 low
	// Position of EN field.
	GFXMMU_LUT835L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT835L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT835L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT835L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT835L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT835L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT835L_LVB_Msk = 0xff0000

	// LUT835H: Graphic MMU LUT entry 835 high
	// Position of LO field.
	GFXMMU_LUT835H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT835H_LO_Msk = 0x3ffff0

	// LUT836L: Graphic MMU LUT entry 836 low
	// Position of EN field.
	GFXMMU_LUT836L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT836L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT836L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT836L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT836L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT836L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT836L_LVB_Msk = 0xff0000

	// LUT836H: Graphic MMU LUT entry 836 high
	// Position of LO field.
	GFXMMU_LUT836H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT836H_LO_Msk = 0x3ffff0

	// LUT837L: Graphic MMU LUT entry 837 low
	// Position of EN field.
	GFXMMU_LUT837L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT837L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT837L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT837L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT837L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT837L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT837L_LVB_Msk = 0xff0000

	// LUT837H: Graphic MMU LUT entry 837 high
	// Position of LO field.
	GFXMMU_LUT837H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT837H_LO_Msk = 0x3ffff0

	// LUT838L: Graphic MMU LUT entry 838 low
	// Position of EN field.
	GFXMMU_LUT838L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT838L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT838L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT838L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT838L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT838L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT838L_LVB_Msk = 0xff0000

	// LUT838H: Graphic MMU LUT entry 838 high
	// Position of LO field.
	GFXMMU_LUT838H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT838H_LO_Msk = 0x3ffff0

	// LUT839L: Graphic MMU LUT entry 839 low
	// Position of EN field.
	GFXMMU_LUT839L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT839L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT839L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT839L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT839L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT839L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT839L_LVB_Msk = 0xff0000

	// LUT839H: Graphic MMU LUT entry 839 high
	// Position of LO field.
	GFXMMU_LUT839H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT839H_LO_Msk = 0x3ffff0

	// LUT840L: Graphic MMU LUT entry 840 low
	// Position of EN field.
	GFXMMU_LUT840L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT840L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT840L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT840L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT840L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT840L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT840L_LVB_Msk = 0xff0000

	// LUT840H: Graphic MMU LUT entry 840 high
	// Position of LO field.
	GFXMMU_LUT840H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT840H_LO_Msk = 0x3ffff0

	// LUT841L: Graphic MMU LUT entry 841 low
	// Position of EN field.
	GFXMMU_LUT841L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT841L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT841L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT841L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT841L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT841L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT841L_LVB_Msk = 0xff0000

	// LUT841H: Graphic MMU LUT entry 841 high
	// Position of LO field.
	GFXMMU_LUT841H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT841H_LO_Msk = 0x3ffff0

	// LUT842L: Graphic MMU LUT entry 842 low
	// Position of EN field.
	GFXMMU_LUT842L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT842L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT842L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT842L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT842L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT842L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT842L_LVB_Msk = 0xff0000

	// LUT842H: Graphic MMU LUT entry 842 high
	// Position of LO field.
	GFXMMU_LUT842H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT842H_LO_Msk = 0x3ffff0

	// LUT843L: Graphic MMU LUT entry 843 low
	// Position of EN field.
	GFXMMU_LUT843L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT843L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT843L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT843L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT843L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT843L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT843L_LVB_Msk = 0xff0000

	// LUT843H: Graphic MMU LUT entry 843 high
	// Position of LO field.
	GFXMMU_LUT843H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT843H_LO_Msk = 0x3ffff0

	// LUT844L: Graphic MMU LUT entry 844 low
	// Position of EN field.
	GFXMMU_LUT844L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT844L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT844L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT844L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT844L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT844L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT844L_LVB_Msk = 0xff0000

	// LUT844H: Graphic MMU LUT entry 844 high
	// Position of LO field.
	GFXMMU_LUT844H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT844H_LO_Msk = 0x3ffff0

	// LUT845L: Graphic MMU LUT entry 845 low
	// Position of EN field.
	GFXMMU_LUT845L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT845L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT845L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT845L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT845L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT845L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT845L_LVB_Msk = 0xff0000

	// LUT845H: Graphic MMU LUT entry 845 high
	// Position of LO field.
	GFXMMU_LUT845H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT845H_LO_Msk = 0x3ffff0

	// LUT846L: Graphic MMU LUT entry 846 low
	// Position of EN field.
	GFXMMU_LUT846L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT846L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT846L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT846L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT846L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT846L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT846L_LVB_Msk = 0xff0000

	// LUT846H: Graphic MMU LUT entry 846 high
	// Position of LO field.
	GFXMMU_LUT846H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT846H_LO_Msk = 0x3ffff0

	// LUT847L: Graphic MMU LUT entry 847 low
	// Position of EN field.
	GFXMMU_LUT847L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT847L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT847L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT847L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT847L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT847L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT847L_LVB_Msk = 0xff0000

	// LUT847H: Graphic MMU LUT entry 847 high
	// Position of LO field.
	GFXMMU_LUT847H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT847H_LO_Msk = 0x3ffff0

	// LUT848L: Graphic MMU LUT entry 848 low
	// Position of EN field.
	GFXMMU_LUT848L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT848L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT848L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT848L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT848L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT848L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT848L_LVB_Msk = 0xff0000

	// LUT848H: Graphic MMU LUT entry 848 high
	// Position of LO field.
	GFXMMU_LUT848H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT848H_LO_Msk = 0x3ffff0

	// LUT849L: Graphic MMU LUT entry 849 low
	// Position of EN field.
	GFXMMU_LUT849L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT849L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT849L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT849L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT849L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT849L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT849L_LVB_Msk = 0xff0000

	// LUT849H: Graphic MMU LUT entry 849 high
	// Position of LO field.
	GFXMMU_LUT849H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT849H_LO_Msk = 0x3ffff0

	// LUT850L: Graphic MMU LUT entry 850 low
	// Position of EN field.
	GFXMMU_LUT850L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT850L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT850L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT850L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT850L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT850L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT850L_LVB_Msk = 0xff0000

	// LUT850H: Graphic MMU LUT entry 850 high
	// Position of LO field.
	GFXMMU_LUT850H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT850H_LO_Msk = 0x3ffff0

	// LUT851L: Graphic MMU LUT entry 851 low
	// Position of EN field.
	GFXMMU_LUT851L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT851L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT851L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT851L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT851L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT851L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT851L_LVB_Msk = 0xff0000

	// LUT851H: Graphic MMU LUT entry 851 high
	// Position of LO field.
	GFXMMU_LUT851H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT851H_LO_Msk = 0x3ffff0

	// LUT852L: Graphic MMU LUT entry 852 low
	// Position of EN field.
	GFXMMU_LUT852L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT852L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT852L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT852L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT852L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT852L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT852L_LVB_Msk = 0xff0000

	// LUT852H: Graphic MMU LUT entry 852 high
	// Position of LO field.
	GFXMMU_LUT852H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT852H_LO_Msk = 0x3ffff0

	// LUT853L: Graphic MMU LUT entry 853 low
	// Position of EN field.
	GFXMMU_LUT853L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT853L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT853L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT853L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT853L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT853L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT853L_LVB_Msk = 0xff0000

	// LUT853H: Graphic MMU LUT entry 853 high
	// Position of LO field.
	GFXMMU_LUT853H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT853H_LO_Msk = 0x3ffff0

	// LUT854L: Graphic MMU LUT entry 854 low
	// Position of EN field.
	GFXMMU_LUT854L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT854L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT854L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT854L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT854L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT854L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT854L_LVB_Msk = 0xff0000

	// LUT854H: Graphic MMU LUT entry 854 high
	// Position of LO field.
	GFXMMU_LUT854H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT854H_LO_Msk = 0x3ffff0

	// LUT855L: Graphic MMU LUT entry 855 low
	// Position of EN field.
	GFXMMU_LUT855L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT855L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT855L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT855L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT855L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT855L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT855L_LVB_Msk = 0xff0000

	// LUT855H: Graphic MMU LUT entry 855 high
	// Position of LO field.
	GFXMMU_LUT855H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT855H_LO_Msk = 0x3ffff0

	// LUT856L: Graphic MMU LUT entry 856 low
	// Position of EN field.
	GFXMMU_LUT856L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT856L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT856L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT856L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT856L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT856L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT856L_LVB_Msk = 0xff0000

	// LUT856H: Graphic MMU LUT entry 856 high
	// Position of LO field.
	GFXMMU_LUT856H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT856H_LO_Msk = 0x3ffff0

	// LUT857L: Graphic MMU LUT entry 857 low
	// Position of EN field.
	GFXMMU_LUT857L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT857L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT857L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT857L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT857L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT857L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT857L_LVB_Msk = 0xff0000

	// LUT857H: Graphic MMU LUT entry 857 high
	// Position of LO field.
	GFXMMU_LUT857H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT857H_LO_Msk = 0x3ffff0

	// LUT858L: Graphic MMU LUT entry 858 low
	// Position of EN field.
	GFXMMU_LUT858L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT858L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT858L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT858L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT858L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT858L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT858L_LVB_Msk = 0xff0000

	// LUT858H: Graphic MMU LUT entry 858 high
	// Position of LO field.
	GFXMMU_LUT858H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT858H_LO_Msk = 0x3ffff0

	// LUT859L: Graphic MMU LUT entry 859 low
	// Position of EN field.
	GFXMMU_LUT859L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT859L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT859L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT859L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT859L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT859L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT859L_LVB_Msk = 0xff0000

	// LUT859H: Graphic MMU LUT entry 859 high
	// Position of LO field.
	GFXMMU_LUT859H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT859H_LO_Msk = 0x3ffff0

	// LUT860L: Graphic MMU LUT entry 860 low
	// Position of EN field.
	GFXMMU_LUT860L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT860L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT860L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT860L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT860L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT860L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT860L_LVB_Msk = 0xff0000

	// LUT860H: Graphic MMU LUT entry 860 high
	// Position of LO field.
	GFXMMU_LUT860H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT860H_LO_Msk = 0x3ffff0

	// LUT861L: Graphic MMU LUT entry 861 low
	// Position of EN field.
	GFXMMU_LUT861L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT861L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT861L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT861L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT861L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT861L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT861L_LVB_Msk = 0xff0000

	// LUT861H: Graphic MMU LUT entry 861 high
	// Position of LO field.
	GFXMMU_LUT861H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT861H_LO_Msk = 0x3ffff0

	// LUT862L: Graphic MMU LUT entry 862 low
	// Position of EN field.
	GFXMMU_LUT862L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT862L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT862L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT862L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT862L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT862L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT862L_LVB_Msk = 0xff0000

	// LUT862H: Graphic MMU LUT entry 862 high
	// Position of LO field.
	GFXMMU_LUT862H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT862H_LO_Msk = 0x3ffff0

	// LUT863L: Graphic MMU LUT entry 863 low
	// Position of EN field.
	GFXMMU_LUT863L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT863L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT863L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT863L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT863L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT863L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT863L_LVB_Msk = 0xff0000

	// LUT863H: Graphic MMU LUT entry 863 high
	// Position of LO field.
	GFXMMU_LUT863H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT863H_LO_Msk = 0x3ffff0

	// LUT864L: Graphic MMU LUT entry 864 low
	// Position of EN field.
	GFXMMU_LUT864L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT864L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT864L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT864L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT864L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT864L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT864L_LVB_Msk = 0xff0000

	// LUT864H: Graphic MMU LUT entry 864 high
	// Position of LO field.
	GFXMMU_LUT864H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT864H_LO_Msk = 0x3ffff0

	// LUT865L: Graphic MMU LUT entry 865 low
	// Position of EN field.
	GFXMMU_LUT865L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT865L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT865L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT865L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT865L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT865L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT865L_LVB_Msk = 0xff0000

	// LUT865H: Graphic MMU LUT entry 865 high
	// Position of LO field.
	GFXMMU_LUT865H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT865H_LO_Msk = 0x3ffff0

	// LUT866L: Graphic MMU LUT entry 866 low
	// Position of EN field.
	GFXMMU_LUT866L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT866L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT866L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT866L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT866L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT866L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT866L_LVB_Msk = 0xff0000

	// LUT866H: Graphic MMU LUT entry 866 high
	// Position of LO field.
	GFXMMU_LUT866H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT866H_LO_Msk = 0x3ffff0

	// LUT867L: Graphic MMU LUT entry 867 low
	// Position of EN field.
	GFXMMU_LUT867L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT867L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT867L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT867L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT867L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT867L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT867L_LVB_Msk = 0xff0000

	// LUT867H: Graphic MMU LUT entry 867 high
	// Position of LO field.
	GFXMMU_LUT867H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT867H_LO_Msk = 0x3ffff0

	// LUT868L: Graphic MMU LUT entry 868 low
	// Position of EN field.
	GFXMMU_LUT868L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT868L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT868L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT868L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT868L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT868L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT868L_LVB_Msk = 0xff0000

	// LUT868H: Graphic MMU LUT entry 868 high
	// Position of LO field.
	GFXMMU_LUT868H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT868H_LO_Msk = 0x3ffff0

	// LUT869L: Graphic MMU LUT entry 869 low
	// Position of EN field.
	GFXMMU_LUT869L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT869L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT869L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT869L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT869L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT869L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT869L_LVB_Msk = 0xff0000

	// LUT869H: Graphic MMU LUT entry 869 high
	// Position of LO field.
	GFXMMU_LUT869H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT869H_LO_Msk = 0x3ffff0

	// LUT870L: Graphic MMU LUT entry 870 low
	// Position of EN field.
	GFXMMU_LUT870L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT870L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT870L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT870L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT870L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT870L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT870L_LVB_Msk = 0xff0000

	// LUT870H: Graphic MMU LUT entry 870 high
	// Position of LO field.
	GFXMMU_LUT870H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT870H_LO_Msk = 0x3ffff0

	// LUT871L: Graphic MMU LUT entry 871 low
	// Position of EN field.
	GFXMMU_LUT871L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT871L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT871L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT871L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT871L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT871L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT871L_LVB_Msk = 0xff0000

	// LUT871H: Graphic MMU LUT entry 871 high
	// Position of LO field.
	GFXMMU_LUT871H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT871H_LO_Msk = 0x3ffff0

	// LUT872L: Graphic MMU LUT entry 872 low
	// Position of EN field.
	GFXMMU_LUT872L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT872L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT872L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT872L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT872L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT872L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT872L_LVB_Msk = 0xff0000

	// LUT872H: Graphic MMU LUT entry 872 high
	// Position of LO field.
	GFXMMU_LUT872H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT872H_LO_Msk = 0x3ffff0

	// LUT873L: Graphic MMU LUT entry 873 low
	// Position of EN field.
	GFXMMU_LUT873L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT873L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT873L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT873L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT873L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT873L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT873L_LVB_Msk = 0xff0000

	// LUT873H: Graphic MMU LUT entry 873 high
	// Position of LO field.
	GFXMMU_LUT873H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT873H_LO_Msk = 0x3ffff0

	// LUT874L: Graphic MMU LUT entry 874 low
	// Position of EN field.
	GFXMMU_LUT874L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT874L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT874L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT874L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT874L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT874L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT874L_LVB_Msk = 0xff0000

	// LUT874H: Graphic MMU LUT entry 874 high
	// Position of LO field.
	GFXMMU_LUT874H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT874H_LO_Msk = 0x3ffff0

	// LUT875L: Graphic MMU LUT entry 875 low
	// Position of EN field.
	GFXMMU_LUT875L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT875L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT875L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT875L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT875L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT875L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT875L_LVB_Msk = 0xff0000

	// LUT875H: Graphic MMU LUT entry 875 high
	// Position of LO field.
	GFXMMU_LUT875H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT875H_LO_Msk = 0x3ffff0

	// LUT876L: Graphic MMU LUT entry 876 low
	// Position of EN field.
	GFXMMU_LUT876L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT876L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT876L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT876L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT876L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT876L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT876L_LVB_Msk = 0xff0000

	// LUT876H: Graphic MMU LUT entry 876 high
	// Position of LO field.
	GFXMMU_LUT876H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT876H_LO_Msk = 0x3ffff0

	// LUT877L: Graphic MMU LUT entry 877 low
	// Position of EN field.
	GFXMMU_LUT877L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT877L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT877L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT877L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT877L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT877L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT877L_LVB_Msk = 0xff0000

	// LUT877H: Graphic MMU LUT entry 877 high
	// Position of LO field.
	GFXMMU_LUT877H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT877H_LO_Msk = 0x3ffff0

	// LUT878L: Graphic MMU LUT entry 878 low
	// Position of EN field.
	GFXMMU_LUT878L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT878L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT878L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT878L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT878L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT878L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT878L_LVB_Msk = 0xff0000

	// LUT878H: Graphic MMU LUT entry 878 high
	// Position of LO field.
	GFXMMU_LUT878H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT878H_LO_Msk = 0x3ffff0

	// LUT879L: Graphic MMU LUT entry 879 low
	// Position of EN field.
	GFXMMU_LUT879L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT879L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT879L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT879L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT879L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT879L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT879L_LVB_Msk = 0xff0000

	// LUT879H: Graphic MMU LUT entry 879 high
	// Position of LO field.
	GFXMMU_LUT879H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT879H_LO_Msk = 0x3ffff0

	// LUT880L: Graphic MMU LUT entry 880 low
	// Position of EN field.
	GFXMMU_LUT880L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT880L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT880L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT880L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT880L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT880L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT880L_LVB_Msk = 0xff0000

	// LUT880H: Graphic MMU LUT entry 880 high
	// Position of LO field.
	GFXMMU_LUT880H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT880H_LO_Msk = 0x3ffff0

	// LUT881L: Graphic MMU LUT entry 881 low
	// Position of EN field.
	GFXMMU_LUT881L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT881L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT881L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT881L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT881L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT881L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT881L_LVB_Msk = 0xff0000

	// LUT881H: Graphic MMU LUT entry 881 high
	// Position of LO field.
	GFXMMU_LUT881H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT881H_LO_Msk = 0x3ffff0

	// LUT882L: Graphic MMU LUT entry 882 low
	// Position of EN field.
	GFXMMU_LUT882L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT882L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT882L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT882L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT882L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT882L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT882L_LVB_Msk = 0xff0000

	// LUT882H: Graphic MMU LUT entry 882 high
	// Position of LO field.
	GFXMMU_LUT882H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT882H_LO_Msk = 0x3ffff0

	// LUT883L: Graphic MMU LUT entry 883 low
	// Position of EN field.
	GFXMMU_LUT883L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT883L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT883L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT883L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT883L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT883L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT883L_LVB_Msk = 0xff0000

	// LUT883H: Graphic MMU LUT entry 883 high
	// Position of LO field.
	GFXMMU_LUT883H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT883H_LO_Msk = 0x3ffff0

	// LUT884L: Graphic MMU LUT entry 884 low
	// Position of EN field.
	GFXMMU_LUT884L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT884L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT884L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT884L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT884L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT884L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT884L_LVB_Msk = 0xff0000

	// LUT884H: Graphic MMU LUT entry 884 high
	// Position of LO field.
	GFXMMU_LUT884H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT884H_LO_Msk = 0x3ffff0

	// LUT885L: Graphic MMU LUT entry 885 low
	// Position of EN field.
	GFXMMU_LUT885L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT885L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT885L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT885L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT885L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT885L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT885L_LVB_Msk = 0xff0000

	// LUT885H: Graphic MMU LUT entry 885 high
	// Position of LO field.
	GFXMMU_LUT885H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT885H_LO_Msk = 0x3ffff0

	// LUT886L: Graphic MMU LUT entry 886 low
	// Position of EN field.
	GFXMMU_LUT886L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT886L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT886L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT886L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT886L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT886L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT886L_LVB_Msk = 0xff0000

	// LUT886H: Graphic MMU LUT entry 886 high
	// Position of LO field.
	GFXMMU_LUT886H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT886H_LO_Msk = 0x3ffff0

	// LUT887L: Graphic MMU LUT entry 887 low
	// Position of EN field.
	GFXMMU_LUT887L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT887L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT887L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT887L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT887L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT887L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT887L_LVB_Msk = 0xff0000

	// LUT887H: Graphic MMU LUT entry 887 high
	// Position of LO field.
	GFXMMU_LUT887H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT887H_LO_Msk = 0x3ffff0

	// LUT888L: Graphic MMU LUT entry 888 low
	// Position of EN field.
	GFXMMU_LUT888L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT888L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT888L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT888L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT888L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT888L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT888L_LVB_Msk = 0xff0000

	// LUT888H: Graphic MMU LUT entry 888 high
	// Position of LO field.
	GFXMMU_LUT888H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT888H_LO_Msk = 0x3ffff0

	// LUT889L: Graphic MMU LUT entry 889 low
	// Position of EN field.
	GFXMMU_LUT889L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT889L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT889L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT889L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT889L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT889L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT889L_LVB_Msk = 0xff0000

	// LUT889H: Graphic MMU LUT entry 889 high
	// Position of LO field.
	GFXMMU_LUT889H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT889H_LO_Msk = 0x3ffff0

	// LUT890L: Graphic MMU LUT entry 890 low
	// Position of EN field.
	GFXMMU_LUT890L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT890L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT890L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT890L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT890L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT890L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT890L_LVB_Msk = 0xff0000

	// LUT890H: Graphic MMU LUT entry 890 high
	// Position of LO field.
	GFXMMU_LUT890H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT890H_LO_Msk = 0x3ffff0

	// LUT891L: Graphic MMU LUT entry 891 low
	// Position of EN field.
	GFXMMU_LUT891L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT891L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT891L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT891L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT891L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT891L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT891L_LVB_Msk = 0xff0000

	// LUT891H: Graphic MMU LUT entry 891 high
	// Position of LO field.
	GFXMMU_LUT891H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT891H_LO_Msk = 0x3ffff0

	// LUT892L: Graphic MMU LUT entry 892 low
	// Position of EN field.
	GFXMMU_LUT892L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT892L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT892L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT892L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT892L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT892L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT892L_LVB_Msk = 0xff0000

	// LUT892H: Graphic MMU LUT entry 892 high
	// Position of LO field.
	GFXMMU_LUT892H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT892H_LO_Msk = 0x3ffff0

	// LUT893L: Graphic MMU LUT entry 893 low
	// Position of EN field.
	GFXMMU_LUT893L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT893L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT893L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT893L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT893L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT893L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT893L_LVB_Msk = 0xff0000

	// LUT893H: Graphic MMU LUT entry 893 high
	// Position of LO field.
	GFXMMU_LUT893H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT893H_LO_Msk = 0x3ffff0

	// LUT894L: Graphic MMU LUT entry 894 low
	// Position of EN field.
	GFXMMU_LUT894L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT894L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT894L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT894L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT894L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT894L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT894L_LVB_Msk = 0xff0000

	// LUT894H: Graphic MMU LUT entry 894 high
	// Position of LO field.
	GFXMMU_LUT894H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT894H_LO_Msk = 0x3ffff0

	// LUT895L: Graphic MMU LUT entry 895 low
	// Position of EN field.
	GFXMMU_LUT895L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT895L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT895L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT895L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT895L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT895L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT895L_LVB_Msk = 0xff0000

	// LUT895H: Graphic MMU LUT entry 895 high
	// Position of LO field.
	GFXMMU_LUT895H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT895H_LO_Msk = 0x3ffff0

	// LUT896L: Graphic MMU LUT entry 896 low
	// Position of EN field.
	GFXMMU_LUT896L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT896L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT896L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT896L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT896L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT896L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT896L_LVB_Msk = 0xff0000

	// LUT896H: Graphic MMU LUT entry 896 high
	// Position of LO field.
	GFXMMU_LUT896H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT896H_LO_Msk = 0x3ffff0

	// LUT897L: Graphic MMU LUT entry 897 low
	// Position of EN field.
	GFXMMU_LUT897L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT897L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT897L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT897L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT897L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT897L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT897L_LVB_Msk = 0xff0000

	// LUT897H: Graphic MMU LUT entry 897 high
	// Position of LO field.
	GFXMMU_LUT897H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT897H_LO_Msk = 0x3ffff0

	// LUT898L: Graphic MMU LUT entry 898 low
	// Position of EN field.
	GFXMMU_LUT898L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT898L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT898L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT898L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT898L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT898L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT898L_LVB_Msk = 0xff0000

	// LUT898H: Graphic MMU LUT entry 898 high
	// Position of LO field.
	GFXMMU_LUT898H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT898H_LO_Msk = 0x3ffff0

	// LUT899L: Graphic MMU LUT entry 899 low
	// Position of EN field.
	GFXMMU_LUT899L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT899L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT899L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT899L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT899L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT899L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT899L_LVB_Msk = 0xff0000

	// LUT899H: Graphic MMU LUT entry 899 high
	// Position of LO field.
	GFXMMU_LUT899H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT899H_LO_Msk = 0x3ffff0

	// LUT900L: Graphic MMU LUT entry 900 low
	// Position of EN field.
	GFXMMU_LUT900L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT900L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT900L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT900L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT900L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT900L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT900L_LVB_Msk = 0xff0000

	// LUT900H: Graphic MMU LUT entry 900 high
	// Position of LO field.
	GFXMMU_LUT900H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT900H_LO_Msk = 0x3ffff0

	// LUT901L: Graphic MMU LUT entry 901 low
	// Position of EN field.
	GFXMMU_LUT901L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT901L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT901L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT901L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT901L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT901L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT901L_LVB_Msk = 0xff0000

	// LUT901H: Graphic MMU LUT entry 901 high
	// Position of LO field.
	GFXMMU_LUT901H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT901H_LO_Msk = 0x3ffff0

	// LUT902L: Graphic MMU LUT entry 902 low
	// Position of EN field.
	GFXMMU_LUT902L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT902L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT902L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT902L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT902L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT902L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT902L_LVB_Msk = 0xff0000

	// LUT902H: Graphic MMU LUT entry 902 high
	// Position of LO field.
	GFXMMU_LUT902H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT902H_LO_Msk = 0x3ffff0

	// LUT903L: Graphic MMU LUT entry 903 low
	// Position of EN field.
	GFXMMU_LUT903L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT903L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT903L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT903L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT903L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT903L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT903L_LVB_Msk = 0xff0000

	// LUT903H: Graphic MMU LUT entry 903 high
	// Position of LO field.
	GFXMMU_LUT903H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT903H_LO_Msk = 0x3ffff0

	// LUT904L: Graphic MMU LUT entry 904 low
	// Position of EN field.
	GFXMMU_LUT904L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT904L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT904L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT904L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT904L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT904L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT904L_LVB_Msk = 0xff0000

	// LUT904H: Graphic MMU LUT entry 904 high
	// Position of LO field.
	GFXMMU_LUT904H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT904H_LO_Msk = 0x3ffff0

	// LUT905L: Graphic MMU LUT entry 905 low
	// Position of EN field.
	GFXMMU_LUT905L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT905L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT905L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT905L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT905L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT905L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT905L_LVB_Msk = 0xff0000

	// LUT905H: Graphic MMU LUT entry 905 high
	// Position of LO field.
	GFXMMU_LUT905H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT905H_LO_Msk = 0x3ffff0

	// LUT906L: Graphic MMU LUT entry 906 low
	// Position of EN field.
	GFXMMU_LUT906L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT906L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT906L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT906L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT906L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT906L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT906L_LVB_Msk = 0xff0000

	// LUT906H: Graphic MMU LUT entry 906 high
	// Position of LO field.
	GFXMMU_LUT906H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT906H_LO_Msk = 0x3ffff0

	// LUT907L: Graphic MMU LUT entry 907 low
	// Position of EN field.
	GFXMMU_LUT907L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT907L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT907L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT907L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT907L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT907L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT907L_LVB_Msk = 0xff0000

	// LUT907H: Graphic MMU LUT entry 907 high
	// Position of LO field.
	GFXMMU_LUT907H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT907H_LO_Msk = 0x3ffff0

	// LUT908L: Graphic MMU LUT entry 908 low
	// Position of EN field.
	GFXMMU_LUT908L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT908L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT908L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT908L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT908L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT908L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT908L_LVB_Msk = 0xff0000

	// LUT908H: Graphic MMU LUT entry 908 high
	// Position of LO field.
	GFXMMU_LUT908H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT908H_LO_Msk = 0x3ffff0

	// LUT909L: Graphic MMU LUT entry 909 low
	// Position of EN field.
	GFXMMU_LUT909L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT909L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT909L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT909L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT909L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT909L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT909L_LVB_Msk = 0xff0000

	// LUT909H: Graphic MMU LUT entry 909 high
	// Position of LO field.
	GFXMMU_LUT909H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT909H_LO_Msk = 0x3ffff0

	// LUT910L: Graphic MMU LUT entry 910 low
	// Position of EN field.
	GFXMMU_LUT910L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT910L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT910L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT910L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT910L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT910L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT910L_LVB_Msk = 0xff0000

	// LUT910H: Graphic MMU LUT entry 910 high
	// Position of LO field.
	GFXMMU_LUT910H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT910H_LO_Msk = 0x3ffff0

	// LUT911L: Graphic MMU LUT entry 911 low
	// Position of EN field.
	GFXMMU_LUT911L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT911L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT911L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT911L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT911L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT911L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT911L_LVB_Msk = 0xff0000

	// LUT911H: Graphic MMU LUT entry 911 high
	// Position of LO field.
	GFXMMU_LUT911H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT911H_LO_Msk = 0x3ffff0

	// LUT912L: Graphic MMU LUT entry 912 low
	// Position of EN field.
	GFXMMU_LUT912L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT912L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT912L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT912L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT912L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT912L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT912L_LVB_Msk = 0xff0000

	// LUT912H: Graphic MMU LUT entry 912 high
	// Position of LO field.
	GFXMMU_LUT912H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT912H_LO_Msk = 0x3ffff0

	// LUT913L: Graphic MMU LUT entry 913 low
	// Position of EN field.
	GFXMMU_LUT913L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT913L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT913L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT913L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT913L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT913L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT913L_LVB_Msk = 0xff0000

	// LUT913H: Graphic MMU LUT entry 913 high
	// Position of LO field.
	GFXMMU_LUT913H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT913H_LO_Msk = 0x3ffff0

	// LUT914L: Graphic MMU LUT entry 914 low
	// Position of EN field.
	GFXMMU_LUT914L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT914L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT914L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT914L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT914L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT914L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT914L_LVB_Msk = 0xff0000

	// LUT914H: Graphic MMU LUT entry 914 high
	// Position of LO field.
	GFXMMU_LUT914H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT914H_LO_Msk = 0x3ffff0

	// LUT915L: Graphic MMU LUT entry 915 low
	// Position of EN field.
	GFXMMU_LUT915L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT915L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT915L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT915L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT915L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT915L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT915L_LVB_Msk = 0xff0000

	// LUT915H: Graphic MMU LUT entry 915 high
	// Position of LO field.
	GFXMMU_LUT915H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT915H_LO_Msk = 0x3ffff0

	// LUT916L: Graphic MMU LUT entry 916 low
	// Position of EN field.
	GFXMMU_LUT916L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT916L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT916L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT916L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT916L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT916L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT916L_LVB_Msk = 0xff0000

	// LUT916H: Graphic MMU LUT entry 916 high
	// Position of LO field.
	GFXMMU_LUT916H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT916H_LO_Msk = 0x3ffff0

	// LUT917L: Graphic MMU LUT entry 917 low
	// Position of EN field.
	GFXMMU_LUT917L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT917L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT917L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT917L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT917L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT917L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT917L_LVB_Msk = 0xff0000

	// LUT917H: Graphic MMU LUT entry 917 high
	// Position of LO field.
	GFXMMU_LUT917H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT917H_LO_Msk = 0x3ffff0

	// LUT918L: Graphic MMU LUT entry 918 low
	// Position of EN field.
	GFXMMU_LUT918L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT918L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT918L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT918L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT918L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT918L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT918L_LVB_Msk = 0xff0000

	// LUT918H: Graphic MMU LUT entry 918 high
	// Position of LO field.
	GFXMMU_LUT918H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT918H_LO_Msk = 0x3ffff0

	// LUT919L: Graphic MMU LUT entry 919 low
	// Position of EN field.
	GFXMMU_LUT919L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT919L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT919L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT919L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT919L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT919L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT919L_LVB_Msk = 0xff0000

	// LUT919H: Graphic MMU LUT entry 919 high
	// Position of LO field.
	GFXMMU_LUT919H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT919H_LO_Msk = 0x3ffff0

	// LUT920L: Graphic MMU LUT entry 920 low
	// Position of EN field.
	GFXMMU_LUT920L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT920L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT920L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT920L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT920L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT920L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT920L_LVB_Msk = 0xff0000

	// LUT920H: Graphic MMU LUT entry 920 high
	// Position of LO field.
	GFXMMU_LUT920H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT920H_LO_Msk = 0x3ffff0

	// LUT921L: Graphic MMU LUT entry 921 low
	// Position of EN field.
	GFXMMU_LUT921L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT921L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT921L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT921L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT921L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT921L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT921L_LVB_Msk = 0xff0000

	// LUT921H: Graphic MMU LUT entry 921 high
	// Position of LO field.
	GFXMMU_LUT921H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT921H_LO_Msk = 0x3ffff0

	// LUT922L: Graphic MMU LUT entry 922 low
	// Position of EN field.
	GFXMMU_LUT922L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT922L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT922L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT922L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT922L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT922L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT922L_LVB_Msk = 0xff0000

	// LUT922H: Graphic MMU LUT entry 922 high
	// Position of LO field.
	GFXMMU_LUT922H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT922H_LO_Msk = 0x3ffff0

	// LUT923L: Graphic MMU LUT entry 923 low
	// Position of EN field.
	GFXMMU_LUT923L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT923L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT923L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT923L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT923L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT923L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT923L_LVB_Msk = 0xff0000

	// LUT923H: Graphic MMU LUT entry 923 high
	// Position of LO field.
	GFXMMU_LUT923H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT923H_LO_Msk = 0x3ffff0

	// LUT924L: Graphic MMU LUT entry 924 low
	// Position of EN field.
	GFXMMU_LUT924L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT924L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT924L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT924L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT924L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT924L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT924L_LVB_Msk = 0xff0000

	// LUT924H: Graphic MMU LUT entry 924 high
	// Position of LO field.
	GFXMMU_LUT924H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT924H_LO_Msk = 0x3ffff0

	// LUT925L: Graphic MMU LUT entry 925 low
	// Position of EN field.
	GFXMMU_LUT925L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT925L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT925L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT925L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT925L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT925L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT925L_LVB_Msk = 0xff0000

	// LUT925H: Graphic MMU LUT entry 925 high
	// Position of LO field.
	GFXMMU_LUT925H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT925H_LO_Msk = 0x3ffff0

	// LUT926L: Graphic MMU LUT entry 926 low
	// Position of EN field.
	GFXMMU_LUT926L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT926L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT926L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT926L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT926L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT926L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT926L_LVB_Msk = 0xff0000

	// LUT926H: Graphic MMU LUT entry 926 high
	// Position of LO field.
	GFXMMU_LUT926H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT926H_LO_Msk = 0x3ffff0

	// LUT927L: Graphic MMU LUT entry 927 low
	// Position of EN field.
	GFXMMU_LUT927L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT927L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT927L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT927L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT927L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT927L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT927L_LVB_Msk = 0xff0000

	// LUT927H: Graphic MMU LUT entry 927 high
	// Position of LO field.
	GFXMMU_LUT927H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT927H_LO_Msk = 0x3ffff0

	// LUT928L: Graphic MMU LUT entry 928 low
	// Position of EN field.
	GFXMMU_LUT928L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT928L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT928L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT928L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT928L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT928L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT928L_LVB_Msk = 0xff0000

	// LUT928H: Graphic MMU LUT entry 928 high
	// Position of LO field.
	GFXMMU_LUT928H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT928H_LO_Msk = 0x3ffff0

	// LUT929L: Graphic MMU LUT entry 929 low
	// Position of EN field.
	GFXMMU_LUT929L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT929L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT929L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT929L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT929L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT929L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT929L_LVB_Msk = 0xff0000

	// LUT929H: Graphic MMU LUT entry 929 high
	// Position of LO field.
	GFXMMU_LUT929H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT929H_LO_Msk = 0x3ffff0

	// LUT930L: Graphic MMU LUT entry 930 low
	// Position of EN field.
	GFXMMU_LUT930L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT930L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT930L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT930L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT930L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT930L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT930L_LVB_Msk = 0xff0000

	// LUT930H: Graphic MMU LUT entry 930 high
	// Position of LO field.
	GFXMMU_LUT930H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT930H_LO_Msk = 0x3ffff0

	// LUT931L: Graphic MMU LUT entry 931 low
	// Position of EN field.
	GFXMMU_LUT931L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT931L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT931L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT931L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT931L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT931L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT931L_LVB_Msk = 0xff0000

	// LUT931H: Graphic MMU LUT entry 931 high
	// Position of LO field.
	GFXMMU_LUT931H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT931H_LO_Msk = 0x3ffff0

	// LUT932L: Graphic MMU LUT entry 932 low
	// Position of EN field.
	GFXMMU_LUT932L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT932L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT932L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT932L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT932L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT932L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT932L_LVB_Msk = 0xff0000

	// LUT932H: Graphic MMU LUT entry 932 high
	// Position of LO field.
	GFXMMU_LUT932H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT932H_LO_Msk = 0x3ffff0

	// LUT933L: Graphic MMU LUT entry 933 low
	// Position of EN field.
	GFXMMU_LUT933L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT933L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT933L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT933L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT933L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT933L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT933L_LVB_Msk = 0xff0000

	// LUT933H: Graphic MMU LUT entry 933 high
	// Position of LO field.
	GFXMMU_LUT933H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT933H_LO_Msk = 0x3ffff0

	// LUT934L: Graphic MMU LUT entry 934 low
	// Position of EN field.
	GFXMMU_LUT934L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT934L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT934L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT934L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT934L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT934L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT934L_LVB_Msk = 0xff0000

	// LUT934H: Graphic MMU LUT entry 934 high
	// Position of LO field.
	GFXMMU_LUT934H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT934H_LO_Msk = 0x3ffff0

	// LUT935L: Graphic MMU LUT entry 935 low
	// Position of EN field.
	GFXMMU_LUT935L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT935L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT935L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT935L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT935L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT935L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT935L_LVB_Msk = 0xff0000

	// LUT935H: Graphic MMU LUT entry 935 high
	// Position of LO field.
	GFXMMU_LUT935H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT935H_LO_Msk = 0x3ffff0

	// LUT936L: Graphic MMU LUT entry 936 low
	// Position of EN field.
	GFXMMU_LUT936L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT936L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT936L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT936L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT936L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT936L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT936L_LVB_Msk = 0xff0000

	// LUT936H: Graphic MMU LUT entry 936 high
	// Position of LO field.
	GFXMMU_LUT936H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT936H_LO_Msk = 0x3ffff0

	// LUT937L: Graphic MMU LUT entry 937 low
	// Position of EN field.
	GFXMMU_LUT937L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT937L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT937L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT937L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT937L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT937L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT937L_LVB_Msk = 0xff0000

	// LUT937H: Graphic MMU LUT entry 937 high
	// Position of LO field.
	GFXMMU_LUT937H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT937H_LO_Msk = 0x3ffff0

	// LUT938L: Graphic MMU LUT entry 938 low
	// Position of EN field.
	GFXMMU_LUT938L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT938L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT938L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT938L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT938L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT938L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT938L_LVB_Msk = 0xff0000

	// LUT938H: Graphic MMU LUT entry 938 high
	// Position of LO field.
	GFXMMU_LUT938H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT938H_LO_Msk = 0x3ffff0

	// LUT939L: Graphic MMU LUT entry 939 low
	// Position of EN field.
	GFXMMU_LUT939L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT939L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT939L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT939L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT939L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT939L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT939L_LVB_Msk = 0xff0000

	// LUT939H: Graphic MMU LUT entry 939 high
	// Position of LO field.
	GFXMMU_LUT939H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT939H_LO_Msk = 0x3ffff0

	// LUT940L: Graphic MMU LUT entry 940 low
	// Position of EN field.
	GFXMMU_LUT940L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT940L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT940L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT940L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT940L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT940L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT940L_LVB_Msk = 0xff0000

	// LUT940H: Graphic MMU LUT entry 940 high
	// Position of LO field.
	GFXMMU_LUT940H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT940H_LO_Msk = 0x3ffff0

	// LUT941L: Graphic MMU LUT entry 941 low
	// Position of EN field.
	GFXMMU_LUT941L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT941L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT941L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT941L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT941L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT941L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT941L_LVB_Msk = 0xff0000

	// LUT941H: Graphic MMU LUT entry 941 high
	// Position of LO field.
	GFXMMU_LUT941H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT941H_LO_Msk = 0x3ffff0

	// LUT942L: Graphic MMU LUT entry 942 low
	// Position of EN field.
	GFXMMU_LUT942L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT942L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT942L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT942L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT942L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT942L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT942L_LVB_Msk = 0xff0000

	// LUT942H: Graphic MMU LUT entry 942 high
	// Position of LO field.
	GFXMMU_LUT942H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT942H_LO_Msk = 0x3ffff0

	// LUT943L: Graphic MMU LUT entry 943 low
	// Position of EN field.
	GFXMMU_LUT943L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT943L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT943L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT943L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT943L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT943L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT943L_LVB_Msk = 0xff0000

	// LUT943H: Graphic MMU LUT entry 943 high
	// Position of LO field.
	GFXMMU_LUT943H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT943H_LO_Msk = 0x3ffff0

	// LUT944L: Graphic MMU LUT entry 944 low
	// Position of EN field.
	GFXMMU_LUT944L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT944L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT944L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT944L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT944L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT944L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT944L_LVB_Msk = 0xff0000

	// LUT944H: Graphic MMU LUT entry 944 high
	// Position of LO field.
	GFXMMU_LUT944H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT944H_LO_Msk = 0x3ffff0

	// LUT945L: Graphic MMU LUT entry 945 low
	// Position of EN field.
	GFXMMU_LUT945L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT945L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT945L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT945L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT945L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT945L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT945L_LVB_Msk = 0xff0000

	// LUT945H: Graphic MMU LUT entry 945 high
	// Position of LO field.
	GFXMMU_LUT945H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT945H_LO_Msk = 0x3ffff0

	// LUT946L: Graphic MMU LUT entry 946 low
	// Position of EN field.
	GFXMMU_LUT946L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT946L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT946L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT946L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT946L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT946L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT946L_LVB_Msk = 0xff0000

	// LUT946H: Graphic MMU LUT entry 946 high
	// Position of LO field.
	GFXMMU_LUT946H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT946H_LO_Msk = 0x3ffff0

	// LUT947L: Graphic MMU LUT entry 947 low
	// Position of EN field.
	GFXMMU_LUT947L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT947L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT947L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT947L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT947L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT947L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT947L_LVB_Msk = 0xff0000

	// LUT947H: Graphic MMU LUT entry 947 high
	// Position of LO field.
	GFXMMU_LUT947H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT947H_LO_Msk = 0x3ffff0

	// LUT948L: Graphic MMU LUT entry 948 low
	// Position of EN field.
	GFXMMU_LUT948L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT948L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT948L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT948L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT948L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT948L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT948L_LVB_Msk = 0xff0000

	// LUT948H: Graphic MMU LUT entry 948 high
	// Position of LO field.
	GFXMMU_LUT948H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT948H_LO_Msk = 0x3ffff0

	// LUT949L: Graphic MMU LUT entry 949 low
	// Position of EN field.
	GFXMMU_LUT949L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT949L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT949L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT949L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT949L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT949L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT949L_LVB_Msk = 0xff0000

	// LUT949H: Graphic MMU LUT entry 949 high
	// Position of LO field.
	GFXMMU_LUT949H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT949H_LO_Msk = 0x3ffff0

	// LUT950L: Graphic MMU LUT entry 950 low
	// Position of EN field.
	GFXMMU_LUT950L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT950L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT950L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT950L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT950L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT950L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT950L_LVB_Msk = 0xff0000

	// LUT950H: Graphic MMU LUT entry 950 high
	// Position of LO field.
	GFXMMU_LUT950H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT950H_LO_Msk = 0x3ffff0

	// LUT951L: Graphic MMU LUT entry 951 low
	// Position of EN field.
	GFXMMU_LUT951L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT951L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT951L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT951L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT951L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT951L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT951L_LVB_Msk = 0xff0000

	// LUT951H: Graphic MMU LUT entry 951 high
	// Position of LO field.
	GFXMMU_LUT951H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT951H_LO_Msk = 0x3ffff0

	// LUT952L: Graphic MMU LUT entry 952 low
	// Position of EN field.
	GFXMMU_LUT952L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT952L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT952L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT952L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT952L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT952L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT952L_LVB_Msk = 0xff0000

	// LUT952H: Graphic MMU LUT entry 952 high
	// Position of LO field.
	GFXMMU_LUT952H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT952H_LO_Msk = 0x3ffff0

	// LUT953L: Graphic MMU LUT entry 953 low
	// Position of EN field.
	GFXMMU_LUT953L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT953L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT953L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT953L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT953L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT953L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT953L_LVB_Msk = 0xff0000

	// LUT953H: Graphic MMU LUT entry 953 high
	// Position of LO field.
	GFXMMU_LUT953H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT953H_LO_Msk = 0x3ffff0

	// LUT954L: Graphic MMU LUT entry 954 low
	// Position of EN field.
	GFXMMU_LUT954L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT954L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT954L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT954L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT954L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT954L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT954L_LVB_Msk = 0xff0000

	// LUT954H: Graphic MMU LUT entry 954 high
	// Position of LO field.
	GFXMMU_LUT954H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT954H_LO_Msk = 0x3ffff0

	// LUT955L: Graphic MMU LUT entry 955 low
	// Position of EN field.
	GFXMMU_LUT955L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT955L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT955L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT955L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT955L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT955L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT955L_LVB_Msk = 0xff0000

	// LUT955H: Graphic MMU LUT entry 955 high
	// Position of LO field.
	GFXMMU_LUT955H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT955H_LO_Msk = 0x3ffff0

	// LUT956L: Graphic MMU LUT entry 956 low
	// Position of EN field.
	GFXMMU_LUT956L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT956L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT956L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT956L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT956L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT956L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT956L_LVB_Msk = 0xff0000

	// LUT956H: Graphic MMU LUT entry 956 high
	// Position of LO field.
	GFXMMU_LUT956H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT956H_LO_Msk = 0x3ffff0

	// LUT957L: Graphic MMU LUT entry 957 low
	// Position of EN field.
	GFXMMU_LUT957L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT957L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT957L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT957L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT957L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT957L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT957L_LVB_Msk = 0xff0000

	// LUT957H: Graphic MMU LUT entry 957 high
	// Position of LO field.
	GFXMMU_LUT957H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT957H_LO_Msk = 0x3ffff0

	// LUT958L: Graphic MMU LUT entry 958 low
	// Position of EN field.
	GFXMMU_LUT958L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT958L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT958L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT958L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT958L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT958L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT958L_LVB_Msk = 0xff0000

	// LUT958H: Graphic MMU LUT entry 958 high
	// Position of LO field.
	GFXMMU_LUT958H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT958H_LO_Msk = 0x3ffff0

	// LUT959L: Graphic MMU LUT entry 959 low
	// Position of EN field.
	GFXMMU_LUT959L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT959L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT959L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT959L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT959L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT959L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT959L_LVB_Msk = 0xff0000

	// LUT959H: Graphic MMU LUT entry 959 high
	// Position of LO field.
	GFXMMU_LUT959H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT959H_LO_Msk = 0x3ffff0

	// LUT960L: Graphic MMU LUT entry 960 low
	// Position of EN field.
	GFXMMU_LUT960L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT960L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT960L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT960L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT960L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT960L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT960L_LVB_Msk = 0xff0000

	// LUT960H: Graphic MMU LUT entry 960 high
	// Position of LO field.
	GFXMMU_LUT960H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT960H_LO_Msk = 0x3ffff0

	// LUT961L: Graphic MMU LUT entry 961 low
	// Position of EN field.
	GFXMMU_LUT961L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT961L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT961L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT961L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT961L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT961L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT961L_LVB_Msk = 0xff0000

	// LUT961H: Graphic MMU LUT entry 961 high
	// Position of LO field.
	GFXMMU_LUT961H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT961H_LO_Msk = 0x3ffff0

	// LUT962L: Graphic MMU LUT entry 962 low
	// Position of EN field.
	GFXMMU_LUT962L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT962L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT962L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT962L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT962L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT962L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT962L_LVB_Msk = 0xff0000

	// LUT962H: Graphic MMU LUT entry 962 high
	// Position of LO field.
	GFXMMU_LUT962H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT962H_LO_Msk = 0x3ffff0

	// LUT963L: Graphic MMU LUT entry 963 low
	// Position of EN field.
	GFXMMU_LUT963L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT963L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT963L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT963L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT963L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT963L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT963L_LVB_Msk = 0xff0000

	// LUT963H: Graphic MMU LUT entry 963 high
	// Position of LO field.
	GFXMMU_LUT963H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT963H_LO_Msk = 0x3ffff0

	// LUT964L: Graphic MMU LUT entry 964 low
	// Position of EN field.
	GFXMMU_LUT964L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT964L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT964L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT964L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT964L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT964L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT964L_LVB_Msk = 0xff0000

	// LUT964H: Graphic MMU LUT entry 964 high
	// Position of LO field.
	GFXMMU_LUT964H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT964H_LO_Msk = 0x3ffff0

	// LUT965L: Graphic MMU LUT entry 965 low
	// Position of EN field.
	GFXMMU_LUT965L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT965L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT965L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT965L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT965L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT965L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT965L_LVB_Msk = 0xff0000

	// LUT965H: Graphic MMU LUT entry 965 high
	// Position of LO field.
	GFXMMU_LUT965H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT965H_LO_Msk = 0x3ffff0

	// LUT966L: Graphic MMU LUT entry 966 low
	// Position of EN field.
	GFXMMU_LUT966L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT966L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT966L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT966L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT966L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT966L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT966L_LVB_Msk = 0xff0000

	// LUT966H: Graphic MMU LUT entry 966 high
	// Position of LO field.
	GFXMMU_LUT966H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT966H_LO_Msk = 0x3ffff0

	// LUT967L: Graphic MMU LUT entry 967 low
	// Position of EN field.
	GFXMMU_LUT967L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT967L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT967L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT967L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT967L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT967L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT967L_LVB_Msk = 0xff0000

	// LUT967H: Graphic MMU LUT entry 967 high
	// Position of LO field.
	GFXMMU_LUT967H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT967H_LO_Msk = 0x3ffff0

	// LUT968L: Graphic MMU LUT entry 968 low
	// Position of EN field.
	GFXMMU_LUT968L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT968L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT968L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT968L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT968L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT968L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT968L_LVB_Msk = 0xff0000

	// LUT968H: Graphic MMU LUT entry 968 high
	// Position of LO field.
	GFXMMU_LUT968H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT968H_LO_Msk = 0x3ffff0

	// LUT969L: Graphic MMU LUT entry 969 low
	// Position of EN field.
	GFXMMU_LUT969L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT969L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT969L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT969L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT969L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT969L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT969L_LVB_Msk = 0xff0000

	// LUT969H: Graphic MMU LUT entry 969 high
	// Position of LO field.
	GFXMMU_LUT969H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT969H_LO_Msk = 0x3ffff0

	// LUT970L: Graphic MMU LUT entry 970 low
	// Position of EN field.
	GFXMMU_LUT970L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT970L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT970L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT970L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT970L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT970L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT970L_LVB_Msk = 0xff0000

	// LUT970H: Graphic MMU LUT entry 970 high
	// Position of LO field.
	GFXMMU_LUT970H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT970H_LO_Msk = 0x3ffff0

	// LUT971L: Graphic MMU LUT entry 971 low
	// Position of EN field.
	GFXMMU_LUT971L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT971L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT971L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT971L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT971L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT971L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT971L_LVB_Msk = 0xff0000

	// LUT971H: Graphic MMU LUT entry 971 high
	// Position of LO field.
	GFXMMU_LUT971H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT971H_LO_Msk = 0x3ffff0

	// LUT972L: Graphic MMU LUT entry 972 low
	// Position of EN field.
	GFXMMU_LUT972L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT972L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT972L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT972L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT972L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT972L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT972L_LVB_Msk = 0xff0000

	// LUT972H: Graphic MMU LUT entry 972 high
	// Position of LO field.
	GFXMMU_LUT972H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT972H_LO_Msk = 0x3ffff0

	// LUT973L: Graphic MMU LUT entry 973 low
	// Position of EN field.
	GFXMMU_LUT973L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT973L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT973L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT973L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT973L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT973L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT973L_LVB_Msk = 0xff0000

	// LUT973H: Graphic MMU LUT entry 973 high
	// Position of LO field.
	GFXMMU_LUT973H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT973H_LO_Msk = 0x3ffff0

	// LUT974L: Graphic MMU LUT entry 974 low
	// Position of EN field.
	GFXMMU_LUT974L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT974L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT974L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT974L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT974L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT974L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT974L_LVB_Msk = 0xff0000

	// LUT974H: Graphic MMU LUT entry 974 high
	// Position of LO field.
	GFXMMU_LUT974H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT974H_LO_Msk = 0x3ffff0

	// LUT975L: Graphic MMU LUT entry 975 low
	// Position of EN field.
	GFXMMU_LUT975L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT975L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT975L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT975L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT975L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT975L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT975L_LVB_Msk = 0xff0000

	// LUT975H: Graphic MMU LUT entry 975 high
	// Position of LO field.
	GFXMMU_LUT975H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT975H_LO_Msk = 0x3ffff0

	// LUT976L: Graphic MMU LUT entry 976 low
	// Position of EN field.
	GFXMMU_LUT976L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT976L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT976L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT976L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT976L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT976L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT976L_LVB_Msk = 0xff0000

	// LUT976H: Graphic MMU LUT entry 976 high
	// Position of LO field.
	GFXMMU_LUT976H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT976H_LO_Msk = 0x3ffff0

	// LUT977L: Graphic MMU LUT entry 977 low
	// Position of EN field.
	GFXMMU_LUT977L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT977L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT977L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT977L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT977L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT977L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT977L_LVB_Msk = 0xff0000

	// LUT977H: Graphic MMU LUT entry 977 high
	// Position of LO field.
	GFXMMU_LUT977H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT977H_LO_Msk = 0x3ffff0

	// LUT978L: Graphic MMU LUT entry 978 low
	// Position of EN field.
	GFXMMU_LUT978L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT978L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT978L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT978L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT978L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT978L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT978L_LVB_Msk = 0xff0000

	// LUT978H: Graphic MMU LUT entry 978 high
	// Position of LO field.
	GFXMMU_LUT978H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT978H_LO_Msk = 0x3ffff0

	// LUT979L: Graphic MMU LUT entry 979 low
	// Position of EN field.
	GFXMMU_LUT979L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT979L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT979L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT979L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT979L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT979L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT979L_LVB_Msk = 0xff0000

	// LUT979H: Graphic MMU LUT entry 979 high
	// Position of LO field.
	GFXMMU_LUT979H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT979H_LO_Msk = 0x3ffff0

	// LUT980L: Graphic MMU LUT entry 980 low
	// Position of EN field.
	GFXMMU_LUT980L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT980L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT980L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT980L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT980L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT980L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT980L_LVB_Msk = 0xff0000

	// LUT980H: Graphic MMU LUT entry 980 high
	// Position of LO field.
	GFXMMU_LUT980H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT980H_LO_Msk = 0x3ffff0

	// LUT981L: Graphic MMU LUT entry 981 low
	// Position of EN field.
	GFXMMU_LUT981L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT981L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT981L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT981L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT981L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT981L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT981L_LVB_Msk = 0xff0000

	// LUT981H: Graphic MMU LUT entry 981 high
	// Position of LO field.
	GFXMMU_LUT981H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT981H_LO_Msk = 0x3ffff0

	// LUT982L: Graphic MMU LUT entry 982 low
	// Position of EN field.
	GFXMMU_LUT982L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT982L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT982L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT982L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT982L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT982L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT982L_LVB_Msk = 0xff0000

	// LUT982H: Graphic MMU LUT entry 982 high
	// Position of LO field.
	GFXMMU_LUT982H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT982H_LO_Msk = 0x3ffff0

	// LUT983L: Graphic MMU LUT entry 983 low
	// Position of EN field.
	GFXMMU_LUT983L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT983L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT983L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT983L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT983L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT983L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT983L_LVB_Msk = 0xff0000

	// LUT983H: Graphic MMU LUT entry 983 high
	// Position of LO field.
	GFXMMU_LUT983H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT983H_LO_Msk = 0x3ffff0

	// LUT984L: Graphic MMU LUT entry 984 low
	// Position of EN field.
	GFXMMU_LUT984L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT984L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT984L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT984L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT984L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT984L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT984L_LVB_Msk = 0xff0000

	// LUT984H: Graphic MMU LUT entry 984 high
	// Position of LO field.
	GFXMMU_LUT984H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT984H_LO_Msk = 0x3ffff0

	// LUT985L: Graphic MMU LUT entry 985 low
	// Position of EN field.
	GFXMMU_LUT985L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT985L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT985L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT985L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT985L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT985L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT985L_LVB_Msk = 0xff0000

	// LUT985H: Graphic MMU LUT entry 985 high
	// Position of LO field.
	GFXMMU_LUT985H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT985H_LO_Msk = 0x3ffff0

	// LUT986L: Graphic MMU LUT entry 986 low
	// Position of EN field.
	GFXMMU_LUT986L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT986L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT986L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT986L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT986L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT986L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT986L_LVB_Msk = 0xff0000

	// LUT986H: Graphic MMU LUT entry 986 high
	// Position of LO field.
	GFXMMU_LUT986H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT986H_LO_Msk = 0x3ffff0

	// LUT987L: Graphic MMU LUT entry 987 low
	// Position of EN field.
	GFXMMU_LUT987L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT987L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT987L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT987L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT987L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT987L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT987L_LVB_Msk = 0xff0000

	// LUT987H: Graphic MMU LUT entry 987 high
	// Position of LO field.
	GFXMMU_LUT987H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT987H_LO_Msk = 0x3ffff0

	// LUT988L: Graphic MMU LUT entry 988 low
	// Position of EN field.
	GFXMMU_LUT988L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT988L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT988L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT988L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT988L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT988L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT988L_LVB_Msk = 0xff0000

	// LUT988H: Graphic MMU LUT entry 988 high
	// Position of LO field.
	GFXMMU_LUT988H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT988H_LO_Msk = 0x3ffff0

	// LUT989L: Graphic MMU LUT entry 989 low
	// Position of EN field.
	GFXMMU_LUT989L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT989L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT989L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT989L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT989L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT989L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT989L_LVB_Msk = 0xff0000

	// LUT989H: Graphic MMU LUT entry 989 high
	// Position of LO field.
	GFXMMU_LUT989H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT989H_LO_Msk = 0x3ffff0

	// LUT990L: Graphic MMU LUT entry 990 low
	// Position of EN field.
	GFXMMU_LUT990L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT990L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT990L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT990L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT990L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT990L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT990L_LVB_Msk = 0xff0000

	// LUT990H: Graphic MMU LUT entry 990 high
	// Position of LO field.
	GFXMMU_LUT990H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT990H_LO_Msk = 0x3ffff0

	// LUT991L: Graphic MMU LUT entry 991 low
	// Position of EN field.
	GFXMMU_LUT991L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT991L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT991L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT991L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT991L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT991L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT991L_LVB_Msk = 0xff0000

	// LUT991H: Graphic MMU LUT entry 991 high
	// Position of LO field.
	GFXMMU_LUT991H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT991H_LO_Msk = 0x3ffff0

	// LUT992L: Graphic MMU LUT entry 992 low
	// Position of EN field.
	GFXMMU_LUT992L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT992L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT992L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT992L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT992L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT992L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT992L_LVB_Msk = 0xff0000

	// LUT992H: Graphic MMU LUT entry 992 high
	// Position of LO field.
	GFXMMU_LUT992H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT992H_LO_Msk = 0x3ffff0

	// LUT993L: Graphic MMU LUT entry 993 low
	// Position of EN field.
	GFXMMU_LUT993L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT993L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT993L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT993L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT993L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT993L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT993L_LVB_Msk = 0xff0000

	// LUT993H: Graphic MMU LUT entry 993 high
	// Position of LO field.
	GFXMMU_LUT993H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT993H_LO_Msk = 0x3ffff0

	// LUT994L: Graphic MMU LUT entry 994 low
	// Position of EN field.
	GFXMMU_LUT994L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT994L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT994L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT994L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT994L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT994L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT994L_LVB_Msk = 0xff0000

	// LUT994H: Graphic MMU LUT entry 994 high
	// Position of LO field.
	GFXMMU_LUT994H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT994H_LO_Msk = 0x3ffff0

	// LUT995L: Graphic MMU LUT entry 995 low
	// Position of EN field.
	GFXMMU_LUT995L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT995L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT995L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT995L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT995L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT995L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT995L_LVB_Msk = 0xff0000

	// LUT995H: Graphic MMU LUT entry 995 high
	// Position of LO field.
	GFXMMU_LUT995H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT995H_LO_Msk = 0x3ffff0

	// LUT996L: Graphic MMU LUT entry 996 low
	// Position of EN field.
	GFXMMU_LUT996L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT996L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT996L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT996L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT996L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT996L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT996L_LVB_Msk = 0xff0000

	// LUT996H: Graphic MMU LUT entry 996 high
	// Position of LO field.
	GFXMMU_LUT996H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT996H_LO_Msk = 0x3ffff0

	// LUT997L: Graphic MMU LUT entry 997 low
	// Position of EN field.
	GFXMMU_LUT997L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT997L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT997L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT997L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT997L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT997L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT997L_LVB_Msk = 0xff0000

	// LUT997H: Graphic MMU LUT entry 997 high
	// Position of LO field.
	GFXMMU_LUT997H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT997H_LO_Msk = 0x3ffff0

	// LUT998L: Graphic MMU LUT entry 998 low
	// Position of EN field.
	GFXMMU_LUT998L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT998L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT998L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT998L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT998L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT998L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT998L_LVB_Msk = 0xff0000

	// LUT998H: Graphic MMU LUT entry 998 high
	// Position of LO field.
	GFXMMU_LUT998H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT998H_LO_Msk = 0x3ffff0

	// LUT999L: Graphic MMU LUT entry 999 low
	// Position of EN field.
	GFXMMU_LUT999L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT999L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT999L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT999L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT999L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT999L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT999L_LVB_Msk = 0xff0000

	// LUT999H: Graphic MMU LUT entry 999 high
	// Position of LO field.
	GFXMMU_LUT999H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT999H_LO_Msk = 0x3ffff0

	// LUT1000L: Graphic MMU LUT entry 1000 low
	// Position of EN field.
	GFXMMU_LUT1000L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1000L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1000L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1000L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1000L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1000L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1000L_LVB_Msk = 0xff0000

	// LUT1000H: Graphic MMU LUT entry 1000 high
	// Position of LO field.
	GFXMMU_LUT1000H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1000H_LO_Msk = 0x3ffff0

	// LUT1001L: Graphic MMU LUT entry 1001 low
	// Position of EN field.
	GFXMMU_LUT1001L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1001L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1001L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1001L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1001L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1001L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1001L_LVB_Msk = 0xff0000

	// LUT1001H: Graphic MMU LUT entry 1001 high
	// Position of LO field.
	GFXMMU_LUT1001H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1001H_LO_Msk = 0x3ffff0

	// LUT1002L: Graphic MMU LUT entry 1002 low
	// Position of EN field.
	GFXMMU_LUT1002L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1002L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1002L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1002L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1002L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1002L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1002L_LVB_Msk = 0xff0000

	// LUT1002H: Graphic MMU LUT entry 1002 high
	// Position of LO field.
	GFXMMU_LUT1002H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1002H_LO_Msk = 0x3ffff0

	// LUT1003L: Graphic MMU LUT entry 1003 low
	// Position of EN field.
	GFXMMU_LUT1003L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1003L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1003L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1003L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1003L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1003L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1003L_LVB_Msk = 0xff0000

	// LUT1003H: Graphic MMU LUT entry 1003 high
	// Position of LO field.
	GFXMMU_LUT1003H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1003H_LO_Msk = 0x3ffff0

	// LUT1004L: Graphic MMU LUT entry 1004 low
	// Position of EN field.
	GFXMMU_LUT1004L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1004L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1004L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1004L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1004L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1004L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1004L_LVB_Msk = 0xff0000

	// LUT1004H: Graphic MMU LUT entry 1004 high
	// Position of LO field.
	GFXMMU_LUT1004H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1004H_LO_Msk = 0x3ffff0

	// LUT1005L: Graphic MMU LUT entry 1005 low
	// Position of EN field.
	GFXMMU_LUT1005L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1005L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1005L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1005L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1005L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1005L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1005L_LVB_Msk = 0xff0000

	// LUT1005H: Graphic MMU LUT entry 1005 high
	// Position of LO field.
	GFXMMU_LUT1005H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1005H_LO_Msk = 0x3ffff0

	// LUT1006L: Graphic MMU LUT entry 1006 low
	// Position of EN field.
	GFXMMU_LUT1006L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1006L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1006L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1006L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1006L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1006L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1006L_LVB_Msk = 0xff0000

	// LUT1006H: Graphic MMU LUT entry 1006 high
	// Position of LO field.
	GFXMMU_LUT1006H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1006H_LO_Msk = 0x3ffff0

	// LUT1007L: Graphic MMU LUT entry 1007 low
	// Position of EN field.
	GFXMMU_LUT1007L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1007L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1007L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1007L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1007L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1007L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1007L_LVB_Msk = 0xff0000

	// LUT1007H: Graphic MMU LUT entry 1007 high
	// Position of LO field.
	GFXMMU_LUT1007H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1007H_LO_Msk = 0x3ffff0

	// LUT1008L: Graphic MMU LUT entry 1008 low
	// Position of EN field.
	GFXMMU_LUT1008L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1008L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1008L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1008L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1008L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1008L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1008L_LVB_Msk = 0xff0000

	// LUT1008H: Graphic MMU LUT entry 1008 high
	// Position of LO field.
	GFXMMU_LUT1008H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1008H_LO_Msk = 0x3ffff0

	// LUT1009L: Graphic MMU LUT entry 1009 low
	// Position of EN field.
	GFXMMU_LUT1009L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1009L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1009L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1009L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1009L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1009L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1009L_LVB_Msk = 0xff0000

	// LUT1009H: Graphic MMU LUT entry 1009 high
	// Position of LO field.
	GFXMMU_LUT1009H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1009H_LO_Msk = 0x3ffff0

	// LUT1010L: Graphic MMU LUT entry 1010 low
	// Position of EN field.
	GFXMMU_LUT1010L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1010L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1010L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1010L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1010L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1010L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1010L_LVB_Msk = 0xff0000

	// LUT1010H: Graphic MMU LUT entry 1010 high
	// Position of LO field.
	GFXMMU_LUT1010H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1010H_LO_Msk = 0x3ffff0

	// LUT1011L: Graphic MMU LUT entry 1011 low
	// Position of EN field.
	GFXMMU_LUT1011L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1011L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1011L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1011L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1011L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1011L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1011L_LVB_Msk = 0xff0000

	// LUT1011H: Graphic MMU LUT entry 1011 high
	// Position of LO field.
	GFXMMU_LUT1011H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1011H_LO_Msk = 0x3ffff0

	// LUT1012L: Graphic MMU LUT entry 1012 low
	// Position of EN field.
	GFXMMU_LUT1012L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1012L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1012L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1012L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1012L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1012L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1012L_LVB_Msk = 0xff0000

	// LUT1012H: Graphic MMU LUT entry 1012 high
	// Position of LO field.
	GFXMMU_LUT1012H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1012H_LO_Msk = 0x3ffff0

	// LUT1013L: Graphic MMU LUT entry 1013 low
	// Position of EN field.
	GFXMMU_LUT1013L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1013L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1013L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1013L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1013L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1013L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1013L_LVB_Msk = 0xff0000

	// LUT1013H: Graphic MMU LUT entry 1013 high
	// Position of LO field.
	GFXMMU_LUT1013H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1013H_LO_Msk = 0x3ffff0

	// LUT1014L: Graphic MMU LUT entry 1014 low
	// Position of EN field.
	GFXMMU_LUT1014L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1014L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1014L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1014L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1014L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1014L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1014L_LVB_Msk = 0xff0000

	// LUT1014H: Graphic MMU LUT entry 1014 high
	// Position of LO field.
	GFXMMU_LUT1014H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1014H_LO_Msk = 0x3ffff0

	// LUT1015L: Graphic MMU LUT entry 1015 low
	// Position of EN field.
	GFXMMU_LUT1015L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1015L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1015L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1015L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1015L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1015L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1015L_LVB_Msk = 0xff0000

	// LUT1015H: Graphic MMU LUT entry 1015 high
	// Position of LO field.
	GFXMMU_LUT1015H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1015H_LO_Msk = 0x3ffff0

	// LUT1016L: Graphic MMU LUT entry 1016 low
	// Position of EN field.
	GFXMMU_LUT1016L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1016L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1016L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1016L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1016L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1016L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1016L_LVB_Msk = 0xff0000

	// LUT1016H: Graphic MMU LUT entry 1016 high
	// Position of LO field.
	GFXMMU_LUT1016H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1016H_LO_Msk = 0x3ffff0

	// LUT1017L: Graphic MMU LUT entry 1017 low
	// Position of EN field.
	GFXMMU_LUT1017L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1017L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1017L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1017L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1017L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1017L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1017L_LVB_Msk = 0xff0000

	// LUT1017H: Graphic MMU LUT entry 1017 high
	// Position of LO field.
	GFXMMU_LUT1017H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1017H_LO_Msk = 0x3ffff0

	// LUT1018L: Graphic MMU LUT entry 1018 low
	// Position of EN field.
	GFXMMU_LUT1018L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1018L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1018L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1018L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1018L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1018L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1018L_LVB_Msk = 0xff0000

	// LUT1018H: Graphic MMU LUT entry 1018 high
	// Position of LO field.
	GFXMMU_LUT1018H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1018H_LO_Msk = 0x3ffff0

	// LUT1019L: Graphic MMU LUT entry 1019 low
	// Position of EN field.
	GFXMMU_LUT1019L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1019L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1019L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1019L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1019L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1019L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1019L_LVB_Msk = 0xff0000

	// LUT1019H: Graphic MMU LUT entry 1019 high
	// Position of LO field.
	GFXMMU_LUT1019H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1019H_LO_Msk = 0x3ffff0

	// LUT1020L: Graphic MMU LUT entry 1020 low
	// Position of EN field.
	GFXMMU_LUT1020L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1020L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1020L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1020L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1020L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1020L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1020L_LVB_Msk = 0xff0000

	// LUT1020H: Graphic MMU LUT entry 1020 high
	// Position of LO field.
	GFXMMU_LUT1020H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1020H_LO_Msk = 0x3ffff0

	// LUT1021L: Graphic MMU LUT entry 1021 low
	// Position of EN field.
	GFXMMU_LUT1021L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1021L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1021L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1021L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1021L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1021L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1021L_LVB_Msk = 0xff0000

	// LUT1021H: Graphic MMU LUT entry 1021 high
	// Position of LO field.
	GFXMMU_LUT1021H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1021H_LO_Msk = 0x3ffff0

	// LUT1022L: Graphic MMU LUT entry 1022 low
	// Position of EN field.
	GFXMMU_LUT1022L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1022L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1022L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1022L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1022L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1022L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1022L_LVB_Msk = 0xff0000

	// LUT1022H: Graphic MMU LUT entry 1022 high
	// Position of LO field.
	GFXMMU_LUT1022H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1022H_LO_Msk = 0x3ffff0

	// LUT1023L: Graphic MMU LUT entry 1023 low
	// Position of EN field.
	GFXMMU_LUT1023L_EN_Pos = 0x0
	// Bit mask of EN field.
	GFXMMU_LUT1023L_EN_Msk = 0x1
	// Bit EN.
	GFXMMU_LUT1023L_EN = 0x1
	// Position of FVB field.
	GFXMMU_LUT1023L_FVB_Pos = 0x8
	// Bit mask of FVB field.
	GFXMMU_LUT1023L_FVB_Msk = 0xff00
	// Position of LVB field.
	GFXMMU_LUT1023L_LVB_Pos = 0x10
	// Bit mask of LVB field.
	GFXMMU_LUT1023L_LVB_Msk = 0xff0000

	// LUT1023H: Graphic MMU LUT entry 1023 high
	// Position of LO field.
	GFXMMU_LUT1023H_LO_Pos = 0x4
	// Bit mask of LO field.
	GFXMMU_LUT1023H_LO_Msk = 0x3ffff0
)

// Bitfields for OCTOSPIM: OctoSPI IO Manager
const (
	// P1CR: OctoSPI IO Manager Port 1 Configuration Register
	// Position of CLKEN field.
	OCTOSPIM_P1CR_CLKEN_Pos = 0x0
	// Bit mask of CLKEN field.
	OCTOSPIM_P1CR_CLKEN_Msk = 0x1
	// Bit CLKEN.
	OCTOSPIM_P1CR_CLKEN = 0x1
	// Position of CLKSRC field.
	OCTOSPIM_P1CR_CLKSRC_Pos = 0x1
	// Bit mask of CLKSRC field.
	OCTOSPIM_P1CR_CLKSRC_Msk = 0x2
	// Bit CLKSRC.
	OCTOSPIM_P1CR_CLKSRC = 0x2
	// Position of DQSEN field.
	OCTOSPIM_P1CR_DQSEN_Pos = 0x4
	// Bit mask of DQSEN field.
	OCTOSPIM_P1CR_DQSEN_Msk = 0x10
	// Bit DQSEN.
	OCTOSPIM_P1CR_DQSEN = 0x10
	// Position of DQSSRC field.
	OCTOSPIM_P1CR_DQSSRC_Pos = 0x5
	// Bit mask of DQSSRC field.
	OCTOSPIM_P1CR_DQSSRC_Msk = 0x20
	// Bit DQSSRC.
	OCTOSPIM_P1CR_DQSSRC = 0x20
	// Position of NCSEN field.
	OCTOSPIM_P1CR_NCSEN_Pos = 0x8
	// Bit mask of NCSEN field.
	OCTOSPIM_P1CR_NCSEN_Msk = 0x100
	// Bit NCSEN.
	OCTOSPIM_P1CR_NCSEN = 0x100
	// Position of NCSSRC field.
	OCTOSPIM_P1CR_NCSSRC_Pos = 0x9
	// Bit mask of NCSSRC field.
	OCTOSPIM_P1CR_NCSSRC_Msk = 0x200
	// Bit NCSSRC.
	OCTOSPIM_P1CR_NCSSRC = 0x200
	// Position of IOLEN field.
	OCTOSPIM_P1CR_IOLEN_Pos = 0x10
	// Bit mask of IOLEN field.
	OCTOSPIM_P1CR_IOLEN_Msk = 0x10000
	// Bit IOLEN.
	OCTOSPIM_P1CR_IOLEN = 0x10000
	// Position of IOLSRC field.
	OCTOSPIM_P1CR_IOLSRC_Pos = 0x11
	// Bit mask of IOLSRC field.
	OCTOSPIM_P1CR_IOLSRC_Msk = 0x60000
	// Position of IOHEN field.
	OCTOSPIM_P1CR_IOHEN_Pos = 0x18
	// Bit mask of IOHEN field.
	OCTOSPIM_P1CR_IOHEN_Msk = 0x1000000
	// Bit IOHEN.
	OCTOSPIM_P1CR_IOHEN = 0x1000000
	// Position of IOHSRC field.
	OCTOSPIM_P1CR_IOHSRC_Pos = 0x19
	// Bit mask of IOHSRC field.
	OCTOSPIM_P1CR_IOHSRC_Msk = 0x6000000

	// P2CR: OctoSPI IO Manager Port 2 Configuration Register
	// Position of CLKEN field.
	OCTOSPIM_P2CR_CLKEN_Pos = 0x0
	// Bit mask of CLKEN field.
	OCTOSPIM_P2CR_CLKEN_Msk = 0x1
	// Bit CLKEN.
	OCTOSPIM_P2CR_CLKEN = 0x1
	// Position of CLKSRC field.
	OCTOSPIM_P2CR_CLKSRC_Pos = 0x1
	// Bit mask of CLKSRC field.
	OCTOSPIM_P2CR_CLKSRC_Msk = 0x2
	// Bit CLKSRC.
	OCTOSPIM_P2CR_CLKSRC = 0x2
	// Position of DQSEN field.
	OCTOSPIM_P2CR_DQSEN_Pos = 0x4
	// Bit mask of DQSEN field.
	OCTOSPIM_P2CR_DQSEN_Msk = 0x10
	// Bit DQSEN.
	OCTOSPIM_P2CR_DQSEN = 0x10
	// Position of DQSSRC field.
	OCTOSPIM_P2CR_DQSSRC_Pos = 0x5
	// Bit mask of DQSSRC field.
	OCTOSPIM_P2CR_DQSSRC_Msk = 0x20
	// Bit DQSSRC.
	OCTOSPIM_P2CR_DQSSRC = 0x20
	// Position of NCSEN field.
	OCTOSPIM_P2CR_NCSEN_Pos = 0x8
	// Bit mask of NCSEN field.
	OCTOSPIM_P2CR_NCSEN_Msk = 0x100
	// Bit NCSEN.
	OCTOSPIM_P2CR_NCSEN = 0x100
	// Position of NCSSRC field.
	OCTOSPIM_P2CR_NCSSRC_Pos = 0x9
	// Bit mask of NCSSRC field.
	OCTOSPIM_P2CR_NCSSRC_Msk = 0x200
	// Bit NCSSRC.
	OCTOSPIM_P2CR_NCSSRC = 0x200
	// Position of IOLEN field.
	OCTOSPIM_P2CR_IOLEN_Pos = 0x10
	// Bit mask of IOLEN field.
	OCTOSPIM_P2CR_IOLEN_Msk = 0x10000
	// Bit IOLEN.
	OCTOSPIM_P2CR_IOLEN = 0x10000
	// Position of IOLSRC field.
	OCTOSPIM_P2CR_IOLSRC_Pos = 0x11
	// Bit mask of IOLSRC field.
	OCTOSPIM_P2CR_IOLSRC_Msk = 0x60000
	// Position of IOHEN field.
	OCTOSPIM_P2CR_IOHEN_Pos = 0x18
	// Bit mask of IOHEN field.
	OCTOSPIM_P2CR_IOHEN_Msk = 0x1000000
	// Bit IOHEN.
	OCTOSPIM_P2CR_IOHEN = 0x1000000
	// Position of IOHSRC field.
	OCTOSPIM_P2CR_IOHSRC_Pos = 0x19
	// Bit mask of IOHSRC field.
	OCTOSPIM_P2CR_IOHSRC_Msk = 0x6000000
)

// Bitfields for FPU: Floting point unit
const (
	// FPCCR: Floating-point context control register
	// Position of LSPACT field.
	FPU_FPCCR_LSPACT_Pos = 0x0
	// Bit mask of LSPACT field.
	FPU_FPCCR_LSPACT_Msk = 0x1
	// Bit LSPACT.
	FPU_FPCCR_LSPACT = 0x1
	// Position of USER field.
	FPU_FPCCR_USER_Pos = 0x1
	// Bit mask of USER field.
	FPU_FPCCR_USER_Msk = 0x2
	// Bit USER.
	FPU_FPCCR_USER = 0x2
	// Position of THREAD field.
	FPU_FPCCR_THREAD_Pos = 0x3
	// Bit mask of THREAD field.
	FPU_FPCCR_THREAD_Msk = 0x8
	// Bit THREAD.
	FPU_FPCCR_THREAD = 0x8
	// Position of HFRDY field.
	FPU_FPCCR_HFRDY_Pos = 0x4
	// Bit mask of HFRDY field.
	FPU_FPCCR_HFRDY_Msk = 0x10
	// Bit HFRDY.
	FPU_FPCCR_HFRDY = 0x10
	// Position of MMRDY field.
	FPU_FPCCR_MMRDY_Pos = 0x5
	// Bit mask of MMRDY field.
	FPU_FPCCR_MMRDY_Msk = 0x20
	// Bit MMRDY.
	FPU_FPCCR_MMRDY = 0x20
	// Position of BFRDY field.
	FPU_FPCCR_BFRDY_Pos = 0x6
	// Bit mask of BFRDY field.
	FPU_FPCCR_BFRDY_Msk = 0x40
	// Bit BFRDY.
	FPU_FPCCR_BFRDY = 0x40
	// Position of MONRDY field.
	FPU_FPCCR_MONRDY_Pos = 0x8
	// Bit mask of MONRDY field.
	FPU_FPCCR_MONRDY_Msk = 0x100
	// Bit MONRDY.
	FPU_FPCCR_MONRDY = 0x100
	// Position of LSPEN field.
	FPU_FPCCR_LSPEN_Pos = 0x1e
	// Bit mask of LSPEN field.
	FPU_FPCCR_LSPEN_Msk = 0x40000000
	// Bit LSPEN.
	FPU_FPCCR_LSPEN = 0x40000000
	// Position of ASPEN field.
	FPU_FPCCR_ASPEN_Pos = 0x1f
	// Bit mask of ASPEN field.
	FPU_FPCCR_ASPEN_Msk = 0x80000000
	// Bit ASPEN.
	FPU_FPCCR_ASPEN = 0x80000000

	// FPCAR: Floating-point context address register
	// Position of ADDRESS field.
	FPU_FPCAR_ADDRESS_Pos = 0x3
	// Bit mask of ADDRESS field.
	FPU_FPCAR_ADDRESS_Msk = 0xfffffff8

	// FPSCR: Floating-point status control register
	// Position of IOC field.
	FPU_FPSCR_IOC_Pos = 0x0
	// Bit mask of IOC field.
	FPU_FPSCR_IOC_Msk = 0x1
	// Bit IOC.
	FPU_FPSCR_IOC = 0x1
	// Position of DZC field.
	FPU_FPSCR_DZC_Pos = 0x1
	// Bit mask of DZC field.
	FPU_FPSCR_DZC_Msk = 0x2
	// Bit DZC.
	FPU_FPSCR_DZC = 0x2
	// Position of OFC field.
	FPU_FPSCR_OFC_Pos = 0x2
	// Bit mask of OFC field.
	FPU_FPSCR_OFC_Msk = 0x4
	// Bit OFC.
	FPU_FPSCR_OFC = 0x4
	// Position of UFC field.
	FPU_FPSCR_UFC_Pos = 0x3
	// Bit mask of UFC field.
	FPU_FPSCR_UFC_Msk = 0x8
	// Bit UFC.
	FPU_FPSCR_UFC = 0x8
	// Position of IXC field.
	FPU_FPSCR_IXC_Pos = 0x4
	// Bit mask of IXC field.
	FPU_FPSCR_IXC_Msk = 0x10
	// Bit IXC.
	FPU_FPSCR_IXC = 0x10
	// Position of IDC field.
	FPU_FPSCR_IDC_Pos = 0x7
	// Bit mask of IDC field.
	FPU_FPSCR_IDC_Msk = 0x80
	// Bit IDC.
	FPU_FPSCR_IDC = 0x80
	// Position of RMode field.
	FPU_FPSCR_RMode_Pos = 0x16
	// Bit mask of RMode field.
	FPU_FPSCR_RMode_Msk = 0xc00000
	// Position of FZ field.
	FPU_FPSCR_FZ_Pos = 0x18
	// Bit mask of FZ field.
	FPU_FPSCR_FZ_Msk = 0x1000000
	// Bit FZ.
	FPU_FPSCR_FZ = 0x1000000
	// Position of DN field.
	FPU_FPSCR_DN_Pos = 0x19
	// Bit mask of DN field.
	FPU_FPSCR_DN_Msk = 0x2000000
	// Bit DN.
	FPU_FPSCR_DN = 0x2000000
	// Position of AHP field.
	FPU_FPSCR_AHP_Pos = 0x1a
	// Bit mask of AHP field.
	FPU_FPSCR_AHP_Msk = 0x4000000
	// Bit AHP.
	FPU_FPSCR_AHP = 0x4000000
	// Position of V field.
	FPU_FPSCR_V_Pos = 0x1c
	// Bit mask of V field.
	FPU_FPSCR_V_Msk = 0x10000000
	// Bit V.
	FPU_FPSCR_V = 0x10000000
	// Position of C field.
	FPU_FPSCR_C_Pos = 0x1d
	// Bit mask of C field.
	FPU_FPSCR_C_Msk = 0x20000000
	// Bit C.
	FPU_FPSCR_C = 0x20000000
	// Position of Z field.
	FPU_FPSCR_Z_Pos = 0x1e
	// Bit mask of Z field.
	FPU_FPSCR_Z_Msk = 0x40000000
	// Bit Z.
	FPU_FPSCR_Z = 0x40000000
	// Position of N field.
	FPU_FPSCR_N_Pos = 0x1f
	// Bit mask of N field.
	FPU_FPSCR_N_Msk = 0x80000000
	// Bit N.
	FPU_FPSCR_N = 0x80000000
)

// Bitfields for MPU: Memory protection unit
const (
	// MPU_TYPER: MPU type register
	// Position of SEPARATE field.
	MPU_MPU_TYPER_SEPARATE_Pos = 0x0
	// Bit mask of SEPARATE field.
	MPU_MPU_TYPER_SEPARATE_Msk = 0x1
	// Bit SEPARATE.
	MPU_MPU_TYPER_SEPARATE = 0x1
	// Position of DREGION field.
	MPU_MPU_TYPER_DREGION_Pos = 0x8
	// Bit mask of DREGION field.
	MPU_MPU_TYPER_DREGION_Msk = 0xff00
	// Position of IREGION field.
	MPU_MPU_TYPER_IREGION_Pos = 0x10
	// Bit mask of IREGION field.
	MPU_MPU_TYPER_IREGION_Msk = 0xff0000

	// MPU_CTRL: MPU control register
	// Position of ENABLE field.
	MPU_MPU_CTRL_ENABLE_Pos = 0x0
	// Bit mask of ENABLE field.
	MPU_MPU_CTRL_ENABLE_Msk = 0x1
	// Bit ENABLE.
	MPU_MPU_CTRL_ENABLE = 0x1
	// Position of HFNMIENA field.
	MPU_MPU_CTRL_HFNMIENA_Pos = 0x1
	// Bit mask of HFNMIENA field.
	MPU_MPU_CTRL_HFNMIENA_Msk = 0x2
	// Bit HFNMIENA.
	MPU_MPU_CTRL_HFNMIENA = 0x2
	// Position of PRIVDEFENA field.
	MPU_MPU_CTRL_PRIVDEFENA_Pos = 0x2
	// Bit mask of PRIVDEFENA field.
	MPU_MPU_CTRL_PRIVDEFENA_Msk = 0x4
	// Bit PRIVDEFENA.
	MPU_MPU_CTRL_PRIVDEFENA = 0x4

	// MPU_RNR: MPU region number register
	// Position of REGION field.
	MPU_MPU_RNR_REGION_Pos = 0x0
	// Bit mask of REGION field.
	MPU_MPU_RNR_REGION_Msk = 0xff

	// MPU_RBAR: MPU region base address register
	// Position of REGION field.
	MPU_MPU_RBAR_REGION_Pos = 0x0
	// Bit mask of REGION field.
	MPU_MPU_RBAR_REGION_Msk = 0xf
	// Position of VALID field.
	MPU_MPU_RBAR_VALID_Pos = 0x4
	// Bit mask of VALID field.
	MPU_MPU_RBAR_VALID_Msk = 0x10
	// Bit VALID.
	MPU_MPU_RBAR_VALID = 0x10
	// Position of ADDR field.
	MPU_MPU_RBAR_ADDR_Pos = 0x5
	// Bit mask of ADDR field.
	MPU_MPU_RBAR_ADDR_Msk = 0xffffffe0

	// MPU_RASR: MPU region attribute and size register
	// Position of ENABLE field.
	MPU_MPU_RASR_ENABLE_Pos = 0x0
	// Bit mask of ENABLE field.
	MPU_MPU_RASR_ENABLE_Msk = 0x1
	// Bit ENABLE.
	MPU_MPU_RASR_ENABLE = 0x1
	// Position of SIZE field.
	MPU_MPU_RASR_SIZE_Pos = 0x1
	// Bit mask of SIZE field.
	MPU_MPU_RASR_SIZE_Msk = 0x3e
	// Position of SRD field.
	MPU_MPU_RASR_SRD_Pos = 0x8
	// Bit mask of SRD field.
	MPU_MPU_RASR_SRD_Msk = 0xff00
	// Position of B field.
	MPU_MPU_RASR_B_Pos = 0x10
	// Bit mask of B field.
	MPU_MPU_RASR_B_Msk = 0x10000
	// Bit B.
	MPU_MPU_RASR_B = 0x10000
	// Position of C field.
	MPU_MPU_RASR_C_Pos = 0x11
	// Bit mask of C field.
	MPU_MPU_RASR_C_Msk = 0x20000
	// Bit C.
	MPU_MPU_RASR_C = 0x20000
	// Position of S field.
	MPU_MPU_RASR_S_Pos = 0x12
	// Bit mask of S field.
	MPU_MPU_RASR_S_Msk = 0x40000
	// Bit S.
	MPU_MPU_RASR_S = 0x40000
	// Position of TEX field.
	MPU_MPU_RASR_TEX_Pos = 0x13
	// Bit mask of TEX field.
	MPU_MPU_RASR_TEX_Msk = 0x380000
	// Position of AP field.
	MPU_MPU_RASR_AP_Pos = 0x18
	// Bit mask of AP field.
	MPU_MPU_RASR_AP_Msk = 0x7000000
	// Position of XN field.
	MPU_MPU_RASR_XN_Pos = 0x1c
	// Bit mask of XN field.
	MPU_MPU_RASR_XN_Msk = 0x10000000
	// Bit XN.
	MPU_MPU_RASR_XN = 0x10000000
)

// Bitfields for STK: SysTick timer
const (
	// CTRL: SysTick control and status register
	// Position of ENABLE field.
	STK_CTRL_ENABLE_Pos = 0x0
	// Bit mask of ENABLE field.
	STK_CTRL_ENABLE_Msk = 0x1
	// Bit ENABLE.
	STK_CTRL_ENABLE = 0x1
	// Position of TICKINT field.
	STK_CTRL_TICKINT_Pos = 0x1
	// Bit mask of TICKINT field.
	STK_CTRL_TICKINT_Msk = 0x2
	// Bit TICKINT.
	STK_CTRL_TICKINT = 0x2
	// Position of CLKSOURCE field.
	STK_CTRL_CLKSOURCE_Pos = 0x2
	// Bit mask of CLKSOURCE field.
	STK_CTRL_CLKSOURCE_Msk = 0x4
	// Bit CLKSOURCE.
	STK_CTRL_CLKSOURCE = 0x4
	// Position of COUNTFLAG field.
	STK_CTRL_COUNTFLAG_Pos = 0x10
	// Bit mask of COUNTFLAG field.
	STK_CTRL_COUNTFLAG_Msk = 0x10000
	// Bit COUNTFLAG.
	STK_CTRL_COUNTFLAG = 0x10000

	// LOAD: SysTick reload value register
	// Position of RELOAD field.
	STK_LOAD_RELOAD_Pos = 0x0
	// Bit mask of RELOAD field.
	STK_LOAD_RELOAD_Msk = 0xffffff

	// VAL: SysTick current value register
	// Position of CURRENT field.
	STK_VAL_CURRENT_Pos = 0x0
	// Bit mask of CURRENT field.
	STK_VAL_CURRENT_Msk = 0xffffff

	// CALIB: SysTick calibration value register
	// Position of TENMS field.
	STK_CALIB_TENMS_Pos = 0x0
	// Bit mask of TENMS field.
	STK_CALIB_TENMS_Msk = 0xffffff
	// Position of SKEW field.
	STK_CALIB_SKEW_Pos = 0x1e
	// Bit mask of SKEW field.
	STK_CALIB_SKEW_Msk = 0x40000000
	// Bit SKEW.
	STK_CALIB_SKEW = 0x40000000
	// Position of NOREF field.
	STK_CALIB_NOREF_Pos = 0x1f
	// Bit mask of NOREF field.
	STK_CALIB_NOREF_Msk = 0x80000000
	// Bit NOREF.
	STK_CALIB_NOREF = 0x80000000
)

// Bitfields for SCB: System control block
const (
	// CPUID: CPUID base register
	// Position of Revision field.
	SCB_CPUID_Revision_Pos = 0x0
	// Bit mask of Revision field.
	SCB_CPUID_Revision_Msk = 0xf
	// Position of PartNo field.
	SCB_CPUID_PartNo_Pos = 0x4
	// Bit mask of PartNo field.
	SCB_CPUID_PartNo_Msk = 0xfff0
	// Position of Constant field.
	SCB_CPUID_Constant_Pos = 0x10
	// Bit mask of Constant field.
	SCB_CPUID_Constant_Msk = 0xf0000
	// Position of Variant field.
	SCB_CPUID_Variant_Pos = 0x14
	// Bit mask of Variant field.
	SCB_CPUID_Variant_Msk = 0xf00000
	// Position of Implementer field.
	SCB_CPUID_Implementer_Pos = 0x18
	// Bit mask of Implementer field.
	SCB_CPUID_Implementer_Msk = 0xff000000

	// ICSR: Interrupt control and state register
	// Position of VECTACTIVE field.
	SCB_ICSR_VECTACTIVE_Pos = 0x0
	// Bit mask of VECTACTIVE field.
	SCB_ICSR_VECTACTIVE_Msk = 0x1ff
	// Position of RETTOBASE field.
	SCB_ICSR_RETTOBASE_Pos = 0xb
	// Bit mask of RETTOBASE field.
	SCB_ICSR_RETTOBASE_Msk = 0x800
	// Bit RETTOBASE.
	SCB_ICSR_RETTOBASE = 0x800
	// Position of VECTPENDING field.
	SCB_ICSR_VECTPENDING_Pos = 0xc
	// Bit mask of VECTPENDING field.
	SCB_ICSR_VECTPENDING_Msk = 0x7f000
	// Position of ISRPENDING field.
	SCB_ICSR_ISRPENDING_Pos = 0x16
	// Bit mask of ISRPENDING field.
	SCB_ICSR_ISRPENDING_Msk = 0x400000
	// Bit ISRPENDING.
	SCB_ICSR_ISRPENDING = 0x400000
	// Position of PENDSTCLR field.
	SCB_ICSR_PENDSTCLR_Pos = 0x19
	// Bit mask of PENDSTCLR field.
	SCB_ICSR_PENDSTCLR_Msk = 0x2000000
	// Bit PENDSTCLR.
	SCB_ICSR_PENDSTCLR = 0x2000000
	// Position of PENDSTSET field.
	SCB_ICSR_PENDSTSET_Pos = 0x1a
	// Bit mask of PENDSTSET field.
	SCB_ICSR_PENDSTSET_Msk = 0x4000000
	// Bit PENDSTSET.
	SCB_ICSR_PENDSTSET = 0x4000000
	// Position of PENDSVCLR field.
	SCB_ICSR_PENDSVCLR_Pos = 0x1b
	// Bit mask of PENDSVCLR field.
	SCB_ICSR_PENDSVCLR_Msk = 0x8000000
	// Bit PENDSVCLR.
	SCB_ICSR_PENDSVCLR = 0x8000000
	// Position of PENDSVSET field.
	SCB_ICSR_PENDSVSET_Pos = 0x1c
	// Bit mask of PENDSVSET field.
	SCB_ICSR_PENDSVSET_Msk = 0x10000000
	// Bit PENDSVSET.
	SCB_ICSR_PENDSVSET = 0x10000000
	// Position of NMIPENDSET field.
	SCB_ICSR_NMIPENDSET_Pos = 0x1f
	// Bit mask of NMIPENDSET field.
	SCB_ICSR_NMIPENDSET_Msk = 0x80000000
	// Bit NMIPENDSET.
	SCB_ICSR_NMIPENDSET = 0x80000000

	// VTOR: Vector table offset register
	// Position of TBLOFF field.
	SCB_VTOR_TBLOFF_Pos = 0x9
	// Bit mask of TBLOFF field.
	SCB_VTOR_TBLOFF_Msk = 0x3ffffe00

	// AIRCR: Application interrupt and reset control register
	// Position of VECTRESET field.
	SCB_AIRCR_VECTRESET_Pos = 0x0
	// Bit mask of VECTRESET field.
	SCB_AIRCR_VECTRESET_Msk = 0x1
	// Bit VECTRESET.
	SCB_AIRCR_VECTRESET = 0x1
	// Position of VECTCLRACTIVE field.
	SCB_AIRCR_VECTCLRACTIVE_Pos = 0x1
	// Bit mask of VECTCLRACTIVE field.
	SCB_AIRCR_VECTCLRACTIVE_Msk = 0x2
	// Bit VECTCLRACTIVE.
	SCB_AIRCR_VECTCLRACTIVE = 0x2
	// Position of SYSRESETREQ field.
	SCB_AIRCR_SYSRESETREQ_Pos = 0x2
	// Bit mask of SYSRESETREQ field.
	SCB_AIRCR_SYSRESETREQ_Msk = 0x4
	// Bit SYSRESETREQ.
	SCB_AIRCR_SYSRESETREQ = 0x4
	// Position of PRIGROUP field.
	SCB_AIRCR_PRIGROUP_Pos = 0x8
	// Bit mask of PRIGROUP field.
	SCB_AIRCR_PRIGROUP_Msk = 0x700
	// Position of ENDIANESS field.
	SCB_AIRCR_ENDIANESS_Pos = 0xf
	// Bit mask of ENDIANESS field.
	SCB_AIRCR_ENDIANESS_Msk = 0x8000
	// Bit ENDIANESS.
	SCB_AIRCR_ENDIANESS = 0x8000
	// Position of VECTKEYSTAT field.
	SCB_AIRCR_VECTKEYSTAT_Pos = 0x10
	// Bit mask of VECTKEYSTAT field.
	SCB_AIRCR_VECTKEYSTAT_Msk = 0xffff0000

	// SCR: System control register
	// Position of SLEEPONEXIT field.
	SCB_SCR_SLEEPONEXIT_Pos = 0x1
	// Bit mask of SLEEPONEXIT field.
	SCB_SCR_SLEEPONEXIT_Msk = 0x2
	// Bit SLEEPONEXIT.
	SCB_SCR_SLEEPONEXIT = 0x2
	// Position of SLEEPDEEP field.
	SCB_SCR_SLEEPDEEP_Pos = 0x2
	// Bit mask of SLEEPDEEP field.
	SCB_SCR_SLEEPDEEP_Msk = 0x4
	// Bit SLEEPDEEP.
	SCB_SCR_SLEEPDEEP = 0x4
	// Position of SEVEONPEND field.
	SCB_SCR_SEVEONPEND_Pos = 0x4
	// Bit mask of SEVEONPEND field.
	SCB_SCR_SEVEONPEND_Msk = 0x10
	// Bit SEVEONPEND.
	SCB_SCR_SEVEONPEND = 0x10

	// CCR: Configuration and control register
	// Position of NONBASETHRDENA field.
	SCB_CCR_NONBASETHRDENA_Pos = 0x0
	// Bit mask of NONBASETHRDENA field.
	SCB_CCR_NONBASETHRDENA_Msk = 0x1
	// Bit NONBASETHRDENA.
	SCB_CCR_NONBASETHRDENA = 0x1
	// Position of USERSETMPEND field.
	SCB_CCR_USERSETMPEND_Pos = 0x1
	// Bit mask of USERSETMPEND field.
	SCB_CCR_USERSETMPEND_Msk = 0x2
	// Bit USERSETMPEND.
	SCB_CCR_USERSETMPEND = 0x2
	// Position of UNALIGN__TRP field.
	SCB_CCR_UNALIGN__TRP_Pos = 0x3
	// Bit mask of UNALIGN__TRP field.
	SCB_CCR_UNALIGN__TRP_Msk = 0x8
	// Bit UNALIGN__TRP.
	SCB_CCR_UNALIGN__TRP = 0x8
	// Position of DIV_0_TRP field.
	SCB_CCR_DIV_0_TRP_Pos = 0x4
	// Bit mask of DIV_0_TRP field.
	SCB_CCR_DIV_0_TRP_Msk = 0x10
	// Bit DIV_0_TRP.
	SCB_CCR_DIV_0_TRP = 0x10
	// Position of BFHFNMIGN field.
	SCB_CCR_BFHFNMIGN_Pos = 0x8
	// Bit mask of BFHFNMIGN field.
	SCB_CCR_BFHFNMIGN_Msk = 0x100
	// Bit BFHFNMIGN.
	SCB_CCR_BFHFNMIGN = 0x100
	// Position of STKALIGN field.
	SCB_CCR_STKALIGN_Pos = 0x9
	// Bit mask of STKALIGN field.
	SCB_CCR_STKALIGN_Msk = 0x200
	// Bit STKALIGN.
	SCB_CCR_STKALIGN = 0x200

	// SHPR1: System handler priority registers
	// Position of PRI_4 field.
	SCB_SHPR1_PRI_4_Pos = 0x0
	// Bit mask of PRI_4 field.
	SCB_SHPR1_PRI_4_Msk = 0xff
	// Position of PRI_5 field.
	SCB_SHPR1_PRI_5_Pos = 0x8
	// Bit mask of PRI_5 field.
	SCB_SHPR1_PRI_5_Msk = 0xff00
	// Position of PRI_6 field.
	SCB_SHPR1_PRI_6_Pos = 0x10
	// Bit mask of PRI_6 field.
	SCB_SHPR1_PRI_6_Msk = 0xff0000

	// SHPR2: System handler priority registers
	// Position of PRI_11 field.
	SCB_SHPR2_PRI_11_Pos = 0x18
	// Bit mask of PRI_11 field.
	SCB_SHPR2_PRI_11_Msk = 0xff000000

	// SHPR3: System handler priority registers
	// Position of PRI_14 field.
	SCB_SHPR3_PRI_14_Pos = 0x10
	// Bit mask of PRI_14 field.
	SCB_SHPR3_PRI_14_Msk = 0xff0000
	// Position of PRI_15 field.
	SCB_SHPR3_PRI_15_Pos = 0x18
	// Bit mask of PRI_15 field.
	SCB_SHPR3_PRI_15_Msk = 0xff000000

	// SHCSR: System handler control and state register
	// Position of MEMFAULTACT field.
	SCB_SHCSR_MEMFAULTACT_Pos = 0x0
	// Bit mask of MEMFAULTACT field.
	SCB_SHCSR_MEMFAULTACT_Msk = 0x1
	// Bit MEMFAULTACT.
	SCB_SHCSR_MEMFAULTACT = 0x1
	// Position of BUSFAULTACT field.
	SCB_SHCSR_BUSFAULTACT_Pos = 0x1
	// Bit mask of BUSFAULTACT field.
	SCB_SHCSR_BUSFAULTACT_Msk = 0x2
	// Bit BUSFAULTACT.
	SCB_SHCSR_BUSFAULTACT = 0x2
	// Position of USGFAULTACT field.
	SCB_SHCSR_USGFAULTACT_Pos = 0x3
	// Bit mask of USGFAULTACT field.
	SCB_SHCSR_USGFAULTACT_Msk = 0x8
	// Bit USGFAULTACT.
	SCB_SHCSR_USGFAULTACT = 0x8
	// Position of SVCALLACT field.
	SCB_SHCSR_SVCALLACT_Pos = 0x7
	// Bit mask of SVCALLACT field.
	SCB_SHCSR_SVCALLACT_Msk = 0x80
	// Bit SVCALLACT.
	SCB_SHCSR_SVCALLACT = 0x80
	// Position of MONITORACT field.
	SCB_SHCSR_MONITORACT_Pos = 0x8
	// Bit mask of MONITORACT field.
	SCB_SHCSR_MONITORACT_Msk = 0x100
	// Bit MONITORACT.
	SCB_SHCSR_MONITORACT = 0x100
	// Position of PENDSVACT field.
	SCB_SHCSR_PENDSVACT_Pos = 0xa
	// Bit mask of PENDSVACT field.
	SCB_SHCSR_PENDSVACT_Msk = 0x400
	// Bit PENDSVACT.
	SCB_SHCSR_PENDSVACT = 0x400
	// Position of SYSTICKACT field.
	SCB_SHCSR_SYSTICKACT_Pos = 0xb
	// Bit mask of SYSTICKACT field.
	SCB_SHCSR_SYSTICKACT_Msk = 0x800
	// Bit SYSTICKACT.
	SCB_SHCSR_SYSTICKACT = 0x800
	// Position of USGFAULTPENDED field.
	SCB_SHCSR_USGFAULTPENDED_Pos = 0xc
	// Bit mask of USGFAULTPENDED field.
	SCB_SHCSR_USGFAULTPENDED_Msk = 0x1000
	// Bit USGFAULTPENDED.
	SCB_SHCSR_USGFAULTPENDED = 0x1000
	// Position of MEMFAULTPENDED field.
	SCB_SHCSR_MEMFAULTPENDED_Pos = 0xd
	// Bit mask of MEMFAULTPENDED field.
	SCB_SHCSR_MEMFAULTPENDED_Msk = 0x2000
	// Bit MEMFAULTPENDED.
	SCB_SHCSR_MEMFAULTPENDED = 0x2000
	// Position of BUSFAULTPENDED field.
	SCB_SHCSR_BUSFAULTPENDED_Pos = 0xe
	// Bit mask of BUSFAULTPENDED field.
	SCB_SHCSR_BUSFAULTPENDED_Msk = 0x4000
	// Bit BUSFAULTPENDED.
	SCB_SHCSR_BUSFAULTPENDED = 0x4000
	// Position of SVCALLPENDED field.
	SCB_SHCSR_SVCALLPENDED_Pos = 0xf
	// Bit mask of SVCALLPENDED field.
	SCB_SHCSR_SVCALLPENDED_Msk = 0x8000
	// Bit SVCALLPENDED.
	SCB_SHCSR_SVCALLPENDED = 0x8000
	// Position of MEMFAULTENA field.
	SCB_SHCSR_MEMFAULTENA_Pos = 0x10
	// Bit mask of MEMFAULTENA field.
	SCB_SHCSR_MEMFAULTENA_Msk = 0x10000
	// Bit MEMFAULTENA.
	SCB_SHCSR_MEMFAULTENA = 0x10000
	// Position of BUSFAULTENA field.
	SCB_SHCSR_BUSFAULTENA_Pos = 0x11
	// Bit mask of BUSFAULTENA field.
	SCB_SHCSR_BUSFAULTENA_Msk = 0x20000
	// Bit BUSFAULTENA.
	SCB_SHCSR_BUSFAULTENA = 0x20000
	// Position of USGFAULTENA field.
	SCB_SHCSR_USGFAULTENA_Pos = 0x12
	// Bit mask of USGFAULTENA field.
	SCB_SHCSR_USGFAULTENA_Msk = 0x40000
	// Bit USGFAULTENA.
	SCB_SHCSR_USGFAULTENA = 0x40000

	// CFSR_UFSR_BFSR_MMFSR: Configurable fault status register
	// Position of IACCVIOL field.
	SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL_Pos = 0x1
	// Bit mask of IACCVIOL field.
	SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL_Msk = 0x2
	// Bit IACCVIOL.
	SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL = 0x2
	// Position of MUNSTKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR_Pos = 0x3
	// Bit mask of MUNSTKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR_Msk = 0x8
	// Bit MUNSTKERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR = 0x8
	// Position of MSTKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR_Pos = 0x4
	// Bit mask of MSTKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR_Msk = 0x10
	// Bit MSTKERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR = 0x10
	// Position of MLSPERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR_Pos = 0x5
	// Bit mask of MLSPERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR_Msk = 0x20
	// Bit MLSPERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR = 0x20
	// Position of MMARVALID field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID_Pos = 0x7
	// Bit mask of MMARVALID field.
	SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID_Msk = 0x80
	// Bit MMARVALID.
	SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID = 0x80
	// Position of IBUSERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR_Pos = 0x8
	// Bit mask of IBUSERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR_Msk = 0x100
	// Bit IBUSERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR = 0x100
	// Position of PRECISERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR_Pos = 0x9
	// Bit mask of PRECISERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR_Msk = 0x200
	// Bit PRECISERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR = 0x200
	// Position of IMPRECISERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR_Pos = 0xa
	// Bit mask of IMPRECISERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR_Msk = 0x400
	// Bit IMPRECISERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR = 0x400
	// Position of UNSTKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR_Pos = 0xb
	// Bit mask of UNSTKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR_Msk = 0x800
	// Bit UNSTKERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR = 0x800
	// Position of STKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_STKERR_Pos = 0xc
	// Bit mask of STKERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_STKERR_Msk = 0x1000
	// Bit STKERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_STKERR = 0x1000
	// Position of LSPERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR_Pos = 0xd
	// Bit mask of LSPERR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR_Msk = 0x2000
	// Bit LSPERR.
	SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR = 0x2000
	// Position of BFARVALID field.
	SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID_Pos = 0xf
	// Bit mask of BFARVALID field.
	SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID_Msk = 0x8000
	// Bit BFARVALID.
	SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID = 0x8000
	// Position of UNDEFINSTR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR_Pos = 0x10
	// Bit mask of UNDEFINSTR field.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR_Msk = 0x10000
	// Bit UNDEFINSTR.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR = 0x10000
	// Position of INVSTATE field.
	SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE_Pos = 0x11
	// Bit mask of INVSTATE field.
	SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE_Msk = 0x20000
	// Bit INVSTATE.
	SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE = 0x20000
	// Position of INVPC field.
	SCB_CFSR_UFSR_BFSR_MMFSR_INVPC_Pos = 0x12
	// Bit mask of INVPC field.
	SCB_CFSR_UFSR_BFSR_MMFSR_INVPC_Msk = 0x40000
	// Bit INVPC.
	SCB_CFSR_UFSR_BFSR_MMFSR_INVPC = 0x40000
	// Position of NOCP field.
	SCB_CFSR_UFSR_BFSR_MMFSR_NOCP_Pos = 0x13
	// Bit mask of NOCP field.
	SCB_CFSR_UFSR_BFSR_MMFSR_NOCP_Msk = 0x80000
	// Bit NOCP.
	SCB_CFSR_UFSR_BFSR_MMFSR_NOCP = 0x80000
	// Position of UNALIGNED field.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED_Pos = 0x18
	// Bit mask of UNALIGNED field.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED_Msk = 0x1000000
	// Bit UNALIGNED.
	SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED = 0x1000000
	// Position of DIVBYZERO field.
	SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO_Pos = 0x19
	// Bit mask of DIVBYZERO field.
	SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO_Msk = 0x2000000
	// Bit DIVBYZERO.
	SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO = 0x2000000

	// HFSR: Hard fault status register
	// Position of VECTTBL field.
	SCB_HFSR_VECTTBL_Pos = 0x1
	// Bit mask of VECTTBL field.
	SCB_HFSR_VECTTBL_Msk = 0x2
	// Bit VECTTBL.
	SCB_HFSR_VECTTBL = 0x2
	// Position of FORCED field.
	SCB_HFSR_FORCED_Pos = 0x1e
	// Bit mask of FORCED field.
	SCB_HFSR_FORCED_Msk = 0x40000000
	// Bit FORCED.
	SCB_HFSR_FORCED = 0x40000000
	// Position of DEBUG_VT field.
	SCB_HFSR_DEBUG_VT_Pos = 0x1f
	// Bit mask of DEBUG_VT field.
	SCB_HFSR_DEBUG_VT_Msk = 0x80000000
	// Bit DEBUG_VT.
	SCB_HFSR_DEBUG_VT = 0x80000000

	// MMFAR: Memory management fault address register
	// Position of MMFAR field.
	SCB_MMFAR_MMFAR_Pos = 0x0
	// Bit mask of MMFAR field.
	SCB_MMFAR_MMFAR_Msk = 0xffffffff

	// BFAR: Bus fault address register
	// Position of BFAR field.
	SCB_BFAR_BFAR_Pos = 0x0
	// Bit mask of BFAR field.
	SCB_BFAR_BFAR_Msk = 0xffffffff

	// AFSR: Auxiliary fault status register
	// Position of IMPDEF field.
	SCB_AFSR_IMPDEF_Pos = 0x0
	// Bit mask of IMPDEF field.
	SCB_AFSR_IMPDEF_Msk = 0xffffffff
)
