{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680199158441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680199158442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 20:59:18 2023 " "Processing started: Thu Mar 30 20:59:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680199158442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1680199158442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1680199158442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1680199158794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1680199158794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c top.sv(136) " "Verilog HDL Declaration information at top.sv(136): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1680199170455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b top.sv(147) " "Verilog HDL Declaration information at top.sv(147): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 147 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1680199170455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680199170457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680199170457 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seven_segment_4_digits.sv " "Can't analyze file -- file seven_segment_4_digits.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1680199170461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digilent_pmod_mic3_spi_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file digilent_pmod_mic3_spi_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digilent_pmod_mic3_spi_receiver " "Found entity 1: digilent_pmod_mic3_spi_receiver" {  } { { "digilent_pmod_mic3_spi_receiver.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/digilent_pmod_mic3_spi_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680199170470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680199170470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1680199170503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance top.sv(43) " "Verilog HDL or VHDL warning at top.sv(43): object \"distance\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1680199170505 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter top.sv(241) " "Verilog HDL or VHDL warning at top.sv(241): object \"letter\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1680199170505 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(94) " "Verilog HDL assignment warning at top.sv(94): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170506 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top.sv(88) " "Verilog HDL assignment warning at top.sv(88): truncated value with size 32 to match size of target (20)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170506 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(114) " "Verilog HDL assignment warning at top.sv(114): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170507 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(115) " "Verilog HDL assignment warning at top.sv(115): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170508 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(116) " "Verilog HDL assignment warning at top.sv(116): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170509 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(117) " "Verilog HDL assignment warning at top.sv(117): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170510 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(118) " "Verilog HDL assignment warning at top.sv(118): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170511 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(119) " "Verilog HDL assignment warning at top.sv(119): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170512 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(120) " "Verilog HDL assignment warning at top.sv(120): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170513 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(121) " "Verilog HDL assignment warning at top.sv(121): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170514 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(122) " "Verilog HDL assignment warning at top.sv(122): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170515 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(123) " "Verilog HDL assignment warning at top.sv(123): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170516 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(124) " "Verilog HDL assignment warning at top.sv(124): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170517 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 1 top.sv(125) " "Verilog HDL assignment warning at top.sv(125): truncated value with size 20 to match size of target (1)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170519 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 top.sv(173) " "Verilog HDL assignment warning at top.sv(173): truncated value with size 32 to match size of target (18)" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1680199170519 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(194) " "Verilog HDL Case Statement information at top.sv(194): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 194 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1680199170520 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(244) " "Verilog HDL Case Statement information at top.sv(244): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 244 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1680199170521 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digilent_pmod_mic3_spi_receiver digilent_pmod_mic3_spi_receiver:i_microphone " "Elaborating entity \"digilent_pmod_mic3_spi_receiver\" for hierarchy \"digilent_pmod_mic3_spi_receiver:i_microphone\"" {  } { { "top.sv" "i_microphone" { Text "C:/FPGA_Projects/STUDY/day_6/My01/top.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680199170544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA_Projects/STUDY/day_6/My01/output_files/top.map.smsg " "Generated suppressed messages file C:/FPGA_Projects/STUDY/day_6/My01/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1680199170651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680199170666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 20:59:30 2023 " "Processing ended: Thu Mar 30 20:59:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680199170666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680199170666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680199170666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680199170666 ""}
