Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/extended_otp","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/extended_otp.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":26,"01b":26,"02000000011a00006a37657300000000":144,"02a6000001000200cffc17b20bcbf96a":144,"0bb88ba99d3a8b1d92075c67bcc047d2":144,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":144,"0x0":[3,13,17,137],"0x00":[3,21,41,55,71,86,102,116,130],"0x0000":141,"0x00000000":[21,47,63,78,94,108],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[17,21,144],"0x0000006e":140,"0x0000007f":140,"0x0000b000":108,"0x0000efff":108,"0x0001":23,"0x0002":23,"0x0002u":3,"0x0004":23,"0x0005u":7,"0x0008":23,"0x000au":[3,24],"0x000bu":[23,24],"0x000cu":[24,26],"0x000du":[24,27],"0x000eu":[24,25],"0x001":[41,55],"0x0010":23,"0x0020":23,"0x0020u":3,"0x003":[41,55,71,86],"0x00300000":[47,63,78,108],"0x003000ff":[47,63,78,108],"0x0040":[41,55],"0x005":[41,55],"0x006":[41,55],"0x00a00000":[47,63,78,94,108],"0x00a003ff":[63,78],"0x00a007ff":[94,108],"0x00a10000":[63,78,94,108],"0x00a107ff":[63,78,94,108],"0x00a20000":[63,78,94,108],"0x00a207ff":[63,78,94,108],"0x00a30000":[63,78,94,108],"0x00a301ff":94,"0x00a303ff":[63,78,108],"0x00a307ff":47,"0x00a60000":108,"0x00a61fff":108,"0x00a70000":108,"0x00a71fff":108,"0x00ac0000":108,"0x00ac0fff":108,"0x00ad0000":108,"0x00ad0fff":108,"0x00c0":[41,55,71,86],"0x01":[5,37,51,67,71,82,86,98,102,112,116,126,130,144],"0x0100":5,"0x01000000":47,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[41,55],"0x0180":[41,55],"0x01a":[41,55],"0x01c":[41,55],"0x01cc0000":140,"0x01e":[41,55],"0x01ff0000":140,"0x02":[41,51,55,67,71,82,86,98,102,112,116,126,130,144],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":23,"0x021":[41,55],"0x03":[41,55,71,86,102,112,116,130],"0x04":[71,86,112,116,130],"0x04210000":47,"0x042101ff":47,"0x043":41,"0x044":41,"0x045":41,"0x05":[71,86,102,116,130],"0x053f0000":94,"0x053f00ff":94,"0x06":[51,98,102,112,116,126,130],"0x061":[71,86],"0x062":[71,86],"0x064":[71,86],"0x0682":[41,55],"0x0683":[41,55],"0x068d":[41,55],"0x068e":[41,55],"0x068f":[41,55],"0x06a0":[41,55],"0x06a1":[41,55],"0x06a2":[41,55],"0x07":[51,71,86,98,102,112,116,126,130],"0x070a":[41,55],"0x070d":[41,55],"0x070f":[41,55],"0x0710":[41,55],"0x0711":[41,55],"0x0712":[41,55],"0x0713":[41,55],"0x0714":[41,55],"0x0715":[41,55],"0x0716":[41,55],"0x0717":[41,55],"0x0718":[41,55],"0x0719":[41,55],"0x071a":[41,55],"0x071b":[41,55],"0x071c":[41,55],"0x071d":[41,55],"0x071e":[41,55],"0x0783":[41,55],"0x079":[116,130],"0x0790":[41,55],"0x0791":[41,55],"0x0792":[41,55],"0x0793":[41,55],"0x0794":55,"0x0795":55,"0x0796":[41,55],"0x0797":[41,55],"0x0798":[41,55],"0x0799":[41,55],"0x079a":[41,55],"0x079b":[41,55],"0x079c":55,"0x079d":55,"0x07a":[116,130],"0x07a3":[41,55],"0x07a4":[41,55],"0x07a5":[41,55],"0x07a6":[41,55],"0x07a7":55,"0x07a8":55,"0x07a9":[41,55],"0x07aa":[41,55],"0x07ab":[41,55],"0x07ac":[41,55],"0x07ad":[41,55],"0x07ae":[41,55],"0x07af":[41,55],"0x07b":[102,116],"0x07b0":[41,55],"0x07b1":[41,55],"0x07b2":[41,55],"0x07b3":[41,55],"0x07b4":[41,55],"0x07b5":55,"0x07b6":55,"0x07b7":55,"0x07b8":55,"0x07c":130,"0x07d":130,"0x08":[102,112,116,126,130],"0x080":[102,116],"0x082":[102,116],"0x083":[102,116],"0x0840":[41,55],"0x084a":[41,55],"0x084c":55,"0x086":116,"0x087":116,"0x088":[102,116],"0x089":[102,116],"0x09":[112,126],"0x091":[71,86],"0x094":130,"0x096":130,"0x09c":[71,86],"0x0a":[41,55,71,86,102,116,130],"0x0b":[71,86,102,116,130],"0x0b3":[71,86],"0x0b4":[71,86],"0x0b5":[71,86],"0x0b6":[71,86],"0x0b9":[71,86],"0x0bb":[71,86],"0x0bc":[71,86],"0x0bd":[71,86],"0x0be":[71,86],"0x0bf":[71,86],"0x0c":[55,102,116,130],"0x0c2":[71,86],"0x0c3":[71,86],"0x0cf":[102,116],"0x0d":[41,55,71,86,102,116,130],"0x0d0":[102,116],"0x0d1":[102,116],"0x0d2":[102,116],"0x0d3":[102,116],"0x0d4":[102,116],"0x0d5":[102,116],"0x0e":[41,55,71,86,116,130],"0x0e1":130,"0x0e3":130,"0x0e9":[102,116],"0x0ea":[102,116],"0x0eb":[102,116],"0x0ec":[102,116],"0x0ed":[102,116],"0x0f":[41,55,71,86,102,116,130],"0x0fe":130,"0x0fe0":30,"0x0ff":130,"0x1":[13,30],"0x10":[3,41,55,102,116,130],"0x100":130,"0x1000":[8,30,39,53,69,84,100,114,128],"0x1000u":8,"0x1001":[8,69,84],"0x1001u":8,"0x1017":53,"0x1018":53,"0x1019":53,"0x101c":39,"0x1029":53,"0x103":130,"0x103b":100,"0x1054":128,"0x107":130,"0x1077":[69,84],"0x108b":114,"0x109":130,"0x10c":130,"0x10ca":41,"0x10cd":41,"0x10cf":41,"0x10d0":41,"0x10d1":41,"0x10d2":41,"0x10d3":41,"0x10d4":41,"0x10d5":41,"0x10f":130,"0x11":[21,24,41,55,130],"0x110":130,"0x1100":11,"0x1101":11,"0x1102":11,"0x1103":[11,41],"0x111":130,"0x1110":11,"0x1110u":11,"0x1111":11,"0x1112":41,"0x1113":41,"0x1116100":137,"0x1118":41,"0x1119":41,"0x111a":41,"0x111b":41,"0x1120":11,"0x1120u":11,"0x1125":41,"0x1126":41,"0x112d":41,"0x112e":41,"0x112f":41,"0x113":130,"0x1130":41,"0x1131":41,"0x1132":41,"0x1133":41,"0x1134":41,"0x1140":41,"0x114a":41,"0x12":[41,55,130],"0x1200":12,"0x1201":12,"0x1205":12,"0x1205u":12,"0x1206":12,"0x1207u":23,"0x1210":12,"0x1211":12,"0x1215":12,"0x1215u":12,"0x1216":12,"0x1220":12,"0x1221":12,"0x1230":12,"0x1230u":12,"0x1231":12,"0x1231u":12,"0x1232":12,"0x1233":12,"0x1234":12,"0x1234u":12,"0x1240":12,"0x1240u":12,"0x1241":12,"0x1280":10,"0x1280u":10,"0x1281":10,"0x1281u":10,"0x1282":10,"0x1282u":10,"0x1283":10,"0x1283u":10,"0x12c":130,"0x12d":130,"0x12e":130,"0x13":[41,55,130],"0x1300":9,"0x1300u":9,"0x14":[41,55,130],"0x15":[41,55,130],"0x1500u":26,"0x16":[41,55,130],"0x17":[41,55,130],"0x18":[37,41,51,55,130],"0x1840":[71,86],"0x1880":[71,86],"0x19":[41,55,130],"0x1900":[71,86],"0x1a":[41,55,130],"0x1b":[41,55,130],"0x1c":[41,55],"0x1d":[41,55],"0x1e":[41,55],"0x1e40":[116,130],"0x1e80":[116,130],"0x1ec0":[102,116],"0x1f00":130,"0x1f40":130,"0x1u":[43,58,74,89,104,118,119,132],"0x2":[13,30],"0x20":[3,21,37,39,41,51,55,67,69,82,84,98,100,112,114,126,128,144],"0x2000":[39,53,102,116,128],"0x200f":128,"0x2013":53,"0x2015":39,"0x20210102":[21,144],"0x2080":[102,116],"0x20c0":[102,116],"0x21":[37,41,51,55,67,82,98,112,126,130,144],"0x2180":116,"0x21c0":116,"0x22":[21,37,41,55,67,82,130,144],"0x2200":[102,116],"0x2223":[21,144],"0x2240":[102,116],"0x23":[37,41,55,67,82,144],"0x23be":27,"0x24":[41,55],"0x2440":[71,86],"0x25":[41,55,130],"0x2500":130,"0x2580":130,"0x26":[41,55,130],"0x27":55,"0x2700":[71,86],"0x28":55,"0x2800u":[56,72,87],"0x283c0000":[63,78,94,108],"0x283c001f":[63,78,94,108],"0x28400000":[63,78,94,108],"0x28401fff":[63,78,94,108],"0x28440000":[63,78,94,108],"0x2847ffff":[63,78,94,108],"0x28480000":[63,78,94,108],"0x28481fff":[63,78,94,108],"0x284a0000":[63,78,94,108],"0x284a3fff":[63,78,94,108],"0x284c0000":[63,78,94,108],"0x284c3fff":[63,78,94,108],"0x28560000":[63,78,94,108],"0x28563fff":[63,78,94],"0x2856ffff":108,"0x28570000":[63,78,94,108],"0x2857007f":[63,78],"0x285701ff":[94,108],"0x28580000":[63,78,94,108],"0x28580fff":[63,78,94,108],"0x28590000":[63,78,94,108],"0x285900ff":[63,78,94,108],"0x285a0000":[63,78,94,108],"0x285a3fff":[63,78,94,108],"0x285b0000":[63,78,94,108],"0x285c0000":[63,78,94,108],"0x285c00ff":[63,78,94,108],"0x285d0000":[63,78,94,108],"0x285d03ff":[63,78,94,108],"0x29":[41,55],"0x2a":[41,55],"0x2a268000":[63,78,94,108],"0x2a2681ff":[63,78,94,108],"0x2a280000":[63,78,94,108],"0x2a29ffff":[63,78,94,108],"0x2a47ffff":[63,78,94,108],"0x2a500000":[63,78,94,108],"0x2a53ffff":[63,78,94,108],"0x2a580000":[63,78,94,108],"0x2a5bffff":[63,78,94,108],"0x2a600000":[63,78,94,108],"0x2a6fffff":[63,78,94,108],"0x2a700000":[63,78,94,108],"0x2a7fffff":[63,78,94,108],"0x2a800000":[63,78,94,108],"0x2a83ffff":[63,78,94,108],"0x2aa00000":[63,78,94,108],"0x2aa3ffff":[63,78,94,108],"0x2b":[41,55],"0x2b000000":[63,78,94,108],"0x2b3fffff":[63,78,94,108],"0x2b800000":[63,78,94,108],"0x2bbfffff":[63,78,94,108],"0x2c":[41,55],"0x2cca":[71,86],"0x2ccd":[71,86],"0x2d":[41,55,130],"0x2d0a":[71,86],"0x2d0d":[71,86],"0x2d4a":[71,86],"0x2d4d":[71,86],"0x2d80":[71,86],"0x2e":[41,55,130],"0x2e40":[71,86],"0x2ec0":[71,86],"0x2ec1":[71,86],"0x2ec2":[71,86],"0x2ec3":[71,86],"0x2ec4":[71,86],"0x2ec5":[71,86],"0x2ec7":[71,86],"0x2eca":[71,86],"0x2ecb":[71,86],"0x2f":[41,55,130],"0x2f00":[71,86],"0x2f01":[71,86],"0x2f02":[71,86],"0x2f03":[71,86],"0x2f0a":[71,86],"0x2f0b":[71,86],"0x2f0d":[71,86],"0x2f0e":[71,86],"0x2f0f":[71,86],"0x2f4a":[71,86],"0x2f4d":[71,86],"0x2f80":[71,86],"0x2fc0":[71,86],"0x3":[13,30],"0x30":[41,55,112,126,130],"0x3000":[39,128],"0x3001":[39,128],"0x3080":[71,86],"0x30800000":[63,78,94,108],"0x3080001f":[63,78,94,108],"0x30801000":[63,78,94,108],"0x3080101f":[63,78,94,108],"0x30802000":[63,78,94,108],"0x3080201f":[63,78,94,108],"0x3081":[71,86],"0x3082":[71,86],"0x3083":[71,86],"0x308a":[71,86],"0x308b":[71,86],"0x308d":[71,86],"0x308f":[71,86],"0x30900000":[63,78,94,108],"0x30901fff":[63,78,94],"0x30907fff":108,"0x30908000":[63,78,94,108],"0x30909fff":[63,78,94],"0x3090ffff":108,"0x30940000":[63,78,94,108],"0x3094ffff":[63,78,94],"0x3097ffff":108,"0x30b00000":[63,78,94,108],"0x30b03fff":94,"0x30b0ffff":[63,78],"0x30b1ffff":108,"0x30c0":[71,86],"0x30c00000":[63,78,94,108],"0x30c03fff":94,"0x30c0ffff":[63,78,108],"0x30c1":[71,86],"0x30c2":[71,86],"0x30c3":[71,86],"0x30c5":[71,86],"0x30c7":[71,86],"0x30ca":[71,86],"0x30cb":[71,86],"0x30d00000":[63,78,94,108],"0x30d03fff":94,"0x30d07fff":[63,78,108],"0x31":[41,55,126,130],"0x31040000":[63,78,94,108],"0x31043fff":[63,78,94,108],"0x31080000":[63,78,94,108],"0x310bffff":[63,78,94,108],"0x31100000":[63,78,94,108],"0x3110007f":[63,78],"0x31100fff":[94,108],"0x31110000":[63,78,94,108],"0x31113fff":[63,78,94,108],"0x31120000":[63,78,94,108],"0x311200ff":[63,78,94,108],"0x31130000":[63,78,94,108],"0x31133fff":[63,78,94,108],"0x31140000":[63,78,94,108],"0x31150000":[63,78,94,108],"0x311500ff":[63,78,94,108],"0x31160000":[63,78,94,108],"0x311603ff":[63,78,94,108],"0x31f78000":[63,78,94,108],"0x31f781ff":[63,78,94,108],"0x32":[41,55,130],"0x32000000":[63,78,94,108],"0x3201ffff":[63,78,94,108],"0x328fffff":[63,78,94,108],"0x33":[21,41,55,130],"0x33000000":[63,78,94,108],"0x3303ffff":[63,78,94,108],"0x33400000":[63,78,94,108],"0x3343ffff":[63,78,94,108],"0x33800000":[63,78,94,108],"0x339fffff":[63,78,94,108],"0x33c00000":[63,78,94,108],"0x33c3ffff":[63,78,94,108],"0x33c40000":[63,78,94,108],"0x33c7ffff":[63,78,94,108],"0x33ca":[102,116],"0x33cd":[102,116],"0x33d00000":[63,78,94,108],"0x33dfffff":[63,78,94,108],"0x34":[41,55,130],"0x34000000":[63,78,94,108],"0x3403ffff":94,"0x340a":[102,116],"0x340d":[102,116],"0x340fffff":[63,78,108],"0x344a":[102,116],"0x344d":[102,116],"0x3480":[102,116],"0x34c0":[102,116],"0x34c1":[102,116],"0x34c2":[102,116],"0x34c3":[102,116],"0x34c4":116,"0x34c5":[102,116],"0x34c6":[102,116],"0x34c7":[102,116],"0x34c8":[102,116],"0x34ca":[102,116],"0x34cb":[102,116],"0x35":55,"0x3500":[102,116],"0x35000000":[63,78,94,108],"0x3501":[102,116],"0x3502":[102,116],"0x3503":[102,116],"0x3503ffff":94,"0x350a":[102,116],"0x350b":[102,116],"0x350c":[102,116],"0x350d":[102,116],"0x350e":116,"0x350f":[102,116],"0x350fffff":[63,78],"0x3510":[102,116],"0x351fffff":108,"0x3540":[102,116],"0x36":55,"0x37":55,"0x38":55,"0x38000000":[63,78,94,108],"0x383fffff":[63,78,94,108],"0x3842":130,"0x3843":130,"0x384e":130,"0x384f":130,"0x3861":130,"0x3862":130,"0x38c0":130,"0x3a4a":[102,116],"0x3a4d":[102,116],"0x3a80":[102,116],"0x3ac0":[102,116],"0x3ac1":[102,116],"0x3ac2":[102,116],"0x3ac3":[102,116],"0x3ac5":[102,116],"0x3ac7":[102,116],"0x3aca":[102,116],"0x3acb":[102,116],"0x3b00":[102,116],"0x3b01":[102,116],"0x3b02":[102,116],"0x3b03":[102,116],"0x3b0a":[102,116],"0x3b0b":[102,116],"0x3b0d":[102,116],"0x3b0f":[102,116],"0x3b40":[102,116],"0x3c000000":[63,78,94,108],"0x3c3fffff":[63,78,94,108],"0x3f8a":130,"0x3f8d":130,"0x3fca":130,"0x3fcd":130,"0x4":30,"0x40":30,"0x4000":[53,69,84,114,128,130],"0x4001":[53,69,84],"0x4002":53,"0x4003":[53,69,84,114,128],"0x4081":27,"0x4081u":23,"0x40c0":130,"0x40c00000":[63,78,94,108],"0x40c000ff":[63,78,94,108],"0x40c1":130,"0x40c2":130,"0x40c3":130,"0x40c4":130,"0x40c5":130,"0x40c6":130,"0x40c7":130,"0x40c8":130,"0x40ca":130,"0x40cb":130,"0x4100":[53,69,84,114,128],"0x4104":[53,69,84,114,128],"0x41c0":130,"0x41c00000":[63,78,94,108],"0x41c1":130,"0x41c2":130,"0x41c3":130,"0x41c7ffff":[63,78],"0x41ca":130,"0x41cb":130,"0x41cc":130,"0x41cd":130,"0x41ce":130,"0x41cf":130,"0x41cfffff":[94,108],"0x41d0":130,"0x4200":[53,69,84,114,128],"0x4204":[53,69,84,114,128],"0x42200000":[63,78,94,108],"0x422001ff":[63,78],"0x422003ff":[94,108],"0x424a":130,"0x424d":130,"0x424f":130,"0x4250":130,"0x4251":130,"0x4252":130,"0x4253":130,"0x4254":130,"0x42af":27,"0x4300":[39,53,69,84,100,114,128,130],"0x4301":100,"0x4302":114,"0x4303":[39,53,128],"0x4304":[39,53,69,84,100,114,128],"0x4305":[100,114,128],"0x4307":[39,53],"0x4308":[39,53],"0x430b":[39,53],"0x430c":53,"0x430f":53,"0x4310":53,"0x4311":53,"0x43c0":130,"0x4400":[39,53,69,84,100,114,128,130],"0x4401":[39,69,84,130],"0x4402":[39,69,84,100,114,130],"0x4403":[39,53,130],"0x4404":[39,53,100,114,128],"0x44043000":30,"0x4405":[39,53,130],"0x4406":[39,53],"0x44060000":[47,145],"0x4407":[53,130],"0x44073fff":145,"0x44074000":145,"0x44076fff":145,"0x44077000":145,"0x44079fff":145,"0x4407bfff":47,"0x4407c000":[47,145],"0x4407ffff":[47,145],"0x4408":53,"0x44083000":30,"0x4409":53,"0x440a":130,"0x440b":[53,100,114,128,130],"0x440c":[39,53],"0x440e":[39,53],"0x440f":53,"0x4410":53,"0x44234000":[47,63,78,94,108],"0x44234fff":[47,63,78,94,108],"0x44235000":[47,63,78,94,108],"0x44237fff":[47,63,78,94,108],"0x4440":130,"0x4441":130,"0x4442":130,"0x4443":130,"0x444a":130,"0x444b":130,"0x444d":130,"0x444f":130,"0x44ca":130,"0x44cd":130,"0x4500":[39,53,69,84,114,128],"0x45000000":[47,63,78,94,108,145],"0x4501":39,"0x4502":39,"0x4503":[69,84],"0x4504":[69,84],"0x4507":[69,84],"0x4507ffff":47,"0x4508":[69,84,114,128],"0x45080000":47,"0x450b":[69,84],"0x450c":[69,84],"0x450f":[69,84],"0x4510":[69,84],"0x4513":[69,84],"0x4514":[69,84],"0x4515":[69,84],"0x4516":[69,84],"0x45cfffff":47,"0x45d00000":[47,63,78,94,108],"0x45dfffff":[47,63,78,94,108],"0x45e00000":47,"0x45ffffff":[47,63,78,94,108,145],"0x4600":[39,69,84,100,114,128],"0x4601":[69,84],"0x4602":[69,84],"0x460a":114,"0x460c":[100,114,128],"0x460f":100,"0x4610":100,"0x4616":[100,114,128],"0x4618":[100,114,128],"0x461f":[100,128],"0x4622":[100,114,128],"0x4624":[100,114,128],"0x462e":[100,114,128],"0x4640":128,"0x4700":[39,69,84,100,114,128],"0x4701":[100,114],"0x4702":[100,114,128],"0x4703":[100,114,128],"0x4704":[100,114,128],"0x4707":[69,84],"0x4709":[100,114,128],"0x470a":100,"0x470c":[100,114,128],"0x471f":39,"0x4729":[100,114,128],"0x473f":[100,128],"0x4800":[69,84,114,128],"0x48100000":47,"0x4811001f":47,"0x48130000":47,"0x481f":[69,84,114,128],"0x4820":[114,128],"0x482500ff":47,"0x483f":114,"0x4840":[114,128],"0x48400000":47,"0x48411fff":47,"0x48420000":47,"0x48607fff":47,"0x487f":[114,128],"0x4880":[114,128],"0x489f":[114,128],"0x48ff":128,"0x4900":[114,128],"0x49000000":47,"0x49013fff":47,"0x49074ea1":144,"0x4968b2e9":20,"0x49800000":47,"0x49ff":[114,128],"0x4a00":[100,114,128],"0x4a07":128,"0x4a40":128,"0x4a4f":128,"0x4a67ffff":47,"0x4a811000":47,"0x4a812fff":47,"0x4aa18000":47,"0x4aa18fff":47,"0x4b0a":130,"0x4b0d":130,"0x4b15":130,"0x4b16":130,"0x4b17":130,"0x4b18":130,"0x4b19":130,"0x4b1a":130,"0x4b1b":130,"0x4b43":130,"0x4b52":130,"0x4b53":130,"0x4b58":130,"0x4b59":130,"0x4b5a":130,"0x4b5b":130,"0x4b65":130,"0x4b66":130,"0x4b6d":130,"0x4b6e":130,"0x4b6f":130,"0x4b70":130,"0x4b71":130,"0x4b72":130,"0x4b73":130,"0x4b74":130,"0x4b80":130,"0x4b8a":130,"0x4b8a0000":47,"0x4b8affff":47,"0x4b920000":47,"0x4b92ffff":47,"0x4c01ffff":47,"0x4c41u":23,"0x4d000000":47,"0x4d001fff":47,"0x4d004000":47,"0x4d005fff":47,"0x4d008000":47,"0x4d009fff":47,"0x4d012000":47,"0x4d013fff":47,"0x4d016000":47,"0x4d017fff":47,"0x4d03c000":47,"0x4d04bfff":47,"0x4e004000":47,"0x4e013fff":47,"0x4e3fffff":47,"0x5":30,"0x5170":27,"0x5170u":23,"0x555555u":24,"0x5a":[15,21,27,144],"0x5aede0cd":144,"0x6000":[69,84,100,114,128],"0x60000000":[63,78,94,108],"0x602d":[100,114,128],"0x602e":[100,114,128],"0x602f":[69,84,100,114,128],"0x608f":27,"0x6cffffff":[63,78,94,108],"0x6d000000":[63,78,94,108],"0x6dffffff":[63,78,94,108],"0x6e000000":[63,78,94,108],"0x6effffff":[63,78,94,108],"0x7000":[69,84,100,114,128],"0x70000":137,"0x70000000":[63,78,94,108,137],"0x701c0000":[47,145],"0x701dffff":[47,145],"0x701e0000":145,"0x701fc000":[47,145],"0x701fcfff":145,"0x701fffff":[47,63,78,94,108,145],"0x7100":[69,84,100,114,128],"0x7103":[69,84],"0x7106":[100,114,128],"0x7200":[69,84,100,114,128],"0x7203":[69,84],"0x7204":[69,84],"0x7207":[69,84,100,114,128],"0x7208":[69,84],"0x720b":[69,84],"0x720c":[69,84],"0x720e":[69,84],"0x720f":[69,84],"0x7211":[69,84],"0x7212":[69,84],"0x7300":[100,114,128],"0x7303":[100,114,128],"0x7400":[100,114,128],"0x7403":[100,114,128],"0x74fc":[39,128],"0x74fd":39,"0x74fe":39,"0x7500":[39,100,114,128],"0x7501":[100,114,128],"0x7502":[100,114,128],"0x7503":[39,100,114,128],"0x750b":[39,128],"0x7b25u":23,"0x7bf1af4c":144,"0x7db145c8":144,"0x8":[69,84,100,114,128,137],"0x80":27,"0x8000":10,"0x80b5ae71":20,"0x8105u":24,"0x8805u":24,"0x8d27":27,"0x8d27u":23,"0x9000":[16,39,53,69,84,100,114,128],"0x9000u":16,"0x9001":[16,69,84],"0x9001u":16,"0x9002":[16,69,84],"0x9002u":16,"0x9003":14,"0x9003u":14,"0x9004":14,"0x9004u":14,"0x900c":19,"0x900cu":19,"0x9010":53,"0x9011":53,"0x9012":53,"0x9013":53,"0x9017":39,"0x901c":53,"0x9021":19,"0x9021u":19,"0x9022":15,"0x9022u":15,"0x9023":15,"0x9023u":15,"0x9024":15,"0x9024u":15,"0x9025":15,"0x9025u":15,"0x9026":15,"0x9026u":15,"0x9029":14,"0x9029u":14,"0x9030":22,"0x9030u":22,"0x9031":17,"0x9031u":17,"0x9032":[18,141],"0x9032u":18,"0x9033":[18,141],"0x9033u":18,"0x9034":[18,141],"0x9034u":18,"0x9035":[18,141],"0x9035u":18,"0x903b":100,"0x9051":128,"0x908b":114,"0x9095":[69,84],"0xa000":[39,53,128],"0xa013":53,"0xa01b":39,"0xa01f":128,"0xa5":[15,21],"0xa5c3u":23,"0xb000":[39,128],"0xb001":39,"0xb002":39,"0xb003":[39,128],"0xb30fade":144,"0xb89194c8":144,"0xc000":[13,53,69,84,114,128,145],"0xc000u":13,"0xc001":[13,53,69,84,114,128,145],"0xc001u":13,"0xc005":[13,145],"0xc005u":13,"0xc100":[13,53,69,84,114,128,145],"0xc100u":13,"0xc101":[13,145],"0xc101u":13,"0xc108":[53,69,84,114,128],"0xc120":[13,145],"0xc120u":13,"0xc1d3u":23,"0xc200":[53,69,84,114,128],"0xc208":[53,69,84,114,128],"0xc300":[39,53,69,84],"0xc303":[39,53],"0xc304":[39,53],"0xc307":[39,53],"0xc308":[39,53,69,84],"0xc30b":[39,53],"0xc30c":53,"0xc30f":53,"0xc310":53,"0xc311":53,"0xc400":[13,39,53,69,84,100,114,128,145],"0xc400u":13,"0xc401":[13,39,69,84,145],"0xc401u":13,"0xc402":[39,69,84,100,114],"0xc403":[39,53],"0xc404":[39,53,100,114,128],"0xc405":[39,53],"0xc406":[39,53],"0xc407":53,"0xc408":53,"0xc409":53,"0xc40b":[53,100,114,128],"0xc40c":[39,53],"0xc40e":[39,53],"0xc500":[39,53,69,84,114,128],"0xc501":39,"0xc502":39,"0xc503":[69,84],"0xc504":[69,84],"0xc507":[53,69,84],"0xc508":[69,84,114,128],"0xc50b":[69,84],"0xc50c":[69,84],"0xc50f":[69,84],"0xc510":[69,84],"0xc513":[69,84],"0xc514":[69,84],"0xc515":[69,84],"0xc516":[69,84],"0xc600":[39,100,114,128],"0xc607":39,"0xc60a":114,"0xc60c":[100,114,128],"0xc60f":100,"0xc610":100,"0xc616":[100,114,128],"0xc618":[100,114,128],"0xc61f":[100,128],"0xc622":[100,114,128],"0xc624":[100,114,128],"0xc62e":[100,114,128],"0xc640":128,"0xc647":128,"0xc700":[39,100,114,128],"0xc701":[100,114],"0xc702":[100,114,128],"0xc703":[100,114,128],"0xc704":[100,114,128],"0xc709":[100,114,128],"0xc70a":100,"0xc70c":[100,114,128],"0xc71f":39,"0xc729":[100,114,128],"0xc73f":[100,128],"0xc800":[69,84,114,128],"0xc81f":[69,84,114,128],"0xc820":[114,128],"0xc83f":114,"0xc840":[114,128],"0xc87f":[114,128],"0xc880":[114,128],"0xc89f":[114,128],"0xc8ff":128,"0xc900":[114,128],"0xc9ff":[114,128],"0xca00":[100,114,128],"0xca07":[100,114,128],"0xca40":128,"0xca47":128,"0xcbd422da":144,"0xcc":140,"0xdd":140,"0xdead3a17":20,"0xdeadfa17":20,"0xe000":[69,84,100,114,128],"0xe022000":137,"0xe02c":[100,114,128],"0xe02d":[100,114,128],"0xe02f":[69,84,100,114,128],"0xec01f2a5":144,"0xf000":[69,84,100,114,128],"0xf007":[69,84,100,114,128],"0xf100":[69,84,100,114,128],"0xf103":[69,84],"0xf106":[100,114,128],"0xf1ea":27,"0xf1eau":23,"0xf200":[69,84,100,114,128],"0xf203":[69,84],"0xf204":[69,84],"0xf207":[69,84,100,114,128],"0xf208":[69,84],"0xf20b":[69,84],"0xf20c":[69,84],"0xf20e":[69,84],"0xf20f":[69,84],"0xf211":[69,84],"0xf212":[69,84],"0xf300":[100,114,128],"0xf303":[100,114,128],"0xf3ff":[100,114,128],"0xf400":[100,114,128],"0xf4fc":[39,128],"0xf4fd":39,"0xf500":[39,100,114,128],"0xf501":[39,100,114,128],"0xf503":[39,128],"0xffff":141,"0xffff0000":141,"0xffffffff":5,"0xfffffffffff":[47,63,78,94,108],"0xffffffu":24,"0xppppqqqq":144,"1000000000u":[36,50,97,111,125],"100000000u":[66,81],"1083801600u":111,"10b":[26,27],"1155000000u":[66,81],"1179648000u":111,"11b":26,"1200000000u":111,"128u":27,"1500000000u":111,"15de4a0d4ee20fd61f6002b07cd9b0b7":144,"1600000000u":[36,50,125],"1800000000u":[50,111,125],"1866000000u":111,"18u":23,"1mb":3,"2000000000u":[36,50,97,111,125],"2040000000u":36,"2133330000u":125,"2359296000u":[97,125],"2380000000u":36,"2400000000u":[36,50,97,111,125],"250000000u":[66,81],"2600000000u":111,"2700000000u":111,"2750000000u":111,"2880000000u":125,"2970000000u":125,"2mb":3,"300000000u":[66,81],"3200000000u":97,"32bit":13,"32u":14,"333333333u":[66,81],"3rd":0,"400000000u":[66,81],"41c02100":21,"41u":14,"48kb":145,"4kb":30,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":144,"7fe9ad875195527dc89491b8edad0fb3":144,"800000000u":[66,81],"8c712e8d732b48c3e09ac6c0951013c":144,"960000000u":[36,50,66,81,97,111,125],"abstract":[0,21],"break":5,"byte":[2,3,11,12,14,20,21,24,26,134,138,140,141,143,144],"case":[2,3,5,13,15,16,21,26,61,74,77,89,93,104,107,118,122,132,133,137,142,144],"catch":[64,79],"char":3,"default":[5,7,12,13,20,21,25,26,30,47,61,63,77,78,90,93,94,107,108,122,137,141],"enum":[17,18],"export":[25,27],"final":[21,141],"function":[0,2,3,5,12,13,20,22,25,26,27,31,42,44,57,59,73,75,88,91,103,105,117,119,120,131,133,134,135,141,142,145],"import":[3,13],"int":[5,21],"long":[5,10,12,13,21,30,138,143],"new":[5,13,16,21,24,30,138,144],"null":12,"public":[2,20,21,23,26,137,138,140,141,144],"return":[2,3,5,8,9,10,11,12,13,14,16,20,25,26,134,136,141],"short":[12,13,30],"static":[12,23],"switch":13,"true":[15,21,47,63,78,94,108,134,140,141,144],"try":[5,13,133],"void":5,"while":[2,5,19,20,23,30,141,142,144],AES:[0,134,138,140,143],AND:13,BUT:13,BXS:123,Bus:26,CCS:144,For:[0,2,5,6,8,10,13,17,19,20,21,23,24,25,26,47,63,78,94,108,133,134,135,138,142,144],IAs:26,IDs:[2,5,6,11,12,13,21,23,26,27,31,41,42,44,47,55,57,59,63,71,73,75,78,86,88,91,94,102,103,105,108,116,117,120,130,131,137],IPs:5,IRs:26,Ids:5,NOT:[2,11,12,13,133,135],Not:[13,24,35,49,65,80,96,110,124,142],OES:[8,12,30,65,80,96,110,124],OSes:0,One:[18,21,23,30,31,44,59,75,91,105,120],PEs:[34,41,42,48,55,57,64,71,73,79,86,88,95,102,103,109,116,117,123,130,131],QoS:[23,26,30],SMS:36,SYS:24,Such:133,TIs:142,TRs:12,The:[0,2,3,5,6,7,8,9,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,35,36,39,40,41,44,45,46,47,49,50,53,54,55,59,60,61,63,65,66,68,69,70,71,75,76,77,78,80,81,83,84,85,86,91,92,93,94,96,97,99,100,101,102,105,106,107,108,110,111,113,114,115,116,120,121,122,124,125,127,128,129,130,133,134,135,136,137,138,140,141,142,143,144,145],Then:26,There:[5,13,16,20,23,26,31,44,59,75,91,105,120,134,136,138,145],These:[0,11,13,21,23,26,27,31,34,37,42,43,44,48,51,57,58,59,64,67,73,74,75,79,82,88,89,91,95,98,103,104,105,109,112,117,118,119,120,123,126,131,132,136,137,140],USE:[11,12],Use:[13,27,30,138,140,143,144],Used:[24,64,79,142],Useful:8,Uses:21,Using:[14,15,23,27,139,143,146],With:20,YES:21,Yes:[3,6,14,15,17,18,19,22,23,27,137,138,142],__clz:141,_boardcfg:26,_bootvect_lo:13,a14e0749da22d4cb:144,a53:[34,48,64,79],a53_0:[34,42,48,57,64,73,79,88],a53_1:[34,42,48,57,64,73,79,88],a53_2:[34,42,48,57,64,73,79,88],a53_3:[34,42,48,57,64,73,79,88],a53_4:[64,73,79,88],a53_5:[64,73,79,88],a53_6:[64,73,79,88],a53_7:[64,73,79,88],a53_cl0_c0:[67,82,144],a53_cl0_c1:[67,82,144],a53_cl1_c0:[67,82,144],a53_cl1_c1:[67,82,144],a53_non_secure_supervisor:[47,63,78],a53_secure_supervisor:[47,63,78],a53ss0_core_0:[37,51],a53ss0_core_1:[37,51],a53ss0_core_2:37,a53ss0_core_3:37,a5f201ec4caff17bcde0ed5ac845b17d:144,a72:[95,109,123],a72_0:[95,103,109,117,123,131],a72_1:[95,103,109,117,123,131],a72_2:[95,103,109,117,123,131],a72_3:[95,103,109,117,123,131],a72_4:[95,103,109,117,123,131],a72_non_secure_supervisor:[94,108],a72_secure_supervisor:[94,108],a72ss0_core0:[112,126],a72ss0_core0_0:98,a72ss0_core0_1:98,a72ss0_core1:[112,126],a87rb35w:[21,140,144],a93e069d2ccdac95420cca9c5f637a80:144,abi:[3,5,26,27],abi_major:3,abi_minor:3,abil:[2,30],abl:[2,12,26,30,61,77,93,107,122,144],abort:3,about:[0,3,5,13,21,24,30,138],abov:[0,2,3,6,25,26,27,30,133,134,137,138,140,143,144,145],absolut:133,acceler:[0,2,4,8,12,30,90,134,142],accept:[2,5,13,25,26,27],acces:27,access:[0,2,6,8,9,10,11,12,20,23,26,30,133,134,136,137,139,144,146],access_err:[65,80],accommod:136,accompani:21,accord:[8,12,21,25,26,144],account:[0,5,13],accumul:[25,26],accur:13,achiev:[5,6,13,74,89,104,118,132,133],acinactm:13,ack:[2,5,6,7,13,16,22,26],acp:13,acquir:27,acronym:0,across:[0,2,6,26,27,134,136,144],action:[2,5],action_flag:[21,140],activ:[5,13,19,20,21,25,26,133,138,140,143,144],actual:[2,3,5,6,13,21,23,34,37,48,51,64,67,79,82,95,98,109,112,123,126,140,144],acut:140,add:[8,21,30,133,134],addit:[2,5,6,7,12,13,21,26,27,30,133,134,136,137,138,142,145],addition:5,addr:30,addr_hi:11,addr_lo:11,address:[0,3,10,11,13,17,18,19,21,23,24,25,26,27,30,47,63,78,94,108,135,141,144,145],adjust:11,adpllljm_hsdiv_wrap_main_0:[66,81],adpllljm_hsdiv_wrap_main_2:[66,81],adpllljm_wrap_main_1:[66,81],adpllljm_wrap_main_3:[66,81],adpllljm_wrap_main_4:[66,81],adpllm_hsdiv_wrap_mcu_0:[66,81],adpllm_hsdiv_wrap_mcu_1:[66,81],adpllm_wrap_main_6:[66,81],adpllm_wrap_main_7:[66,81],advanc:[74,89,104,118,132],aes256:17,aesenc:140,aesenc_bmek:140,aesenc_bmpkh:140,aesenc_ext_otp:140,aesenc_smek:140,aesenc_smpkh:140,affect:13,aforement:30,after:[2,5,7,8,10,11,12,13,14,15,18,20,23,27,36,50,66,81,97,111,125,133,136,140,141],again:5,against:[11,21,30,134,141,144],agent:0,aggreg:[0,2,8,26,30,142],agnost:0,aid:[61,77,93,107,122],aim:0,ainact:13,akin:2,albert:141,algorithm:140,align:[3,26],all:[0,2,6,9,13,15,16,20,21,23,24,25,26,27,30,64,79,134,138,140,141,142,144,145],alloc:[3,5,8,10,12,13,23,26,34,48,64,79,95,109,123],allow:[0,2,5,6,8,11,12,13,20,23,24,25,26,27,30,31,32,44,45,59,60,75,76,91,92,105,106,120,121,133,135,136,137,141,144,145],allow_debug_level_rsvd:27,allow_dkek_export_tisci:27,allow_jtag_unlock:[27,144],allow_wildcard_unlock:[27,144],allowed_atyp:26,allowed_orderid:26,allowed_prior:26,allowed_qo:26,allowed_sched_prior:26,along:[13,14,22,24,30,134,136,140,145],alongsid:[15,17],alphabet:[31,44,59,75,91,105,120],alreadi:[6,11,13,133],also:[0,2,5,6,8,13,19,20,21,24,26,27,31,33,44,46,59,61,75,77,91,93,105,107,120,122,136,137,138,140,141,143,144,145],alter:6,altern:[13,26,134,138,144],although:[3,5,6,7,13,23,25,26,27],altough:6,alwai:[2,3,6,13,21,23,30,134,136,144],am62_main_sec_mmr_main_0:37,am62_wkup_sec_mmr_wkup_0:37,am62x:146,am62x_dev_a53_rs_bw_limiter0:[31,32,43],am62x_dev_a53_ws_bw_limiter1:[31,32,43],am62x_dev_a53ss0:[31,32,43],am62x_dev_a53ss0_core_0:[31,32,43],am62x_dev_a53ss0_core_1:[31,32,43],am62x_dev_a53ss0_core_2:[31,32,43],am62x_dev_a53ss0_core_3:[31,32,43],am62x_dev_board0:[31,32,43],am62x_dev_clk_32k_rc_sel_dev_vd:[31,32,43],am62x_dev_cmp_event_introuter0:[31,32,35,41,43],am62x_dev_compute_cluster0:[32,43],am62x_dev_compute_cluster0_pbist_0:[32,43],am62x_dev_cpsw0:[31,32,35,43],am62x_dev_cpt2_aggr0:[31,32,43],am62x_dev_cpt2_aggr1:[31,32,43],am62x_dev_csi_rx_if0:[31,32,43],am62x_dev_dbgsuspendrouter0:[31,32,43],am62x_dev_dcc0:[31,32,43],am62x_dev_dcc1:[31,32,43],am62x_dev_dcc2:[31,32,43],am62x_dev_dcc3:[31,32,43],am62x_dev_dcc4:[31,32,43],am62x_dev_dcc5:[31,32,43],am62x_dev_dcc6:[31,32,43],am62x_dev_ddpa0:[31,32,43],am62x_dev_ddr16ss0:[31,32,43],am62x_dev_debugss0:[31,32,43],am62x_dev_debugss_wrap0:[31,32,43],am62x_dev_dmass0:[32,39,43],am62x_dev_dmass0_bcdma_0:[31,32,33,40,41,43],am62x_dev_dmass0_cbass_0:[31,32,43],am62x_dev_dmass0_intaggr_0:[31,32,35,41,43],am62x_dev_dmass0_ipcss_0:[31,32,43],am62x_dev_dmass0_pktdma_0:[31,32,33,40,41,43],am62x_dev_dmass0_ringacc_0:[31,32,35,40,41],am62x_dev_dphy_rx0:[31,32,43],am62x_dev_dss0:[31,32,43],am62x_dev_ecap0:[31,32,43],am62x_dev_ecap1:[31,32,43],am62x_dev_ecap2:[31,32,43],am62x_dev_elm0:[31,32,43],am62x_dev_emif_cfg_iso_vd:[32,43],am62x_dev_emif_data_iso_vd:[32,43],am62x_dev_epwm0:[31,32,35,43],am62x_dev_epwm1:[31,32,43],am62x_dev_epwm2:[31,32,43],am62x_dev_eqep0:[31,32,43],am62x_dev_eqep1:[31,32,43],am62x_dev_eqep2:[31,32,43],am62x_dev_esm0:[31,32,43],am62x_dev_fss0:[32,43],am62x_dev_fss0_fsas_0:[31,32,43],am62x_dev_fss0_ospi_0:[31,32,43],am62x_dev_gicss0:[31,32,35,43],am62x_dev_gpio0:[31,32,35,43],am62x_dev_gpio1:[31,32,35,43],am62x_dev_gpmc0:[31,32,43],am62x_dev_gpu0:[31,32,43],am62x_dev_gpu_rs_bw_limiter2:[31,32,43],am62x_dev_gpu_ws_bw_limiter3:[31,32,43],am62x_dev_i2c0:[31,32,43],am62x_dev_i2c1:[31,32,43],am62x_dev_i2c2:[31,32,43],am62x_dev_i2c3:[31,32,43],am62x_dev_icssm0:[31,32,35,43],am62x_dev_led0:[31,32,43],am62x_dev_mailbox0:[32,43],am62x_dev_main2mcu_vd:[32,43],am62x_dev_main_gpiomux_introuter0:[31,32,35,41,43],am62x_dev_main_usb0_iso_vd:[32,43],am62x_dev_main_usb1_iso_vd:[32,43],am62x_dev_mcan0:[31,32,43],am62x_dev_mcasp0:[31,32,43],am62x_dev_mcasp1:[31,32,43],am62x_dev_mcasp2:[31,32,43],am62x_dev_mcrc64_0:[31,32,43],am62x_dev_mcspi0:[31,32,43],am62x_dev_mcspi1:[31,32,43],am62x_dev_mcspi2:[31,32,43],am62x_dev_mcu2main_vd:[32,43],am62x_dev_mcu_dcc0:[31,32,43],am62x_dev_mcu_gpio0:[31,32,35,43],am62x_dev_mcu_i2c0:[31,32,43],am62x_dev_mcu_m4fss0:[32,43],am62x_dev_mcu_m4fss0_cbass_0:[31,32,43],am62x_dev_mcu_m4fss0_core0:[31,32,35,43],am62x_dev_mcu_mcan0:[31,32,43],am62x_dev_mcu_mcan1:[31,32,43],am62x_dev_mcu_mcrc64_0:[31,32,43],am62x_dev_mcu_mcspi0:[31,32,43],am62x_dev_mcu_mcspi1:[31,32,43],am62x_dev_mcu_mcu_16ff0:[31,32,43],am62x_dev_mcu_rti0:[31,32,43],am62x_dev_mcu_timer0:[31,32,43],am62x_dev_mcu_timer1:[31,32,43],am62x_dev_mcu_timer2:[31,32,43],am62x_dev_mcu_timer3:[31,32,43],am62x_dev_mcu_uart0:[31,32,43],am62x_dev_mmcsd0:[31,32,43],am62x_dev_mmcsd1:[31,32,43],am62x_dev_mmcsd2:[31,32,43],am62x_dev_pbist0:[31,32,43],am62x_dev_pbist1:[31,32,43],am62x_dev_psc0:[32,43],am62x_dev_psc0_fw_0:[31,32,43],am62x_dev_psc0_psc_0:[31,32,43],am62x_dev_r5fss0:[32,43],am62x_dev_r5fss0_core0:[31,32,35,43],am62x_dev_r5fss0_ss0:[32,43],am62x_dev_rti0:[31,32,43],am62x_dev_rti15:[31,32,43],am62x_dev_rti1:[31,32,43],am62x_dev_rti2:[31,32,43],am62x_dev_rti3:[31,32,43],am62x_dev_sa3_ss0:[32,39],am62x_dev_sa3_ss0_dmss_eccaggr_0:[31,32],am62x_dev_sa3_ss0_intaggr_0:[31,32,35,41],am62x_dev_sa3_ss0_pktdma_0:[31,32,33,40,41],am62x_dev_sa3_ss0_ringacc_0:[31,32,35,40,41],am62x_dev_sa3_ss0_sa_ul_0:[31,32],am62x_dev_sms0:[32,43],am62x_dev_spinlock0:[31,32,43],am62x_dev_stm0:[31,32,43],am62x_dev_timer0:[31,32,35,43],am62x_dev_timer1:[31,32,35,43],am62x_dev_timer2:[31,32,35,43],am62x_dev_timer3:[31,32,35,43],am62x_dev_timer4:[31,32,43],am62x_dev_timer5:[31,32,43],am62x_dev_timer6:[31,32,43],am62x_dev_timer7:[31,32,43],am62x_dev_timesync_event_router0:[31,32,35,41,43],am62x_dev_uart0:[31,32,43],am62x_dev_uart1:[31,32,43],am62x_dev_uart2:[31,32,43],am62x_dev_uart3:[31,32,43],am62x_dev_uart4:[31,32,43],am62x_dev_uart5:[31,32,43],am62x_dev_uart6:[31,32,43],am62x_dev_usb0:[31,32,43],am62x_dev_usb1:[31,32,43],am62x_dev_wkup_deepsleep_sources0:[31,32,43],am62x_dev_wkup_esm0:[31,32,35,43],am62x_dev_wkup_gtc0:[31,32,35,43],am62x_dev_wkup_i2c0:[31,32,43],am62x_dev_wkup_mcu_gpiomux_introuter0:[31,32,35,41,43],am62x_dev_wkup_pbist0:[31,32,43],am62x_dev_wkup_psc0:[31,32,43],am62x_dev_wkup_rtcss0:[31,32,43],am62x_dev_wkup_rti0:[31,32,43],am62x_dev_wkup_timer0:[31,32,43],am62x_dev_wkup_timer1:[31,32,43],am62x_dev_wkup_uart0:[31,32,43],am62x_dev_wkup_vtm0:[31,32,43],am64:[24,27,145],am64_main_sec_mmr_main_0:51,am64x:[0,30,146],am64x_dev_a53ss0:[44,45,58],am64x_dev_a53ss0_core_0:[44,45,58],am64x_dev_a53ss0_core_1:[44,45,58],am64x_dev_adc0:[44,45,58],am64x_dev_board0:[44,45,58],am64x_dev_cmp_event_introuter0:[44,45,49,55,58],am64x_dev_compute_cluster0:[45,58],am64x_dev_compute_cluster0_pbist_0:[45,58],am64x_dev_cpsw0:[44,45,49,58],am64x_dev_cpt2_aggr0:[44,45,58],am64x_dev_cpts0:[44,45,49,58],am64x_dev_dbgsuspendrouter0:[44,45,58],am64x_dev_dcc0:[44,45,58],am64x_dev_dcc1:[44,45,58],am64x_dev_dcc2:[44,45,58],am64x_dev_dcc3:[44,45,58],am64x_dev_dcc4:[44,45,58],am64x_dev_dcc5:[44,45,58],am64x_dev_ddpa0:[44,45,58],am64x_dev_ddr16ss0:[44,45,58],am64x_dev_debugss_wrap0:[44,45,58],am64x_dev_dmass0:[45,53,58],am64x_dev_dmass0_bcdma_0:[44,45,46,54,55,58],am64x_dev_dmass0_cbass_0:[44,45,58],am64x_dev_dmass0_intaggr_0:[44,45,49,55,58],am64x_dev_dmass0_ipcss_0:[44,45,58],am64x_dev_dmass0_pktdma_0:[44,45,46,54,55,58],am64x_dev_dmass0_ringacc_0:[44,45,49,54,55],am64x_dev_dmsc0:[45,58],am64x_dev_ecap0:[44,45,58],am64x_dev_ecap1:[44,45,58],am64x_dev_ecap2:[44,45,58],am64x_dev_elm0:[44,45,58],am64x_dev_emif_data_0_vd:[45,58],am64x_dev_epwm0:[44,45,49,58],am64x_dev_epwm1:[44,45,58],am64x_dev_epwm2:[44,45,58],am64x_dev_epwm3:[44,45,49,58],am64x_dev_epwm4:[44,45,58],am64x_dev_epwm5:[44,45,58],am64x_dev_epwm6:[44,45,49,58],am64x_dev_epwm7:[44,45,58],am64x_dev_epwm8:[44,45,58],am64x_dev_eqep0:[44,45,58],am64x_dev_eqep1:[44,45,58],am64x_dev_eqep2:[44,45,58],am64x_dev_esm0:[44,45,58],am64x_dev_fsirx0:[44,45,58],am64x_dev_fsirx1:[44,45,58],am64x_dev_fsirx2:[44,45,58],am64x_dev_fsirx3:[44,45,58],am64x_dev_fsirx4:[44,45,58],am64x_dev_fsirx5:[44,45,58],am64x_dev_fsitx0:[44,45,58],am64x_dev_fsitx1:[44,45,58],am64x_dev_fss0:[45,58],am64x_dev_fss0_fsas_0:[44,45,58],am64x_dev_fss0_ospi_0:[44,45,58],am64x_dev_gicss0:[44,45,49,58],am64x_dev_gpio0:[44,45,49,58],am64x_dev_gpio1:[44,45,49,58],am64x_dev_gpmc0:[44,45,58],am64x_dev_gtc0:[44,45,49,58],am64x_dev_i2c0:[44,45,58],am64x_dev_i2c1:[44,45,58],am64x_dev_i2c2:[44,45,58],am64x_dev_i2c3:[44,45,58],am64x_dev_led0:[44,45,58],am64x_dev_mailbox0:[45,58],am64x_dev_main2mcu_vd:[45,58],am64x_dev_main_gpiomux_introuter0:[44,45,49,55,58],am64x_dev_mcan0:[44,45,58],am64x_dev_mcan1:[44,45,58],am64x_dev_mcspi0:[44,45,58],am64x_dev_mcspi1:[44,45,58],am64x_dev_mcspi2:[44,45,58],am64x_dev_mcspi3:[44,45,58],am64x_dev_mcspi4:[44,45,58],am64x_dev_mcu2main_vd:[45,58],am64x_dev_mcu_dcc0:[44,45,58],am64x_dev_mcu_esm0:[44,45,49,58],am64x_dev_mcu_gpio0:[44,45,49,58],am64x_dev_mcu_i2c0:[44,45,58],am64x_dev_mcu_i2c1:[44,45,58],am64x_dev_mcu_m4fss0:[45,58],am64x_dev_mcu_m4fss0_cbass_0:[44,45,58],am64x_dev_mcu_m4fss0_core0:[44,45,49,58],am64x_dev_mcu_mcrc64_0:[44,45,58],am64x_dev_mcu_mcspi0:[44,45,58],am64x_dev_mcu_mcspi1:[44,45,58],am64x_dev_mcu_mcu_gpiomux_introuter0:[44,45,49,55,58],am64x_dev_mcu_psc0:[44,45,58],am64x_dev_mcu_rti0:[44,45,58],am64x_dev_mcu_timer0:[44,45,58],am64x_dev_mcu_timer1:[44,45,58],am64x_dev_mcu_timer2:[44,45,58],am64x_dev_mcu_timer3:[44,45,58],am64x_dev_mcu_uart0:[44,45,58],am64x_dev_mcu_uart1:[44,45,58],am64x_dev_mmcsd0:[44,45,58],am64x_dev_mmcsd1:[44,45,58],am64x_dev_pbist0:[44,45,58],am64x_dev_pbist1:[44,45,58],am64x_dev_pbist2:[44,45,58],am64x_dev_pbist3:[44,45,58],am64x_dev_pcie0:[44,45,49,58],am64x_dev_pru_icssg0:[44,45,49,58],am64x_dev_pru_icssg1:[44,45,49,58],am64x_dev_psc0:[44,45,58],am64x_dev_r5fss0:[45,58],am64x_dev_r5fss0_core0:[44,45,49,58],am64x_dev_r5fss0_core1:[44,45,49,58],am64x_dev_r5fss1:[45,58],am64x_dev_r5fss1_core0:[44,45,49,58],am64x_dev_r5fss1_core1:[44,45,49,58],am64x_dev_rti0:[44,45,58],am64x_dev_rti10:[44,45,58],am64x_dev_rti11:[44,45,58],am64x_dev_rti1:[44,45,58],am64x_dev_rti8:[44,45,58],am64x_dev_rti9:[44,45,58],am64x_dev_sa2_ul0:[44,45,58],am64x_dev_serdes_10g0:[44,45,58],am64x_dev_spinlock0:[44,45,58],am64x_dev_stm0:[44,45,58],am64x_dev_timer0:[44,45,49,58],am64x_dev_timer10:[44,45,58],am64x_dev_timer11:[44,45,58],am64x_dev_timer1:[44,45,49,58],am64x_dev_timer2:[44,45,49,58],am64x_dev_timer3:[44,45,49,58],am64x_dev_timer4:[44,45,58],am64x_dev_timer5:[44,45,58],am64x_dev_timer6:[44,45,58],am64x_dev_timer7:[44,45,58],am64x_dev_timer8:[44,45,58],am64x_dev_timer9:[44,45,58],am64x_dev_timermgr0:[44,45,58],am64x_dev_timesync_event_introuter0:[44,45,49,55,58],am64x_dev_uart0:[44,45,58],am64x_dev_uart1:[44,45,58],am64x_dev_uart2:[44,45,58],am64x_dev_uart3:[44,45,58],am64x_dev_uart4:[44,45,58],am64x_dev_uart5:[44,45,58],am64x_dev_uart6:[44,45,58],am64x_dev_usb0:[44,45,58],am64x_dev_vtm0:[44,45,58],am65x:[0,30,137,138,141,142,144,146],am65x_sr2:[26,90,138],am65xx:2,am6:[5,13,25,26,90],am6_dev_board0:[59,60,74,75,76,89],am6_dev_cal0:[59,60,65,74,75,76,80,89],am6_dev_cbass0:[59,60,65,74,75,76,80,89],am6_dev_cbass_debug0:[59,60,65,74,75,76,80,89],am6_dev_cbass_fw0:[59,60,65,74,75,76,80,89],am6_dev_cbass_infra0:[59,60,65,74,75,76,80,89],am6_dev_ccdebugss0:[59,60,65,74,75,76,80,89],am6_dev_cmpevent_intrtr0:[59,60,65,71,74,75,76,80,86,89],am6_dev_compute_cluster_a53_0:[59,60,74,75,76,89],am6_dev_compute_cluster_a53_1:[59,60,74,75,76,89],am6_dev_compute_cluster_a53_2:[59,60,74,75,76,89],am6_dev_compute_cluster_a53_3:[59,60,74,75,76,89],am6_dev_compute_cluster_cpac0:[59,60,74,76,89],am6_dev_compute_cluster_cpac1:[59,60,74,76,89],am6_dev_compute_cluster_cpac_pbist0:[60,74,76,89],am6_dev_compute_cluster_cpac_pbist1:[60,74,76,89],am6_dev_compute_cluster_msmc0:[59,60,74,75,76,89],am6_dev_compute_cluster_pbist0:[60,74,75,76,89],am6_dev_cpt2_aggr0:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_main_cal0_0:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_main_dss_2:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[59,60,74,75,76,89],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[59,60,74,75,76,89],am6_dev_ctrl_mmr0:[59,60,65,74,75,76,80,89],am6_dev_dcc0:[59,60,65,74,75,76,80,89],am6_dev_dcc1:[59,60,65,74,75,76,80,89],am6_dev_dcc2:[59,60,65,74,75,76,80,89],am6_dev_dcc3:[59,60,65,74,75,76,80,89],am6_dev_dcc4:[59,60,65,74,75,76,80,89],am6_dev_dcc5:[59,60,65,74,75,76,80,89],am6_dev_dcc6:[59,60,65,74,75,76,80,89],am6_dev_dcc7:[59,60,65,74,75,76,80,89],am6_dev_ddrss0:[59,60,65,74,75,76,80,89],am6_dev_debugss0:[59,60,65,74,75,76,80,89],am6_dev_debugss_wrap0:[59,60,74,75,76,89],am6_dev_debugsuspendrtr0:[59,60,74,75,76,89],am6_dev_dftss0:[59,60,74,75,76,89],am6_dev_dss0:[59,60,65,74,75,76,80,89],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_dmsc_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_emif_data_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_main2mcu_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_mcu2main_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[60,74,76,89],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[60,74,76,89],am6_dev_ecap0:[59,60,65,74,75,76,80,89],am6_dev_ecc_aggr0:[59,60,74,75,76,89],am6_dev_ecc_aggr1:[59,60,74,75,76,89],am6_dev_ecc_aggr2:[59,60,74,75,76,89],am6_dev_efuse0:[59,60,74,75,76,89],am6_dev_ehrpwm0:[59,60,65,74,75,76,80,89],am6_dev_ehrpwm1:[59,60,65,74,75,76,80,89],am6_dev_ehrpwm2:[59,60,65,74,75,76,80,89],am6_dev_ehrpwm3:[59,60,65,74,75,76,80,89],am6_dev_ehrpwm4:[59,60,65,74,75,76,80,89],am6_dev_ehrpwm5:[59,60,65,74,75,76,80,89],am6_dev_elm0:[59,60,65,74,75,76,80,89],am6_dev_eqep0:[59,60,65,74,75,76,80,89],am6_dev_eqep1:[59,60,65,74,75,76,80,89],am6_dev_eqep2:[59,60,65,74,75,76,80,89],am6_dev_esm0:[59,60,65,74,75,76,80,89],am6_dev_fss_mcu_0:[76,89],am6_dev_gic0:[59,60,65,74,75,76,80,89],am6_dev_gpio0:[59,60,65,74,75,76,80,89],am6_dev_gpio1:[59,60,65,74,75,76,80,89],am6_dev_gpiomux_intrtr0:[59,60,65,71,74,75,76,80,86,89],am6_dev_gpmc0:[59,60,65,74,75,76,80,89],am6_dev_gpu0:[59,60,65,74,75,76,80,89],am6_dev_gs80prg_mcu_wrap_wkup_0:[59,60,74,75,76,89],am6_dev_gs80prg_soc_wrap_wkup_0:[59,60,74,75,76,89],am6_dev_gtc0:[59,60,65,74,75,76,80,89],am6_dev_i2c0:[59,60,65,74,75,76,80,89],am6_dev_i2c1:[59,60,65,74,75,76,80,89],am6_dev_i2c2:[59,60,65,74,75,76,80,89],am6_dev_i2c3:[59,60,65,74,75,76,80,89],am6_dev_icemelter_wkup_0:[60,74,76,89],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[59,60,74,75,76,89],am6_dev_k3_led_main_0:[60,74,76,89],am6_dev_main2mcu_lvl_intrtr0:[59,60,65,71,74,75,76,80,86,89],am6_dev_main2mcu_pls_intrtr0:[59,60,65,71,74,75,76,80,86,89],am6_dev_mcasp0:[59,60,65,74,75,76,80,89],am6_dev_mcasp1:[59,60,65,74,75,76,80,89],am6_dev_mcasp2:[59,60,65,74,75,76,80,89],am6_dev_mcspi0:[59,60,65,74,75,76,80,89],am6_dev_mcspi1:[59,60,65,74,75,76,80,89],am6_dev_mcspi2:[59,60,65,74,75,76,80,89],am6_dev_mcspi3:[59,60,65,74,75,76,80,89],am6_dev_mcspi4:[59,60,74,75,76,89],am6_dev_mcu_adc0:[59,60,74,75,76,89],am6_dev_mcu_adc1:[59,60,74,75,76,89],am6_dev_mcu_armss0:[59,60,74,76,89],am6_dev_mcu_armss0_cpu0:[59,60,65,74,75,76,80,89],am6_dev_mcu_armss0_cpu1:[59,60,65,74,75,76,80,89],am6_dev_mcu_cbass0:[59,60,74,75,76,89],am6_dev_mcu_cbass_debug0:[59,60,74,75,76,89],am6_dev_mcu_cbass_fw0:[59,60,74,75,76,89],am6_dev_mcu_cpsw0:[59,60,65,74,75,76,80,89],am6_dev_mcu_cpt2_aggr0:[59,60,74,75,76,89],am6_dev_mcu_ctrl_mmr0:[59,60,74,75,76,89],am6_dev_mcu_dcc0:[59,60,74,75,76,89],am6_dev_mcu_dcc1:[59,60,74,75,76,89],am6_dev_mcu_dcc2:[59,60,74,75,76,89],am6_dev_mcu_debugss0:[59,60,74,75,76,89],am6_dev_mcu_ecc_aggr0:[59,60,74,75,76,89],am6_dev_mcu_ecc_aggr1:[59,60,74,75,76,89],am6_dev_mcu_efuse0:[59,60,74,75,76,89],am6_dev_mcu_esm0:[59,60,74,75,76,89],am6_dev_mcu_fss0_fsas_0:[60,74,76,89],am6_dev_mcu_fss0_hyperbus0:[59,60,74,75,76,89],am6_dev_mcu_fss0_ospi_0:[59,60,74,75,76,89],am6_dev_mcu_fss0_ospi_1:[59,60,74,75,76,89],am6_dev_mcu_i2c0:[59,60,74,75,76,89],am6_dev_mcu_mcan0:[59,60,74,75,76,89],am6_dev_mcu_mcan1:[59,60,74,75,76,89],am6_dev_mcu_mcspi0:[59,60,74,75,76,89],am6_dev_mcu_mcspi1:[59,60,74,75,76,89],am6_dev_mcu_mcspi2:[59,60,74,75,76,89],am6_dev_mcu_msram0:[59,60,74,75,76,89],am6_dev_mcu_navss0:[59,60,69,74,75,76,84,89],am6_dev_mcu_navss0_intr_aggr_0:[60,65,71,74,76,80,86,89],am6_dev_mcu_navss0_intr_router_0:[60,65,71,74,76,80,86,89],am6_dev_mcu_navss0_mcrc0:[60,65,74,76,80,89],am6_dev_mcu_navss0_proxy0:[60,68,71,74,76,83,86,89],am6_dev_mcu_navss0_ringacc0:[60,65,70,71,74,76,80,85,86,89],am6_dev_mcu_navss0_udmap0:[60,61,65,71,74,76,77,80,86,89],am6_dev_mcu_pbist0:[59,60,74,75,76,89],am6_dev_mcu_pdma0:[59,60,74,75,76,89],am6_dev_mcu_pdma1:[59,60,74,75,76,89],am6_dev_mcu_pll_mmr0:[59,60,74,75,76,89],am6_dev_mcu_psram0:[59,60,74,75,76,89],am6_dev_mcu_rom0:[59,60,74,75,76,89],am6_dev_mcu_rti0:[59,60,74,75,76,89],am6_dev_mcu_rti1:[59,60,74,75,76,89],am6_dev_mcu_sec_mmr0:[59,60,74,75,76,89],am6_dev_mcu_timer0:[59,60,74,75,76,89],am6_dev_mcu_timer1:[59,60,74,75,76,89],am6_dev_mcu_timer2:[59,60,74,75,76,89],am6_dev_mcu_timer3:[59,60,74,75,76,89],am6_dev_mcu_uart0:[59,60,74,75,76,89],am6_dev_mmcsd0:[59,60,65,74,75,76,80,89],am6_dev_mmcsd1:[59,60,65,74,75,76,80,89],am6_dev_mx_efuse_main_chain_main_0:[59,60,74,76,89],am6_dev_mx_efuse_mcu_chain_mcu_0:[59,60,74,76,89],am6_dev_mx_wakeup_reset_sync_wkup_0:[60,74,76,89],am6_dev_navss0:[59,60,65,69,74,75,76,80,84,89],am6_dev_navss0_cpts0:[60,65,74,76,80,89],am6_dev_navss0_intr_router_0:[60,65,71,74,76,80,86,89],am6_dev_navss0_mailbox0_cluster0:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster10:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster11:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster1:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster2:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster3:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster4:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster5:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster6:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster7:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster8:[60,65,74,76,80,89],am6_dev_navss0_mailbox0_cluster9:[60,65,74,76,80,89],am6_dev_navss0_mcrc0:[60,65,74,76,80,89],am6_dev_navss0_modss_inta0:[60,65,71,74,76,80,86,89],am6_dev_navss0_modss_inta1:[60,65,71,74,76,80,86,89],am6_dev_navss0_proxy0:[60,68,71,74,76,83,86,89],am6_dev_navss0_pvu0:[60,65,74,76,80,89],am6_dev_navss0_pvu1:[60,65,74,76,80,89],am6_dev_navss0_ringacc0:[60,65,70,71,74,76,80,85,86,89],am6_dev_navss0_timer_mgr0:[60,74,76,89],am6_dev_navss0_timer_mgr1:[60,74,76,89],am6_dev_navss0_udmap0:[60,61,65,71,74,76,77,80,86,89],am6_dev_navss0_udmass_inta0:[60,65,71,74,76,80,86,89],am6_dev_oldi_tx_core_main_0:[59,60,74,75,76,89],am6_dev_pbist0:[59,60,74,75,76,89],am6_dev_pbist1:[59,60,74,75,76,89],am6_dev_pcie0:[59,60,65,74,75,76,80,89],am6_dev_pcie1:[59,60,65,74,75,76,80,89],am6_dev_pdma0:[59,60,74,75,76,89],am6_dev_pdma1:[59,60,65,74,75,76,80,89],am6_dev_pdma_debug0:[59,60,74,75,76,89],am6_dev_pll_mmr0:[59,60,74,75,76,89],am6_dev_pllctrl0:[59,60,74,75,76,89],am6_dev_pru_icssg0:[59,60,65,74,75,76,80,89],am6_dev_pru_icssg1:[59,60,65,74,75,76,80,89],am6_dev_pru_icssg2:[59,60,65,74,75,76,80,89],am6_dev_psc0:[59,60,74,75,76,89],am6_dev_psramecc0:[59,60,74,75,76,89],am6_dev_rti0:[59,60,74,75,76,89],am6_dev_rti1:[59,60,74,75,76,89],am6_dev_rti2:[59,60,74,75,76,89],am6_dev_rti3:[59,60,74,75,76,89],am6_dev_sa2_ul0:[59,60,65,74,75,76,80,89,142],am6_dev_serdes0:[59,60,74,75,76,89],am6_dev_serdes1:[59,60,74,75,76,89],am6_dev_stm0:[59,60,74,75,76,89],am6_dev_timer0:[59,60,65,74,75,76,80,89],am6_dev_timer10:[59,60,65,74,75,76,80,89],am6_dev_timer11:[59,60,65,74,75,76,80,89],am6_dev_timer1:[59,60,65,74,75,76,80,89],am6_dev_timer2:[59,60,65,74,75,76,80,89],am6_dev_timer3:[59,60,65,74,75,76,80,89],am6_dev_timer4:[59,60,65,74,75,76,80,89],am6_dev_timer5:[59,60,65,74,75,76,80,89],am6_dev_timer6:[59,60,65,74,75,76,80,89],am6_dev_timer7:[59,60,65,74,75,76,80,89],am6_dev_timer8:[59,60,65,74,75,76,80,89],am6_dev_timer9:[59,60,65,74,75,76,80,89],am6_dev_timesync_intrtr0:[59,60,65,71,74,75,76,80,86,89],am6_dev_uart0:[59,60,65,74,75,76,80,89],am6_dev_uart1:[59,60,65,74,75,76,80,89],am6_dev_uart2:[59,60,65,74,75,76,80,89],am6_dev_usb3ss0:[59,60,65,74,75,76,80,89],am6_dev_usb3ss1:[59,60,65,74,75,76,80,89],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[60,74,76,89],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[60,74,76,89],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[60,74,76,89],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[60,74,76,89],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[60,74,76,89],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[60,74,76,89],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[60,74,76,89],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[60,74,76,89],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[60,74,76,89],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[60,74,76,89],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[60,74,76,89],am6_dev_wkup_cbass0:[59,60,74,75,76,89],am6_dev_wkup_cbass_fw0:[59,60,74,75,76,89],am6_dev_wkup_ctrl_mmr0:[59,60,74,75,76,89],am6_dev_wkup_dmsc0:[59,60,74,76,89],am6_dev_wkup_dmsc0_cortex_m3_0:[60,65,74,76,80,89],am6_dev_wkup_ecc_aggr0:[59,60,74,75,76,89],am6_dev_wkup_esm0:[59,60,65,74,75,76,80,89],am6_dev_wkup_gpio0:[59,60,65,74,75,76,80,89],am6_dev_wkup_gpiomux_intrtr0:[59,60,65,71,74,75,76,80,86,89],am6_dev_wkup_i2c0:[59,60,74,75,76,89],am6_dev_wkup_pllctrl0:[59,60,74,75,76,89],am6_dev_wkup_psc0:[59,60,74,75,76,89],am6_dev_wkup_uart0:[59,60,74,75,76,89],am6_dev_wkup_vtm0:[59,60,74,75,76,89],am6x:[2,141],among:[5,145],amount:[21,30],ani:[0,2,5,6,8,10,11,12,13,17,21,24,25,26,27,30,38,52,133,134,136,142,144,145],anoth:[2,5,6,12,13,14,16,22,26,30,39,53,61,69,77,84,93,100,107,114,122,128,136,137],anti:21,api:[0,1,2,4,8,9,10,11,12,20,21,24,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,137,138,139,140,141,142,143,145,146],appdata:144,append:[5,17,21,26,138,143],appli:[5,12,13,15,20,21,137,143,144],applic:[0,3,5,8,10,11,12,13,16,19,20,21,23,24,25,26,33,36,46,50,61,66,77,81,93,97,107,111,122,125,133,134,136,138,141,144,145],approach:[0,138],appropri:[5,6,13,24,143],aqcmpintr_level:[65,80],arbitrari:30,arch32:13,architectur:[8,23,26,133],area:[27,62,136],argument:[7,26,137,144,145],arm0:[36,50],arm:[0,30,66,81,97,111,125],arrai:[12,14,15,17,21,23,24,26,33,35,40,46,49,54,61,65,68,70,77,80,83,85,93,96,99,101,107,110,113,115,122,124,127,129,136,140,141,144],ascend:26,asel:11,asn1:[21,140,141,144],asn:21,assert:[6,13,20],assign:[9,11,12,16,23,30,33,35,40,46,49,54,61,64,65,68,70,77,79,80,83,85,90,93,96,99,101,107,110,113,115,122,124,127,129,136],associ:[16,20,23,25,31,44,59,75,91,105,120],assum:[9,11,12,26,134,144,145],assur:26,asymmetr:[19,138],atcm:13,atcm_en:13,atf:[34,48],attack:13,attempt:[5,6,11,13,20,21,26,30,133],attribut:[21,26,134,137],atyp:[26,30],audio:[97,111,125],auth_in_plac:21,auth_resource_own:27,authent:[0,2,21,24,25,27,30,138,142],authenticate_and_start_imag:13,authinplac:21,author:[24,144],automat:[3,5,20,24,137],avabl:142,avail:[0,2,3,5,12,13,14,15,18,19,20,22,24,25,26,27,30,134,136,140,145],availabler:142,avoid:[13,144,145],back:[2,3,9,10,11,15,23,24,34,48,64,79,95,109,123,137,142],backup:140,backward:[5,7,25,26,119,135],bad:30,bad_devic:30,base:[0,5,6,8,10,11,12,13,16,20,21,23,24,25,30,33,36,39,40,46,50,53,54,61,66,68,69,70,77,81,83,84,85,93,97,99,100,101,107,111,113,114,115,122,125,127,128,129,134,136,137,140,142,144],baseport:[7,23],basi:26,basic:[0,13,21],basicconstraint:[21,140,141,144],bc_lvl:[65,80],bcdma:[0,2,12],bcdma_chan_data_complet:[35,49],bcdma_chan_error:[35,49],bcdma_chan_ring_complet:[35,49],bcdma_rx:[39,53,128],bcdma_rx_chan_data_complet:[35,49,124],bcdma_rx_chan_error:[35,49,124],bcdma_rx_chan_ring_complet:[35,49,124],bcdma_tx:[39,53,128],bcdma_tx_chan_data_complet:[35,49,124],bcdma_tx_chan_error:[35,49,124],bcdma_tx_chan_ring_complet:[35,49,124],bcfg:21,bcfg_hash:21,becaus:[11,13,20,26,133],becom:[135,136,141],been:[2,5,15,20,26,30,136,145],beenabl:142,befor:[2,5,10,13,17,20,21,23,26,27,30,137,138,140,141,143,144],begin:[3,21,24],behav:[0,119],behavior:[3,6,7,26],behaviour:137,behind:[26,142],being:[2,5,6,8,12,13,21,23,25,27,33,41,46,55,61,71,77,86,93,102,107,116,122,130,133,134,137,141,144],belong:[5,30],below:[0,2,5,6,13,14,16,18,20,21,22,23,24,25,26,27,30,47,63,78,94,108,134,136,137,138,143,144,145],ber:21,best:5,better:[5,13],between:[2,6,8,11,13,20,26],beyond:[2,12,26],big:21,binari:[0,13,17,21,24,26,134,137,138,139,140,141,146],binary_fil:26,bit:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,20,21,23,24,25,26,27,30,41,55,62,71,86,102,116,130,133,134,135,136,137,140,141,144],bit_count:141,bitfield:[6,8,9,10,11,12,24,26,133,135],blob:[2,21,23,24,26,138],block:[0,2,5,6,12,21,26,33,46,140,144],block_copy_chan:[33,40,46,54],block_everyon:[47,63,78,94,108],bmek:[17,140],bmpk:[17,140,141,144],bmpkh:[17,140],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,29,30,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,131,132,133,134,135,136,137,139,140,141,142,143,146],boardcfg:[0,18,21,24,25,26,27,47,63,78,94,108,138],boardcfg_abi_maj:23,boardcfg_abi_min:23,boardcfg_abi_rev:[23,27],boardcfg_cfg:23,boardcfg_control_magic_num:23,boardcfg_dbg_cfg:30,boardcfg_dbg_cfg_magic_num:23,boardcfg_desc_t:24,boardcfg_devgrp:23,boardcfg_dkek_cfg_magic_num:23,boardcfg_host_hierarchy_magic_num:23,boardcfg_max_main_host_count:23,boardcfg_max_mcu_host_count:23,boardcfg_msmc:3,boardcfg_msmc_magic_num:23,boardcfg_otp_cfg_magic_num:23,boardcfg_pm_devgrp:25,boardcfg_pm_siz:25,boardcfg_pmp_high:25,boardcfg_pmp_low:25,boardcfg_proc_acl_magic_num:23,boardcfg_rm_devgrp:26,boardcfg_rm_host_cfg:23,boardcfg_rm_host_cfg_magic_num:23,boardcfg_rm_resasg:23,boardcfg_rm_resasg_magic_num:23,boardcfg_rm_siz:26,boardcfg_rmp_high:26,boardcfg_rmp_low:26,boardcfg_sec:27,boardcfg_secproxy_magic_num:23,boardcfg_security_devgrp:27,boardcfg_security_s:27,boardcfg_securityp_high:27,boardcfg_securityp_low:27,boardcfg_siz:23,boardcfg_subhdr:23,boardcfghash:[21,138],boardcfgp_high:23,boardcfgp_low:23,boardconfig:[30,133,140,141],bodi:138,boot:[0,3,4,19,23,25,26,27,30,34,36,43,47,48,50,58,63,64,66,74,78,79,81,89,94,95,97,104,108,109,111,118,123,125,132,133,136,139,140,142,144,145,146],boot_cor:24,boot_seq:21,bootcor:21,bootcoreopts_clr:21,bootcoreopts_set:21,bootload:[0,3,24,36,50,66,81,97,111,125,133],bootpin:[36,50,66,81,97,111,125],bootvector:13,bootvector_hi:13,bootvector_lo:13,both:[0,2,5,8,10,13,21,23,24,25,26,27,137,138,140,144,145],boundari:26,bp_init_complet:30,brdcfg:[140,141],brddat:144,bring:[7,133,143],broadcast:26,btcm:13,btcm_en:13,buffer:[12,21,23],build:[24,30,56,72,87],built:[25,30],burnt:134,burst:[12,30],bus:[11,12,13,26],bus_intr_64:[73,88],bus_intr_65:[73,88],bus_intr_66:[73,88],bus_intr_67:[73,88],bus_spi_64:[73,88],bus_spi_65:[73,88],bus_spi_66:[73,88],bus_spi_67:[73,88],bus_spi_68:[73,88],bus_spi_69:[73,88],bus_spi_70:[73,88],bus_spi_71:[73,88],bus_spi_72:[73,88],bus_spi_73:[73,88],bus_spi_74:[73,88],bus_spi_75:[73,88],bus_spi_76:[73,88],bus_spi_77:[73,88],bus_spi_78:[73,88],bus_spi_79:[73,88],c47d9ca8d1aae57b8e8784a12f636b2b:144,c66:[13,111],c66_event_in_sync:110,c66_event_in_sync_4:117,c66_event_in_sync_5:117,c66_event_in_sync_6:117,c66_event_in_sync_7:117,c66ss0_core0:[112,117],c66ss1_core0:[112,117],c6x_0:109,c6x_0_0:[109,117],c6x_0_1:[109,117],c6x_1:109,c6x_1_0:[109,117],c6x_1_1:[109,117],c71ss0:112,c7x:[109,111,125],c7x_0:[109,117,123],c7x_0_0:[123,131],c7x_0_1:[123,131],c7x_1:[109,117,123],c7x_1_0:[123,131],c7x_1_1:[123,131],c89491b8edad0fb3:144,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:144,cach:[3,23,47,63,78,94,108],cal0_rx:[69,84],calc_val:2,calcul:[11,19,138,143],call:[5,7,8,13,24,25,133,134,135,138,145],can:[0,2,5,6,7,8,10,11,12,13,16,17,18,20,21,22,23,24,25,26,27,30,31,32,36,44,45,47,50,59,60,61,63,66,75,76,77,78,81,91,92,93,94,97,105,106,107,108,111,120,121,122,125,133,134,135,136,140,141,142,144,145],cannot:[11,12,13,20,26,27,33,35,39,40,46,49,53,54,61,64,65,68,69,70,77,79,80,83,84,85,93,96,99,100,101,107,110,113,114,115,122,124,127,128,129,137,142,144],canon:21,capabl:[0,5,8,10,25,26,27,133],captur:[24,25,26],card:144,care:[6,25,133,138],carefulli:6,carri:[134,136],cast:144,categori:[136,137],caus:[3,26,140],cba:0,cba_permission_0:[47,63,78,94,108],cba_permission_1:[47,63,78,94,108],cba_permission_2:[47,63,78,94,108],cba_permission_x:[47,63,78,94,108],cbc:[21,138,143],ccboard0:144,cccccccccccccccccccccccccccccccc:144,ccdc_intr_pend:110,ccs1010:144,ccs:144,ccs_base:144,ccs_version:144,center:3,cer:21,ceritif:141,cert_addr_hi:18,cert_addr_lo:18,certain:[2,5,6,7,22,24,140],certif:[4,13,17,18,19,20,24,27,30,140,143],certifc:140,certifi:134,certificate_address_hi:13,certificate_address_lo:13,certtyp:24,cfg:[11,12,13,17,26,27],challeng:0,chanc:[140,141],chang:[5,8,12,30,138,143],channel:[2,8,9,10,11,16,23,26,30,65,80,96,110,124,137],chapter:[0,5,6,8,9,10,11,12,13,14,15,16,17,18,19,22,24,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,136,137,146],charact:144,character:25,characterist:134,chart:5,check:[5,11,12,13,20,21,23,26,27,133,134,137,140,144],chip:138,choic:[0,23],choos:[2,5,26,31,44,59,75,91,105,120,133,138,140,142,143,144],chose:2,chosen:[2,6,7,21,138,143],claim:[6,13,137,142],cleanup:13,clear:[6,8,10,12,13,20,21,25,30,145],clk32:5,clk:[5,30],clk_gate:13,clk_id:5,clk_stop:13,clkout:[36,50,66,81,97,111,125],clock:[0,4,13,30,36,50,66,81,90,97,111,125],clock_dis:30,clock_en:30,clock_set_par:30,clock_set_r:30,clockstatu:5,close:[5,20,140,144],closest:5,clstr_cfg:13,club:[21,141],cluster:[13,37,51,67,82,98,112,126,144],cmac:134,cnt:[11,140],code:[2,5,13,25,26,30,141,144,145],coher:[13,23,26],cold:136,collect:0,com:[21,26,140,141,144],combin:[0,3,8,11,17,20,21,25,26,28,47,63,78,94,108,138,140,144,146],come:[30,138],command:[4,5,13,19,24,144],comment:141,common:[12,15,16,19,24,26,30,61,77,93,107,122,144],commun:[0,3,20,25,34,42,57,73,88,95,103,109,117,123,131,133,144],comp:24,comp_opt:24,comp_siz:24,comp_typ:24,compact:[23,30],compait:119,compar:[21,133,136,138,144],comparison:[12,30],compat:[0,7,23,25,26,135],compatibl:2,compil:141,complet:[2,6,8,11,12,13,20,23,25,26,27,30,36,50,66,81,97,111,125,133,134,143,145],complex:[0,143],complianc:6,complic:13,compon:[0,3,24],component1:24,component2:24,component3:24,component4:24,component5:24,compos:144,comprehend:30,comptyp:24,compulsorili:145,comput:[34,48,64,79,95,109,123,134,140],compute_cluster0_c71ss0_0:126,compute_cluster0_c71ss1_0:126,compute_cluster0_clec:[117,131],compute_cluster0_gic500ss:[103,117,131],compute_cluster0_msmc_1mb:103,compute_cluster0_msmc_en:103,compute_cluster_j7ae_main_0_dmsc_wrap_0:126,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:112,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:98,compute_cluster_msmc0:[67,82,144],concaten:[141,144],concept:[0,13,133,137],concern:133,condit:[0,13],config:[3,10,13,16,18,24,30,133,140,141,144],config_flags_1:13,config_flags_1_clear:13,config_flags_1_set:13,config_security_keystore_s:[56,72,87],configflags_clr:21,configflags_set:21,configur:[0,1,2,3,4,7,8,14,15,17,18,19,20,22,29,31,32,33,34,35,36,37,38,39,40,42,43,44,45,46,47,48,49,50,51,52,53,54,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,72,73,74,75,76,77,78,79,80,81,82,83,84,85,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,103,104,105,106,107,108,109,110,111,112,113,114,115,117,118,119,120,121,122,123,124,125,126,127,128,129,131,132,133,134,135,139,141,142,143,146],configutaion:24,confirm:[5,13,142],confirugr:[56,72,87],conform:[26,137],confus:[37,51,67,82,98,112,126,133],conjunct:[6,13],connect:[5,8,25,35,36,49,50,65,66,80,81,96,97,110,111,124,125,144],consecut:13,consid:[2,3,9,11,12,13,25,26],consider:30,consist:[3,5,6,7,13,23,25,26,27],consol:[26,30],constant:12,constraint:[13,26],consum:26,contact:136,contain:[0,2,3,5,6,7,13,14,17,19,20,21,23,24,25,26,27,38,52,134,135,136,144],content:[0,3,16,21,26,30,140,144],context:[2,6,14,34,48,64,79,95,109,123,134,136],context_loss_count:6,contigu:[12,26,140],continu:[13,26,145],control:[0,4,8,9,12,16,20,21,23,26,27,31,34,43,44,48,58,59,64,74,75,79,89,91,95,104,105,109,118,120,123,132,133,134,137,142,145,146],control_flags_1:13,control_flags_1_clear:13,control_flags_1_set:13,conveni:[133,144],convent:[30,144],convert:[11,140],copi:[5,12,21,26,33,46,141],core:[0,2,3,13,21,22,24,27,30,134,135,136,137,143,144,145],core_halt:13,coredbgen:[21,144],coredbgsecen:[21,144],corepac:13,coresecdbgen:144,correct:[12,13,140],correctli:[2,27,145],correl:134,correspond:[2,5,8,9,11,12,13,21,24,31,44,47,59,63,75,78,91,94,105,108,120,133,135,137,138,140,144,145],corrupt:[23,140,141],cortex:[34,48,64,79,95,109,123],could:[7,13,23,26,133,136,141],count:[10,11,12,17,25,30,136,140,141],count_leading_zero:141,counter:[6,11,134,138],cover:[9,10,11,142],cpsw2_rx:[39,53],cpsw2_tx:[39,53],cpsw:[66,81,97,111,125],cpsw_rx_chan:[33,40,46,54],cpsw_tx_chan:[33,40,46,54],cpts0_comp:[65,80,96,110,124],cpts0_genf0:[65,80,96,110,124],cpts0_genf1:[65,80,96,110,124],cpts0_genf2:[65,80,96,110,124],cpts0_genf3:[65,80,96,110,124],cpts0_genf4:[65,80,96,110,124],cpts0_genf5:[65,80,96,110,124],cpts0_hw1_push:[65,80,96,110,124],cpts0_hw2_push:[65,80,96,110,124],cpts0_hw3_push:[65,80,96,110,124],cpts0_hw4_push:[65,80,96,110,124],cpts0_hw5_push:[65,80,96,110,124],cpts0_hw6_push:[65,80,96,110,124],cpts0_hw7_push:[65,80,96,110,124],cpts0_hw8_push:[65,80,96,110,124],cpts0_sync:[65,80,96,110,124],cpts_comp:[35,49,65,80,96,110,124],cpts_genf0:[35,49,65,80,96,110,124],cpts_genf1:[35,49,65,80,96,110,124],cpts_genf2:49,cpts_genf3:49,cpts_genf4:49,cpts_genf5:49,cpts_hw1_push:[35,49,96,110],cpts_hw2_push:[35,49,96,110],cpts_hw3_push:[35,49,65,80,96,110,124],cpts_hw4_push:[35,49,65,80,96,110,124],cpts_hw5_push:[35,49,96,110],cpts_hw6_push:[35,49,96,110],cpts_hw7_push:[35,49,96,110],cpts_hw8_push:[35,49,96,110],cpts_sync:[35,49,65,80,96,110,124],cpu1:13,cpu:[0,13,134],creat:[3,5,6,7,13,23,25,26,27,134,138,140],credenti:[11,27],credit:[10,12,23,30],criteria:26,critic:[0,2,3,13,74,89,104,118,132,133],crypto:[0,2,142],cryptograph:142,crystal:[36,50,66,81,97,111,125],cs_dap:144,cs_dap_0:144,csi_err_irq:[110,124],csi_interrupt:[110,124],csi_irq:[110,124],csi_level:[110,124],csi_rx:39,csi_tx:39,csl_efail:5,ctm_level:[65,80],ctrl:25,ctrl_mmr:13,ctrlmmr_:13,ctrlmmr_sec_clstrx_cfg:13,cumul:[25,26],current:[3,5,6,13,15,16,18,21,23,25,26,27,30,41,55,71,86,102,116,130,137,140,141,144],current_st:[5,6],custmpk:144,custom:[0,5,17,20,21,23,26,136,140,144],dalla:141,dat:144,data0_v:11,data1_v:11,data:[0,2,9,11,13,17,21,133,134,136,137,140,141,142,144,146],databas:134,dbg_en:13,dbg_niden:13,dbg_spiden:13,dbg_spniden:13,dbgauth:144,ddr:[36,50,66,81,97,111,125],ddrss_control:[96,110,124],ddrss_hs_phy_global_error:[96,110,124],ddrss_pll_freq_change_req:[96,110,124],ddrss_v2a_other_err_lvl:[96,110,124],ddrss_v2h_other_err_lvl:[65,80],deal:[133,136],deassert:13,debug:[0,4,13,17,20,47,63,78,94,108,133,139,146],debug_cert_addr:19,debug_cfg:23,debug_core_sel:21,debug_dis:21,debug_ful:[21,144],debug_preserv:21,debug_priv_level:[21,144],debug_publ:[21,144],debug_public_us:[21,144],debug_respons:17,debug_secure_us:[21,144],debug_unlock_cert:144,debugctrl:21,debugg:[20,144],debugss:20,debugtyp:[21,144],debuguid:[21,144],decis:[21,140,144],decod:[18,21,30,140],decoupl:11,decrypt:[2,17,21,24,134,136,138,142,143],dedic:[0,23,142],def:24,defer:[27,30],defin:[0,2,7,8,9,10,11,12,16,21,23,24,25,26,27,30,31,32,44,45,56,59,60,64,72,75,76,79,87,91,92,105,106,119,120,121,133,134,135,137,138],definit:[2,7,23,26,144],deiniti:7,delai:[13,20],delay_before_iteration_loop_start_u:13,delay_per_iteration_u:13,deleg:[61,77,93,107,122],delegated_host:12,deliveri:136,demand:23,denot:135,dep:30,depend:[6,7,8,13,20,21,24,25,26,27,30,133,136,144],deprec:[137,138],depth:[12,133],der:[21,140,144],deriv:[0,4,23,25,47,63,78,94,108,139,142,146],desc:24,describ:[0,2,3,5,6,7,8,11,12,19,20,21,23,24,26,27,30,31,33,35,39,40,44,46,49,53,54,59,61,65,68,69,70,75,77,80,83,84,85,91,93,96,99,100,101,105,107,110,113,114,115,120,122,124,127,128,129,134,136,137,138,140,142,143,144,145],descript:[2,3,4,5,6,7,20,21,23,24,25,26,27,31,44,59,75,90,91,105,120,133,134,135,136,137,140,141,142,144,145],descriptor:[12,24,30],design:[3,5,27,30,145],desir:[2,5,6,8,13,27,133,134,137,138,145],desrib:0,dest_addr:24,destaddr:21,destin:[2,8,10,12,21,24,30],detail:[2,13,21,24,30,47,63,78,94,108,133,136,140,141,142],detect:[26,33,35,40,46,49,54,61,65,68,70,77,80,83,85,93,96,99,101,107,110,113,115,122,124,127,129,133],determin:[5,6,10,21,36,50,66,81,97,111,125,143,144],determinist:134,dev:[26,30],dev_a53_rs_bw_limiter0_clk_clk:31,dev_a53_ws_bw_limiter1_clk_clk:31,dev_a53ss0_a53_divh_clk4_obsclk_out_clk:31,dev_a53ss0_core_0_a53_core0_arm_clk_clk:[31,44],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[31,44],dev_a53ss0_core_2_a53_core2_arm_clk_clk:31,dev_a53ss0_core_3_a53_core3_arm_clk_clk:31,dev_a53ss0_corepac_arm_clk_clk:[31,44],dev_a53ss0_pll_ctrl_clk:[31,44],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:120,dev_a72ss0_arm_clk_clk:[105,120],dev_a72ss0_core0_0_arm_clk_clk:91,dev_a72ss0_core0_1_arm_clk_clk:91,dev_a72ss0_core0_arm_clk_clk:[91,105,120],dev_a72ss0_core0_msmc_clk:91,dev_a72ss0_core0_pll_ctrl_clk:91,dev_a72ss0_core1_arm_clk_clk:[105,120],dev_a72ss0_msmc_clk:[105,120],dev_a72ss0_pll_ctrl_clk:[105,120],dev_aasrc0_rx0_sync:105,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_rx1_sync:105,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_rx2_sync:105,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_rx3_sync:105,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_sys_clk:105,dev_aasrc0_tx0_sync:105,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_tx1_sync:105,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_tx2_sync:105,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_tx3_sync:105,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:105,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:105,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:105,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:105,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:105,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:105,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:105,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:105,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:105,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:105,dev_aasrc0_vbusp_clk:105,dev_adc0_adc_clk:44,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:44,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:44,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:44,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:44,dev_adc0_sys_clk:44,dev_adc0_vbus_clk:44,dev_aggr_atb0_dbg_clk:120,dev_ascpcie_buffer0_clkin0:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:105,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:105,dev_ascpcie_buffer0_clkin1:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:105,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:105,dev_ascpcie_buffer0_clkout0_n:105,dev_ascpcie_buffer0_clkout0_p:105,dev_ascpcie_buffer0_clkout1_n:105,dev_ascpcie_buffer0_clkout1_p:105,dev_ascpcie_buffer1_clkin0:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:105,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:105,dev_ascpcie_buffer1_clkin1:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:105,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:105,dev_ascpcie_buffer1_clkout0_n:105,dev_ascpcie_buffer1_clkout0_p:105,dev_ascpcie_buffer1_clkout1_n:105,dev_ascpcie_buffer1_clkout1_p:105,dev_atl0_atl_clk:[91,105,120],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[91,105,120],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[91,120],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:105,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:105,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105,120],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:91,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[105,120],dev_atl0_atl_io_port_atclk_out:[91,105,120],dev_atl0_atl_io_port_atclk_out_1:[91,105,120],dev_atl0_atl_io_port_atclk_out_2:[91,105,120],dev_atl0_atl_io_port_atclk_out_3:[91,105,120],dev_atl0_atl_io_port_aw:120,dev_atl0_atl_io_port_aws_1:120,dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_2:120,dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_3:120,dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:120,dev_atl0_atl_io_port_bw:120,dev_atl0_atl_io_port_bws_1:120,dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_2:120,dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_3:120,dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:120,dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:120,dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:120,dev_atl0_vbus_clk:[91,105,120],dev_board0_audio_ext_refclk0_in:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:105,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[31,91,105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[105,120],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_board0_audio_ext_refclk0_out:[31,91,105,120],dev_board0_audio_ext_refclk1_in:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:105,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[31,91,105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[105,120],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_board0_audio_ext_refclk1_out:[31,91,105,120],dev_board0_audio_ext_refclk2_in:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:105,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk2_out:105,dev_board0_audio_ext_refclk3_in:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:105,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:105,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:105,dev_board0_audio_ext_refclk3_out:105,dev_board0_bus_ccdc0_pclk_out:[59,75],dev_board0_bus_cpts_rft_clk_out:[59,75],dev_board0_bus_dss0extpclkin_out:[59,75],dev_board0_bus_dss0pclk_in:[59,75],dev_board0_bus_ext_refclk1_out:[59,75],dev_board0_bus_gpmcclk_out:[59,75],dev_board0_bus_mcasp0aclkr_out:[59,75],dev_board0_bus_mcasp0aclkx_out:[59,75],dev_board0_bus_mcasp0ahclkr_out:[59,75],dev_board0_bus_mcasp0ahclkx_out:[59,75],dev_board0_bus_mcasp1aclkr_out:[59,75],dev_board0_bus_mcasp1aclkx_out:[59,75],dev_board0_bus_mcasp1ahclkr_out:[59,75],dev_board0_bus_mcasp1ahclkx_out:[59,75],dev_board0_bus_mcasp2aclkr_out:[59,75],dev_board0_bus_mcasp2aclkx_out:[59,75],dev_board0_bus_mcasp2ahclkr_out:[59,75],dev_board0_bus_mcasp2ahclkx_out:[59,75],dev_board0_bus_mcu_clkout_in:[59,75],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[59,75],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[59,75],dev_board0_bus_mcu_cpts_rft_clk_out:[59,75],dev_board0_bus_mcu_ext_refclk0_out:[59,75],dev_board0_bus_mcu_hyperbus_clk_in:59,dev_board0_bus_mcu_hyperbus_nclk_in:59,dev_board0_bus_mcu_obsclk_in:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[59,75],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_board0_bus_mcu_ospi0clk_in:[59,75],dev_board0_bus_mcu_ospi0dqs_out:[59,75],dev_board0_bus_mcu_ospi0lbclko_in:[59,75],dev_board0_bus_mcu_ospi1clk_in:[59,75],dev_board0_bus_mcu_ospi1dqs_out:[59,75],dev_board0_bus_mcu_ospi1lbclko_in:[59,75],dev_board0_bus_mcu_rgmii1_rclk_out:[59,75],dev_board0_bus_mcu_rgmii1_tclk_out:[59,75],dev_board0_bus_mcu_rmii1_refclk_out:[59,75],dev_board0_bus_mcu_scl0_in:59,dev_board0_bus_mcu_spi0clk_out:[59,75],dev_board0_bus_mcu_spi1clk_out:[59,75],dev_board0_bus_mcu_sysclkout_in:[59,75],dev_board0_bus_obsclk_in:[59,75],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[59,75],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[59,75],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:59,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:59,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:59,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:59,dev_board0_bus_pcie1refclkm_out:59,dev_board0_bus_pcie1refclkp_out:59,dev_board0_bus_prg0_rgmii1_rclk_out:[59,75],dev_board0_bus_prg0_rgmii1_tclk_in:59,dev_board0_bus_prg0_rgmii1_tclk_out:75,dev_board0_bus_prg0_rgmii2_rclk_out:[59,75],dev_board0_bus_prg0_rgmii2_tclk_in:59,dev_board0_bus_prg0_rgmii2_tclk_out:75,dev_board0_bus_prg1_rgmii1_rclk_out:[59,75],dev_board0_bus_prg1_rgmii1_tclk_in:59,dev_board0_bus_prg1_rgmii1_tclk_out:75,dev_board0_bus_prg1_rgmii2_rclk_out:[59,75],dev_board0_bus_prg1_rgmii2_tclk_out:75,dev_board0_bus_prg2_rgmii1_rclk_out:[59,75],dev_board0_bus_prg2_rgmii1_tclk_in:59,dev_board0_bus_prg2_rgmii1_tclk_out:75,dev_board0_bus_prg2_rgmii2_rclk_out:[59,75],dev_board0_bus_prg2_rgmii2_tclk_in:59,dev_board0_bus_prg2_rgmii2_tclk_out:75,dev_board0_bus_refclk0m_in:59,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:59,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:59,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:59,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:59,dev_board0_bus_refclk0p_in:[59,75],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,75],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,75],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[59,75],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_board0_bus_refclk1m_in:59,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:59,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:59,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:59,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:59,dev_board0_bus_refclk1p_in:[59,75],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,75],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,75],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[59,75],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_board0_bus_scl0_in:59,dev_board0_bus_scl1_in:59,dev_board0_bus_scl2_in:59,dev_board0_bus_scl3_in:59,dev_board0_bus_spi0clk_out:[59,75],dev_board0_bus_spi1clk_out:[59,75],dev_board0_bus_spi2clk_out:[59,75],dev_board0_bus_spi3clk_out:[59,75],dev_board0_bus_sysclkout_in:[59,75],dev_board0_bus_usb0refclkm_out:59,dev_board0_bus_usb0refclkp_out:59,dev_board0_bus_wkup_scl0_in:59,dev_board0_bus_wkup_tck_out:[59,75],dev_board0_clkout0_in:31,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:31,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:31,dev_board0_clkout_in:[91,105],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[91,105],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[91,105],dev_board0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_board0_cpts0_rft_clk_out:[44,91,105,120],dev_board0_csi0_rxclkn_out:120,dev_board0_csi0_rxclkp_out:120,dev_board0_csi0_txclkn_in:120,dev_board0_csi0_txclkp_in:120,dev_board0_csi1_rxclkn_out:120,dev_board0_csi1_rxclkp_out:120,dev_board0_csi1_txclkn_in:120,dev_board0_csi1_txclkp_in:120,dev_board0_ddr0_ck0_in:[31,105],dev_board0_ddr0_ck0_n_in:[31,105],dev_board0_ddr0_ck0_out:31,dev_board0_dsi0_txclkn_in:120,dev_board0_dsi0_txclkp_in:120,dev_board0_dsi1_txclkn_in:120,dev_board0_dsi1_txclkp_in:120,dev_board0_dsi_txclkn_in:105,dev_board0_dsi_txclkp_in:105,dev_board0_ext_refclk1_out:[31,44,91,105,120],dev_board0_fsi_rx0_clk_out:44,dev_board0_fsi_rx1_clk_out:44,dev_board0_fsi_rx2_clk_out:44,dev_board0_fsi_rx3_clk_out:44,dev_board0_fsi_rx4_clk_out:44,dev_board0_fsi_rx5_clk_out:44,dev_board0_fsi_tx0_clk_in:44,dev_board0_fsi_tx1_clk_in:44,dev_board0_gpmc0_clk_in:[31,44,91,105],dev_board0_gpmc0_clk_out:[91,105,120],dev_board0_gpmc0_clklb_in:[31,44],dev_board0_gpmc0_clklb_out:[31,44],dev_board0_gpmc0_clkout_in:[91,120],dev_board0_gpmc0_fclk_mux_in:[31,44,91,105,120],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[31,44],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[31,44],dev_board0_hfosc1_clk_out:[59,75,91,105,120],dev_board0_hyp0_rxflclk_in:120,dev_board0_hyp0_rxpmclk_out:120,dev_board0_hyp0_txflclk_out:120,dev_board0_hyp0_txpmclk_in:120,dev_board0_hyp1_rxflclk_in:120,dev_board0_hyp1_rxpmclk_out:120,dev_board0_hyp1_txflclk_out:120,dev_board0_hyp1_txpmclk_in:120,dev_board0_i2c0_scl_in:[31,44,120],dev_board0_i2c0_scl_out:[31,44,91,105,120],dev_board0_i2c1_scl_in:[31,44,120],dev_board0_i2c1_scl_out:[31,44,91,105,120],dev_board0_i2c2_scl_in:[31,44,120],dev_board0_i2c2_scl_out:[31,44,91,105,120],dev_board0_i2c3_scl_in:[31,44,120],dev_board0_i2c3_scl_out:[31,44,91,105,120],dev_board0_i2c4_scl_in:120,dev_board0_i2c4_scl_out:[91,105,120],dev_board0_i2c5_scl_in:120,dev_board0_i2c5_scl_out:[91,105,120],dev_board0_i2c6_scl_in:120,dev_board0_i2c6_scl_out:[91,105,120],dev_board0_i3c0_scl_in:[91,105],dev_board0_i3c0_scl_out:[91,105],dev_board0_led_clk_out:[44,91,105,120],dev_board0_mcan0_rx_out:120,dev_board0_mcan10_rx_out:120,dev_board0_mcan11_rx_out:120,dev_board0_mcan12_rx_out:120,dev_board0_mcan13_rx_out:120,dev_board0_mcan14_rx_out:120,dev_board0_mcan15_rx_out:120,dev_board0_mcan16_rx_out:120,dev_board0_mcan17_rx_out:120,dev_board0_mcan1_rx_out:120,dev_board0_mcan2_rx_out:120,dev_board0_mcan3_rx_out:120,dev_board0_mcan4_rx_out:120,dev_board0_mcan5_rx_out:120,dev_board0_mcan6_rx_out:120,dev_board0_mcan7_rx_out:120,dev_board0_mcan8_rx_out:120,dev_board0_mcan9_rx_out:120,dev_board0_mcasp0_aclkr_in:[31,91,105,120],dev_board0_mcasp0_aclkr_out:[31,91,105,120],dev_board0_mcasp0_aclkx_in:[31,91,105,120],dev_board0_mcasp0_aclkx_out:[31,91,105,120],dev_board0_mcasp0_afsr_in:31,dev_board0_mcasp0_afsr_out:[105,120],dev_board0_mcasp0_afsx_in:31,dev_board0_mcasp0_afsx_out:[105,120],dev_board0_mcasp10_aclkr_in:105,dev_board0_mcasp10_aclkr_out:105,dev_board0_mcasp10_aclkx_in:105,dev_board0_mcasp10_aclkx_out:105,dev_board0_mcasp10_afsr_out:105,dev_board0_mcasp10_afsx_out:105,dev_board0_mcasp11_aclkr_in:105,dev_board0_mcasp11_aclkr_out:105,dev_board0_mcasp11_aclkx_in:105,dev_board0_mcasp11_aclkx_out:105,dev_board0_mcasp11_afsr_out:105,dev_board0_mcasp11_afsx_out:105,dev_board0_mcasp1_aclkr_in:[31,91,105,120],dev_board0_mcasp1_aclkr_out:[31,91,105,120],dev_board0_mcasp1_aclkx_in:[31,91,105,120],dev_board0_mcasp1_aclkx_out:[31,91,105,120],dev_board0_mcasp1_afsr_in:31,dev_board0_mcasp1_afsr_out:[105,120],dev_board0_mcasp1_afsx_in:31,dev_board0_mcasp1_afsx_out:[105,120],dev_board0_mcasp2_aclkr_in:[31,91,105,120],dev_board0_mcasp2_aclkr_out:[31,91,105,120],dev_board0_mcasp2_aclkx_in:[31,91,105,120],dev_board0_mcasp2_aclkx_out:[31,91,105,120],dev_board0_mcasp2_afsr_in:31,dev_board0_mcasp2_afsr_out:[105,120],dev_board0_mcasp2_afsx_in:31,dev_board0_mcasp2_afsx_out:[105,120],dev_board0_mcasp3_aclkr_in:[105,120],dev_board0_mcasp3_aclkr_out:[105,120],dev_board0_mcasp3_aclkx_in:[105,120],dev_board0_mcasp3_aclkx_out:[105,120],dev_board0_mcasp3_afsr_out:[105,120],dev_board0_mcasp3_afsx_out:[105,120],dev_board0_mcasp4_aclkr_in:[105,120],dev_board0_mcasp4_aclkr_out:[105,120],dev_board0_mcasp4_aclkx_in:[105,120],dev_board0_mcasp4_aclkx_out:[105,120],dev_board0_mcasp4_afsr_out:[105,120],dev_board0_mcasp4_afsx_out:[105,120],dev_board0_mcasp5_aclkr_in:105,dev_board0_mcasp5_aclkr_out:105,dev_board0_mcasp5_aclkx_in:105,dev_board0_mcasp5_aclkx_out:105,dev_board0_mcasp5_afsr_out:105,dev_board0_mcasp5_afsx_out:105,dev_board0_mcasp6_aclkr_in:105,dev_board0_mcasp6_aclkr_out:105,dev_board0_mcasp6_aclkx_in:105,dev_board0_mcasp6_aclkx_out:105,dev_board0_mcasp6_afsr_out:105,dev_board0_mcasp6_afsx_out:105,dev_board0_mcasp7_aclkr_in:105,dev_board0_mcasp7_aclkr_out:105,dev_board0_mcasp7_aclkx_in:105,dev_board0_mcasp7_aclkx_out:105,dev_board0_mcasp7_afsr_out:105,dev_board0_mcasp7_afsx_out:105,dev_board0_mcasp8_aclkr_in:105,dev_board0_mcasp8_aclkr_out:105,dev_board0_mcasp8_aclkx_in:105,dev_board0_mcasp8_aclkx_out:105,dev_board0_mcasp8_afsr_out:105,dev_board0_mcasp8_afsx_out:105,dev_board0_mcasp9_aclkr_in:105,dev_board0_mcasp9_aclkr_out:105,dev_board0_mcasp9_aclkx_in:105,dev_board0_mcasp9_aclkx_out:105,dev_board0_mcasp9_afsr_out:105,dev_board0_mcasp9_afsx_out:105,dev_board0_mcu_clkout0_in:[91,105,120],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[91,105,120],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[91,105,120],dev_board0_mcu_cpts0_rft_clk_out:[91,105,120],dev_board0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_board0_mcu_hyperbus0_ck_in:[91,105,120],dev_board0_mcu_hyperbus0_ckn_in:[91,105,120],dev_board0_mcu_i2c0_scl_in:[31,44,91,105,120],dev_board0_mcu_i2c0_scl_out:[31,44,91,105,120],dev_board0_mcu_i2c1_scl_in:[44,120],dev_board0_mcu_i2c1_scl_out:[44,91,105,120],dev_board0_mcu_i3c0_scl_in:[91,105,120],dev_board0_mcu_i3c0_scl_out:[91,105,120],dev_board0_mcu_i3c0_sda_out:120,dev_board0_mcu_i3c1_scl_in:105,dev_board0_mcu_i3c1_scl_out:105,dev_board0_mcu_mcan0_rx_out:120,dev_board0_mcu_mcan1_rx_out:120,dev_board0_mcu_mdio0_mdc_in:[91,105,120],dev_board0_mcu_obsclk0_in:[31,44,91,105,120],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[31,44,91,105,120],dev_board0_mcu_ospi0_clk_in:[91,105,120],dev_board0_mcu_ospi0_dqs_out:[91,105,120],dev_board0_mcu_ospi0_lbclko_in:[91,105,120],dev_board0_mcu_ospi0_lbclko_out:120,dev_board0_mcu_ospi1_clk_in:105,dev_board0_mcu_ospi1_dqs_out:[105,120],dev_board0_mcu_ospi1_lbclko_in:[105,120],dev_board0_mcu_ospi1_lbclko_out:120,dev_board0_mcu_rgmii1_rxc_out:[91,105,120],dev_board0_mcu_rgmii1_txc_in:[91,105,120],dev_board0_mcu_rgmii1_txc_out:105,dev_board0_mcu_rmii1_ref_clk_out:[91,105,120],dev_board0_mcu_spi0_clk_in:[31,44,91,105,120],dev_board0_mcu_spi0_clk_out:44,dev_board0_mcu_spi1_clk_in:[31,44,91,105,120],dev_board0_mcu_spi1_clk_out:44,dev_board0_mcu_sysclkout0_in:[31,44,91,105,120],dev_board0_mcu_timer_io0_in:[31,44],dev_board0_mcu_timer_io1_in:[31,44],dev_board0_mcu_timer_io2_in:[31,44],dev_board0_mcu_timer_io3_in:[31,44],dev_board0_mdio0_mdc_in:[31,91,105],dev_board0_mdio1_mdc_in:120,dev_board0_mlb0_mlbclk_out:105,dev_board0_mlb0_mlbcp_out:105,dev_board0_mmc0_clk_in:[105,120],dev_board0_mmc0_clk_out:31,dev_board0_mmc0_clklb_in:31,dev_board0_mmc0_clklb_out:31,dev_board0_mmc1_clk_in:[31,44,91,105,120],dev_board0_mmc1_clk_out:[31,120],dev_board0_mmc1_clklb_in:[31,120],dev_board0_mmc1_clklb_out:[31,44,120],dev_board0_mmc2_clk_in:[31,105],dev_board0_mmc2_clk_out:31,dev_board0_mmc2_clklb_in:31,dev_board0_mmc2_clklb_out:31,dev_board0_obsclk0_in:[31,44,91,105,120],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[91,105,120],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:91,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:31,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[105,120],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[31,44],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[31,44,91,105,120],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[105,120],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:44,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[31,44],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[44,91,105],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[105,120],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[105,120],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[105,120],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[105,120],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:120,dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[91,120],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:105,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[31,44,91,105,120],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[31,44,91,105,120],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[31,44,91,105,120],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[31,44,91,105],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:120,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[91,105,120],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:44,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:44,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:44,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:31,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:91,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:120,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:105,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[91,105,120],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:31,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_board0_obsclk1_in:[91,105,120],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:120,dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:120,dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:120,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:105,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:105,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:105,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:120,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:120,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:120,dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:120,dev_board0_obsclk1_in_parent_obsclk1_mux_out0:120,dev_board0_obsclk2_in:91,dev_board0_ospi0_dqs_out:[31,44],dev_board0_ospi0_lbclko_in:[31,44],dev_board0_ospi0_lbclko_out:[31,44],dev_board0_pcie_refclk0n_in:105,dev_board0_pcie_refclk0n_out:105,dev_board0_pcie_refclk0n_out_in:105,dev_board0_pcie_refclk0p_in:105,dev_board0_pcie_refclk0p_out:105,dev_board0_pcie_refclk0p_out_in:105,dev_board0_pcie_refclk1n_in:105,dev_board0_pcie_refclk1n_out:105,dev_board0_pcie_refclk1n_out_in:105,dev_board0_pcie_refclk1p_in:105,dev_board0_pcie_refclk1p_out:105,dev_board0_pcie_refclk1p_out_in:105,dev_board0_pcie_refclk2n_in:105,dev_board0_pcie_refclk2n_out:105,dev_board0_pcie_refclk2p_in:105,dev_board0_pcie_refclk2p_out:105,dev_board0_pcie_refclk3n_in:105,dev_board0_pcie_refclk3n_out:105,dev_board0_pcie_refclk3p_in:105,dev_board0_pcie_refclk3p_out:105,dev_board0_prg0_mdio0_mdc_in:[44,105],dev_board0_prg0_rgmii1_rxc_out:[44,105],dev_board0_prg0_rgmii1_txc_in:[44,105],dev_board0_prg0_rgmii1_txc_out:[44,105],dev_board0_prg0_rgmii2_rxc_out:[44,105],dev_board0_prg0_rgmii2_txc_in:[44,105],dev_board0_prg0_rgmii2_txc_out:[44,105],dev_board0_prg1_mdio0_mdc_in:[44,105],dev_board0_prg1_rgmii1_rxc_out:[44,105],dev_board0_prg1_rgmii1_txc_in:[44,105],dev_board0_prg1_rgmii1_txc_out:[44,105],dev_board0_prg1_rgmii2_rxc_out:[44,105],dev_board0_prg1_rgmii2_txc_in:[44,105],dev_board0_prg1_rgmii2_txc_out:[44,105],dev_board0_rgmii1_rxc_out:[31,44,91,120],dev_board0_rgmii1_txc_in:[31,44,91,120],dev_board0_rgmii1_txc_out:[31,44],dev_board0_rgmii2_rxc_out:[31,44,91],dev_board0_rgmii2_txc_in:[31,44,91],dev_board0_rgmii2_txc_out:[31,44],dev_board0_rgmii3_rxc_out:[91,105],dev_board0_rgmii3_txc_in:91,dev_board0_rgmii4_rxc_out:[91,105],dev_board0_rgmii4_txc_in:91,dev_board0_rgmii5_rxc_out:105,dev_board0_rgmii6_rxc_out:105,dev_board0_rgmii7_rxc_out:105,dev_board0_rgmii8_rxc_out:105,dev_board0_rmii1_ref_clk_out:31,dev_board0_rmii2_ref_clk_out:31,dev_board0_rmii_ref_clk_out:[44,91,105,120],dev_board0_serdes0_refclk_n_in:120,dev_board0_serdes0_refclk_n_out:120,dev_board0_serdes0_refclk_p_in:120,dev_board0_serdes0_refclk_p_out:120,dev_board0_spi0_clk_in:[31,44,91,105,120],dev_board0_spi0_clk_out:44,dev_board0_spi1_clk_in:[31,44,91,105,120],dev_board0_spi1_clk_out:44,dev_board0_spi2_clk_in:[31,44,91,105,120],dev_board0_spi2_clk_out:44,dev_board0_spi3_clk_in:[44,91,105,120],dev_board0_spi3_clk_out:44,dev_board0_spi4_clk_in:44,dev_board0_spi4_clk_out:44,dev_board0_spi5_clk_in:[91,105,120],dev_board0_spi6_clk_in:[91,105,120],dev_board0_spi7_clk_in:[91,105,120],dev_board0_sysclkout0_in:[31,44,91,105,120],dev_board0_tck_out:[31,44,91,105,120],dev_board0_timer_io0_in:[31,44],dev_board0_timer_io10_in:44,dev_board0_timer_io11_in:44,dev_board0_timer_io1_in:[31,44],dev_board0_timer_io2_in:[31,44],dev_board0_timer_io3_in:[31,44],dev_board0_timer_io4_in:[31,44],dev_board0_timer_io5_in:[31,44],dev_board0_timer_io6_in:[31,44],dev_board0_timer_io7_in:[31,44],dev_board0_timer_io8_in:44,dev_board0_timer_io9_in:44,dev_board0_trc_clk_in:[31,91,105,120],dev_board0_ufs0_ref_clk_in:105,dev_board0_vout0_extpclkin_out:[31,120],dev_board0_vout0_pclk_in:[31,120],dev_board0_vout1_extpclkin_out:105,dev_board0_vout1_pclk_in:105,dev_board0_vout2_extpclkin_out:105,dev_board0_vout2_pclk_in:105,dev_board0_vpfe0_pclk_out:105,dev_board0_wkup_clkout0_in:31,dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:31,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:31,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:31,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:31,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:31,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:31,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:31,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:31,dev_board0_wkup_i2c0_scl_in:[91,105,120],dev_board0_wkup_i2c0_scl_out:[91,105,120],dev_board0_wkup_lf_clkin_out:91,dev_c66ss0_core0_gem_clk2_out_clk:105,dev_c66ss0_core0_gem_clkin_clk:105,dev_c66ss0_core0_gem_pbist_rom_clk:105,dev_c66ss0_core0_gem_trc_clk:105,dev_c66ss0_introuter0_intr_clk:105,dev_c66ss1_core0_gem_clk2_out_clk:105,dev_c66ss1_core0_gem_clkin_clk:105,dev_c66ss1_core0_gem_pbist_rom_clk:105,dev_c66ss1_core0_gem_trc_clk:105,dev_c66ss1_introuter0_intr_clk:105,dev_c71ss0_c7x_clk:105,dev_c71ss0_mma_mma_clk:105,dev_c71ss0_mma_pll_ctrl_clk:105,dev_c71ss0_pll_ctrl_clk:105,dev_cal0_bus_clk:[59,75],dev_cal0_bus_cp_c_clk:[59,75],dev_cbass0_bus_main_sysclk0_2_clk:[59,75],dev_cbass0_bus_main_sysclk0_4_clk:[59,75],dev_cbass_debug0_bus_main_sysclk0_2_clk:[59,75],dev_cbass_debug0_bus_main_sysclk0_4_clk:[59,75],dev_cbass_fw0_bus_main_sysclk0_2_clk:[59,75],dev_cbass_fw0_bus_main_sysclk0_4_clk:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,75],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,75],dev_cbass_infra0_bus_main_sysclk0_2_clk:[59,75],dev_cbass_infra0_bus_main_sysclk0_4_clk:[59,75],dev_ccdebugss0_bus_atb0_clk:[59,75],dev_ccdebugss0_bus_atb1_clk:[59,75],dev_ccdebugss0_bus_cfg_clk:[59,75],dev_ccdebugss0_bus_dbg_clk:[59,75],dev_ccdebugss0_bus_sys_clk:[59,75],dev_clk_32k_rc_sel_dev_vd_clk:31,dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:31,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:31,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:31,dev_cmp_event_introuter0_intr_clk:[31,44],dev_cmpevent_intrtr0_bus_intr_clk:[59,75],dev_cmpevent_intrtr0_intr_clk:[91,105,120],dev_codec0_vpu_aclk_clk:120,dev_codec0_vpu_bclk_clk:120,dev_codec0_vpu_cclk_clk:120,dev_codec0_vpu_pclk_clk:120,dev_compute_cluster0_c71ss0_0_c7x_clk:120,dev_compute_cluster0_c71ss0_mma_0_mma_clk:120,dev_compute_cluster0_c71ss1_0_c7x_clk:120,dev_compute_cluster0_cfg_wrap_0_clk4_clk:120,dev_compute_cluster0_cfg_wrap_clk4_clk:105,dev_compute_cluster0_clec_clk1_clk:105,dev_compute_cluster0_clec_clk4_clk:[105,120],dev_compute_cluster0_core_core_clk1_clk:105,dev_compute_cluster0_core_core_psil_leaf_clk:[105,120],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:91,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:105,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:105,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:91,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:120,dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:120,dev_compute_cluster0_debug_wrap_clk1_clk_clk:105,dev_compute_cluster0_debug_wrap_clk2_clk_clk:105,dev_compute_cluster0_dmsc_wrap_0_clk4_clk_clk:120,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:105,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:105,dev_compute_cluster0_gic500ss_vclk_clk:[105,120],dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:120,dev_compute_cluster0_pbist_wrap_0_divh_clk4_clk_clk:120,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:120,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:105,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[91,105],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:105,dev_compute_cluster0_tb_soc_gic_clk:91,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:91,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:91,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:91,dev_compute_cluster_a53_0_bus_arm0_clk:[59,75],dev_compute_cluster_a53_1_bus_arm0_clk:[59,75],dev_compute_cluster_a53_2_bus_arm1_clk:[59,75],dev_compute_cluster_a53_3_bus_arm1_clk:[59,75],dev_compute_cluster_cpac0_bus_arm0_clk:59,dev_compute_cluster_cpac1_bus_arm1_clk:59,dev_compute_cluster_msmc0_bus_msmc_clk:[59,75],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:59,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:59,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:59,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:59,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:75,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:75,dev_cpsw0_cppi_clk_clk:[31,44,91,105],dev_cpsw0_cpts_genf0:[31,44,91,105],dev_cpsw0_cpts_genf1:[31,44],dev_cpsw0_cpts_rft_clk:[31,44,91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[31,44,91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,91,105],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[31,44],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[31,44],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_cpsw0_gmii1_mr_clk:[31,44,91,105],dev_cpsw0_gmii1_mt_clk:[31,44,91,105],dev_cpsw0_gmii2_mr_clk:[31,44,91,105],dev_cpsw0_gmii2_mt_clk:[31,44,91,105],dev_cpsw0_gmii3_mr_clk:[91,105],dev_cpsw0_gmii3_mt_clk:[91,105],dev_cpsw0_gmii4_mr_clk:[91,105],dev_cpsw0_gmii4_mt_clk:[91,105],dev_cpsw0_gmii5_mr_clk:105,dev_cpsw0_gmii5_mt_clk:105,dev_cpsw0_gmii6_mr_clk:105,dev_cpsw0_gmii6_mt_clk:105,dev_cpsw0_gmii7_mr_clk:105,dev_cpsw0_gmii7_mt_clk:105,dev_cpsw0_gmii8_mr_clk:105,dev_cpsw0_gmii8_mt_clk:105,dev_cpsw0_gmii_rft_clk:[31,44,91,105],dev_cpsw0_mdio_mdclk_o:[31,91,105],dev_cpsw0_pre_rgmii1_tclk:91,dev_cpsw0_pre_rgmii2_tclk:91,dev_cpsw0_pre_rgmii3_tclk:91,dev_cpsw0_pre_rgmii4_tclk:91,dev_cpsw0_rgmii1_rxc_i:[31,44,91],dev_cpsw0_rgmii1_txc_i:[31,44],dev_cpsw0_rgmii1_txc_o:[31,44],dev_cpsw0_rgmii2_rxc_i:[31,44,91],dev_cpsw0_rgmii2_txc_i:[31,44],dev_cpsw0_rgmii2_txc_o:[31,44],dev_cpsw0_rgmii3_rxc_i:91,dev_cpsw0_rgmii4_rxc_i:91,dev_cpsw0_rgmii_mhz_250_clk:[31,44,91,105],dev_cpsw0_rgmii_mhz_50_clk:[31,44,91,105],dev_cpsw0_rgmii_mhz_5_clk:[31,44,91,105],dev_cpsw0_rmii1_mhz_50_clk:31,dev_cpsw0_rmii2_mhz_50_clk:31,dev_cpsw0_rmii_mhz_50_clk:[44,91,105],dev_cpsw0_serdes1_refclk:[91,105],dev_cpsw0_serdes1_rxclk:[91,105],dev_cpsw0_serdes1_rxfclk:[91,105],dev_cpsw0_serdes1_txclk:[91,105],dev_cpsw0_serdes1_txfclk:[91,105],dev_cpsw0_serdes1_txmclk:[91,105],dev_cpsw0_serdes2_refclk:[91,105],dev_cpsw0_serdes2_rxclk:[91,105],dev_cpsw0_serdes2_rxfclk:[91,105],dev_cpsw0_serdes2_txclk:[91,105],dev_cpsw0_serdes2_txfclk:[91,105],dev_cpsw0_serdes2_txmclk:[91,105],dev_cpsw0_serdes3_refclk:[91,105],dev_cpsw0_serdes3_rxclk:[91,105],dev_cpsw0_serdes3_rxfclk:[91,105],dev_cpsw0_serdes3_txclk:[91,105],dev_cpsw0_serdes3_txfclk:[91,105],dev_cpsw0_serdes3_txmclk:[91,105],dev_cpsw0_serdes4_refclk:[91,105],dev_cpsw0_serdes4_rxclk:[91,105],dev_cpsw0_serdes4_rxfclk:[91,105],dev_cpsw0_serdes4_txclk:[91,105],dev_cpsw0_serdes4_txfclk:[91,105],dev_cpsw0_serdes4_txmclk:[91,105],dev_cpsw0_serdes5_refclk:105,dev_cpsw0_serdes5_rxclk:105,dev_cpsw0_serdes5_rxfclk:105,dev_cpsw0_serdes5_txclk:105,dev_cpsw0_serdes5_txfclk:105,dev_cpsw0_serdes5_txmclk:105,dev_cpsw0_serdes6_refclk:105,dev_cpsw0_serdes6_rxclk:105,dev_cpsw0_serdes6_rxfclk:105,dev_cpsw0_serdes6_txclk:105,dev_cpsw0_serdes6_txfclk:105,dev_cpsw0_serdes6_txmclk:105,dev_cpsw0_serdes7_refclk:105,dev_cpsw0_serdes7_rxclk:105,dev_cpsw0_serdes7_rxfclk:105,dev_cpsw0_serdes7_txclk:105,dev_cpsw0_serdes7_txfclk:105,dev_cpsw0_serdes7_txmclk:105,dev_cpsw0_serdes8_refclk:105,dev_cpsw0_serdes8_rxclk:105,dev_cpsw0_serdes8_rxfclk:105,dev_cpsw0_serdes8_txclk:105,dev_cpsw0_serdes8_txfclk:105,dev_cpsw0_serdes8_txmclk:105,dev_cpsw1_cppi_clk_clk:120,dev_cpsw1_cpts_genf0:120,dev_cpsw1_cpts_rft_clk:120,dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:120,dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:120,dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:120,dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:120,dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:120,dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:120,dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:120,dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:120,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:120,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:120,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:120,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:120,dev_cpsw1_gmii1_mr_clk:120,dev_cpsw1_gmii1_mt_clk:120,dev_cpsw1_gmii_rft_clk:120,dev_cpsw1_mdio_mdclk_o:120,dev_cpsw1_rgmii1_rxc_i:120,dev_cpsw1_rgmii1_txc_o:120,dev_cpsw1_rgmii_mhz_250_clk:120,dev_cpsw1_rgmii_mhz_50_clk:120,dev_cpsw1_rgmii_mhz_5_clk:120,dev_cpsw1_rmii_mhz_50_clk:120,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:91,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:91,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:91,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:91,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:91,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:91,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:91,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:91,dev_cpt2_aggr0_bus_vclk_clk:[59,75],dev_cpt2_aggr0_vclk_clk:[31,44,91,105,120],dev_cpt2_aggr1_vclk_clk:[31,91,105,120],dev_cpt2_aggr2_vclk_clk:[91,105,120],dev_cpt2_aggr3_vclk_clk:[91,120],dev_cpt2_aggr4_vclk_clk:120,dev_cpt2_aggr5_vclk_clk:120,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[59,75],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[59,75],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[59,75],dev_cpts0_cpts_genf1:44,dev_cpts0_cpts_genf2:44,dev_cpts0_cpts_genf3:44,dev_cpts0_cpts_genf4:44,dev_cpts0_cpts_rft_clk:44,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:44,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:44,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:44,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:44,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_cpts0_vbusp_clk:44,dev_csi_psilss0_main_clk:[105,120],dev_csi_rx_if0_main_clk_clk:[31,105,120],dev_csi_rx_if0_ppi_d_rx_ulps_esc:120,dev_csi_rx_if0_ppi_rx_byte_clk:[31,105,120],dev_csi_rx_if0_vbus_clk_clk:[31,105,120],dev_csi_rx_if0_vp_clk_clk:[31,105,120],dev_csi_rx_if1_main_clk_clk:[105,120],dev_csi_rx_if1_ppi_d_rx_ulps_esc:120,dev_csi_rx_if1_ppi_rx_byte_clk:[105,120],dev_csi_rx_if1_vbus_clk_clk:[105,120],dev_csi_rx_if1_vp_clk_clk:[105,120],dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:105,dev_csi_tx_if0_esc_clk_clk:105,dev_csi_tx_if0_main_clk_clk:105,dev_csi_tx_if0_vbus_clk_clk:105,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:120,dev_csi_tx_if_v2_0_esc_clk_clk:120,dev_csi_tx_if_v2_0_main_clk_clk:120,dev_csi_tx_if_v2_0_vbus_clk_clk:120,dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:120,dev_csi_tx_if_v2_1_esc_clk_clk:120,dev_csi_tx_if_v2_1_main_clk_clk:120,dev_csi_tx_if_v2_1_vbus_clk_clk:120,dev_ctrl_mmr0_bus_vbusp_clk:[59,75],dev_dbgsuspendrouter0_intr_clk:[31,44],dev_dcc0_bus_dcc_clksrc0_clk:[59,75],dev_dcc0_bus_dcc_clksrc1_clk:[59,75],dev_dcc0_bus_dcc_clksrc2_clk:[59,75],dev_dcc0_bus_dcc_clksrc3_clk:[59,75],dev_dcc0_bus_dcc_clksrc4_clk:[59,75],dev_dcc0_bus_dcc_clksrc5_clk:[59,75],dev_dcc0_bus_dcc_clksrc6_clk:[59,75],dev_dcc0_bus_dcc_input00_clk:[59,75],dev_dcc0_bus_dcc_input01_clk:[59,75],dev_dcc0_bus_dcc_input02_clk:[59,75],dev_dcc0_bus_dcc_input10_clk:[59,75],dev_dcc0_bus_vbus_clk:[59,75],dev_dcc0_dcc_clksrc0_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc1_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc2_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc3_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc4_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc5_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc6_clk:[31,44,91,105,120],dev_dcc0_dcc_clksrc7_clk:[31,44,105,120],dev_dcc0_dcc_input00_clk:[31,44,91,105,120],dev_dcc0_dcc_input01_clk:[31,44,91,105,120],dev_dcc0_dcc_input02_clk:[31,44,91,105,120],dev_dcc0_dcc_input10_clk:[31,44,91,105,120],dev_dcc0_vbus_clk:[31,44,91,105,120],dev_dcc10_dcc_clksrc0_clk:105,dev_dcc10_dcc_clksrc1_clk:105,dev_dcc10_dcc_clksrc2_clk:105,dev_dcc10_dcc_clksrc3_clk:105,dev_dcc10_dcc_clksrc4_clk:105,dev_dcc10_dcc_clksrc5_clk:105,dev_dcc10_dcc_clksrc6_clk:105,dev_dcc10_dcc_clksrc7_clk:105,dev_dcc10_dcc_input00_clk:105,dev_dcc10_dcc_input01_clk:105,dev_dcc10_dcc_input02_clk:105,dev_dcc10_dcc_input10_clk:105,dev_dcc10_vbus_clk:105,dev_dcc11_dcc_clksrc0_clk:105,dev_dcc11_dcc_clksrc1_clk:105,dev_dcc11_dcc_clksrc2_clk:105,dev_dcc11_dcc_clksrc3_clk:105,dev_dcc11_dcc_clksrc4_clk:105,dev_dcc11_dcc_clksrc5_clk:105,dev_dcc11_dcc_clksrc6_clk:105,dev_dcc11_dcc_clksrc7_clk:105,dev_dcc11_dcc_input00_clk:105,dev_dcc11_dcc_input01_clk:105,dev_dcc11_dcc_input02_clk:105,dev_dcc11_dcc_input10_clk:105,dev_dcc11_vbus_clk:105,dev_dcc12_dcc_clksrc0_clk:105,dev_dcc12_dcc_clksrc1_clk:105,dev_dcc12_dcc_clksrc2_clk:105,dev_dcc12_dcc_clksrc3_clk:105,dev_dcc12_dcc_clksrc4_clk:105,dev_dcc12_dcc_clksrc5_clk:105,dev_dcc12_dcc_clksrc6_clk:105,dev_dcc12_dcc_clksrc7_clk:105,dev_dcc12_dcc_input00_clk:105,dev_dcc12_dcc_input01_clk:105,dev_dcc12_dcc_input02_clk:105,dev_dcc12_dcc_input10_clk:105,dev_dcc12_vbus_clk:105,dev_dcc1_bus_dcc_clksrc0_clk:[59,75],dev_dcc1_bus_dcc_clksrc1_clk:[59,75],dev_dcc1_bus_dcc_clksrc2_clk:[59,75],dev_dcc1_bus_dcc_clksrc3_clk:[59,75],dev_dcc1_bus_dcc_clksrc4_clk:[59,75],dev_dcc1_bus_dcc_clksrc5_clk:[59,75],dev_dcc1_bus_dcc_clksrc6_clk:[59,75],dev_dcc1_bus_dcc_clksrc7_clk:[59,75],dev_dcc1_bus_dcc_input00_clk:[59,75],dev_dcc1_bus_dcc_input01_clk:[59,75],dev_dcc1_bus_dcc_input02_clk:[59,75],dev_dcc1_bus_dcc_input10_clk:[59,75],dev_dcc1_bus_vbus_clk:[59,75],dev_dcc1_dcc_clksrc0_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc1_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc2_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc3_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc4_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc5_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc6_clk:[31,44,91,105,120],dev_dcc1_dcc_clksrc7_clk:[31,44,105,120],dev_dcc1_dcc_input00_clk:[31,44,91,105,120],dev_dcc1_dcc_input01_clk:[31,44,91,105,120],dev_dcc1_dcc_input02_clk:[31,44,91,105,120],dev_dcc1_dcc_input10_clk:[31,44,91,105,120],dev_dcc1_vbus_clk:[31,44,91,105,120],dev_dcc2_bus_dcc_clksrc0_clk:[59,75],dev_dcc2_bus_dcc_clksrc1_clk:[59,75],dev_dcc2_bus_dcc_clksrc2_clk:[59,75],dev_dcc2_bus_dcc_clksrc3_clk:[59,75],dev_dcc2_bus_dcc_clksrc4_clk:[59,75],dev_dcc2_bus_dcc_clksrc5_clk:[59,75],dev_dcc2_bus_dcc_clksrc6_clk:[59,75],dev_dcc2_bus_dcc_clksrc7_clk:[59,75],dev_dcc2_bus_dcc_input00_clk:[59,75],dev_dcc2_bus_dcc_input01_clk:[59,75],dev_dcc2_bus_dcc_input02_clk:[59,75],dev_dcc2_bus_dcc_input10_clk:[59,75],dev_dcc2_bus_vbus_clk:[59,75],dev_dcc2_dcc_clksrc0_clk:[31,44,91,105,120],dev_dcc2_dcc_clksrc1_clk:[31,44,105,120],dev_dcc2_dcc_clksrc2_clk:[31,44,91,105],dev_dcc2_dcc_clksrc3_clk:[31,44,91,105,120],dev_dcc2_dcc_clksrc4_clk:[31,44,91,105,120],dev_dcc2_dcc_clksrc5_clk:[31,44,91,105,120],dev_dcc2_dcc_clksrc6_clk:[31,44,91,105,120],dev_dcc2_dcc_clksrc7_clk:[31,44,91,105,120],dev_dcc2_dcc_input00_clk:[31,44,91,105,120],dev_dcc2_dcc_input01_clk:[31,44,91,105,120],dev_dcc2_dcc_input02_clk:[31,44,91,105,120],dev_dcc2_dcc_input10_clk:[31,44,91,105,120],dev_dcc2_vbus_clk:[31,44,91,105,120],dev_dcc3_bus_dcc_clksrc0_clk:[59,75],dev_dcc3_bus_dcc_clksrc1_clk:[59,75],dev_dcc3_bus_dcc_clksrc2_clk:[59,75],dev_dcc3_bus_dcc_clksrc3_clk:[59,75],dev_dcc3_bus_dcc_clksrc4_clk:[59,75],dev_dcc3_bus_dcc_clksrc5_clk:[59,75],dev_dcc3_bus_dcc_clksrc7_clk:[59,75],dev_dcc3_bus_dcc_input00_clk:[59,75],dev_dcc3_bus_dcc_input01_clk:[59,75],dev_dcc3_bus_dcc_input02_clk:[59,75],dev_dcc3_bus_dcc_input10_clk:[59,75],dev_dcc3_bus_vbus_clk:[59,75],dev_dcc3_dcc_clksrc0_clk:[31,44,91,105,120],dev_dcc3_dcc_clksrc1_clk:[31,44,105,120],dev_dcc3_dcc_clksrc2_clk:[44,91,105,120],dev_dcc3_dcc_clksrc3_clk:[31,44,91,105],dev_dcc3_dcc_clksrc4_clk:[31,44,91,105],dev_dcc3_dcc_clksrc5_clk:[31,44,91,105,120],dev_dcc3_dcc_clksrc6_clk:[31,44,91,105,120],dev_dcc3_dcc_clksrc7_clk:[31,44,91,105,120],dev_dcc3_dcc_input00_clk:[31,44,91,105,120],dev_dcc3_dcc_input01_clk:[31,44,91,105,120],dev_dcc3_dcc_input02_clk:[31,44,91,105,120],dev_dcc3_dcc_input10_clk:[31,44,91,105,120],dev_dcc3_vbus_clk:[31,44,91,105,120],dev_dcc4_bus_dcc_clksrc0_clk:[59,75],dev_dcc4_bus_dcc_clksrc2_clk:[59,75],dev_dcc4_bus_dcc_clksrc3_clk:[59,75],dev_dcc4_bus_dcc_clksrc4_clk:[59,75],dev_dcc4_bus_dcc_clksrc5_clk:[59,75],dev_dcc4_bus_dcc_clksrc6_clk:[59,75],dev_dcc4_bus_dcc_clksrc7_clk:[59,75],dev_dcc4_bus_dcc_input00_clk:[59,75],dev_dcc4_bus_dcc_input01_clk:[59,75],dev_dcc4_bus_dcc_input02_clk:[59,75],dev_dcc4_bus_dcc_input10_clk:[59,75],dev_dcc4_bus_vbus_clk:[59,75],dev_dcc4_dcc_clksrc0_clk:[31,44,91,105,120],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:44,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:44,dev_dcc4_dcc_clksrc1_clk:[31,44,91,105],dev_dcc4_dcc_clksrc2_clk:[31,44,91,105,120],dev_dcc4_dcc_clksrc3_clk:[31,44,91,105,120],dev_dcc4_dcc_clksrc4_clk:[31,44,91,105,120],dev_dcc4_dcc_clksrc5_clk:[31,44,91,105,120],dev_dcc4_dcc_clksrc6_clk:[31,44,91,105],dev_dcc4_dcc_clksrc7_clk:[31,44,91,105,120],dev_dcc4_dcc_input00_clk:[31,44,91,105,120],dev_dcc4_dcc_input01_clk:[31,44,91,105,120],dev_dcc4_dcc_input02_clk:[31,44,91,105,120],dev_dcc4_dcc_input10_clk:[31,44,91,105,120],dev_dcc4_vbus_clk:[31,44,91,105,120],dev_dcc5_bus_dcc_clksrc0_clk:[59,75],dev_dcc5_bus_dcc_clksrc1_clk:[59,75],dev_dcc5_bus_dcc_clksrc2_clk:[59,75],dev_dcc5_bus_dcc_clksrc3_clk:[59,75],dev_dcc5_bus_dcc_clksrc4_clk:[59,75],dev_dcc5_bus_dcc_clksrc5_clk:[59,75],dev_dcc5_bus_dcc_clksrc6_clk:[59,75],dev_dcc5_bus_dcc_clksrc7_clk:[59,75],dev_dcc5_bus_dcc_input00_clk:[59,75],dev_dcc5_bus_dcc_input01_clk:[59,75],dev_dcc5_bus_dcc_input02_clk:[59,75],dev_dcc5_bus_dcc_input10_clk:[59,75],dev_dcc5_bus_vbus_clk:[59,75],dev_dcc5_dcc_clksrc0_clk:[31,44,91,105],dev_dcc5_dcc_clksrc1_clk:[31,44,91,105,120],dev_dcc5_dcc_clksrc2_clk:[31,44,105,120],dev_dcc5_dcc_clksrc3_clk:[31,44,105,120],dev_dcc5_dcc_clksrc4_clk:[31,44,91,105,120],dev_dcc5_dcc_clksrc5_clk:[31,44,105],dev_dcc5_dcc_clksrc6_clk:[31,44,91,105,120],dev_dcc5_dcc_clksrc7_clk:[31,44,105,120],dev_dcc5_dcc_input00_clk:[31,44,91,105,120],dev_dcc5_dcc_input01_clk:[31,44,91,105,120],dev_dcc5_dcc_input02_clk:[31,44,91,105,120],dev_dcc5_dcc_input10_clk:[31,44,91,105,120],dev_dcc5_vbus_clk:[31,44,91,105,120],dev_dcc6_bus_dcc_clksrc0_clk:[59,75],dev_dcc6_bus_dcc_clksrc1_clk:[59,75],dev_dcc6_bus_dcc_clksrc2_clk:[59,75],dev_dcc6_bus_dcc_clksrc3_clk:[59,75],dev_dcc6_bus_dcc_clksrc4_clk:[59,75],dev_dcc6_bus_dcc_clksrc5_clk:[59,75],dev_dcc6_bus_dcc_clksrc6_clk:[59,75],dev_dcc6_bus_dcc_clksrc7_clk:[59,75],dev_dcc6_bus_dcc_input00_clk:[59,75],dev_dcc6_bus_dcc_input01_clk:[59,75],dev_dcc6_bus_dcc_input02_clk:[59,75],dev_dcc6_bus_dcc_input10_clk:[59,75],dev_dcc6_bus_vbus_clk:[59,75],dev_dcc6_dcc_clksrc0_clk:[31,91,105,120],dev_dcc6_dcc_clksrc1_clk:[31,91,105,120],dev_dcc6_dcc_clksrc2_clk:[31,91,105,120],dev_dcc6_dcc_clksrc3_clk:[31,91,105,120],dev_dcc6_dcc_clksrc4_clk:[31,91,105,120],dev_dcc6_dcc_clksrc5_clk:[31,91,105,120],dev_dcc6_dcc_clksrc6_clk:[31,91,105,120],dev_dcc6_dcc_clksrc7_clk:[31,91,105,120],dev_dcc6_dcc_input00_clk:[31,91,105,120],dev_dcc6_dcc_input01_clk:[31,91,105,120],dev_dcc6_dcc_input02_clk:[31,91,105,120],dev_dcc6_dcc_input10_clk:[31,91,105,120],dev_dcc6_vbus_clk:[31,91,105,120],dev_dcc7_bus_dcc_clksrc0_clk:[59,75],dev_dcc7_bus_dcc_clksrc1_clk:[59,75],dev_dcc7_bus_dcc_clksrc2_clk:[59,75],dev_dcc7_bus_dcc_clksrc3_clk:[59,75],dev_dcc7_bus_dcc_clksrc4_clk:[59,75],dev_dcc7_bus_dcc_clksrc5_clk:[59,75],dev_dcc7_bus_dcc_clksrc6_clk:[59,75],dev_dcc7_bus_dcc_clksrc7_clk:[59,75],dev_dcc7_bus_dcc_input00_clk:[59,75],dev_dcc7_bus_dcc_input01_clk:[59,75],dev_dcc7_bus_dcc_input02_clk:[59,75],dev_dcc7_bus_dcc_input10_clk:[59,75],dev_dcc7_bus_vbus_clk:[59,75],dev_dcc7_dcc_clksrc0_clk:[105,120],dev_dcc7_dcc_clksrc1_clk:[105,120],dev_dcc7_dcc_clksrc2_clk:[105,120],dev_dcc7_dcc_clksrc3_clk:105,dev_dcc7_dcc_clksrc4_clk:105,dev_dcc7_dcc_clksrc5_clk:[105,120],dev_dcc7_dcc_clksrc6_clk:[105,120],dev_dcc7_dcc_clksrc7_clk:[105,120],dev_dcc7_dcc_input00_clk:[105,120],dev_dcc7_dcc_input01_clk:[105,120],dev_dcc7_dcc_input02_clk:[105,120],dev_dcc7_dcc_input10_clk:[105,120],dev_dcc7_vbus_clk:[105,120],dev_dcc8_dcc_clksrc0_clk:[105,120],dev_dcc8_dcc_clksrc1_clk:[105,120],dev_dcc8_dcc_clksrc2_clk:[105,120],dev_dcc8_dcc_clksrc3_clk:[105,120],dev_dcc8_dcc_clksrc4_clk:[105,120],dev_dcc8_dcc_clksrc5_clk:105,dev_dcc8_dcc_clksrc6_clk:[105,120],dev_dcc8_dcc_clksrc7_clk:[105,120],dev_dcc8_dcc_input00_clk:[105,120],dev_dcc8_dcc_input01_clk:[105,120],dev_dcc8_dcc_input02_clk:[105,120],dev_dcc8_dcc_input10_clk:[105,120],dev_dcc8_vbus_clk:[105,120],dev_dcc9_dcc_clksrc0_clk:[105,120],dev_dcc9_dcc_clksrc1_clk:[105,120],dev_dcc9_dcc_clksrc2_clk:[105,120],dev_dcc9_dcc_clksrc3_clk:[105,120],dev_dcc9_dcc_clksrc4_clk:[105,120],dev_dcc9_dcc_clksrc5_clk:[105,120],dev_dcc9_dcc_clksrc6_clk:[105,120],dev_dcc9_dcc_clksrc7_clk:105,dev_dcc9_dcc_input00_clk:[105,120],dev_dcc9_dcc_input01_clk:[105,120],dev_dcc9_dcc_input02_clk:[105,120],dev_dcc9_dcc_input10_clk:[105,120],dev_dcc9_vbus_clk:[105,120],dev_ddpa0_ddpa_clk:[31,44],dev_ddr0_ddrss_cfg_clk:[105,120],dev_ddr0_ddrss_ddr_pll_clk:[91,105,120],dev_ddr0_ddrss_io_ck:105,dev_ddr0_ddrss_io_ck_n:105,dev_ddr0_ddrss_vbus_clk:[105,120],dev_ddr0_pll_ctrl_clk:[91,105,120],dev_ddr16ss0_ddrss_ddr_pll_clk:[31,44],dev_ddr16ss0_ddrss_tck:31,dev_ddr16ss0_pll_ctrl_clk:[31,44],dev_ddr1_ddrss_cfg_clk:120,dev_ddr1_ddrss_ddr_pll_clk:120,dev_ddr1_ddrss_vbus_clk:120,dev_ddr1_pll_ctrl_clk:120,dev_ddrss0_bus_ddrss_byp_4x_clk:[59,75],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_ddrss0_bus_ddrss_cfg_clk:[59,75],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[59,75],dev_ddrss0_bus_ddrss_tclk:[59,75],dev_ddrss0_bus_ddrss_vbus_clk:[59,75],dev_debugss0_bus_atb0_clk:[59,75],dev_debugss0_bus_atb1_clk:[59,75],dev_debugss0_bus_atb2_clk:[59,75],dev_debugss0_bus_atb3_clk:[59,75],dev_debugss0_bus_atb4_clk:[59,75],dev_debugss0_bus_atb5_clk:[59,75],dev_debugss0_bus_cfg_clk:[59,75],dev_debugss0_bus_dbg_clk:[59,75],dev_debugss0_bus_sys_clk:[59,75],dev_debugss0_cfg_clk:31,dev_debugss0_dbg_clk:31,dev_debugss0_sys_clk:31,dev_debugss_wrap0_atb_clk:[31,44,91,105,120],dev_debugss_wrap0_bus_atb_clk:[59,75],dev_debugss_wrap0_bus_core_clk:[59,75],dev_debugss_wrap0_bus_jtag_tck:[59,75],dev_debugss_wrap0_bus_trexpt_clk:[59,75],dev_debugss_wrap0_core_clk:[31,44,91,105,120],dev_debugss_wrap0_cstpiu_traceclk:[31,91,105,120],dev_debugss_wrap0_jtag_tck:[31,44,91,105,120],dev_debugss_wrap0_trexpt_clk:[31,44,91,105,120],dev_debugsuspendrtr0_bus_intr_clk:[59,75],dev_debugsuspendrtr0_intr_clk:120,dev_decoder0_sys_clk:105,dev_dftss0_bus_vbusp_clk_clk:[59,75],dev_dmass0_bcdma_0_clk:[31,44],dev_dmass0_cbass_0_clk:[31,44],dev_dmass0_intaggr_0_clk:[31,44],dev_dmass0_ipcss_0_clk:[31,44],dev_dmass0_pktdma_0_clk:[31,44],dev_dmass0_ringacc_0_clk:[31,44],dev_dmpac0_clk:[105,120],dev_dmpac0_pll_dco_clk:105,dev_dmpac0_sde_0_clk:[105,120],dev_dmpac0_utc_0_psil_leaf_clk:120,dev_dmpac_vpac_psilss0_main_clk:120,dev_dphy_rx0_io_rx_cl_l_m:[31,120],dev_dphy_rx0_io_rx_cl_l_p:[31,120],dev_dphy_rx0_jtag_tck:[31,120],dev_dphy_rx0_main_clk_clk:[31,105,120],dev_dphy_rx0_ppi_d_rx_ulps_esc:120,dev_dphy_rx0_ppi_rx_byte_clk:[31,105,120],dev_dphy_rx1_io_rx_cl_l_m:120,dev_dphy_rx1_io_rx_cl_l_p:120,dev_dphy_rx1_jtag_tck:120,dev_dphy_rx1_main_clk_clk:[105,120],dev_dphy_rx1_ppi_d_rx_ulps_esc:120,dev_dphy_rx1_ppi_rx_byte_clk:[105,120],dev_dphy_tx0_ck_m:[105,120],dev_dphy_tx0_ck_p:[105,120],dev_dphy_tx0_clk:[105,120],dev_dphy_tx0_dphy_ref_clk:[105,120],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[105,120],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[105,120],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[105,120],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[105,120],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[105,120],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[105,120],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[105,120],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:120,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[105,120],dev_dphy_tx0_psm_clk:[105,120],dev_dphy_tx0_tap_tck:120,dev_dphy_tx1_ck_m:120,dev_dphy_tx1_ck_p:120,dev_dphy_tx1_clk:120,dev_dphy_tx1_dphy_ref_clk:120,dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:120,dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:120,dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:120,dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:120,dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:120,dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:120,dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:120,dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:120,dev_dphy_tx1_psm_clk:120,dev_dphy_tx1_tap_tck:120,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:59,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:75,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:59,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:75,dev_dss0_bus_dpi_1_in_clk:[59,75],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[59,75],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:59,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:59,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:75,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:75,dev_dss0_bus_dpi_1_out_clk:[59,75],dev_dss0_bus_dss_func_clk:[59,75],dev_dss0_dpi0_ext_clksel:105,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:105,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:105,dev_dss0_dpi1_ext_clksel:105,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:105,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:105,dev_dss0_dpi_0_in_clk:31,dev_dss0_dpi_1_in_clk:31,dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:31,dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:31,dev_dss0_dpi_1_out_clk:31,dev_dss0_dss_func_clk:[31,105,120],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[105,120],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[105,120],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[105,120],dev_dss0_dss_inst0_dpi_0_in_clk:120,dev_dss0_dss_inst0_dpi_0_out_2x_clk:[105,120],dev_dss0_dss_inst0_dpi_0_out_clk:[105,120],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[105,120],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[105,120],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:120,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[105,120],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[105,120],dev_dss0_dss_inst0_dpi_1_out_clk:[105,120],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[105,120],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[105,120],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[105,120],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:120,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:105,dev_dss0_dss_inst0_dpi_2_in_clk:120,dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:120,dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:120,dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:120,dev_dss0_dss_inst0_dpi_2_out_clk:[105,120],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[105,120],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[105,120],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:120,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:105,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[105,120],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[105,120],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:120,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:105,dev_dss0_dss_inst0_dpi_3_out_clk:[105,120],dev_dss0_dss_inst0_para_1_out_clk:120,dev_dss0_dss_inst0_para_3_out_clk:120,dev_dss_dsi0_dphy_0_rx_esc_clk:[105,120],dev_dss_dsi0_dphy_0_tx_esc_clk:[105,120],dev_dss_dsi0_dpi_0_clk:[105,120],dev_dss_dsi0_pll_ctrl_clk:[105,120],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[105,120],dev_dss_dsi0_sys_clk:[105,120],dev_dss_dsi1_dphy_0_rx_esc_clk:120,dev_dss_dsi1_dphy_0_tx_esc_clk:120,dev_dss_dsi1_dpi_0_clk:120,dev_dss_dsi1_pll_ctrl_clk:120,dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:120,dev_dss_dsi1_sys_clk:120,dev_dss_edp0_aif_i2s_clk:[105,120],dev_dss_edp0_dpi_2_2x_clk:[105,120],dev_dss_edp0_dpi_2_clk:[105,120],dev_dss_edp0_dpi_3_clk:[105,120],dev_dss_edp0_dpi_4_clk:[105,120],dev_dss_edp0_dpi_5_clk:[105,120],dev_dss_edp0_dptx_mod_clk:[105,120],dev_dss_edp0_phy_ln0_refclk:[105,120],dev_dss_edp0_phy_ln0_rxclk:[105,120],dev_dss_edp0_phy_ln0_rxfclk:[105,120],dev_dss_edp0_phy_ln0_txclk:[105,120],dev_dss_edp0_phy_ln0_txfclk:[105,120],dev_dss_edp0_phy_ln0_txmclk:[105,120],dev_dss_edp0_phy_ln1_refclk:[105,120],dev_dss_edp0_phy_ln1_rxclk:[105,120],dev_dss_edp0_phy_ln1_rxfclk:[105,120],dev_dss_edp0_phy_ln1_txclk:[105,120],dev_dss_edp0_phy_ln1_txfclk:[105,120],dev_dss_edp0_phy_ln1_txmclk:[105,120],dev_dss_edp0_phy_ln2_refclk:[105,120],dev_dss_edp0_phy_ln2_rxclk:[105,120],dev_dss_edp0_phy_ln2_rxfclk:[105,120],dev_dss_edp0_phy_ln2_txclk:[105,120],dev_dss_edp0_phy_ln2_txfclk:[105,120],dev_dss_edp0_phy_ln2_txmclk:[105,120],dev_dss_edp0_phy_ln3_refclk:[105,120],dev_dss_edp0_phy_ln3_rxclk:[105,120],dev_dss_edp0_phy_ln3_rxfclk:[105,120],dev_dss_edp0_phy_ln3_txclk:[105,120],dev_dss_edp0_phy_ln3_txfclk:[105,120],dev_dss_edp0_phy_ln3_txmclk:[105,120],dev_dss_edp0_pll_ctrl_clk:[105,120],dev_ecap0_bus_vbus_clk:[59,75],dev_ecap0_vbus_clk:[31,44,91,105,120],dev_ecap1_vbus_clk:[31,44,91,105,120],dev_ecap2_vbus_clk:[31,44,91,105,120],dev_ecc_aggr0_bus_aggr_clk:[59,75],dev_ecc_aggr1_bus_aggr_clk:[59,75],dev_ecc_aggr2_bus_aggr_clk:[59,75],dev_efuse0_bus_efc0_ctl_fclk:59,dev_efuse0_bus_efc1_ctl_fclk:59,dev_efuse0_bus_vbusp_pll_clk_clk:[59,75],dev_ehrpwm0_bus_vbusp_clk:[59,75],dev_ehrpwm0_vbusp_clk:[91,105],dev_ehrpwm1_bus_vbusp_clk:[59,75],dev_ehrpwm1_vbusp_clk:[91,105],dev_ehrpwm2_bus_vbusp_clk:[59,75],dev_ehrpwm2_vbusp_clk:[91,105],dev_ehrpwm3_bus_vbusp_clk:[59,75],dev_ehrpwm3_vbusp_clk:[91,105],dev_ehrpwm4_bus_vbusp_clk:[59,75],dev_ehrpwm4_vbusp_clk:[91,105],dev_ehrpwm5_bus_vbusp_clk:[59,75],dev_ehrpwm5_vbusp_clk:[91,105],dev_elm0_bus_vbusp_clk:[59,75],dev_elm0_vbusp_clk:[31,44,91,105,120],dev_encoder0_sys_clk:105,dev_epwm0_vbusp_clk:[31,44,120],dev_epwm1_vbusp_clk:[31,44,120],dev_epwm2_vbusp_clk:[31,44,120],dev_epwm3_vbusp_clk:[44,120],dev_epwm4_vbusp_clk:[44,120],dev_epwm5_vbusp_clk:[44,120],dev_epwm6_vbusp_clk:44,dev_epwm7_vbusp_clk:44,dev_epwm8_vbusp_clk:44,dev_eqep0_bus_vbus_clk:[59,75],dev_eqep0_vbus_clk:[31,44,91,105,120],dev_eqep1_bus_vbus_clk:[59,75],dev_eqep1_vbus_clk:[31,44,91,105,120],dev_eqep2_bus_vbus_clk:[59,75],dev_eqep2_vbus_clk:[31,44,91,105,120],dev_esm0_bus_clk:[59,75],dev_esm0_clk:[31,44,91,105,120],dev_fsirx0_fsi_rx_ck:44,dev_fsirx0_fsi_rx_lpbk_ck:44,dev_fsirx0_fsi_rx_vbus_clk:44,dev_fsirx1_fsi_rx_ck:44,dev_fsirx1_fsi_rx_lpbk_ck:44,dev_fsirx1_fsi_rx_vbus_clk:44,dev_fsirx2_fsi_rx_ck:44,dev_fsirx2_fsi_rx_lpbk_ck:44,dev_fsirx2_fsi_rx_vbus_clk:44,dev_fsirx3_fsi_rx_ck:44,dev_fsirx3_fsi_rx_lpbk_ck:44,dev_fsirx3_fsi_rx_vbus_clk:44,dev_fsirx4_fsi_rx_ck:44,dev_fsirx4_fsi_rx_lpbk_ck:44,dev_fsirx4_fsi_rx_vbus_clk:44,dev_fsirx5_fsi_rx_ck:44,dev_fsirx5_fsi_rx_lpbk_ck:44,dev_fsirx5_fsi_rx_vbus_clk:44,dev_fsitx0_fsi_tx_ck:44,dev_fsitx0_fsi_tx_pll_clk:44,dev_fsitx0_fsi_tx_vbus_clk:44,dev_fsitx1_fsi_tx_ck:44,dev_fsitx1_fsi_tx_pll_clk:44,dev_fsitx1_fsi_tx_vbus_clk:44,dev_fss0_fsas_0_gclk:[31,44],dev_fss0_ospi_0_ospi_dqs_clk:[31,44],dev_fss0_ospi_0_ospi_hclk_clk:[31,44],dev_fss0_ospi_0_ospi_iclk_clk:[31,44],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[31,44],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[31,44],dev_fss0_ospi_0_ospi_oclk_clk:[31,44],dev_fss0_ospi_0_ospi_pclk_clk:[31,44],dev_fss0_ospi_0_ospi_rclk_clk:[31,44],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[31,44],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[31,44],dev_gic0_bus_vclk_clk:[59,75],dev_gicss0_vclk_clk:[31,44],dev_gpio0_bus_mmr_clk:[59,75],dev_gpio0_mmr_clk:[31,44,91,105,120],dev_gpio1_bus_mmr_clk:[59,75],dev_gpio1_mmr_clk:[31,44,105],dev_gpio2_mmr_clk:[91,105,120],dev_gpio3_mmr_clk:105,dev_gpio4_mmr_clk:[91,105,120],dev_gpio5_mmr_clk:105,dev_gpio6_mmr_clk:[91,105,120],dev_gpio7_mmr_clk:105,dev_gpiomux_intrtr0_bus_intr_clk:[59,75],dev_gpiomux_intrtr0_intr_clk:[91,105,120],dev_gpmc0_bus_func_clk:[59,75],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[59,75],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[59,75],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,75],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[59,75],dev_gpmc0_bus_pi_gpmc_ret_clk:[59,75],dev_gpmc0_bus_po_gpmc_dev_clk:[59,75],dev_gpmc0_bus_vbusp_clk:[59,75],dev_gpmc0_func_clk:[31,44,91,105,120],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[31,44,91,105,120],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[91,105,120],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[91,105,120],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[91,105,120],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[31,44],dev_gpmc0_pi_gpmc_ret_clk:[31,44,91,105,120],dev_gpmc0_po_gpmc_dev_clk:[31,44,91,105,120],dev_gpmc0_vbusm_clk:[31,44,120],dev_gpmc0_vbusp_clk:[91,105],dev_gpu0_bus_hyd_core_clk:[59,75],dev_gpu0_bus_mem_clk:[59,75],dev_gpu0_bus_sgx_core_clk:[59,75],dev_gpu0_bus_sys_clk:[59,75],dev_gpu0_gpu_0_gpu_pll_clk:105,dev_gpu0_gpu_clk:31,dev_gpu_rs_bw_limiter2_clk_clk:31,dev_gpu_ws_bw_limiter3_clk_clk:31,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[59,75],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[59,75],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[59,75],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[59,75],dev_gtc0_bus_vbusp_clk:[59,75],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,75],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,75],dev_gtc0_gtc_clk:[44,91,105,120],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[44,91,105,120],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105,120],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105,120],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105,120],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105,120],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,91,105,120],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[105,120],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:120,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_gtc0_vbusp_clk:[44,91,105,120],dev_i2c0_bus_clk:[59,75],dev_i2c0_bus_piscl:59,dev_i2c0_bus_pisys_clk:[59,75],dev_i2c0_clk:[31,44,91,105,120],dev_i2c0_piscl:[31,44,91,105,120],dev_i2c0_pisys_clk:[31,44,91,105,120],dev_i2c0_porscl:[31,44,91,105,120],dev_i2c1_bus_clk:[59,75],dev_i2c1_bus_piscl:59,dev_i2c1_bus_pisys_clk:[59,75],dev_i2c1_clk:[31,44,91,105,120],dev_i2c1_piscl:[31,44,91,105,120],dev_i2c1_pisys_clk:[31,44,91,105,120],dev_i2c1_porscl:[31,44,91,105,120],dev_i2c2_bus_clk:[59,75],dev_i2c2_bus_piscl:59,dev_i2c2_bus_pisys_clk:[59,75],dev_i2c2_clk:[31,44,91,105,120],dev_i2c2_piscl:[31,44,91,105,120],dev_i2c2_pisys_clk:[31,44,91,105,120],dev_i2c2_porscl:[31,44,91,105,120],dev_i2c3_bus_clk:[59,75],dev_i2c3_bus_piscl:59,dev_i2c3_bus_pisys_clk:[59,75],dev_i2c3_clk:[31,44,91,105,120],dev_i2c3_piscl:[31,44,91,105,120],dev_i2c3_pisys_clk:[31,44,91,105,120],dev_i2c3_porscl:[31,44,91,105,120],dev_i2c4_clk:[91,105,120],dev_i2c4_piscl:[91,105,120],dev_i2c4_pisys_clk:[91,105,120],dev_i2c4_porscl:[91,105,120],dev_i2c5_clk:[91,105,120],dev_i2c5_piscl:[91,105,120],dev_i2c5_pisys_clk:[91,105,120],dev_i2c5_porscl:[91,105,120],dev_i2c6_clk:[91,105,120],dev_i2c6_piscl:[91,105,120],dev_i2c6_pisys_clk:[91,105,120],dev_i2c6_porscl:[91,105,120],dev_i3c0_i3c_pclk_clk:[91,105],dev_i3c0_i3c_scl_di:[91,105],dev_i3c0_i3c_scl_do:[91,105],dev_i3c0_i3c_sclk_clk:[91,105],dev_icssm0_core_clk:31,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:31,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:31,dev_icssm0_iep_clk:31,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:31,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_icssm0_uclk_clk:31,dev_icssm0_vclk_clk:31,dev_id:12,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:120,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:120,dev_j7am_32_64_atb_funnel0_dbg_clk:120,dev_j7am_32_64_atb_funnel1_dbg_clk:120,dev_j7am_32_64_atb_funnel2_dbg_clk:120,dev_j7am_bolt_pgd0_wkup_osc0_clk:120,dev_j7am_hwa_atb_funnel0_dbg_clk:120,dev_j7am_main_16ff0_wkup_osc0_clk:120,dev_j7am_pulsar_atb_funnel0_dbg_clk:120,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[59,75],dev_led0_led_clk:[44,91,105,120],dev_led0_vbus_clk:[31,91,105,120],dev_led0_vbusp_clk:44,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[59,75],dev_main2mcu_lvl_intrtr0_intr_clk:[105,120],dev_main2mcu_pls_intrtr0_bus_intr_clk:[59,75],dev_main2mcu_pls_intrtr0_intr_clk:[105,120],dev_main_gpiomux_introuter0_intr_clk:[31,44],dev_mcan0_mcanss_can_rxd:120,dev_mcan0_mcanss_cclk_clk:[31,44,91,105,120],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:44,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[31,91,105,120],dev_mcan0_mcanss_hclk_clk:[31,44,91,105,120],dev_mcan10_mcanss_can_rxd:120,dev_mcan10_mcanss_cclk_clk:[91,105,120],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan10_mcanss_hclk_clk:[91,105,120],dev_mcan11_mcanss_can_rxd:120,dev_mcan11_mcanss_cclk_clk:[91,105,120],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan11_mcanss_hclk_clk:[91,105,120],dev_mcan12_mcanss_can_rxd:120,dev_mcan12_mcanss_cclk_clk:[91,105,120],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan12_mcanss_hclk_clk:[91,105,120],dev_mcan13_mcanss_can_rxd:120,dev_mcan13_mcanss_cclk_clk:[91,105,120],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan13_mcanss_hclk_clk:[91,105,120],dev_mcan14_mcanss_can_rxd:120,dev_mcan14_mcanss_cclk_clk:[91,120],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,120],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,120],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,120],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,120],dev_mcan14_mcanss_hclk_clk:[91,120],dev_mcan15_mcanss_can_rxd:120,dev_mcan15_mcanss_cclk_clk:[91,120],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,120],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,120],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,120],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,120],dev_mcan15_mcanss_hclk_clk:[91,120],dev_mcan16_mcanss_can_rxd:120,dev_mcan16_mcanss_cclk_clk:[91,120],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,120],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,120],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,120],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,120],dev_mcan16_mcanss_hclk_clk:[91,120],dev_mcan17_mcanss_can_rxd:120,dev_mcan17_mcanss_cclk_clk:[91,120],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,120],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,120],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,120],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,120],dev_mcan17_mcanss_hclk_clk:[91,120],dev_mcan1_mcanss_can_rxd:120,dev_mcan1_mcanss_cclk_clk:[44,91,105,120],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:44,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105,120],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[44,91,105,120],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:44,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan1_mcanss_hclk_clk:[44,91,105,120],dev_mcan2_mcanss_can_rxd:120,dev_mcan2_mcanss_cclk_clk:[91,105,120],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan2_mcanss_hclk_clk:[91,105,120],dev_mcan3_mcanss_can_rxd:120,dev_mcan3_mcanss_cclk_clk:[91,105,120],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan3_mcanss_hclk_clk:[91,105,120],dev_mcan4_mcanss_can_rxd:120,dev_mcan4_mcanss_cclk_clk:[91,105,120],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan4_mcanss_hclk_clk:[91,105,120],dev_mcan5_mcanss_can_rxd:120,dev_mcan5_mcanss_cclk_clk:[91,105,120],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan5_mcanss_hclk_clk:[91,105,120],dev_mcan6_mcanss_can_rxd:120,dev_mcan6_mcanss_cclk_clk:[91,105,120],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan6_mcanss_hclk_clk:[91,105,120],dev_mcan7_mcanss_can_rxd:120,dev_mcan7_mcanss_cclk_clk:[91,105,120],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan7_mcanss_hclk_clk:[91,105,120],dev_mcan8_mcanss_can_rxd:120,dev_mcan8_mcanss_cclk_clk:[91,105,120],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan8_mcanss_hclk_clk:[91,105,120],dev_mcan9_mcanss_can_rxd:120,dev_mcan9_mcanss_cclk_clk:[91,105,120],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[91,105,120],dev_mcan9_mcanss_hclk_clk:[91,105,120],dev_mcasp0_aux_clk:[31,91,105,120],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[91,120],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105,120],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_mcasp0_bus_aux_clk:[59,75],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:59,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:75,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcasp0_bus_mcasp_ahclkr_pin:59,dev_mcasp0_bus_mcasp_ahclkx_pin:59,dev_mcasp0_bus_vbusp_clk:[59,75],dev_mcasp0_mcasp_aclkr_pin:[31,91,105,120],dev_mcasp0_mcasp_aclkr_pout:[31,91,105,120],dev_mcasp0_mcasp_aclkx_pin:[31,91,105,120],dev_mcasp0_mcasp_aclkx_pout:[31,91,105,120],dev_mcasp0_mcasp_afsr_pout:[31,120],dev_mcasp0_mcasp_afsx_pout:[31,120],dev_mcasp0_mcasp_ahclkr_pin:[31,91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[31,91,120],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[31,91,120],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp0_mcasp_ahclkr_pout:[31,91,105,120],dev_mcasp0_mcasp_ahclkx_pin:[31,91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[31,91,120],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[31,91,120],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp0_mcasp_ahclkx_pout:[31,91,105,120],dev_mcasp0_vbusp_clk:[31,91,105,120],dev_mcasp10_aux_clk:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp10_mcasp_aclkr_pin:105,dev_mcasp10_mcasp_aclkr_pout:105,dev_mcasp10_mcasp_aclkx_pin:105,dev_mcasp10_mcasp_aclkx_pout:105,dev_mcasp10_mcasp_ahclkr_pin:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp10_mcasp_ahclkr_pout:105,dev_mcasp10_mcasp_ahclkx_pin:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp10_mcasp_ahclkx_pout:105,dev_mcasp10_vbusp_clk:105,dev_mcasp11_aux_clk:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp11_mcasp_aclkr_pin:105,dev_mcasp11_mcasp_aclkr_pout:105,dev_mcasp11_mcasp_aclkx_pin:105,dev_mcasp11_mcasp_aclkx_pout:105,dev_mcasp11_mcasp_ahclkr_pin:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp11_mcasp_ahclkr_pout:105,dev_mcasp11_mcasp_ahclkx_pin:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp11_mcasp_ahclkx_pout:105,dev_mcasp11_vbusp_clk:105,dev_mcasp1_aux_clk:[31,91,105,120],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[91,120],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105,120],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_mcasp1_bus_aux_clk:[59,75],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:59,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:75,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcasp1_bus_mcasp_ahclkr_pin:59,dev_mcasp1_bus_mcasp_ahclkx_pin:59,dev_mcasp1_bus_vbusp_clk:[59,75],dev_mcasp1_mcasp_aclkr_pin:[31,91,105,120],dev_mcasp1_mcasp_aclkr_pout:[31,91,105,120],dev_mcasp1_mcasp_aclkx_pin:[31,91,105,120],dev_mcasp1_mcasp_aclkx_pout:[31,91,105,120],dev_mcasp1_mcasp_afsr_pout:[31,120],dev_mcasp1_mcasp_afsx_pout:[31,120],dev_mcasp1_mcasp_ahclkr_pin:[31,91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[31,91,120],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[31,91,120],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp1_mcasp_ahclkr_pout:[31,91,105,120],dev_mcasp1_mcasp_ahclkx_pin:[31,91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[31,91,120],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[31,91,120],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp1_mcasp_ahclkx_pout:[31,91,105,120],dev_mcasp1_vbusp_clk:[31,91,105,120],dev_mcasp2_aux_clk:[31,91,105,120],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[91,120],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[91,105,120],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:31,dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:31,dev_mcasp2_bus_aux_clk:[59,75],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:59,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:75,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcasp2_bus_mcasp_ahclkr_pin:59,dev_mcasp2_bus_mcasp_ahclkx_pin:59,dev_mcasp2_bus_vbusp_clk:[59,75],dev_mcasp2_mcasp_aclkr_pin:[31,91,105,120],dev_mcasp2_mcasp_aclkr_pout:[31,91,105,120],dev_mcasp2_mcasp_aclkx_pin:[31,91,105,120],dev_mcasp2_mcasp_aclkx_pout:[31,91,105,120],dev_mcasp2_mcasp_afsr_pout:[31,120],dev_mcasp2_mcasp_afsx_pout:[31,120],dev_mcasp2_mcasp_ahclkr_pin:[31,91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[31,91,120],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[31,91,120],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp2_mcasp_ahclkr_pout:[31,91,105,120],dev_mcasp2_mcasp_ahclkx_pin:[31,91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[31,91,120],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[31,91,120],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:31,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp2_mcasp_ahclkx_pout:[31,91,105,120],dev_mcasp2_vbusp_clk:[31,91,105,120],dev_mcasp3_aux_clk:[105,120],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[105,120],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[105,120],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[105,120],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[105,120],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:120,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[105,120],dev_mcasp3_mcasp_aclkr_pin:[105,120],dev_mcasp3_mcasp_aclkr_pout:[105,120],dev_mcasp3_mcasp_aclkx_pin:[105,120],dev_mcasp3_mcasp_aclkx_pout:[105,120],dev_mcasp3_mcasp_afsr_pout:120,dev_mcasp3_mcasp_afsx_pout:120,dev_mcasp3_mcasp_ahclkr_pin:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:120,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:120,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[105,120],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp3_mcasp_ahclkr_pout:[105,120],dev_mcasp3_mcasp_ahclkx_pin:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:120,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:120,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[105,120],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp3_mcasp_ahclkx_pout:[105,120],dev_mcasp3_vbusp_clk:[105,120],dev_mcasp4_aux_clk:[105,120],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[105,120],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[105,120],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[105,120],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[105,120],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:120,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[105,120],dev_mcasp4_mcasp_aclkr_pin:[105,120],dev_mcasp4_mcasp_aclkr_pout:[105,120],dev_mcasp4_mcasp_aclkx_pin:[105,120],dev_mcasp4_mcasp_aclkx_pout:[105,120],dev_mcasp4_mcasp_afsr_pout:120,dev_mcasp4_mcasp_afsx_pout:120,dev_mcasp4_mcasp_ahclkr_pin:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:120,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:120,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[105,120],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp4_mcasp_ahclkr_pout:[105,120],dev_mcasp4_mcasp_ahclkx_pin:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:120,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:120,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[105,120],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp4_mcasp_ahclkx_pout:[105,120],dev_mcasp4_vbusp_clk:[105,120],dev_mcasp5_aux_clk:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp5_mcasp_aclkr_pin:105,dev_mcasp5_mcasp_aclkr_pout:105,dev_mcasp5_mcasp_aclkx_pin:105,dev_mcasp5_mcasp_aclkx_pout:105,dev_mcasp5_mcasp_ahclkr_pin:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp5_mcasp_ahclkr_pout:105,dev_mcasp5_mcasp_ahclkx_pin:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp5_mcasp_ahclkx_pout:105,dev_mcasp5_vbusp_clk:105,dev_mcasp6_aux_clk:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp6_mcasp_aclkr_pin:105,dev_mcasp6_mcasp_aclkr_pout:105,dev_mcasp6_mcasp_aclkx_pin:105,dev_mcasp6_mcasp_aclkx_pout:105,dev_mcasp6_mcasp_ahclkr_pin:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp6_mcasp_ahclkr_pout:105,dev_mcasp6_mcasp_ahclkx_pin:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp6_mcasp_ahclkx_pout:105,dev_mcasp6_vbusp_clk:105,dev_mcasp7_aux_clk:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp7_mcasp_aclkr_pin:105,dev_mcasp7_mcasp_aclkr_pout:105,dev_mcasp7_mcasp_aclkx_pin:105,dev_mcasp7_mcasp_aclkx_pout:105,dev_mcasp7_mcasp_ahclkr_pin:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp7_mcasp_ahclkr_pout:105,dev_mcasp7_mcasp_ahclkx_pin:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp7_mcasp_ahclkx_pout:105,dev_mcasp7_vbusp_clk:105,dev_mcasp8_aux_clk:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp8_mcasp_aclkr_pin:105,dev_mcasp8_mcasp_aclkr_pout:105,dev_mcasp8_mcasp_aclkx_pin:105,dev_mcasp8_mcasp_aclkx_pout:105,dev_mcasp8_mcasp_ahclkr_pin:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp8_mcasp_ahclkr_pout:105,dev_mcasp8_mcasp_ahclkx_pin:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp8_mcasp_ahclkx_pout:105,dev_mcasp8_vbusp_clk:105,dev_mcasp9_aux_clk:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:105,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:105,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:105,dev_mcasp9_mcasp_aclkr_pin:105,dev_mcasp9_mcasp_aclkr_pout:105,dev_mcasp9_mcasp_aclkx_pin:105,dev_mcasp9_mcasp_aclkx_pout:105,dev_mcasp9_mcasp_ahclkr_pin:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp9_mcasp_ahclkr_pout:105,dev_mcasp9_mcasp_ahclkx_pin:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:105,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:105,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:105,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:105,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:105,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:105,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:105,dev_mcasp9_mcasp_ahclkx_pout:105,dev_mcasp9_vbusp_clk:105,dev_mcrc64_0_clk:31,dev_mcspi0_bus_clkspiref_clk:[59,75],dev_mcspi0_bus_io_clkspii_clk:[59,75],dev_mcspi0_bus_io_clkspio_clk:[59,75],dev_mcspi0_bus_vbusp_clk:[59,75],dev_mcspi0_clkspiref_clk:[31,44,91,105,120],dev_mcspi0_io_clkspii_clk:44,dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:44,dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:44,dev_mcspi0_io_clkspio_clk:[31,44,91,105,120],dev_mcspi0_vbusp_clk:[31,44,91,105,120],dev_mcspi1_bus_clkspiref_clk:[59,75],dev_mcspi1_bus_io_clkspii_clk:[59,75],dev_mcspi1_bus_io_clkspio_clk:[59,75],dev_mcspi1_bus_vbusp_clk:[59,75],dev_mcspi1_clkspiref_clk:[31,44,91,105,120],dev_mcspi1_io_clkspii_clk:44,dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:44,dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:44,dev_mcspi1_io_clkspio_clk:[31,44,91,105,120],dev_mcspi1_vbusp_clk:[31,44,91,105,120],dev_mcspi2_bus_clkspiref_clk:[59,75],dev_mcspi2_bus_io_clkspii_clk:[59,75],dev_mcspi2_bus_io_clkspio_clk:[59,75],dev_mcspi2_bus_vbusp_clk:[59,75],dev_mcspi2_clkspiref_clk:[31,44,91,105,120],dev_mcspi2_io_clkspii_clk:44,dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:44,dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:44,dev_mcspi2_io_clkspio_clk:[31,44,91,105,120],dev_mcspi2_vbusp_clk:[31,44,91,105,120],dev_mcspi3_bus_clkspiref_clk:[59,75],dev_mcspi3_bus_io_clkspii_clk:[59,75],dev_mcspi3_bus_io_clkspio_clk:[59,75],dev_mcspi3_bus_vbusp_clk:[59,75],dev_mcspi3_clkspiref_clk:[44,91,105,120],dev_mcspi3_io_clkspii_clk:[44,91,105,120],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:44,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[44,91,105,120],dev_mcspi3_io_clkspio_clk:[44,91,105,120],dev_mcspi3_vbusp_clk:[44,91,105,120],dev_mcspi4_bus_clkspiref_clk:[59,75],dev_mcspi4_bus_io_clkspii_clk:75,dev_mcspi4_bus_io_clkspio_clk:75,dev_mcspi4_bus_vbusp_clk:[59,75],dev_mcspi4_clkspiref_clk:[44,91,105,120],dev_mcspi4_io_clkspii_clk:[44,91,105,120],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:44,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:44,dev_mcspi4_io_clkspio_clk:[44,91,105,120],dev_mcspi4_vbusp_clk:[44,91,105,120],dev_mcspi5_clkspiref_clk:[91,105,120],dev_mcspi5_io_clkspio_clk:[91,105,120],dev_mcspi5_vbusp_clk:[91,105,120],dev_mcspi6_clkspiref_clk:[91,105,120],dev_mcspi6_io_clkspio_clk:[91,105,120],dev_mcspi6_vbusp_clk:[91,105,120],dev_mcspi7_clkspiref_clk:[91,105,120],dev_mcspi7_io_clkspio_clk:[91,105,120],dev_mcspi7_vbusp_clk:[91,105,120],dev_mcu_adc0_adc_clk:91,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:91,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:91,dev_mcu_adc0_bus_adc_clk:[59,75],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[59,75],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,75],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_adc0_bus_sys_clk:[59,75],dev_mcu_adc0_bus_vbus_clk:[59,75],dev_mcu_adc0_sys_clk:91,dev_mcu_adc0_vbus_clk:91,dev_mcu_adc12_16ffc0_adc_clk:105,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:105,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:105,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:105,dev_mcu_adc12_16ffc0_sys_clk:105,dev_mcu_adc12_16ffc0_vbus_clk:105,dev_mcu_adc12_16ffc1_adc_clk:105,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:105,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:105,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:105,dev_mcu_adc12_16ffc1_sys_clk:105,dev_mcu_adc12_16ffc1_vbus_clk:105,dev_mcu_adc12fc_16ffc0_adc_clk:120,dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:120,dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:120,dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:120,dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:120,dev_mcu_adc12fc_16ffc0_sys_clk:120,dev_mcu_adc12fc_16ffc0_vbus_clk:120,dev_mcu_adc12fc_16ffc1_adc_clk:120,dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:120,dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:120,dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:120,dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:120,dev_mcu_adc12fc_16ffc1_sys_clk:120,dev_mcu_adc12fc_16ffc1_vbus_clk:120,dev_mcu_adc1_adc_clk:91,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:91,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:91,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:91,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:91,dev_mcu_adc1_bus_adc_clk:[59,75],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[59,75],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[59,75],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_adc1_bus_sys_clk:[59,75],dev_mcu_adc1_bus_vbus_clk:[59,75],dev_mcu_adc1_sys_clk:91,dev_mcu_adc1_vbus_clk:91,dev_mcu_armss0_bus_interface_clk:59,dev_mcu_armss0_cpu0_bus_cpu_clk:[59,75],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[59,75],dev_mcu_armss0_cpu0_bus_interface_clk:[59,75],dev_mcu_armss0_cpu0_bus_interface_phas:[59,75],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_armss0_cpu1_bus_cpu_clk:[59,75],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[59,75],dev_mcu_armss0_cpu1_bus_interface_clk:[59,75],dev_mcu_armss0_cpu1_bus_interface_phas:[59,75],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[59,75],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[59,75],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[59,75],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[59,75],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[59,75],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[59,75],dev_mcu_cpsw0_bus_cppi_clk_clk:[59,75],dev_mcu_cpsw0_bus_cpts_genf0_0:59,dev_mcu_cpsw0_bus_cpts_rft_clk:[59,75],dev_mcu_cpsw0_bus_gmii1_mr_clk:[59,75],dev_mcu_cpsw0_bus_gmii1_mt_clk:[59,75],dev_mcu_cpsw0_bus_gmii_rft_clk:[59,75],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[59,75],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[59,75],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[59,75],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[59,75],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[59,75],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[59,75],dev_mcu_cpsw0_cppi_clk_clk:[91,105,120],dev_mcu_cpsw0_cpts_genf0:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[91,105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[105,120],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:120,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_mcu_cpsw0_gmii1_mr_clk:[91,105,120],dev_mcu_cpsw0_gmii1_mt_clk:[91,105,120],dev_mcu_cpsw0_gmii_rft_clk:[91,105,120],dev_mcu_cpsw0_mdio_mdclk_o:[91,105,120],dev_mcu_cpsw0_rgmii1_rxc_i:[91,105,120],dev_mcu_cpsw0_rgmii1_txc_i:105,dev_mcu_cpsw0_rgmii1_txc_o:[91,105,120],dev_mcu_cpsw0_rgmii_mhz_250_clk:[91,105,120],dev_mcu_cpsw0_rgmii_mhz_50_clk:[91,105,120],dev_mcu_cpsw0_rgmii_mhz_5_clk:[91,105,120],dev_mcu_cpsw0_rmii_mhz_50_clk:[91,105,120],dev_mcu_cpt2_aggr0_bus_vclk_clk:[59,75],dev_mcu_cpt2_aggr0_vclk_clk:[91,105,120],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[59,75],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[59,75],dev_mcu_dcc0_bus_dcc_input00_clk:[59,75],dev_mcu_dcc0_bus_dcc_input01_clk:[59,75],dev_mcu_dcc0_bus_dcc_input02_clk:[59,75],dev_mcu_dcc0_bus_dcc_input10_clk:[59,75],dev_mcu_dcc0_bus_vbus_clk:[59,75],dev_mcu_dcc0_dcc_clksrc0_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc1_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc2_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc3_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc4_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc5_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc6_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_clksrc7_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_input00_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_input01_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_input02_clk:[31,44,91,105,120],dev_mcu_dcc0_dcc_input10_clk:[31,44,91,105,120],dev_mcu_dcc0_vbus_clk:[31,44,91,105,120],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[59,75],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[59,75],dev_mcu_dcc1_bus_dcc_input00_clk:[59,75],dev_mcu_dcc1_bus_dcc_input01_clk:[59,75],dev_mcu_dcc1_bus_dcc_input02_clk:[59,75],dev_mcu_dcc1_bus_dcc_input10_clk:[59,75],dev_mcu_dcc1_bus_vbus_clk:[59,75],dev_mcu_dcc1_dcc_clksrc0_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc1_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc2_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc3_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc4_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc5_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc6_clk:[91,105,120],dev_mcu_dcc1_dcc_clksrc7_clk:[91,105,120],dev_mcu_dcc1_dcc_input00_clk:[91,105,120],dev_mcu_dcc1_dcc_input01_clk:[91,105,120],dev_mcu_dcc1_dcc_input02_clk:[91,105,120],dev_mcu_dcc1_dcc_input10_clk:[91,105,120],dev_mcu_dcc1_vbus_clk:[91,105,120],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[59,75],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[59,75],dev_mcu_dcc2_bus_dcc_input00_clk:[59,75],dev_mcu_dcc2_bus_dcc_input01_clk:[59,75],dev_mcu_dcc2_bus_dcc_input02_clk:[59,75],dev_mcu_dcc2_bus_dcc_input10_clk:[59,75],dev_mcu_dcc2_bus_vbus_clk:[59,75],dev_mcu_dcc2_dcc_clksrc0_clk:[91,105,120],dev_mcu_dcc2_dcc_clksrc1_clk:[91,105,120],dev_mcu_dcc2_dcc_clksrc2_clk:120,dev_mcu_dcc2_dcc_clksrc3_clk:[91,105,120],dev_mcu_dcc2_dcc_clksrc4_clk:[105,120],dev_mcu_dcc2_dcc_clksrc6_clk:[91,105,120],dev_mcu_dcc2_dcc_clksrc7_clk:[91,105,120],dev_mcu_dcc2_dcc_input00_clk:[91,105,120],dev_mcu_dcc2_dcc_input01_clk:[91,105,120],dev_mcu_dcc2_dcc_input02_clk:[91,105,120],dev_mcu_dcc2_dcc_input10_clk:[91,105,120],dev_mcu_dcc2_vbus_clk:[91,105,120],dev_mcu_debugss0_bus_atb0_clk:[59,75],dev_mcu_debugss0_bus_atb1_clk:[59,75],dev_mcu_debugss0_bus_atb2_clk:[59,75],dev_mcu_debugss0_bus_atb3_clk:[59,75],dev_mcu_debugss0_bus_cfg_clk:[59,75],dev_mcu_debugss0_bus_dbg_clk:[59,75],dev_mcu_debugss0_bus_sys_clk:[59,75],dev_mcu_ecc_aggr0_bus_aggr_clk:[59,75],dev_mcu_ecc_aggr1_bus_aggr_clk:[59,75],dev_mcu_efuse0_bus_efc0_ctl_fclk:59,dev_mcu_efuse0_bus_efc1_ctl_fclk:59,dev_mcu_efuse0_bus_efc2_ctl_fclk:59,dev_mcu_efuse0_bus_efc3_ctl_fclk:59,dev_mcu_efuse0_bus_vbusp_clk_clk:[59,75],dev_mcu_esm0_bus_clk:[59,75],dev_mcu_esm0_clk:[44,91,105,120],dev_mcu_fss0_fsas_0_gclk:[91,105,120],dev_mcu_fss0_hyperbus0_bus_cba_clk:[59,75],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[59,75],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[59,75],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[59,75],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:59,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:59,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:59,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[91,105,120],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[91,105,120],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[91,105,120],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[91,105,120],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[91,105,120],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[91,105,120],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[91,105,120],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:59,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:75,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:75,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:75,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[91,105,120],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[91,105,120],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[91,105,120],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:59,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:59,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:75,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:75,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:75,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[105,120],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[91,105,120],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[105,120],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[105,120],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[105,120],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[105,120],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[91,105,120],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[91,105,120],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[105,120],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[105,120],dev_mcu_gpio0_mmr_clk:[31,44],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:31,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:31,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:31,dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_i2c0_bus_clk:[59,75],dev_mcu_i2c0_bus_piscl:59,dev_mcu_i2c0_bus_pisys_clk:[59,75],dev_mcu_i2c0_clk:[31,44,91,105,120],dev_mcu_i2c0_piscl:[31,44,91,105,120],dev_mcu_i2c0_pisys_clk:[31,44,91,105,120],dev_mcu_i2c0_porscl:[31,44,105,120],dev_mcu_i2c1_clk:[44,91,105,120],dev_mcu_i2c1_piscl:[44,91,105,120],dev_mcu_i2c1_pisys_clk:[44,91,105,120],dev_mcu_i2c1_porscl:[44,91,105,120],dev_mcu_i3c0_i3c_pclk_clk:[91,105,120],dev_mcu_i3c0_i3c_scl_di:[91,105,120],dev_mcu_i3c0_i3c_scl_do:[91,105,120],dev_mcu_i3c0_i3c_sclk_clk:[91,105,120],dev_mcu_i3c0_i3c_sda_di:120,dev_mcu_i3c1_i3c_pclk_clk:[91,105,120],dev_mcu_i3c1_i3c_scl_di:105,dev_mcu_i3c1_i3c_scl_do:105,dev_mcu_i3c1_i3c_sclk_clk:[91,105,120],dev_mcu_m4fss0_cbass_0_clk:[31,44],dev_mcu_m4fss0_core0_dap_clk:[31,44],dev_mcu_m4fss0_core0_vbus_clk:[31,44],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:44,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:44,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:31,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_mcu_mcan0_bus_mcanss_cclk_clk:[59,75],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[59,75],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[59,75],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[59,75],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_mcan0_bus_mcanss_hclk_clk:[59,75],dev_mcu_mcan0_mcanss_can_rxd:120,dev_mcu_mcan0_mcanss_cclk_clk:[31,91,105,120],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,91,105,120],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:31,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:31,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[91,105,120],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[91,105,120],dev_mcu_mcan0_mcanss_hclk_clk:[31,91,105,120],dev_mcu_mcan1_bus_mcanss_cclk_clk:[59,75],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[59,75],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[59,75],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[59,75],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_mcan1_bus_mcanss_hclk_clk:[59,75],dev_mcu_mcan1_mcanss_can_rxd:120,dev_mcu_mcan1_mcanss_cclk_clk:[31,91,105,120],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,91,105,120],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[31,91,105,120],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:31,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:31,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[91,105,120],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[91,105,120],dev_mcu_mcan1_mcanss_hclk_clk:[31,91,105,120],dev_mcu_mcrc64_0_clk:[31,44],dev_mcu_mcspi0_bus_clkspiref_clk:[59,75],dev_mcu_mcspi0_bus_io_clkspii_clk:[59,75],dev_mcu_mcspi0_bus_io_clkspio_clk:[59,75],dev_mcu_mcspi0_bus_vbusp_clk:[59,75],dev_mcu_mcspi0_clkspiref_clk:[31,44,91,105,120],dev_mcu_mcspi0_io_clkspii_clk:44,dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:44,dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:44,dev_mcu_mcspi0_io_clkspio_clk:[31,44,91,105,120],dev_mcu_mcspi0_vbusp_clk:[31,44,91,105,120],dev_mcu_mcspi1_bus_clkspiref_clk:[59,75],dev_mcu_mcspi1_bus_io_clkspii_clk:[59,75],dev_mcu_mcspi1_bus_io_clkspio_clk:[59,75],dev_mcu_mcspi1_bus_vbusp_clk:[59,75],dev_mcu_mcspi1_clkspiref_clk:[31,44,91,105,120],dev_mcu_mcspi1_io_clkspii_clk:[44,91,105,120],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:44,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[91,105,120],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:44,dev_mcu_mcspi1_io_clkspio_clk:[31,44,91,105,120],dev_mcu_mcspi1_vbusp_clk:[31,44,91,105,120],dev_mcu_mcspi2_bus_clkspiref_clk:[59,75],dev_mcu_mcspi2_bus_io_clkspii_clk:75,dev_mcu_mcspi2_bus_io_clkspio_clk:75,dev_mcu_mcspi2_bus_vbusp_clk:[59,75],dev_mcu_mcspi2_clkspiref_clk:[91,105,120],dev_mcu_mcspi2_io_clkspii_clk:[91,105,120],dev_mcu_mcspi2_io_clkspio_clk:[91,105,120],dev_mcu_mcspi2_vbusp_clk:[91,105,120],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:31,dev_mcu_mcu_gpiomux_introuter0_intr_clk:44,dev_mcu_msram0_bus_cclk_clk:[59,75],dev_mcu_msram0_bus_vclk_clk:[59,75],dev_mcu_navss0_bus_cpsw0clk:[59,75],dev_mcu_navss0_bus_modss_vd2clk:[59,75],dev_mcu_navss0_bus_pdma_mcu1clk:[59,75],dev_mcu_navss0_bus_udmass_vd2clk:59,dev_mcu_navss0_intr_0_intr_clk:[91,105],dev_mcu_navss0_intr_router_0_intr_clk:120,dev_mcu_navss0_mcrc_0_clk:[91,105,120],dev_mcu_navss0_modss_vd2clk:[91,105,120],dev_mcu_navss0_proxy0_clk_clk:[91,105,120],dev_mcu_navss0_ringacc0_sys_clk:[91,105,120],dev_mcu_navss0_udmap_0_sys_clk:[91,105,120],dev_mcu_navss0_udmass_inta_0_sys_clk:[91,105,120],dev_mcu_navss0_udmass_vd2clk:[91,105,120],dev_mcu_pbist0_bus_clk1_clk:[59,75],dev_mcu_pbist0_bus_clk2_clk:[59,75],dev_mcu_pbist0_bus_clk4_clk:[59,75],dev_mcu_pbist0_clk1_clk:[91,120],dev_mcu_pbist0_clk2_clk:[91,120],dev_mcu_pbist0_clk3_clk:[91,120],dev_mcu_pbist0_clk4_clk:[91,120],dev_mcu_pbist0_clk5_clk:[91,120],dev_mcu_pbist0_clk6_clk:[91,120],dev_mcu_pbist0_clk7_clk:[91,120],dev_mcu_pbist0_clk8_clk:[91,120],dev_mcu_pbist1_clk1_clk:[91,120],dev_mcu_pbist1_clk2_clk:[91,120],dev_mcu_pbist1_clk3_clk:[91,120],dev_mcu_pbist1_clk4_clk:[91,120],dev_mcu_pbist1_clk5_clk:[91,120],dev_mcu_pbist1_clk6_clk:[91,120],dev_mcu_pbist1_clk7_clk:[91,120],dev_mcu_pbist1_clk8_clk:[91,120],dev_mcu_pbist2_clk1_clk:91,dev_mcu_pbist2_clk2_clk:91,dev_mcu_pbist2_clk3_clk:91,dev_mcu_pbist2_clk4_clk:91,dev_mcu_pbist2_clk5_clk:91,dev_mcu_pbist2_clk6_clk:91,dev_mcu_pbist2_clk7_clk:91,dev_mcu_pbist2_clk8_clk:[91,120],dev_mcu_pdma0_bus_vclk:[59,75],dev_mcu_pdma1_bus_vclk:[59,75],dev_mcu_pll_mmr0_bus_vbusp_clk:[59,75],dev_mcu_psc0_clk:44,dev_mcu_psc0_slow_clk:44,dev_mcu_psram0_bus_clk_clk:[59,75],dev_mcu_r5fss0_core0_cpu_clk:[91,105,120],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[91,105,120],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[91,105,120],dev_mcu_r5fss0_core0_interface_clk:[91,105,120],dev_mcu_r5fss0_core0_interface_phas:[91,105,120],dev_mcu_r5fss0_core1_cpu_clk:[91,105,120],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[91,105,120],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[91,105,120],dev_mcu_r5fss0_core1_interface_clk:[91,105,120],dev_mcu_r5fss0_core1_interface_phas:[91,105,120],dev_mcu_rom0_bus_clk_clk:[59,75],dev_mcu_rti0_bus_rti_clk:[59,75],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_mcu_rti0_bus_vbusp_clk:[59,75],dev_mcu_rti0_rti_clk:[31,44,91,105,120],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:31,dev_mcu_rti0_vbusp_clk:[31,44,91,105,120],dev_mcu_rti1_bus_rti_clk:[59,75],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_mcu_rti1_bus_vbusp_clk:[59,75],dev_mcu_rti1_rti_clk:[91,105,120],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_rti1_vbusp_clk:[91,105,120],dev_mcu_sa2_ul0_pka_in_clk:[91,105],dev_mcu_sa2_ul0_x1_clk:[91,105],dev_mcu_sa2_ul0_x2_clk:[91,105],dev_mcu_sa3_ss0_dmss_eccaggr_0_x1_clk:120,dev_mcu_sa3_ss0_intaggr_0_x1_clk:120,dev_mcu_sa3_ss0_pktdma_0_x1_clk:120,dev_mcu_sa3_ss0_ringacc_0_x1_clk:120,dev_mcu_sa3_ss0_sa_ul_0_pka_in_clk:120,dev_mcu_sa3_ss0_sa_ul_0_x1_clk:120,dev_mcu_sa3_ss0_sa_ul_0_x2_clk:120,dev_mcu_sec_mmr0_bus_vbusp_clk:[59,75],dev_mcu_timer0_bus_timer_hclk_clk:[59,75],dev_mcu_timer0_bus_timer_tclk_clk:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_mcu_timer0_timer_hclk_clk:[31,44,91,105,120],dev_mcu_timer0_timer_pwm:[31,44,91,105,120],dev_mcu_timer0_timer_tclk_clk:[31,44,91,105,120],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105,120],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105,120],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[91,120],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:31,dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer1_bus_timer_hclk_clk:[59,75],dev_mcu_timer1_bus_timer_tclk_clk:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_mcu_timer1_clksel_vd_clk:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer1_timer_hclk_clk:[31,44,91,105,120],dev_mcu_timer1_timer_pwm:[31,44],dev_mcu_timer1_timer_tclk_clk:[31,44,91,105,120],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[91,105,120],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[91,105,120],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:31,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer2_bus_timer_hclk_clk:[59,75],dev_mcu_timer2_bus_timer_tclk_clk:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_mcu_timer2_timer_hclk_clk:[31,44,91,105,120],dev_mcu_timer2_timer_pwm:[31,44,91,105,120],dev_mcu_timer2_timer_tclk_clk:[31,44,91,105,120],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105,120],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105,120],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[91,120],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:31,dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer3_bus_timer_hclk_clk:[59,75],dev_mcu_timer3_bus_timer_tclk_clk:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:59,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_mcu_timer3_clksel_vd_clk:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer3_timer_hclk_clk:[31,44,91,105,120],dev_mcu_timer3_timer_pwm:[31,44],dev_mcu_timer3_timer_tclk_clk:[31,44,91,105,120],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[91,105,120],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[31,44],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:44,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[91,105,120],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:31,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:31,dev_mcu_timer4_timer_hclk_clk:[91,105,120],dev_mcu_timer4_timer_pwm:[91,105,120],dev_mcu_timer4_timer_tclk_clk:[91,105,120],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105,120],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105,120],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[91,120],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer5_clksel_vd_clk:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer5_timer_hclk_clk:[91,105,120],dev_mcu_timer5_timer_tclk_clk:[91,105,120],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[91,105,120],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[91,105,120],dev_mcu_timer6_timer_hclk_clk:[91,105,120],dev_mcu_timer6_timer_pwm:[91,105,120],dev_mcu_timer6_timer_tclk_clk:[91,105,120],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105,120],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105,120],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[91,120],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer7_clksel_vd_clk:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer7_timer_hclk_clk:[91,105,120],dev_mcu_timer7_timer_tclk_clk:[91,105,120],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[91,105,120],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[91,105,120],dev_mcu_timer8_timer_hclk_clk:[91,105,120],dev_mcu_timer8_timer_pwm:[91,105,120],dev_mcu_timer8_timer_tclk_clk:[91,105,120],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105,120],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105,120],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[91,120],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer9_clksel_vd_clk:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[91,105],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:91,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:105,dev_mcu_timer9_timer_hclk_clk:[91,105,120],dev_mcu_timer9_timer_tclk_clk:[91,105,120],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[91,105,120],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[91,105,120],dev_mcu_uart0_bus_fclk_clk:[59,75],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[59,75],dev_mcu_uart0_bus_vbusp_clk:[59,75],dev_mcu_uart0_fclk_clk:[31,44,91,105,120],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[91,105,120],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:91,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[105,120],dev_mcu_uart0_vbusp_clk:[31,44,91,105,120],dev_mcu_uart1_fclk_clk:44,dev_mcu_uart1_vbusp_clk:44,dev_mlb0_mlbss_amlb_clk:105,dev_mlb0_mlbss_hclk_clk:105,dev_mlb0_mlbss_mlb_clk:105,dev_mlb0_mlbss_pclk_clk:105,dev_mlb0_mlbss_sclk_clk:105,dev_mmcsd0_bus_emmcsdss_vbus_clk:[59,75],dev_mmcsd0_bus_emmcsdss_xin_clk:[59,75],dev_mmcsd0_emmcsdss_io_clk_i:31,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:31,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:31,dev_mmcsd0_emmcsdss_io_clk_o:31,dev_mmcsd0_emmcsdss_vbus_clk:31,dev_mmcsd0_emmcsdss_xin_clk:31,dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:31,dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:31,dev_mmcsd0_emmcss_io_clk:[105,120],dev_mmcsd0_emmcss_vbus_clk:[44,91,105,120],dev_mmcsd0_emmcss_xin_clk:[44,91,105,120],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[91,105,120],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[91,105,120],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[44,105,120],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[91,105,120],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:91,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:44,dev_mmcsd1_bus_emmcsdss_vbus_clk:[59,75],dev_mmcsd1_bus_emmcsdss_xin_clk:[59,75],dev_mmcsd1_emmcsdss_io_clk_i:[31,44,91,105,120],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:31,dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[31,44],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:44,dev_mmcsd1_emmcsdss_io_clk_o:[31,44,91,105,120],dev_mmcsd1_emmcsdss_vbus_clk:[31,44,91,105,120],dev_mmcsd1_emmcsdss_xin_clk:[31,44,91,105,120],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[91,105,120],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[91,105,120],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[31,44,105,120],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[91,105,120],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:91,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[31,44],dev_mmcsd2_emmcsdss_io_clk_i:[31,105],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:31,dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:31,dev_mmcsd2_emmcsdss_io_clk_o:[31,105],dev_mmcsd2_emmcsdss_vbus_clk:[31,105],dev_mmcsd2_emmcsdss_xin_clk:[31,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:105,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:105,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[31,105],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:105,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:31,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:59,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:59,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:59,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:59,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:59,dev_navss0_bcdma_0_clk:120,dev_navss0_bus_cpts0_genf2_0:[59,75],dev_navss0_bus_cpts0_genf3_0:[59,75],dev_navss0_bus_cpts0_genf4_0:[59,75],dev_navss0_bus_cpts0_genf5_0:[59,75],dev_navss0_bus_icss_g0clk:[59,75],dev_navss0_bus_icss_g1clk:[59,75],dev_navss0_bus_icss_g2clk:[59,75],dev_navss0_bus_modss_vd2clk:59,dev_navss0_bus_msmc0clk:[59,75],dev_navss0_bus_nbss_vclk:[59,75],dev_navss0_bus_nbss_vd2clk:[59,75],dev_navss0_bus_pdma_main1clk:[59,75],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[59,75],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[59,75],dev_navss0_bus_udmass_vd2clk:59,dev_navss0_cpts0_genf2:[91,105,120],dev_navss0_cpts0_genf3:[91,105,120],dev_navss0_cpts0_genf4:91,dev_navss0_cpts_0_rclk:[91,105,120],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[91,105,120],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[91,105,120],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105,120],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105,120],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105,120],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,105,120],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[105,120],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:120,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_navss0_cpts_0_ts_genf0:[91,105,120],dev_navss0_cpts_0_ts_genf1:[91,105,120],dev_navss0_cpts_0_vbusp_gclk:[91,105,120],dev_navss0_dti_0_clk_clk:[91,105],dev_navss0_dti_0_ext0_dti_clk_clk:105,dev_navss0_dti_0_ext1_dti_clk_clk:105,dev_navss0_dti_0_ext2_dti_clk_clk:105,dev_navss0_dti_0_ext3_dti_clk_clk:105,dev_navss0_intr_0_intr_clk:120,dev_navss0_intr_router_0_intr_clk:[91,105],dev_navss0_mailbox1_0_vclk_clk:120,dev_navss0_mailbox1_10_vclk_clk:120,dev_navss0_mailbox1_11_vclk_clk:120,dev_navss0_mailbox1_1_vclk_clk:120,dev_navss0_mailbox1_2_vclk_clk:120,dev_navss0_mailbox1_3_vclk_clk:120,dev_navss0_mailbox1_4_vclk_clk:120,dev_navss0_mailbox1_5_vclk_clk:120,dev_navss0_mailbox1_6_vclk_clk:120,dev_navss0_mailbox1_7_vclk_clk:120,dev_navss0_mailbox1_8_vclk_clk:120,dev_navss0_mailbox1_9_vclk_clk:120,dev_navss0_mailbox_0_vclk_clk:[91,105,120],dev_navss0_mailbox_10_vclk_clk:[91,105,120],dev_navss0_mailbox_11_vclk_clk:[91,105,120],dev_navss0_mailbox_1_vclk_clk:[91,105,120],dev_navss0_mailbox_2_vclk_clk:[91,105,120],dev_navss0_mailbox_3_vclk_clk:[91,105,120],dev_navss0_mailbox_4_vclk_clk:[91,105,120],dev_navss0_mailbox_5_vclk_clk:[91,105,120],dev_navss0_mailbox_6_vclk_clk:[91,105,120],dev_navss0_mailbox_7_vclk_clk:[91,105,120],dev_navss0_mailbox_8_vclk_clk:[91,105,120],dev_navss0_mailbox_9_vclk_clk:[91,105,120],dev_navss0_mcrc_0_clk:[91,105,120],dev_navss0_modss_inta_0_sys_clk:[91,120],dev_navss0_modss_inta_1_sys_clk:[91,120],dev_navss0_modss_intaggr_0_sys_clk:105,dev_navss0_modss_intaggr_1_sys_clk:105,dev_navss0_modss_vd2clk:[91,105,120],dev_navss0_proxy_0_clk_clk:[91,105,120],dev_navss0_pvu_0_clk_clk:120,dev_navss0_pvu_1_clk_clk:120,dev_navss0_ringacc_0_sys_clk:[91,105,120],dev_navss0_spinlock_0_clk:[91,105,120],dev_navss0_tbu_0_clk_clk:[91,105],dev_navss0_tcu_0_clk_clk:105,dev_navss0_timermgr_0_eon_tick_evt:[91,105,120],dev_navss0_timermgr_0_vclk_clk:[91,105,120],dev_navss0_timermgr_1_eon_tick_evt:[91,105,120],dev_navss0_timermgr_1_vclk_clk:[91,105,120],dev_navss0_udmap_0_sys_clk:[91,105,120],dev_navss0_udmass_inta_0_sys_clk:[91,120],dev_navss0_udmass_intaggr_0_sys_clk:105,dev_navss0_udmass_vd2clk:[91,105,120],dev_navss0_virtss_vd2clk:[91,105,120],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:59,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:75,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:59,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:75,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[59,75],dev_pbist0_bus_clk1_clk:[59,75],dev_pbist0_bus_clk2_clk:[59,75],dev_pbist0_bus_clk4_clk:[59,75],dev_pbist0_clk1_clk:91,dev_pbist0_clk2_clk:91,dev_pbist0_clk3_clk:91,dev_pbist0_clk4_clk:91,dev_pbist0_clk5_clk:91,dev_pbist0_clk6_clk:91,dev_pbist0_clk7_clk:91,dev_pbist0_clk8_clk:[31,44,91,120],dev_pbist0_tclk_clk:31,dev_pbist10_clk8_clk:120,dev_pbist11_clk7_clk:120,dev_pbist1_bus_clk1_clk:[59,75],dev_pbist1_bus_clk2_clk:[59,75],dev_pbist1_bus_clk4_clk:[59,75],dev_pbist1_clk1_clk:91,dev_pbist1_clk2_clk:91,dev_pbist1_clk3_clk:91,dev_pbist1_clk4_clk:91,dev_pbist1_clk5_clk:91,dev_pbist1_clk6_clk:91,dev_pbist1_clk7_clk:91,dev_pbist1_clk8_clk:[31,44,91,120],dev_pbist1_tclk_clk:31,dev_pbist2_clk1_clk:91,dev_pbist2_clk2_clk:91,dev_pbist2_clk3_clk:91,dev_pbist2_clk4_clk:91,dev_pbist2_clk5_clk:91,dev_pbist2_clk6_clk:91,dev_pbist2_clk7_clk:91,dev_pbist2_clk8_clk:[44,91,120],dev_pbist3_clk8_clk:[44,120],dev_pbist4_clk8_clk:120,dev_pbist5_clk8_clk:120,dev_pcie0_bus_pcie_cba_clk:[59,75],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[59,75],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[59,75],dev_pcie0_bus_pcie_txi0_clk:[59,75],dev_pcie0_bus_pcie_txr0_clk:[59,75],dev_pcie0_bus_pcie_txr1_clk:[59,75],dev_pcie0_pcie_cba_clk:[44,105],dev_pcie0_pcie_cpts_rclk_clk:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,105],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie0_pcie_lane0_refclk:[44,105],dev_pcie0_pcie_lane0_rxclk:[44,105],dev_pcie0_pcie_lane0_rxfclk:[44,105],dev_pcie0_pcie_lane0_txclk:[44,105],dev_pcie0_pcie_lane0_txfclk:[44,105],dev_pcie0_pcie_lane0_txmclk:[44,105],dev_pcie0_pcie_lane1_refclk:105,dev_pcie0_pcie_lane1_rxclk:105,dev_pcie0_pcie_lane1_rxfclk:105,dev_pcie0_pcie_lane1_txclk:105,dev_pcie0_pcie_lane1_txfclk:105,dev_pcie0_pcie_lane1_txmclk:105,dev_pcie0_pcie_pm_clk:[44,105],dev_pcie1_bus_pcie_cba_clk:[59,75],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[59,75],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[59,75],dev_pcie1_bus_pcie_txi0_clk:[59,75],dev_pcie1_bus_pcie_txr0_clk:[59,75],dev_pcie1_pcie_cba_clk:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[91,105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[105,120],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:120,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:91,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:91,dev_pcie1_pcie_lane0_refclk:[91,105,120],dev_pcie1_pcie_lane0_rxclk:[91,105,120],dev_pcie1_pcie_lane0_rxfclk:[91,105,120],dev_pcie1_pcie_lane0_txclk:[91,105,120],dev_pcie1_pcie_lane0_txfclk:[91,105,120],dev_pcie1_pcie_lane0_txmclk:[91,105,120],dev_pcie1_pcie_lane1_refclk:[91,105,120],dev_pcie1_pcie_lane1_rxclk:[91,105,120],dev_pcie1_pcie_lane1_rxfclk:[91,105,120],dev_pcie1_pcie_lane1_txclk:[91,105,120],dev_pcie1_pcie_lane1_txfclk:[91,105,120],dev_pcie1_pcie_lane1_txmclk:[91,105,120],dev_pcie1_pcie_lane2_refclk:[91,120],dev_pcie1_pcie_lane2_rxclk:[91,120],dev_pcie1_pcie_lane2_rxfclk:[91,120],dev_pcie1_pcie_lane2_txclk:[91,120],dev_pcie1_pcie_lane2_txfclk:[91,120],dev_pcie1_pcie_lane2_txmclk:[91,120],dev_pcie1_pcie_lane3_refclk:[91,120],dev_pcie1_pcie_lane3_rxclk:[91,120],dev_pcie1_pcie_lane3_rxfclk:[91,120],dev_pcie1_pcie_lane3_txclk:[91,120],dev_pcie1_pcie_lane3_txfclk:[91,120],dev_pcie1_pcie_lane3_txmclk:[91,120],dev_pcie1_pcie_pm_clk:[91,105,120],dev_pcie2_pcie_cba_clk:105,dev_pcie2_pcie_cpts_rclk_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie2_pcie_lane0_refclk:105,dev_pcie2_pcie_lane0_rxclk:105,dev_pcie2_pcie_lane0_rxfclk:105,dev_pcie2_pcie_lane0_txclk:105,dev_pcie2_pcie_lane0_txfclk:105,dev_pcie2_pcie_lane0_txmclk:105,dev_pcie2_pcie_lane1_refclk:105,dev_pcie2_pcie_lane1_rxclk:105,dev_pcie2_pcie_lane1_rxfclk:105,dev_pcie2_pcie_lane1_txclk:105,dev_pcie2_pcie_lane1_txfclk:105,dev_pcie2_pcie_lane1_txmclk:105,dev_pcie2_pcie_pm_clk:105,dev_pcie3_pcie_cba_clk:105,dev_pcie3_pcie_cpts_rclk_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:105,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:105,dev_pcie3_pcie_lane0_refclk:105,dev_pcie3_pcie_lane0_rxclk:105,dev_pcie3_pcie_lane0_rxfclk:105,dev_pcie3_pcie_lane0_txclk:105,dev_pcie3_pcie_lane0_txfclk:105,dev_pcie3_pcie_lane0_txmclk:105,dev_pcie3_pcie_lane1_refclk:105,dev_pcie3_pcie_lane1_rxclk:105,dev_pcie3_pcie_lane1_rxfclk:105,dev_pcie3_pcie_lane1_txclk:105,dev_pcie3_pcie_lane1_txfclk:105,dev_pcie3_pcie_lane1_txmclk:105,dev_pcie3_pcie_pm_clk:105,dev_pdma0_bus_vclk:[59,75],dev_pdma1_bus_vclk:[59,75],dev_pdma_debug0_bus_vclk:[59,75],dev_pll_mmr0_bus_vbusp_clk:[59,75],dev_pllctrl0_bus_pll_clkout_clk:[59,75],dev_pllctrl0_bus_pll_refclk_clk:[59,75],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_pllctrl0_bus_vbus_slv_refclk_clk:[59,75],dev_pru_icssg0_bus_core_clk:[59,75],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[59,75],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pru_icssg0_bus_iep_clk:[59,75],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,75],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,75],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:59,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:59,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:59,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:59,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[59,75],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[59,75],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[59,75],dev_pru_icssg0_bus_uclk_clk:[59,75],dev_pru_icssg0_bus_vclk_clk:[59,75],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[59,75],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[59,75],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[59,75],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[59,75],dev_pru_icssg0_core_clk:[44,105],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[44,105],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:44,dev_pru_icssg0_iep_clk:[44,105],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[44,105],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[44,105],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[44,105],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,105],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_pru_icssg0_pr1_mdio_mdclk_o:[44,105],dev_pru_icssg0_pr1_rgmii0_rxc_i:[44,105],dev_pru_icssg0_pr1_rgmii0_txc_i:[44,105],dev_pru_icssg0_pr1_rgmii0_txc_o:[44,105],dev_pru_icssg0_pr1_rgmii1_rxc_i:[44,105],dev_pru_icssg0_pr1_rgmii1_txc_i:[44,105],dev_pru_icssg0_pr1_rgmii1_txc_o:[44,105],dev_pru_icssg0_rgmii_mhz_250_clk:[44,105],dev_pru_icssg0_rgmii_mhz_50_clk:[44,105],dev_pru_icssg0_rgmii_mhz_5_clk:[44,105],dev_pru_icssg0_uclk_clk:[44,105],dev_pru_icssg0_vclk_clk:[44,105],dev_pru_icssg1_bus_core_clk:[59,75],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[59,75],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pru_icssg1_bus_iep_clk:[59,75],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,75],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,75],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:59,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:59,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:59,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:59,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[59,75],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[59,75],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[59,75],dev_pru_icssg1_bus_uclk_clk:[59,75],dev_pru_icssg1_bus_vclk_clk:[59,75],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[59,75],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[59,75],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[59,75],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[59,75],dev_pru_icssg1_core_clk:[44,105],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[44,105],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:44,dev_pru_icssg1_iep_clk:[44,105],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[44,105],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[44,105],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:105,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[44,105],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:105,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:105,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[44,105],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:105,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:44,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:44,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:44,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:105,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:105,dev_pru_icssg1_pr1_mdio_mdclk_o:[44,105],dev_pru_icssg1_pr1_rgmii0_rxc_i:[44,105],dev_pru_icssg1_pr1_rgmii0_txc_i:[44,105],dev_pru_icssg1_pr1_rgmii0_txc_o:[44,105],dev_pru_icssg1_pr1_rgmii1_rxc_i:[44,105],dev_pru_icssg1_pr1_rgmii1_txc_i:[44,105],dev_pru_icssg1_pr1_rgmii1_txc_o:[44,105],dev_pru_icssg1_rgmii_mhz_250_clk:[44,105],dev_pru_icssg1_rgmii_mhz_50_clk:[44,105],dev_pru_icssg1_rgmii_mhz_5_clk:[44,105],dev_pru_icssg1_serdes0_refclk:105,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:105,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:105,dev_pru_icssg1_serdes0_rxclk:105,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:105,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:105,dev_pru_icssg1_serdes0_rxfclk:105,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:105,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:105,dev_pru_icssg1_serdes0_txclk:105,dev_pru_icssg1_serdes0_txfclk:105,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:105,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:105,dev_pru_icssg1_serdes0_txmclk:105,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:105,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:105,dev_pru_icssg1_serdes1_refclk:105,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:105,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:105,dev_pru_icssg1_serdes1_rxclk:105,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:105,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:105,dev_pru_icssg1_serdes1_rxfclk:105,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:105,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:105,dev_pru_icssg1_serdes1_txclk:105,dev_pru_icssg1_serdes1_txfclk:105,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:105,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:105,dev_pru_icssg1_serdes1_txmclk:105,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:105,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:105,dev_pru_icssg1_uclk_clk:[44,105],dev_pru_icssg1_vclk_clk:[44,105],dev_pru_icssg2_bus_core_clk:[59,75],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[59,75],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pru_icssg2_bus_iep_clk:[59,75],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[59,75],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,75],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[59,75],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:59,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:59,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:59,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:59,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[59,75],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[59,75],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[59,75],dev_pru_icssg2_bus_uclk_clk:[59,75],dev_pru_icssg2_bus_vclk_clk:[59,75],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[59,75],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[59,75],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[59,75],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[59,75],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[59,75],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[59,75],dev_psc0_bus_clk:[59,75],dev_psc0_bus_slow_clk:[59,75],dev_psc0_clk:[44,91,105,120],dev_psc0_fw_0_clk:31,dev_psc0_psc_0_clk:31,dev_psc0_psc_0_slow_clk:31,dev_psc0_slow_clk:[44,91,105,120],dev_psramecc0_bus_clk_clk:[59,75],dev_r5fss0_core0_cpu_clk:[31,44,91,105,120],dev_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_r5fss0_core0_interface_clk:[31,44,91,105,120],dev_r5fss0_core0_interface_phas:[91,105],dev_r5fss0_core1_cpu_clk:[44,91,105,120],dev_r5fss0_core1_interface_clk:[44,91,105,120],dev_r5fss0_core1_interface_phas:[91,105],dev_r5fss0_introuter0_intr_clk:105,dev_r5fss1_core0_cpu_clk:[44,105,120],dev_r5fss1_core0_interface_clk:[44,105,120],dev_r5fss1_core0_interface_phas:105,dev_r5fss1_core1_cpu_clk:[44,105,120],dev_r5fss1_core1_interface_clk:[44,105,120],dev_r5fss1_core1_interface_phas:105,dev_r5fss1_introuter0_intr_clk:105,dev_rti0_bus_rti_clk:[59,75],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,75],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_rti0_bus_vbusp_clk:[59,75],dev_rti0_rti_clk:[31,44,91,105,120],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105,120],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105,120],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105,120],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:31,dev_rti0_vbusp_clk:[31,44,91,105,120],dev_rti10_rti_clk:44,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti10_vbusp_clk:44,dev_rti11_rti_clk:44,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti11_vbusp_clk:44,dev_rti15_rti_clk:[31,105,120],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[105,120],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[105,120],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[105,120],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[105,120],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[31,105,120],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:31,dev_rti15_vbusp_clk:[31,105,120],dev_rti16_rti_clk:[105,120],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[105,120],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[105,120],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[105,120],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[105,120],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[105,120],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti16_vbusp_clk:[105,120],dev_rti17_rti_clk:120,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:120,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:120,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:120,dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:120,dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:120,dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:120,dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti17_vbusp_clk:120,dev_rti1_bus_rti_clk:[59,75],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,75],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_rti1_bus_vbusp_clk:[59,75],dev_rti1_rti_clk:[31,44,91,105,120],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105,120],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105,120],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105,120],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:31,dev_rti1_vbusp_clk:[31,44,91,105,120],dev_rti24_rti_clk:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti24_vbusp_clk:105,dev_rti25_rti_clk:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:105,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:105,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:105,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:105,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti25_vbusp_clk:105,dev_rti28_rti_clk:[91,105,120],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105,120],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105,120],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105,120],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti28_vbusp_clk:[91,105,120],dev_rti29_rti_clk:[91,105,120],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[91,105,120],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[91,105,120],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[91,105,120],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:91,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_rti29_vbusp_clk:[91,105,120],dev_rti2_bus_rti_clk:[59,75],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,75],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_rti2_bus_vbusp_clk:[59,75],dev_rti2_rti_clk:31,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:31,dev_rti2_vbusp_clk:31,dev_rti30_rti_clk:[105,120],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[105,120],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[105,120],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[105,120],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[105,120],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[105,120],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti30_vbusp_clk:[105,120],dev_rti31_rti_clk:[105,120],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[105,120],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[105,120],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[105,120],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[105,120],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[105,120],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:105,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:120,dev_rti31_vbusp_clk:[105,120],dev_rti3_bus_rti_clk:[59,75],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[59,75],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[59,75],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[59,75],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_rti3_bus_vbusp_clk:[59,75],dev_rti3_rti_clk:31,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:31,dev_rti3_vbusp_clk:31,dev_rti8_rti_clk:44,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti8_vbusp_clk:44,dev_rti9_rti_clk:44,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:44,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:44,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:44,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_rti9_vbusp_clk:44,dev_sa2_cpsw_psilss0_main_clk:120,dev_sa2_ul0_bus_pka_in_clk:[59,75],dev_sa2_ul0_bus_x1_clk:[59,75],dev_sa2_ul0_bus_x2_clk:[59,75],dev_sa2_ul0_pka_in_clk:[44,105,120],dev_sa2_ul0_x1_clk:[44,105,120],dev_sa2_ul0_x2_clk:[44,105,120],dev_sa3_ss0_dmss_eccaggr_0_x1_clk:31,dev_sa3_ss0_intaggr_0_x1_clk:31,dev_sa3_ss0_pktdma_0_x1_clk:31,dev_sa3_ss0_ringacc_0_x1_clk:31,dev_sa3_ss0_sa_ul_0_pka_in_clk:31,dev_sa3_ss0_sa_ul_0_x1_clk:31,dev_sa3_ss0_sa_ul_0_x2_clk:31,dev_serdes0_bus_clk:[59,75],dev_serdes0_bus_ip2_ln0_txrclk:[59,75],dev_serdes0_bus_ip3_ln0_txrclk:[59,75],dev_serdes0_bus_li_refclk:[59,75],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,75],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,75],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[59,75],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_serdes0_bus_ln0_rxclk:[59,75],dev_serdes0_bus_ln0_txclk:[59,75],dev_serdes0_bus_refclkpn:59,dev_serdes0_bus_refclkpp:59,dev_serdes1_bus_clk:[59,75],dev_serdes1_bus_ip1_ln0_txrclk:[59,75],dev_serdes1_bus_ip2_ln0_txrclk:[59,75],dev_serdes1_bus_ip3_ln0_txrclk:[59,75],dev_serdes1_bus_ln0_rxclk:[59,75],dev_serdes1_bus_ln0_txclk:[59,75],dev_serdes1_bus_refclkpn:59,dev_serdes1_bus_refclkpp:59,dev_serdes1_bus_ri_refclk:[59,75],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[59,75],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[59,75],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[59,75],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_serdes_10g0_clk:[44,105,120],dev_serdes_10g0_cmn_refclk_m:120,dev_serdes_10g0_cmn_refclk_p:120,dev_serdes_10g0_core_ref_clk:[44,105,120],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:44,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[105,120],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[44,105,120],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[44,105,120],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[105,120],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:44,dev_serdes_10g0_ip1_ln0_refclk:[44,105,120],dev_serdes_10g0_ip1_ln0_rxclk:[44,105,120],dev_serdes_10g0_ip1_ln0_rxfclk:[44,105,120],dev_serdes_10g0_ip1_ln0_txclk:[44,105,120],dev_serdes_10g0_ip1_ln0_txfclk:[44,105,120],dev_serdes_10g0_ip1_ln0_txmclk:[44,105,120],dev_serdes_10g0_ip1_ln1_refclk:[105,120],dev_serdes_10g0_ip1_ln1_rxclk:[105,120],dev_serdes_10g0_ip1_ln1_rxfclk:[105,120],dev_serdes_10g0_ip1_ln1_txclk:[105,120],dev_serdes_10g0_ip1_ln1_txfclk:[105,120],dev_serdes_10g0_ip1_ln1_txmclk:[105,120],dev_serdes_10g0_ip1_ln2_refclk:[105,120],dev_serdes_10g0_ip1_ln2_rxclk:[105,120],dev_serdes_10g0_ip1_ln2_rxfclk:[105,120],dev_serdes_10g0_ip1_ln2_txclk:[105,120],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:120,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:120,dev_serdes_10g0_ip1_ln2_txfclk:[105,120],dev_serdes_10g0_ip1_ln2_txmclk:[105,120],dev_serdes_10g0_ip1_ln3_refclk:[105,120],dev_serdes_10g0_ip1_ln3_rxclk:[105,120],dev_serdes_10g0_ip1_ln3_rxfclk:[105,120],dev_serdes_10g0_ip1_ln3_txclk:[105,120],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:120,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:120,dev_serdes_10g0_ip1_ln3_txfclk:[105,120],dev_serdes_10g0_ip1_ln3_txmclk:[105,120],dev_serdes_10g0_ip2_ln0_refclk:[44,120],dev_serdes_10g0_ip2_ln0_rxclk:[44,120],dev_serdes_10g0_ip2_ln0_rxfclk:[44,120],dev_serdes_10g0_ip2_ln0_txclk:[44,120],dev_serdes_10g0_ip2_ln0_txfclk:[44,120],dev_serdes_10g0_ip2_ln0_txmclk:[44,120],dev_serdes_10g0_ip2_ln1_refclk:120,dev_serdes_10g0_ip2_ln1_rxclk:120,dev_serdes_10g0_ip2_ln1_rxfclk:120,dev_serdes_10g0_ip2_ln1_txclk:120,dev_serdes_10g0_ip2_ln1_txfclk:120,dev_serdes_10g0_ip2_ln1_txmclk:120,dev_serdes_10g0_ip2_ln2_refclk:120,dev_serdes_10g0_ip2_ln2_rxclk:120,dev_serdes_10g0_ip2_ln2_rxfclk:120,dev_serdes_10g0_ip2_ln2_txclk:120,dev_serdes_10g0_ip2_ln2_txfclk:120,dev_serdes_10g0_ip2_ln2_txmclk:120,dev_serdes_10g0_ip2_ln3_refclk:120,dev_serdes_10g0_ip2_ln3_rxclk:120,dev_serdes_10g0_ip2_ln3_rxfclk:120,dev_serdes_10g0_ip2_ln3_txclk:120,dev_serdes_10g0_ip2_ln3_txfclk:120,dev_serdes_10g0_ip2_ln3_txmclk:120,dev_serdes_10g0_ip3_ln0_refclk:105,dev_serdes_10g0_ip3_ln0_rxclk:105,dev_serdes_10g0_ip3_ln0_rxfclk:105,dev_serdes_10g0_ip3_ln0_txclk:105,dev_serdes_10g0_ip3_ln0_txfclk:105,dev_serdes_10g0_ip3_ln0_txmclk:105,dev_serdes_10g0_ip3_ln1_refclk:[105,120],dev_serdes_10g0_ip3_ln1_rxclk:[105,120],dev_serdes_10g0_ip3_ln1_rxfclk:[105,120],dev_serdes_10g0_ip3_ln1_txclk:[105,120],dev_serdes_10g0_ip3_ln1_txfclk:[105,120],dev_serdes_10g0_ip3_ln1_txmclk:[105,120],dev_serdes_10g0_ip3_ln2_refclk:105,dev_serdes_10g0_ip3_ln2_rxclk:105,dev_serdes_10g0_ip3_ln2_rxfclk:105,dev_serdes_10g0_ip3_ln2_txclk:105,dev_serdes_10g0_ip3_ln2_txfclk:105,dev_serdes_10g0_ip3_ln2_txmclk:105,dev_serdes_10g0_ip3_ln3_refclk:[105,120],dev_serdes_10g0_ip3_ln3_rxclk:[105,120],dev_serdes_10g0_ip3_ln3_rxfclk:[105,120],dev_serdes_10g0_ip3_ln3_txclk:[105,120],dev_serdes_10g0_ip3_ln3_txfclk:[105,120],dev_serdes_10g0_ip3_ln3_txmclk:[105,120],dev_serdes_10g0_ip4_ln0_refclk:120,dev_serdes_10g0_ip4_ln0_rxclk:120,dev_serdes_10g0_ip4_ln0_rxfclk:120,dev_serdes_10g0_ip4_ln0_txclk:120,dev_serdes_10g0_ip4_ln0_txfclk:120,dev_serdes_10g0_ip4_ln0_txmclk:120,dev_serdes_10g0_ip4_ln1_refclk:120,dev_serdes_10g0_ip4_ln1_rxclk:120,dev_serdes_10g0_ip4_ln1_rxfclk:120,dev_serdes_10g0_ip4_ln1_txclk:120,dev_serdes_10g0_ip4_ln1_txfclk:120,dev_serdes_10g0_ip4_ln1_txmclk:120,dev_serdes_10g0_ip4_ln2_refclk:120,dev_serdes_10g0_ip4_ln2_rxclk:120,dev_serdes_10g0_ip4_ln2_rxfclk:120,dev_serdes_10g0_ip4_ln2_txclk:120,dev_serdes_10g0_ip4_ln2_txfclk:120,dev_serdes_10g0_ip4_ln2_txmclk:120,dev_serdes_10g0_ip4_ln3_refclk:120,dev_serdes_10g0_ip4_ln3_rxclk:120,dev_serdes_10g0_ip4_ln3_rxfclk:120,dev_serdes_10g0_ip4_ln3_txclk:120,dev_serdes_10g0_ip4_ln3_txfclk:120,dev_serdes_10g0_ip4_ln3_txmclk:120,dev_serdes_10g0_ref_out_clk:105,dev_serdes_10g0_tap_tck:120,dev_serdes_10g1_clk:91,dev_serdes_10g1_core_ref_clk:91,dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:91,dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:91,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:91,dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:91,dev_serdes_10g1_ip1_ln0_refclk:91,dev_serdes_10g1_ip1_ln0_rxclk:91,dev_serdes_10g1_ip1_ln0_rxfclk:91,dev_serdes_10g1_ip1_ln0_txclk:91,dev_serdes_10g1_ip1_ln0_txfclk:91,dev_serdes_10g1_ip1_ln0_txmclk:91,dev_serdes_10g1_ip1_ln1_refclk:91,dev_serdes_10g1_ip1_ln1_rxclk:91,dev_serdes_10g1_ip1_ln1_rxfclk:91,dev_serdes_10g1_ip1_ln1_txclk:91,dev_serdes_10g1_ip1_ln1_txfclk:91,dev_serdes_10g1_ip1_ln1_txmclk:91,dev_serdes_10g1_ip1_ln2_refclk:91,dev_serdes_10g1_ip1_ln2_rxclk:91,dev_serdes_10g1_ip1_ln2_rxfclk:91,dev_serdes_10g1_ip1_ln2_txclk:91,dev_serdes_10g1_ip1_ln2_txfclk:91,dev_serdes_10g1_ip1_ln2_txmclk:91,dev_serdes_10g1_ip1_ln3_refclk:91,dev_serdes_10g1_ip1_ln3_rxclk:91,dev_serdes_10g1_ip1_ln3_rxfclk:91,dev_serdes_10g1_ip1_ln3_txclk:91,dev_serdes_10g1_ip1_ln3_txfclk:91,dev_serdes_10g1_ip1_ln3_txmclk:91,dev_serdes_10g1_ip2_ln0_refclk:91,dev_serdes_10g1_ip2_ln0_rxclk:91,dev_serdes_10g1_ip2_ln0_rxfclk:91,dev_serdes_10g1_ip2_ln0_txclk:91,dev_serdes_10g1_ip2_ln0_txfclk:91,dev_serdes_10g1_ip2_ln0_txmclk:91,dev_serdes_10g1_ip2_ln1_refclk:91,dev_serdes_10g1_ip2_ln1_rxclk:91,dev_serdes_10g1_ip2_ln1_rxfclk:91,dev_serdes_10g1_ip2_ln1_txclk:91,dev_serdes_10g1_ip2_ln1_txfclk:91,dev_serdes_10g1_ip2_ln1_txmclk:91,dev_serdes_10g1_ip2_ln2_refclk:91,dev_serdes_10g1_ip2_ln2_rxclk:91,dev_serdes_10g1_ip2_ln2_rxfclk:91,dev_serdes_10g1_ip2_ln2_txclk:91,dev_serdes_10g1_ip2_ln2_txfclk:91,dev_serdes_10g1_ip2_ln2_txmclk:91,dev_serdes_10g1_ip2_ln3_refclk:91,dev_serdes_10g1_ip2_ln3_rxclk:91,dev_serdes_10g1_ip2_ln3_rxfclk:91,dev_serdes_10g1_ip2_ln3_txclk:91,dev_serdes_10g1_ip2_ln3_txfclk:91,dev_serdes_10g1_ip2_ln3_txmclk:91,dev_serdes_10g1_ip3_ln1_refclk:91,dev_serdes_10g1_ip3_ln1_rxclk:91,dev_serdes_10g1_ip3_ln1_rxfclk:91,dev_serdes_10g1_ip3_ln1_txclk:91,dev_serdes_10g1_ip3_ln1_txfclk:91,dev_serdes_10g1_ip3_ln1_txmclk:91,dev_serdes_10g1_ip3_ln3_refclk:91,dev_serdes_10g1_ip3_ln3_rxclk:91,dev_serdes_10g1_ip3_ln3_rxfclk:91,dev_serdes_10g1_ip3_ln3_txclk:91,dev_serdes_10g1_ip3_ln3_txfclk:91,dev_serdes_10g1_ip3_ln3_txmclk:91,dev_serdes_16g0_clk:105,dev_serdes_16g0_cmn_refclk1_m:105,dev_serdes_16g0_cmn_refclk1_p:105,dev_serdes_16g0_core_ref1_clk:105,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g0_core_ref_clk:105,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g0_ip1_ln0_refclk:105,dev_serdes_16g0_ip1_ln0_rxclk:105,dev_serdes_16g0_ip1_ln0_rxfclk:105,dev_serdes_16g0_ip1_ln0_txclk:105,dev_serdes_16g0_ip1_ln0_txfclk:105,dev_serdes_16g0_ip1_ln0_txmclk:105,dev_serdes_16g0_ip1_ln1_refclk:105,dev_serdes_16g0_ip1_ln1_rxclk:105,dev_serdes_16g0_ip1_ln1_rxfclk:105,dev_serdes_16g0_ip1_ln1_txclk:105,dev_serdes_16g0_ip1_ln1_txfclk:105,dev_serdes_16g0_ip1_ln1_txmclk:105,dev_serdes_16g0_ip2_ln0_refclk:105,dev_serdes_16g0_ip2_ln0_rxclk:105,dev_serdes_16g0_ip2_ln0_rxfclk:105,dev_serdes_16g0_ip2_ln0_txclk:105,dev_serdes_16g0_ip2_ln0_txfclk:105,dev_serdes_16g0_ip2_ln0_txmclk:105,dev_serdes_16g0_ip2_ln1_refclk:105,dev_serdes_16g0_ip2_ln1_rxclk:105,dev_serdes_16g0_ip2_ln1_rxfclk:105,dev_serdes_16g0_ip2_ln1_txclk:105,dev_serdes_16g0_ip2_ln1_txfclk:105,dev_serdes_16g0_ip2_ln1_txmclk:105,dev_serdes_16g0_ip3_ln1_refclk:105,dev_serdes_16g0_ip3_ln1_rxclk:105,dev_serdes_16g0_ip3_ln1_rxfclk:105,dev_serdes_16g0_ip3_ln1_txclk:105,dev_serdes_16g0_ip3_ln1_txfclk:105,dev_serdes_16g0_ip3_ln1_txmclk:105,dev_serdes_16g0_ref1_out_clk:105,dev_serdes_16g0_ref_der_out_clk:105,dev_serdes_16g0_ref_out_clk:105,dev_serdes_16g1_clk:105,dev_serdes_16g1_cmn_refclk1_m:105,dev_serdes_16g1_cmn_refclk1_p:105,dev_serdes_16g1_core_ref1_clk:105,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g1_core_ref_clk:105,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g1_ip1_ln0_refclk:105,dev_serdes_16g1_ip1_ln0_rxclk:105,dev_serdes_16g1_ip1_ln0_rxfclk:105,dev_serdes_16g1_ip1_ln0_txclk:105,dev_serdes_16g1_ip1_ln0_txfclk:105,dev_serdes_16g1_ip1_ln0_txmclk:105,dev_serdes_16g1_ip1_ln1_refclk:105,dev_serdes_16g1_ip1_ln1_rxclk:105,dev_serdes_16g1_ip1_ln1_rxfclk:105,dev_serdes_16g1_ip1_ln1_txclk:105,dev_serdes_16g1_ip1_ln1_txfclk:105,dev_serdes_16g1_ip1_ln1_txmclk:105,dev_serdes_16g1_ip2_ln0_refclk:105,dev_serdes_16g1_ip2_ln0_rxclk:105,dev_serdes_16g1_ip2_ln0_rxfclk:105,dev_serdes_16g1_ip2_ln0_txclk:105,dev_serdes_16g1_ip2_ln0_txfclk:105,dev_serdes_16g1_ip2_ln0_txmclk:105,dev_serdes_16g1_ip2_ln1_refclk:105,dev_serdes_16g1_ip2_ln1_rxclk:105,dev_serdes_16g1_ip2_ln1_rxfclk:105,dev_serdes_16g1_ip2_ln1_txclk:105,dev_serdes_16g1_ip2_ln1_txfclk:105,dev_serdes_16g1_ip2_ln1_txmclk:105,dev_serdes_16g1_ip3_ln1_refclk:105,dev_serdes_16g1_ip3_ln1_rxclk:105,dev_serdes_16g1_ip3_ln1_rxfclk:105,dev_serdes_16g1_ip3_ln1_txclk:105,dev_serdes_16g1_ip3_ln1_txfclk:105,dev_serdes_16g1_ip3_ln1_txmclk:105,dev_serdes_16g1_ip4_ln0_refclk:105,dev_serdes_16g1_ip4_ln0_rxclk:105,dev_serdes_16g1_ip4_ln0_rxfclk:105,dev_serdes_16g1_ip4_ln0_txclk:105,dev_serdes_16g1_ip4_ln0_txfclk:105,dev_serdes_16g1_ip4_ln0_txmclk:105,dev_serdes_16g1_ip4_ln1_refclk:105,dev_serdes_16g1_ip4_ln1_rxclk:105,dev_serdes_16g1_ip4_ln1_rxfclk:105,dev_serdes_16g1_ip4_ln1_txclk:105,dev_serdes_16g1_ip4_ln1_txfclk:105,dev_serdes_16g1_ip4_ln1_txmclk:105,dev_serdes_16g1_ref1_out_clk:105,dev_serdes_16g1_ref_der_out_clk:105,dev_serdes_16g1_ref_out_clk:105,dev_serdes_16g2_clk:105,dev_serdes_16g2_cmn_refclk1_m:105,dev_serdes_16g2_cmn_refclk1_p:105,dev_serdes_16g2_core_ref1_clk:105,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g2_core_ref_clk:105,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g2_ip2_ln0_refclk:105,dev_serdes_16g2_ip2_ln0_rxclk:105,dev_serdes_16g2_ip2_ln0_rxfclk:105,dev_serdes_16g2_ip2_ln0_txclk:105,dev_serdes_16g2_ip2_ln0_txfclk:105,dev_serdes_16g2_ip2_ln0_txmclk:105,dev_serdes_16g2_ip2_ln1_refclk:105,dev_serdes_16g2_ip2_ln1_rxclk:105,dev_serdes_16g2_ip2_ln1_rxfclk:105,dev_serdes_16g2_ip2_ln1_txclk:105,dev_serdes_16g2_ip2_ln1_txfclk:105,dev_serdes_16g2_ip2_ln1_txmclk:105,dev_serdes_16g2_ip3_ln1_refclk:105,dev_serdes_16g2_ip3_ln1_rxclk:105,dev_serdes_16g2_ip3_ln1_rxfclk:105,dev_serdes_16g2_ip3_ln1_txclk:105,dev_serdes_16g2_ip3_ln1_txfclk:105,dev_serdes_16g2_ip3_ln1_txmclk:105,dev_serdes_16g2_ip4_ln0_refclk:105,dev_serdes_16g2_ip4_ln0_rxclk:105,dev_serdes_16g2_ip4_ln0_rxfclk:105,dev_serdes_16g2_ip4_ln0_txclk:105,dev_serdes_16g2_ip4_ln0_txfclk:105,dev_serdes_16g2_ip4_ln0_txmclk:105,dev_serdes_16g2_ip4_ln1_refclk:105,dev_serdes_16g2_ip4_ln1_rxclk:105,dev_serdes_16g2_ip4_ln1_rxfclk:105,dev_serdes_16g2_ip4_ln1_txclk:105,dev_serdes_16g2_ip4_ln1_txfclk:105,dev_serdes_16g2_ip4_ln1_txmclk:105,dev_serdes_16g2_ref1_out_clk:105,dev_serdes_16g2_ref_der_out_clk:105,dev_serdes_16g2_ref_out_clk:105,dev_serdes_16g3_clk:105,dev_serdes_16g3_cmn_refclk1_m:105,dev_serdes_16g3_cmn_refclk1_p:105,dev_serdes_16g3_core_ref1_clk:105,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g3_core_ref_clk:105,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:105,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:105,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:105,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:105,dev_serdes_16g3_ip2_ln0_refclk:105,dev_serdes_16g3_ip2_ln0_rxclk:105,dev_serdes_16g3_ip2_ln0_rxfclk:105,dev_serdes_16g3_ip2_ln0_txclk:105,dev_serdes_16g3_ip2_ln0_txfclk:105,dev_serdes_16g3_ip2_ln0_txmclk:105,dev_serdes_16g3_ip2_ln1_refclk:105,dev_serdes_16g3_ip2_ln1_rxclk:105,dev_serdes_16g3_ip2_ln1_rxfclk:105,dev_serdes_16g3_ip2_ln1_txclk:105,dev_serdes_16g3_ip2_ln1_txfclk:105,dev_serdes_16g3_ip2_ln1_txmclk:105,dev_serdes_16g3_ip3_ln1_refclk:105,dev_serdes_16g3_ip3_ln1_rxclk:105,dev_serdes_16g3_ip3_ln1_rxfclk:105,dev_serdes_16g3_ip3_ln1_txclk:105,dev_serdes_16g3_ip3_ln1_txfclk:105,dev_serdes_16g3_ip3_ln1_txmclk:105,dev_serdes_16g3_ref1_out_clk:105,dev_serdes_16g3_ref_der_out_clk:105,dev_serdes_16g3_ref_out_clk:105,dev_spinlock0_vclk_clk:[31,44],dev_stm0_atb_clk:[31,44,91,105,120],dev_stm0_bus_atb_clk:[59,75],dev_stm0_bus_core_clk:[59,75],dev_stm0_bus_vbusp_clk:[59,75],dev_stm0_core_clk:[31,44,91,105,120],dev_stm0_vbusp_clk:[31,44,91,105,120],dev_timer0_bus_timer_hclk_clk:[59,75],dev_timer0_bus_timer_tclk_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer0_timer_hclk_clk:[31,44,91,105,120],dev_timer0_timer_pwm:[31,44,91,105,120],dev_timer0_timer_tclk_clk:[31,44,91,105,120],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105,120],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105,120],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer10_bus_timer_hclk_clk:[59,75],dev_timer10_bus_timer_tclk_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer10_timer_hclk_clk:[44,91,105,120],dev_timer10_timer_pwm:[44,91,105,120],dev_timer10_timer_tclk_clk:[44,91,105,120],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[44,91,105,120],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105,120],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[44,91,105,120],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[44,91,105,120],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timer11_bus_timer_hclk_clk:[59,75],dev_timer11_bus_timer_tclk_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer11_clksel_vd_clk:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer11_timer_hclk_clk:[44,91,105,120],dev_timer11_timer_pwm:44,dev_timer11_timer_tclk_clk:[44,91,105,120],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:44,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:44,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[91,105,120],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:44,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[91,105,120],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timer12_timer_hclk_clk:[91,105,120],dev_timer12_timer_pwm:[91,105,120],dev_timer12_timer_tclk_clk:[91,105,120],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105,120],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105,120],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105,120],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer13_clksel_vd_clk:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer13_timer_hclk_clk:[91,105,120],dev_timer13_timer_tclk_clk:[91,105,120],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[91,105,120],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[91,105,120],dev_timer14_timer_hclk_clk:[91,105,120],dev_timer14_timer_pwm:[91,105,120],dev_timer14_timer_tclk_clk:[91,105,120],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105,120],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105,120],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105,120],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105,120],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer15_clksel_vd_clk:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer15_timer_hclk_clk:[91,105,120],dev_timer15_timer_tclk_clk:[91,105,120],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[91,105,120],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[91,105,120],dev_timer16_timer_hclk_clk:[91,105,120],dev_timer16_timer_pwm:[91,105,120],dev_timer16_timer_tclk_clk:[91,105,120],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:120,dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:120,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer17_clksel_vd_clk:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer17_timer_hclk_clk:[91,105,120],dev_timer17_timer_tclk_clk:[91,105,120],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[91,105,120],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:120,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[91,105],dev_timer18_timer_hclk_clk:[91,105,120],dev_timer18_timer_pwm:[91,105,120],dev_timer18_timer_tclk_clk:[91,105,120],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:120,dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:120,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer19_clksel_vd_clk:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer19_timer_hclk_clk:[91,105,120],dev_timer19_timer_tclk_clk:[91,105,120],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[91,105,120],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:120,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[91,105],dev_timer1_bus_timer_hclk_clk:[59,75],dev_timer1_bus_timer_tclk_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer1_clksel_vd_clk:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer1_timer_hclk_clk:[31,44,91,105,120],dev_timer1_timer_pwm:[31,44],dev_timer1_timer_tclk_clk:[31,44,91,105,120],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[91,105,120],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[91,105,120],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer2_bus_timer_hclk_clk:[59,75],dev_timer2_bus_timer_tclk_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer2_timer_hclk_clk:[31,44,91,105,120],dev_timer2_timer_pwm:[31,44,91,105,120],dev_timer2_timer_tclk_clk:[31,44,91,105,120],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105,120],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105,120],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer3_bus_timer_hclk_clk:[59,75],dev_timer3_bus_timer_tclk_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer3_clksel_vd_clk:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer3_timer_hclk_clk:[31,44,91,105,120],dev_timer3_timer_pwm:[31,44],dev_timer3_timer_tclk_clk:[31,44,91,105,120],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[91,105,120],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[91,105,120],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer4_bus_timer_hclk_clk:[59,75],dev_timer4_bus_timer_tclk_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer4_timer_hclk_clk:[31,44,91,105,120],dev_timer4_timer_pwm:[31,44,91,105,120],dev_timer4_timer_tclk_clk:[31,44,91,105,120],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105,120],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105,120],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer5_bus_timer_hclk_clk:[59,75],dev_timer5_bus_timer_tclk_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer5_clksel_vd_clk:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer5_timer_hclk_clk:[31,44,91,105,120],dev_timer5_timer_pwm:[31,44],dev_timer5_timer_tclk_clk:[31,44,91,105,120],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[91,105,120],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[91,105,120],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer6_bus_timer_hclk_clk:[59,75],dev_timer6_bus_timer_tclk_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer6_timer_hclk_clk:[31,44,91,105,120],dev_timer6_timer_pwm:[31,44,91,105,120],dev_timer6_timer_tclk_clk:[31,44,91,105,120],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44,91,105,120],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44,91,105,120],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44,91,105,120],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer7_bus_timer_hclk_clk:[59,75],dev_timer7_bus_timer_tclk_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer7_clksel_vd_clk:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer7_timer_hclk_clk:[31,44,91,105,120],dev_timer7_timer_pwm:[31,44],dev_timer7_timer_tclk_clk:[31,44,91,105,120],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[31,44],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[31,44],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[31,44],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[31,44],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[31,44],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[91,105,120],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[31,44],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[31,44],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[31,44],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[91,105,120],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[31,44],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[31,44],dev_timer8_bus_timer_hclk_clk:[59,75],dev_timer8_bus_timer_tclk_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer8_timer_hclk_clk:[44,91,105,120],dev_timer8_timer_pwm:[44,91,105,120],dev_timer8_timer_tclk_clk:[44,91,105,120],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[44,91,105,120],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[44,91,105,120],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[44,91,105,120],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:120,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[44,91,105,120],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[105,120],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[91,120],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[44,91,105,120],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105,120],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:120,dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:120,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:120,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105,120],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:120,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timer9_bus_timer_hclk_clk:[59,75],dev_timer9_bus_timer_tclk_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[59,75],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[59,75],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[59,75],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[59,75],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[59,75],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[59,75],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[59,75],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[59,75],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[59,75],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[59,75],dev_timer9_clksel_vd_clk:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[91,105],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:91,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:91,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:105,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[91,105],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:105,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:91,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:105,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:105,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[91,105],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[91,105],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[91,105],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:105,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:91,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:91,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:91,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:105,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:105,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[91,105],dev_timer9_timer_hclk_clk:[44,91,105,120],dev_timer9_timer_pwm:44,dev_timer9_timer_tclk_clk:[44,91,105,120],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:44,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:44,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:44,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:44,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:44,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:44,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[91,105,120],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:44,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:44,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:44,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:44,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:44,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[91,105,120],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:44,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:44,dev_timermgr0_vclk_clk:44,dev_timesync_event_introuter0_intr_clk:44,dev_timesync_event_router0_intr_clk:31,dev_timesync_intrtr0_bus_intr_clk:[59,75],dev_timesync_intrtr0_intr_clk:[105,120],dev_uart0_bus_fclk_clk:[59,75],dev_uart0_bus_vbusp_clk:[59,75],dev_uart0_fclk_clk:[31,44,91,105,120],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[31,44],dev_uart0_vbusp_clk:[31,44,91,105,120],dev_uart1_bus_fclk_clk:[59,75],dev_uart1_bus_vbusp_clk:[59,75],dev_uart1_fclk_clk:[31,44,91,105,120],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[31,44],dev_uart1_vbusp_clk:[31,44,91,105,120],dev_uart2_bus_fclk_clk:[59,75],dev_uart2_bus_vbusp_clk:[59,75],dev_uart2_fclk_clk:[31,44,91,105,120],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[31,44],dev_uart2_vbusp_clk:[31,44,91,105,120],dev_uart3_fclk_clk:[31,44,91,105,120],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[31,44],dev_uart3_vbusp_clk:[31,44,91,105,120],dev_uart4_fclk_clk:[31,44,91,105,120],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[31,44],dev_uart4_vbusp_clk:[31,44,91,105,120],dev_uart5_fclk_clk:[31,44,91,105,120],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[31,44],dev_uart5_vbusp_clk:[31,44,91,105,120],dev_uart6_fclk_clk:[31,44,91,105,120],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[31,44],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[31,44],dev_uart6_vbusp_clk:[31,44,91,105,120],dev_uart7_fclk_clk:[91,105,120],dev_uart7_vbusp_clk:[91,105,120],dev_uart8_fclk_clk:[91,105,120],dev_uart8_vbusp_clk:[91,105,120],dev_uart9_fclk_clk:[91,105,120],dev_uart9_vbusp_clk:[91,105,120],dev_ufs0_ufshci_hclk_clk:105,dev_ufs0_ufshci_mclk_clk:105,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:105,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:105,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:105,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:105,dev_ufs0_ufshci_mphy_refclk:105,dev_usb0_aclk_clk:[44,91,105,120],dev_usb0_buf_clk:[91,105,120],dev_usb0_bus_clk:31,dev_usb0_cfg_clk:31,dev_usb0_clk_lpm_clk:[44,91,105,120],dev_usb0_pclk_clk:[44,91,105,120],dev_usb0_pipe_refclk:[44,91,105,120],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:105,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:105,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:120,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:120,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:91,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:91,dev_usb0_pipe_rxclk:[44,91,105,120],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:105,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:105,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:120,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:120,dev_usb0_pipe_rxfclk:[44,91,105,120],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:105,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:105,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:120,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:120,dev_usb0_pipe_txclk:[44,91,105,120],dev_usb0_pipe_txfclk:[44,91,105,120],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:105,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:105,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:120,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:120,dev_usb0_pipe_txmclk:[44,91,105,120],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:105,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:105,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:120,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:120,dev_usb0_usb2_apb_pclk_clk:[31,44,91,105,120],dev_usb0_usb2_refclock_clk:[31,44,91,105,120],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[91,105,120],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[31,44,91,105,120],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:44,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:31,dev_usb0_usb2_tap_tck:[31,120],dev_usb1_aclk_clk:105,dev_usb1_buf_clk:105,dev_usb1_bus_clk:31,dev_usb1_cfg_clk:31,dev_usb1_clk_lpm_clk:105,dev_usb1_pclk_clk:105,dev_usb1_pipe_refclk:105,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:105,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:105,dev_usb1_pipe_rxclk:105,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:105,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:105,dev_usb1_pipe_rxfclk:105,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:105,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:105,dev_usb1_pipe_txclk:105,dev_usb1_pipe_txfclk:105,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:105,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:105,dev_usb1_pipe_txmclk:105,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:105,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:105,dev_usb1_usb2_apb_pclk_clk:[31,105],dev_usb1_usb2_refclock_clk:[31,105],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:105,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[31,105],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:31,dev_usb1_usb2_tap_tck:31,dev_usb3ss0_bus_bus_clk:[59,75],dev_usb3ss0_bus_hsic_clk_clk:[59,75],dev_usb3ss0_bus_phy2_refclk960m_clk:[59,75],dev_usb3ss0_bus_pipe3_txb_clk:[59,75],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:59,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:75,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[59,75],dev_usb3ss0_bus_ref_clk:[59,75],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[59,75],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:59,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:75,dev_usb3ss0_bus_susp_clk:[59,75],dev_usb3ss0_bus_utmi_clk_clk:[59,75],dev_usb3ss1_bus_bus_clk:[59,75],dev_usb3ss1_bus_hsic_clk_clk:[59,75],dev_usb3ss1_bus_phy2_refclk960m_clk:[59,75],dev_usb3ss1_bus_pipe3_txb_clk:[59,75],dev_usb3ss1_bus_ref_clk:[59,75],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[59,75],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:59,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:75,dev_usb3ss1_bus_susp_clk:[59,75],dev_usb3ss1_bus_utmi_clk_clk:[59,75],dev_vpac0_clk:105,dev_vpac0_ldc0_clk_clk:120,dev_vpac0_main_clk:120,dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:120,dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:120,dev_vpac0_msc_clk:120,dev_vpac0_nf_clk_clk:120,dev_vpac0_pll_dco_clk:105,dev_vpac0_psil_leaf_clk:120,dev_vpac0_viss0_clk_clk:120,dev_vpfe0_ccd_pclk_clk:105,dev_vpfe0_vpfe_clk:105,dev_vtm0_fix_ref2_clk:44,dev_vtm0_fix_ref_clk:44,dev_vtm0_vbusp_clk:44,dev_vusr_dual0_v0_clk:120,dev_vusr_dual0_v0_rxfl_clk:120,dev_vusr_dual0_v0_rxpm_clk:120,dev_vusr_dual0_v0_txfl_clk:120,dev_vusr_dual0_v0_txpm_clk:120,dev_vusr_dual0_v1_clk:120,dev_vusr_dual0_v1_rxfl_clk:120,dev_vusr_dual0_v1_rxpm_clk:120,dev_vusr_dual0_v1_txfl_clk:120,dev_vusr_dual0_v1_txpm_clk:120,dev_vusr_dual0_vusrx_ln0_refclk:120,dev_vusr_dual0_vusrx_ln0_rxclk:120,dev_vusr_dual0_vusrx_ln0_rxfclk:120,dev_vusr_dual0_vusrx_ln0_txclk:120,dev_vusr_dual0_vusrx_ln0_txfclk:120,dev_vusr_dual0_vusrx_ln0_txmclk:120,dev_vusr_dual0_vusrx_ln1_refclk:120,dev_vusr_dual0_vusrx_ln1_rxclk:120,dev_vusr_dual0_vusrx_ln1_rxfclk:120,dev_vusr_dual0_vusrx_ln1_txclk:120,dev_vusr_dual0_vusrx_ln1_txfclk:120,dev_vusr_dual0_vusrx_ln1_txmclk:120,dev_vusr_dual0_vusrx_ln2_refclk:120,dev_vusr_dual0_vusrx_ln2_rxclk:120,dev_vusr_dual0_vusrx_ln2_rxfclk:120,dev_vusr_dual0_vusrx_ln2_txclk:120,dev_vusr_dual0_vusrx_ln2_txfclk:120,dev_vusr_dual0_vusrx_ln2_txmclk:120,dev_vusr_dual0_vusrx_ln3_refclk:120,dev_vusr_dual0_vusrx_ln3_rxclk:120,dev_vusr_dual0_vusrx_ln3_rxfclk:120,dev_vusr_dual0_vusrx_ln3_txclk:120,dev_vusr_dual0_vusrx_ln3_txfclk:120,dev_vusr_dual0_vusrx_ln3_txmclk:120,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[59,75],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[59,75],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[59,75],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[59,75],dev_wkup_ddpa0_ddpa_clk:[91,105,120],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:31,dev_wkup_dmsc0_bus_dap_clk:59,dev_wkup_dmsc0_bus_ext_clk:59,dev_wkup_dmsc0_bus_func_32k_rc_clk:59,dev_wkup_dmsc0_bus_func_32k_rt_clk:59,dev_wkup_dmsc0_bus_func_mosc_clk:59,dev_wkup_dmsc0_bus_sec_efc_fclk:59,dev_wkup_dmsc0_bus_vbus_clk:59,dev_wkup_ecc_aggr0_bus_aggr_clk:[59,75],dev_wkup_esm0_bus_clk:[59,75],dev_wkup_esm0_clk:[31,91,105,120],dev_wkup_gpio0_bus_mmr_clk:[59,75],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[59,75],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[59,75],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[59,75],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[59,75],dev_wkup_gpio0_mmr_clk:[91,105,120],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:91,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:91,dev_wkup_gpio1_mmr_clk:[91,105,120],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:91,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:91,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:91,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:91,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[59,75],dev_wkup_gpiomux_intrtr0_intr_clk:[105,120],dev_wkup_gtc0_gtc_clk:31,dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:31,dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:31,dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:31,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:31,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:31,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:31,dev_wkup_gtc0_vbusp_clk:31,dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_i2c0_bus_clk:[59,75],dev_wkup_i2c0_bus_piscl:59,dev_wkup_i2c0_bus_pisys_clk:[59,75],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[59,75],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_wkup_i2c0_clk:[31,91,105,120],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_i2c0_piscl:[31,91,105,120],dev_wkup_i2c0_pisys_clk:[31,91,105,120],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[105,120],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[105,120],dev_wkup_i2c0_porscl:[31,91,105,120],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:120,dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:120,dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:120,dev_wkup_mcu_gpiomux_introuter0_intr_clk:31,dev_wkup_pbist0_clk8_clk:31,dev_wkup_pllctrl0_bus_pll_clkout_clk:[59,75],dev_wkup_pllctrl0_bus_pll_refclk_clk:[59,75],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[59,75],dev_wkup_porz_sync0_clk_12m_rc_clk:[91,105,120],dev_wkup_psc0_bus_clk:[59,75],dev_wkup_psc0_bus_slow_clk:[59,75],dev_wkup_psc0_clk:[31,91,105,120],dev_wkup_psc0_slow_clk:[31,91,105,120],dev_wkup_rtcss0_ana_osc32k_clk:31,dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:31,dev_wkup_rtcss0_vclk_clk:31,dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_rti0_rti_clk:31,dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:31,dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:31,dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:31,dev_wkup_rti0_vbusp_clk:31,dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_timer0_timer_hclk_clk:31,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_timer0_timer_tclk_clk:31,dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:31,dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:31,dev_wkup_timer1_timer_hclk_clk:31,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_timer1_timer_tclk_clk:31,dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:31,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:31,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:31,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:31,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:31,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:31,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:31,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:31,dev_wkup_uart0_bus_fclk_clk:[59,75],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:59,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[59,75],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:75,dev_wkup_uart0_bus_vbusp_clk:[59,75],dev_wkup_uart0_fclk_clk:[31,91,105,120],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[91,105,120],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:120,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[91,105],dev_wkup_uart0_vbusp_clk:[31,91,105,120],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_vtm0_bus_fix_ref_clk:[59,75],dev_wkup_vtm0_bus_vbusp_clk:[59,75],dev_wkup_vtm0_fix_ref2_clk:[31,91,105,120],dev_wkup_vtm0_fix_ref_clk:[31,91,105,120],dev_wkup_vtm0_vbusp_clk:[31,91,105,120],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:31,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:31,dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:91,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:91,dev_wkup_wakeup0_wkup_rcosc_32k_clk:91,develop:[24,144],devgrp:[24,25,26,27,30],devgrp_00:[43,58,74,89,104,118,132,133],devgrp_01:[43,58,74,89,104,118,132,133],devgrp_02:133,devgrp_03:133,devgrp_04:133,devgrp_05:133,devgrp_06:133,devgrp_al:133,devgrp_boardcfg:30,devgrp_devic:30,devgrp_t:[23,25,26,27,133],devgrp_valid:30,devic:[4,5,7,8,9,10,11,12,13,14,15,17,19,20,21,23,24,27,30,34,41,48,55,56,64,71,72,79,86,87,90,95,102,109,116,123,130,135,137,139,141,142,145,146],device_id:[5,30],device_off:30,device_on:30,devstat:[25,36,50,66,81,97,111,125],diagram:[0,2,138,145],did:135,dies:13,differ:[0,2,5,11,20,21,23,24,25,26,34,36,48,50,64,66,79,81,95,97,109,111,123,125,134,135,136,137,138,140],differenti:[2,135,137],direct:[31,42,44,57,59,73,75,88,91,103,105,117,120,131,137,142],directli:[2,8,11,12,134],directori:[21,144],dirstring_typ:[21,140,141,144],disabl:[5,6,8,10,12,13,21,23,30,137,144,145],disable_main_nav_secure_proxi:23,discard:[11,20],discoveri:26,discuss:[23,133],dispc_intr_req_0:[65,80],dispc_intr_req_1:[65,80],disregard:2,distinct:144,distinguish:[13,21,140,144],distinguished_nam:[21,140,141,144],distribut:[2,145],div2:13,div3:13,div4:13,divid:[5,11,13,25],dkek:27,dkek_allowed_host:27,dkek_config:27,dm2dmsc:[95,103,109,117],dm2tif:[34,42,123,131],dma:[0,2,12,90,134],dma_event_intr:[65,80,96,110,124],dma_pvu0_exp_intr:96,dmass0_bcdma_0:[33,35,40,46,49,54],dmass0_pktdma_0:[33,40,46,54],dmass0_ringacc_0:[40,54],dmsc2dm:[95,103,109,117],dmsc:[0,3,9,11,13,16,20,24,26,27,32,45,46,47,48,49,53,54,60,61,63,64,65,68,69,70,76,77,78,79,80,83,84,85,92,93,94,95,96,99,100,101,106,107,108,109,110,113,114,115,121,134,140,145],document:[0,13,14,15,17,19,20,22,26,27,31,36,42,44,50,57,59,66,73,75,81,88,91,97,103,105,111,117,120,125,131,133,134,135,136,137,138,140,141,143,144,145,146],doe:[0,3,5,7,8,12,13,21,24,26,27,38,52,133,134,136,137,140,142,144],doesn:141,domain:[0,6,7,8,43,58,74,89,90,104,118,132,133,139,146],domgrp:119,domgrp_00:[119,135],domgrp_01:[119,135],domgrp_02:135,domgrp_03:135,domgrp_04:135,domgrp_05:135,domgrp_06:135,domgrp_compat:[7,119,135],domgrp_t:[7,135],don:[6,12,133],done:[5,13,36,50,66,81,97,111,125,134,137,141],doorbel:11,doubl:[23,140,141],down:[13,133],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[21,140,144],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:144,driven:0,driver:[5,6,8,10,25,26,30],dru:26,dsi_0_func_intr:[110,124],dsp:[0,6],dss0:36,dss1:36,dss:[66,81,111,125],dss_inst0_dispc_func_irq_proc0:[110,124],dss_inst0_dispc_func_irq_proc1:[110,124],dss_inst0_dispc_safety_error_irq_proc0:[110,124],dss_inst0_dispc_safety_error_irq_proc1:[110,124],dss_inst0_dispc_secure_irq_proc0:[110,124],dss_inst0_dispc_secure_irq_proc1:[110,124],dst_host_irq:8,dst_id:8,dst_thread:10,dual:[13,18,26,30,140],due:[2,5,6,12,13,23,26,30,134,136,138],dump:137,durat:13,dure:[12,13,21,24,26,30,36,43,50,56,58,66,72,74,81,87,89,97,104,111,118,125,132,133,136,144,145],each:[0,2,5,8,11,13,16,20,21,23,24,25,26,27,30,33,39,40,46,47,53,54,61,63,69,70,77,78,84,85,93,94,100,101,107,108,114,115,122,128,129,133,134,135,136,137,138,142,144],earli:[30,135],earlier:[0,133],earliest:30,early_can:135,eas:[31,44,59,75,91,105,120],easili:[30,136],eavesdropp:142,ecap_int:[65,80,96,110,124],ecc:[0,142],ecc_intr_err_pend:110,ecdsa:140,edit:26,editor:144,effect:[27,30,133,144],effici:[0,135],efus:[0,15,17,18,21,30,134,136,138,140,141,144],egress:142,einval:5,either:[2,11,13,17],el2:[34,48],element:[8,11,23,24,26,27],elm_porocpsinterrupt_lvl:[65,80,96,110,124],els:[5,21,141],elsiz:11,emailaddress:[21,140,141,144],embed:24,emmcsdss_intr:[65,80,96,110,124],emmcss_intr:[96,110,124],emploi:24,empti:[3,5,6,7,13,23,25,26,27],emu_ctrl:12,emu_ctrl_fre:12,emu_ctrl_soft:12,emul:12,emupack:144,enabl:[0,2,3,5,6,8,10,11,12,13,15,19,21,23,25,27,30,137,138,142,144],enable_saul_psil_global_config_writ:27,enc:[21,140],enc_aes_kei:140,enc_bmpk_signed_aes_kei:140,enc_smpk_signed_aes_kei:140,encod:[11,13,18,21,24,26,134,141,144],encrypt:[14,17,23,25,26,27,134,136,140],end:[0,3,5,21,26,30,47,63,78,94,108,133,140,144,145],end_address:16,endian:[13,21,144],enforc:[13,27,136,138,140,142,143,144],engin:[0,134,142],enodev:5,ensur:[0,5,21,23,25,26,27,138,145],entir:[119,133],entiti:[0,5,6,10,13,23,26,27,34,41,42,48,55,57,64,71,73,79,86,88,95,102,103,109,116,117,123,130,131,137],entitl:0,entri:[11,12,18,26,41,55,71,86,102,116,130,136,145],enumer:[2,18,21,25,26,31,44,59,75,91,105,120],eoe:[12,65,80,96,110,124],epwm_etint:[65,80,96,110,124],epwm_synco_o:[35,49],epwm_tripzint:[65,80,96,110,124],eqep_int:[65,80,96,110,124],equal:[5,10,133,144],equival:[0,7],eras:14,err_level:110,errataid:11,error:[7,9,11,12,26,30,35,42,49,57,65,73,80,88,96,103,110,117,124,131,140],esd:26,esm_int_cfg_lvl:110,esm_int_hi_lvl:110,esm_int_low_lvl:110,esm_pls_event0:[35,49,65,80,96,110,124],esm_pls_event1:[35,49,65,80,96,110,124],esm_pls_event2:[35,49,65,80,96,110,124],especi:30,essenti:[3,5,6,7,13,23,25,26,27],establish:[13,138],etc:[0,13,30,133,137],evalu:5,even:[2,11,12,27,34,48,64,79,95,109,123,133,134,136,144],event:[0,7,8,9,11,12,13,25,26,30],event_pend_intr:[65,80,96,110,124],everi:[0,13,26,137],everyon:[47,63,78,94,108],everyth:133,evm:144,evnt_pend:[96,110,124],exact:[23,36,50,66,81,97,111,125],exactli:23,exampl:[2,3,6,17,21,23,24,25,26,133,135,137,141,142],exceed:5,except:[3,13,137,145],exchang:6,exclus:[0,6,30,133,138],exclusive_busi:30,exclusive_devic:30,exe:144,execut:[0,5,8,11,13,30,136,144],exist:[9,10,11,12,25,26],exit:[26,144],exp_intr:[65,80,124],expans:[9,10],expect:[2,13,23,25,26,133,136,140,144],explain:13,explicitli:[25,26,138],expon:30,expos:134,ext:[17,21,140],ext_boot_info:24,ext_otp:[21,140],extboot_boardcfg_desc:24,extboot_boardcfg_num_field:24,extboot_boardcfg_pm_pres:24,extboot_boardcfg_pm_valid:24,extboot_boardcfg_pres:24,extboot_boardcfg_rm_pres:24,extboot_boardcfg_rm_valid:24,extboot_boardcfg_security_pres:24,extboot_boardcfg_security_valid:24,extboot_boardcfg_valid:24,extboot_pres:24,extboot_statu:[3,24],extboot_valid:24,extboot_x509_comp:24,extboot_x509_t:24,extend:[0,3,4,5,12,18,23,24,30,90,139,146],extended_ch_typ:12,extens:[2,17,18,19,20,24,138,140,143],extern:[5,12,20,25],extra:5,extract:[19,136],extrem:[3,13,26],fact:6,factor:23,factori:[134,136,140],fail:[5,6,13,16,17,20,21,22,24,25,26,30],failur:[2,5,13,16,17,26,30],fals:[15,26,47,63,78,94,108],famili:[0,5,6,13,21,26,136,137,142,144,146],familiar:[133,134],faq:[139,146],far:[3,8],fashion:144,fast:[13,30],faster:[26,74,89,104,118,132],fault:[21,23],favour:137,fdepth:[12,30],fdq0:30,fdq1:30,fdq2:30,fdq3:30,featur:[0,2,5,23,26,27,142,145],fed:134,fek:[17,140],fenc:[23,26],fetch:[3,12,30],few:[0,21],field:[2,5,6,8,10,13,14,16,17,19,20,23,24,26,27,30,133,134,135,136,138,145],fieldvalid:21,fifo:12,figur:[0,138,140],file:[26,144],fill:[19,20,21,140,144],filter:30,finalstatu:5,find:[5,8,144],finer:5,firewal:[0,2,3,4,8,9,10,11,12,23,26,27,30,90,134,139,140,142,144,145,146],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,139,140,141,142,143,145,146],first:[2,13,25,26,27,133,143,144],fix:[23,25,26,27,136,138],flag:[5,6,7,25,26,27,43,58,74,89,104,118,119,132,134,144],flagsvalid:21,flat:27,flexbl:[19,20],flexibl:138,flow:[5,26,30,65,80,96,110,124,133,138,143],flow_index:12,flow_start:12,flowid_cnt:12,flowid_start:12,flush:13,fly:8,focu:135,folder:144,follow:[0,2,3,6,8,11,12,13,16,20,21,23,24,25,26,27,30,31,36,44,50,56,59,66,72,75,81,87,91,97,105,111,120,125,133,134,135,137,138,140,141,142,143,144],forc:13,form:[26,47,63,78,94,108,141],format:[0,2,10,13,17,18,19,20,21,23,25,26,27,28,133,135,137,140,141,144,146],formula:11,forwar:0,forward:[0,5],found:[5,21,26,30,137,140,144],foundat:24,foundpar:5,four:144,fraction:[23,36,50,66,81,97,111,125],fragment:135,framework:21,free:[0,8,12,13,145],freed:[8,10],freeli:142,freq:[5,36,50,66,81,97,111,125],freq_hz:5,frequenc:[2,25,30,36,50,66,81,97,111,125],from:[0,2,3,5,6,7,8,10,11,12,13,15,16,17,18,19,20,21,23,24,25,26,27,30,31,36,44,47,50,59,63,66,75,78,81,91,94,97,105,108,111,120,125,134,135,136,137,138,140,141,142,143,144,145],ftbool:[23,27],full:[3,5,6,7,13,21,23,25,26,27,133,138,142,144],fulli:10,fundament:13,further:[20,42,57,73,88,103,117,131,133,136,142,144],fuse:140,futur:[2,9,10,17,21,23,27,30,140],fwl:137,fwl_id:16,gain:142,gcfg:[12,30],gen_ign_bootvector:13,gen_level:110,gener:[0,6,8,11,12,14,16,17,22,26,30,43,58,74,89,104,118,119,132,133,134,135,136,138,140,142,144,146],generic_debug:30,generic_ipc:54,get:[2,3,5,6,12,18,25,30,133],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:13,get_processor_control:13,get_processor_wake_reason:13,get_reset_cfg:30,getuid:144,gevt:[35,49,65,80,96,110,124],gic500ss_main_0:[73,88],gic_output_waker_gic_pwr0_wake_request:110,gic_spi_64:103,gic_spi_65:103,gic_spi_66:103,gic_spi_67:103,gic_spi_68:103,gic_spi_69:103,gic_spi_70:103,gic_spi_71:103,gic_spi_72:103,gic_spi_73:103,gicss0:57,gicss0_common_0:42,give:[2,5,9,13,36,50,66,81,97,111,125,141],given:[0,5,17,25,133,134],glitch:[13,25],global:[8,11,30],global_ev:8,global_soft_lock:15,goe:[2,13],going:13,gpio:[26,35,49,65,80],gpio_bank:[35,49,65,80,96,110,124],gpmc_sinterrupt:[65,80,96,110,124],gpu:[34,42,111,125],gpu_0:[63,64,73,78,79,88,108,109,117,123,131],gpu_1:[64,73,79,88],gpu_irq:[65,80],gpu_pwrctrl_req:124,gqe843yqv0sag:[21,140,144],grant:[8,11,12],granular:[13,30,31,44,59,75,91,105,120,136],greater:[5,10,11,12,26],group:[23,24,27,30,90,139,146],gtc_push_ev:[35,49,65,80,96,110,124],guarante:[5,26,30],guid:[0,13,26,47,63,78,94,108,140,142],guidanc:[133,135],guidelin:26,had:[0,13],halt:13,hand:[13,22,145],handl:[0,6,7,8,12,13,21,30,47,63,78,94,108],handler:[25,26,30],handov:[4,139,146],handover_msg_send:27,handover_processor:13,handover_to_host_id:[27,145],handshak:6,happen:[2,144],hard:13,hardwar:[0,3,5,6,7,12,13,15,20,133,134,137],has:[0,2,5,6,13,15,20,21,22,24,26,27,30,31,44,59,75,91,105,120,133,134,136,137,138,140,141,142,145],hash:[21,30,138,140,141,143,144],have:[0,2,3,5,6,8,10,12,13,21,23,24,26,27,30,31,43,44,47,58,59,63,74,75,78,89,91,94,104,105,108,118,120,132,134,135,136,137,140,142,144],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,24,25,26,27,134,137],help:[13,24,26,137,141,144],henc:13,henceforth:0,here:[13,21,27,31,44,59,75,91,105,120,133,138,140],heterogen:0,hex:[21,137,140,141,144],hexadecim:144,hfosc:[25,36,50,66,81,97,111,125],hierarchi:23,high:[2,3,11,12,23,25,27,133,138,141,142,144],high_prior:[73,88,103,117,131],higher:[13,17,18,144],highli:23,highlight:0,his:[21,144],hit:13,hlo:[8,133],hold:[5,13],holder:[21,140,144],hole:23,home:[26,144],hop:8,host:[0,2,3,5,6,7,8,9,10,11,12,13,16,18,22,23,25,26,30,33,35,37,40,42,46,47,49,51,54,57,61,63,65,67,68,70,73,77,78,80,82,83,85,88,90,93,94,96,98,99,101,103,107,108,110,112,113,115,117,122,124,126,127,129,131,134,136,142,144,145],host_cfg:26,host_cfg_entri:26,host_hierarchi:27,host_hierarchy_entri:27,host_id:[13,26,27,37,51,67,82,98,112,126],host_id_al:[26,64,79],host_perm:27,host_system_error:[96,110,124],how:[0,6,12,13,21,23,25,26,27,30,136,138,142,144],howev:[0,2,6,11,13,20,23,25,26,30,31,44,59,75,91,105,120,138,140,145],hpb_intr:110,hsdiv0:[36,50,97,111,125],hsdiv1:[36,50,66,81,97,111,125],hsdiv2:[36,50,66,81,97,111,125],hsdiv3:[36,50,66,81,97,111,125],hsdiv4:[36,50,66,81,97,111,125],hsdiv5:[36,50,97,111,125],hsdiv6:[36,50,97,111,125],hsdiv7:[36,50,97,111,125],hsdiv8:[36,50,97,111,125],hsm:[0,24,123,131],html:26,http:[21,26],huge:30,human:[3,30],hw_read_lock:15,hw_write_lock:15,hyp:[34,48],hypervisor:11,hypothet:[5,13],i00_lvl:[65,80],i01_lvl:[65,80],i02_lvl:[65,80],i03_lvl:[65,80],i04_lvl:[65,80],i05_lvl:[65,80],i06_lvl:[65,80],i07_lvl:[65,80],i08_lvl:[65,80],i09_lvl:[65,80],i10_lvl:[65,80],i11_lvl:[65,80],i12_lvl:[65,80],i13_lvl:[65,80],i14_lvl:[65,80],i15_lvl:[65,80],i2023:11,i2c:133,i3c__int:[96,110],ia_global_ev:30,ia_id:8,ia_vint:30,ia_vint_status_bit:30,icss:[6,64,79],icssg0_rx:[53,69,84],icssg0_tx:[53,69,84],icssg1_rx:[53,69,84],icssg1_tx:[53,69,84],icssg2_rx:[69,84],icssg2_tx:[69,84],icssg:[34,48,63,78,109],icssg_0:[34,42,48,57,64,73,79,88,109,117],icssg_0_rx_chan:[46,54],icssg_0_tx_chan:[46,54],icssg_1:[64,73,79,88],icssg_1_rx_chan:[46,54],icssg_1_tx_chan:[46,54],icssg_2:[64,73,79,88],identif:[34,42,48,57,64,73,79,88,95,103,109,117,123,131,133,135],identifi:[2,5,6,13,19,21,25,26,30,47,63,78,90,94,108,119,134,135,137,144],ids:[30,137],iec:21,ignor:[5,6,11,12,15,27,30,134,144],illustr:140,imag:[3,17,28,138,143,146],image_addr_hi:17,image_addr_lo:17,image_address_hi:13,image_address_lo:13,image_integr:141,image_s:13,images:[21,141],immedi:[23,30],impact:[0,13,30,133],implement:[0,2,3,5,6,7,8,11,13,23,25,26,27,31,44,59,75,91,105,120,137],impli:[13,25,31,44,47,59,63,75,78,91,94,105,108,120,133,136],improv:138,in_intr:[65,80,96,110,124],inact:[21,23],inc:141,includ:[0,2,5,6,8,12,21,24,133,137,144,145],inclus:26,incom:[31,44,59,75,91,105,120],increas:[11,133,138,143],increment:144,indefinit:142,independ:[0,3,6,13,27,136,138],index:[8,9,10,11,12,15,16,21,26,30,33,35,40,46,49,54,61,65,68,70,77,80,83,85,93,96,99,101,107,110,113,115,122,124,127,129,140,141],indic:[2,3,5,6,12,13,15,16,17,20,21,22,24,27,30,34,48,64,79,95,109,123,133,144],individu:[6,9,11,12,24,36,50,66,81,97,111,125,136,140,144],infifo_level:110,info:[3,12,16,24,30],inform:[0,3,5,6,8,9,10,11,12,13,14,15,17,18,19,21,22,24,26,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,140,144,145],infrastructur:3,ingress:142,ingroup_level:110,init:[30,36,43,50,58,66,74,81,89,97,104,111,118,125,132],init_err:[65,80],initalvector:21,initi:[2,3,5,13,21,27,30,43,58,74,89,104,118,132,134,137,138,140,143,145],initialvector:[21,138],inlin:26,inline_sort:26,inner:24,input:[5,8,11,12,14,17,24,25,26,30,31,33,36,39,40,44,46,50,53,54,59,61,66,68,69,70,75,77,81,83,84,85,91,93,97,99,100,101,105,107,111,113,114,115,120,122,125,127,128,129,134,135,140,143],insecur:23,insert:2,insid:[30,134,144],instal:144,instanc:[13,14,25,26,133,135,142],instead:[5,21,26,133,134,136,138,140,141,143],instrument:[0,4,141,144,146],insur:6,int_cal_l:[65,80],intact:2,intaggr_levi_pend:[35,49,96,110,124],intaggr_vintr_pend:[65,80,96,110,124],integ:[18,21,140,141,144],integ_check:2,integr:[0,17,23,24,26,27,138,143],intend:[3,27,34,48,64,79,95,109,123],intent:[2,16],intention:23,interact:[0,2,3,13],interchang:0,interconnect:[21,47,63,78,94,108,137],interest:[5,30,133],interfac:[0,4,13,19,30,35,49,65,80,96,110,124,134,137,146],intern:[5,8,11,12,13,16,17,24,26,47,63,78,94,108,145],interpret:[0,2,5,12,21,30,146],interrupt:[0,2,8,13,30,90],intial:24,intiti:21,intput:26,intr:[35,49,65,80,96,110,124],intr_224:[103,117,131],intr_225:[103,117,131],intr_226:[103,117,131],intr_227:[103,117,131],intr_64:[42,57,103,117,131],intr_65:[42,57,103,117,131],intr_66:[57,103,117,131],intr_67:[42,57,103,117,131],intr_69:103,intr_70:[103,117,131],intr_71:[103,117,131],intr_72:[103,117,131],intr_73:[103,117,131],intr_74:[103,117,131],intr_75:[117,131],intr_done_level:[65,80,96,110,124],intr_pend:[65,80,96,110,124],intr_spi:[65,80,96,110,124],intr_wwd:110,intrins:141,introduc:[0,133,137],introduct:146,invalid:[5,12,15,17,21,23,26,30,65,80,96,110,124,133],invalid_st:30,invas:[13,21,144],invoc:13,invok:[6,13,25,133,134,135,145],involv:[13,20,25,26],invovl:13,io_pvu0_exp_intr:96,io_tbu0_ras_intr:110,ir_input:30,ir_inst:26,ir_output:30,iram:145,irbit:144,irq:[4,6,11,12,30,42,57,73,88,96,103,110,117,124,131,137],irq_dst_host_irq:30,irq_dst_id:30,irq_global_ev:30,irq_ia_id:30,irq_ia_init:30,irq_ia_map_vint:30,irq_ia_oes_get:30,irq_ia_oes_set:30,irq_ia_unmap_vint:30,irq_init:30,irq_ir_cfg:30,irq_ir_clr:30,irq_ir_init:30,irq_releaes_respons:8,irq_releas:[8,30],irq_secondary_host:30,irq_set:[8,30],irq_set_respons:8,irq_src_id:30,irq_src_index:30,irq_vint:30,irq_vint_status_bit_index:30,irrespect:136,isc:[11,145],islana:[34,48],island:[0,34,48,64,79,95,109,123],iso:21,isol:[6,23,25,27],issu:[5,7,30,134],iter:[11,13],iterationcnt:[21,138],itm:[23,30],its:[2,5,9,11,12,13,21,24,134,141,142,144],itself:[0,13,24,142],itu:21,j7200:[13,24,30,141,146],j7200_dev_a72ss0_core0:[91,92,104],j7200_dev_a72ss0_core0_0:[91,92,104],j7200_dev_a72ss0_core0_1:[91,92,104],j7200_dev_atl0:[91,92,104],j7200_dev_board0:[91,92,104],j7200_dev_cmpevent_intrtr0:[91,92,96,102,104],j7200_dev_compute_cluster0:[91,92,104],j7200_dev_compute_cluster0_cfg_wrap:[92,104],j7200_dev_compute_cluster0_clec:[92,104],j7200_dev_compute_cluster0_core_cor:[92,104],j7200_dev_compute_cluster0_debug_wrap:[92,104],j7200_dev_compute_cluster0_divh2_divh0:[92,104],j7200_dev_compute_cluster0_divp_tft0:[92,104],j7200_dev_compute_cluster0_dmsc_wrap:[92,104],j7200_dev_compute_cluster0_en_msmc_domain:[92,104],j7200_dev_compute_cluster0_gic500ss:[92,96,104],j7200_dev_compute_cluster0_pbist_wrap:[91,92,104],j7200_dev_cpsw0:[91,92,96,104],j7200_dev_cpsw_tx_rgmii0:[91,92,104],j7200_dev_cpt2_aggr0:[91,92,104],j7200_dev_cpt2_aggr1:[91,92,104],j7200_dev_cpt2_aggr2:[91,92,104],j7200_dev_cpt2_aggr3:[91,92,104],j7200_dev_dcc0:[91,92,96,104],j7200_dev_dcc1:[91,92,96,104],j7200_dev_dcc2:[91,92,96,104],j7200_dev_dcc3:[91,92,96,104],j7200_dev_dcc4:[91,92,96,104],j7200_dev_dcc5:[91,92,96,104],j7200_dev_dcc6:[91,92,96,104],j7200_dev_ddr0:[91,92,96,104],j7200_dev_debugss_wrap0:[91,92,104],j7200_dev_ecap0:[91,92,96,104],j7200_dev_ecap1:[91,92,96,104],j7200_dev_ecap2:[91,92,96,104],j7200_dev_ehrpwm0:[91,92,96,104],j7200_dev_ehrpwm1:[91,92,96,104],j7200_dev_ehrpwm2:[91,92,96,104],j7200_dev_ehrpwm3:[91,92,96,104],j7200_dev_ehrpwm4:[91,92,96,104],j7200_dev_ehrpwm5:[91,92,96,104],j7200_dev_elm0:[91,92,96,104],j7200_dev_emif_data_0_vd:[92,104],j7200_dev_eqep0:[91,92,96,104],j7200_dev_eqep1:[91,92,96,104],j7200_dev_eqep2:[91,92,96,104],j7200_dev_esm0:[91,92,96,104],j7200_dev_ffi_main_infra_cbass_vd:[92,104],j7200_dev_ffi_main_ip_cbass_vd:[92,104],j7200_dev_ffi_main_rc_cbass_vd:[92,104],j7200_dev_gpio0:[91,92,96,104],j7200_dev_gpio2:[91,92,96,104],j7200_dev_gpio4:[91,92,96,104],j7200_dev_gpio6:[91,92,96,104],j7200_dev_gpiomux_intrtr0:[91,92,96,102,104],j7200_dev_gpmc0:[91,92,96,104],j7200_dev_gtc0:[91,92,96,104],j7200_dev_i2c0:[91,92,96,104],j7200_dev_i2c1:[91,92,96,104],j7200_dev_i2c2:[91,92,96,104],j7200_dev_i2c3:[91,92,96,104],j7200_dev_i2c4:[91,92,96,104],j7200_dev_i2c5:[91,92,96,104],j7200_dev_i2c6:[91,92,96,104],j7200_dev_i3c0:[91,92,96,104],j7200_dev_led0:[91,92,104],j7200_dev_main0:[92,104],j7200_dev_main2mcu_lvl_intrtr0:[92,96,102,104],j7200_dev_main2mcu_pls_intrtr0:[92,96,102,104],j7200_dev_main2wkupmcu_vd:[92,104],j7200_dev_mcan0:[91,92,96,104],j7200_dev_mcan10:[91,92,96,104],j7200_dev_mcan11:[91,92,96,104],j7200_dev_mcan12:[91,92,96,104],j7200_dev_mcan13:[91,92,96,104],j7200_dev_mcan14:[91,92,96,104],j7200_dev_mcan15:[91,92,96,104],j7200_dev_mcan16:[91,92,96,104],j7200_dev_mcan17:[91,92,96,104],j7200_dev_mcan1:[91,92,96,104],j7200_dev_mcan2:[91,92,96,104],j7200_dev_mcan3:[91,92,96,104],j7200_dev_mcan4:[91,92,96,104],j7200_dev_mcan5:[91,92,96,104],j7200_dev_mcan6:[91,92,96,104],j7200_dev_mcan7:[91,92,96,104],j7200_dev_mcan8:[91,92,96,104],j7200_dev_mcan9:[91,92,96,104],j7200_dev_mcasp0:[91,92,96,104],j7200_dev_mcasp1:[91,92,96,104],j7200_dev_mcasp2:[91,92,96,104],j7200_dev_mcspi0:[91,92,96,104],j7200_dev_mcspi1:[91,92,96,104],j7200_dev_mcspi2:[91,92,96,104],j7200_dev_mcspi3:[91,92,96,104],j7200_dev_mcspi4:[91,92,96,104],j7200_dev_mcspi5:[91,92,96,104],j7200_dev_mcspi6:[91,92,96,104],j7200_dev_mcspi7:[91,92,96,104],j7200_dev_mcu_adc0:[91,92,104],j7200_dev_mcu_adc1:[91,92,104],j7200_dev_mcu_cpsw0:[91,92,96,104],j7200_dev_mcu_cpt2_aggr0:[91,92,104],j7200_dev_mcu_dcc0:[91,92,104],j7200_dev_mcu_dcc1:[91,92,104],j7200_dev_mcu_dcc2:[91,92,104],j7200_dev_mcu_esm0:[91,92,104],j7200_dev_mcu_fss0:[92,104],j7200_dev_mcu_fss0_fsas_0:[91,92,104],j7200_dev_mcu_fss0_hyperbus1p0_0:[91,92,104],j7200_dev_mcu_fss0_ospi_0:[91,92,104],j7200_dev_mcu_fss0_ospi_1:[91,92,104],j7200_dev_mcu_i2c0:[91,92,104],j7200_dev_mcu_i2c1:[91,92,104],j7200_dev_mcu_i3c0:[91,92,104],j7200_dev_mcu_i3c1:[91,92,104],j7200_dev_mcu_mcan0:[91,92,104],j7200_dev_mcu_mcan1:[91,92,104],j7200_dev_mcu_mcspi0:[91,92,104],j7200_dev_mcu_mcspi1:[91,92,104],j7200_dev_mcu_mcspi2:[91,92,104],j7200_dev_mcu_navss0:[92,100,104],j7200_dev_mcu_navss0_intr_0:[91,92,96,102,104],j7200_dev_mcu_navss0_mcrc_0:[91,92,96,104],j7200_dev_mcu_navss0_modss:[91,92,104],j7200_dev_mcu_navss0_proxy0:[91,92,99,102,104],j7200_dev_mcu_navss0_ringacc0:[91,92,96,101,102,104],j7200_dev_mcu_navss0_udmap_0:[91,92,93,96,102,104],j7200_dev_mcu_navss0_udmass:[91,92,104],j7200_dev_mcu_navss0_udmass_inta_0:[91,92,96,102,104],j7200_dev_mcu_pbist0:[91,92,104],j7200_dev_mcu_pbist1:[91,92,104],j7200_dev_mcu_pbist2:[91,92,104],j7200_dev_mcu_r5fss0:[92,104],j7200_dev_mcu_r5fss0_core0:[91,92,96,104],j7200_dev_mcu_r5fss0_core1:[91,92,96,104],j7200_dev_mcu_rti0:[91,92,104],j7200_dev_mcu_rti1:[91,92,104],j7200_dev_mcu_sa2_ul0:[91,92,104],j7200_dev_mcu_timer0:[91,92,104],j7200_dev_mcu_timer1:[91,92,104],j7200_dev_mcu_timer1_clksel_vd:[91,92,104],j7200_dev_mcu_timer2:[91,92,104],j7200_dev_mcu_timer3:[91,92,104],j7200_dev_mcu_timer3_clksel_vd:[91,92,104],j7200_dev_mcu_timer4:[91,92,104],j7200_dev_mcu_timer5:[91,92,104],j7200_dev_mcu_timer5_clksel_vd:[91,92,104],j7200_dev_mcu_timer6:[91,92,104],j7200_dev_mcu_timer7:[91,92,104],j7200_dev_mcu_timer7_clksel_vd:[91,92,104],j7200_dev_mcu_timer8:[91,92,104],j7200_dev_mcu_timer9:[91,92,104],j7200_dev_mcu_timer9_clksel_vd:[91,92,104],j7200_dev_mcu_uart0:[91,92,104],j7200_dev_mmcsd0:[91,92,96,104],j7200_dev_mmcsd1:[91,92,96,104],j7200_dev_navss0:[91,92,96,100,104],j7200_dev_navss0_cpts_0:[91,92,96,104],j7200_dev_navss0_dti_0:[91,92,104],j7200_dev_navss0_intr_router_0:[91,92,96,102,104],j7200_dev_navss0_mailbox_0:[91,92,96,104],j7200_dev_navss0_mailbox_10:[91,92,96,104],j7200_dev_navss0_mailbox_11:[91,92,96,104],j7200_dev_navss0_mailbox_1:[91,92,96,104],j7200_dev_navss0_mailbox_2:[91,92,96,104],j7200_dev_navss0_mailbox_3:[91,92,96,104],j7200_dev_navss0_mailbox_4:[91,92,96,104],j7200_dev_navss0_mailbox_5:[91,92,96,104],j7200_dev_navss0_mailbox_6:[91,92,96,104],j7200_dev_navss0_mailbox_7:[91,92,96,104],j7200_dev_navss0_mailbox_8:[91,92,96,104],j7200_dev_navss0_mailbox_9:[91,92,96,104],j7200_dev_navss0_mcrc_0:[91,92,96,104],j7200_dev_navss0_modss:[91,92,104],j7200_dev_navss0_modss_inta_0:[91,92,96,102,104],j7200_dev_navss0_modss_inta_1:[91,92,96,102,104],j7200_dev_navss0_proxy_0:[91,92,99,102,104],j7200_dev_navss0_ringacc_0:[91,92,96,101,102,104],j7200_dev_navss0_spinlock_0:[91,92,104],j7200_dev_navss0_tbu_0:[91,92,104],j7200_dev_navss0_timermgr_0:[91,92,104],j7200_dev_navss0_timermgr_1:[91,92,104],j7200_dev_navss0_udmap_0:[91,92,93,96,102,104],j7200_dev_navss0_udmass:[91,92,104],j7200_dev_navss0_udmass_inta_0:[91,92,96,102,104],j7200_dev_navss0_virtss:[91,92,96,104],j7200_dev_pbist0:[91,92,104],j7200_dev_pbist1:[91,92,104],j7200_dev_pbist2:[91,92,104],j7200_dev_pcie1:[91,92,96,104],j7200_dev_psc0:[91,92,104],j7200_dev_r5fss0:[92,104],j7200_dev_r5fss0_core0:[91,92,96,104],j7200_dev_r5fss0_core1:[91,92,96,104],j7200_dev_rti0:[91,92,104],j7200_dev_rti1:[91,92,104],j7200_dev_rti28:[91,92,104],j7200_dev_rti29:[91,92,104],j7200_dev_serdes_10g1:[91,92,104],j7200_dev_stm0:[91,92,104],j7200_dev_timer0:[91,92,96,104],j7200_dev_timer10:[91,92,96,104],j7200_dev_timer11:[91,92,96,104],j7200_dev_timer11_clksel_vd:[91,92,104],j7200_dev_timer12:[91,92,96,104],j7200_dev_timer13:[91,92,96,104],j7200_dev_timer13_clksel_vd:[91,92,104],j7200_dev_timer14:[91,92,96,104],j7200_dev_timer15:[91,92,96,104],j7200_dev_timer15_clksel_vd:[91,92,104],j7200_dev_timer16:[91,92,96,104],j7200_dev_timer17:[91,92,96,104],j7200_dev_timer17_clksel_vd:[91,92,104],j7200_dev_timer18:[91,92,96,104],j7200_dev_timer19:[91,92,96,104],j7200_dev_timer19_clksel_vd:[91,92,104],j7200_dev_timer1:[91,92,96,104],j7200_dev_timer1_clksel_vd:[91,92,104],j7200_dev_timer2:[91,92,96,104],j7200_dev_timer3:[91,92,96,104],j7200_dev_timer3_clksel_vd:[91,92,104],j7200_dev_timer4:[91,92,96,104],j7200_dev_timer5:[91,92,96,104],j7200_dev_timer5_clksel_vd:[91,92,104],j7200_dev_timer6:[91,92,96,104],j7200_dev_timer7:[91,92,96,104],j7200_dev_timer7_clksel_vd:[91,92,104],j7200_dev_timer8:[91,92,96,104],j7200_dev_timer9:[91,92,96,104],j7200_dev_timer9_clksel_vd:[91,92,104],j7200_dev_timesync_intrtr0:[92,96,102,104],j7200_dev_uart0:[91,92,96,104],j7200_dev_uart1:[91,92,96,104],j7200_dev_uart2:[91,92,96,104],j7200_dev_uart3:[91,92,96,104],j7200_dev_uart4:[91,92,96,104],j7200_dev_uart5:[91,92,96,104],j7200_dev_uart6:[91,92,96,104],j7200_dev_uart7:[91,92,96,104],j7200_dev_uart8:[91,92,96,104],j7200_dev_uart9:[91,92,96,104],j7200_dev_usb0:[91,92,96,104],j7200_dev_wkup_ddpa0:[91,92,104],j7200_dev_wkup_dmsc0:[92,104],j7200_dev_wkup_esm0:[91,92,96,104],j7200_dev_wkup_gpio0:[91,92,96,104],j7200_dev_wkup_gpio1:[91,92,96,104],j7200_dev_wkup_gpiomux_intrtr0:[92,96,102,104],j7200_dev_wkup_i2c0:[91,92,104],j7200_dev_wkup_porz_sync0:[91,92,104],j7200_dev_wkup_psc0:[91,92,104],j7200_dev_wkup_uart0:[91,92,104],j7200_dev_wkup_vtm0:[91,92,104],j7200_dev_wkup_wakeup0:[91,92,104],j7200_dev_wkupmcu2main_vd:[92,104],j721e:[13,26,30,138,141,142,146],j721e_dev_a72ss0:[105,106,118],j721e_dev_a72ss0_core0:[105,106,118],j721e_dev_a72ss0_core1:[105,106,118],j721e_dev_aasrc0:[105,106,110,118],j721e_dev_ascpcie_buffer0:[105,106,118],j721e_dev_ascpcie_buffer1:[105,106,118],j721e_dev_atl0:[105,106,118],j721e_dev_board0:[105,106,118],j721e_dev_c66ss0:[106,118],j721e_dev_c66ss0_core0:[105,106,110,118],j721e_dev_c66ss0_introuter0:[105,106,110,116,118],j721e_dev_c66ss0_pbist0:[106,118],j721e_dev_c66ss1:[106,118],j721e_dev_c66ss1_core0:[105,106,110,118],j721e_dev_c66ss1_introuter0:[105,106,110,116,118],j721e_dev_c66ss1_pbist0:[106,118],j721e_dev_c71ss0:[105,106,118],j721e_dev_c71ss0_mma:[105,106,118],j721e_dev_c71x_0_pbist_vd:[106,118],j721e_dev_cmpevent_intrtr0:[105,106,110,116,118],j721e_dev_compute_cluster0:[106,110,118],j721e_dev_compute_cluster0_cfg_wrap:[105,106,118],j721e_dev_compute_cluster0_clec:[105,106,110,118],j721e_dev_compute_cluster0_core_cor:[105,106,118],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[105,106,118],j721e_dev_compute_cluster0_debug_wrap:[105,106,118],j721e_dev_compute_cluster0_divh2_divh0:[106,118],j721e_dev_compute_cluster0_divp_tft0:[106,118],j721e_dev_compute_cluster0_dmsc_wrap:[105,106,118],j721e_dev_compute_cluster0_en_msmc_domain:[105,106,118],j721e_dev_compute_cluster0_gic500ss:[105,106,110,118],j721e_dev_compute_cluster0_pbist_wrap:[105,106,118],j721e_dev_cpsw0:[105,106,110,118],j721e_dev_cpt2_aggr0:[105,106,118],j721e_dev_cpt2_aggr1:[105,106,118],j721e_dev_cpt2_aggr2:[105,106,118],j721e_dev_csi_psilss0:[105,106,118],j721e_dev_csi_rx_if0:[105,106,110,118],j721e_dev_csi_rx_if1:[105,106,110,118],j721e_dev_csi_tx_if0:[105,106,110,118],j721e_dev_dcc0:[105,106,110,118],j721e_dev_dcc10:[105,106,110,118],j721e_dev_dcc11:[105,106,110,118],j721e_dev_dcc12:[105,106,110,118],j721e_dev_dcc1:[105,106,110,118],j721e_dev_dcc2:[105,106,110,118],j721e_dev_dcc3:[105,106,110,118],j721e_dev_dcc4:[105,106,110,118],j721e_dev_dcc5:[105,106,110,118],j721e_dev_dcc6:[105,106,110,118],j721e_dev_dcc7:[105,106,110,118],j721e_dev_dcc8:[105,106,110,118],j721e_dev_dcc9:[105,106,110,118],j721e_dev_ddr0:[105,106,110,118],j721e_dev_debugss_wrap0:[105,106,118],j721e_dev_decoder0:[105,106,110,118],j721e_dev_dmpac0:[105,106,118],j721e_dev_dmpac0_sde_0:[105,106,118],j721e_dev_dphy_rx0:[105,106,118],j721e_dev_dphy_rx1:[105,106,118],j721e_dev_dphy_tx0:[105,106,118],j721e_dev_dss0:[105,106,110,118],j721e_dev_dss_dsi0:[105,106,110,118],j721e_dev_dss_edp0:[105,106,110,118],j721e_dev_ecap0:[105,106,110,118],j721e_dev_ecap1:[105,106,110,118],j721e_dev_ecap2:[105,106,110,118],j721e_dev_ehrpwm0:[105,106,110,118],j721e_dev_ehrpwm1:[105,106,110,118],j721e_dev_ehrpwm2:[105,106,110,118],j721e_dev_ehrpwm3:[105,106,110,118],j721e_dev_ehrpwm4:[105,106,110,118],j721e_dev_ehrpwm5:[105,106,110,118],j721e_dev_elm0:[105,106,110,118],j721e_dev_emif_data_0_vd:[106,118],j721e_dev_encoder0:[105,106,110,118],j721e_dev_eqep0:[105,106,110,118],j721e_dev_eqep1:[105,106,110,118],j721e_dev_eqep2:[105,106,110,118],j721e_dev_esm0:[105,106,110,118],j721e_dev_gpio0:[105,106,110,118],j721e_dev_gpio1:[105,106,110,118],j721e_dev_gpio2:[105,106,110,118],j721e_dev_gpio3:[105,106,110,118],j721e_dev_gpio4:[105,106,110,118],j721e_dev_gpio5:[105,106,110,118],j721e_dev_gpio6:[105,106,110,118],j721e_dev_gpio7:[105,106,110,118],j721e_dev_gpiomux_intrtr0:[105,106,110,116,118],j721e_dev_gpmc0:[105,106,110,118],j721e_dev_gpu0:[106,118],j721e_dev_gpu0_dft_pbist_0:[106,118],j721e_dev_gpu0_gpu_0:[105,106,118],j721e_dev_gpu0_gpucore_0:[106,118],j721e_dev_gtc0:[105,106,110,118],j721e_dev_i2c0:[105,106,110,118],j721e_dev_i2c1:[105,106,110,118],j721e_dev_i2c2:[105,106,110,118],j721e_dev_i2c3:[105,106,110,118],j721e_dev_i2c4:[105,106,110,118],j721e_dev_i2c5:[105,106,110,118],j721e_dev_i2c6:[105,106,110,118],j721e_dev_i3c0:[105,106,110,118],j721e_dev_led0:[105,106,118],j721e_dev_main2mcu_lvl_intrtr0:[105,106,110,116,118],j721e_dev_main2mcu_pls_intrtr0:[105,106,110,116,118],j721e_dev_main2wkupmcu_vd:[106,118],j721e_dev_mcan0:[105,106,110,118],j721e_dev_mcan10:[105,106,110,118],j721e_dev_mcan11:[105,106,110,118],j721e_dev_mcan12:[105,106,110,118],j721e_dev_mcan13:[105,106,110,118],j721e_dev_mcan1:[105,106,110,118],j721e_dev_mcan2:[105,106,110,118],j721e_dev_mcan3:[105,106,110,118],j721e_dev_mcan4:[105,106,110,118],j721e_dev_mcan5:[105,106,110,118],j721e_dev_mcan6:[105,106,110,118],j721e_dev_mcan7:[105,106,110,118],j721e_dev_mcan8:[105,106,110,118],j721e_dev_mcan9:[105,106,110,118],j721e_dev_mcasp0:[105,106,110,118],j721e_dev_mcasp10:[105,106,110,118],j721e_dev_mcasp11:[105,106,110,118],j721e_dev_mcasp1:[105,106,110,118],j721e_dev_mcasp2:[105,106,110,118],j721e_dev_mcasp3:[105,106,110,118],j721e_dev_mcasp4:[105,106,110,118],j721e_dev_mcasp5:[105,106,110,118],j721e_dev_mcasp6:[105,106,110,118],j721e_dev_mcasp7:[105,106,110,118],j721e_dev_mcasp8:[105,106,110,118],j721e_dev_mcasp9:[105,106,110,118],j721e_dev_mcspi0:[105,106,110,118],j721e_dev_mcspi1:[105,106,110,118],j721e_dev_mcspi2:[105,106,110,118],j721e_dev_mcspi3:[105,106,110,118],j721e_dev_mcspi4:[105,106,110,118],j721e_dev_mcspi5:[105,106,110,118],j721e_dev_mcspi6:[105,106,110,118],j721e_dev_mcspi7:[105,106,110,118],j721e_dev_mcu_adc12_16ffc0:[105,106,110,118],j721e_dev_mcu_adc12_16ffc1:[105,106,110,118],j721e_dev_mcu_cpsw0:[105,106,110,118],j721e_dev_mcu_cpt2_aggr0:[105,106,118],j721e_dev_mcu_dcc0:[105,106,110,118],j721e_dev_mcu_dcc1:[105,106,110,118],j721e_dev_mcu_dcc2:[105,106,110,118],j721e_dev_mcu_esm0:[105,106,110,118],j721e_dev_mcu_fss0:[106,118],j721e_dev_mcu_fss0_fsas_0:[105,106,110,118],j721e_dev_mcu_fss0_hyperbus1p0_0:[105,106,110,118],j721e_dev_mcu_fss0_ospi_0:[105,106,110,118],j721e_dev_mcu_fss0_ospi_1:[105,106,110,118],j721e_dev_mcu_i2c0:[105,106,110,118],j721e_dev_mcu_i2c1:[105,106,110,118],j721e_dev_mcu_i3c0:[105,106,110,118],j721e_dev_mcu_i3c1:[105,106,110,118],j721e_dev_mcu_mcan0:[105,106,110,118],j721e_dev_mcu_mcan1:[105,106,110,118],j721e_dev_mcu_mcspi0:[105,106,110,118],j721e_dev_mcu_mcspi1:[105,106,110,118],j721e_dev_mcu_mcspi2:[105,106,110,118],j721e_dev_mcu_navss0:[106,114,118],j721e_dev_mcu_navss0_intr_0:[105,106,110,116,118],j721e_dev_mcu_navss0_mcrc_0:[105,106,110,118],j721e_dev_mcu_navss0_modss:[105,106,118],j721e_dev_mcu_navss0_proxy0:[105,106,113,116,118],j721e_dev_mcu_navss0_ringacc0:[105,106,110,115,116,118],j721e_dev_mcu_navss0_udmap_0:[105,106,107,110,116,118],j721e_dev_mcu_navss0_udmass:[105,106,118],j721e_dev_mcu_navss0_udmass_inta_0:[105,106,110,116,118],j721e_dev_mcu_pbist0:[106,118],j721e_dev_mcu_pbist1:[106,118],j721e_dev_mcu_r5fss0:[106,118],j721e_dev_mcu_r5fss0_core0:[105,106,110,118],j721e_dev_mcu_r5fss0_core1:[105,106,110,118],j721e_dev_mcu_rti0:[105,106,118],j721e_dev_mcu_rti1:[105,106,118],j721e_dev_mcu_sa2_ul0:[105,106,110,118,142],j721e_dev_mcu_timer0:[105,106,110,118],j721e_dev_mcu_timer1:[105,106,110,118],j721e_dev_mcu_timer1_clksel_vd:[105,106,118],j721e_dev_mcu_timer2:[105,106,110,118],j721e_dev_mcu_timer3:[105,106,110,118],j721e_dev_mcu_timer3_clksel_vd:[105,106,118],j721e_dev_mcu_timer4:[105,106,110,118],j721e_dev_mcu_timer5:[105,106,110,118],j721e_dev_mcu_timer5_clksel_vd:[105,106,118],j721e_dev_mcu_timer6:[105,106,110,118],j721e_dev_mcu_timer7:[105,106,110,118],j721e_dev_mcu_timer7_clksel_vd:[105,106,118],j721e_dev_mcu_timer8:[105,106,110,118],j721e_dev_mcu_timer9:[105,106,110,118],j721e_dev_mcu_timer9_clksel_vd:[105,106,118],j721e_dev_mcu_uart0:[105,106,110,118],j721e_dev_mlb0:[105,106,110,118],j721e_dev_mmcsd0:[105,106,110,118],j721e_dev_mmcsd1:[105,106,110,118],j721e_dev_mmcsd2:[105,106,110,118],j721e_dev_navss0:[105,106,110,114,118],j721e_dev_navss0_cpts_0:[105,106,110,118],j721e_dev_navss0_dti_0:[105,106,118],j721e_dev_navss0_intr_router_0:[105,106,110,116,118],j721e_dev_navss0_mailbox_0:[105,106,110,118],j721e_dev_navss0_mailbox_10:[105,106,110,118],j721e_dev_navss0_mailbox_11:[105,106,110,118],j721e_dev_navss0_mailbox_1:[105,106,110,118],j721e_dev_navss0_mailbox_2:[105,106,110,118],j721e_dev_navss0_mailbox_3:[105,106,110,118],j721e_dev_navss0_mailbox_4:[105,106,110,118],j721e_dev_navss0_mailbox_5:[105,106,110,118],j721e_dev_navss0_mailbox_6:[105,106,110,118],j721e_dev_navss0_mailbox_7:[105,106,110,118],j721e_dev_navss0_mailbox_8:[105,106,110,118],j721e_dev_navss0_mailbox_9:[105,106,110,118],j721e_dev_navss0_mcrc_0:[105,106,110,118],j721e_dev_navss0_modss:[105,106,118],j721e_dev_navss0_modss_intaggr_0:[105,106,110,116,118],j721e_dev_navss0_modss_intaggr_1:[105,106,110,116,118],j721e_dev_navss0_proxy_0:[105,106,113,116,118],j721e_dev_navss0_ringacc_0:[105,106,110,115,116,118],j721e_dev_navss0_spinlock_0:[105,106,118],j721e_dev_navss0_tbu_0:[105,106,110,118],j721e_dev_navss0_tcu_0:[105,106,110,118],j721e_dev_navss0_timermgr_0:[105,106,118],j721e_dev_navss0_timermgr_1:[105,106,118],j721e_dev_navss0_udmap_0:[105,106,107,110,116,118],j721e_dev_navss0_udmass:[105,106,118],j721e_dev_navss0_udmass_intaggr_0:[105,106,110,116,118],j721e_dev_navss0_virtss:[105,106,118],j721e_dev_pbist0:[106,118],j721e_dev_pbist10:[106,118],j721e_dev_pbist1:[106,118],j721e_dev_pbist2:[106,118],j721e_dev_pbist3:[106,118],j721e_dev_pbist4:[106,118],j721e_dev_pbist5:[106,118],j721e_dev_pbist6:[106,118],j721e_dev_pbist7:[106,118],j721e_dev_pbist9:[106,118],j721e_dev_pcie0:[105,106,110,118],j721e_dev_pcie1:[105,106,110,118],j721e_dev_pcie2:[105,106,110,118],j721e_dev_pcie3:[105,106,110,118],j721e_dev_pru_icssg0:[105,106,110,118],j721e_dev_pru_icssg1:[105,106,110,118],j721e_dev_psc0:[105,106,118],j721e_dev_r5fss0:[106,118],j721e_dev_r5fss0_core0:[105,106,110,118],j721e_dev_r5fss0_core1:[105,106,110,118],j721e_dev_r5fss0_introuter0:[105,106,110,116,118],j721e_dev_r5fss1:[106,118],j721e_dev_r5fss1_core0:[105,106,110,118],j721e_dev_r5fss1_core1:[105,106,110,118],j721e_dev_r5fss1_introuter0:[105,106,110,116,118],j721e_dev_rti0:[105,106,118],j721e_dev_rti15:[105,106,118],j721e_dev_rti16:[105,106,118],j721e_dev_rti1:[105,106,118],j721e_dev_rti24:[105,106,110,118],j721e_dev_rti25:[105,106,110,118],j721e_dev_rti28:[105,106,118],j721e_dev_rti29:[105,106,118],j721e_dev_rti30:[105,106,118],j721e_dev_rti31:[105,106,118],j721e_dev_sa2_ul0:[105,106,110,118,142],j721e_dev_serdes_10g0:[105,106,118],j721e_dev_serdes_16g0:[105,106,118],j721e_dev_serdes_16g1:[105,106,118],j721e_dev_serdes_16g2:[105,106,118],j721e_dev_serdes_16g3:[105,106,118],j721e_dev_stm0:[105,106,118],j721e_dev_timer0:[105,106,110,118],j721e_dev_timer10:[105,106,110,118],j721e_dev_timer11:[105,106,110,118],j721e_dev_timer11_clksel_vd:[105,106,118],j721e_dev_timer12:[105,106,110,118],j721e_dev_timer13:[105,106,110,118],j721e_dev_timer13_clksel_vd:[105,106,118],j721e_dev_timer14:[105,106,110,118],j721e_dev_timer15:[105,106,110,118],j721e_dev_timer15_clksel_vd:[105,106,118],j721e_dev_timer16:[105,106,110,118],j721e_dev_timer17:[105,106,110,118],j721e_dev_timer17_clksel_vd:[105,106,118],j721e_dev_timer18:[105,106,110,118],j721e_dev_timer19:[105,106,110,118],j721e_dev_timer19_clksel_vd:[105,106,118],j721e_dev_timer1:[105,106,110,118],j721e_dev_timer1_clksel_vd:[105,106,118],j721e_dev_timer2:[105,106,110,118],j721e_dev_timer3:[105,106,110,118],j721e_dev_timer3_clksel_vd:[105,106,118],j721e_dev_timer4:[105,106,110,118],j721e_dev_timer5:[105,106,110,118],j721e_dev_timer5_clksel_vd:[105,106,118],j721e_dev_timer6:[105,106,110,118],j721e_dev_timer7:[105,106,110,118],j721e_dev_timer7_clksel_vd:[105,106,118],j721e_dev_timer8:[105,106,110,118],j721e_dev_timer9:[105,106,110,118],j721e_dev_timer9_clksel_vd:[105,106,118],j721e_dev_timesync_intrtr0:[105,106,110,116,118],j721e_dev_uart0:[105,106,110,118],j721e_dev_uart1:[105,106,110,118],j721e_dev_uart2:[105,106,110,118],j721e_dev_uart3:[105,106,110,118],j721e_dev_uart4:[105,106,110,118],j721e_dev_uart5:[105,106,110,118],j721e_dev_uart6:[105,106,110,118],j721e_dev_uart7:[105,106,110,118],j721e_dev_uart8:[105,106,110,118],j721e_dev_uart9:[105,106,110,118],j721e_dev_ufs0:[105,106,110,118],j721e_dev_usb0:[105,106,110,118],j721e_dev_usb1:[105,106,110,118],j721e_dev_vpac0:[105,106,118],j721e_dev_vpfe0:[105,106,110,118],j721e_dev_wkup_ddpa0:[105,106,118],j721e_dev_wkup_dmsc0:[106,118],j721e_dev_wkup_esm0:[105,106,110,118],j721e_dev_wkup_gpio0:[105,106,110,118],j721e_dev_wkup_gpio1:[105,106,110,118],j721e_dev_wkup_gpiomux_intrtr0:[105,106,110,116,118],j721e_dev_wkup_i2c0:[105,106,110,118],j721e_dev_wkup_porz_sync0:[105,106,118],j721e_dev_wkup_psc0:[105,106,118],j721e_dev_wkup_uart0:[105,106,110,118],j721e_dev_wkup_vtm0:[105,106,110,118],j721e_dev_wkupmcu2main_vd:[106,118],j721s2:146,j721s2_dev_a72ss0:[120,121,132],j721s2_dev_a72ss0_core0:[120,121,132],j721s2_dev_a72ss0_core0_pbist_wrap:[121,132],j721s2_dev_a72ss0_core1:[120,121,132],j721s2_dev_aggr_atb0:[120,121,132],j721s2_dev_atl0:[120,121,132],j721s2_dev_board0:[120,121,132],j721s2_dev_c71x_0_pbist_vd:[121,132],j721s2_dev_c71x_1_pbist_vd:[121,132],j721s2_dev_cmpevent_intrtr0:[120,121,124,130,132],j721s2_dev_codec0:[120,121,124,132],j721s2_dev_compute_cluster0:[121,132],j721s2_dev_compute_cluster0_c71ss0_0:[120,121,132],j721s2_dev_compute_cluster0_c71ss0_mma_0:[120,121,132],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[121,132],j721s2_dev_compute_cluster0_c71ss1_0:[120,121,132],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[121,132],j721s2_dev_compute_cluster0_cfg_wrap_0:[120,121,132],j721s2_dev_compute_cluster0_clec:[120,121,124,132],j721s2_dev_compute_cluster0_core_cor:[120,121,132],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[121,132],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[121,132],j721s2_dev_compute_cluster0_debug_wrap_0:[120,121,132],j721s2_dev_compute_cluster0_divh2_divh0_0:[121,132],j721s2_dev_compute_cluster0_divh2_divh0_1:[121,132],j721s2_dev_compute_cluster0_divp_tft0_0:[121,132],j721s2_dev_compute_cluster0_divp_tft0_1:[121,132],j721s2_dev_compute_cluster0_dmsc_wrap_0:[120,121,132],j721s2_dev_compute_cluster0_en_msmc_domain_0:[121,132],j721s2_dev_compute_cluster0_gic500ss:[120,121,124,132],j721s2_dev_compute_cluster0_pbist_wrap_0:[120,121,132],j721s2_dev_cpsw1:[120,121,124,132],j721s2_dev_cpt2_aggr0:[120,121,132],j721s2_dev_cpt2_aggr1:[120,121,132],j721s2_dev_cpt2_aggr2:[120,121,132],j721s2_dev_cpt2_aggr3:[120,121,132],j721s2_dev_cpt2_aggr4:[120,121,132],j721s2_dev_cpt2_aggr5:[120,121,132],j721s2_dev_csi_psilss0:[120,121,132],j721s2_dev_csi_rx_if0:[120,121,124,132],j721s2_dev_csi_rx_if1:[120,121,124,132],j721s2_dev_csi_tx_if_v2_0:[120,121,124,132],j721s2_dev_csi_tx_if_v2_1:[120,121,124,132],j721s2_dev_dcc0:[120,121,124,132],j721s2_dev_dcc1:[120,121,124,132],j721s2_dev_dcc2:[120,121,124,132],j721s2_dev_dcc3:[120,121,124,132],j721s2_dev_dcc4:[120,121,124,132],j721s2_dev_dcc5:[120,121,124,132],j721s2_dev_dcc6:[120,121,124,132],j721s2_dev_dcc7:[120,121,124,132],j721s2_dev_dcc8:[120,121,124,132],j721s2_dev_dcc9:[120,121,124,132],j721s2_dev_ddr0:[120,121,124,132],j721s2_dev_ddr1:[120,121,124,132],j721s2_dev_debugss_wrap0:[120,121,132],j721s2_dev_debugsuspendrtr0:[120,121,132],j721s2_dev_dmpac0:[120,121,132],j721s2_dev_dmpac0_ctset_0:[121,132],j721s2_dev_dmpac0_intd_0:[121,124,132],j721s2_dev_dmpac0_sde_0:[120,121,132],j721s2_dev_dmpac0_utc_0:[120,121,132],j721s2_dev_dmpac_vpac_psilss0:[120,121,132],j721s2_dev_dphy_rx0:[120,121,132],j721s2_dev_dphy_rx1:[120,121,132],j721s2_dev_dphy_tx0:[120,121,132],j721s2_dev_dphy_tx1:[120,121,132],j721s2_dev_dss0:[120,121,124,132],j721s2_dev_dss_dsi0:[120,121,124,132],j721s2_dev_dss_dsi1:[120,121,124,132],j721s2_dev_dss_edp0:[120,121,124,132],j721s2_dev_ecap0:[120,121,124,132],j721s2_dev_ecap1:[120,121,124,132],j721s2_dev_ecap2:[120,121,124,132],j721s2_dev_elm0:[120,121,124,132],j721s2_dev_emif_data_0_vd:[121,132],j721s2_dev_emif_data_1_vd:[121,132],j721s2_dev_epwm0:[120,121,124,132],j721s2_dev_epwm1:[120,121,124,132],j721s2_dev_epwm2:[120,121,124,132],j721s2_dev_epwm3:[120,121,124,132],j721s2_dev_epwm4:[120,121,124,132],j721s2_dev_epwm5:[120,121,124,132],j721s2_dev_eqep0:[120,121,124,132],j721s2_dev_eqep1:[120,121,124,132],j721s2_dev_eqep2:[120,121,124,132],j721s2_dev_esm0:[120,121,124,132],j721s2_dev_ffi_main_ac_cbass_vd:[121,132],j721s2_dev_ffi_main_ac_qm_cbass_vd:[121,132],j721s2_dev_ffi_main_hc_cbass_vd:[121,132],j721s2_dev_ffi_main_infra_cbass_vd:[121,132],j721s2_dev_ffi_main_ip_cbass_vd:[121,132],j721s2_dev_ffi_main_rc_cbass_vd:[121,132],j721s2_dev_gpio0:[120,121,124,132],j721s2_dev_gpio2:[120,121,124,132],j721s2_dev_gpio4:[120,121,124,132],j721s2_dev_gpio6:[120,121,124,132],j721s2_dev_gpiomux_intrtr0:[120,121,124,130,132],j721s2_dev_gpmc0:[120,121,124,132],j721s2_dev_gtc0:[120,121,124,132],j721s2_dev_i2c0:[120,121,124,132],j721s2_dev_i2c1:[120,121,124,132],j721s2_dev_i2c2:[120,121,124,132],j721s2_dev_i2c3:[120,121,124,132],j721s2_dev_i2c4:[120,121,124,132],j721s2_dev_i2c5:[120,121,124,132],j721s2_dev_i2c6:[120,121,124,132],j721s2_dev_j7aep_gpu_bxs464_wrap0:[121,124,132],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[121,132],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[120,121,124,132],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[121,132],j721s2_dev_j7am_32_64_atb_funnel0:[120,121,132],j721s2_dev_j7am_32_64_atb_funnel1:[120,121,132],j721s2_dev_j7am_32_64_atb_funnel2:[120,121,132],j721s2_dev_j7am_bolt_pgd0:[120,121,132],j721s2_dev_j7am_hwa_atb_funnel0:[120,121,132],j721s2_dev_j7am_main_16ff0:[120,121,132],j721s2_dev_j7am_pulsar_atb_funnel0:[120,121,132],j721s2_dev_led0:[120,121,132],j721s2_dev_main2mcu_lvl_intrtr0:[120,121,124,130,132],j721s2_dev_main2mcu_pls_intrtr0:[120,121,124,130,132],j721s2_dev_main2wkupmcu_vd:[121,132],j721s2_dev_mcan0:[120,121,124,132],j721s2_dev_mcan10:[120,121,124,132],j721s2_dev_mcan11:[120,121,124,132],j721s2_dev_mcan12:[120,121,124,132],j721s2_dev_mcan13:[120,121,124,132],j721s2_dev_mcan14:[120,121,124,132],j721s2_dev_mcan15:[120,121,124,132],j721s2_dev_mcan16:[120,121,124,132],j721s2_dev_mcan17:[120,121,124,132],j721s2_dev_mcan1:[120,121,124,132],j721s2_dev_mcan2:[120,121,124,132],j721s2_dev_mcan3:[120,121,124,132],j721s2_dev_mcan4:[120,121,124,132],j721s2_dev_mcan5:[120,121,124,132],j721s2_dev_mcan6:[120,121,124,132],j721s2_dev_mcan7:[120,121,124,132],j721s2_dev_mcan8:[120,121,124,132],j721s2_dev_mcan9:[120,121,124,132],j721s2_dev_mcasp0:[120,121,124,132],j721s2_dev_mcasp1:[120,121,124,132],j721s2_dev_mcasp2:[120,121,124,132],j721s2_dev_mcasp3:[120,121,124,132],j721s2_dev_mcasp4:[120,121,124,132],j721s2_dev_mcspi0:[120,121,124,132],j721s2_dev_mcspi1:[120,121,124,132],j721s2_dev_mcspi2:[120,121,124,132],j721s2_dev_mcspi3:[120,121,124,132],j721s2_dev_mcspi4:[120,121,124,132],j721s2_dev_mcspi5:[120,121,124,132],j721s2_dev_mcspi6:[120,121,124,132],j721s2_dev_mcspi7:[120,121,124,132],j721s2_dev_mcu_adc12fc_16ffc0:[120,121,132],j721s2_dev_mcu_adc12fc_16ffc1:[120,121,132],j721s2_dev_mcu_cpsw0:[120,121,124,132],j721s2_dev_mcu_cpt2_aggr0:[120,121,132],j721s2_dev_mcu_dcc0:[120,121,132],j721s2_dev_mcu_dcc1:[120,121,132],j721s2_dev_mcu_dcc2:[120,121,132],j721s2_dev_mcu_esm0:[120,121,132],j721s2_dev_mcu_fss0:[121,132],j721s2_dev_mcu_fss0_fsas_0:[120,121,132],j721s2_dev_mcu_fss0_hyperbus1p0_0:[120,121,132],j721s2_dev_mcu_fss0_ospi_0:[120,121,132],j721s2_dev_mcu_fss0_ospi_1:[120,121,132],j721s2_dev_mcu_i2c0:[120,121,132],j721s2_dev_mcu_i2c1:[120,121,132],j721s2_dev_mcu_i3c0:[120,121,132],j721s2_dev_mcu_i3c1:[120,121,132],j721s2_dev_mcu_mcan0:[120,121,132],j721s2_dev_mcu_mcan1:[120,121,132],j721s2_dev_mcu_mcspi0:[120,121,132],j721s2_dev_mcu_mcspi1:[120,121,132],j721s2_dev_mcu_mcspi2:[120,121,132],j721s2_dev_mcu_navss0:[121,128,132],j721s2_dev_mcu_navss0_intr_router_0:[120,121,124,130,132],j721s2_dev_mcu_navss0_mcrc_0:[120,121,124,132],j721s2_dev_mcu_navss0_modss:[120,121,132],j721s2_dev_mcu_navss0_proxy0:[120,121,127,130,132],j721s2_dev_mcu_navss0_ringacc0:[120,121,124,129,130,132],j721s2_dev_mcu_navss0_udmap_0:[120,121,122,124,130,132],j721s2_dev_mcu_navss0_udmass:[120,121,132],j721s2_dev_mcu_navss0_udmass_inta_0:[120,121,124,130,132],j721s2_dev_mcu_pbist0:[120,121,132],j721s2_dev_mcu_pbist1:[120,121,132],j721s2_dev_mcu_pbist2:[120,121,132],j721s2_dev_mcu_r5fss0:[121,132],j721s2_dev_mcu_r5fss0_core0:[120,121,124,132],j721s2_dev_mcu_r5fss0_core1:[120,121,124,132],j721s2_dev_mcu_rti0:[120,121,132],j721s2_dev_mcu_rti1:[120,121,132],j721s2_dev_mcu_sa3_ss0:[121,128],j721s2_dev_mcu_sa3_ss0_dmss_eccaggr_0:[120,121],j721s2_dev_mcu_sa3_ss0_intaggr_0:[120,121,124,130],j721s2_dev_mcu_sa3_ss0_pktdma_0:[120,121,122,129,130],j721s2_dev_mcu_sa3_ss0_ringacc_0:[120,121,124,129,130],j721s2_dev_mcu_sa3_ss0_sa_ul_0:[120,121],j721s2_dev_mcu_timer0:[120,121,132],j721s2_dev_mcu_timer1:[120,121,132],j721s2_dev_mcu_timer2:[120,121,132],j721s2_dev_mcu_timer3:[120,121,132],j721s2_dev_mcu_timer4:[120,121,132],j721s2_dev_mcu_timer5:[120,121,132],j721s2_dev_mcu_timer6:[120,121,132],j721s2_dev_mcu_timer7:[120,121,132],j721s2_dev_mcu_timer8:[120,121,132],j721s2_dev_mcu_timer9:[120,121,132],j721s2_dev_mcu_uart0:[120,121,132],j721s2_dev_mmcsd0:[120,121,124,132],j721s2_dev_mmcsd1:[120,121,124,132],j721s2_dev_navss0:[120,121,124,128,132],j721s2_dev_navss0_bcdma_0:[120,121,122,129,130,132],j721s2_dev_navss0_cpts_0:[120,121,124,132],j721s2_dev_navss0_intr_0:[120,121,124,130,132],j721s2_dev_navss0_mailbox1_0:[120,121,124,132],j721s2_dev_navss0_mailbox1_10:[120,121,124,132],j721s2_dev_navss0_mailbox1_11:[120,121,124,132],j721s2_dev_navss0_mailbox1_1:[120,121,124,132],j721s2_dev_navss0_mailbox1_2:[120,121,124,132],j721s2_dev_navss0_mailbox1_3:[120,121,124,132],j721s2_dev_navss0_mailbox1_4:[120,121,124,132],j721s2_dev_navss0_mailbox1_5:[120,121,124,132],j721s2_dev_navss0_mailbox1_6:[120,121,124,132],j721s2_dev_navss0_mailbox1_7:[120,121,124,132],j721s2_dev_navss0_mailbox1_8:[120,121,124,132],j721s2_dev_navss0_mailbox1_9:[120,121,124,132],j721s2_dev_navss0_mailbox_0:[120,121,124,132],j721s2_dev_navss0_mailbox_10:[120,121,124,132],j721s2_dev_navss0_mailbox_11:[120,121,124,132],j721s2_dev_navss0_mailbox_1:[120,121,124,132],j721s2_dev_navss0_mailbox_2:[120,121,124,132],j721s2_dev_navss0_mailbox_3:[120,121,124,132],j721s2_dev_navss0_mailbox_4:[120,121,124,132],j721s2_dev_navss0_mailbox_5:[120,121,124,132],j721s2_dev_navss0_mailbox_6:[120,121,124,132],j721s2_dev_navss0_mailbox_7:[120,121,124,132],j721s2_dev_navss0_mailbox_8:[120,121,124,132],j721s2_dev_navss0_mailbox_9:[120,121,124,132],j721s2_dev_navss0_mcrc_0:[120,121,124,132],j721s2_dev_navss0_modss:[120,121,132],j721s2_dev_navss0_modss_inta_0:[120,121,124,130,132],j721s2_dev_navss0_modss_inta_1:[120,121,124,130,132],j721s2_dev_navss0_proxy_0:[120,121,127,130,132],j721s2_dev_navss0_pvu_0:[120,121,124,132],j721s2_dev_navss0_pvu_1:[120,121,124,132],j721s2_dev_navss0_ringacc_0:[120,121,124,129,130,132],j721s2_dev_navss0_spinlock_0:[120,121,132],j721s2_dev_navss0_timermgr_0:[120,121,132],j721s2_dev_navss0_timermgr_1:[120,121,132],j721s2_dev_navss0_udmap_0:[120,121,122,124,130,132],j721s2_dev_navss0_udmass:[120,121,132],j721s2_dev_navss0_udmass_inta_0:[120,121,124,130,132],j721s2_dev_navss0_virtss:[120,121,132],j721s2_dev_pbist0:[120,121,132],j721s2_dev_pbist10:[120,121,132],j721s2_dev_pbist11:[120,121,132],j721s2_dev_pbist1:[120,121,132],j721s2_dev_pbist2:[120,121,132],j721s2_dev_pbist3:[120,121,132],j721s2_dev_pbist4:[120,121,132],j721s2_dev_pbist5:[120,121,132],j721s2_dev_pbist7:[121,132],j721s2_dev_pbist8:[121,132],j721s2_dev_pcie1:[120,121,124,132],j721s2_dev_psc0:[120,121,132],j721s2_dev_r5fss0:[121,132],j721s2_dev_r5fss0_core0:[120,121,124,132],j721s2_dev_r5fss0_core1:[120,121,124,132],j721s2_dev_r5fss1:[121,132],j721s2_dev_r5fss1_core0:[120,121,124,132],j721s2_dev_r5fss1_core1:[120,121,124,132],j721s2_dev_rti0:[120,121,132],j721s2_dev_rti15:[120,121,132],j721s2_dev_rti16:[120,121,132],j721s2_dev_rti17:[120,121,132],j721s2_dev_rti1:[120,121,132],j721s2_dev_rti28:[120,121,132],j721s2_dev_rti29:[120,121,132],j721s2_dev_rti30:[120,121,132],j721s2_dev_rti31:[120,121,132],j721s2_dev_sa2_cpsw_psilss0:[120,121,132],j721s2_dev_sa2_ul0:[120,121,124,132],j721s2_dev_serdes_10g0:[120,121,132],j721s2_dev_stm0:[120,121,132],j721s2_dev_timer0:[120,121,124,132],j721s2_dev_timer10:[120,121,124,132],j721s2_dev_timer11:[120,121,124,132],j721s2_dev_timer12:[120,121,124,132],j721s2_dev_timer13:[120,121,124,132],j721s2_dev_timer14:[120,121,124,132],j721s2_dev_timer15:[120,121,124,132],j721s2_dev_timer16:[120,121,124,132],j721s2_dev_timer17:[120,121,124,132],j721s2_dev_timer18:[120,121,124,132],j721s2_dev_timer19:[120,121,124,132],j721s2_dev_timer1:[120,121,124,132],j721s2_dev_timer2:[120,121,124,132],j721s2_dev_timer3:[120,121,124,132],j721s2_dev_timer4:[120,121,124,132],j721s2_dev_timer5:[120,121,124,132],j721s2_dev_timer6:[120,121,124,132],j721s2_dev_timer7:[120,121,124,132],j721s2_dev_timer8:[120,121,124,132],j721s2_dev_timer9:[120,121,124,132],j721s2_dev_timesync_intrtr0:[120,121,124,130,132],j721s2_dev_uart0:[120,121,124,132],j721s2_dev_uart1:[120,121,124,132],j721s2_dev_uart2:[120,121,124,132],j721s2_dev_uart3:[120,121,124,132],j721s2_dev_uart4:[120,121,124,132],j721s2_dev_uart5:[120,121,124,132],j721s2_dev_uart6:[120,121,124,132],j721s2_dev_uart7:[120,121,124,132],j721s2_dev_uart8:[120,121,124,132],j721s2_dev_uart9:[120,121,124,132],j721s2_dev_usb0:[120,121,124,132],j721s2_dev_vpac0:[120,121,124,132],j721s2_dev_vusr_dual0:[120,121,124,132],j721s2_dev_wkup_ddpa0:[120,121,132],j721s2_dev_wkup_esm0:[120,121,124,132],j721s2_dev_wkup_gpio0:[120,121,124,132],j721s2_dev_wkup_gpio1:[120,121,124,132],j721s2_dev_wkup_gpiomux_intrtr0:[120,121,124,130,132],j721s2_dev_wkup_i2c0:[120,121,132],j721s2_dev_wkup_j7am_wakeup_16ff0:[120,121,132],j721s2_dev_wkup_porz_sync0:[120,121,132],j721s2_dev_wkup_psc0:[120,121,132],j721s2_dev_wkup_sms0:[121,132],j721s2_dev_wkup_uart0:[120,121,132],j721s2_dev_wkup_vtm0:[120,121,132],j721s2_dev_wkupmcu2main_vd:[121,132],j7_main_sec_mmr_main_0:112,j7_mcu_sec_mmr_mcu_0:112,j7am_main_sec_mmr_main_0:126,j7vcl_main_sec_mmr_main_0:98,j7vcl_mcu_sec_mmr_mcu_0:[98,126],jitter:5,job:8,json:26,jtag:[0,19,21,23,27,140],jtag_unlock_host:[27,144],judgement:13,judici:26,just:[13,34,48,64,79,95,109,123,142],kdf:14,kdf_context_len:14,kdf_label_and_context:14,kdf_label_and_context_len_max:14,kdf_label_len:14,keep:[2,3,6,26,30],kei:[0,2,14,19,20,23,25,26,136,138,139,141,142,143,144,146],kek:[4,23,139,146],kept:[0,5],key_prog_mask:17,keycnt:[18,21,140],keycount:[18,141],keyrev:[18,21,27,30,139,140,146],keyrevis:[18,21,141],keyston:144,keystor:[20,90],keywr:[21,140],keywr_aes_enc_bmek:21,keywr_aes_enc_bmpkh:21,keywr_aes_enc_ext_otp:21,keywr_aes_enc_smek:21,keywr_aes_enc_smpkh:21,keywr_enc_a:21,keywr_enc_bmpk_sign_a:21,keywr_enc_smpk_sign_a:21,keywr_err_decrypt_aes256_kei:17,keywr_err_decrypt_bmek:17,keywr_err_decrypt_bmpkh:17,keywr_err_decrypt_ext_otp:17,keywr_err_decrypt_smek:17,keywr_err_decrypt_smpkh:17,keywr_err_img_integ_smpk_cert:17,keywr_err_interal_op:17,keywr_err_invalid_ext_count:17,keywr_err_parse_cert:17,keywr_err_parse_fek:17,keywr_err_parse_smpk_cert:17,keywr_err_progr_bmek:17,keywr_err_progr_bmpkh_part_1:17,keywr_err_progr_bmpkh_part_2:17,keywr_err_progr_ext_otp:17,keywr_err_progr_fw_cfg_rev:17,keywr_err_progr_keycount:17,keywr_err_progr_keyrev:17,keywr_err_progr_msv:17,keywr_err_progr_smek:17,keywr_err_progr_smpkh_part_1:17,keywr_err_progr_smpkh_part_2:17,keywr_err_progr_swrev:17,keywr_err_validation_bmpk_kei:17,keywr_err_validation_cert:17,keywr_err_validation_smpk_cert:17,keywr_err_validation_smpk_kei:17,keywr_err_write_prot_keycount:17,keywr_err_write_prot_keyrev:17,keywr_keycnt:21,keywr_keyrev:21,keywr_mek_opt:21,keywr_mpk_opt:21,keywr_msv:21,keywr_swrev_sbl:21,keywr_swrev_sec_bcfg:21,keywr_swrev_sysfw:21,keywr_vers:21,keywrit:[4,140],keywriter_error_cod:17,kfp5ugcgwxxcfxi:[21,140,144],kind:0,kindli:0,knob:[13,20],know:[0,3,5,24,133],knowledg:0,known:[7,10,26,61,77,93,107,122],l2_access_latency_valu:13,l2_pipeline_latency_valu:13,l2flush_don:13,l2flushreq:13,label:[14,134,145],lack:[0,5],larg:[30,133],larger:5,last:[6,13,21,25,26,144,145],latenc:[13,133],later:[3,133,138,144],latest:26,launch:144,layer:[2,29,146],layout:[2,12],lead:[7,141],least:13,leav:[2,7,140],left:[8,12,30,141,145],legal:12,length:[2,14,20,21,26,134,138,140,143],less:5,lesser:133,let:[3,13],level:[2,13,21,24,27,144],levent_in:[65,80],leverag:141,levt:[35,49],librari:[0,24],like:[0,2,6,13,20,24,142],limit:[2,5,13,14,20,23,26,133,134,137,142,144,145],line:[6,21,144],link:[3,34,39,48,53,64,69,79,84,95,100,109,114,123,128,137],linux:[0,2,144],list:[0,2,5,9,11,12,13,14,16,18,20,21,22,23,26,30,133,134,137,140,142,143,144,145],lite:2,littl:[13,144],load:[3,6,13,24,138,143],loader:144,local:[6,11,26,30,144],local_rm_boardcfg:26,locat:[0,2,9,11,12,13,21,23,24,25,26,27,37,51,67,82,98,112,126,138,143,144],lock:[21,25,136,144,145],lockstep:[0,13],lockstep_permit:13,log2:11,log:[13,25,26,30],log_output_consol:26,log_output_fil:26,logic:[13,21,133,140],longer:13,look:[2,36,50,66,81,97,111,125,144],loop:[5,13,25],lost:6,low:[2,3,6,11,12,23,25,26,27],low_prior:[42,57,73,88,103,117,131],lower:[13,17,18,21,30,134],lpsc:[13,30],lpsc_main_debug_err_intr:[65,80],lpsc_main_infra_err_intr:[65,80],lpsc_per_common_err_intr:[65,80],lrst:6,lsb:[2,11,20,26,140,141],m4_0:[34,42,47,48,57],machin:[30,34,48,64,79,95,109,123],macro:23,made:[0,5,23,26,34,48,64,79,95,109,123,134],magic:[24,26,27],magic_word:24,mai:[2,5,6,7,12,13,21,24,25,34,48,64,79,95,109,123,133,135,142],main2mcu:26,main:[0,21,23,25,26,27,34,36,48,50,64,66,79,81,95,97,109,111,119,123,125,135],main_0_c6x_0_nonsecur:108,main_0_c6x_0_secur:108,main_0_c6x_1_nonsecur:108,main_0_c6x_1_secur:108,main_0_c7x_0_nonsecur:108,main_0_c7x_0_secur:108,main_0_icssg_0:[47,108],main_0_r5_0:[34,42,48,57,95,103,109,117,123,131],main_0_r5_0_nonsecur:[47,94,108],main_0_r5_0_secur:[47,94,108],main_0_r5_1:[34,42,48,57,95,103,109,117,123,131],main_0_r5_1_nonsecur:[47,94,108],main_0_r5_1_secur:[47,94,108],main_0_r5_2:[34,42,48,57,95,103,109,117,123,131],main_0_r5_3:[34,42,48,57,95,103,109,117,123,131],main_1_r5_0:[48,57,109,117,123,131],main_1_r5_0_nonsecur:[47,108],main_1_r5_0_secur:[47,108],main_1_r5_1:[48,57,109,117,123,131],main_1_r5_1_nonsecur:[47,108],main_1_r5_1_secur:[47,108],main_1_r5_2:[48,57,109,117,123,131],main_1_r5_3:[48,57,109,117,123,131],main_isolation_en:23,main_isolation_hostid:23,maintain:[2,7,36,50,66,81,97,111,125,134,136,137,145],major:[2,3,23,30],make:[2,5,8,9,11,12,13,21,25,26,27,133,140,144],manag:[3,7,14,15,16,21,23,28,31,32,34,44,45,47,48,59,60,63,64,75,76,78,79,90,91,92,94,95,105,106,108,109,120,121,123,134,141,145,146],mandatori:[2,19,20,24,27,34,42,48,57,64,73,79,88,95,103,109,117,123,131,144],mani:[5,6,12,13,25,30],manipul:8,manner:[2,16,133,134,144],manual:[6,13,137],manufactur:[134,140],map:[8,10,11,12,24,25,26,27,30,31,35,44,49,59,75,91,105,120,124,136,137,140],mark:[2,5,13,27,31,33,35,39,40,44,46,49,53,54,59,61,65,68,69,70,75,77,80,83,84,85,91,93,96,99,100,101,105,107,110,113,114,115,120,122,124,127,128,129,134,136,137],mask:[15,136,140],maskabl:13,master:[13,27,47,63,78,94,108],match:[5,13,23,26,27,144],materi:134,max:[5,141],max_cpu_cor:21,max_freq_hz:5,max_hz:5,maximum:[2,5,11,12,14,20,23,26,41,55,71,86,102,116,130,136,140,141],mcanss_ext_ts_rollover_lvl_int:[96,110,124],mcanss_mcan_lvl_int:[96,110,124],mcu0:[66,81],mcu:[0,2,13,23,24,26,27,36,43,50,58,64,74,79,89,95,104,109,118,119,123,132,135],mcu_0_r5_0:[95,103,109,117,123,131],mcu_0_r5_1:[95,103,109,117,123,131],mcu_0_r5_2:[95,103,109,117,123,131],mcu_0_r5_3:[95,103,109,117,123,131],mcu_armss0_cpu0:[73,88],mcu_armss0_cpu1:[73,88],mcu_cpsw:[97,111,125],mcu_m4fss0_core0:[37,51],mcu_navss0_ringacc0:[70,85,101,115,129],mcu_navss0_udmap0:[61,65,77,80],mcu_navss0_udmap_0:[93,96,107,110,122,124],mcu_per:[97,111,125],mcu_pulsar:[97,111,125],mcu_r5:13,mcu_r5fss0_core0:[98,103,112,117,126,131],mcu_r5fss0_core1:[98,103,112,117,126,131],mcu_sa3_ss0_pktdma_0:[122,129],mcu_sa3_ss0_ringacc_0:129,mcu_sec_mmr0:[67,82,144],mdio_pend:[96,110,124],mean:[3,6,13,17,21,23,26,30],meant:[5,13,135],meanwhil:3,mechan:[2,12,26],mek:[138,143],mem_init_di:13,member:[21,27],memori:[0,2,3,16,23,24,25,26,27,34,48,64,79,95,109,123,134,136,138,141,142,143,144,145],memset:5,mention:133,messag:[0,13,24,30,31,32,33,35,36,39,40,42,44,45,46,49,50,53,54,57,59,60,61,65,66,68,69,70,73,75,76,77,80,81,83,84,85,88,91,92,93,96,97,99,100,101,103,105,106,107,110,111,113,114,115,117,120,121,122,124,125,127,128,129,131,134,136,137,143,144,145,146],method:[19,20,24,137],mevt:[35,49,65,80,96,110,124],mhz:[0,36,50,66,81,97,111,125],micro:13,might:[5,13,34,48,64,79,95,109,123],milli:13,millisecond:138,min:[5,140],min_cert_rev:[27,144],min_freq_hz:5,min_hz:5,mind:[3,6,34,48,64,79,95,109,123],minim:[0,11,24],minimum:[5,13,27,144],minor:[3,23,30,143],misc_lvl:[65,80],misconfigur:23,mismatch:23,mitig:[0,134],mix:133,mlbss_mlb_ahb_int:110,mlbss_mlb_int:110,mmr:[12,25,27,62,136,141,142],mmr_idx:15,mmr_val:15,mmra:142,mmu:[0,2,13],mode:[0,2,11,13,30,133,134,138,143,144],model:140,modif:136,modifi:[5,6,11,13,20,30,32,45,60,76,92,106,121,136,142,143,144],modul:[0,2,5,6,13,23,25,30,36,50,66,81,97,111,125,142],module_get:30,module_put:30,moduleclockparentchang:5,moment:[9,10],monitor:[30,65,70,80,85,96,101,110,115,124,129],monoton:6,more:[0,2,12,19,21,24,25,26,30,41,43,47,55,58,63,71,74,78,86,89,94,102,104,108,116,118,119,130,132,133,136,137,140,141,142],most:[5,11,20,26,136,141,145],motiv:133,mount:[31,44,59,75,91,105,120],move:[21,25],movement:0,mpk:[138,143],mpu:[2,23],mrst:6,msb:[2,11,20,140],msd:30,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:30,msg_param_v:30,msg_receiv:30,msmc0_rx:[69,84],msmc0_tx:[69,84],msmc:23,msmc_cache_s:[3,23],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:17,multi:5,multipl:[0,2,5,6,24,25,26,30,134,136,137,138,140,142,143,144,145],multipli:5,must:[2,3,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,133,134,136,137,138,140,142,143,144,145],mutlipl:144,mutual:133,mux:[8,31,44,59,75,91,105,120],n_permission_reg:16,nack:[5,10,12,16,22,25,26,41,55,71,86,102,116,130,145],nak:[2,5,6,7,13,23],name:[5,6,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,57,58,59,60,61,63,64,65,66,67,68,69,70,71,73,74,75,76,77,78,79,80,81,82,83,84,85,86,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,120,121,122,123,124,125,126,127,128,129,130,131,132,133,140,141,144,145],natur:2,nav:23,nav_id:[9,10,11,12],navig:[0,2,9,10,11,12],navss0_bcdma_0:[122,124,129],navss0_ringacc0:[70,85],navss0_ringacc_0:[101,115,129],navss0_udmap0:[61,65,77,80],navss0_udmap_0:[93,96,107,110,122,124],navss:[16,30,137],navss_main_cpsw2_rx:128,navss_main_cpsw2_tx:128,navss_main_cpsw5_rx:[100,128],navss_main_cpsw5_tx:[100,128],navss_main_cpsw9_rx:114,navss_main_cpsw9_tx:114,navss_main_csi_rx:[114,128],navss_main_csi_tx:[114,128],navss_main_dmpac_tc0_cc_rx:[114,128],navss_main_dmpac_tc0_cc_tx:[114,128],navss_main_icssg0_rx:[114,128],navss_main_icssg0_tx:[114,128],navss_main_icssg1_rx:[114,128],navss_main_icssg1_tx:[114,128],navss_main_msmc0_rx:[114,128],navss_main_msmc0_tx:[114,128],navss_main_pdma_main_aasrc_rx:[100,114,128],navss_main_pdma_main_aasrc_tx:[100,114,128],navss_main_pdma_main_debug_ccmcu_rx:[100,114],navss_main_pdma_main_debug_mainc66_rx:[100,114,128],navss_main_pdma_main_debug_rx:128,navss_main_pdma_main_mcan_rx:[100,114,128],navss_main_pdma_main_mcan_tx:[100,114,128],navss_main_pdma_main_mcasp_g0_rx:[100,114],navss_main_pdma_main_mcasp_g0_tx:[100,114],navss_main_pdma_main_mcasp_g1_rx:[114,128],navss_main_pdma_main_mcasp_g1_tx:[114,128],navss_main_pdma_main_mcasp_rx:128,navss_main_pdma_main_mcasp_tx:128,navss_main_pdma_main_misc_g0_rx:114,navss_main_pdma_main_misc_g0_tx:114,navss_main_pdma_main_misc_g1_rx:[100,114,128],navss_main_pdma_main_misc_g1_tx:[100,114,128],navss_main_pdma_main_misc_g2_rx:[100,114,128],navss_main_pdma_main_misc_g2_tx:[100,114,128],navss_main_pdma_main_misc_g3_rx:[100,114,128],navss_main_pdma_main_misc_g3_tx:[100,114,128],navss_main_pdma_main_misc_rx:128,navss_main_pdma_main_misc_tx:128,navss_main_pdma_main_spi_g0_rx:100,navss_main_pdma_main_spi_g0_tx:100,navss_main_pdma_main_spi_g1_rx:100,navss_main_pdma_main_spi_g1_tx:100,navss_main_pdma_main_usart_g0_rx:[100,114],navss_main_pdma_main_usart_g0_tx:[100,114],navss_main_pdma_main_usart_g1_rx:[100,114,128],navss_main_pdma_main_usart_g1_tx:[100,114,128],navss_main_pdma_main_usart_g2_rx:[100,114,128],navss_main_pdma_main_usart_g2_tx:[100,114,128],navss_main_pdma_main_usart_rx:128,navss_main_pdma_main_usart_tx:128,navss_main_saul0_rx:[114,128],navss_main_saul0_tx:[114,128],navss_main_udmap0_rx:[100,114,128],navss_main_udmap0_tx:[100,114,128],navss_main_vpac_dmpac_rx:128,navss_main_vpac_dmpac_tx:128,navss_main_vpac_tc0_cc_rx:114,navss_main_vpac_tc0_cc_tx:114,navss_main_vpac_tc1_cc_rx:[114,128],navss_main_vpac_tc1_cc_tx:[114,128],navss_mcu_pdma_adc_rx:[100,114,128],navss_mcu_pdma_adc_tx:[100,114,128],navss_mcu_pdma_cpsw0_rx:[100,114,128],navss_mcu_pdma_cpsw0_tx:[100,114,128],navss_mcu_pdma_mcu0_rx:[100,114,128],navss_mcu_pdma_mcu0_tx:[100,114,128],navss_mcu_pdma_mcu1_rx:[100,114,128],navss_mcu_pdma_mcu1_tx:[100,114,128],navss_mcu_pdma_mcu2_rx:[100,114,128],navss_mcu_pdma_mcu2_tx:[100,114,128],navss_mcu_saul0_rx:[100,114,128],navss_mcu_saul0_tx:[100,114,128],navss_mcu_udmap0_rx:[100,114,128],navss_mcu_udmap0_tx:[100,114,128],necessari:[7,13,27,30,136,145],need:[0,2,3,9,10,11,13,20,21,23,24,25,26,133,138,140,143,144,145],never:136,newer:5,next:[2,25,26,136,144],nich:26,nist:134,nmfi_en:13,nobmp:[21,140,141,144],node:144,non:[0,10,11,12,13,15,21,24,26,27,34,47,48,63,64,74,78,79,89,94,95,104,108,109,118,123,132,134,136,137,140,144],none:[23,26,47,63,78,94,108,137,140,142],nonsec_a53_1_response_tx:42,nonsec_a53_2_response_tx:42,nonsec_a53_3_response_tx:42,nonsec_a72_2_notify_tx:[103,117,131],nonsec_a72_2_response_tx:[103,117,131],nonsec_a72_3_notify_tx:[103,117,131],nonsec_a72_3_response_tx:[103,117,131],nonsec_a72_4_notify_tx:[103,117,131],nonsec_a72_4_response_tx:[103,117,131],nonsec_c6x_0_1_notify_tx:117,nonsec_c6x_0_1_response_tx:117,nonsec_c6x_1_1_notify_tx:117,nonsec_c6x_1_1_response_tx:117,nonsec_c7x_0_1_notify_tx:131,nonsec_c7x_0_1_response_tx:131,nonsec_c7x_1_1_notify_tx:131,nonsec_c7x_1_1_response_tx:131,nonsec_c7x_1_notify_tx:117,nonsec_c7x_1_response_tx:117,nonsec_dmsc2dm_notify_tx:[103,117],nonsec_dmsc2dm_response_tx:[103,117],nonsec_gpu_0_notify_tx:[117,131],nonsec_gpu_0_response_tx:[117,131],nonsec_gpu_response_tx:42,nonsec_high_priority_rx:[103,117,131],nonsec_icssg_0_notify_tx:117,nonsec_icssg_0_response_tx:[42,117],nonsec_low_priority_rx:[42,103,117,131],nonsec_m4_0_response_tx:42,nonsec_main_0_r5_0_notify_tx:[103,117,131],nonsec_main_0_r5_0_response_tx:[103,117,131],nonsec_main_0_r5_1_response_tx:42,nonsec_main_0_r5_2_notify_tx:[103,117,131],nonsec_main_0_r5_2_response_tx:[103,117,131],nonsec_main_0_r5_3_response_tx:42,nonsec_main_1_r5_0_notify_tx:[117,131],nonsec_main_1_r5_0_response_tx:[117,131],nonsec_main_1_r5_2_notify_tx:[117,131],nonsec_main_1_r5_2_response_tx:[117,131],nonsec_mcu_0_r5_0_notify_tx:[103,117,131],nonsec_mcu_0_r5_0_response_tx:[103,117,131],nonsec_mcu_0_r5_2_notify_tx:[103,117,131],nonsec_mcu_0_r5_2_response_tx:[103,117,131],nonsec_notify_resp_rx:[103,117,131],nonsec_tifs2dm_notify_tx:131,nonsec_tifs2dm_response_tx:[42,131],normal:[3,5,6,7,8,9,10,11,12,13,14,16,18,19,21,22,23,25,26,27,138,144],notat:21,note:[0,5,6,8,13,20,27,30,31,37,44,51,59,61,67,75,77,82,91,93,98,105,107,112,120,122,126,137,140,144],notif:[2,3,23,24,25,26,27],notifi:[3,26,73,88,103,117,131],notify_resp:[73,88,103,117,131],now:[15,21,24,25,26,133,138],num:5,num_comp:24,num_elem:24,num_match_iter:13,num_par:5,num_parents32:5,num_resourc:26,num_wait_iter:13,number:[2,3,5,6,8,11,12,13,14,15,16,20,24,25,26,27,30,41,42,55,57,62,71,73,86,88,102,103,116,117,130,131,133,136,140,141,142,144],numpar:5,nvic:[35,49,65,80],obtain:[19,21,134,137,142,144],occup:11,occur:[12,13,20,30,137],ocmc:[23,26,27],oct:[21,140,141,144],octet:[21,140],oem:140,oes_reg_index:30,ofc:25,off:[5,6,13,30],offer:[2,136,138],offici:25,offset:[12,13,24,30,33,46,141],often:[2,136],oid:[21,141],old:5,older:[5,144],onc:[5,6,13,20,24,25,26,30,36,50,66,81,97,111,125,134,136,144,145],one:[0,5,11,13,14,15,20,21,23,25,26,27,31,44,59,75,91,105,120,133,134,136,137,138,140,142,144],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,133,134,136,137,138,140,141,142,143,144,145],onto:23,open:[21,26,140,142,144,145],openssl:144,oper:[0,2,5,6,10,12,13,15,16,17,20,21,25,26,27,30,133,134,136,138,143,144],opt:[21,140,144],optim:[24,133],option:[0,2,5,8,11,12,13,20,23,24,26,27,31,43,44,58,59,74,75,89,91,104,105,118,120,132,134,135,144],order:[2,6,11,12,13,23,24,25,26,27,30,61,77,93,107,122,133,137,140,142,143,144],order_id:11,orderid:[11,12],organ:[31,44,59,75,91,105,120,133,136,138],origin:[5,11,12,25,138],origpar:5,os1:[34,48],os2:[34,48],os_irq:124,osal:30,ospi_lvl_intr:110,otfa_intr_err_pend:110,otg_lvl:[65,80],otgirq:[96,110,124],other:[0,2,5,6,8,11,12,13,15,17,19,20,21,23,26,27,30,133,134,136,137,138,142,143,144,145],otherwis:[2,5,8,12,26,27,144],otp:[4,23,30,90,139,146],otp_config:27,otp_entri:27,otp_rev_id_sbl:18,otp_rev_id_sec_brdcfg:18,otp_rev_id_sysfw:18,out:[6,13,134,137,138,140,143,144,145],outer:21,outfifo_level:110,outform:144,outgo:[31,44,59,75,91,105,120],outgroup_level:110,outl_intr:[65,80,110],outp:[96,110,124],output:[5,8,12,21,26,30,31,44,59,75,91,105,120,138,143,144],output_binary_fil:26,outsid:[139,146],over:[2,13,22,24,27,30,133,145],overal:[6,13,23,26],overhead:13,overlap:[26,33,35,40,46,49,54,61,65,68,70,77,80,83,85,93,96,99,101,107,110,113,115,122,124,127,129,135],overrid:[13,21,137],overridden:137,overview:[2,142],ovrd:21,own:[5,10,11,12,13,23,24,26,47,61,63,77,78,93,94,107,108,122,134,136,137,142],owner:[10,11,12,13,26,30,47,63,78,94,108,136,137,142],owner_index:16,owner_permission_bit:16,owner_privid:16,ownership:[13,16,27,133,142],packet:[12,30],pad:[138,143],page:0,pair:[17,27,30,142],parallel:[0,24],paramet:[2,3,5,6,7,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,31,32,33,35,39,40,44,45,46,49,53,54,59,60,61,65,68,69,70,75,76,77,80,83,84,85,91,92,93,96,99,100,101,105,106,107,110,113,114,115,120,121,122,124,127,128,129,135,138],paramt:23,parent32:5,parent:[5,30,31,44,59,75,91,105,120],pars:[17,24,30],parser:21,part1:140,part:[7,11,12,13,17,21,24,25,30,33,35,39,40,46,49,53,54,61,65,68,69,70,77,80,83,84,85,93,96,99,100,101,107,110,113,114,115,122,124,127,128,129,133,140,144,145],parti:0,particular:[13,31,32,44,45,59,60,75,76,91,92,105,106,120,121],partit:[30,135],pass:[5,6,7,9,11,12,21,23,25,26,27,144],patch:[3,30],patch_vers:3,path:[5,42,57,73,88,103,117,131,137,144],pattern:141,paus:[12,30],payload:[2,20,21,143,144],pbu:141,pcie0_pend:[65,80],pcie10_pend:[65,80],pcie11_pend:[65,80],pcie12_pend:[65,80],pcie13_pend:[65,80],pcie14_pend:[65,80],pcie1_pend:[65,80],pcie2_pend:[65,80],pcie3_pend:[65,80],pcie4_pend:[65,80],pcie5_pend:[65,80],pcie6_pend:[65,80],pcie7_pend:[65,80],pcie8_pend:[65,80],pcie9_pend:[65,80],pcie_cpts_comp:[49,65,80,96,110,124],pcie_cpts_genf0:[49,65,80,96,110,124],pcie_cpts_hw1_push:[49,65,80,96,110,124],pcie_cpts_hw2_push:[49,65,80,96,110,124],pcie_cpts_pend:[65,80,96,110,124],pcie_cpts_sync:[49,65,80,96,110,124],pcie_downstream_puls:[96,110,124],pcie_dpa_puls:[96,124],pcie_error_puls:[96,110,124],pcie_flr_puls:[96,110,124],pcie_hot_reset_puls:[96,110,124],pcie_legacy_puls:[96,110,124],pcie_link_state_puls:[96,110,124],pcie_local_level:[96,110,124],pcie_phy_level:[96,110,124],pcie_ptm_valid_puls:[49,96,110,124],pcie_pwr_state_puls:[96,110,124],pd_get:30,pd_init:30,pd_inv_dep_data:30,pd_put:30,pd_rstdne_timeout:30,pd_trans_timeout:30,pdk:17,pdma_cpsw0_rx:[69,84],pdma_cpsw0_tx:[69,84],pdma_debug_cc_rx:[69,84],pdma_debug_main_rx:[69,84],pdma_debug_mcu_rx:[69,84],pdma_main0_mcan0_rx:39,pdma_main0_mcan0_tx:39,pdma_main0_mcasp0_rx:[69,84],pdma_main0_mcasp0_tx:[69,84],pdma_main0_mcasp1_rx:[69,84],pdma_main0_mcasp1_tx:[69,84],pdma_main0_mcasp2_rx:[69,84],pdma_main0_mcasp2_tx:[69,84],pdma_main0_mcspi0_rx:[39,53],pdma_main0_mcspi0_tx:[39,53],pdma_main0_mcspi1_rx:[39,53],pdma_main0_mcspi1_tx:[39,53],pdma_main0_mcspi2_rx:[39,53],pdma_main0_mcspi2_tx:[39,53],pdma_main0_mcspi3_rx:53,pdma_main0_mcspi3_tx:53,pdma_main0_uart0_rx:53,pdma_main0_uart0_tx:53,pdma_main0_uart1_rx:53,pdma_main0_uart1_tx:53,pdma_main1_adc0_rx:53,pdma_main1_mcan0_rx:53,pdma_main1_mcan0_tx:53,pdma_main1_mcan1_rx:53,pdma_main1_mcan1_tx:53,pdma_main1_mcspi4_rx:53,pdma_main1_mcspi4_tx:53,pdma_main1_spi0_rx:[69,84],pdma_main1_spi0_tx:[69,84],pdma_main1_spi1_rx:[69,84],pdma_main1_spi1_tx:[69,84],pdma_main1_spi2_rx:[69,84],pdma_main1_spi2_tx:[69,84],pdma_main1_spi3_rx:[69,84],pdma_main1_spi3_tx:[69,84],pdma_main1_spi4_rx:[69,84],pdma_main1_spi4_tx:[69,84],pdma_main1_uart0_rx:39,pdma_main1_uart0_tx:39,pdma_main1_uart1_rx:39,pdma_main1_uart1_tx:39,pdma_main1_uart2_rx:[39,53],pdma_main1_uart2_tx:[39,53],pdma_main1_uart3_rx:[39,53],pdma_main1_uart3_tx:[39,53],pdma_main1_uart4_rx:[39,53],pdma_main1_uart4_tx:[39,53],pdma_main1_uart5_rx:[39,53],pdma_main1_uart5_tx:[39,53],pdma_main1_uart6_rx:[39,53],pdma_main1_uart6_tx:[39,53],pdma_main1_usart0_rx:[69,84],pdma_main1_usart0_tx:[69,84],pdma_main1_usart1_rx:[69,84],pdma_main1_usart1_tx:[69,84],pdma_main1_usart2_rx:[69,84],pdma_main1_usart2_tx:[69,84],pdma_mcasp_mcasp0_rx:39,pdma_mcasp_mcasp0_tx:39,pdma_mcasp_mcasp1_rx:39,pdma_mcasp_mcasp1_tx:39,pdma_mcasp_mcasp2_rx:39,pdma_mcasp_mcasp2_tx:39,pdma_mcu0_adc12_rx:[69,84],pdma_mcu0_adc12_tx:[69,84],pdma_mcu1_mcan0_rx:[69,84],pdma_mcu1_mcan0_tx:[69,84],pdma_mcu1_mcan1_rx:[69,84],pdma_mcu1_mcan1_tx:[69,84],pdma_mcu1_spi0_rx:[69,84],pdma_mcu1_spi0_tx:[69,84],pdma_mcu1_spi1_rx:[69,84],pdma_mcu1_spi1_tx:[69,84],pdma_mcu1_spi2_rx:[69,84],pdma_mcu1_spi2_tx:[69,84],pdma_mcu1_usart0_rx:[69,84],pdma_mcu1_usart0_tx:[69,84],peer:30,pem:144,pend:6,pend_intr:[65,80,96,110,124],per0:[36,50,66,81,97,111,125],per1:[36,50,66,81,111,125],per:[2,11,12,13,23,24,25,26,27,30,31,44,59,62,75,91,105,120,134,137,144],perf_ctrl:12,perf_ctrl_timeout_cnt:12,perform:[2,7,10,11,12,13,15,16,19,20,21,22,25,26,27,30,119,133,134,136,137,138,139,142,146],peripher:[0,8,25,26,43,58,74,89,104,118,132,133,135,140],perman:136,permiss:[11,16,27,47,63,78,94,108,136,142],permit:[13,23,32,34,37,41,42,43,45,48,51,55,57,58,60,64,67,71,73,74,76,79,82,86,88,89,92,95,98,102,103,104,106,109,112,116,117,118,119,121,123,126,130,131,132,133],perspect:[24,31,44,59,75,91,105,120,137],physic:[2,3,13,19,23,25,26,27,37,51,67,82,98,112,126,133,144],pick:21,piec:[3,136],pin:25,pinmux:25,pipelin:13,piyali:26,pka:[0,142],pkh:138,pktdma:[0,2,12],pktdma_cfg:39,pktdma_rx:[39,53,128],pktdma_rx_chan_error:[35,49,124],pktdma_rx_flow_complet:[35,49,124],pktdma_rx_flow_firewal:[35,49,124],pktdma_rx_flow_starv:[35,49,124],pktdma_tx:[39,53,128],pktdma_tx_chan_error:[35,49,124],pktdma_tx_flow_complet:[35,49,124],place:[2,5,10,13,21,23,24,26,27,138,140,144],placement:2,plain:[13,23,26,140],plain_key_cnt:140,plain_key_rev:140,plain_keywr_min_vers:140,plain_mek_opt:140,plain_mpk_opt:140,plain_msv:140,plain_swrev_sbl:140,plain_swrev_sec_brdcfg:140,plain_swrev_sysfw:140,plaintext:140,platform:[22,135],pleas:[6,13,20,21,23,25,26,27,133,135,136,137,140,142,143,144,145],pll:[25,90],pllfrac2_ssmod_16fft_main_0:111,pllfrac2_ssmod_16fft_main_13:111,pllfrac2_ssmod_16fft_main_14:111,pllfrac2_ssmod_16fft_main_15:111,pllfrac2_ssmod_16fft_main_16:111,pllfrac2_ssmod_16fft_main_17:111,pllfrac2_ssmod_16fft_main_18:111,pllfrac2_ssmod_16fft_main_19:111,pllfrac2_ssmod_16fft_main_1:111,pllfrac2_ssmod_16fft_main_23:111,pllfrac2_ssmod_16fft_main_25:111,pllfrac2_ssmod_16fft_main_2:111,pllfrac2_ssmod_16fft_main_3:111,pllfrac2_ssmod_16fft_main_4:111,pllfrac2_ssmod_16fft_main_5:111,pllfrac2_ssmod_16fft_main_6:111,pllfrac2_ssmod_16fft_main_7:111,pllfrac2_ssmod_16fft_main_8:111,pllfrac2_ssmod_16fft_mcu_0:111,pllfrac2_ssmod_16fft_mcu_1:111,pllfrac2_ssmod_16fft_mcu_2:111,pllfracf2_ssmod_16fft_main_0:125,pllfracf2_ssmod_16fft_main_12:125,pllfracf2_ssmod_16fft_main_14:125,pllfracf2_ssmod_16fft_main_16:125,pllfracf2_ssmod_16fft_main_17:125,pllfracf2_ssmod_16fft_main_19:125,pllfracf2_ssmod_16fft_main_1:125,pllfracf2_ssmod_16fft_main_25:125,pllfracf2_ssmod_16fft_main_26:125,pllfracf2_ssmod_16fft_main_2:125,pllfracf2_ssmod_16fft_main_3:125,pllfracf2_ssmod_16fft_main_4:125,pllfracf2_ssmod_16fft_main_5:125,pllfracf2_ssmod_16fft_main_6:125,pllfracf2_ssmod_16fft_main_7:125,pllfracf2_ssmod_16fft_main_8:125,pllfracf2_ssmod_16fft_mcu_0:125,pllfracf2_ssmod_16fft_mcu_1:125,pllfracf2_ssmod_16fft_mcu_2:125,pllfracf_ssmod_16fft_main_0:[36,50,97],pllfracf_ssmod_16fft_main_12:[36,50,97,111],pllfracf_ssmod_16fft_main_14:[50,97],pllfracf_ssmod_16fft_main_15:36,pllfracf_ssmod_16fft_main_16:36,pllfracf_ssmod_16fft_main_17:36,pllfracf_ssmod_16fft_main_1:[36,50,97],pllfracf_ssmod_16fft_main_2:[36,50],pllfracf_ssmod_16fft_main_3:97,pllfracf_ssmod_16fft_main_4:97,pllfracf_ssmod_16fft_main_8:[36,50,97],pllfracf_ssmod_16fft_mcu_0:[36,50,97],pllfracf_ssmod_16fft_mcu_1:97,pllfracf_ssmod_16fft_mcu_2:97,plu:12,pm_bcfg_hash:21,pm_dev_init:30,pm_init:30,pm_sys_reset:30,pmboardcfghash:[21,138],pme_gen_lvl:[65,80],pmmc:5,point:[3,13,17,20,24,25,26,30,133,144],pointer:[5,11,12,23,25,26,27,138],pointrpend:[65,80,96,110,124],polic:[2,13],polici:142,poll:[5,20],pool:13,popul:[2,19,24,25,26,27,134,138,140,141,143],por:136,port:[19,20,21,137,140,144],portion:[26,27,142,145],posit:[6,30,141],possess:134,possibl:[3,5,6,11,13,26,134],post:[26,30],potenti:30,power:[0,3,6,7,13,23,28,31,32,44,45,59,60,75,76,91,92,105,106,120,121,144,146],powerdomain:30,pppp:144,pr1_edc0_latch0_in:[35,49,65,80,110],pr1_edc0_latch1_in:[35,49,65,80,110],pr1_edc0_sync0_out:[35,49,65,80,110],pr1_edc0_sync1_out:[35,49,65,80,110],pr1_edc1_latch0_in:[49,65,80,110],pr1_edc1_latch1_in:[49,65,80,110],pr1_edc1_sync0_out:[49,65,80,110],pr1_edc1_sync1_out:[49,65,80,110],pr1_host_intr_pend:[65,80,110],pr1_host_intr_req:[35,49,65,80,110],pr1_iep0_cap_intr_req:[35,49,65,80,110],pr1_iep0_cmp_intr_req:[35,49,65,80,110],pr1_iep1_cap_intr_req:[49,65,80,110],pr1_iep1_cmp_intr_req:[49,65,80,110],pr1_rx_sof_intr_req:[65,80,110],pr1_slv_intr:[35,49,65,80,110],pr1_tx_sof_intr_req:[65,80,110],precaut:23,preclud:26,predefin:[133,135,136],prefix:2,prepar:[2,24],prepend:2,present:[2,3,5,12,20,24,27,30,134,144],preserv:21,presum:23,prevent:[6,13,15,25,26,133,136,137,142,144],previou:133,previous:13,prf:134,primari:[2,19,20,26,27,133,141,142],prime:24,primer:[139,146],print:[30,144],print_freq:5,printf:5,prior:[5,6,8,12,13,30],prioriti:[2,12,23,26,30],priv:[16,21,30],privat:[138,140,141,143],privid:134,priviledg:2,privileg:[2,21,47,63,78,94,108,137,144],privilig:134,probabl:13,proc_access_list:27,proc_access_mast:27,proc_access_secondari:27,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146],proc_id:13,proce:144,procedur:[134,144],proceess:19,process:[0,2,3,5,6,7,8,9,11,12,13,16,19,20,21,23,24,27,34,41,42,48,55,57,64,71,73,79,86,88,95,102,103,109,116,117,123,130,131,135,136,140,143,144,145],processor:[0,2,4,8,21,23,26,34,42,48,57,64,73,79,88,90,95,103,109,117,123,131,144,145],processor_access_list:27,processor_acl_list:27,processor_id:[13,27],produc:134,product:[25,133,144],profil:23,program:[2,6,8,9,10,11,12,16,17,18,21,25,26,27,30,36,50,66,81,97,111,125,140,141,145],programm:[11,15,136],programmed_st:[5,6],progress:30,project:26,prompt:[21,140,141,144],proper:[2,25],properli:[25,30],protect:[0,17,21,25,27,133,134,136,137,138,140,143,145],protocol:[2,12,144],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,140,144],proxi:[0,2,4,5,8,10,12,16,23,27,30,90,137],proxy_cfg:[9,30],proxy_cfg_respons:9,proxy_init:30,proxy_oes_get:30,proxy_oes_set:30,psc:[6,13,25,30],psc_inv_data:30,pseudo:[5,134],pseudorandom:134,psi:[0,2,4,12,30,90],psil:[10,27,142],psil_dst_thread:30,psil_init:30,psil_pair:30,psil_read:30,psil_src_thread:30,psil_src_thread_p:30,psil_thread:30,psil_thread_cfg_reg_addr:30,psil_thread_cfg_reg_val_hi:30,psil_thread_cfg_reg_val_lo:30,psil_thread_dis:30,psil_thread_en:30,psil_to:12,psil_to_tout:12,psil_to_tout_cnt:12,psil_unpair:30,psil_writ:30,psinfo:30,psuedo:5,pub:21,pub_boardcfg_rm_tisci:26,pulsar_0:[63,78,94,108],pulsar_1:[63,78,94,108],purpos:[0,13,21,30,34,48,64,79,95,109,123,134,135,136,138,142,144],put:[30,140],put_actflag_aesenc_bmek:140,put_actflag_aesenc_bmpkh:140,put_actflag_aesenc_ext_otp:140,put_actflag_aesenc_smek:140,put_actflag_aesenc_smpkh:140,put_actflag_plain_key_cnt:140,put_actflag_plain_key_rev:140,put_actflag_plain_mek_opt:140,put_actflag_plain_mpk_opt:140,put_actflag_plain_msv:140,put_actflag_plain_swrev_sbl:140,put_actflag_plain_swrev_sec_brdcfg:140,put_actflag_plain_swrev_sysfw:140,put_aesenc_bmek:140,put_aesenc_bmpkh:140,put_aesenc_ext_otp:140,put_aesenc_smek:140,put_aesenc_smpkh:140,put_enc_aes_kei:140,put_enc_bmpk_signed_aes_kei:140,put_enc_smpk_signed_aes_kei:140,put_indx_aesenc_ext_otp:140,put_iv_aesenc_bmek:140,put_iv_aesenc_bmpkh:140,put_iv_aesenc_ext_otp:140,put_iv_aesenc_smek:140,put_iv_aesenc_smpkh:140,put_plain_key_cnt:140,put_plain_key_rev:140,put_plain_keywr_min_v:140,put_plain_mek_opt:140,put_plain_mpk_opt:140,put_plain_msv:140,put_plain_swrev_sbl:140,put_plain_swrev_sec_brdcfg:140,put_plain_swrev_sysfw:140,put_rs_aesenc_bmek:140,put_rs_aesenc_bmpkh:140,put_rs_aesenc_ext_otp:140,put_rs_aesenc_smek:140,put_rs_aesenc_smpkh:140,put_size_aesenc_bmek:140,put_size_aesenc_bmpkh:140,put_size_aesenc_ext_otp:140,put_size_aesenc_smek:140,put_size_aesenc_smpkh:140,put_size_enc_a:140,put_size_enc_bmpk_signed_a:140,put_size_enc_smpk_signed_a:140,put_wprp_aesenc_ext_otp:140,qmode:11,qos:12,qqqq:144,queri:[5,15,16,26,136],query_freq_resp:5,question:16,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,30],quick:[133,135],quietli:[11,12],quirk:0,r5_0:[34,48,64,73,79,88,95,109,123],r5_1:[48,64,73,79,88,109,123],r5_2:[64,73,79,88],r5_3:[64,73,79,88],r5_cl0_c0:[67,82,144],r5_cl0_c1:[67,82,144],r5_lpsc:13,r5_reset:13,r5f:[0,2,13,50,97,111,125],r5fss0_core0:[37,42,51,57,98,103,112,117,126,131],r5fss0_core1:[51,57,98,103,112,117,126,131],r5fss1_core0:[51,57,112,117,126,131],r5fss1_core1:[51,57,112,117,126,131],ra_init:30,ra_inst:26,ram:[3,9,13],random:[21,134,138,140,143,144],randomli:[17,134],randomstr:[21,138],rang:[3,5,9,11,12,20,23,30,33,35,39,40,41,46,49,53,54,55,61,64,65,68,69,70,71,77,79,80,83,84,85,86,93,96,99,100,101,102,107,110,113,114,115,116,122,124,127,128,129,130],range_num:26,range_num_sec:26,range_start:26,range_start_sec:26,rapidli:5,rare:5,rat:13,rat_exp_intr:110,rate:[5,13],rather:5,rational:13,raw:138,rchan_rcfg:12,rchan_rcq:12,rchan_rflow_rng:12,rchan_rpri_ctrl:12,rchan_rst_sch:12,rchan_thrd_id:10,read:[2,3,4,9,11,12,13,14,17,20,21,22,25,27,30,36,42,47,50,57,63,66,73,78,81,88,94,97,103,108,111,117,125,131,133,134,137,139,140,142,144,145,146],readabl:[3,30,31,44,59,75,91,105,120],readback:137,readi:[3,13,24],real:[5,8,10,11,12,26],realli:133,reamin:27,reason:[11,13,23,25,26,133,136],reboot:[30,134,136],rec_intr_pend:[65,80,96,110,124],receipt:[25,27],receiv:[2,3,5,10,13,23,27,30,33,46,61,65,77,80,93,96,107,110,122,124,134,145],recept:26,reciev:[0,24],recommend:[23,25,26,133,134],reconfigur:[7,23,25,145],record:11,recov:13,recoveri:[7,13,27],reduc:[26,27,138,140,141],redund:[140,141],ref:[8,10,11,12,26],refer:[0,2,5,6,13,17,23,24,25,26,27,36,47,50,63,66,78,81,94,97,108,111,125,133,135,136,137,140,141,142,143,144,145],reflect:[21,24,25,26,144],refresh:136,regard:[0,2,6,12],regardless:[5,6],region:[0,9,10,11,12,30,135,136,142,145],regist:[2,5,8,9,11,12,13,14,15,16,20,21,25,26,27,30,36,50,66,81,97,111,125,134,136,141],regular:[23,26],reject:[12,23,26,33,35,40,46,49,54,61,65,68,70,77,80,83,85,93,96,99,101,107,110,113,115,122,124,127,129],rel:5,relat:[12,134,142],relationship:3,releas:[0,2,6,26,27,134,142,145],release_processor:13,relev:[13,21,133],reli:138,relinquish:13,reloc:3,remain:[0,3,5,20,25,27,133,137,138,140,144],remot:10,remov:[23,145],reorder:144,repeat:[20,133],replac:[11,21,135,140,141],repons:0,report:[13,26,30,144],repres:[5,21,26,30,31,32,34,37,41,42,44,45,48,51,55,57,59,60,64,67,71,73,75,76,79,82,86,88,91,92,95,98,102,103,105,106,109,112,116,117,120,121,123,126,130,131,141],represent:[21,141],reprogram:137,req:[21,140,141,144],req_distinguished_nam:[21,140,141,144],request:[0,3,5,6,7,10,14,15,16,17,18,19,22,23,24,25,26,27,30,33,35,39,40,46,49,53,54,61,65,68,69,70,77,80,83,84,85,93,96,99,100,101,107,110,113,114,115,122,124,127,128,129,134,145],request_processor:13,requir:[0,2,5,6,8,11,13,16,19,20,21,23,25,26,27,30,33,35,39,40,46,49,53,54,61,65,68,69,70,77,80,83,84,85,93,96,99,100,101,107,110,113,114,115,122,124,127,128,129,133,134,135,137,138,140,141,142,143,144,145],requisit:5,resasg:26,resasg_entri:26,resasg_entries_s:26,resasg_firewall_cfg:30,resasg_fwl_ch:30,resasg_fwl_id:30,resasg_subtype_bcdma_block_copy_chan:[41,55],resasg_subtype_bcdma_ring_block_copy_chan:[41,55],resasg_subtype_bcdma_ring_split_tr_rx_chan:[41,55,130],resasg_subtype_bcdma_ring_split_tr_tx_chan:[41,55,130],resasg_subtype_bcdma_split_tr_rx_chan:[41,55,130],resasg_subtype_bcdma_split_tr_tx_chan:[41,55,130],resasg_subtype_global_event_sevt:[41,55,71,86,102,116,130],resasg_subtype_global_event_trigg:[41,55,71,86,102,116,130],resasg_subtype_ia_bcdma_chan_data_completion_o:[41,55],resasg_subtype_ia_bcdma_chan_error_o:[41,55],resasg_subtype_ia_bcdma_chan_ring_completion_o:[41,55],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[41,55,130],resasg_subtype_ia_bcdma_rx_chan_error_o:[41,55,130],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[41,55,130],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[41,55,130],resasg_subtype_ia_bcdma_tx_chan_error_o:[41,55,130],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[41,55,130],resasg_subtype_ia_pktdma_rx_chan_error_o:[41,55,130],resasg_subtype_ia_pktdma_rx_flow_completion_o:[41,55,130],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[41,55,130],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[41,55,130],resasg_subtype_ia_pktdma_tx_chan_error_o:[41,55,130],resasg_subtype_ia_pktdma_tx_flow_completion_o:[41,55,130],resasg_subtype_ia_timermgr_evt_o:[41,55,130],resasg_subtype_ia_vint:[41,55,71,86,102,116,130],resasg_subtype_ir_output:[41,55,71,86,102,116,130],resasg_subtype_pktdma_cpsw_rx_chan:[41,55],resasg_subtype_pktdma_cpsw_tx_chan:[41,55],resasg_subtype_pktdma_flow_cpsw_rx_chan:[41,55],resasg_subtype_pktdma_flow_icssg_0_rx_chan:55,resasg_subtype_pktdma_flow_icssg_1_rx_chan:55,resasg_subtype_pktdma_flow_saul_rx_0_chan:[41,55,130],resasg_subtype_pktdma_flow_saul_rx_1_chan:[41,55,130],resasg_subtype_pktdma_flow_saul_rx_2_chan:[41,55,130],resasg_subtype_pktdma_flow_saul_rx_3_chan:[41,55,130],resasg_subtype_pktdma_flow_unmapped_rx_chan:[41,55],resasg_subtype_pktdma_icssg_0_rx_chan:55,resasg_subtype_pktdma_icssg_0_tx_chan:55,resasg_subtype_pktdma_icssg_1_rx_chan:55,resasg_subtype_pktdma_icssg_1_tx_chan:55,resasg_subtype_pktdma_ring_cpsw_rx_chan:[41,55],resasg_subtype_pktdma_ring_cpsw_tx_chan:[41,55],resasg_subtype_pktdma_ring_icssg_0_rx_chan:55,resasg_subtype_pktdma_ring_icssg_0_tx_chan:55,resasg_subtype_pktdma_ring_icssg_1_rx_chan:55,resasg_subtype_pktdma_ring_icssg_1_tx_chan:55,resasg_subtype_pktdma_ring_saul_rx_0_chan:[41,55,130],resasg_subtype_pktdma_ring_saul_rx_1_chan:[41,55,130],resasg_subtype_pktdma_ring_saul_rx_2_chan:[41,55,130],resasg_subtype_pktdma_ring_saul_rx_3_chan:[41,55,130],resasg_subtype_pktdma_ring_saul_tx_0_chan:[41,55,130],resasg_subtype_pktdma_ring_saul_tx_1_chan:[41,55,130],resasg_subtype_pktdma_ring_unmapped_rx_chan:[41,55],resasg_subtype_pktdma_ring_unmapped_tx_chan:[41,55],resasg_subtype_pktdma_saul_rx_0_chan:[41,55,130],resasg_subtype_pktdma_saul_rx_1_chan:[41,55,130],resasg_subtype_pktdma_saul_rx_2_chan:[41,55,130],resasg_subtype_pktdma_saul_rx_3_chan:[41,55,130],resasg_subtype_pktdma_saul_tx_0_chan:[41,55,130],resasg_subtype_pktdma_saul_tx_1_chan:[41,55,130],resasg_subtype_pktdma_unmapped_rx_chan:[41,55],resasg_subtype_pktdma_unmapped_tx_chan:[41,55],resasg_subtype_proxy_proxi:[71,86,102,116,130],resasg_subtype_ra_error_o:[41,55,71,86,102,116,130],resasg_subtype_ra_generic_ipc:55,resasg_subtype_ra_gp:[71,86,102,116,130],resasg_subtype_ra_monitor:[26,71,86,102,116,130],resasg_subtype_ra_udmap_rx:[71,86,102,116,130],resasg_subtype_ra_udmap_rx_h:[71,86,102,116,130],resasg_subtype_ra_udmap_rx_uh:[102,116,130],resasg_subtype_ra_udmap_tx:[71,86,102,116,130],resasg_subtype_ra_udmap_tx_ext:[71,86,116,130],resasg_subtype_ra_udmap_tx_h:[71,86,102,116,130],resasg_subtype_ra_udmap_tx_uh:[102,116,130],resasg_subtype_ra_virtid:[41,55,71,86,102,116,130],resasg_subtype_udmap_global_config:[41,55,71,86,102,116,130],resasg_subtype_udmap_invalid_flow_o:[71,86,102,116,130],resasg_subtype_udmap_rx_chan:[71,86,102,116,130],resasg_subtype_udmap_rx_flow_common:[71,86,102,116,130],resasg_subtype_udmap_rx_hchan:[71,86,102,116,130],resasg_subtype_udmap_rx_uhchan:[102,116,130],resasg_subtype_udmap_tx_chan:[71,86,102,116,130],resasg_subtype_udmap_tx_echan:[71,86,116,130],resasg_subtype_udmap_tx_hchan:[71,86,102,116,130],resasg_subtype_udmap_tx_uhchan:[102,116,130],resasg_utyp:30,resasg_validate_host:30,resasg_validate_resourc:30,resend:[7,20],resent:20,reserv:[2,3,5,6,11,12,13,17,21,24,25,26,27,30,33,35,39,40,46,49,53,54,61,65,68,69,70,77,80,83,84,85,93,96,99,100,101,107,110,113,114,115,122,124,127,128,129,140,142,144,145],reset:[2,4,5,6,13,20,21,30,119,135,136,143,144],resetdon:30,resetvec:21,resid:8,resourc:[0,3,6,7,13,16,23,27,28,32,33,35,40,43,45,46,47,49,54,58,60,61,63,64,65,68,70,74,76,77,78,79,80,83,85,89,90,92,93,94,96,99,101,104,106,107,108,110,113,115,118,121,122,124,127,129,132,133,146],resource_get:30,resource_get_range_num:30,resource_get_range_start:30,resource_get_secondary_host:30,resource_get_subtyp:30,resource_get_typ:30,respect:[138,140],respfreq_hz:5,respon:15,respond:[3,5],respons:[0,3,5,6,7,10,13,14,16,17,18,19,20,22,23,24,25,26,27,30,42,57,73,88,103,117,131,133,134,135,136,141,144,145],rest:[0,2,13,137,138,144,145],restor:[5,13],restrict:[12,30,137,142],result:[2,5,8,9,11,12,26,30,41,55,71,86,102,116,130,134,137,141],ret:5,retain:[134,145],retent:[5,6,30],retention_get:30,retention_put:30,retriev:[3,6,11,16,26,30],reus:21,rev:[17,26,140],revers:5,review:20,revis:[4,17,24,26,27,30,136,138,140,143],rflow_rf:12,rflow_rfa:12,rflow_rfb:12,rflow_rfc:12,rflow_rfd:12,rflow_rff:12,rflow_rfg:12,rflow_rfh:12,rflowfwstat:12,rflowfwstat_pend:12,rgx:109,right:[5,26],ring:[0,2,4,8,12,23,30,35,49,65,80,90,96,110,124,137,145],ring_ba_hi:11,ring_ba_lo:11,ring_ba_lo_hi:30,ring_ba_lo_lo:30,ring_configur:30,ring_control2:11,ring_count_hi:30,ring_count_lo:30,ring_get_cfg:30,ring_mod:30,ring_mon_cfg:[11,30],ring_mon_cfg_respons:11,ring_monitor_mod:30,ring_monitor_queu:30,ring_monitor_sourc:30,ring_oes_get:30,ring_oes_set:30,ring_orderid:[11,30],ring_siz:[11,30],ring_validate_index:30,ring_virtid:30,ringacc:11,ringacc_control:11,ringacc_data0:11,ringacc_data1:11,ringacc_occ_j:11,ringacc_queu:11,rm_bcfg_hash:21,rm_boardcfg:26,rm_core_init:30,rm_init:30,rma:140,rmboardcfghash:[21,138],role:23,rollback:[0,21,27,138,143],rom:[19,21,25,28,36,50,66,81,97,111,125,138,140,144,146],rom_msg_cert_auth_fail:24,rom_msg_cert_auth_pass:24,rom_msg_m3_to_r5_m3fw_result:24,rom_msg_r5_to_m3_m3fw:24,root:[0,2,18,19,23,26,136,137,138,140,144],round:23,rout:[12,26,30],router:[0,2,8,26],routin:134,row:[17,21,62,136,140,141],row_idx:15,row_mask:15,row_soft_lock:15,row_val:15,rsa:[0,140],rsdv2:21,rsdv3:21,rsvd1:21,rsvd2:21,rsvd3:21,rsvd:[2,27],rto:[0,2],rule:[21,26,137],rules_fil:26,run:[0,2,3,5,13,20,24,26,30,133,134,136,137,139,144,145,146],runtim:[4,20,26,27,30,43,58,74,89,90,104,118,132,143,144],rwcd:[47,63,78,94,108],rwd:[47,63,78,94,108],rx_atyp:12,rx_burst_siz:12,rx_chan:[61,77,93,107,122],rx_chan_typ:12,rx_desc_typ:12,rx_dest_qnum:12,rx_dest_tag_hi:12,rx_dest_tag_hi_sel:12,rx_dest_tag_lo:12,rx_dest_tag_lo_sel:12,rx_einfo_pres:12,rx_error_handl:12,rx_fdq0_sz0_qnum:12,rx_fdq0_sz1_qnum:12,rx_fdq0_sz2_qnum:12,rx_fdq0_sz3_qnum:12,rx_fdq1_qnum:12,rx_fdq1_sz0_qnum:12,rx_fdq2_qnum:12,rx_fdq2_sz0_qnum:12,rx_fdq3_qnum:12,rx_fdq3_sz0_qnum:12,rx_fetch_siz:12,rx_hchan:[61,77,93,107,122],rx_ignore_long:12,rx_ignore_short:12,rx_orderid:12,rx_pause_on_err:12,rx_prioriti:12,rx_ps_locat:12,rx_psinfo_pres:12,rx_qo:12,rx_sched_prior:12,rx_size_thresh0:12,rx_size_thresh1:12,rx_size_thresh2:12,rx_size_thresh_en:12,rx_sop_offset:12,rx_src_tag_hi:12,rx_src_tag_hi_sel:12,rx_src_tag_lo:12,rx_src_tag_lo_sel:12,rx_uhchan:[93,107,122],rxcq_qnum:12,sa2:2,sa2ul:[14,139,145,146],sa2ul_config:27,sa2ul_dkek_key_len:14,sa2ul_inst:14,sa3_ss0_pktdma_0:[33,40],sa3_ss0_ringacc_0:40,sa_ul_pka:[65,80,110,124],sa_ul_trng:[65,80,110,124],safeti:[0,135],salt:[21,138],same:[0,2,5,6,11,20,21,26,27,30,34,48,64,79,95,109,119,123,134,136,138,141,144],sane:13,satisfi:5,saul0_rx:[39,53,69,84,128],saul0_tx:[39,53,69,84,128],saul:27,saul_rx_0_chan:[33,40,46,54,122,129],saul_rx_1_chan:[33,40,46,54,122,129],saul_rx_2_chan:[33,40,46,54,122,129],saul_rx_3_chan:[33,40,46,54,122,129],saul_tx_0_chan:[33,40,46,54,122,129],saul_tx_1_chan:[33,40,46,54,122,129],save:11,sbl:[18,24,140],sbl_data:24,scalabl:26,scale:23,scaling_factor:23,scaling_profil:23,scan:13,scenario:[0,13],schedul:[12,26,30],scheme:133,sci:[2,15,16,19,23,24,25,27,30],sciserv:0,script:26,sdbg_debug_ctrl:21,sdk:2,search:5,sec:[20,140,144],sec_bcfg_enc_iv:21,sec_bcfg_enc_r:21,sec_bcfg_hash:21,sec_bcfg_key_derive_index:21,sec_bcfg_key_derive_salt:21,sec_bcfg_ver:21,sec_boot_ctrl:21,sec_dbg_config:27,sec_debug_core_sel:21,sec_proxi:129,secboardcfghash:[21,138],secboardcfgv:[21,138],secmgr_swrv_status_reg_i:141,second:[13,26],secondari:[8,26,30,140,141],secondary_host:[8,26],secondarybootload:24,secproxi:23,secreci:134,secret:[25,27,145],section:[2,11,12,13,21,24,26,27,31,33,35,39,40,44,46,47,49,53,54,59,61,63,65,68,69,70,75,77,78,80,83,84,85,91,93,94,96,99,100,101,105,107,108,110,113,114,115,120,122,124,127,128,129,133,134,137,142,143,144],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,23,24,25,26,28,29,31,32,33,34,35,36,37,38,39,40,41,43,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,104,105,106,107,108,109,110,111,112,113,114,115,116,118,119,120,121,122,123,124,125,126,127,128,129,130,132,133,134,135,136,137,139,141,142,146],see:[3,5,6,12,13,14,19,20,21,26,27,30,42,57,73,88,103,117,131,134,136,137,138,140,144],seen:30,select:[5,11,23,30,144],selector:[12,30],self:13,send:[2,3,5,11,23,24,25,26,27,30,41,55,71,86,102,116,130,137],send_receive_with_timeout:5,sender:[2,145],sensit:[133,142],sent:[2,3,5,18,22,23,24,25,26,27,30,36,50,66,81,97,111,125,137,138,145],separ:[0,2,11,13,23,26,27,134,138],seq:2,sequenc:[2,3,5,21,24,25,26,43,58,74,89,104,118,132,133,138,140,141,144,145],serv:[23,26],server:24,servic:[0,2,24,26,27,133,142],set:[0,2,3,5,6,9,10,11,12,15,18,20,21,23,25,26,27,30,36,43,50,58,66,74,81,89,97,104,111,118,125,132,133,134,136,137,138,140,141,142,144,145],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:30,set_module_reset:30,set_processor_config:[13,21],set_processor_control:13,set_processor_suspend_readi:13,sete:18,setup:[5,9,13,136],sever:3,sevt:[35,49,65,80,96,110,124],sfals:8,sgx544:[64,79],sha2:[0,21,138,143],sha512:[141,144],sha:[21,140],shall:[13,133],share:[3,6,26,61,77,93,107,122,134,144],shatyp:[21,141],shavalu:[21,141],she:0,shift:[12,141],should:[2,5,13,17,19,20,21,24,26,30,37,51,67,82,98,112,126,133,140,144],show:[21,26,138,144,145],shown:[2,21,26,137,138,143,144],shutdown:13,side:[14,22,133,134,136,140,145],sigend:140,sign:[17,18,19,20,23,25,26,27,30,139,140,144,146],signatur:[20,144],signific:141,significand:30,signing_config:144,silicon:[13,25],similar:[2,13,133,137,144],similarli:5,simpl:16,simplest:133,simplifi:5,simutan:23,sinc:[0,2,6,13,21,23,24,25,133],singl:[13,24,26,30,134,136,138,144],single_cor:13,singlecore_onli:13,situat:[24,134],size:[3,11,13,14,20,21,23,24,25,26,27,30,134,140,141],size_byt:11,sizeof:[5,23,141],skip:[21,144],slave:[2,137],slight:0,slightli:6,slot:[47,63,78,94,108],small:5,smaller:136,smek:[17,140],smpk:[17,140,141,144],smpkh:[17,140],snapshot:5,snippet:[5,141],snoop:13,soc:[0,2,3,5,6,7,8,9,10,11,12,13,17,20,21,23,24,25,26,27,30,32,33,34,35,36,37,39,40,41,42,43,45,46,48,49,50,51,53,54,55,56,57,58,60,61,62,64,65,66,67,68,69,70,71,72,73,74,76,77,79,80,81,82,83,84,85,86,87,88,89,92,93,95,96,97,98,99,100,101,102,103,104,106,107,109,110,111,112,113,114,115,116,117,118,119,121,122,123,124,125,126,127,128,129,130,131,132,133,135,136,137,140,142,145,146],soc_doc_am6_public_host_desc_host_list:23,soc_events_in:[110,124],soc_events_in_64:[117,131],soc_events_in_65:[117,131],soc_events_in_66:[117,131],soc_events_in_67:[117,131],soc_events_in_68:[117,131],soc_events_in_69:[117,131],soc_events_in_70:[117,131],soc_events_in_71:[117,131],soc_events_in_728:131,soc_events_in_729:131,soc_events_in_72:[117,131],soc_events_in_730:131,soc_events_in_731:131,soc_events_in_732:[117,131],soc_events_in_733:[117,131],soc_events_in_734:[117,131],soc_events_in_735:[117,131],soc_events_in_73:[117,131],soc_events_out_level:110,soc_phys_addr_t:16,soc_uid:[19,144],soft:136,softwar:[2,3,7,20,23,24,25,26,133,134,136,137,138,140,141,142,143,144],sofwar:18,some:[5,6,8,9,11,12,13,23,32,33,34,35,39,40,45,46,48,49,53,54,60,61,64,65,68,69,70,76,77,79,80,83,84,85,92,93,95,96,99,100,101,106,107,109,110,113,114,115,121,122,123,124,127,128,129,137,143,145],soon:134,sop:30,sort:26,sound:133,sourc:[5,6,8,10,11,12,30,31,44,59,75,91,105,120,138],space:5,span:[133,137],special:[6,13,21,31,44,59,75,91,105,120,144],specif:[0,2,3,5,6,12,14,15,19,21,22,23,24,25,26,30,33,35,39,40,43,46,49,53,54,58,61,65,68,69,70,74,77,80,83,84,85,89,93,96,99,100,101,104,107,110,113,114,115,118,119,122,124,127,128,129,132,133,134,135,136,137,140,144,145,146],specifi:[8,10,11,12,13,15,16,19,20,21,22,23,24,25,26,27,30,31,32,34,44,45,48,59,60,64,75,76,79,91,92,95,105,106,109,120,121,123,136,138,140,144,145],spectrum:5,speed:133,spi:[35,49,65,80,96,110,124],spi_64:[42,57,103,117,131],spi_65:[42,57,103,117,131],spi_66:[42,57,103,117,131],spi_67:[42,57,103,117,131],spi_68:[103,117,131],spi_69:[103,117,131],spi_70:[103,117,131],spi_71:[103,117,131],spi_728:131,spi_729:131,spi_72:[103,117,131],spi_730:131,spi_731:131,spi_732:[117,131],spi_733:[117,131],spi_734:[117,131],spi_735:[117,131],spi_73:[103,117,131],spl:24,split:[0,12,13,140],split_tr_rx_chan:[33,40,46,54,122,129],split_tr_tx_chan:[33,40,46,54,122,129],spmkh:140,spread:5,sproxi:[42,57,73,88,103,117,131],sproxy_priv:[47,63,78,94,108],sr1:[137,146],sr2:146,sram:[3,13,23,24,26,27],src_id:8,src_index:8,src_thread:10,ss_device_id:30,ssc:5,ssclk_mode_div_clk_mode_valu:13,stabil:0,stabl:13,stack:0,stage:[13,43,58,74,89,104,118,132,133],stai:6,standalon:[27,136],standard:[0,2,6,8,9,10,11,12,13,17,18,25,26,27,30,137],standbywfil2:13,start:[3,6,10,12,13,15,16,21,25,26,30,41,47,55,63,71,78,86,94,102,108,116,130,133,140,141,144,145],start_address:16,start_resourc:26,startup:[3,13,16,133],stat_pend:[96,110,124],state:[0,3,5,6,7,11,13,25,26,30,133,136,140,145],state_on:6,state_retent:6,statu:[3,5,8,9,11,12,24,30,34,48,64,79,95,109,123,136,142,144],status_flags_1:13,status_flags_1_clr_all_wait:13,status_flags_1_clr_any_wait:13,status_flags_1_set_all_wait:13,status_flags_1_set_any_wait:13,steadi:145,steer:[8,26],step:[11,13,20,24,25,26,133,138,140,143,144,145],still:[2,5,24,25,26,144],stop:13,storag:26,store:[2,5,12,14,25,27,134,136,141],str:3,stream:0,stricter:142,string:[3,21,30,134,138,143,144],strongli:[25,133],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,21,22,23,24,25,26,27],structur:[13,21,24,138,144],structutr:24,strucutr:24,strue:8,studio:144,sub:3,sub_vers:3,subhdr:[23,26,27],subject:8,subordin:[11,12],subpath:144,subsect:[2,24,137],subsequ:[20,26,27,140],subset:[12,22,133],substructur:[25,26],subsystem:[0,2,8,9,10,11,12,30,31,32,44,45,59,60,75,76,91,92,105,106,120,121,142],subtyp:[26,30,41,55,71,86,102,116,130],subvers:30,succe:[5,21,23],succeed:2,succes:16,success:[2,5,6,10,13,17,20,21,22,138,143],successfulli:[16,144],suffic:[5,144],summari:0,superset:138,superstructur:23,supervisor:[10,11,12,23,27],supervisor_host_id:27,supervisori:27,suppli:[12,31,44,59,75,91,105,120,137,138,144],support:[0,2,5,11,12,13,14,18,19,20,21,23,24,25,26,27,30,41,55,71,86,102,116,130,136,138,141,142,143,144,145],suppress:[12,30],sure:[8,12,13,25,26,133],suspend:13,sw_main_warmrst:119,sw_mcu_warmrst:119,sw_rev:24,swrev:[17,18,21,24,27,30,139,146],swrev_sbl:141,swrev_sysfw:141,swrstdisabl:6,swrv:[21,144],symmetr:[0,134],synchron:11,syncreset:6,syntax:21,sysfw:[0,13,18,24,26,133,135,138,139,140,146],sysfw_boardcfg_rul:26,sysfw_boardcfg_valid:26,sysfw_boot_seq:21,sysfw_data:24,sysfw_hs_boardcfg:21,sysfw_image_integr:21,sysfw_image_load:21,sysfw_vers:30,sysreset:135,system:[0,1,3,4,5,6,8,9,10,11,12,13,14,15,16,17,18,19,20,22,24,25,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,139,140,141,142,143,145,146],system_intr_level:124,systemresetwhileconnect:144,sz0:30,sz1:30,sz2:30,sz3:30,tabl:[0,2,6,8,11,12,13,21,23,24,25,31,36,44,47,50,59,63,66,75,78,81,91,94,97,105,108,111,120,125,138,142,144,145],taddr:10,tag:[12,30],take:[0,10,11,23,24,26,27,30,33,35,39,40,46,47,49,53,54,61,63,65,68,69,70,77,78,80,83,84,85,93,94,96,99,100,101,107,108,110,113,114,115,122,124,127,128,129,133,136,137,144,145],taken:[2,25],target:[0,5,9,19,20,21,30,138,140,143,144,145],target_err:[65,80],target_freq_hz:5,task:[11,23],tchan_tcfg:12,tchan_tcq:12,tchan_tcredit:12,tchan_tfifo_depth:12,tchan_thrd_id:10,tchan_tpri_ctrl:12,tchan_tst_sch:12,tcm:13,tcm_rstbase:13,tcu_cmd_sync_ns_intr:110,tcu_cmd_sync_s_intr:110,tcu_event_q_ns_intr:110,tcu_event_q_s_intr:110,tcu_global_ns_intr:110,tcu_global_s_intr:110,tcu_ras_intr:110,tda4vm:0,tda4x:0,tdtype:12,te_init:13,teardown:[12,30],technic:[6,13,137],technolog:21,templat:141,term:[0,133],termin:[5,26],test_image_enc_iv:21,test_image_enc_r:21,test_image_key_derive_index:21,test_image_key_derive_salt:21,test_image_length:21,test_image_s:141,test_image_sha512:[21,141],tester:134,texa:[0,4,141,144,146],text:[23,26,144],than:[5,10,11,12,26,41,55,71,86,102,116,130,133,144,145],thei:[2,5,11,12,26,30,136,137,138,140,144,145],them:[24,30,31,44,59,61,75,77,91,93,105,107,120,122,144],themselv:13,theorit:20,therefor:[10,11,23,26,136],therm_lvl_gt_th1_intr:110,therm_lvl_gt_th2_intr:110,therm_lvl_lt_th0_intr:110,thi:[0,2,3,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,30,31,32,33,34,35,36,37,39,40,41,42,43,44,45,46,47,48,49,50,51,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,140,141,142,143,144,145],thing:[34,48,64,79,95,109,123],those:3,though:[27,34,48,64,79,95,109,123,133,144],thrd_id:10,thread:[2,26,27,30,142],three:16,threshold:[11,30,42,57,73,88,103,117,131],through:[2,8,10,11,12,18,19,20,25,26,27,134,136,137,142,144],throughout:30,throughput:134,thu:[8,23,24,26,140],thumb:13,ti_bcfg_info:21,ti_enc_info:21,ti_load_info:21,tied:[18,19,136],tif:[0,2,13,17,21,24,33,34,35,39,40,122,123,124,127,128,129],tifek:21,tifs2dm:[34,42,123,131],till:25,time:[6,8,10,11,12,13,15,20,24,25,26,27,30,47,63,78,94,108,133,134,136,139,140,146],timedout:13,timeout:[12,13,30],timer_pwm:[35,49,96,110,124],timermgr_evt:[35,49,124],timpk:140,tisci:[0,20,21,24,30,31,32,33,35,39,40,44,45,46,47,49,53,54,59,60,61,63,65,68,69,70,75,76,77,78,80,83,84,85,91,92,93,94,96,99,100,101,105,106,107,108,110,113,114,115,120,121,122,124,127,128,129,136,137,140,143,145],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27],tisci_msg_:2,tisci_msg_board_config:[23,24,26,30,133],tisci_msg_board_config_pm:[23,24,25,133],tisci_msg_board_config_pm_handl:25,tisci_msg_board_config_pm_req:25,tisci_msg_board_config_pm_resp:25,tisci_msg_board_config_req:23,tisci_msg_board_config_resp:23,tisci_msg_board_config_rm:[24,26,133],tisci_msg_board_config_rm_handl:26,tisci_msg_board_config_rm_req:26,tisci_msg_board_config_rm_resp:26,tisci_msg_board_config_secur:[24,27,133,138],tisci_msg_board_config_security_req:27,tisci_msg_board_config_security_resp:27,tisci_msg_boot_notif:24,tisci_msg_boot_notification_req:[3,24],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[137,142],tisci_msg_data:5,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:16,tisci_msg_fwl_change_owner_info_resp:16,tisci_msg_fwl_get_firewall_region_req:16,tisci_msg_fwl_get_firewall_region_resp:16,tisci_msg_fwl_set_firewall_region_req:16,tisci_msg_fwl_set_firewall_region_resp:16,tisci_msg_get_clock:25,tisci_msg_get_clock_par:25,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[13,25],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:25,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:137,tisci_msg_get_keycnt_keyrev_req:18,tisci_msg_get_keycnt_keyrev_resp:18,tisci_msg_get_num_clock_par:25,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:136,tisci_msg_get_otp_row_lock_status_req:15,tisci_msg_get_otp_row_lock_status_resp:15,tisci_msg_get_soc_uid:144,tisci_msg_get_soc_uid_req:19,tisci_msg_get_soc_uid_resp:19,tisci_msg_get_swrev_req:18,tisci_msg_get_swrev_resp:18,tisci_msg_keywriter_req:17,tisci_msg_keywriter_resp:17,tisci_msg_lock_otp_row:136,tisci_msg_lock_otp_row_req:15,tisci_msg_lock_otp_row_resp:15,tisci_msg_open_debug_fwl:144,tisci_msg_open_debug_fwls_req:19,tisci_msg_open_debug_fwls_resp:19,tisci_msg_pm_board_config_pm:25,tisci_msg_proc_auth_boot:[30,143,145],tisci_msg_proc_auth_boot_req:13,tisci_msg_proc_auth_boot_resp:13,tisci_msg_proc_get_statu:145,tisci_msg_proc_get_status_req:13,tisci_msg_proc_get_status_resp:13,tisci_msg_proc_handov:145,tisci_msg_proc_handover_req:13,tisci_msg_proc_handover_resp:13,tisci_msg_proc_releas:145,tisci_msg_proc_release_req:13,tisci_msg_proc_release_resp:13,tisci_msg_proc_request:145,tisci_msg_proc_request_req:13,tisci_msg_proc_request_resp:13,tisci_msg_proc_set_config:145,tisci_msg_proc_set_config_req:13,tisci_msg_proc_set_config_resp:13,tisci_msg_proc_set_control:145,tisci_msg_proc_set_control_req:13,tisci_msg_proc_set_control_resp:13,tisci_msg_proc_status_wait_req:13,tisci_msg_proc_status_wait_resp:13,tisci_msg_proc_wait_statu:145,tisci_msg_query_freq:[25,36,50,66,81,97,111,125],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:141,tisci_msg_read_otp_mmr:136,tisci_msg_read_otp_mmr_req:15,tisci_msg_read_otp_mmr_resp:15,tisci_msg_read_swrev:141,tisci_msg_receiv:30,tisci_msg_rm_board_config_rm:26,tisci_msg_rm_get_resource_rang:26,tisci_msg_rm_get_resource_range_req:26,tisci_msg_rm_get_resource_range_resp:26,tisci_msg_rm_irq_releas:26,tisci_msg_rm_irq_release_req:8,tisci_msg_rm_irq_release_resp:8,tisci_msg_rm_irq_set:26,tisci_msg_rm_irq_set_req:8,tisci_msg_rm_irq_set_resp:8,tisci_msg_rm_proxy_cfg:26,tisci_msg_rm_proxy_cfg_req:9,tisci_msg_rm_proxy_cfg_resp:9,tisci_msg_rm_psil_pair:[26,142],tisci_msg_rm_psil_pair_req:10,tisci_msg_rm_psil_pair_resp:10,tisci_msg_rm_psil_read:26,tisci_msg_rm_psil_read_req:10,tisci_msg_rm_psil_read_resp:10,tisci_msg_rm_psil_unpair:26,tisci_msg_rm_psil_unpair_req:10,tisci_msg_rm_psil_unpair_resp:10,tisci_msg_rm_psil_writ:[26,142],tisci_msg_rm_psil_write_req:10,tisci_msg_rm_psil_write_resp:10,tisci_msg_rm_ring_cfg:26,tisci_msg_rm_ring_cfg_req:11,tisci_msg_rm_ring_cfg_resp:11,tisci_msg_rm_ring_mon_cfg:26,tisci_msg_rm_ring_mon_cfg_req:11,tisci_msg_rm_ring_mon_cfg_resp:11,tisci_msg_rm_udmap_flow_cfg:26,tisci_msg_rm_udmap_flow_cfg_req:12,tisci_msg_rm_udmap_flow_cfg_resp:12,tisci_msg_rm_udmap_flow_deleg:[61,77,93,107,122],tisci_msg_rm_udmap_flow_delegate_req:12,tisci_msg_rm_udmap_flow_delegate_resp:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:26,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:12,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:12,tisci_msg_rm_udmap_gcfg_cfg:26,tisci_msg_rm_udmap_gcfg_cfg_req:12,tisci_msg_rm_udmap_gcfg_cfg_resp:12,tisci_msg_rm_udmap_rx_ch_cfg:26,tisci_msg_rm_udmap_rx_ch_cfg_req:12,tisci_msg_rm_udmap_rx_ch_cfg_resp:12,tisci_msg_rm_udmap_tx_ch_cfg:26,tisci_msg_rm_udmap_tx_ch_cfg_req:12,tisci_msg_rm_udmap_tx_ch_cfg_resp:12,tisci_msg_sa2ul_get_dkek:134,tisci_msg_sa2ul_get_dkek_req:14,tisci_msg_sa2ul_get_dkek_resp:14,tisci_msg_sa2ul_release_dkek:134,tisci_msg_sa2ul_release_dkek_req:14,tisci_msg_sa2ul_release_dkek_resp:14,tisci_msg_sa2ul_set_dkek:134,tisci_msg_sa2ul_set_dkek_req:14,tisci_msg_sa2ul_set_dkek_resp:14,tisci_msg_sec_handov:145,tisci_msg_security_handover_req:22,tisci_msg_security_handover_resp:22,tisci_msg_sender_host_id:30,tisci_msg_set_clock:25,tisci_msg_set_clock_par:25,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:25,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:25,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[25,36,50,66,81,97,111,125],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[137,142],tisci_msg_set_keyrev_req:[18,141],tisci_msg_set_keyrev_resp:18,tisci_msg_set_swrev_req:18,tisci_msg_set_swrev_resp:18,tisci_msg_soft_lock_otp_write_glob:136,tisci_msg_soft_lock_otp_write_global_req:15,tisci_msg_soft_lock_otp_write_global_resp:15,tisci_msg_sys_reset:[25,135],tisci_msg_sys_reset_req:7,tisci_msg_sys_reset_resp:7,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:8,tisci_msg_value_rm_dst_id_valid:8,tisci_msg_value_rm_global_event_valid:8,tisci_msg_value_rm_ia_id_valid:8,tisci_msg_value_rm_mon_data0_val_valid:11,tisci_msg_value_rm_mon_data1_val_valid:11,tisci_msg_value_rm_mon_mode_dis:11,tisci_msg_value_rm_mon_mode_push_pop:11,tisci_msg_value_rm_mon_mode_starv:11,tisci_msg_value_rm_mon_mode_threshold:11,tisci_msg_value_rm_mon_mode_valid:11,tisci_msg_value_rm_mon_mode_watermark:11,tisci_msg_value_rm_mon_queue_valid:11,tisci_msg_value_rm_mon_source_valid:11,tisci_msg_value_rm_mon_src_accum_q_s:11,tisci_msg_value_rm_mon_src_elem_cnt:11,tisci_msg_value_rm_mon_src_head_pkt_s:11,tisci_msg_value_rm_ring_addr_hi_valid:11,tisci_msg_value_rm_ring_addr_lo_valid:11,tisci_msg_value_rm_ring_asel_valid:11,tisci_msg_value_rm_ring_count_valid:11,tisci_msg_value_rm_ring_mode_credenti:11,tisci_msg_value_rm_ring_mode_messag:11,tisci_msg_value_rm_ring_mode_qm:11,tisci_msg_value_rm_ring_mode_r:11,tisci_msg_value_rm_ring_mode_valid:11,tisci_msg_value_rm_ring_order_id_valid:11,tisci_msg_value_rm_ring_size_128b:11,tisci_msg_value_rm_ring_size_16b:11,tisci_msg_value_rm_ring_size_256b:11,tisci_msg_value_rm_ring_size_32b:11,tisci_msg_value_rm_ring_size_4b:11,tisci_msg_value_rm_ring_size_64b:11,tisci_msg_value_rm_ring_size_8b:11,tisci_msg_value_rm_ring_size_valid:11,tisci_msg_value_rm_ring_virtid_valid:11,tisci_msg_value_rm_udmap_ch_atype_intermedi:12,tisci_msg_value_rm_udmap_ch_atype_non_coher:12,tisci_msg_value_rm_udmap_ch_atype_phi:12,tisci_msg_value_rm_udmap_ch_atype_valid:12,tisci_msg_value_rm_udmap_ch_atype_virtu:12,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:12,tisci_msg_value_rm_udmap_ch_burst_size_valid:12,tisci_msg_value_rm_udmap_ch_chan_type_valid:12,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:12,tisci_msg_value_rm_udmap_ch_fetch_size_max:12,tisci_msg_value_rm_udmap_ch_fetch_size_valid:12,tisci_msg_value_rm_udmap_ch_order_id_max:12,tisci_msg_value_rm_udmap_ch_order_id_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:12,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:12,tisci_msg_value_rm_udmap_ch_pause_on_error_en:12,tisci_msg_value_rm_udmap_ch_priority_max:12,tisci_msg_value_rm_udmap_ch_priority_valid:12,tisci_msg_value_rm_udmap_ch_qos_max:12,tisci_msg_value_rm_udmap_ch_qos_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:12,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:12,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:12,tisci_msg_value_rm_udmap_ch_sched_prior_high:12,tisci_msg_value_rm_udmap_ch_sched_prior_low:12,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:12,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:12,tisci_msg_value_rm_udmap_ch_sched_priority_valid:12,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:12,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:12,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:12,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:12,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:12,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_block_v:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:12,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:12,tisci_msg_value_rm_udmap_ch_type_packet:12,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:12,tisci_msg_value_rm_udmap_flow_delegate_clear:12,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:12,tisci_msg_value_rm_udmap_flow_delegate_host_valid:12,tisci_msg_value_rm_udmap_flow_desc_type_valid:12,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:12,tisci_msg_value_rm_udmap_flow_einfo_present_valid:12,tisci_msg_value_rm_udmap_flow_error_handling_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:12,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:12,tisci_msg_value_rm_udmap_flow_ps_location_valid:12,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:12,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:12,tisci_msg_value_rm_udmap_flow_sop_offset_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:12,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:12,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:12,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:12,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:12,tisci_msg_value_rm_udmap_rx_ch_packet_except:12,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:12,tisci_msg_value_rm_udmap_rx_flow_desc_host:12,tisci_msg_value_rm_udmap_rx_flow_desc_mono:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:12,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_err_drop:12,tisci_msg_value_rm_udmap_rx_flow_err_retri:12,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:12,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:12,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:12,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:12,tisci_msg_value_rm_udmap_rx_flow_sop_max:12,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:12,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:12,tisci_msg_value_rm_udmap_rx_flow_src_select_non:12,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:12,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:12,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:12,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:12,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:12,tisci_msg_value_rm_unused_secondary_host:26,tisci_msg_value_rm_vint_status_bit_index_valid:8,tisci_msg_value_rm_vint_valid:8,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[27,141],tisci_msg_write_otp_row:136,tisci_msg_write_otp_row_req:15,tisci_msg_write_otp_row_resp:15,tisci_msg_write_swrev:[27,141],tisci_otp_revision_identifi:18,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todo:138,togeth:[12,21,141],toler:[5,21,23],too:30,tool:[26,144],top:[13,24,27],topic:[0,146],total:[11,13,14,62,134,142],toward:145,trace:[0,8,23,137,146],trace_data_vers:30,trace_dst:23,trace_dst_en:23,trace_dst_itm:23,trace_dst_mem:23,trace_dst_uart0:23,trace_src:23,trace_src_bas:23,trace_src_en:23,trace_src_pm:23,trace_src_rm:23,trace_src_sec:23,trace_src_supr:23,trace_src_us:23,track:[2,133],tradit:0,transact:[20,134,137],transfer:[2,12,16,27,137,144],transit:[6,30,142],translat:[8,141],transmit:[2,10,30,65,80,96,110,124],transmitt:2,travers:137,treatment:12,tree:[25,27],tremend:0,tri:13,tricki:134,trigger:[8,17,35,49,65,80,96,110,124],tripl:23,trivial:13,trm:[12,13,16,24,47,63,78,94,108,137,142],trng:142,trust:[0,2,18,19,20,23,136,138,140,144],tune:27,turn:[6,13,30],tweak:[25,36,50,66,81,97,111,125],two:[2,13,20,21,23,26,133,136,137,138,140,144,145],tx_atyp:12,tx_burst_siz:12,tx_chan:[61,77,93,107,122],tx_chan_typ:12,tx_credit_count:12,tx_echan:[61,77,107,122],tx_fetch_siz:12,tx_filt_einfo:12,tx_filt_psword:12,tx_hchan:[61,77,93,107,122],tx_orderid:12,tx_pause_on_err:12,tx_prioriti:12,tx_qo:12,tx_sched_prior:12,tx_supr_tdpkt:12,tx_tdtype:12,tx_uhchan:[93,107,122],txcq_qnum:12,txt:144,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,24,25,26,27,30,33,39,40,46,53,54,61,69,70,77,84,85,90,93,100,101,107,114,115,122,128,129,133,135,138],typic:[0,5,6,11,13,34,48,64,79,95,109,123,133,140,144],u16:[2,3,8,9,10,11,12,16,21,23,24,25,26,27],u32:[2,3,5,6,8,9,10,11,12,13,15,16,17,18,19,21,23,24,25,26,27,30],u64:[5,19,21,24],uart0:23,uart:[25,30,133],udma:[0,12,65,80,96,110,124,137],udma_ch_atyp:30,udma_ch_burst_s:30,udma_ch_cq_qnum:30,udma_ch_fetch_s:30,udma_ch_orderid:30,udma_ch_pause_on_err:30,udma_ch_prior:30,udma_ch_qo:30,udma_ch_sched_prior:30,udma_ch_thread_id:30,udma_ch_typ:30,udma_flow_desc_typ:30,udma_flow_dest_tag_sel:30,udma_flow_rx_dest_qnum:30,udma_flow_rx_einfo_pres:30,udma_flow_rx_error_handl:30,udma_flow_rx_fdq0_sz0_qnum:30,udma_flow_rx_fdq0_sz1_qnum:30,udma_flow_rx_fdq0_sz2_qnum:30,udma_flow_rx_fdq0_sz3_qnum:30,udma_flow_rx_fdq1_qnum:30,udma_flow_rx_fdq2_qnum:30,udma_flow_rx_fdq3_qnum:30,udma_flow_rx_ps_loc:30,udma_flow_rx_psinfo_pres:30,udma_flow_rx_size_thresh_en:30,udma_flow_rx_sop_offset:30,udma_flow_src_tag_sel:30,udma_rx_ch_flow_id_count:30,udma_rx_ch_flow_id_start:30,udma_rx_ch_ignore_long:30,udma_rx_ch_ignore_short:30,udma_tx_ch_credit_count:30,udma_tx_ch_fdepth:30,udma_tx_ch_filt_einfo:30,udma_tx_ch_filt_psword:30,udma_tx_ch_supr_tdpkt:30,udma_tx_ch_tdtyp:30,udma_utc_ctrl:26,udmap0_cfgstrm_tx:[69,84,100,114,128],udmap0_rx:[69,84],udmap0_trstrm_tx:[69,84,100,114,128],udmap0_tx:[69,84],udmap:[2,4,8,10,11,26,30],udmap_flow_cfg:30,udmap_flow_get_cfg:30,udmap_flow_sz_cfg:30,udmap_flow_sz_get_cfg:30,udmap_gcfg_cfg:[12,30],udmap_gcfg_cfg_respons:12,udmap_gcfg_get_cfg:30,udmap_init:30,udmap_oes_get:30,udmap_oes_set:30,udmap_rx:[69,70,84,85,101,115,129],udmap_rx_ch_cfg:30,udmap_rx_ch_get_cfg:30,udmap_rx_ch_set_thrd_id:30,udmap_rx_h:[70,85,101,115,129],udmap_rx_uh:[101,115,129],udmap_tx:[69,70,84,85,101,115,129],udmap_tx_ch_cfg:30,udmap_tx_ch_get_cfg:30,udmap_tx_ch_set_thrd_id:30,udmap_tx_ext:[70,85,115,129],udmap_tx_h:[70,85,101,115,129],udmap_tx_uh:[101,115,129],ufs_intr:110,uid:[21,27],uid_len_word:19,uint32_t:[5,141],unabl:144,unavail:145,unawar:2,undefin:[26,137],under:[2,25,26,137],underli:[5,136,137],understand:[2,3,27,133],understood:[36,50,66,81,97,111,125],unencrypt:140,unifi:0,uniqu:[0,19,20,21,23,25,26,30,41,47,55,63,71,78,86,94,102,108,116,130,134],unit:[0,12,23],unknown:12,unless:[5,13,144],unlock:[0,19,20,21,25],unmap:[8,30],unmapped_rx_chan:[33,40,46,54],unmapped_tx_chan:[33,40,46,54],unown:[137,142],unpair:[30,142],unprivileg:137,unrel:137,unsign:[23,26,138],unsuccess:20,unsupport:27,until:[3,13,20,25,26,27,30,134,136,138,141,143],unus:[5,9,10,16,26,27,30],updat:[13,21,25,26,138,142,144],upfront:133,upon:[26,27,133],upper:[11,21,30],upto:13,url:26,usag:[2,14,16,18,19,22,24,30,134,135],usart_irq:[65,80,96,110,124],uscif:144,use:[0,2,3,6,7,9,10,11,12,13,17,21,23,26,27,30,33,34,35,39,40,43,46,48,49,53,54,58,61,64,65,68,69,70,74,77,79,80,83,84,85,89,93,95,96,99,100,101,104,107,109,110,113,114,115,118,122,123,124,127,128,129,132,133,134,135,136,137,138,140,142,144,145],use_dkek:134,useabl:[64,79],usecas:[3,5,13,21,23,25,36,50,66,81,97,111,125,143,145],used:[0,2,3,5,6,7,8,9,10,11,12,13,16,17,18,19,20,21,23,24,25,26,27,30,31,34,35,39,40,43,44,48,49,53,54,58,59,64,65,68,69,70,74,75,79,80,83,84,85,89,91,95,96,99,100,101,104,105,109,110,113,114,115,118,119,120,123,124,127,128,129,132,133,134,135,136,138,140,141,142,143,144,145],useful:30,user:[0,2,5,7,12,13,21,23,25,26,30,31,32,36,44,45,47,50,59,60,63,66,75,76,78,81,91,92,94,97,105,106,108,111,120,121,125,133,134,135,140,141,145],uses:[2,3,8,21,134,140,145],using:[0,10,12,13,16,19,20,23,24,25,26,27,30,61,77,93,107,122,133,134,136,137,138,140,143,144],usual:[2,5],utc_chan_start:12,util:[0,8,10,30,74,89,104,118,132],v0_mcp_hi_intlvl:124,v0_mcp_lo_intlvl:124,v0_vusr_in_int:124,v0_vusr_intlvl:124,v1_mcp_hi_intlvl:124,v1_mcp_lo_intlvl:124,v1_vusr_in_int:124,v1_vusr_intlvl:124,v2020:0,v3_ca:[21,140,141,144],val:[21,140],valid:[2,3,5,10,13,17,21,23,24,30,33,35,39,40,46,49,53,54,61,65,68,69,70,77,80,83,84,85,93,96,99,100,101,107,110,113,114,115,122,124,127,128,129,133,145],valid_param:[8,9,10,11,12,30],valid_param_hi:30,valid_param_lo:30,valu:[2,3,5,7,8,9,10,11,12,13,14,15,17,18,20,21,23,24,25,26,27,30,33,35,36,39,40,43,46,49,50,53,54,58,61,62,65,66,68,69,70,74,77,80,81,83,84,85,89,93,96,97,99,100,101,104,107,110,111,113,114,115,118,119,122,124,125,127,128,129,132,134,136,137,140,141,142,143,144],vari:[6,7,13,26,133,136],variabl:26,variant:[21,144],variat:0,variou:[0,2,5,6,13,20,21,27,30,133,137,138,142,143],vector:[13,21,138,143],ver:140,veri:[5,13],verif:141,verifi:[2,10,12,20,21,25,26,138,141,143,144],version:[3,5,23,26,27,30,138,140,144],versu:0,via:[0,2,3,5,8,9,10,11,12,13,14,19,20,23,26,27,31,32,44,45,59,60,75,76,91,92,105,106,120,121,137,145],video:[111,125],view:[0,5,6,144],vint:[8,35,49,65,80,96,110,124],vint_status_bit_index:8,virt:[11,30],virtid:11,virtual:[0,8,26,30,34,48,64,79,95,109,123],vision:[111,125],vm2:[34,48],voltag:133,vpac_level:124,vpu_wave521cl_intr:124,vshs9c9qqwgrb:[21,140,144],wai:[2,21,30,134,138,144],wait:[20,24,30],wake:[6,135],wake_arm:30,wake_handl:30,wakeup:[13,30,74,89,104,118,132],wakeupss:23,warm:[7,136],warn:[2,13,41,55,71,86,102,116,130],well:[2,5,11,20,23,25,26,27,30,138,141,144],were:140,wfe:13,wfi:13,what:[0,5,8,10,23,26,36,50,66,81,97,111,125,133,135],whatev:2,when:[2,3,5,6,7,8,9,11,12,13,20,21,23,24,26,27,30,36,50,66,81,97,111,125,133,134,135,137,138,143,144,145],whenev:26,where:[0,5,8,9,11,12,20,21,25,26,27,47,63,78,94,108,133,134,141,142,143,144],wherev:134,whether:[0,2,9,11,12,21,26,27],which:[0,2,5,6,8,10,11,12,13,17,21,23,24,25,26,27,30,31,34,36,42,44,48,50,57,59,64,66,73,75,79,81,88,91,95,97,103,105,109,111,117,120,123,125,131,133,134,136,138,140,142,144,145],who:[11,12,26,27,134,145],whole:[25,26],whose:[10,26,141],wide:[5,6,7,11,25,27,30,144],wider:133,width:[10,136],wild:144,wildcard:[27,137,144],window:144,wipe:145,wise:24,wish:27,within:[5,6,8,9,10,11,12,13,20,24,26,27,30,33,35,40,46,49,54,61,65,68,70,77,80,83,85,93,96,99,101,107,110,113,115,122,124,127,129],without:[2,140],wkup:[25,119,135],won:21,word:[10,12,19,20,24,26,30,137,144],work:[12,26,27,136],workaround:[0,11],worst:13,would:[5,7,13,17,21,23,24,25,26,31,44,59,75,91,105,120,140,141,142,144],wprp:[21,140],wrap:[2,11],writabl:137,write:[2,3,4,9,11,12,13,17,20,21,27,30,42,47,57,63,73,78,88,94,103,108,117,131,134,139,140,142,144,146],write_host:[27,136],writeback:[23,26],writer:[136,139,146],written:[10,11,15,20,30,134,136],x0fsqgtpwbgpuiv:[21,140,144],x509:[4,13,17,19,20,24,27,138,143,144],x509_extens:[21,140,141,144],xds110:144,xmit_intr_pend:[65,80,96,110,124],xyz:[31,44,59,75,91,105,120],yes:13,yet:[5,8,20,21],you:[2,12,13,27,133,144],your:[5,6,13],zero:[2,5,8,11,12,13,15,16,20,21,25,26,138,140,141,143,144]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[36,50,66,81,97,111,125,144],"function":23,"static":26,AES:21,Are:137,IDs:[30,32,33,34,35,37,39,40,43,45,46,48,49,51,53,54,58,60,61,64,65,67,68,69,70,74,76,77,79,80,82,83,84,85,89,92,93,95,96,98,99,100,101,104,106,107,109,110,112,113,114,115,118,119,121,122,123,124,126,127,128,129,132],Used:[5,6,7],Using:[134,136,144],a53_rs_bw_limiter0:31,a53_ws_bw_limiter1:31,a53ss0:[31,44],a53ss0_core_0:[31,44],a53ss0_core_1:[31,44],a53ss0_core_2:31,a53ss0_core_3:31,a72ss0:[105,120],a72ss0_core0:[91,105,120],a72ss0_core0_0:91,a72ss0_core0_1:91,a72ss0_core0_pbist_wrap:120,a72ss0_core1:[105,120],aasrc0:105,abi:23,acceler:[11,26,40,54,70,85,101,115,129],access:[13,27,43,58,74,89,104,118,132,142],action:[21,30],adc0:44,after:[25,26,145],aggr_atb0:120,aggreg:[35,49,65,80,96,110,124],all:[133,137],alloc:[42,57,73,88,103,117,131],am62x:[31,32,33,34,35,36,37,38,39,40,41,42,43,90],am64x:[44,45,46,47,48,49,50,51,52,53,54,55,57,58,90],am65x:[62,90],am65x_sr2:[77,80,83,84,85,86],am6:[56,59,60,61,63,64,65,66,67,68,69,70,71,72,73,74,75,76,78,79,81,82,87,88,89],ani:137,api:[3,5,6,7,13,14,15,16,17,18,19,22,23,25,26,27,136,144],approach:134,architectur:0,arm:13,armv8:13,arrai:27,ascpcie_buffer0:105,ascpcie_buffer1:105,assign:[26,41,55,71,86,102,116,130],atl0:[91,105,120],authent:13,avail:142,background:[16,137],bank:145,base:[26,35,47,49,63,65,78,80,94,96,108,110,124],baseport:30,bch:140,between:[0,137],binari:143,bmek:21,bmpk:21,bmpkh:21,board0:[31,44,59,75,91,105,120],board:[21,23,24,25,26,27,28,41,55,71,86,102,116,130,138,144,145],boardcfg:23,boardcfg_control:23,boardcfg_dbg_cfg:23,boardcfg_dbg_dst_port:23,boardcfg_dbg_src:23,boardcfg_host_hierarchi:27,boardcfg_msmc:23,boardcfg_pm:25,boardcfg_proc:27,boardcfg_rm:26,boardcfg_rm_host_cfg:26,boardcfg_rm_host_cfg_entri:26,boardcfg_rm_resasg:26,boardcfg_rm_resasg_entri:26,boardcfg_secproxi:23,boardconfig:[21,24],book:13,boot:[13,21,24,138,143],buffer:30,c66ss0:105,c66ss0_core0:105,c66ss0_introuter0:[105,110],c66ss0_pbist0:105,c66ss1:105,c66ss1_core0:105,c66ss1_introuter0:[105,110],c66ss1_pbist0:105,c6x:13,c71ss0:105,c71ss0_mma:105,c71x_0_pbist_vd:[105,120],c71x_1_pbist_vd:120,c7x:13,cal0:[59,75],calcul:2,can:137,caveat:134,cbass0:[59,75],cbass_debug0:[59,75],cbass_fw0:[59,75],cbass_infra0:[59,75],ccdebugss0:[59,75],central:0,certif:[21,138,141,144],chang:[0,16],channel:[12,33,46,47,61,63,77,78,93,94,107,108,122],chapter:[1,4,28,29,90,139],check:2,clk_32k_rc_sel_dev_vd:31,clock:[2,5,25,31,44,59,75,91,105,120],cmp_event_introuter0:[31,35,44,49],cmpevent_intrtr0:[59,65,75,80,91,96,105,110,120,124],code:[17,140],codec0:120,combin:24,command:20,commun:2,compar:134,comparison:134,compat:5,compil:23,compute_cluster0:[31,44,91,105,120],compute_cluster0_c71ss0_0:120,compute_cluster0_c71ss0_mma_0:120,compute_cluster0_c71ss0_pbist_wrap_0:120,compute_cluster0_c71ss1_0:120,compute_cluster0_c71ss1_pbist_wrap_0:120,compute_cluster0_cfg_wrap:[91,105],compute_cluster0_cfg_wrap_0:120,compute_cluster0_clec:[91,105,120],compute_cluster0_core_cor:[91,105,120],compute_cluster0_ddr32ss_emif0_ew:105,compute_cluster0_ddr32ss_emif0_ew_0:120,compute_cluster0_ddr32ss_emif1_ew_0:120,compute_cluster0_debug_wrap:[91,105],compute_cluster0_debug_wrap_0:120,compute_cluster0_dmsc_wrap:[91,105],compute_cluster0_dmsc_wrap_0:120,compute_cluster0_en_msmc_domain:[91,105],compute_cluster0_en_msmc_domain_0:120,compute_cluster0_gic500ss:[91,105,120],compute_cluster0_pbist_0:[31,44],compute_cluster0_pbist_wrap:[91,105],compute_cluster0_pbist_wrap_0:120,compute_cluster_a53_0:[59,75],compute_cluster_a53_1:[59,75],compute_cluster_a53_2:[59,75],compute_cluster_a53_3:[59,75],compute_cluster_cpac0:[59,75],compute_cluster_cpac1:[59,75],compute_cluster_cpac_pbist0:[59,75],compute_cluster_cpac_pbist1:[59,75],compute_cluster_msmc0:[59,75],compute_cluster_pbist0:[59,75],config:[23,25,26,27],configur:[5,6,9,10,11,12,13,16,21,23,24,25,26,27,28,30,41,55,71,86,102,116,130,136,137,138,140,144,145],consol:23,control:[2,5,6,13,144],convers:140,core:[25,26,138],count:[18,21],cpsw0:[31,44,91,105],cpsw1:120,cpsw_tx_rgmii0:91,cpt2_aggr0:[31,44,59,75,91,105,120],cpt2_aggr1:[31,91,105,120],cpt2_aggr2:[91,105,120],cpt2_aggr3:[91,120],cpt2_aggr4:120,cpt2_aggr5:120,cpt2_probe_vbusm_main_cal0_0:[59,75],cpt2_probe_vbusm_main_dss_2:[59,75],cpt2_probe_vbusm_main_navddrhi_5:[59,75],cpt2_probe_vbusm_main_navddrlo_6:[59,75],cpt2_probe_vbusm_main_navsramhi_3:[59,75],cpt2_probe_vbusm_main_navsramlo_4:[59,75],cpt2_probe_vbusm_mcu_export_slv_0:[59,75],cpt2_probe_vbusm_mcu_fss_s0_2:[59,75],cpt2_probe_vbusm_mcu_fss_s1_3:[59,75],cpt2_probe_vbusm_mcu_sram_slv_1:[59,75],cpts0:44,creat:144,csi_psilss0:[105,120],csi_rx_if0:[31,105,120],csi_rx_if1:[105,120],csi_tx_if0:105,csi_tx_if_v2_0:120,csi_tx_if_v2_1:120,ctrl_mmr0:[59,75],data:[3,5,6,7,10,20,23,24,25,26,27,29,30],dbgsuspendrouter0:[31,44],dcc0:[31,44,59,75,91,105,120],dcc10:105,dcc11:105,dcc12:105,dcc1:[31,44,59,75,91,105,120],dcc2:[31,44,59,75,91,105,120],dcc3:[31,44,59,75,91,105,120],dcc4:[31,44,59,75,91,105,120],dcc5:[31,44,59,75,91,105,120],dcc6:[31,59,75,91,105,120],dcc7:[59,75,105,120],dcc8:[105,120],dcc9:[105,120],ddpa0:[31,44],ddr0:[91,105,120],ddr16ss0:[31,44],ddr1:120,ddrss0:[59,75],debug:[19,21,23,27,30,137,144],debugss0:[31,59,75],debugss_wrap0:[31,44,59,75,91,105,120],debugsuspendrtr0:[59,75,120],decod:141,decoder0:105,definit:[13,133,135],deleg:12,deriv:[14,27,134],descript:[8,9,10,11,12,13,14,15,16,17,18,19,22,32,33,34,35,37,38,39,40,41,42,43,45,46,47,48,49,51,52,53,54,55,57,58,60,61,63,64,65,67,68,69,70,71,73,74,76,77,78,79,80,82,83,84,85,86,88,89,92,93,94,95,96,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,121,122,123,124,126,127,128,129,130,131,132],design:[23,26],destin:[35,39,49,53,65,69,80,84,96,100,110,114,124,128],detail:[23,26],develop:138,devgrp:[43,58,74,89,104,118,132,133],devic:[0,2,6,25,26,31,32,33,35,36,38,39,40,43,44,45,46,49,50,52,53,54,58,59,60,61,65,66,68,69,70,74,75,76,77,80,81,83,84,85,89,91,92,93,96,97,99,100,101,104,105,106,107,110,111,113,114,115,118,120,121,122,124,125,127,128,129,132,133,134,136,138,140,143,144],dftss0:[59,75],directli:137,dkek:[14,134],dma:[26,33,46,61,77,93,107,122],dmass0:[31,44],dmass0_bcdma_0:[31,44],dmass0_cbass_0:[31,44],dmass0_intaggr_0:[31,35,44,49],dmass0_ipcss_0:[31,44],dmass0_pktdma_0:[31,44],dmass0_ringacc_0:[31,44],dmass0_sec_proxy_0:[42,57],dmpac0:[105,120],dmpac0_ctset_0:120,dmpac0_intd_0:120,dmpac0_sde_0:[105,120],dmpac0_utc_0:120,dmpac_vpac_psilss0:120,dmsc0:44,dmsc:[25,137],document:[3,4,5,6,7,21,90],domain:[30,119,135],domgrp:135,done:144,dphy_rx0:[31,105,120],dphy_rx1:[105,120],dphy_tx0:[105,120],dphy_tx1:120,dsp:13,dss0:[31,59,75,105,120],dss_dsi0:[105,120],dss_dsi1:120,dss_edp0:[105,120],dual:141,dummy_ip_lpsc_debug2dmsc_vd:[59,75],dummy_ip_lpsc_dmsc_vd:[59,75],dummy_ip_lpsc_emif_data_vd:[59,75],dummy_ip_lpsc_main2mcu_vd:[59,75],dummy_ip_lpsc_mcu2main_infra_vd:[59,75],dummy_ip_lpsc_mcu2main_vd:[59,75],dummy_ip_lpsc_mcu2wkup_vd:[59,75],dummy_ip_lpsc_wkup2main_infra_vd:[59,75],dummy_ip_lpsc_wkup2mcu_vd:[59,75],dure:[20,138],ecap0:[31,44,59,75,91,105,120],ecap1:[31,44,91,105,120],ecap2:[31,44,91,105,120],ecc_aggr0:[59,75],ecc_aggr1:[59,75],ecc_aggr2:[59,75],efuse0:[59,75],ehrpwm0:[59,75,91,105],ehrpwm1:[59,75,91,105],ehrpwm2:[59,75,91,105],ehrpwm3:[59,75,91,105],ehrpwm4:[59,75,91,105],ehrpwm5:[59,75,91,105],elig:2,elm0:[31,44,59,75,91,105,120],emif_cfg_iso_vd:31,emif_data_0_vd:[44,91,105,120],emif_data_1_vd:120,emif_data_iso_vd:31,enabl:133,encoder0:105,encrypt:[21,138,143],entiti:2,entri:27,enumer:[23,27,32,34,37,42,43,45,48,51,57,58,60,64,67,73,74,76,79,82,88,89,92,95,98,103,104,106,109,112,117,118,119,121,123,126,131,132],epwm0:[31,44,120],epwm1:[31,44,120],epwm2:[31,44,120],epwm3:[44,120],epwm4:[44,120],epwm5:[44,120],epwm6:44,epwm7:44,epwm8:44,eqep0:[31,44,59,75,91,105,120],eqep1:[31,44,59,75,91,105,120],eqep2:[31,44,59,75,91,105,120],error:17,esm0:[31,44,59,75,91,105,120],event:[35,49,65,80,96,110,124],exampl:[5,13,140,144],extend:[15,21,27,62,136,140],extens:[21,144],famili:90,faq:137,ffi_main_ac_cbass_vd:120,ffi_main_ac_qm_cbass_vd:120,ffi_main_hc_cbass_vd:120,ffi_main_infra_cbass_vd:[91,120],ffi_main_ip_cbass_vd:[91,120],ffi_main_rc_cbass_vd:[91,120],field:[9,11,12,21,140,144],firewal:[16,19,47,63,78,94,108,137],firmwar:[21,23,27,138,144],flag:[2,13,21],flow:[12,24,33,46,61,77,93,107,122],foreground:137,format:[24,30,138],foundat:[0,2],frequenc:5,fsirx0:44,fsirx1:44,fsirx2:44,fsirx3:44,fsirx4:44,fsirx5:44,fsitx0:44,fsitx1:44,fss0:[31,44],fss0_fsas_0:[31,44],fss0_ospi_0:[31,44],fss_mcu_0:75,further:0,gener:[2,3,4,13],get:[13,14,15,16,19,20,26],gic0:[59,75],gicss0:[31,44],global:[12,15,35,49,65,80,96,110,124],glossari:0,goal:23,gpio0:[31,44,59,75,91,105,120],gpio1:[31,44,59,75,105],gpio2:[91,105,120],gpio3:105,gpio4:[91,105,120],gpio5:105,gpio6:[91,105,120],gpio7:105,gpiomux_intrtr0:[59,65,75,80,91,96,105,110,120,124],gpmc0:[31,44,59,75,91,105,120],gpu0:[31,59,75,105],gpu0_dft_pbist_0:105,gpu0_gpu_0:105,gpu0_gpucore_0:105,gpu_rs_bw_limiter2:31,gpu_ws_bw_limiter3:31,group:[25,26,43,58,74,89,104,118,119,132,133,135],gs80prg_mcu_wrap_wkup_0:[59,75],gs80prg_soc_wrap_wkup_0:[59,75],gtc0:[44,59,75,91,105,120],guid:[139,144,146],handov:[13,22,27,145],hardwar:136,header:[2,23],hierarchi:27,high:[26,140],host:[27,34,48,64,79,95,109,123,137],how:137,i2c0:[31,44,59,75,91,105,120],i2c1:[31,44,59,75,91,105,120],i2c2:[31,44,59,75,91,105,120],i2c3:[31,44,59,75,91,105,120],i2c4:[91,105,120],i2c5:[91,105,120],i2c6:[91,105,120],i3c0:[91,105],icemelter_wkup_0:[59,75],icssm0:31,identifi:[18,31,44,59,75,91,105,120],ids:[47,63,78,94,108],imag:[13,21,24],includ:138,increment:133,index:5,indic:[33,40,46,54,61,68,70,77,83,85,93,99,101,107,113,115,122,127,129],inform:[16,62,138],init:[25,26],initi:[16,25,26,133],input:[35,49,65,80,96,110,124],instrument:2,integr:[2,21],interfac:[2,20,144],interpret:29,interrupt:[26,35,49,65,80,96,110,124],introduct:[0,1,5,6,8,9,10,11,12,13,19,20,21,24,25,26,32,33,34,35,37,39,40,41,42,43,45,46,47,48,49,51,53,54,55,56,57,58,60,61,62,63,64,65,67,68,69,70,71,72,73,74,76,77,78,79,80,82,83,84,85,86,87,88,89,92,93,94,95,96,98,99,100,101,102,103,104,106,107,108,109,110,112,113,114,115,116,117,118,119,121,122,123,124,126,127,128,129,130,131,132,133,135,142,144],irq:[8,26],issu:137,j7200:[90,91,92,93,94,95,96,97,98,99,100,101,102,103,104],j721e:[90,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119],j721s2:[90,120,121,122,123,124,125,126,127,128,129,130,131,132],j7aep_gpu_bxs464_wrap0:120,j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:120,j7aep_gpu_bxs464_wrap0_gpu_ss_0:120,j7aep_gpu_bxs464_wrap0_gpucore_0:120,j7am_32_64_atb_funnel0:120,j7am_32_64_atb_funnel1:120,j7am_32_64_atb_funnel2:120,j7am_bolt_pgd0:120,j7am_hwa_atb_funnel0:120,j7am_main_16ff0:120,j7am_pulsar_atb_funnel0:120,jtag:[20,144],k3_arm_atb_funnel_3_32_mcu_0:[59,75],k3_led_main_0:[59,75],keep:13,kei:[17,18,21,134,140],kek:[14,27,134],keyrev:141,keystor:[56,72,87],keywrit:[17,21],know:137,larg:5,layer:30,led0:[31,44,91,105,120],level:26,list:[27,31,44,47,59,63,75,78,91,94,105,108,120],load:21,locat:30,lock:15,logic:141,m4f:13,macro:[5,6,7],magic:23,mailbox0:[31,44],main0:91,main2mcu_lvl_intrtr0:[59,65,75,80,91,96,105,110,120,124],main2mcu_pls_intrtr0:[59,65,75,80,91,96,105,110,120,124],main2mcu_vd:[31,44],main2wkupmcu_vd:[91,105,120],main:[43,58,74,89,104,118,132],main_gpiomux_introuter0:[31,35,44,49],main_sec_proxy0:[73,88],main_usb0_iso_vd:31,main_usb1_iso_vd:31,manag:[0,2,4,5,8,9,10,11,12,13,25,26,27,30,35,49,65,80,96,110,124,137],map:0,mcan0:[31,44,91,105,120],mcan10:[91,105,120],mcan11:[91,105,120],mcan12:[91,105,120],mcan13:[91,105,120],mcan14:[91,120],mcan15:[91,120],mcan16:[91,120],mcan17:[91,120],mcan1:[44,91,105,120],mcan2:[91,105,120],mcan3:[91,105,120],mcan4:[91,105,120],mcan5:[91,105,120],mcan6:[91,105,120],mcan7:[91,105,120],mcan8:[91,105,120],mcan9:[91,105,120],mcasp0:[31,59,75,91,105,120],mcasp10:105,mcasp11:105,mcasp1:[31,59,75,91,105,120],mcasp2:[31,59,75,91,105,120],mcasp3:[105,120],mcasp4:[105,120],mcasp5:105,mcasp6:105,mcasp7:105,mcasp8:105,mcasp9:105,mcrc64_0:31,mcspi0:[31,44,59,75,91,105,120],mcspi1:[31,44,59,75,91,105,120],mcspi2:[31,44,59,75,91,105,120],mcspi3:[44,59,75,91,105,120],mcspi4:[44,59,75,91,105,120],mcspi5:[91,105,120],mcspi6:[91,105,120],mcspi7:[91,105,120],mcu2main_vd:[31,44],mcu_adc0:[59,75,91],mcu_adc12_16ffc0:105,mcu_adc12_16ffc1:105,mcu_adc12fc_16ffc0:120,mcu_adc12fc_16ffc1:120,mcu_adc1:[59,75,91],mcu_armss0:[59,75],mcu_armss0_cpu0:[59,75],mcu_armss0_cpu1:[59,75],mcu_cbass0:[59,75],mcu_cbass_debug0:[59,75],mcu_cbass_fw0:[59,75],mcu_cpsw0:[59,75,91,105,120],mcu_cpt2_aggr0:[59,75,91,105,120],mcu_ctrl_mmr0:[59,75],mcu_dcc0:[31,44,59,75,91,105,120],mcu_dcc1:[59,75,91,105,120],mcu_dcc2:[59,75,91,105,120],mcu_debugss0:[59,75],mcu_ecc_aggr0:[59,75],mcu_ecc_aggr1:[59,75],mcu_efuse0:[59,75],mcu_esm0:[44,59,75,91,105,120],mcu_fss0:[91,105,120],mcu_fss0_fsas_0:[59,75,91,105,120],mcu_fss0_hyperbus0:[59,75],mcu_fss0_hyperbus1p0_0:[91,105,120],mcu_fss0_ospi_0:[59,75,91,105,120],mcu_fss0_ospi_1:[59,75,91,105,120],mcu_gpio0:[31,44],mcu_i2c0:[31,44,59,75,91,105,120],mcu_i2c1:[44,91,105,120],mcu_i3c0:[91,105,120],mcu_i3c1:[91,105,120],mcu_m4fss0:[31,44],mcu_m4fss0_cbass_0:[31,44],mcu_m4fss0_core0:[31,44],mcu_mcan0:[31,59,75,91,105,120],mcu_mcan1:[31,59,75,91,105,120],mcu_mcrc64_0:[31,44],mcu_mcspi0:[31,44,59,75,91,105,120],mcu_mcspi1:[31,44,59,75,91,105,120],mcu_mcspi2:[59,75,91,105,120],mcu_mcu_16ff0:31,mcu_mcu_gpiomux_introuter0:[44,49],mcu_msram0:[59,75],mcu_navss0:[59,75,91,105,120],mcu_navss0_intr_0:[91,96,105,110],mcu_navss0_intr_aggr_0:[59,65,75,80],mcu_navss0_intr_router_0:[59,65,75,80,120,124],mcu_navss0_mcrc0:[59,75],mcu_navss0_mcrc_0:[91,105,120],mcu_navss0_modss:[91,105,120],mcu_navss0_proxy0:[59,75,91,105,120],mcu_navss0_ringacc0:[59,75,91,105,120],mcu_navss0_sec_proxy0:[103,117,131],mcu_navss0_udmap0:[59,75],mcu_navss0_udmap_0:[91,105,120],mcu_navss0_udmass:[91,105,120],mcu_navss0_udmass_inta_0:[91,96,105,110,120,124],mcu_pbist0:[59,75,91,105,120],mcu_pbist1:[91,105,120],mcu_pbist2:[91,120],mcu_pdma0:[59,75],mcu_pdma1:[59,75],mcu_pll_mmr0:[59,75],mcu_psc0:44,mcu_psram0:[59,75],mcu_r5fss0:[91,105,120],mcu_r5fss0_core0:[91,105,120],mcu_r5fss0_core1:[91,105,120],mcu_rom0:[59,75],mcu_rti0:[31,44,59,75,91,105,120],mcu_rti1:[59,75,91,105,120],mcu_sa2_ul0:[91,105],mcu_sa3_ss0:120,mcu_sa3_ss0_dmss_eccaggr_0:120,mcu_sa3_ss0_intaggr_0:[120,124],mcu_sa3_ss0_pktdma_0:120,mcu_sa3_ss0_ringacc_0:120,mcu_sa3_ss0_sa_ul_0:120,mcu_sa3_ss0_sec_proxy_0:131,mcu_sec_mmr0:[59,75],mcu_sec_proxy0:[73,88],mcu_timer0:[31,44,59,75,91,105,120],mcu_timer1:[31,44,59,75,91,105,120],mcu_timer1_clksel_vd:[91,105],mcu_timer2:[31,44,59,75,91,105,120],mcu_timer3:[31,44,59,75,91,105,120],mcu_timer3_clksel_vd:[91,105],mcu_timer4:[91,105,120],mcu_timer5:[91,105,120],mcu_timer5_clksel_vd:[91,105],mcu_timer6:[91,105,120],mcu_timer7:[91,105,120],mcu_timer7_clksel_vd:[91,105],mcu_timer8:[91,105,120],mcu_timer9:[91,105,120],mcu_timer9_clksel_vd:[91,105],mcu_uart0:[31,44,59,75,91,105,120],mcu_uart1:44,mcu_wakeup:[43,58,74,89,104,118,132],mcusram:145,mek:[21,140],memori:30,messag:[2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,19,22,23,25,26,27,138,141],method:134,mlb0:105,mmcsd0:[31,44,59,75,91,105,120],mmcsd1:[31,44,59,75,91,105,120],mmcsd2:[31,105],mmr:15,model:133,monitor:11,mpk:[21,140],msmc:3,msv:[21,140],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[59,75],mx_efuse_mcu_chain_mcu_0:[59,75],mx_wakeup_reset_sync_wkup_0:[59,75],navss0:[59,75,91,105,120],navss0_bcdma_0:120,navss0_cpts0:[59,75],navss0_cpts_0:[91,105,120],navss0_dti_0:[91,105],navss0_intr_0:[120,124],navss0_intr_router_0:[59,65,75,80,91,96,105,110],navss0_mailbox0_cluster0:[59,75],navss0_mailbox0_cluster10:[59,75],navss0_mailbox0_cluster11:[59,75],navss0_mailbox0_cluster1:[59,75],navss0_mailbox0_cluster2:[59,75],navss0_mailbox0_cluster3:[59,75],navss0_mailbox0_cluster4:[59,75],navss0_mailbox0_cluster5:[59,75],navss0_mailbox0_cluster6:[59,75],navss0_mailbox0_cluster7:[59,75],navss0_mailbox0_cluster8:[59,75],navss0_mailbox0_cluster9:[59,75],navss0_mailbox1_0:120,navss0_mailbox1_10:120,navss0_mailbox1_11:120,navss0_mailbox1_1:120,navss0_mailbox1_2:120,navss0_mailbox1_3:120,navss0_mailbox1_4:120,navss0_mailbox1_5:120,navss0_mailbox1_6:120,navss0_mailbox1_7:120,navss0_mailbox1_8:120,navss0_mailbox1_9:120,navss0_mailbox_0:[91,105,120],navss0_mailbox_10:[91,105,120],navss0_mailbox_11:[91,105,120],navss0_mailbox_1:[91,105,120],navss0_mailbox_2:[91,105,120],navss0_mailbox_3:[91,105,120],navss0_mailbox_4:[91,105,120],navss0_mailbox_5:[91,105,120],navss0_mailbox_6:[91,105,120],navss0_mailbox_7:[91,105,120],navss0_mailbox_8:[91,105,120],navss0_mailbox_9:[91,105,120],navss0_mcrc0:[59,75],navss0_mcrc_0:[91,105,120],navss0_modss:[91,105,120],navss0_modss_inta0:[59,65,75,80],navss0_modss_inta1:[59,65,75,80],navss0_modss_inta_0:[91,96,120,124],navss0_modss_inta_1:[91,96,120,124],navss0_modss_intaggr_0:[105,110],navss0_modss_intaggr_1:[105,110],navss0_proxy0:[59,75],navss0_proxy_0:[91,105,120],navss0_pvu0:[59,75],navss0_pvu1:[59,75],navss0_pvu_0:120,navss0_pvu_1:120,navss0_ringacc0:[59,75],navss0_ringacc_0:[91,105,120],navss0_sec_proxy_0:[103,117,131],navss0_spinlock_0:[91,105,120],navss0_tbu_0:[91,105],navss0_tcu_0:105,navss0_timer_mgr0:[59,75],navss0_timer_mgr1:[59,75],navss0_timermgr_0:[91,105,120],navss0_timermgr_1:[91,105,120],navss0_udmap0:[59,75],navss0_udmap_0:[91,105,120],navss0_udmass:[91,105,120],navss0_udmass_inta0:[59,65,75,80],navss0_udmass_inta_0:[91,96,120,124],navss0_udmass_intaggr_0:[105,110],navss0_virtss:[91,105,120],non:2,normal:145,note:14,number:23,object:[3,5,6,7],oldi_tx_core_main_0:[59,75],open:[19,20],oper:145,optim:138,option:[21,30,140],osal:[25,26],otp:[15,17,18,21,27,62,136,140,141],outer:138,output:[35,49,65,80,96,110,124],outsid:142,over:144,overlap:137,overview:30,owner:16,ownership:137,pair:10,paramet:[8,9,10,11,12,62],part:26,pass:24,path:2,payload:138,pbist0:[31,44,59,75,91,105,120],pbist10:[105,120],pbist11:120,pbist1:[31,44,59,75,91,105,120],pbist2:[44,91,105,120],pbist3:[44,105,120],pbist4:[105,120],pbist5:[105,120],pbist6:105,pbist7:[105,120],pbist8:120,pbist9:105,pcie0:[44,59,75,105],pcie1:[59,75,91,105,120],pcie2:105,pcie3:105,pdma0:[59,75],pdma1:[59,75],pdma_debug0:[59,75],per:[42,57,73,88,103,117,131],perform:[144,145],permiss:137,pll:[36,50,66,81,97,111,125],pll_mmr0:[59,75],pllctrl0:[59,75],popul:[21,144],post:145,power:[2,4,5,25,30],pre:26,primer:[133,135],priv:[47,63,78,94,108,137],procedur:[11,138,140],process:26,processor:[13,27,37,51,67,82,98,112,126],program:[5,134,136,137],programm:137,protocol:20,proxi:[9,26,38,39,42,52,53,57,68,69,73,83,84,88,99,100,103,113,114,117,127,128,131],pru_icssg0:[44,59,75,105],pru_icssg1:[44,59,75,105],pru_icssg2:[59,75],psc0:[31,44,59,75,91,105,120],psc0_fw_0:31,psc0_psc_0:31,psi:[10,39,53,69,84,100,114,128],psil:26,psramecc0:[59,75],queri:3,r5fss0:[31,44,91,105,120],r5fss0_core0:[31,44,91,105,120],r5fss0_core1:[44,91,105,120],r5fss0_introuter0:[105,110],r5fss0_ss0:31,r5fss1:[44,105,120],r5fss1_core0:[44,105,120],r5fss1_core1:[44,105,120],r5fss1_introuter0:[105,110],rang:26,read:[0,10,15,18,136,141],receiv:[12,20,25,26],refer:21,region:[16,47,63,78,94,108,137],regist:[10,137],relat:141,relationship:137,releas:[8,13,14],request:[2,9,11,12,13],reset:[7,11],resourc:[2,4,8,9,10,11,12,26,30,41,55,71,86,102,116,130,137,142,145],respons:[2,8,9,11,12],retriev:144,revis:[18,21,23,141,144],ring:[11,26,40,54,70,85,101,115,129],rom:24,rout:8,router:[35,49,65,80,96,110,124],row:[15,27],rti0:[31,44,59,75,91,105,120],rti10:44,rti11:44,rti15:[31,105,120],rti16:[105,120],rti17:120,rti1:[31,44,59,75,91,105,120],rti24:105,rti25:105,rti28:[91,105,120],rti29:[91,105,120],rti2:[31,59,75],rti30:[105,120],rti31:[105,120],rti3:[31,59,75],rti8:44,rti9:44,run:141,runtim:[19,56,72,87,145],sa2_cpsw_psilss0:120,sa2_ul0:[44,59,75,105,120],sa2ul:[27,134,142],sa3_ss0:31,sa3_ss0_dmss_eccaggr_0:31,sa3_ss0_intaggr_0:[31,35],sa3_ss0_pktdma_0:31,sa3_ss0_ringacc_0:31,sa3_ss0_sa_ul_0:31,sa3_ss0_sec_proxy_0:42,same:137,sampl:21,sbl:[21,141],sci:[0,26],sdk:0,sec:21,secur:[0,2,4,20,21,22,27,30,42,57,73,88,103,117,131,138,140,143,144,145],send:144,sequenc:13,serdes0:[59,75],serdes1:[59,75],serdes_10g0:[44,105,120],serdes_10g1:91,serdes_16g0:105,serdes_16g1:105,serdes_16g2:105,serdes_16g3:105,server:0,set:[8,13,14,16],sign:[21,138,141,143],size:[12,56,72,87],smek:21,smpk:21,smpkh:21,sms0:31,soc:[19,31,44,59,75,90,91,105,120,144],soft:15,softwar:[0,18,21],sourc:[35,39,49,53,65,69,80,84,96,100,110,114,124,128],specif:[13,90],specifi:137,spinlock0:[31,44],sr1:90,sr2:90,state:144,statu:[13,15],stm0:[31,44,59,75,91,105,120],structur:[3,5,6,7,10,23,25,26,27,141],sub:[30,140],substructur:[23,27],subsystem:[25,26],suppli:134,support:[137,140],swrev:[140,141],sysfw:[21,141,142],system:[2,7,21,23,27,138,144],templat:[21,140],texa:2,thi:[5,6,7],thread:[10,39,42,53,57,69,73,84,88,100,103,114,117,128,131],threshold:12,time:[23,138,141],timeout:20,timer0:[31,44,59,75,91,105,120],timer10:[44,59,75,91,105,120],timer11:[44,59,75,91,105,120],timer11_clksel_vd:[91,105],timer12:[91,105,120],timer13:[91,105,120],timer13_clksel_vd:[91,105],timer14:[91,105,120],timer15:[91,105,120],timer15_clksel_vd:[91,105],timer16:[91,105,120],timer17:[91,105,120],timer17_clksel_vd:[91,105],timer18:[91,105,120],timer19:[91,105,120],timer19_clksel_vd:[91,105],timer1:[31,44,59,75,91,105,120],timer1_clksel_vd:[91,105],timer2:[31,44,59,75,91,105,120],timer3:[31,44,59,75,91,105,120],timer3_clksel_vd:[91,105],timer4:[31,44,59,75,91,105,120],timer5:[31,44,59,75,91,105,120],timer5_clksel_vd:[91,105],timer6:[31,44,59,75,91,105,120],timer7:[31,44,59,75,91,105,120],timer7_clksel_vd:[91,105],timer8:[44,59,75,91,105,120],timer9:[44,59,75,91,105,120],timer9_clksel_vd:[91,105],timermgr0:44,timesync_event_introuter0:[44,49],timesync_event_router0:[31,35],timesync_intrtr0:[59,65,75,80,91,96,105,110,120,124],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,22,23,25,26,27,134,138,141,144,146],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:16,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:16,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:15,tisci_msg_get_soc_uid:19,tisci_msg_key_writ:17,tisci_msg_lock_otp_row:15,tisci_msg_open_debug_fwl:19,tisci_msg_proc_auth_boot:13,tisci_msg_proc_get_statu:13,tisci_msg_proc_handov:13,tisci_msg_proc_releas:13,tisci_msg_proc_request:13,tisci_msg_proc_set_config:13,tisci_msg_proc_set_control:13,tisci_msg_proc_wait_statu:13,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:18,tisci_msg_read_otp_mmr:15,tisci_msg_read_swrev:18,tisci_msg_rm_irq_releas:8,tisci_msg_rm_irq_set:8,tisci_msg_rm_proxy_cfg:9,tisci_msg_rm_psil_pair:10,tisci_msg_rm_psil_read:10,tisci_msg_rm_psil_unpair:10,tisci_msg_rm_psil_writ:10,tisci_msg_rm_ring_cfg:11,tisci_msg_rm_ring_mon_cfg:11,tisci_msg_rm_udmap_flow_cfg:12,tisci_msg_rm_udmap_flow_deleg:12,tisci_msg_rm_udmap_flow_size_thresh_cfg:12,tisci_msg_rm_udmap_gcfg_cfg:12,tisci_msg_rm_udmap_rx_ch_cfg:12,tisci_msg_rm_udmap_tx_ch_cfg:12,tisci_msg_sa2ul_get_dkek:14,tisci_msg_sa2ul_release_dkek:14,tisci_msg_sa2ul_set_dkek:14,tisci_msg_sec_handov:22,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:16,tisci_msg_soft_lock_otp_write_glob:15,tisci_msg_sys_reset:7,tisci_msg_vers:3,tisci_msg_write_keyrev:18,tisci_msg_write_otp_row:15,tisci_msg_write_swrev:18,topic:139,trace:[29,30],transfer:20,transmit:[12,20],transport:2,trigger:145,two:134,type:[41,55,71,86,102,116,130,140,144],uart0:[31,44,59,75,91,105,120],uart1:[31,44,59,75,91,105,120],uart2:[31,44,59,75,91,105,120],uart3:[31,44,91,105,120],uart4:[31,44,91,105,120],uart5:[31,44,91,105,120],uart6:[31,44,91,105,120],uart7:[91,105,120],uart8:[91,105,120],uart9:[91,105,120],uart:144,udmap:12,ufs0:105,uid:[19,20,144],unencrypt:143,unlock:[27,144],unpair:10,usag:[3,5,6,7,8,9,10,11,12,13,15,17,23,25,26,27,133,145],usb0:[31,44,91,105,120],usb1:[31,105],usb3ss0:[59,75],usb3ss1:[59,75],user:[137,139,144,146],valid:[8,9,11,12,25,26,144],valu:[133,135],variou:144,vdc_data_vbusm_32b_ref_mcu2wkup:[59,75],vdc_data_vbusm_32b_ref_wkup2mcu:[59,75],vdc_data_vbusm_64b_ref_main2mcu:[59,75],vdc_data_vbusm_64b_ref_mcu2main:[59,75],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[59,75],vdc_infra_vbusp_32b_ref_mcu2main_infra:[59,75],vdc_infra_vbusp_32b_ref_wkup2main_infra:[59,75],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[59,75],vdc_nav_psil_128b_ref_main2mcu:[59,75],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[59,75],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[59,75],version:21,via:[134,144],virtual:[35,49,65,80,96,110,124],vpac0:[105,120],vpfe0:105,vtm0:44,vusr_dual0:120,wait:13,what:137,which:137,wise:[31,44,59,75,91,105,120],without:[5,24],wkup_cbass0:[59,75],wkup_cbass_fw0:[59,75],wkup_ctrl_mmr0:[59,75],wkup_ddpa0:[91,105,120],wkup_deepsleep_sources0:31,wkup_dmsc0:[59,75,91,105],wkup_dmsc0_cortex_m3_0:[59,75],wkup_ecc_aggr0:[59,75],wkup_esm0:[31,59,75,91,105,120],wkup_gpio0:[59,75,91,105,120],wkup_gpio1:[91,105,120],wkup_gpiomux_intrtr0:[59,65,75,80,91,96,105,110,120,124],wkup_gtc0:31,wkup_i2c0:[31,59,75,91,105,120],wkup_j7am_wakeup_16ff0:120,wkup_mcu_gpiomux_introuter0:[31,35],wkup_pbist0:31,wkup_pllctrl0:[59,75],wkup_porz_sync0:[91,105,120],wkup_psc0:[31,59,75,91,105,120],wkup_rtcss0:31,wkup_rti0:31,wkup_sms0:120,wkup_timer0:31,wkup_timer1:31,wkup_uart0:[31,59,75,91,105,120],wkup_vtm0:[31,59,75,91,105,120],wkup_wakeup0:91,wkupmcu2main_vd:[91,105,120],write:[10,15,18,136,137,141],writer:[17,140],x509:[21,140]}})