// Seed: 1170421270
module module_0 #(
    parameter id_1 = 32'd98,
    parameter id_8 = 32'd13
) (
    input logic id_2,
    output id_3
);
  assign id_1 = id_2 & 1;
  assign id_3[id_1] = 1;
  logic id_4 = id_4[1'b0];
  assign id_4 = 1;
  reg id_5;
  always @(posedge 1) begin
    id_5 <= id_5;
  end
  reg   id_6;
  logic id_7;
  logic _id_8;
  initial begin
    id_5[id_8] = id_6;
  end
endmodule
