#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c3c9c4cda0 .scope module, "ALU_regbank_test" "ALU_regbank_test" 2 4;
 .timescale 0 0;
v000001c3c9cb8e40_0 .net "ALUout", 31 0, v000001c3c9cb8d00_0;  1 drivers
v000001c3c9cb8a80_0 .var "clk", 0 0;
v000001c3c9cb8ee0_0 .var "dr", 4 0;
v000001c3c9cb9480_0 .var "en", 0 0;
v000001c3c9cb9520_0 .var "mode", 3 0;
v000001c3c9cba7a0_0 .net "out", 31 0, L_000001c3c9cbb7e0;  1 drivers
v000001c3c9cbb740_0 .net "rData1", 31 0, L_000001c3c9c68010;  1 drivers
v000001c3c9cbb560_0 .net "rData2", 31 0, L_000001c3c9c67c20;  1 drivers
v000001c3c9cba520_0 .var "reset", 0 0;
v000001c3c9cbb2e0_0 .var "sel", 0 0;
v000001c3c9cbafc0_0 .var "sr1", 4 0;
v000001c3c9cba2a0_0 .var "sr2", 4 0;
v000001c3c9cbb600_0 .var "wrData", 31 0;
v000001c3c9cbb060_0 .var "write", 0 0;
S_000001c3c9c56fa0 .scope module, "m" "mux" 2 14, 3 1 0, S_000001c3c9c4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c3c9c4e910 .param/l "N" 0 3 2, +C4<00000000000000000000000000100000>;
v000001c3c9c4cf30_0 .net "a", 31 0, v000001c3c9cb8d00_0;  alias, 1 drivers
v000001c3c9c4cfd0_0 .net "b", 31 0, v000001c3c9cbb600_0;  1 drivers
v000001c3c9c4c990_0 .net "out", 31 0, L_000001c3c9cbb7e0;  alias, 1 drivers
v000001c3c9c4ca30_0 .net "s", 0 0, v000001c3c9cbb2e0_0;  1 drivers
L_000001c3c9cbb7e0 .functor MUXZ 32, v000001c3c9cb8d00_0, v000001c3c9cbb600_0, v000001c3c9cbb2e0_0, C4<>;
S_000001c3c9c57130 .scope module, "rf" "register_bank" 2 15, 4 1 0, S_000001c3c9c4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001c3c9c68010 .functor BUFZ 32, L_000001c3c9cbb100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c3c9c67c20 .functor BUFZ 32, L_000001c3c9cbb380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3c9c57360_0 .net *"_ivl_0", 31 0, L_000001c3c9cbb100;  1 drivers
v000001c3c9c5b150_0 .net *"_ivl_10", 6 0, L_000001c3c9cba660;  1 drivers
L_000001c3c9cbc0d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3c9c5b1f0_0 .net *"_ivl_13", 1 0, L_000001c3c9cbc0d0;  1 drivers
v000001c3c9cb97a0_0 .net *"_ivl_2", 6 0, L_000001c3c9cba3e0;  1 drivers
L_000001c3c9cbc088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3c9cb95c0_0 .net *"_ivl_5", 1 0, L_000001c3c9cbc088;  1 drivers
v000001c3c9cb9020_0 .net *"_ivl_8", 31 0, L_000001c3c9cbb380;  1 drivers
v000001c3c9cb90c0_0 .net "clk", 0 0, v000001c3c9cb8a80_0;  1 drivers
v000001c3c9cb8b20_0 .net "dr", 4 0, v000001c3c9cb8ee0_0;  1 drivers
v000001c3c9cb8940_0 .var/i "k", 31 0;
v000001c3c9cb89e0_0 .net "rData1", 31 0, L_000001c3c9c68010;  alias, 1 drivers
v000001c3c9cb8da0_0 .net "rData2", 31 0, L_000001c3c9c67c20;  alias, 1 drivers
v000001c3c9cb9200 .array "regfile", 31 0, 31 0;
v000001c3c9cb8c60_0 .net "reset", 0 0, v000001c3c9cba520_0;  1 drivers
v000001c3c9cb88a0_0 .net "sr1", 4 0, v000001c3c9cbafc0_0;  1 drivers
v000001c3c9cb9160_0 .net "sr2", 4 0, v000001c3c9cba2a0_0;  1 drivers
v000001c3c9cb8bc0_0 .net "wrData", 31 0, L_000001c3c9cbb7e0;  alias, 1 drivers
v000001c3c9cb92a0_0 .net "write", 0 0, v000001c3c9cbb060_0;  1 drivers
E_000001c3c9c4ee10 .event posedge, v000001c3c9cb90c0_0;
L_000001c3c9cbb100 .array/port v000001c3c9cb9200, L_000001c3c9cba3e0;
L_000001c3c9cba3e0 .concat [ 5 2 0 0], v000001c3c9cbafc0_0, L_000001c3c9cbc088;
L_000001c3c9cbb380 .array/port v000001c3c9cb9200, L_000001c3c9cba660;
L_000001c3c9cba660 .concat [ 5 2 0 0], v000001c3c9cba2a0_0, L_000001c3c9cbc0d0;
S_000001c3c9c5b3a0 .scope module, "uut" "ALU" 2 16, 5 1 0, S_000001c3c9c4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
v000001c3c9cb8d00_0 .var "ALUout", 31 0;
v000001c3c9cb9340_0 .net "en", 0 0, v000001c3c9cb9480_0;  1 drivers
v000001c3c9cb9660_0 .net "mode", 3 0, v000001c3c9cb9520_0;  1 drivers
v000001c3c9cb93e0_0 .net "operand1", 31 0, L_000001c3c9c68010;  alias, 1 drivers
v000001c3c9cb8f80_0 .net "operand2", 31 0, L_000001c3c9c67c20;  alias, 1 drivers
v000001c3c9cb9700_0 .net "out", 31 0, v000001c3c9cb8d00_0;  alias, 1 drivers
E_000001c3c9c4e250 .event anyedge, v000001c3c9cb9340_0, v000001c3c9cb9660_0, v000001c3c9cb89e0_0, v000001c3c9cb8da0_0;
    .scope S_000001c3c9c57130;
T_0 ;
    %wait E_000001c3c9c4ee10;
    %load/vec4 v000001c3c9cb8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3c9cb8940_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001c3c9cb8940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c3c9cb8940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3c9cb9200, 0, 4;
    %load/vec4 v000001c3c9cb8940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c3c9cb8940_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c3c9cb92a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001c3c9cb8bc0_0;
    %load/vec4 v000001c3c9cb8b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3c9cb9200, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c3c9c5b3a0;
T_1 ;
    %wait E_000001c3c9c4e250;
    %load/vec4 v000001c3c9cb9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c3c9cb9660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %load/vec4 v000001c3c9cb8f80_0;
    %add;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %load/vec4 v000001c3c9cb8f80_0;
    %sub;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %load/vec4 v000001c3c9cb8f80_0;
    %and;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.5 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %load/vec4 v000001c3c9cb8f80_0;
    %or;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.6 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %load/vec4 v000001c3c9cb8f80_0;
    %xor;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.7 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %inv;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.8 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %ix/getv 4, v000001c3c9cb8f80_0;
    %shiftl 4;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %ix/getv 4, v000001c3c9cb8f80_0;
    %shiftl 4;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.10 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %ix/getv 4, v000001c3c9cb8f80_0;
    %shiftr 4;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %ix/getv 4, v000001c3c9cb8f80_0;
    %shiftr 4;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000001c3c9cb93e0_0;
    %load/vec4 v000001c3c9cb8f80_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001c3c9cb8d00_0, 0, 32;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c3c9c4cda0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3c9cb8a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3c9cb9480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3c9cba520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3c9cbb2e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3c9cbb060_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c3c9cb8ee0_0, 0, 5;
    %pushi/vec4 370, 0, 32;
    %store/vec4 v000001c3c9cbb600_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c3c9cb8ee0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001c3c9cbb600_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3c9cbb060_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c3c9cbafc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c3c9cba2a0_0, 0, 5;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3c9cb9480_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c3c9cb9520_0, 0, 4;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3c9cbb060_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001c3c9cb8ee0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3c9cbb2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3c9cbb060_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001c3c9cb8ee0_0, 0, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001c3c9cb9520_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c3c9c4cda0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001c3c9cb8a80_0;
    %inv;
    %store/vec4 v000001c3c9cb8a80_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c3c9c4cda0;
T_4 ;
    %vpi_call 2 37 "$monitor", $time, "%d %d %d %d %b %b %b", &A<v000001c3c9cb9200, 1>, &A<v000001c3c9cb9200, 2>, &A<v000001c3c9cb9200, 3>, &A<v000001c3c9cb9200, 4>, v000001c3c9cbb060_0, v000001c3c9cb9480_0, v000001c3c9cb9520_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU_regbank_test.v";
    "./mux.v";
    "./register_bank.v";
    "./ALU.v";
