{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764283540710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764283540711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:45:40 2025 " "Processing started: Thu Nov 27 19:45:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764283540711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764283540711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_mult_div -c ULA_mult_div " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_mult_div -c ULA_mult_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764283540711 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764283541364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula_pack.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file rtl/ula_pack.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_pack " "Found design unit 1: ula_pack" {  } { { "rtl/ula_pack.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_pack.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-behavior " "Found design unit 1: subtractor-behavior" {  } { { "rtl/subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/subtractor.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541790 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "rtl/subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/subtractor.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/std_logic_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/std_logic_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_logic_register-behavior " "Found design unit 1: std_logic_register-behavior" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541794 ""} { "Info" "ISGN_ENTITY_NAME" "1 std_logic_register " "Found entity 1: std_logic_register" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/shift_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behavior " "Found design unit 1: shift_reg-behavior" {  } { { "rtl/shift_reg.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/shift_reg.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541800 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "rtl/shift_reg.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/shift_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/mux_2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "rtl/mux_2to1.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_2to1.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541804 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "rtl/mux_2to1.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_2to1.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/mux_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1bit-rtl " "Found design unit 1: mux_1bit-rtl" {  } { { "rtl/mux_1bit.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_1bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541809 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit " "Found entity 1: mux_1bit" {  } { { "rtl/mux_1bit.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_1bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-circuito_logico " "Found design unit 1: full_adder-circuito_logico" {  } { { "rtl/full_adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/full_adder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541814 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "rtl/full_adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/full_adder.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/flip_flop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/flip_flop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-behavior " "Found design unit 1: flip_flop-behavior" {  } { { "rtl/flip_flop.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/flip_flop.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541820 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "rtl/flip_flop.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/flip_flop.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/and_or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/and_or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_or-behavior " "Found design unit 1: and_or-behavior" {  } { { "rtl/and_or.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/and_or.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541825 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "rtl/and_or.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/and_or.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adder_subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/adder_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-behavior " "Found design unit 1: adder_subtractor-behavior" {  } { { "rtl/adder_subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder_subtractor.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541830 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "rtl/adder_subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder_subtractor.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavior " "Found design unit 1: adder-behavior" {  } { { "rtl/adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541835 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "rtl/adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/count_less_than_b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/count_less_than_b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_less_than_B-behavior " "Found design unit 1: count_less_than_B-behavior" {  } { { "rtl/count_less_than_B.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/count_less_than_B.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541840 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_less_than_B " "Found entity 1: count_less_than_B" {  } { { "rtl/count_less_than_B.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/count_less_than_B.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula_bc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ula_bc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_bc-behavior " "Found design unit 1: ula_bc-behavior" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541844 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_bc " "Found entity 1: ula_bc" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula_bo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ula_bo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_bo-structure " "Found design unit 1: ula_bo-structure" {  } { { "rtl/ula_bo.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541850 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_bo " "Found entity 1: ula_bo" {  } { { "rtl/ula_bo.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ula.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-structure " "Found design unit 1: ula-structure" {  } { { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541854 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764283541854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764283541854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764283541934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ula_bc ula_bc:BC A:behavior " "Elaborating entity \"ula_bc\" using architecture \"A:behavior\" for hierarchy \"ula_bc:BC\"" {  } { { "rtl/ula.vhdl" "BC" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542000 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ula_bc.vhdl(39) " "VHDL Process Statement warning at ula_bc.vhdl(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1764283542001 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PRONTO ula_bc.vhdl(39) " "Inferred latch for \"next_state.PRONTO\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542006 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERRO ula_bc.vhdl(39) " "Inferred latch for \"next_state.ERRO\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542006 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV4 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV4\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542006 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV3 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV3\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542006 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV2 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV2\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542006 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV1 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV1\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542006 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT6 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT6\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT5 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT5\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT4 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT4\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT3 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT3\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT2 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT2\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT1 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT1\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.AD ula_bc.vhdl(39) " "Inferred latch for \"next_state.AD\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUB ula_bc.vhdl(39) " "Inferred latch for \"next_state.SUB\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_AND ula_bc.vhdl(39) " "Inferred latch for \"next_state.S_AND\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_OR ula_bc.vhdl(39) " "Inferred latch for \"next_state.S_OR\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542007 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SLT ula_bc.vhdl(39) " "Inferred latch for \"next_state.SLT\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542008 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DECIDE ula_bc.vhdl(39) " "Inferred latch for \"next_state.DECIDE\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542008 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOAD ula_bc.vhdl(39) " "Inferred latch for \"next_state.LOAD\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542008 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT ula_bc.vhdl(39) " "Inferred latch for \"next_state.INIT\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764283542008 "|ula|ula_bc:BC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ula_bo ula_bo:BO A:structure " "Elaborating entity \"ula_bo\" using architecture \"A:structure\" for hierarchy \"ula_bo:BO\"" {  } { { "rtl/ula.vhdl" "BO" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "std_logic_register ula_bo:BO\|std_logic_register:reg_funct A:behavior " "Elaborating entity \"std_logic_register\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|std_logic_register:reg_funct\"" {  } { { "rtl/ula_bo.vhdl" "reg_funct" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "std_logic_register ula_bo:BO\|std_logic_register:reg_ULAOp A:behavior " "Elaborating entity \"std_logic_register\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|std_logic_register:reg_ULAOp\"" {  } { { "rtl/ula_bo.vhdl" "reg_ULAOp" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_reg ula_bo:BO\|shift_reg:reg_A A:behavior " "Elaborating entity \"shift_reg\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|shift_reg:reg_A\"" {  } { { "rtl/ula_bo.vhdl" "reg_A" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "std_logic_register ula_bo:BO\|std_logic_register:reg_B A:behavior " "Elaborating entity \"std_logic_register\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|std_logic_register:reg_B\"" {  } { { "rtl/ula_bo.vhdl" "reg_B" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder_subtractor ula_bo:BO\|adder_subtractor:add_sub A:behavior " "Elaborating entity \"adder_subtractor\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|adder_subtractor:add_sub\"" {  } { { "rtl/ula_bo.vhdl" "add_sub" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder ula_bo:BO\|adder_subtractor:add_sub\|full_adder:\\interator:0:adder A:circuito_logico " "Elaborating entity \"full_adder\" using architecture \"A:circuito_logico\" for hierarchy \"ula_bo:BO\|adder_subtractor:add_sub\|full_adder:\\interator:0:adder\"" {  } { { "rtl/adder_subtractor.vhdl" "\\interator:0:adder" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder_subtractor.vhdl" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "and_or ula_bo:BO\|and_or:and_or A:behavior " "Elaborating entity \"and_or\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|and_or:and_or\"" {  } { { "rtl/ula_bo.vhdl" "and_or" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 161 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2to1 ula_bo:BO\|mux_2to1:mux_1 A:behavior " "Elaborating entity \"mux_2to1\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|mux_2to1:mux_1\"" {  } { { "rtl/ula_bo.vhdl" "mux_1" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtractor ula_bo:BO\|subtractor:sub A:behavior " "Elaborating entity \"subtractor\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|subtractor:sub\"" {  } { { "rtl/ula_bo.vhdl" "sub" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 254 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "count_less_than_B ula_bo:BO\|count_less_than_B:count_lessth_B A:behavior " "Elaborating entity \"count_less_than_B\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|count_less_than_B:count_lessth_B\"" {  } { { "rtl/ula_bo.vhdl" "count_lessth_B" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 266 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_1bit ula_bo:BO\|mux_1bit:mux_FF A:rtl " "Elaborating entity \"mux_1bit\" using architecture \"A:rtl\" for hierarchy \"ula_bo:BO\|mux_1bit:mux_FF\"" {  } { { "rtl/ula_bo.vhdl" "mux_FF" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 336 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder ula_bo:BO\|adder:somador_P A:behavior " "Elaborating entity \"adder\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|adder:somador_P\"" {  } { { "rtl/ula_bo.vhdl" "somador_P" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "flip_flop ula_bo:BO\|flip_flop:flip_flop_FF A:behavior " "Elaborating entity \"flip_flop\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|flip_flop:flip_flop_FF\"" {  } { { "rtl/ula_bo.vhdl" "flip_flop_FF" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 356 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764283542537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.PRONTO_840 " "Latch ula_bc:BC\|next_state.PRONTO_840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[0\] " "Ports D and ENA on the latch are fed by the same signal ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[0\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543608 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.ERRO_877 " "Latch ula_bc:BC\|next_state.ERRO_877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543608 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.SLT_1432 " "Latch ula_bc:BC\|next_state.SLT_1432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543608 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.S_OR_1395 " "Latch ula_bc:BC\|next_state.S_OR_1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543608 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.S_AND_1358 " "Latch ula_bc:BC\|next_state.S_AND_1358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543608 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.SUB_1321 " "Latch ula_bc:BC\|next_state.SUB_1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543608 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.AD_1284 " "Latch ula_bc:BC\|next_state.AD_1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543609 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.MULT1_1247 " "Latch ula_bc:BC\|next_state.MULT1_1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543609 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.DIV1_1025 " "Latch ula_bc:BC\|next_state.DIV1_1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764283543609 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764283543609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764283545608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764283545608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "791 " "Implemented 791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764283545873 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764283545873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Implemented 650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764283545873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764283545873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764283545925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:45:45 2025 " "Processing ended: Thu Nov 27 19:45:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764283545925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764283545925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764283545925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764283545925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764283547421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764283547423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:45:46 2025 " "Processing started: Thu Nov 27 19:45:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764283547423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764283547423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA_mult_div -c ULA_mult_div " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA_mult_div -c ULA_mult_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764283547423 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764283548952 ""}
{ "Info" "0" "" "Project  = ULA_mult_div" {  } {  } 0 0 "Project  = ULA_mult_div" 0 0 "Fitter" 0 0 1764283548955 ""}
{ "Info" "0" "" "Revision = ULA_mult_div" {  } {  } 0 0 "Revision = ULA_mult_div" 0 0 "Fitter" 0 0 1764283548956 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764283549098 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA_mult_div EP2C5AF256A7 " "Selected device EP2C5AF256A7 for design \"ULA_mult_div\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764283549110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764283549134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764283549134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764283549468 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764283549500 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Device EP2C8AF256A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764283549955 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764283549955 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 1396 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764283549970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 1397 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764283549970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 1398 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764283549970 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764283549970 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "141 141 " "No exact pin location assignment(s) for 141 pins of 141 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pronto " "Pin pronto not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pronto } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pronto } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "erro " "Pin erro not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { erro } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { erro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[0\] " "Pin S0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[0] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[1\] " "Pin S0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[1] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[2\] " "Pin S0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[2] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[3\] " "Pin S0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[3] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[4\] " "Pin S0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[4] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[5\] " "Pin S0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[5] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[6\] " "Pin S0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[6] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[7\] " "Pin S0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[7] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[8\] " "Pin S0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[8] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[9\] " "Pin S0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[9] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[10\] " "Pin S0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[10] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[11\] " "Pin S0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[11] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[12\] " "Pin S0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[12] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[13\] " "Pin S0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[13] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[14\] " "Pin S0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[14] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[15\] " "Pin S0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[15] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[16\] " "Pin S0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[16] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[17\] " "Pin S0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[17] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[18\] " "Pin S0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[18] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[19\] " "Pin S0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[19] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[20\] " "Pin S0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[20] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[21\] " "Pin S0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[21] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[22\] " "Pin S0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[22] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[23\] " "Pin S0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[23] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[24\] " "Pin S0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[24] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[25\] " "Pin S0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[25] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[26\] " "Pin S0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[26] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[27\] " "Pin S0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[27] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[28\] " "Pin S0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[28] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[29\] " "Pin S0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[29] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[30\] " "Pin S0\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[30] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[31\] " "Pin S0\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S0[31] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Pin S1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[0] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Pin S1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[1] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Pin S1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[2] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Pin S1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[3] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Pin S1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[4] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Pin S1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[5] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Pin S1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[6] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Pin S1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[7] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[8\] " "Pin S1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[8] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[9\] " "Pin S1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[9] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[10\] " "Pin S1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[10] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[11\] " "Pin S1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[11] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[12\] " "Pin S1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[12] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[13\] " "Pin S1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[13] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[14\] " "Pin S1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[14] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[15\] " "Pin S1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[15] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[16\] " "Pin S1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[16] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[17\] " "Pin S1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[17] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[18\] " "Pin S1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[18] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[19\] " "Pin S1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[19] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[20\] " "Pin S1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[20] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[21\] " "Pin S1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[21] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[22\] " "Pin S1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[22] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[23\] " "Pin S1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[23] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[24\] " "Pin S1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[24] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[25\] " "Pin S1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[25] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[26\] " "Pin S1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[26] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[27\] " "Pin S1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[27] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[28\] " "Pin S1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[28] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[29\] " "Pin S1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[29] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[30\] " "Pin S1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[30] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[31\] " "Pin S1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S1[31] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULAOp\[1\] " "Pin ULAOp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULAOp[1] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULAOp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Pin funct\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { funct[4] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Pin funct\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { funct[5] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ULAOp\[0\] " "Pin ULAOp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ULAOp[0] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ULAOp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Pin funct\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { funct[0] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Pin funct\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { funct[1] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Pin funct\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { funct[2] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Pin funct\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { funct[3] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[31\] " "Pin entB\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[31] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[31\] " "Pin entA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[31] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[30\] " "Pin entB\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[30] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[29\] " "Pin entB\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[29] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[28\] " "Pin entB\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[28] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[27\] " "Pin entB\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[27] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[26\] " "Pin entB\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[26] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[25\] " "Pin entB\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[25] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[24\] " "Pin entB\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[24] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[23\] " "Pin entB\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[23] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[22\] " "Pin entB\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[22] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[21\] " "Pin entB\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[21] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[20\] " "Pin entB\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[20] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[19\] " "Pin entB\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[19] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[18\] " "Pin entB\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[18] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[17\] " "Pin entB\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[17] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[16\] " "Pin entB\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[16] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[15\] " "Pin entB\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[15] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[14\] " "Pin entB\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[14] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[13\] " "Pin entB\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[13] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[12\] " "Pin entB\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[12] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[11\] " "Pin entB\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[11] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[10\] " "Pin entB\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[10] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[9\] " "Pin entB\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[9] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[8\] " "Pin entB\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[8] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[7\] " "Pin entB\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[7] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[6\] " "Pin entB\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[6] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[5\] " "Pin entB\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[5] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[4\] " "Pin entB\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[4] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[3\] " "Pin entB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[3] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[2\] " "Pin entB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[2] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[1\] " "Pin entB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[1] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entB\[0\] " "Pin entB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entB[0] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[0\] " "Pin entA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[0] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[1\] " "Pin entA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[1] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[2\] " "Pin entA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[2] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[3\] " "Pin entA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[3] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[4\] " "Pin entA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[4] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[5\] " "Pin entA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[5] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[6\] " "Pin entA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[6] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[7\] " "Pin entA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[7] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[8\] " "Pin entA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[8] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[9\] " "Pin entA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[9] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[10\] " "Pin entA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[10] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[11\] " "Pin entA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[11] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[12\] " "Pin entA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[12] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[13\] " "Pin entA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[13] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[14\] " "Pin entA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[14] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[15\] " "Pin entA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[15] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[16\] " "Pin entA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[16] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[17\] " "Pin entA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[17] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[18\] " "Pin entA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[18] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[19\] " "Pin entA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[19] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[20\] " "Pin entA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[20] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[21\] " "Pin entA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[21] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[22\] " "Pin entA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[22] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[23\] " "Pin entA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[23] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[24\] " "Pin entA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[24] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[25\] " "Pin entA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[25] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[26\] " "Pin entA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[26] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[27\] " "Pin entA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[27] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[28\] " "Pin entA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[28] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[29\] " "Pin entA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[29] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "entA\[30\] " "Pin entA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { entA[30] } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { entA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "iniciar " "Pin iniciar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { iniciar } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iniciar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764283550059 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764283550059 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1764283550264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA_mult_div.sdc " "Synopsys Design Constraints File file not found: 'ULA_mult_div.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764283550269 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764283550271 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764283550287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[1\] " "Destination node ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[1\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_ULAOp|q_int[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_funct\|q_int\[4\] " "Destination node ula_bo:BO\|std_logic_register:reg_funct\|q_int\[4\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_funct|q_int[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_funct\|q_int\[5\] " "Destination node ula_bo:BO\|std_logic_register:reg_funct\|q_int\[5\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_funct|q_int[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[0\] " "Destination node ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[0\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_ULAOp|q_int[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_funct\|q_int\[0\] " "Destination node ula_bo:BO\|std_logic_register:reg_funct\|q_int\[0\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_funct|q_int[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_funct\|q_int\[1\] " "Destination node ula_bo:BO\|std_logic_register:reg_funct\|q_int\[1\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_funct|q_int[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_funct\|q_int\[2\] " "Destination node ula_bo:BO\|std_logic_register:reg_funct\|q_int\[2\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_funct|q_int[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ula_bo:BO\|std_logic_register:reg_funct\|q_int\[3\] " "Destination node ula_bo:BO\|std_logic_register:reg_funct\|q_int\[3\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bo:BO|std_logic_register:reg_funct|q_int[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764283550314 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1764283550314 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764283550314 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ula_bc:BC\|Selector27~0  " "Automatically promoted node ula_bc:BC\|Selector27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764283550315 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_bc:BC|Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764283550315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN H1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764283550315 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764283550315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764283550425 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764283550426 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764283550426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764283550427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764283550428 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764283550429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764283550429 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764283550430 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764283550449 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764283550451 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764283550451 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "139 unused 3.3V 73 66 0 " "Number of I/O pins in group: 139 (unused VREF, 3.3V VCCIO, 73 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764283550452 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764283550452 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764283550452 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764283550453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764283550453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764283550453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764283550453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764283550453 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764283550453 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764283550492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764283550893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764283551051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764283551062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764283552067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764283552067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764283552150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764283552700 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764283552700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764283553269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764283553271 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764283553271 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764283553285 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764283553291 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pronto 0 " "Pin \"pronto\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "erro 0 " "Pin \"erro\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[0\] 0 " "Pin \"S0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[1\] 0 " "Pin \"S0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[2\] 0 " "Pin \"S0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[3\] 0 " "Pin \"S0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[4\] 0 " "Pin \"S0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[5\] 0 " "Pin \"S0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[6\] 0 " "Pin \"S0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[7\] 0 " "Pin \"S0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[8\] 0 " "Pin \"S0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[9\] 0 " "Pin \"S0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[10\] 0 " "Pin \"S0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[11\] 0 " "Pin \"S0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[12\] 0 " "Pin \"S0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[13\] 0 " "Pin \"S0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[14\] 0 " "Pin \"S0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[15\] 0 " "Pin \"S0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[16\] 0 " "Pin \"S0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[17\] 0 " "Pin \"S0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[18\] 0 " "Pin \"S0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[19\] 0 " "Pin \"S0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[20\] 0 " "Pin \"S0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[21\] 0 " "Pin \"S0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[22\] 0 " "Pin \"S0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[23\] 0 " "Pin \"S0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[24\] 0 " "Pin \"S0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[25\] 0 " "Pin \"S0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[26\] 0 " "Pin \"S0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[27\] 0 " "Pin \"S0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[28\] 0 " "Pin \"S0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[29\] 0 " "Pin \"S0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[30\] 0 " "Pin \"S0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[31\] 0 " "Pin \"S0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[0\] 0 " "Pin \"S1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[4\] 0 " "Pin \"S1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[5\] 0 " "Pin \"S1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[6\] 0 " "Pin \"S1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[7\] 0 " "Pin \"S1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[8\] 0 " "Pin \"S1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[9\] 0 " "Pin \"S1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[10\] 0 " "Pin \"S1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[11\] 0 " "Pin \"S1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[12\] 0 " "Pin \"S1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[13\] 0 " "Pin \"S1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[14\] 0 " "Pin \"S1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[15\] 0 " "Pin \"S1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[16\] 0 " "Pin \"S1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[17\] 0 " "Pin \"S1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[18\] 0 " "Pin \"S1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[19\] 0 " "Pin \"S1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[20\] 0 " "Pin \"S1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[21\] 0 " "Pin \"S1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[22\] 0 " "Pin \"S1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[23\] 0 " "Pin \"S1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[24\] 0 " "Pin \"S1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[25\] 0 " "Pin \"S1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[26\] 0 " "Pin \"S1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[27\] 0 " "Pin \"S1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[28\] 0 " "Pin \"S1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[29\] 0 " "Pin \"S1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[30\] 0 " "Pin \"S1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[31\] 0 " "Pin \"S1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764283553302 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1764283553302 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764283553490 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764283553518 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764283553691 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764283553780 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1764283553829 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/output_files/ULA_mult_div.fit.smsg " "Generated suppressed messages file D:/Projetos UFSC/25.2/SD/AP3/ula-sd/output_files/ULA_mult_div.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764283553957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764283554204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:45:54 2025 " "Processing ended: Thu Nov 27 19:45:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764283554204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764283554204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764283554204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764283554204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764283555278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764283555278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:45:55 2025 " "Processing started: Thu Nov 27 19:45:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764283555278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764283555278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ULA_mult_div -c ULA_mult_div " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ULA_mult_div -c ULA_mult_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764283555278 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764283555882 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764283555902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764283556370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:45:56 2025 " "Processing ended: Thu Nov 27 19:45:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764283556370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764283556370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764283556370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764283556370 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764283556944 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764283557913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764283557914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 19:45:57 2025 " "Processing started: Thu Nov 27 19:45:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764283557914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764283557914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ULA_mult_div -c ULA_mult_div " "Command: quartus_sta ULA_mult_div -c ULA_mult_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764283557914 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1764283558182 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764283558474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764283558504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764283558504 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1764283558575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA_mult_div.sdc " "Synopsys Design Constraints File file not found: 'ULA_mult_div.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1764283558591 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1764283558592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ula_bc:BC\|current_state.DECIDE ula_bc:BC\|current_state.DECIDE " "create_clock -period 1.000 -name ula_bc:BC\|current_state.DECIDE ula_bc:BC\|current_state.DECIDE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558594 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1764283558599 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1764283558609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764283558619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.169 " "Worst-case setup slack is -21.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.169     -1671.772 clk  " "  -21.169     -1671.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.214      -140.783 ula_bc:BC\|current_state.DECIDE  " "  -20.214      -140.783 ula_bc:BC\|current_state.DECIDE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764283558621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.474 " "Worst-case hold slack is -2.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474       -21.825 ula_bc:BC\|current_state.DECIDE  " "   -2.474       -21.825 ula_bc:BC\|current_state.DECIDE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460         0.000 clk  " "    0.460         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764283558626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764283558629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764283558633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -310.797 clk  " "   -1.631      -310.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ula_bc:BC\|current_state.DECIDE  " "    0.500         0.000 ula_bc:BC\|current_state.DECIDE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764283558636 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764283558705 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1764283558706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764283558728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.099 " "Worst-case setup slack is -6.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.099      -400.916 clk  " "   -6.099      -400.916 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.966       -38.819 ula_bc:BC\|current_state.DECIDE  " "   -5.966       -38.819 ula_bc:BC\|current_state.DECIDE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764283558731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.080 " "Worst-case hold slack is -1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080        -8.305 ula_bc:BC\|current_state.DECIDE  " "   -1.080        -8.305 ula_bc:BC\|current_state.DECIDE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clk  " "    0.203         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764283558736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764283558740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764283558742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -254.380 clk  " "   -1.380      -254.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ula_bc:BC\|current_state.DECIDE  " "    0.500         0.000 ula_bc:BC\|current_state.DECIDE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764283558746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764283558746 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764283558809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764283558834 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764283558835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764283558912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 19:45:58 2025 " "Processing ended: Thu Nov 27 19:45:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764283558912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764283558912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764283558912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764283558912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764283559556 ""}
