https://github.com/seanpm2001/Learn-SystemVerilog/discussions/1
