$date
	Sat Oct 22 20:56:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#355123
b10000 !
1"
#355126
b10000 &
b10000 %
1$
#355127
0"
#355130
b1000 &
b1000 %
#355134
b100 &
b100 %
#355138
b10 &
b10 %
#355142
b1 &
1#
b1 %
#355146
b0 &
b0 %
0#
0$
#1311839
b110 !
1"
#1311842
b110 &
b110 %
1$
#1311843
0"
#1311846
b11 &
b11 %
#1311850
b1010 &
b1010 %
#1311854
b101 &
b101 %
#1311858
b10000 &
b10000 %
#1311862
b1000 &
b1000 %
#1311866
b100 &
b100 %
#1311870
b10 &
b10 %
#1311874
b1 &
b1 %
1#
#1311878
b0 &
0#
b0 %
0$
#2329613
b11010 !
1"
#2329614
b11010 &
b11010 %
1$
#2329615
0"
#2329618
b1101 &
b1101 %
#2329622
b101000 &
b101000 %
#2329626
b10100 &
b10100 %
#2329630
b1010 &
b1010 %
#2329634
b101 &
b101 %
#2329638
b10000 &
b10000 %
#2329642
b1000 &
b1000 %
#2329646
b100 &
b100 %
#2329650
b10 &
b10 %
#2329654
b1 &
1#
b1 %
#2329658
b0 &
b0 %
0#
0$
#4500012
