
exp_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003934  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08003ad4  08003ad4  00013ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cdc  08003cdc  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003cdc  08003cdc  00013cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ce4  08003ce4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ce4  08003ce4  00013ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ce8  08003ce8  00013ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000074  08003d60  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08003d60  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a234  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001805  00000000  00000000  0002a2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0002bae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000658  00000000  00000000  0002c1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015972  00000000  00000000  0002c818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008d1b  00000000  00000000  0004218a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086213  00000000  00000000  0004aea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d10b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ed4  00000000  00000000  000d110c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003abc 	.word	0x08003abc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08003abc 	.word	0x08003abc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b092      	sub	sp, #72	; 0x48
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058e:	f000 fdb9 	bl	8001104 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000592:	f000 f895 	bl	80006c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000596:	f000 f927 	bl	80007e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800059a:	f000 f8fb 	bl	8000794 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  char Select_Menu[]="Please Select the Menu from Below\r\n 0.LED Control\r\n 1.button Status\r\n";
 800059e:	4a3c      	ldr	r2, [pc, #240]	; (8000690 <main+0x108>)
 80005a0:	463b      	mov	r3, r7
 80005a2:	4611      	mov	r1, r2
 80005a4:	2246      	movs	r2, #70	; 0x46
 80005a6:	4618      	mov	r0, r3
 80005a8:	f002 fe52 	bl	8003250 <memcpy>
  HAL_UART_Transmit(&huart2, (uint8_t*)Select_Menu, strlen(Select_Menu), 10);
 80005ac:	463b      	mov	r3, r7
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff fe16 	bl	80001e0 <strlen>
 80005b4:	4603      	mov	r3, r0
 80005b6:	b29a      	uxth	r2, r3
 80005b8:	4639      	mov	r1, r7
 80005ba:	230a      	movs	r3, #10
 80005bc:	4835      	ldr	r0, [pc, #212]	; (8000694 <main+0x10c>)
 80005be:	f001 fe60 	bl	8002282 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	static uint32_t timeUpdate =0;
	if(HAL_GetTick()-timeUpdate>=0)
 80005c2:	f000 fe05 	bl	80011d0 <HAL_GetTick>
	{
		timeUpdate=HAL_GetTick();
 80005c6:	f000 fe03 	bl	80011d0 <HAL_GetTick>
 80005ca:	4603      	mov	r3, r0
 80005cc:	4a32      	ldr	r2, [pc, #200]	; (8000698 <main+0x110>)
 80005ce:	6013      	str	r3, [r2, #0]

//		HAL_UART_Receive_IT(&huart2, (uint8_t*)RxDataBuffer,1);
		HAL_UART_Receive(&huart2, (uint8_t*)RxDataBuffer,1,0);
 80005d0:	2300      	movs	r3, #0
 80005d2:	2201      	movs	r2, #1
 80005d4:	4931      	ldr	r1, [pc, #196]	; (800069c <main+0x114>)
 80005d6:	482f      	ldr	r0, [pc, #188]	; (8000694 <main+0x10c>)
 80005d8:	f001 fee5 	bl	80023a6 <HAL_UART_Receive>
		int16_t inputchar = UARTRecieveIT();
 80005dc:	f000 f97a 	bl	80008d4 <UARTRecieveIT>
 80005e0:	4603      	mov	r3, r0
 80005e2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		if(inputchar!=-1)
 80005e6:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 80005ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005ee:	d016      	beq.n	800061e <main+0x96>
		{
			sprintf(TxDataBuffer, "ReceivedChar:[%c]\r\n", inputchar);		// default function printf
 80005f0:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	; 0x46
 80005f4:	461a      	mov	r2, r3
 80005f6:	492a      	ldr	r1, [pc, #168]	; (80006a0 <main+0x118>)
 80005f8:	482a      	ldr	r0, [pc, #168]	; (80006a4 <main+0x11c>)
 80005fa:	f002 fe3f 	bl	800327c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer), 1000);
 80005fe:	4829      	ldr	r0, [pc, #164]	; (80006a4 <main+0x11c>)
 8000600:	f7ff fdee 	bl	80001e0 <strlen>
 8000604:	4603      	mov	r3, r0
 8000606:	b29a      	uxth	r2, r3
 8000608:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060c:	4925      	ldr	r1, [pc, #148]	; (80006a4 <main+0x11c>)
 800060e:	4821      	ldr	r0, [pc, #132]	; (8000694 <main+0x10c>)
 8000610:	f001 fe37 	bl	8002282 <HAL_UART_Transmit>
			CodeselectingMenu(inputchar);
 8000614:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8000618:	4618      	mov	r0, r3
 800061a:	f000 f98b 	bl	8000934 <CodeselectingMenu>

		}
		static uint32_t timeStamp = 0;
		switch (LEDMode){
 800061e:	4b22      	ldr	r3, [pc, #136]	; (80006a8 <main+0x120>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d002      	beq.n	800062c <main+0xa4>
 8000626:	2b01      	cmp	r3, #1
 8000628:	d02a      	beq.n	8000680 <main+0xf8>
 800062a:	e030      	b.n	800068e <main+0x106>
		case 0:
				  LEDTime = HAL_GetTick();
 800062c:	f000 fdd0 	bl	80011d0 <HAL_GetTick>
 8000630:	4603      	mov	r3, r0
 8000632:	4a1e      	ldr	r2, [pc, #120]	; (80006ac <main+0x124>)
 8000634:	6013      	str	r3, [r2, #0]
				  if(LED_f>=1){
 8000636:	4b1e      	ldr	r3, [pc, #120]	; (80006b0 <main+0x128>)
 8000638:	881b      	ldrh	r3, [r3, #0]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d00a      	beq.n	8000654 <main+0xcc>
					 LEDtoggle=1000/(LED_f*2);
 800063e:	4b1c      	ldr	r3, [pc, #112]	; (80006b0 <main+0x128>)
 8000640:	881b      	ldrh	r3, [r3, #0]
 8000642:	005b      	lsls	r3, r3, #1
 8000644:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000648:	fb92 f3f3 	sdiv	r3, r2, r3
 800064c:	b29a      	uxth	r2, r3
 800064e:	4b19      	ldr	r3, [pc, #100]	; (80006b4 <main+0x12c>)
 8000650:	801a      	strh	r2, [r3, #0]
 8000652:	e002      	b.n	800065a <main+0xd2>
				  }
				  else{
					  LEDtoggle=0;
 8000654:	4b17      	ldr	r3, [pc, #92]	; (80006b4 <main+0x12c>)
 8000656:	2200      	movs	r2, #0
 8000658:	801a      	strh	r2, [r3, #0]
				  }
				  if(LEDTime - timeStamp >= LEDtoggle){
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <main+0x124>)
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <main+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	4a13      	ldr	r2, [pc, #76]	; (80006b4 <main+0x12c>)
 8000666:	8812      	ldrh	r2, [r2, #0]
 8000668:	4293      	cmp	r3, r2
 800066a:	d30f      	bcc.n	800068c <main+0x104>
					  timeStamp = HAL_GetTick();
 800066c:	f000 fdb0 	bl	80011d0 <HAL_GetTick>
 8000670:	4603      	mov	r3, r0
 8000672:	4a11      	ldr	r2, [pc, #68]	; (80006b8 <main+0x130>)
 8000674:	6013      	str	r3, [r2, #0]
					  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000676:	2120      	movs	r1, #32
 8000678:	4810      	ldr	r0, [pc, #64]	; (80006bc <main+0x134>)
 800067a:	f001 f90e 	bl	800189a <HAL_GPIO_TogglePin>
				  }
			break;
 800067e:	e005      	b.n	800068c <main+0x104>
		case 1:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,GPIO_PIN_RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2120      	movs	r1, #32
 8000684:	480d      	ldr	r0, [pc, #52]	; (80006bc <main+0x134>)
 8000686:	f001 f8ef 	bl	8001868 <HAL_GPIO_WritePin>
			break;
 800068a:	e000      	b.n	800068e <main+0x106>
			break;
 800068c:	bf00      	nop
  {
 800068e:	e798      	b.n	80005c2 <main+0x3a>
 8000690:	08003ae8 	.word	0x08003ae8
 8000694:	200000d8 	.word	0x200000d8
 8000698:	200000c0 	.word	0x200000c0
 800069c:	200000b0 	.word	0x200000b0
 80006a0:	08003ad4 	.word	0x08003ad4
 80006a4:	20000090 	.word	0x20000090
 80006a8:	200000bc 	.word	0x200000bc
 80006ac:	200000b8 	.word	0x200000b8
 80006b0:	20000002 	.word	0x20000002
 80006b4:	20000000 	.word	0x20000000
 80006b8:	200000c4 	.word	0x200000c4
 80006bc:	40020000 	.word	0x40020000

080006c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b094      	sub	sp, #80	; 0x50
 80006c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0320 	add.w	r3, r7, #32
 80006ca:	2230      	movs	r2, #48	; 0x30
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f002 fdcc 	bl	800326c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
 80006dc:	605a      	str	r2, [r3, #4]
 80006de:	609a      	str	r2, [r3, #8]
 80006e0:	60da      	str	r2, [r3, #12]
 80006e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e4:	2300      	movs	r3, #0
 80006e6:	60bb      	str	r3, [r7, #8]
 80006e8:	4b28      	ldr	r3, [pc, #160]	; (800078c <SystemClock_Config+0xcc>)
 80006ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ec:	4a27      	ldr	r2, [pc, #156]	; (800078c <SystemClock_Config+0xcc>)
 80006ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006f2:	6413      	str	r3, [r2, #64]	; 0x40
 80006f4:	4b25      	ldr	r3, [pc, #148]	; (800078c <SystemClock_Config+0xcc>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006fc:	60bb      	str	r3, [r7, #8]
 80006fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000700:	2300      	movs	r3, #0
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	4b22      	ldr	r3, [pc, #136]	; (8000790 <SystemClock_Config+0xd0>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <SystemClock_Config+0xd0>)
 800070a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b1f      	ldr	r3, [pc, #124]	; (8000790 <SystemClock_Config+0xd0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2310      	movs	r3, #16
 8000726:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000728:	2302      	movs	r3, #2
 800072a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800072c:	2300      	movs	r3, #0
 800072e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000730:	2310      	movs	r3, #16
 8000732:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000734:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000738:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800073a:	2304      	movs	r3, #4
 800073c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800073e:	2304      	movs	r3, #4
 8000740:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000742:	f107 0320 	add.w	r3, r7, #32
 8000746:	4618      	mov	r0, r3
 8000748:	f001 f8da 	bl	8001900 <HAL_RCC_OscConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000752:	f000 fbab 	bl	8000eac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000756:	230f      	movs	r3, #15
 8000758:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075a:	2302      	movs	r3, #2
 800075c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000762:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000766:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800076c:	f107 030c 	add.w	r3, r7, #12
 8000770:	2102      	movs	r1, #2
 8000772:	4618      	mov	r0, r3
 8000774:	f001 fb3c 	bl	8001df0 <HAL_RCC_ClockConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800077e:	f000 fb95 	bl	8000eac <Error_Handler>
  }
}
 8000782:	bf00      	nop
 8000784:	3750      	adds	r7, #80	; 0x50
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800
 8000790:	40007000 	.word	0x40007000

08000794 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000798:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 800079a:	4a12      	ldr	r2, [pc, #72]	; (80007e4 <MX_USART2_UART_Init+0x50>)
 800079c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800079e:	4b10      	ldr	r3, [pc, #64]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007ac:	4b0c      	ldr	r3, [pc, #48]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007b2:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007b8:	4b09      	ldr	r3, [pc, #36]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007ba:	220c      	movs	r2, #12
 80007bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c4:	4b06      	ldr	r3, [pc, #24]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ca:	4805      	ldr	r0, [pc, #20]	; (80007e0 <MX_USART2_UART_Init+0x4c>)
 80007cc:	f001 fd0c 	bl	80021e8 <HAL_UART_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007d6:	f000 fb69 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007da:	bf00      	nop
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	200000d8 	.word	0x200000d8
 80007e4:	40004400 	.word	0x40004400

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	; 0x28
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b31      	ldr	r3, [pc, #196]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a30      	ldr	r2, [pc, #192]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b2e      	ldr	r3, [pc, #184]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b2a      	ldr	r3, [pc, #168]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a29      	ldr	r2, [pc, #164]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b27      	ldr	r3, [pc, #156]	; (80008c8 <MX_GPIO_Init+0xe0>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b23      	ldr	r3, [pc, #140]	; (80008c8 <MX_GPIO_Init+0xe0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a22      	ldr	r2, [pc, #136]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b20      	ldr	r3, [pc, #128]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b1c      	ldr	r3, [pc, #112]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a1b      	ldr	r2, [pc, #108]	; (80008c8 <MX_GPIO_Init+0xe0>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b19      	ldr	r3, [pc, #100]	; (80008c8 <MX_GPIO_Init+0xe0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	2120      	movs	r1, #32
 8000872:	4816      	ldr	r0, [pc, #88]	; (80008cc <MX_GPIO_Init+0xe4>)
 8000874:	f000 fff8 	bl	8001868 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000878:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800087c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800087e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0314 	add.w	r3, r7, #20
 800088c:	4619      	mov	r1, r3
 800088e:	4810      	ldr	r0, [pc, #64]	; (80008d0 <MX_GPIO_Init+0xe8>)
 8000890:	f000 fe4e 	bl	8001530 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000894:	2320      	movs	r3, #32
 8000896:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000898:	2301      	movs	r3, #1
 800089a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a0:	2300      	movs	r3, #0
 80008a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	4619      	mov	r1, r3
 80008aa:	4808      	ldr	r0, [pc, #32]	; (80008cc <MX_GPIO_Init+0xe4>)
 80008ac:	f000 fe40 	bl	8001530 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2100      	movs	r1, #0
 80008b4:	2028      	movs	r0, #40	; 0x28
 80008b6:	f000 fd72 	bl	800139e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008ba:	2028      	movs	r0, #40	; 0x28
 80008bc:	f000 fd8b 	bl	80013d6 <HAL_NVIC_EnableIRQ>

}
 80008c0:	bf00      	nop
 80008c2:	3728      	adds	r7, #40	; 0x28
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40020000 	.word	0x40020000
 80008d0:	40020800 	.word	0x40020800

080008d4 <UARTRecieveIT>:

/* USER CODE BEGIN 4 */
int16_t UARTRecieveIT()		// this function is to check
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
	static uint32_t dataPos =0;		// track recently position
	int16_t data=-1;
 80008da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008de:	80fb      	strh	r3, [r7, #6]
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)  // this will work if size - typein don't be zero
 80008e0:	4b11      	ldr	r3, [pc, #68]	; (8000928 <UARTRecieveIT+0x54>)
 80008e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b10      	ldr	r3, [pc, #64]	; (8000928 <UARTRecieveIT+0x54>)
 80008e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	4a0f      	ldr	r2, [pc, #60]	; (800092c <UARTRecieveIT+0x58>)
 80008f0:	6812      	ldr	r2, [r2, #0]
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d010      	beq.n	8000918 <UARTRecieveIT+0x44>
	{
		data=RxDataBuffer[dataPos];		//get data of char position in array of RxDataBuffer (the data that return is a number is ASCII)
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <UARTRecieveIT+0x58>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4a0d      	ldr	r2, [pc, #52]	; (8000930 <UARTRecieveIT+0x5c>)
 80008fc:	5cd3      	ldrb	r3, [r2, r3]
 80008fe:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;		//calculate if the value is go to the end after mod with size of huart2.RxXferSize will continue to count the first once again
 8000900:	4b0a      	ldr	r3, [pc, #40]	; (800092c <UARTRecieveIT+0x58>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	3301      	adds	r3, #1
 8000906:	4a08      	ldr	r2, [pc, #32]	; (8000928 <UARTRecieveIT+0x54>)
 8000908:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800090a:	fbb3 f1f2 	udiv	r1, r3, r2
 800090e:	fb02 f201 	mul.w	r2, r2, r1
 8000912:	1a9b      	subs	r3, r3, r2
 8000914:	4a05      	ldr	r2, [pc, #20]	; (800092c <UARTRecieveIT+0x58>)
 8000916:	6013      	str	r3, [r2, #0]
	}
	return data;
 8000918:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800091c:	4618      	mov	r0, r3
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	200000d8 	.word	0x200000d8
 800092c:	200000c8 	.word	0x200000c8
 8000930:	200000b0 	.word	0x200000b0

08000934 <CodeselectingMenu>:

void CodeselectingMenu(uint16_t numselect){
 8000934:	b5b0      	push	{r4, r5, r7, lr}
 8000936:	b0ec      	sub	sp, #432	; 0x1b0
 8000938:	af00      	add	r7, sp, #0
 800093a:	4602      	mov	r2, r0
 800093c:	1dbb      	adds	r3, r7, #6
 800093e:	801a      	strh	r2, [r3, #0]
	//Announce List Menu in char
	char LED_Menu[]="LED Control Menu\r\n a:Speed Up +1Hz\r\n s:Speed Down -1Hz\r\n d:On/off\r\n x:back\r\n";
 8000940:	4ab6      	ldr	r2, [pc, #728]	; (8000c1c <CodeselectingMenu+0x2e8>)
 8000942:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8000946:	4611      	mov	r1, r2
 8000948:	224d      	movs	r2, #77	; 0x4d
 800094a:	4618      	mov	r0, r3
 800094c:	f002 fc80 	bl	8003250 <memcpy>
	char button_Status[]="Button Status Menu\r\n x:back\r\n" ;
 8000950:	4bb3      	ldr	r3, [pc, #716]	; (8000c20 <CodeselectingMenu+0x2ec>)
 8000952:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 8000956:	461d      	mov	r5, r3
 8000958:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800095a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800095c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000960:	c407      	stmia	r4!, {r0, r1, r2}
 8000962:	8023      	strh	r3, [r4, #0]
	char Selecting_speed_up_LED[]="You are selecting Speed Up +1Hz Function\r\n";
 8000964:	4baf      	ldr	r3, [pc, #700]	; (8000c24 <CodeselectingMenu+0x2f0>)
 8000966:	f507 748a 	add.w	r4, r7, #276	; 0x114
 800096a:	461d      	mov	r5, r3
 800096c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000970:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000972:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000974:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000978:	c403      	stmia	r4!, {r0, r1}
 800097a:	8022      	strh	r2, [r4, #0]
 800097c:	3402      	adds	r4, #2
 800097e:	0c13      	lsrs	r3, r2, #16
 8000980:	7023      	strb	r3, [r4, #0]
	char Selecting_speed_down_LED[]="You are selecting Speed Down -1Hz Function\r\n";
 8000982:	4ba9      	ldr	r3, [pc, #676]	; (8000c28 <CodeselectingMenu+0x2f4>)
 8000984:	f107 04e4 	add.w	r4, r7, #228	; 0xe4
 8000988:	461d      	mov	r5, r3
 800098a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800098c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800098e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000990:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000992:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000996:	c407      	stmia	r4!, {r0, r1, r2}
 8000998:	7023      	strb	r3, [r4, #0]
	char Selecting_On_or_Off_LED[]="You are selecting On/Off Function\r\n";
 800099a:	4ba4      	ldr	r3, [pc, #656]	; (8000c2c <CodeselectingMenu+0x2f8>)
 800099c:	f107 04c0 	add.w	r4, r7, #192	; 0xc0
 80009a0:	461d      	mov	r5, r3
 80009a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009aa:	682b      	ldr	r3, [r5, #0]
 80009ac:	6023      	str	r3, [r4, #0]
	char Selecting_back[]="You are selecting back Function\r\n";
 80009ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009b2:	4a9f      	ldr	r2, [pc, #636]	; (8000c30 <CodeselectingMenu+0x2fc>)
 80009b4:	461c      	mov	r4, r3
 80009b6:	4615      	mov	r5, r2
 80009b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009c0:	682b      	ldr	r3, [r5, #0]
 80009c2:	8023      	strh	r3, [r4, #0]
	char Select_Menu[]="Please Select the Menu from Below\r\n 0.LED Control\r\n 1.button Status\r\n";
 80009c4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009c8:	4a9a      	ldr	r2, [pc, #616]	; (8000c34 <CodeselectingMenu+0x300>)
 80009ca:	4618      	mov	r0, r3
 80009cc:	4611      	mov	r1, r2
 80009ce:	2346      	movs	r3, #70	; 0x46
 80009d0:	461a      	mov	r2, r3
 80009d2:	f002 fc3d 	bl	8003250 <memcpy>
	char Do_not_Press_Button_B1[]="Button B1 don't press\r\n";
 80009d6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80009da:	4a97      	ldr	r2, [pc, #604]	; (8000c38 <CodeselectingMenu+0x304>)
 80009dc:	461c      	mov	r4, r3
 80009de:	4615      	mov	r5, r2
 80009e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009e4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80009e8:	e884 0003 	stmia.w	r4, {r0, r1}
	char Press_Button_B1[]="Button B1 press\r\n";
 80009ec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009f0:	4a92      	ldr	r2, [pc, #584]	; (8000c3c <CodeselectingMenu+0x308>)
 80009f2:	461c      	mov	r4, r3
 80009f4:	4615      	mov	r5, r2
 80009f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009fa:	682b      	ldr	r3, [r5, #0]
 80009fc:	8023      	strh	r3, [r4, #0]
	char Error[]="Input error please try again\r\n";
 80009fe:	f107 0308 	add.w	r3, r7, #8
 8000a02:	4a8f      	ldr	r2, [pc, #572]	; (8000c40 <CodeselectingMenu+0x30c>)
 8000a04:	461c      	mov	r4, r3
 8000a06:	4615      	mov	r5, r2
 8000a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a0c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000a10:	c407      	stmia	r4!, {r0, r1, r2}
 8000a12:	8023      	strh	r3, [r4, #0]
 8000a14:	3402      	adds	r4, #2
 8000a16:	0c1b      	lsrs	r3, r3, #16
 8000a18:	7023      	strb	r3, [r4, #0]
//	HAL_UART_Transmit(&huart2, (uint8_t*)Select_Menu, strlen(Select_Menu), 10);

	Checkfromlast[subMenu] = numselect;
 8000a1a:	4b8a      	ldr	r3, [pc, #552]	; (8000c44 <CodeselectingMenu+0x310>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	1dbb      	adds	r3, r7, #6
 8000a22:	881b      	ldrh	r3, [r3, #0]
 8000a24:	b2d9      	uxtb	r1, r3
 8000a26:	4b88      	ldr	r3, [pc, #544]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a28:	5499      	strb	r1, [r3, r2]
	if(Checkfromlast[0] == 48 || Checkfromlast[0] == 49){
 8000a2a:	4b87      	ldr	r3, [pc, #540]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b30      	cmp	r3, #48	; 0x30
 8000a30:	d004      	beq.n	8000a3c <CodeselectingMenu+0x108>
 8000a32:	4b85      	ldr	r3, [pc, #532]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2b31      	cmp	r3, #49	; 0x31
 8000a38:	f040 81b1 	bne.w	8000d9e <CodeselectingMenu+0x46a>
		switch(Checkfromlast[0]){
 8000a3c:	4b82      	ldr	r3, [pc, #520]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b30      	cmp	r3, #48	; 0x30
 8000a42:	d003      	beq.n	8000a4c <CodeselectingMenu+0x118>
 8000a44:	2b31      	cmp	r3, #49	; 0x31
 8000a46:	f000 811d 	beq.w	8000c84 <CodeselectingMenu+0x350>
 8000a4a:	e1c7      	b.n	8000ddc <CodeselectingMenu+0x4a8>
			case 48 :
				subMenu = 1;
 8000a4c:	4b7d      	ldr	r3, [pc, #500]	; (8000c44 <CodeselectingMenu+0x310>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	701a      	strb	r2, [r3, #0]
				if(Checkfromlast[1] == 97 || Checkfromlast[1] == 115 || Checkfromlast[1] == 100 || Checkfromlast[1] == 120){
 8000a52:	4b7d      	ldr	r3, [pc, #500]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a54:	785b      	ldrb	r3, [r3, #1]
 8000a56:	2b61      	cmp	r3, #97	; 0x61
 8000a58:	d00c      	beq.n	8000a74 <CodeselectingMenu+0x140>
 8000a5a:	4b7b      	ldr	r3, [pc, #492]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a5c:	785b      	ldrb	r3, [r3, #1]
 8000a5e:	2b73      	cmp	r3, #115	; 0x73
 8000a60:	d008      	beq.n	8000a74 <CodeselectingMenu+0x140>
 8000a62:	4b79      	ldr	r3, [pc, #484]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a64:	785b      	ldrb	r3, [r3, #1]
 8000a66:	2b64      	cmp	r3, #100	; 0x64
 8000a68:	d004      	beq.n	8000a74 <CodeselectingMenu+0x140>
 8000a6a:	4b77      	ldr	r3, [pc, #476]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a6c:	785b      	ldrb	r3, [r3, #1]
 8000a6e:	2b78      	cmp	r3, #120	; 0x78
 8000a70:	f040 80b1 	bne.w	8000bd6 <CodeselectingMenu+0x2a2>
					switch(Checkfromlast[1]){
 8000a74:	4b74      	ldr	r3, [pc, #464]	; (8000c48 <CodeselectingMenu+0x314>)
 8000a76:	785b      	ldrb	r3, [r3, #1]
 8000a78:	3b61      	subs	r3, #97	; 0x61
 8000a7a:	2b17      	cmp	r3, #23
 8000a7c:	f200 80ee 	bhi.w	8000c5c <CodeselectingMenu+0x328>
 8000a80:	a201      	add	r2, pc, #4	; (adr r2, 8000a88 <CodeselectingMenu+0x154>)
 8000a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a86:	bf00      	nop
 8000a88:	08000ae9 	.word	0x08000ae9
 8000a8c:	08000c5d 	.word	0x08000c5d
 8000a90:	08000c5d 	.word	0x08000c5d
 8000a94:	08000b51 	.word	0x08000b51
 8000a98:	08000c5d 	.word	0x08000c5d
 8000a9c:	08000c5d 	.word	0x08000c5d
 8000aa0:	08000c5d 	.word	0x08000c5d
 8000aa4:	08000c5d 	.word	0x08000c5d
 8000aa8:	08000c5d 	.word	0x08000c5d
 8000aac:	08000c5d 	.word	0x08000c5d
 8000ab0:	08000c5d 	.word	0x08000c5d
 8000ab4:	08000c5d 	.word	0x08000c5d
 8000ab8:	08000c5d 	.word	0x08000c5d
 8000abc:	08000c5d 	.word	0x08000c5d
 8000ac0:	08000c5d 	.word	0x08000c5d
 8000ac4:	08000c5d 	.word	0x08000c5d
 8000ac8:	08000c5d 	.word	0x08000c5d
 8000acc:	08000c5d 	.word	0x08000c5d
 8000ad0:	08000b1d 	.word	0x08000b1d
 8000ad4:	08000c5d 	.word	0x08000c5d
 8000ad8:	08000c5d 	.word	0x08000c5d
 8000adc:	08000c5d 	.word	0x08000c5d
 8000ae0:	08000c5d 	.word	0x08000c5d
 8000ae4:	08000b87 	.word	0x08000b87
						case 97:
							HAL_UART_Transmit(&huart2, (uint8_t*)Selecting_speed_up_LED, strlen(Selecting_speed_up_LED), 10);		// Display Speed Up Function
 8000ae8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fb77 	bl	80001e0 <strlen>
 8000af2:	4603      	mov	r3, r0
 8000af4:	b29a      	uxth	r2, r3
 8000af6:	f507 718a 	add.w	r1, r7, #276	; 0x114
 8000afa:	230a      	movs	r3, #10
 8000afc:	4853      	ldr	r0, [pc, #332]	; (8000c4c <CodeselectingMenu+0x318>)
 8000afe:	f001 fbc0 	bl	8002282 <HAL_UART_Transmit>
							LED_f=LED_f+1;
 8000b02:	4b53      	ldr	r3, [pc, #332]	; (8000c50 <CodeselectingMenu+0x31c>)
 8000b04:	881b      	ldrh	r3, [r3, #0]
 8000b06:	3301      	adds	r3, #1
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	4b51      	ldr	r3, [pc, #324]	; (8000c50 <CodeselectingMenu+0x31c>)
 8000b0c:	801a      	strh	r2, [r3, #0]
							Checkfromlast[1] = 0;
 8000b0e:	4b4e      	ldr	r3, [pc, #312]	; (8000c48 <CodeselectingMenu+0x314>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	705a      	strb	r2, [r3, #1]
							checkout=0;
 8000b14:	4b4f      	ldr	r3, [pc, #316]	; (8000c54 <CodeselectingMenu+0x320>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	701a      	strb	r2, [r3, #0]
							break;
 8000b1a:	e05b      	b.n	8000bd4 <CodeselectingMenu+0x2a0>
						case 115:
							HAL_UART_Transmit(&huart2, (uint8_t*)Selecting_speed_down_LED, strlen(Selecting_speed_down_LED), 10);		// Display Speed Down Function
 8000b1c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fb5d 	bl	80001e0 <strlen>
 8000b26:	4603      	mov	r3, r0
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	f107 01e4 	add.w	r1, r7, #228	; 0xe4
 8000b2e:	230a      	movs	r3, #10
 8000b30:	4846      	ldr	r0, [pc, #280]	; (8000c4c <CodeselectingMenu+0x318>)
 8000b32:	f001 fba6 	bl	8002282 <HAL_UART_Transmit>
							LED_f=LED_f-1;
 8000b36:	4b46      	ldr	r3, [pc, #280]	; (8000c50 <CodeselectingMenu+0x31c>)
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	b29a      	uxth	r2, r3
 8000b3e:	4b44      	ldr	r3, [pc, #272]	; (8000c50 <CodeselectingMenu+0x31c>)
 8000b40:	801a      	strh	r2, [r3, #0]
							Checkfromlast[1] = 0;
 8000b42:	4b41      	ldr	r3, [pc, #260]	; (8000c48 <CodeselectingMenu+0x314>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	705a      	strb	r2, [r3, #1]
							checkout=0;
 8000b48:	4b42      	ldr	r3, [pc, #264]	; (8000c54 <CodeselectingMenu+0x320>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]
							break;
 8000b4e:	e041      	b.n	8000bd4 <CodeselectingMenu+0x2a0>
						case 100:
							HAL_UART_Transmit(&huart2, (uint8_t*)Selecting_On_or_Off_LED, strlen(Selecting_On_or_Off_LED), 10);		// Display On/Off Function
 8000b50:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fb43 	bl	80001e0 <strlen>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8000b62:	230a      	movs	r3, #10
 8000b64:	4839      	ldr	r0, [pc, #228]	; (8000c4c <CodeselectingMenu+0x318>)
 8000b66:	f001 fb8c 	bl	8002282 <HAL_UART_Transmit>
							LEDMode^=1;
 8000b6a:	4b3b      	ldr	r3, [pc, #236]	; (8000c58 <CodeselectingMenu+0x324>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	f083 0301 	eor.w	r3, r3, #1
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b38      	ldr	r3, [pc, #224]	; (8000c58 <CodeselectingMenu+0x324>)
 8000b76:	701a      	strb	r2, [r3, #0]
							Checkfromlast[1] = 0;
 8000b78:	4b33      	ldr	r3, [pc, #204]	; (8000c48 <CodeselectingMenu+0x314>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	705a      	strb	r2, [r3, #1]
							checkout=0;
 8000b7e:	4b35      	ldr	r3, [pc, #212]	; (8000c54 <CodeselectingMenu+0x320>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
							break;
 8000b84:	e026      	b.n	8000bd4 <CodeselectingMenu+0x2a0>
						case 120:
							HAL_UART_Transmit(&huart2, (uint8_t*)Selecting_back, strlen(Selecting_back), 10);		// Display Back Function
 8000b86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f7ff fb28 	bl	80001e0 <strlen>
 8000b90:	4603      	mov	r3, r0
 8000b92:	b29a      	uxth	r2, r3
 8000b94:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8000b98:	230a      	movs	r3, #10
 8000b9a:	482c      	ldr	r0, [pc, #176]	; (8000c4c <CodeselectingMenu+0x318>)
 8000b9c:	f001 fb71 	bl	8002282 <HAL_UART_Transmit>
							Checkfromlast[0] = 0;
 8000ba0:	4b29      	ldr	r3, [pc, #164]	; (8000c48 <CodeselectingMenu+0x314>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
							Checkfromlast[1] = 0;
 8000ba6:	4b28      	ldr	r3, [pc, #160]	; (8000c48 <CodeselectingMenu+0x314>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	705a      	strb	r2, [r3, #1]
							subMenu = 0;
 8000bac:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <CodeselectingMenu+0x310>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
							checkout=1;
 8000bb2:	4b28      	ldr	r3, [pc, #160]	; (8000c54 <CodeselectingMenu+0x320>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]
							HAL_UART_Transmit(&huart2, (uint8_t*)Select_Menu, strlen(Select_Menu), 10);
 8000bb8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fb0f 	bl	80001e0 <strlen>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8000bca:	230a      	movs	r3, #10
 8000bcc:	481f      	ldr	r0, [pc, #124]	; (8000c4c <CodeselectingMenu+0x318>)
 8000bce:	f001 fb58 	bl	8002282 <HAL_UART_Transmit>
							break;
 8000bd2:	bf00      	nop
					switch(Checkfromlast[1]){
 8000bd4:	e042      	b.n	8000c5c <CodeselectingMenu+0x328>
					}
				}
				else if(Checkfromlast[1] == 0){
 8000bd6:	4b1c      	ldr	r3, [pc, #112]	; (8000c48 <CodeselectingMenu+0x314>)
 8000bd8:	785b      	ldrb	r3, [r3, #1]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d03f      	beq.n	8000c5e <CodeselectingMenu+0x32a>
						// non data
				}
				else{
					HAL_UART_Transmit(&huart2, (uint8_t*)Error, strlen(Error), 10);
 8000bde:	f107 0308 	add.w	r3, r7, #8
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fafc 	bl	80001e0 <strlen>
 8000be8:	4603      	mov	r3, r0
 8000bea:	b29a      	uxth	r2, r3
 8000bec:	f107 0108 	add.w	r1, r7, #8
 8000bf0:	230a      	movs	r3, #10
 8000bf2:	4816      	ldr	r0, [pc, #88]	; (8000c4c <CodeselectingMenu+0x318>)
 8000bf4:	f001 fb45 	bl	8002282 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, (uint8_t*)LED_Menu, strlen(LED_Menu), 10);
 8000bf8:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff faef 	bl	80001e0 <strlen>
 8000c02:	4603      	mov	r3, r0
 8000c04:	b29a      	uxth	r2, r3
 8000c06:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8000c0a:	230a      	movs	r3, #10
 8000c0c:	480f      	ldr	r0, [pc, #60]	; (8000c4c <CodeselectingMenu+0x318>)
 8000c0e:	f001 fb38 	bl	8002282 <HAL_UART_Transmit>
					checkout=1;
 8000c12:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <CodeselectingMenu+0x320>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	701a      	strb	r2, [r3, #0]
 8000c18:	e021      	b.n	8000c5e <CodeselectingMenu+0x32a>
 8000c1a:	bf00      	nop
 8000c1c:	08003b30 	.word	0x08003b30
 8000c20:	08003b80 	.word	0x08003b80
 8000c24:	08003ba0 	.word	0x08003ba0
 8000c28:	08003bcc 	.word	0x08003bcc
 8000c2c:	08003bfc 	.word	0x08003bfc
 8000c30:	08003c20 	.word	0x08003c20
 8000c34:	08003ae8 	.word	0x08003ae8
 8000c38:	08003c44 	.word	0x08003c44
 8000c3c:	08003c5c 	.word	0x08003c5c
 8000c40:	08003c70 	.word	0x08003c70
 8000c44:	200000b6 	.word	0x200000b6
 8000c48:	200000b4 	.word	0x200000b4
 8000c4c:	200000d8 	.word	0x200000d8
 8000c50:	20000002 	.word	0x20000002
 8000c54:	200000b7 	.word	0x200000b7
 8000c58:	200000bc 	.word	0x200000bc
					switch(Checkfromlast[1]){
 8000c5c:	bf00      	nop
				}
				if(checkout!=1){
 8000c5e:	4b62      	ldr	r3, [pc, #392]	; (8000de8 <CodeselectingMenu+0x4b4>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	f000 8097 	beq.w	8000d96 <CodeselectingMenu+0x462>
					HAL_UART_Transmit(&huart2, (uint8_t*)LED_Menu, strlen(LED_Menu), 10);		// Display LED_Menu
 8000c68:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff fab7 	bl	80001e0 <strlen>
 8000c72:	4603      	mov	r3, r0
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	f507 71b0 	add.w	r1, r7, #352	; 0x160
 8000c7a:	230a      	movs	r3, #10
 8000c7c:	485b      	ldr	r0, [pc, #364]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000c7e:	f001 fb00 	bl	8002282 <HAL_UART_Transmit>
				}
				break;
 8000c82:	e088      	b.n	8000d96 <CodeselectingMenu+0x462>

			case 49 :
				HAL_UART_Transmit(&huart2, (uint8_t*)button_Status, strlen(button_Status), 10);		// Display button_Status_Menu
 8000c84:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff faa9 	bl	80001e0 <strlen>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8000c96:	230a      	movs	r3, #10
 8000c98:	4854      	ldr	r0, [pc, #336]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000c9a:	f001 faf2 	bl	8002282 <HAL_UART_Transmit>
				subMenu = 1;
 8000c9e:	4b54      	ldr	r3, [pc, #336]	; (8000df0 <CodeselectingMenu+0x4bc>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	701a      	strb	r2, [r3, #0]
				checkclickB1 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000ca4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca8:	4852      	ldr	r0, [pc, #328]	; (8000df4 <CodeselectingMenu+0x4c0>)
 8000caa:	f000 fdc5 	bl	8001838 <HAL_GPIO_ReadPin>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	4b51      	ldr	r3, [pc, #324]	; (8000df8 <CodeselectingMenu+0x4c4>)
 8000cb4:	701a      	strb	r2, [r3, #0]
				if(checkclickB1 == 1){
 8000cb6:	4b50      	ldr	r3, [pc, #320]	; (8000df8 <CodeselectingMenu+0x4c4>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d110      	bne.n	8000ce0 <CodeselectingMenu+0x3ac>
					HAL_UART_Transmit(&huart2, (uint8_t*)Do_not_Press_Button_B1, strlen(Do_not_Press_Button_B1), 10);
 8000cbe:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fa8c 	bl	80001e0 <strlen>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8000cd0:	230a      	movs	r3, #10
 8000cd2:	4846      	ldr	r0, [pc, #280]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000cd4:	f001 fad5 	bl	8002282 <HAL_UART_Transmit>
					B1Status=0;
 8000cd8:	4b48      	ldr	r3, [pc, #288]	; (8000dfc <CodeselectingMenu+0x4c8>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e013      	b.n	8000d08 <CodeselectingMenu+0x3d4>
				}
				else if(checkclickB1 == 0){
 8000ce0:	4b45      	ldr	r3, [pc, #276]	; (8000df8 <CodeselectingMenu+0x4c4>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d10f      	bne.n	8000d08 <CodeselectingMenu+0x3d4>
					HAL_UART_Transmit(&huart2, (uint8_t*)Press_Button_B1, strlen(Press_Button_B1), 10);
 8000ce8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cec:	4618      	mov	r0, r3
 8000cee:	f7ff fa77 	bl	80001e0 <strlen>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000cfa:	230a      	movs	r3, #10
 8000cfc:	483b      	ldr	r0, [pc, #236]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000cfe:	f001 fac0 	bl	8002282 <HAL_UART_Transmit>
					B1Status=1;
 8000d02:	4b3e      	ldr	r3, [pc, #248]	; (8000dfc <CodeselectingMenu+0x4c8>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	701a      	strb	r2, [r3, #0]
				}
				if (Checkfromlast[1] == 120){
 8000d08:	4b3d      	ldr	r3, [pc, #244]	; (8000e00 <CodeselectingMenu+0x4cc>)
 8000d0a:	785b      	ldrb	r3, [r3, #1]
 8000d0c:	2b78      	cmp	r3, #120	; 0x78
 8000d0e:	d123      	bne.n	8000d58 <CodeselectingMenu+0x424>
					HAL_UART_Transmit(&huart2, (uint8_t*)Selecting_back, strlen(Selecting_back), 10);		// Display Back Function
 8000d10:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fa63 	bl	80001e0 <strlen>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	b29a      	uxth	r2, r3
 8000d1e:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8000d22:	230a      	movs	r3, #10
 8000d24:	4831      	ldr	r0, [pc, #196]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000d26:	f001 faac 	bl	8002282 <HAL_UART_Transmit>
					Checkfromlast[0] = 0;
 8000d2a:	4b35      	ldr	r3, [pc, #212]	; (8000e00 <CodeselectingMenu+0x4cc>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
					Checkfromlast[1] = 0;
 8000d30:	4b33      	ldr	r3, [pc, #204]	; (8000e00 <CodeselectingMenu+0x4cc>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	705a      	strb	r2, [r3, #1]
					subMenu = 0;
 8000d36:	4b2e      	ldr	r3, [pc, #184]	; (8000df0 <CodeselectingMenu+0x4bc>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart2, (uint8_t*)Select_Menu, strlen(Select_Menu), 10);
 8000d3c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fa4d 	bl	80001e0 <strlen>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8000d4e:	230a      	movs	r3, #10
 8000d50:	4826      	ldr	r0, [pc, #152]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000d52:	f001 fa96 	bl	8002282 <HAL_UART_Transmit>
				}
				else{
					HAL_UART_Transmit(&huart2, (uint8_t*)Error, strlen(Error), 10);
					HAL_UART_Transmit(&huart2, (uint8_t*)button_Status, strlen(button_Status), 10);
				}
				break;
 8000d56:	e020      	b.n	8000d9a <CodeselectingMenu+0x466>
				else if(Checkfromlast[1] == 0){
 8000d58:	4b29      	ldr	r3, [pc, #164]	; (8000e00 <CodeselectingMenu+0x4cc>)
 8000d5a:	785b      	ldrb	r3, [r3, #1]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d01c      	beq.n	8000d9a <CodeselectingMenu+0x466>
					HAL_UART_Transmit(&huart2, (uint8_t*)Error, strlen(Error), 10);
 8000d60:	f107 0308 	add.w	r3, r7, #8
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fa3b 	bl	80001e0 <strlen>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	f107 0108 	add.w	r1, r7, #8
 8000d72:	230a      	movs	r3, #10
 8000d74:	481d      	ldr	r0, [pc, #116]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000d76:	f001 fa84 	bl	8002282 <HAL_UART_Transmit>
					HAL_UART_Transmit(&huart2, (uint8_t*)button_Status, strlen(button_Status), 10);
 8000d7a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fa2e 	bl	80001e0 <strlen>
 8000d84:	4603      	mov	r3, r0
 8000d86:	b29a      	uxth	r2, r3
 8000d88:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 8000d8c:	230a      	movs	r3, #10
 8000d8e:	4817      	ldr	r0, [pc, #92]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000d90:	f001 fa77 	bl	8002282 <HAL_UART_Transmit>
				break;
 8000d94:	e001      	b.n	8000d9a <CodeselectingMenu+0x466>
				break;
 8000d96:	bf00      	nop
 8000d98:	e020      	b.n	8000ddc <CodeselectingMenu+0x4a8>
				break;
 8000d9a:	bf00      	nop
		switch(Checkfromlast[0]){
 8000d9c:	e01e      	b.n	8000ddc <CodeselectingMenu+0x4a8>
		}
	}
	else if(Checkfromlast[0] == 0){
 8000d9e:	4b18      	ldr	r3, [pc, #96]	; (8000e00 <CodeselectingMenu+0x4cc>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d01a      	beq.n	8000ddc <CodeselectingMenu+0x4a8>
		// non data
	}
	else{
		HAL_UART_Transmit(&huart2, (uint8_t*)Error, strlen(Error), 10);
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fa18 	bl	80001e0 <strlen>
 8000db0:	4603      	mov	r3, r0
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	f107 0108 	add.w	r1, r7, #8
 8000db8:	230a      	movs	r3, #10
 8000dba:	480c      	ldr	r0, [pc, #48]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000dbc:	f001 fa61 	bl	8002282 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)Select_Menu, strlen(Select_Menu), 10);
 8000dc0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f7ff fa0b 	bl	80001e0 <strlen>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8000dd2:	230a      	movs	r3, #10
 8000dd4:	4805      	ldr	r0, [pc, #20]	; (8000dec <CodeselectingMenu+0x4b8>)
 8000dd6:	f001 fa54 	bl	8002282 <HAL_UART_Transmit>
	}
}
 8000dda:	e7ff      	b.n	8000ddc <CodeselectingMenu+0x4a8>
 8000ddc:	bf00      	nop
 8000dde:	f507 77d8 	add.w	r7, r7, #432	; 0x1b0
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bdb0      	pop	{r4, r5, r7, pc}
 8000de6:	bf00      	nop
 8000de8:	200000b7 	.word	0x200000b7
 8000dec:	200000d8 	.word	0x200000d8
 8000df0:	200000b6 	.word	0x200000b6
 8000df4:	40020800 	.word	0x40020800
 8000df8:	200000bd 	.word	0x200000bd
 8000dfc:	200000be 	.word	0x200000be
 8000e00:	200000b4 	.word	0x200000b4

08000e04 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e04:	b5b0      	push	{r4, r5, r7, lr}
 8000e06:	b08e      	sub	sp, #56	; 0x38
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
	char Press_Button_B1[]="Button B1 press\r\n";
 8000e0e:	4b22      	ldr	r3, [pc, #136]	; (8000e98 <HAL_GPIO_EXTI_Callback+0x94>)
 8000e10:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000e14:	461d      	mov	r5, r3
 8000e16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e1a:	682b      	ldr	r3, [r5, #0]
 8000e1c:	8023      	strh	r3, [r4, #0]
	char Do_not_Press_Button_B1[]="Button B1 don't press\r\n";
 8000e1e:	4b1f      	ldr	r3, [pc, #124]	; (8000e9c <HAL_GPIO_EXTI_Callback+0x98>)
 8000e20:	f107 040c 	add.w	r4, r7, #12
 8000e24:	461d      	mov	r5, r3
 8000e26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e2a:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000e2e:	e884 0003 	stmia.w	r4, {r0, r1}
	if(GPIO_Pin == GPIO_PIN_13)
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e38:	d129      	bne.n	8000e8e <HAL_GPIO_EXTI_Callback+0x8a>
	{
		if(Checkfromlast[0]==49){
 8000e3a:	4b19      	ldr	r3, [pc, #100]	; (8000ea0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b31      	cmp	r3, #49	; 0x31
 8000e40:	d125      	bne.n	8000e8e <HAL_GPIO_EXTI_Callback+0x8a>
			B1Status^=1;
 8000e42:	4b18      	ldr	r3, [pc, #96]	; (8000ea4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	f083 0301 	eor.w	r3, r3, #1
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	4b15      	ldr	r3, [pc, #84]	; (8000ea4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000e4e:	701a      	strb	r2, [r3, #0]
			if(B1Status==1){
 8000e50:	4b14      	ldr	r3, [pc, #80]	; (8000ea4 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d10d      	bne.n	8000e74 <HAL_GPIO_EXTI_Callback+0x70>
				HAL_UART_Transmit(&huart2, (uint8_t*)Press_Button_B1, strlen(Press_Button_B1), 10);
 8000e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff f9bf 	bl	80001e0 <strlen>
 8000e62:	4603      	mov	r3, r0
 8000e64:	b29a      	uxth	r2, r3
 8000e66:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000e6a:	230a      	movs	r3, #10
 8000e6c:	480e      	ldr	r0, [pc, #56]	; (8000ea8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000e6e:	f001 fa08 	bl	8002282 <HAL_UART_Transmit>
			else{
				HAL_UART_Transmit(&huart2, (uint8_t*)Do_not_Press_Button_B1, strlen(Do_not_Press_Button_B1), 10);
			}
		}
	}
}
 8000e72:	e00c      	b.n	8000e8e <HAL_GPIO_EXTI_Callback+0x8a>
				HAL_UART_Transmit(&huart2, (uint8_t*)Do_not_Press_Button_B1, strlen(Do_not_Press_Button_B1), 10);
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff f9b1 	bl	80001e0 <strlen>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	f107 010c 	add.w	r1, r7, #12
 8000e86:	230a      	movs	r3, #10
 8000e88:	4807      	ldr	r0, [pc, #28]	; (8000ea8 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000e8a:	f001 f9fa 	bl	8002282 <HAL_UART_Transmit>
}
 8000e8e:	bf00      	nop
 8000e90:	3738      	adds	r7, #56	; 0x38
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bdb0      	pop	{r4, r5, r7, pc}
 8000e96:	bf00      	nop
 8000e98:	08003c5c 	.word	0x08003c5c
 8000e9c:	08003c44 	.word	0x08003c44
 8000ea0:	200000b4 	.word	0x200000b4
 8000ea4:	200000be 	.word	0x200000be
 8000ea8:	200000d8 	.word	0x200000d8

08000eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb0:	b672      	cpsid	i
}
 8000eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <Error_Handler+0x8>
	...

08000eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	4b10      	ldr	r3, [pc, #64]	; (8000f04 <HAL_MspInit+0x4c>)
 8000ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec6:	4a0f      	ldr	r2, [pc, #60]	; (8000f04 <HAL_MspInit+0x4c>)
 8000ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ece:	4b0d      	ldr	r3, [pc, #52]	; (8000f04 <HAL_MspInit+0x4c>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	603b      	str	r3, [r7, #0]
 8000ede:	4b09      	ldr	r3, [pc, #36]	; (8000f04 <HAL_MspInit+0x4c>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee2:	4a08      	ldr	r2, [pc, #32]	; (8000f04 <HAL_MspInit+0x4c>)
 8000ee4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_MspInit+0x4c>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ef6:	2007      	movs	r0, #7
 8000ef8:	f000 fa46 	bl	8001388 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efc:	bf00      	nop
 8000efe:	3708      	adds	r7, #8
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40023800 	.word	0x40023800

08000f08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	; 0x28
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 0314 	add.w	r3, r7, #20
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a1d      	ldr	r2, [pc, #116]	; (8000f9c <HAL_UART_MspInit+0x94>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d133      	bne.n	8000f92 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <HAL_UART_MspInit+0x98>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	4a1b      	ldr	r2, [pc, #108]	; (8000fa0 <HAL_UART_MspInit+0x98>)
 8000f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3a:	4b19      	ldr	r3, [pc, #100]	; (8000fa0 <HAL_UART_MspInit+0x98>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f42:	613b      	str	r3, [r7, #16]
 8000f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <HAL_UART_MspInit+0x98>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a14      	ldr	r2, [pc, #80]	; (8000fa0 <HAL_UART_MspInit+0x98>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b12      	ldr	r3, [pc, #72]	; (8000fa0 <HAL_UART_MspInit+0x98>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f62:	230c      	movs	r3, #12
 8000f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f66:	2302      	movs	r3, #2
 8000f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f72:	2307      	movs	r3, #7
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4809      	ldr	r0, [pc, #36]	; (8000fa4 <HAL_UART_MspInit+0x9c>)
 8000f7e:	f000 fad7 	bl	8001530 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2026      	movs	r0, #38	; 0x26
 8000f88:	f000 fa09 	bl	800139e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f8c:	2026      	movs	r0, #38	; 0x26
 8000f8e:	f000 fa22 	bl	80013d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f92:	bf00      	nop
 8000f94:	3728      	adds	r7, #40	; 0x28
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40004400 	.word	0x40004400
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40020000 	.word	0x40020000

08000fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <NMI_Handler+0x4>

08000fae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <HardFault_Handler+0x4>

08000fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <MemManage_Handler+0x4>

08000fba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fbe:	e7fe      	b.n	8000fbe <BusFault_Handler+0x4>

08000fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <UsageFault_Handler+0x4>

08000fc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff4:	f000 f8d8 	bl	80011a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001000:	4802      	ldr	r0, [pc, #8]	; (800100c <USART2_IRQHandler+0x10>)
 8001002:	f001 fa73 	bl	80024ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	200000d8 	.word	0x200000d8

08001010 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001014:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001018:	f000 fc5a 	bl	80018d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001028:	4a14      	ldr	r2, [pc, #80]	; (800107c <_sbrk+0x5c>)
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <_sbrk+0x60>)
 800102c:	1ad3      	subs	r3, r2, r3
 800102e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <_sbrk+0x64>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d102      	bne.n	8001042 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800103c:	4b11      	ldr	r3, [pc, #68]	; (8001084 <_sbrk+0x64>)
 800103e:	4a12      	ldr	r2, [pc, #72]	; (8001088 <_sbrk+0x68>)
 8001040:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001042:	4b10      	ldr	r3, [pc, #64]	; (8001084 <_sbrk+0x64>)
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4413      	add	r3, r2
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	429a      	cmp	r2, r3
 800104e:	d207      	bcs.n	8001060 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001050:	f002 f8d4 	bl	80031fc <__errno>
 8001054:	4603      	mov	r3, r0
 8001056:	220c      	movs	r2, #12
 8001058:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	e009      	b.n	8001074 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001060:	4b08      	ldr	r3, [pc, #32]	; (8001084 <_sbrk+0x64>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001066:	4b07      	ldr	r3, [pc, #28]	; (8001084 <_sbrk+0x64>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4413      	add	r3, r2
 800106e:	4a05      	ldr	r2, [pc, #20]	; (8001084 <_sbrk+0x64>)
 8001070:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001072:	68fb      	ldr	r3, [r7, #12]
}
 8001074:	4618      	mov	r0, r3
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20020000 	.word	0x20020000
 8001080:	00000400 	.word	0x00000400
 8001084:	200000cc 	.word	0x200000cc
 8001088:	20000130 	.word	0x20000130

0800108c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001090:	4b06      	ldr	r3, [pc, #24]	; (80010ac <SystemInit+0x20>)
 8001092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001096:	4a05      	ldr	r2, [pc, #20]	; (80010ac <SystemInit+0x20>)
 8001098:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800109c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	e000ed00 	.word	0xe000ed00

080010b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010b4:	480d      	ldr	r0, [pc, #52]	; (80010ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80010b6:	490e      	ldr	r1, [pc, #56]	; (80010f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80010b8:	4a0e      	ldr	r2, [pc, #56]	; (80010f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010bc:	e002      	b.n	80010c4 <LoopCopyDataInit>

080010be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010c2:	3304      	adds	r3, #4

080010c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c8:	d3f9      	bcc.n	80010be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ca:	4a0b      	ldr	r2, [pc, #44]	; (80010f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010cc:	4c0b      	ldr	r4, [pc, #44]	; (80010fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80010ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d0:	e001      	b.n	80010d6 <LoopFillZerobss>

080010d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d4:	3204      	adds	r2, #4

080010d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d8:	d3fb      	bcc.n	80010d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80010da:	f7ff ffd7 	bl	800108c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010de:	f002 f893 	bl	8003208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010e2:	f7ff fa51 	bl	8000588 <main>
  bx  lr    
 80010e6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f0:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80010f4:	08003cec 	.word	0x08003cec
  ldr r2, =_sbss
 80010f8:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80010fc:	20000130 	.word	0x20000130

08001100 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001100:	e7fe      	b.n	8001100 <ADC_IRQHandler>
	...

08001104 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001108:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <HAL_Init+0x40>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a0d      	ldr	r2, [pc, #52]	; (8001144 <HAL_Init+0x40>)
 800110e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001112:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001114:	4b0b      	ldr	r3, [pc, #44]	; (8001144 <HAL_Init+0x40>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a0a      	ldr	r2, [pc, #40]	; (8001144 <HAL_Init+0x40>)
 800111a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800111e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <HAL_Init+0x40>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a07      	ldr	r2, [pc, #28]	; (8001144 <HAL_Init+0x40>)
 8001126:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800112a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800112c:	2003      	movs	r0, #3
 800112e:	f000 f92b 	bl	8001388 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f808 	bl	8001148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001138:	f7ff febe 	bl	8000eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40023c00 	.word	0x40023c00

08001148 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <HAL_InitTick+0x54>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_InitTick+0x58>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f943 	bl	80013f2 <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e00e      	b.n	8001194 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b0f      	cmp	r3, #15
 800117a:	d80a      	bhi.n	8001192 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800117c:	2200      	movs	r2, #0
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	f04f 30ff 	mov.w	r0, #4294967295
 8001184:	f000 f90b 	bl	800139e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001188:	4a06      	ldr	r2, [pc, #24]	; (80011a4 <HAL_InitTick+0x5c>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800118e:	2300      	movs	r3, #0
 8001190:	e000      	b.n	8001194 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000004 	.word	0x20000004
 80011a0:	2000000c 	.word	0x2000000c
 80011a4:	20000008 	.word	0x20000008

080011a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_IncTick+0x20>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	461a      	mov	r2, r3
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <HAL_IncTick+0x24>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4413      	add	r3, r2
 80011b8:	4a04      	ldr	r2, [pc, #16]	; (80011cc <HAL_IncTick+0x24>)
 80011ba:	6013      	str	r3, [r2, #0]
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	2000000c 	.word	0x2000000c
 80011cc:	2000011c 	.word	0x2000011c

080011d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return uwTick;
 80011d4:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <HAL_GetTick+0x14>)
 80011d6:	681b      	ldr	r3, [r3, #0]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	2000011c 	.word	0x2000011c

080011e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <__NVIC_SetPriorityGrouping+0x44>)
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001204:	4013      	ands	r3, r2
 8001206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001210:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001214:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800121a:	4a04      	ldr	r2, [pc, #16]	; (800122c <__NVIC_SetPriorityGrouping+0x44>)
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	60d3      	str	r3, [r2, #12]
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001234:	4b04      	ldr	r3, [pc, #16]	; (8001248 <__NVIC_GetPriorityGrouping+0x18>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	f003 0307 	and.w	r3, r3, #7
}
 800123e:	4618      	mov	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000ed00 	.word	0xe000ed00

0800124c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	2b00      	cmp	r3, #0
 800125c:	db0b      	blt.n	8001276 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 021f 	and.w	r2, r3, #31
 8001264:	4907      	ldr	r1, [pc, #28]	; (8001284 <__NVIC_EnableIRQ+0x38>)
 8001266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126a:	095b      	lsrs	r3, r3, #5
 800126c:	2001      	movs	r0, #1
 800126e:	fa00 f202 	lsl.w	r2, r0, r2
 8001272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100

08001288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0a      	blt.n	80012b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	490c      	ldr	r1, [pc, #48]	; (80012d4 <__NVIC_SetPriority+0x4c>)
 80012a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a6:	0112      	lsls	r2, r2, #4
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	440b      	add	r3, r1
 80012ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b0:	e00a      	b.n	80012c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4908      	ldr	r1, [pc, #32]	; (80012d8 <__NVIC_SetPriority+0x50>)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	f003 030f 	and.w	r3, r3, #15
 80012be:	3b04      	subs	r3, #4
 80012c0:	0112      	lsls	r2, r2, #4
 80012c2:	b2d2      	uxtb	r2, r2
 80012c4:	440b      	add	r3, r1
 80012c6:	761a      	strb	r2, [r3, #24]
}
 80012c8:	bf00      	nop
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	e000e100 	.word	0xe000e100
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	; 0x24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f003 0307 	and.w	r3, r3, #7
 80012ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f1c3 0307 	rsb	r3, r3, #7
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	bf28      	it	cs
 80012fa:	2304      	movcs	r3, #4
 80012fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3304      	adds	r3, #4
 8001302:	2b06      	cmp	r3, #6
 8001304:	d902      	bls.n	800130c <NVIC_EncodePriority+0x30>
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3b03      	subs	r3, #3
 800130a:	e000      	b.n	800130e <NVIC_EncodePriority+0x32>
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001310:	f04f 32ff 	mov.w	r2, #4294967295
 8001314:	69bb      	ldr	r3, [r7, #24]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43da      	mvns	r2, r3
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001324:	f04f 31ff 	mov.w	r1, #4294967295
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fa01 f303 	lsl.w	r3, r1, r3
 800132e:	43d9      	mvns	r1, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	4313      	orrs	r3, r2
         );
}
 8001336:	4618      	mov	r0, r3
 8001338:	3724      	adds	r7, #36	; 0x24
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
	...

08001344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3b01      	subs	r3, #1
 8001350:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001354:	d301      	bcc.n	800135a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001356:	2301      	movs	r3, #1
 8001358:	e00f      	b.n	800137a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800135a:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <SysTick_Config+0x40>)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3b01      	subs	r3, #1
 8001360:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001362:	210f      	movs	r1, #15
 8001364:	f04f 30ff 	mov.w	r0, #4294967295
 8001368:	f7ff ff8e 	bl	8001288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800136c:	4b05      	ldr	r3, [pc, #20]	; (8001384 <SysTick_Config+0x40>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <SysTick_Config+0x40>)
 8001374:	2207      	movs	r2, #7
 8001376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	e000e010 	.word	0xe000e010

08001388 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ff29 	bl	80011e8 <__NVIC_SetPriorityGrouping>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800139e:	b580      	push	{r7, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	4603      	mov	r3, r0
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]
 80013aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013b0:	f7ff ff3e 	bl	8001230 <__NVIC_GetPriorityGrouping>
 80013b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	68b9      	ldr	r1, [r7, #8]
 80013ba:	6978      	ldr	r0, [r7, #20]
 80013bc:	f7ff ff8e 	bl	80012dc <NVIC_EncodePriority>
 80013c0:	4602      	mov	r2, r0
 80013c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013c6:	4611      	mov	r1, r2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff ff5d 	bl	8001288 <__NVIC_SetPriority>
}
 80013ce:	bf00      	nop
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b082      	sub	sp, #8
 80013da:	af00      	add	r7, sp, #0
 80013dc:	4603      	mov	r3, r0
 80013de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff ff31 	bl	800124c <__NVIC_EnableIRQ>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013fa:	6878      	ldr	r0, [r7, #4]
 80013fc:	f7ff ffa2 	bl	8001344 <SysTick_Config>
 8001400:	4603      	mov	r3, r0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b084      	sub	sp, #16
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001416:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001418:	f7ff feda 	bl	80011d0 <HAL_GetTick>
 800141c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d008      	beq.n	800143c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e052      	b.n	80014e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0216 	bic.w	r2, r2, #22
 800144a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	695a      	ldr	r2, [r3, #20]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800145a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001460:	2b00      	cmp	r3, #0
 8001462:	d103      	bne.n	800146c <HAL_DMA_Abort+0x62>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001468:	2b00      	cmp	r3, #0
 800146a:	d007      	beq.n	800147c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 0208 	bic.w	r2, r2, #8
 800147a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f022 0201 	bic.w	r2, r2, #1
 800148a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800148c:	e013      	b.n	80014b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800148e:	f7ff fe9f 	bl	80011d0 <HAL_GetTick>
 8001492:	4602      	mov	r2, r0
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b05      	cmp	r3, #5
 800149a:	d90c      	bls.n	80014b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2220      	movs	r2, #32
 80014a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2203      	movs	r2, #3
 80014a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e015      	b.n	80014e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0301 	and.w	r3, r3, #1
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d1e4      	bne.n	800148e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c8:	223f      	movs	r2, #63	; 0x3f
 80014ca:	409a      	lsls	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b083      	sub	sp, #12
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d004      	beq.n	8001508 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2280      	movs	r2, #128	; 0x80
 8001502:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e00c      	b.n	8001522 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2205      	movs	r2, #5
 800150c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f022 0201 	bic.w	r2, r2, #1
 800151e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
	...

08001530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001530:	b480      	push	{r7}
 8001532:	b089      	sub	sp, #36	; 0x24
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800153e:	2300      	movs	r3, #0
 8001540:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001542:	2300      	movs	r3, #0
 8001544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
 800154a:	e159      	b.n	8001800 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800154c:	2201      	movs	r2, #1
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	429a      	cmp	r2, r3
 8001566:	f040 8148 	bne.w	80017fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 0303 	and.w	r3, r3, #3
 8001572:	2b01      	cmp	r3, #1
 8001574:	d005      	beq.n	8001582 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800157e:	2b02      	cmp	r3, #2
 8001580:	d130      	bne.n	80015e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	2203      	movs	r2, #3
 800158e:	fa02 f303 	lsl.w	r3, r2, r3
 8001592:	43db      	mvns	r3, r3
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	4013      	ands	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	68da      	ldr	r2, [r3, #12]
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015b8:	2201      	movs	r2, #1
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	091b      	lsrs	r3, r3, #4
 80015ce:	f003 0201 	and.w	r2, r3, #1
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	2b03      	cmp	r3, #3
 80015ee:	d017      	beq.n	8001620 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	2203      	movs	r2, #3
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4013      	ands	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	4313      	orrs	r3, r2
 8001618:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f003 0303 	and.w	r3, r3, #3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d123      	bne.n	8001674 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	08da      	lsrs	r2, r3, #3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3208      	adds	r2, #8
 8001634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001638:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800163a:	69fb      	ldr	r3, [r7, #28]
 800163c:	f003 0307 	and.w	r3, r3, #7
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	220f      	movs	r2, #15
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	691a      	ldr	r2, [r3, #16]
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	4313      	orrs	r3, r2
 8001664:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	08da      	lsrs	r2, r3, #3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	3208      	adds	r2, #8
 800166e:	69b9      	ldr	r1, [r7, #24]
 8001670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	2203      	movs	r2, #3
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	43db      	mvns	r3, r3
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	4013      	ands	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 0203 	and.w	r2, r3, #3
 8001694:	69fb      	ldr	r3, [r7, #28]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f000 80a2 	beq.w	80017fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	4b57      	ldr	r3, [pc, #348]	; (8001818 <HAL_GPIO_Init+0x2e8>)
 80016bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016be:	4a56      	ldr	r2, [pc, #344]	; (8001818 <HAL_GPIO_Init+0x2e8>)
 80016c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016c4:	6453      	str	r3, [r2, #68]	; 0x44
 80016c6:	4b54      	ldr	r3, [pc, #336]	; (8001818 <HAL_GPIO_Init+0x2e8>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016d2:	4a52      	ldr	r2, [pc, #328]	; (800181c <HAL_GPIO_Init+0x2ec>)
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	089b      	lsrs	r3, r3, #2
 80016d8:	3302      	adds	r3, #2
 80016da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f003 0303 	and.w	r3, r3, #3
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	220f      	movs	r2, #15
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4013      	ands	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a49      	ldr	r2, [pc, #292]	; (8001820 <HAL_GPIO_Init+0x2f0>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d019      	beq.n	8001732 <HAL_GPIO_Init+0x202>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a48      	ldr	r2, [pc, #288]	; (8001824 <HAL_GPIO_Init+0x2f4>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d013      	beq.n	800172e <HAL_GPIO_Init+0x1fe>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a47      	ldr	r2, [pc, #284]	; (8001828 <HAL_GPIO_Init+0x2f8>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d00d      	beq.n	800172a <HAL_GPIO_Init+0x1fa>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a46      	ldr	r2, [pc, #280]	; (800182c <HAL_GPIO_Init+0x2fc>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d007      	beq.n	8001726 <HAL_GPIO_Init+0x1f6>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a45      	ldr	r2, [pc, #276]	; (8001830 <HAL_GPIO_Init+0x300>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d101      	bne.n	8001722 <HAL_GPIO_Init+0x1f2>
 800171e:	2304      	movs	r3, #4
 8001720:	e008      	b.n	8001734 <HAL_GPIO_Init+0x204>
 8001722:	2307      	movs	r3, #7
 8001724:	e006      	b.n	8001734 <HAL_GPIO_Init+0x204>
 8001726:	2303      	movs	r3, #3
 8001728:	e004      	b.n	8001734 <HAL_GPIO_Init+0x204>
 800172a:	2302      	movs	r3, #2
 800172c:	e002      	b.n	8001734 <HAL_GPIO_Init+0x204>
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <HAL_GPIO_Init+0x204>
 8001732:	2300      	movs	r3, #0
 8001734:	69fa      	ldr	r2, [r7, #28]
 8001736:	f002 0203 	and.w	r2, r2, #3
 800173a:	0092      	lsls	r2, r2, #2
 800173c:	4093      	lsls	r3, r2
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001744:	4935      	ldr	r1, [pc, #212]	; (800181c <HAL_GPIO_Init+0x2ec>)
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	3302      	adds	r3, #2
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001752:	4b38      	ldr	r3, [pc, #224]	; (8001834 <HAL_GPIO_Init+0x304>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	43db      	mvns	r3, r3
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	4013      	ands	r3, r2
 8001760:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d003      	beq.n	8001776 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	4313      	orrs	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001776:	4a2f      	ldr	r2, [pc, #188]	; (8001834 <HAL_GPIO_Init+0x304>)
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800177c:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <HAL_GPIO_Init+0x304>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	43db      	mvns	r3, r3
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	4013      	ands	r3, r2
 800178a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	4313      	orrs	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017a0:	4a24      	ldr	r2, [pc, #144]	; (8001834 <HAL_GPIO_Init+0x304>)
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017a6:	4b23      	ldr	r3, [pc, #140]	; (8001834 <HAL_GPIO_Init+0x304>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	43db      	mvns	r3, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4013      	ands	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d003      	beq.n	80017ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017ca:	4a1a      	ldr	r2, [pc, #104]	; (8001834 <HAL_GPIO_Init+0x304>)
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017d0:	4b18      	ldr	r3, [pc, #96]	; (8001834 <HAL_GPIO_Init+0x304>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017f4:	4a0f      	ldr	r2, [pc, #60]	; (8001834 <HAL_GPIO_Init+0x304>)
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	3301      	adds	r3, #1
 80017fe:	61fb      	str	r3, [r7, #28]
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	2b0f      	cmp	r3, #15
 8001804:	f67f aea2 	bls.w	800154c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001808:	bf00      	nop
 800180a:	bf00      	nop
 800180c:	3724      	adds	r7, #36	; 0x24
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800
 800181c:	40013800 	.word	0x40013800
 8001820:	40020000 	.word	0x40020000
 8001824:	40020400 	.word	0x40020400
 8001828:	40020800 	.word	0x40020800
 800182c:	40020c00 	.word	0x40020c00
 8001830:	40021000 	.word	0x40021000
 8001834:	40013c00 	.word	0x40013c00

08001838 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	887b      	ldrh	r3, [r7, #2]
 800184a:	4013      	ands	r3, r2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d002      	beq.n	8001856 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
 8001854:	e001      	b.n	800185a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	807b      	strh	r3, [r7, #2]
 8001874:	4613      	mov	r3, r2
 8001876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001878:	787b      	ldrb	r3, [r7, #1]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800187e:	887a      	ldrh	r2, [r7, #2]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001884:	e003      	b.n	800188e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001886:	887b      	ldrh	r3, [r7, #2]
 8001888:	041a      	lsls	r2, r3, #16
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	619a      	str	r2, [r3, #24]
}
 800188e:	bf00      	nop
 8001890:	370c      	adds	r7, #12
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800189a:	b480      	push	{r7}
 800189c:	b085      	sub	sp, #20
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018ac:	887a      	ldrh	r2, [r7, #2]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4013      	ands	r3, r2
 80018b2:	041a      	lsls	r2, r3, #16
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	43d9      	mvns	r1, r3
 80018b8:	887b      	ldrh	r3, [r7, #2]
 80018ba:	400b      	ands	r3, r1
 80018bc:	431a      	orrs	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	619a      	str	r2, [r3, #24]
}
 80018c2:	bf00      	nop
 80018c4:	3714      	adds	r7, #20
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
	...

080018d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80018da:	4b08      	ldr	r3, [pc, #32]	; (80018fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018dc:	695a      	ldr	r2, [r3, #20]
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	4013      	ands	r3, r2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d006      	beq.n	80018f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018e6:	4a05      	ldr	r2, [pc, #20]	; (80018fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018e8:	88fb      	ldrh	r3, [r7, #6]
 80018ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80018ec:	88fb      	ldrh	r3, [r7, #6]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fa88 	bl	8000e04 <HAL_GPIO_EXTI_Callback>
  }
}
 80018f4:	bf00      	nop
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40013c00 	.word	0x40013c00

08001900 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e264      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b00      	cmp	r3, #0
 800191c:	d075      	beq.n	8001a0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800191e:	4ba3      	ldr	r3, [pc, #652]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f003 030c 	and.w	r3, r3, #12
 8001926:	2b04      	cmp	r3, #4
 8001928:	d00c      	beq.n	8001944 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800192a:	4ba0      	ldr	r3, [pc, #640]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001932:	2b08      	cmp	r3, #8
 8001934:	d112      	bne.n	800195c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001936:	4b9d      	ldr	r3, [pc, #628]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800193e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001942:	d10b      	bne.n	800195c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001944:	4b99      	ldr	r3, [pc, #612]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d05b      	beq.n	8001a08 <HAL_RCC_OscConfig+0x108>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d157      	bne.n	8001a08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e23f      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001964:	d106      	bne.n	8001974 <HAL_RCC_OscConfig+0x74>
 8001966:	4b91      	ldr	r3, [pc, #580]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a90      	ldr	r2, [pc, #576]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 800196c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001970:	6013      	str	r3, [r2, #0]
 8001972:	e01d      	b.n	80019b0 <HAL_RCC_OscConfig+0xb0>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800197c:	d10c      	bne.n	8001998 <HAL_RCC_OscConfig+0x98>
 800197e:	4b8b      	ldr	r3, [pc, #556]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a8a      	ldr	r2, [pc, #552]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001984:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001988:	6013      	str	r3, [r2, #0]
 800198a:	4b88      	ldr	r3, [pc, #544]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a87      	ldr	r2, [pc, #540]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001994:	6013      	str	r3, [r2, #0]
 8001996:	e00b      	b.n	80019b0 <HAL_RCC_OscConfig+0xb0>
 8001998:	4b84      	ldr	r3, [pc, #528]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a83      	ldr	r2, [pc, #524]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 800199e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	4b81      	ldr	r3, [pc, #516]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a80      	ldr	r2, [pc, #512]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 80019aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d013      	beq.n	80019e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff fc0a 	bl	80011d0 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019c0:	f7ff fc06 	bl	80011d0 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b64      	cmp	r3, #100	; 0x64
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e204      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d2:	4b76      	ldr	r3, [pc, #472]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d0f0      	beq.n	80019c0 <HAL_RCC_OscConfig+0xc0>
 80019de:	e014      	b.n	8001a0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e0:	f7ff fbf6 	bl	80011d0 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019e8:	f7ff fbf2 	bl	80011d0 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b64      	cmp	r3, #100	; 0x64
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e1f0      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019fa:	4b6c      	ldr	r3, [pc, #432]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1f0      	bne.n	80019e8 <HAL_RCC_OscConfig+0xe8>
 8001a06:	e000      	b.n	8001a0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d063      	beq.n	8001ade <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a16:	4b65      	ldr	r3, [pc, #404]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f003 030c 	and.w	r3, r3, #12
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00b      	beq.n	8001a3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a22:	4b62      	ldr	r3, [pc, #392]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d11c      	bne.n	8001a68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a2e:	4b5f      	ldr	r3, [pc, #380]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d116      	bne.n	8001a68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a3a:	4b5c      	ldr	r3, [pc, #368]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d005      	beq.n	8001a52 <HAL_RCC_OscConfig+0x152>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d001      	beq.n	8001a52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e1c4      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a52:	4b56      	ldr	r3, [pc, #344]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4952      	ldr	r1, [pc, #328]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a66:	e03a      	b.n	8001ade <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d020      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a70:	4b4f      	ldr	r3, [pc, #316]	; (8001bb0 <HAL_RCC_OscConfig+0x2b0>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a76:	f7ff fbab 	bl	80011d0 <HAL_GetTick>
 8001a7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a7c:	e008      	b.n	8001a90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a7e:	f7ff fba7 	bl	80011d0 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d901      	bls.n	8001a90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e1a5      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a90:	4b46      	ldr	r3, [pc, #280]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0f0      	beq.n	8001a7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9c:	4b43      	ldr	r3, [pc, #268]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	691b      	ldr	r3, [r3, #16]
 8001aa8:	00db      	lsls	r3, r3, #3
 8001aaa:	4940      	ldr	r1, [pc, #256]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001aac:	4313      	orrs	r3, r2
 8001aae:	600b      	str	r3, [r1, #0]
 8001ab0:	e015      	b.n	8001ade <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ab2:	4b3f      	ldr	r3, [pc, #252]	; (8001bb0 <HAL_RCC_OscConfig+0x2b0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab8:	f7ff fb8a 	bl	80011d0 <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ac0:	f7ff fb86 	bl	80011d0 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e184      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ad2:	4b36      	ldr	r3, [pc, #216]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1f0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0308 	and.w	r3, r3, #8
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d030      	beq.n	8001b4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	695b      	ldr	r3, [r3, #20]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d016      	beq.n	8001b20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001af2:	4b30      	ldr	r3, [pc, #192]	; (8001bb4 <HAL_RCC_OscConfig+0x2b4>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af8:	f7ff fb6a 	bl	80011d0 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b00:	f7ff fb66 	bl	80011d0 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e164      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b12:	4b26      	ldr	r3, [pc, #152]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001b14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0f0      	beq.n	8001b00 <HAL_RCC_OscConfig+0x200>
 8001b1e:	e015      	b.n	8001b4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b20:	4b24      	ldr	r3, [pc, #144]	; (8001bb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b26:	f7ff fb53 	bl	80011d0 <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b2e:	f7ff fb4f 	bl	80011d0 <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e14d      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b40:	4b1a      	ldr	r3, [pc, #104]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001b42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1f0      	bne.n	8001b2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f000 80a0 	beq.w	8001c9a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5e:	4b13      	ldr	r3, [pc, #76]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10f      	bne.n	8001b8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b72:	4a0e      	ldr	r2, [pc, #56]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b78:	6413      	str	r3, [r2, #64]	; 0x40
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_RCC_OscConfig+0x2ac>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b86:	2301      	movs	r3, #1
 8001b88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	; (8001bb8 <HAL_RCC_OscConfig+0x2b8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d121      	bne.n	8001bda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b96:	4b08      	ldr	r3, [pc, #32]	; (8001bb8 <HAL_RCC_OscConfig+0x2b8>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a07      	ldr	r2, [pc, #28]	; (8001bb8 <HAL_RCC_OscConfig+0x2b8>)
 8001b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba2:	f7ff fb15 	bl	80011d0 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba8:	e011      	b.n	8001bce <HAL_RCC_OscConfig+0x2ce>
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	42470000 	.word	0x42470000
 8001bb4:	42470e80 	.word	0x42470e80
 8001bb8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bbc:	f7ff fb08 	bl	80011d0 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e106      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bce:	4b85      	ldr	r3, [pc, #532]	; (8001de4 <HAL_RCC_OscConfig+0x4e4>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0f0      	beq.n	8001bbc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d106      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x2f0>
 8001be2:	4b81      	ldr	r3, [pc, #516]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001be6:	4a80      	ldr	r2, [pc, #512]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6713      	str	r3, [r2, #112]	; 0x70
 8001bee:	e01c      	b.n	8001c2a <HAL_RCC_OscConfig+0x32a>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	2b05      	cmp	r3, #5
 8001bf6:	d10c      	bne.n	8001c12 <HAL_RCC_OscConfig+0x312>
 8001bf8:	4b7b      	ldr	r3, [pc, #492]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bfc:	4a7a      	ldr	r2, [pc, #488]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001bfe:	f043 0304 	orr.w	r3, r3, #4
 8001c02:	6713      	str	r3, [r2, #112]	; 0x70
 8001c04:	4b78      	ldr	r3, [pc, #480]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c08:	4a77      	ldr	r2, [pc, #476]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c10:	e00b      	b.n	8001c2a <HAL_RCC_OscConfig+0x32a>
 8001c12:	4b75      	ldr	r3, [pc, #468]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c16:	4a74      	ldr	r2, [pc, #464]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c18:	f023 0301 	bic.w	r3, r3, #1
 8001c1c:	6713      	str	r3, [r2, #112]	; 0x70
 8001c1e:	4b72      	ldr	r3, [pc, #456]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c22:	4a71      	ldr	r2, [pc, #452]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c24:	f023 0304 	bic.w	r3, r3, #4
 8001c28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d015      	beq.n	8001c5e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c32:	f7ff facd 	bl	80011d0 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c38:	e00a      	b.n	8001c50 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c3a:	f7ff fac9 	bl	80011d0 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e0c5      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c50:	4b65      	ldr	r3, [pc, #404]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c54:	f003 0302 	and.w	r3, r3, #2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d0ee      	beq.n	8001c3a <HAL_RCC_OscConfig+0x33a>
 8001c5c:	e014      	b.n	8001c88 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5e:	f7ff fab7 	bl	80011d0 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c64:	e00a      	b.n	8001c7c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c66:	f7ff fab3 	bl	80011d0 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e0af      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c7c:	4b5a      	ldr	r3, [pc, #360]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1ee      	bne.n	8001c66 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c88:	7dfb      	ldrb	r3, [r7, #23]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d105      	bne.n	8001c9a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c8e:	4b56      	ldr	r3, [pc, #344]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a55      	ldr	r2, [pc, #340]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001c94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 809b 	beq.w	8001dda <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ca4:	4b50      	ldr	r3, [pc, #320]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 030c 	and.w	r3, r3, #12
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d05c      	beq.n	8001d6a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d141      	bne.n	8001d3c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb8:	4b4c      	ldr	r3, [pc, #304]	; (8001dec <HAL_RCC_OscConfig+0x4ec>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbe:	f7ff fa87 	bl	80011d0 <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cc6:	f7ff fa83 	bl	80011d0 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e081      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cd8:	4b43      	ldr	r3, [pc, #268]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d1f0      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69da      	ldr	r2, [r3, #28]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	431a      	orrs	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf2:	019b      	lsls	r3, r3, #6
 8001cf4:	431a      	orrs	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cfa:	085b      	lsrs	r3, r3, #1
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	041b      	lsls	r3, r3, #16
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d06:	061b      	lsls	r3, r3, #24
 8001d08:	4937      	ldr	r1, [pc, #220]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d0e:	4b37      	ldr	r3, [pc, #220]	; (8001dec <HAL_RCC_OscConfig+0x4ec>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff fa5c 	bl	80011d0 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d1c:	f7ff fa58 	bl	80011d0 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e056      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d2e:	4b2e      	ldr	r3, [pc, #184]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x41c>
 8001d3a:	e04e      	b.n	8001dda <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3c:	4b2b      	ldr	r3, [pc, #172]	; (8001dec <HAL_RCC_OscConfig+0x4ec>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d42:	f7ff fa45 	bl	80011d0 <HAL_GetTick>
 8001d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d4a:	f7ff fa41 	bl	80011d0 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e03f      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d5c:	4b22      	ldr	r3, [pc, #136]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f0      	bne.n	8001d4a <HAL_RCC_OscConfig+0x44a>
 8001d68:	e037      	b.n	8001dda <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d101      	bne.n	8001d76 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e032      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d76:	4b1c      	ldr	r3, [pc, #112]	; (8001de8 <HAL_RCC_OscConfig+0x4e8>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d028      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d121      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d11a      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001da6:	4013      	ands	r3, r2
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d111      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbc:	085b      	lsrs	r3, r3, #1
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d107      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d001      	beq.n	8001dda <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40007000 	.word	0x40007000
 8001de8:	40023800 	.word	0x40023800
 8001dec:	42470060 	.word	0x42470060

08001df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e0cc      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e04:	4b68      	ldr	r3, [pc, #416]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	683a      	ldr	r2, [r7, #0]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d90c      	bls.n	8001e2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e12:	4b65      	ldr	r3, [pc, #404]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b63      	ldr	r3, [pc, #396]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e0b8      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d020      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d005      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e44:	4b59      	ldr	r3, [pc, #356]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	4a58      	ldr	r2, [pc, #352]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e4a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e4e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e5c:	4b53      	ldr	r3, [pc, #332]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	4a52      	ldr	r2, [pc, #328]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e62:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e68:	4b50      	ldr	r3, [pc, #320]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	494d      	ldr	r1, [pc, #308]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d044      	beq.n	8001f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d107      	bne.n	8001e9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8e:	4b47      	ldr	r3, [pc, #284]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d119      	bne.n	8001ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e07f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d003      	beq.n	8001eae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d107      	bne.n	8001ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eae:	4b3f      	ldr	r3, [pc, #252]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d109      	bne.n	8001ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e06f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ebe:	4b3b      	ldr	r3, [pc, #236]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e067      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ece:	4b37      	ldr	r3, [pc, #220]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f023 0203 	bic.w	r2, r3, #3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	4934      	ldr	r1, [pc, #208]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ee0:	f7ff f976 	bl	80011d0 <HAL_GetTick>
 8001ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee6:	e00a      	b.n	8001efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee8:	f7ff f972 	bl	80011d0 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e04f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efe:	4b2b      	ldr	r3, [pc, #172]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 020c 	and.w	r2, r3, #12
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d1eb      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f10:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	d20c      	bcs.n	8001f38 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1e:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	b2d2      	uxtb	r2, r2
 8001f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f26:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d001      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e032      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d008      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f44:	4b19      	ldr	r3, [pc, #100]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	4916      	ldr	r1, [pc, #88]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d009      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f62:	4b12      	ldr	r3, [pc, #72]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	490e      	ldr	r1, [pc, #56]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f76:	f000 f821 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	091b      	lsrs	r3, r3, #4
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	490a      	ldr	r1, [pc, #40]	; (8001fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8001f88:	5ccb      	ldrb	r3, [r1, r3]
 8001f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8e:	4a09      	ldr	r2, [pc, #36]	; (8001fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8001f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f8d6 	bl	8001148 <HAL_InitTick>

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40023c00 	.word	0x40023c00
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	08003c90 	.word	0x08003c90
 8001fb4:	20000004 	.word	0x20000004
 8001fb8:	20000008 	.word	0x20000008

08001fbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fbc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fc0:	b084      	sub	sp, #16
 8001fc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	607b      	str	r3, [r7, #4]
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	2300      	movs	r3, #0
 8001fce:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fd4:	4b67      	ldr	r3, [pc, #412]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d00d      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0x40>
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	f200 80bd 	bhi.w	8002160 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d002      	beq.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x34>
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	d003      	beq.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001fee:	e0b7      	b.n	8002160 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ff0:	4b61      	ldr	r3, [pc, #388]	; (8002178 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ff2:	60bb      	str	r3, [r7, #8]
       break;
 8001ff4:	e0b7      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ff6:	4b61      	ldr	r3, [pc, #388]	; (800217c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001ff8:	60bb      	str	r3, [r7, #8]
      break;
 8001ffa:	e0b4      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ffc:	4b5d      	ldr	r3, [pc, #372]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002004:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002006:	4b5b      	ldr	r3, [pc, #364]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d04d      	beq.n	80020ae <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002012:	4b58      	ldr	r3, [pc, #352]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	099b      	lsrs	r3, r3, #6
 8002018:	461a      	mov	r2, r3
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002022:	f04f 0100 	mov.w	r1, #0
 8002026:	ea02 0800 	and.w	r8, r2, r0
 800202a:	ea03 0901 	and.w	r9, r3, r1
 800202e:	4640      	mov	r0, r8
 8002030:	4649      	mov	r1, r9
 8002032:	f04f 0200 	mov.w	r2, #0
 8002036:	f04f 0300 	mov.w	r3, #0
 800203a:	014b      	lsls	r3, r1, #5
 800203c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002040:	0142      	lsls	r2, r0, #5
 8002042:	4610      	mov	r0, r2
 8002044:	4619      	mov	r1, r3
 8002046:	ebb0 0008 	subs.w	r0, r0, r8
 800204a:	eb61 0109 	sbc.w	r1, r1, r9
 800204e:	f04f 0200 	mov.w	r2, #0
 8002052:	f04f 0300 	mov.w	r3, #0
 8002056:	018b      	lsls	r3, r1, #6
 8002058:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800205c:	0182      	lsls	r2, r0, #6
 800205e:	1a12      	subs	r2, r2, r0
 8002060:	eb63 0301 	sbc.w	r3, r3, r1
 8002064:	f04f 0000 	mov.w	r0, #0
 8002068:	f04f 0100 	mov.w	r1, #0
 800206c:	00d9      	lsls	r1, r3, #3
 800206e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002072:	00d0      	lsls	r0, r2, #3
 8002074:	4602      	mov	r2, r0
 8002076:	460b      	mov	r3, r1
 8002078:	eb12 0208 	adds.w	r2, r2, r8
 800207c:	eb43 0309 	adc.w	r3, r3, r9
 8002080:	f04f 0000 	mov.w	r0, #0
 8002084:	f04f 0100 	mov.w	r1, #0
 8002088:	0259      	lsls	r1, r3, #9
 800208a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800208e:	0250      	lsls	r0, r2, #9
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4610      	mov	r0, r2
 8002096:	4619      	mov	r1, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	461a      	mov	r2, r3
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	f7fe f8f6 	bl	8000290 <__aeabi_uldivmod>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4613      	mov	r3, r2
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	e04a      	b.n	8002144 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020ae:	4b31      	ldr	r3, [pc, #196]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	099b      	lsrs	r3, r3, #6
 80020b4:	461a      	mov	r2, r3
 80020b6:	f04f 0300 	mov.w	r3, #0
 80020ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80020be:	f04f 0100 	mov.w	r1, #0
 80020c2:	ea02 0400 	and.w	r4, r2, r0
 80020c6:	ea03 0501 	and.w	r5, r3, r1
 80020ca:	4620      	mov	r0, r4
 80020cc:	4629      	mov	r1, r5
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	014b      	lsls	r3, r1, #5
 80020d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80020dc:	0142      	lsls	r2, r0, #5
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	1b00      	subs	r0, r0, r4
 80020e4:	eb61 0105 	sbc.w	r1, r1, r5
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	018b      	lsls	r3, r1, #6
 80020f2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80020f6:	0182      	lsls	r2, r0, #6
 80020f8:	1a12      	subs	r2, r2, r0
 80020fa:	eb63 0301 	sbc.w	r3, r3, r1
 80020fe:	f04f 0000 	mov.w	r0, #0
 8002102:	f04f 0100 	mov.w	r1, #0
 8002106:	00d9      	lsls	r1, r3, #3
 8002108:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800210c:	00d0      	lsls	r0, r2, #3
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	1912      	adds	r2, r2, r4
 8002114:	eb45 0303 	adc.w	r3, r5, r3
 8002118:	f04f 0000 	mov.w	r0, #0
 800211c:	f04f 0100 	mov.w	r1, #0
 8002120:	0299      	lsls	r1, r3, #10
 8002122:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002126:	0290      	lsls	r0, r2, #10
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	461a      	mov	r2, r3
 8002134:	f04f 0300 	mov.w	r3, #0
 8002138:	f7fe f8aa 	bl	8000290 <__aeabi_uldivmod>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	4613      	mov	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	0c1b      	lsrs	r3, r3, #16
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	3301      	adds	r3, #1
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	fbb2 f3f3 	udiv	r3, r2, r3
 800215c:	60bb      	str	r3, [r7, #8]
      break;
 800215e:	e002      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002162:	60bb      	str	r3, [r7, #8]
      break;
 8002164:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002166:	68bb      	ldr	r3, [r7, #8]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800
 8002178:	00f42400 	.word	0x00f42400
 800217c:	007a1200 	.word	0x007a1200

08002180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002184:	4b03      	ldr	r3, [pc, #12]	; (8002194 <HAL_RCC_GetHCLKFreq+0x14>)
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000004 	.word	0x20000004

08002198 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800219c:	f7ff fff0 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021a0:	4602      	mov	r2, r0
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	0a9b      	lsrs	r3, r3, #10
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	4903      	ldr	r1, [pc, #12]	; (80021bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021ae:	5ccb      	ldrb	r3, [r1, r3]
 80021b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40023800 	.word	0x40023800
 80021bc:	08003ca0 	.word	0x08003ca0

080021c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021c4:	f7ff ffdc 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021c8:	4602      	mov	r2, r0
 80021ca:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	0b5b      	lsrs	r3, r3, #13
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	4903      	ldr	r1, [pc, #12]	; (80021e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021d6:	5ccb      	ldrb	r3, [r1, r3]
 80021d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021dc:	4618      	mov	r0, r3
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40023800 	.word	0x40023800
 80021e4:	08003ca0 	.word	0x08003ca0

080021e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e03f      	b.n	800227a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d106      	bne.n	8002214 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fe fe7a 	bl	8000f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2224      	movs	r2, #36	; 0x24
 8002218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68da      	ldr	r2, [r3, #12]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800222a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 fe1d 	bl	8002e6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002240:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	695a      	ldr	r2, [r3, #20]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002250:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002260:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b08a      	sub	sp, #40	; 0x28
 8002286:	af02      	add	r7, sp, #8
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	603b      	str	r3, [r7, #0]
 800228e:	4613      	mov	r3, r2
 8002290:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800229c:	b2db      	uxtb	r3, r3
 800229e:	2b20      	cmp	r3, #32
 80022a0:	d17c      	bne.n	800239c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_UART_Transmit+0x2c>
 80022a8:	88fb      	ldrh	r3, [r7, #6]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e075      	b.n	800239e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d101      	bne.n	80022c0 <HAL_UART_Transmit+0x3e>
 80022bc:	2302      	movs	r3, #2
 80022be:	e06e      	b.n	800239e <HAL_UART_Transmit+0x11c>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2221      	movs	r2, #33	; 0x21
 80022d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022d6:	f7fe ff7b 	bl	80011d0 <HAL_GetTick>
 80022da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	88fa      	ldrh	r2, [r7, #6]
 80022e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022f0:	d108      	bne.n	8002304 <HAL_UART_Transmit+0x82>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d104      	bne.n	8002304 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	61bb      	str	r3, [r7, #24]
 8002302:	e003      	b.n	800230c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002314:	e02a      	b.n	800236c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	9300      	str	r3, [sp, #0]
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	2200      	movs	r2, #0
 800231e:	2180      	movs	r1, #128	; 0x80
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f000 fb9b 	bl	8002a5c <UART_WaitOnFlagUntilTimeout>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800232c:	2303      	movs	r3, #3
 800232e:	e036      	b.n	800239e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d10b      	bne.n	800234e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	881b      	ldrh	r3, [r3, #0]
 800233a:	461a      	mov	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002344:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	3302      	adds	r3, #2
 800234a:	61bb      	str	r3, [r7, #24]
 800234c:	e007      	b.n	800235e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	3301      	adds	r3, #1
 800235c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002362:	b29b      	uxth	r3, r3
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002370:	b29b      	uxth	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1cf      	bne.n	8002316 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2200      	movs	r2, #0
 800237e:	2140      	movs	r1, #64	; 0x40
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 fb6b 	bl	8002a5c <UART_WaitOnFlagUntilTimeout>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e006      	b.n	800239e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2220      	movs	r2, #32
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002398:	2300      	movs	r3, #0
 800239a:	e000      	b.n	800239e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800239c:	2302      	movs	r3, #2
  }
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3720      	adds	r7, #32
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b08a      	sub	sp, #40	; 0x28
 80023aa:	af02      	add	r7, sp, #8
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	4613      	mov	r3, r2
 80023b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b20      	cmp	r3, #32
 80023c4:	f040 808c 	bne.w	80024e0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <HAL_UART_Receive+0x2e>
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e084      	b.n	80024e2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d101      	bne.n	80023e6 <HAL_UART_Receive+0x40>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e07d      	b.n	80024e2 <HAL_UART_Receive+0x13c>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2222      	movs	r2, #34	; 0x22
 80023f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002402:	f7fe fee5 	bl	80011d0 <HAL_GetTick>
 8002406:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	88fa      	ldrh	r2, [r7, #6]
 800240c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	88fa      	ldrh	r2, [r7, #6]
 8002412:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800241c:	d108      	bne.n	8002430 <HAL_UART_Receive+0x8a>
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d104      	bne.n	8002430 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	61bb      	str	r3, [r7, #24]
 800242e:	e003      	b.n	8002438 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002434:	2300      	movs	r3, #0
 8002436:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002440:	e043      	b.n	80024ca <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2200      	movs	r2, #0
 800244a:	2120      	movs	r1, #32
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f000 fb05 	bl	8002a5c <UART_WaitOnFlagUntilTimeout>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e042      	b.n	80024e2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10c      	bne.n	800247c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	b29b      	uxth	r3, r3
 800246a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800246e:	b29a      	uxth	r2, r3
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	3302      	adds	r3, #2
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	e01f      	b.n	80024bc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002484:	d007      	beq.n	8002496 <HAL_UART_Receive+0xf0>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10a      	bne.n	80024a4 <HAL_UART_Receive+0xfe>
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d106      	bne.n	80024a4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	b2da      	uxtb	r2, r3
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	701a      	strb	r2, [r3, #0]
 80024a2:	e008      	b.n	80024b6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	3301      	adds	r3, #1
 80024ba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	3b01      	subs	r3, #1
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d1b6      	bne.n	8002442 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2220      	movs	r2, #32
 80024d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	e000      	b.n	80024e2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80024e0:	2302      	movs	r3, #2
  }
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3720      	adds	r7, #32
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b0ba      	sub	sp, #232	; 0xe8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	695b      	ldr	r3, [r3, #20]
 800250e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002512:	2300      	movs	r3, #0
 8002514:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002518:	2300      	movs	r3, #0
 800251a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800251e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800252a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10f      	bne.n	8002552 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002536:	f003 0320 	and.w	r3, r3, #32
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_UART_IRQHandler+0x66>
 800253e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002542:	f003 0320 	and.w	r3, r3, #32
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 fbd3 	bl	8002cf6 <UART_Receive_IT>
      return;
 8002550:	e256      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002552:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 80de 	beq.w	8002718 <HAL_UART_IRQHandler+0x22c>
 800255c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d106      	bne.n	8002576 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800256c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 80d1 	beq.w	8002718 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00b      	beq.n	800259a <HAL_UART_IRQHandler+0xae>
 8002582:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800258a:	2b00      	cmp	r3, #0
 800258c:	d005      	beq.n	800259a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	f043 0201 	orr.w	r2, r3, #1
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800259a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00b      	beq.n	80025be <HAL_UART_IRQHandler+0xd2>
 80025a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d005      	beq.n	80025be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	f043 0202 	orr.w	r2, r3, #2
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80025be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00b      	beq.n	80025e2 <HAL_UART_IRQHandler+0xf6>
 80025ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d005      	beq.n	80025e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f043 0204 	orr.w	r2, r3, #4
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80025e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d011      	beq.n	8002612 <HAL_UART_IRQHandler+0x126>
 80025ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025f2:	f003 0320 	and.w	r3, r3, #32
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d105      	bne.n	8002606 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f043 0208 	orr.w	r2, r3, #8
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 81ed 	beq.w	80029f6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800261c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	2b00      	cmp	r3, #0
 8002626:	d008      	beq.n	800263a <HAL_UART_IRQHandler+0x14e>
 8002628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800262c:	f003 0320 	and.w	r3, r3, #32
 8002630:	2b00      	cmp	r3, #0
 8002632:	d002      	beq.n	800263a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 fb5e 	bl	8002cf6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002644:	2b40      	cmp	r3, #64	; 0x40
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d103      	bne.n	8002666 <HAL_UART_IRQHandler+0x17a>
 800265e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d04f      	beq.n	8002706 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 fa66 	bl	8002b38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002676:	2b40      	cmp	r3, #64	; 0x40
 8002678:	d141      	bne.n	80026fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	3314      	adds	r3, #20
 8002680:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002684:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002688:	e853 3f00 	ldrex	r3, [r3]
 800268c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002690:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002698:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	3314      	adds	r3, #20
 80026a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80026a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80026aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80026b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80026b6:	e841 2300 	strex	r3, r2, [r1]
 80026ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80026be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1d9      	bne.n	800267a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d013      	beq.n	80026f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d2:	4a7d      	ldr	r2, [pc, #500]	; (80028c8 <HAL_UART_IRQHandler+0x3dc>)
 80026d4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe ff05 	bl	80014ea <HAL_DMA_Abort_IT>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d016      	beq.n	8002714 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026f0:	4610      	mov	r0, r2
 80026f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026f4:	e00e      	b.n	8002714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f99a 	bl	8002a30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026fc:	e00a      	b.n	8002714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f996 	bl	8002a30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002704:	e006      	b.n	8002714 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f992 	bl	8002a30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002712:	e170      	b.n	80029f6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002714:	bf00      	nop
    return;
 8002716:	e16e      	b.n	80029f6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271c:	2b01      	cmp	r3, #1
 800271e:	f040 814a 	bne.w	80029b6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 8143 	beq.w	80029b6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002734:	f003 0310 	and.w	r3, r3, #16
 8002738:	2b00      	cmp	r3, #0
 800273a:	f000 813c 	beq.w	80029b6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800273e:	2300      	movs	r3, #0
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	695b      	ldr	r3, [r3, #20]
 800275a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275e:	2b40      	cmp	r3, #64	; 0x40
 8002760:	f040 80b4 	bne.w	80028cc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002770:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 8140 	beq.w	80029fa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800277e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002782:	429a      	cmp	r2, r3
 8002784:	f080 8139 	bcs.w	80029fa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800278e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800279a:	f000 8088 	beq.w	80028ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	330c      	adds	r3, #12
 80027a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027ac:	e853 3f00 	ldrex	r3, [r3]
 80027b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80027b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	330c      	adds	r3, #12
 80027c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80027ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80027ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80027d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80027da:	e841 2300 	strex	r3, r2, [r1]
 80027de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80027e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1d9      	bne.n	800279e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	3314      	adds	r3, #20
 80027f0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027f4:	e853 3f00 	ldrex	r3, [r3]
 80027f8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80027fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027fc:	f023 0301 	bic.w	r3, r3, #1
 8002800:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	3314      	adds	r3, #20
 800280a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800280e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002812:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002814:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002816:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800281a:	e841 2300 	strex	r3, r2, [r1]
 800281e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002820:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1e1      	bne.n	80027ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	3314      	adds	r3, #20
 800282c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800282e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002830:	e853 3f00 	ldrex	r3, [r3]
 8002834:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002836:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002838:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800283c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3314      	adds	r3, #20
 8002846:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800284a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800284c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800284e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002850:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002852:	e841 2300 	strex	r3, r2, [r1]
 8002856:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002858:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1e3      	bne.n	8002826 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2220      	movs	r2, #32
 8002862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	330c      	adds	r3, #12
 8002872:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002876:	e853 3f00 	ldrex	r3, [r3]
 800287a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800287c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800287e:	f023 0310 	bic.w	r3, r3, #16
 8002882:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	330c      	adds	r3, #12
 800288c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002890:	65ba      	str	r2, [r7, #88]	; 0x58
 8002892:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002894:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002896:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002898:	e841 2300 	strex	r3, r2, [r1]
 800289c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800289e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1e3      	bne.n	800286c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7fe fdae 	bl	800140a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	4619      	mov	r1, r3
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f8c0 	bl	8002a44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80028c4:	e099      	b.n	80029fa <HAL_UART_IRQHandler+0x50e>
 80028c6:	bf00      	nop
 80028c8:	08002bff 	.word	0x08002bff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 808b 	beq.w	80029fe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80028e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 8086 	beq.w	80029fe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	330c      	adds	r3, #12
 80028f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028fc:	e853 3f00 	ldrex	r3, [r3]
 8002900:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002904:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002908:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	330c      	adds	r3, #12
 8002912:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002916:	647a      	str	r2, [r7, #68]	; 0x44
 8002918:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800291a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800291c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800291e:	e841 2300 	strex	r3, r2, [r1]
 8002922:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1e3      	bne.n	80028f2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	3314      	adds	r3, #20
 8002930:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	e853 3f00 	ldrex	r3, [r3]
 8002938:	623b      	str	r3, [r7, #32]
   return(result);
 800293a:	6a3b      	ldr	r3, [r7, #32]
 800293c:	f023 0301 	bic.w	r3, r3, #1
 8002940:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	3314      	adds	r3, #20
 800294a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800294e:	633a      	str	r2, [r7, #48]	; 0x30
 8002950:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002952:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002954:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002956:	e841 2300 	strex	r3, r2, [r1]
 800295a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800295c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1e3      	bne.n	800292a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2220      	movs	r2, #32
 8002966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	330c      	adds	r3, #12
 8002976:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	e853 3f00 	ldrex	r3, [r3]
 800297e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f023 0310 	bic.w	r3, r3, #16
 8002986:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	330c      	adds	r3, #12
 8002990:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002994:	61fa      	str	r2, [r7, #28]
 8002996:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002998:	69b9      	ldr	r1, [r7, #24]
 800299a:	69fa      	ldr	r2, [r7, #28]
 800299c:	e841 2300 	strex	r3, r2, [r1]
 80029a0:	617b      	str	r3, [r7, #20]
   return(result);
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1e3      	bne.n	8002970 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80029a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80029ac:	4619      	mov	r1, r3
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f848 	bl	8002a44 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029b4:	e023      	b.n	80029fe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <HAL_UART_IRQHandler+0x4ea>
 80029c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f929 	bl	8002c26 <UART_Transmit_IT>
    return;
 80029d4:	e014      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80029d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00e      	beq.n	8002a00 <HAL_UART_IRQHandler+0x514>
 80029e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d008      	beq.n	8002a00 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f969 	bl	8002cc6 <UART_EndTransmit_IT>
    return;
 80029f4:	e004      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
    return;
 80029f6:	bf00      	nop
 80029f8:	e002      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
      return;
 80029fa:	bf00      	nop
 80029fc:	e000      	b.n	8002a00 <HAL_UART_IRQHandler+0x514>
      return;
 80029fe:	bf00      	nop
  }
}
 8002a00:	37e8      	adds	r7, #232	; 0xe8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop

08002a08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002a24:	bf00      	nop
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a38:	bf00      	nop
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b090      	sub	sp, #64	; 0x40
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	603b      	str	r3, [r7, #0]
 8002a68:	4613      	mov	r3, r2
 8002a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a6c:	e050      	b.n	8002b10 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a74:	d04c      	beq.n	8002b10 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d007      	beq.n	8002a8c <UART_WaitOnFlagUntilTimeout+0x30>
 8002a7c:	f7fe fba8 	bl	80011d0 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d241      	bcs.n	8002b10 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	e853 3f00 	ldrex	r3, [r3]
 8002a9a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	330c      	adds	r3, #12
 8002aaa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002aac:	637a      	str	r2, [r7, #52]	; 0x34
 8002aae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ab2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ab4:	e841 2300 	strex	r3, r2, [r1]
 8002ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1e5      	bne.n	8002a8c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	3314      	adds	r3, #20
 8002ac6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	e853 3f00 	ldrex	r3, [r3]
 8002ace:	613b      	str	r3, [r7, #16]
   return(result);
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f023 0301 	bic.w	r3, r3, #1
 8002ad6:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	3314      	adds	r3, #20
 8002ade:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ae0:	623a      	str	r2, [r7, #32]
 8002ae2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae4:	69f9      	ldr	r1, [r7, #28]
 8002ae6:	6a3a      	ldr	r2, [r7, #32]
 8002ae8:	e841 2300 	strex	r3, r2, [r1]
 8002aec:	61bb      	str	r3, [r7, #24]
   return(result);
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1e5      	bne.n	8002ac0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	2220      	movs	r2, #32
 8002af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2220      	movs	r2, #32
 8002b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e00f      	b.n	8002b30 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	bf0c      	ite	eq
 8002b20:	2301      	moveq	r3, #1
 8002b22:	2300      	movne	r3, #0
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	461a      	mov	r2, r3
 8002b28:	79fb      	ldrb	r3, [r7, #7]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d09f      	beq.n	8002a6e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3740      	adds	r7, #64	; 0x40
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b095      	sub	sp, #84	; 0x54
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	330c      	adds	r3, #12
 8002b46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b4a:	e853 3f00 	ldrex	r3, [r3]
 8002b4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	330c      	adds	r3, #12
 8002b5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b60:	643a      	str	r2, [r7, #64]	; 0x40
 8002b62:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002b66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b68:	e841 2300 	strex	r3, r2, [r1]
 8002b6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1e5      	bne.n	8002b40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	3314      	adds	r3, #20
 8002b7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7c:	6a3b      	ldr	r3, [r7, #32]
 8002b7e:	e853 3f00 	ldrex	r3, [r3]
 8002b82:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f023 0301 	bic.w	r3, r3, #1
 8002b8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	3314      	adds	r3, #20
 8002b92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b94:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b9c:	e841 2300 	strex	r3, r2, [r1]
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1e5      	bne.n	8002b74 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d119      	bne.n	8002be4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	330c      	adds	r3, #12
 8002bb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	e853 3f00 	ldrex	r3, [r3]
 8002bbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f023 0310 	bic.w	r3, r3, #16
 8002bc6:	647b      	str	r3, [r7, #68]	; 0x44
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	330c      	adds	r3, #12
 8002bce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bd0:	61ba      	str	r2, [r7, #24]
 8002bd2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd4:	6979      	ldr	r1, [r7, #20]
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	e841 2300 	strex	r3, r2, [r1]
 8002bdc:	613b      	str	r3, [r7, #16]
   return(result);
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1e5      	bne.n	8002bb0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002bf2:	bf00      	nop
 8002bf4:	3754      	adds	r7, #84	; 0x54
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f7ff ff09 	bl	8002a30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c1e:	bf00      	nop
 8002c20:	3710      	adds	r7, #16
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c26:	b480      	push	{r7}
 8002c28:	b085      	sub	sp, #20
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b21      	cmp	r3, #33	; 0x21
 8002c38:	d13e      	bne.n	8002cb8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c42:	d114      	bne.n	8002c6e <UART_Transmit_IT+0x48>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	691b      	ldr	r3, [r3, #16]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d110      	bne.n	8002c6e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	881b      	ldrh	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	1c9a      	adds	r2, r3, #2
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	621a      	str	r2, [r3, #32]
 8002c6c:	e008      	b.n	8002c80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	1c59      	adds	r1, r3, #1
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6211      	str	r1, [r2, #32]
 8002c78:	781a      	ldrb	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	3b01      	subs	r3, #1
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10f      	bne.n	8002cb4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	68da      	ldr	r2, [r3, #12]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ca2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	68da      	ldr	r2, [r3, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cb2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	e000      	b.n	8002cba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002cb8:	2302      	movs	r3, #2
  }
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3714      	adds	r7, #20
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b082      	sub	sp, #8
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cdc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7ff fe8e 	bl	8002a08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b08c      	sub	sp, #48	; 0x30
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b22      	cmp	r3, #34	; 0x22
 8002d08:	f040 80ab 	bne.w	8002e62 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d14:	d117      	bne.n	8002d46 <UART_Receive_IT+0x50>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d113      	bne.n	8002d46 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d26:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3e:	1c9a      	adds	r2, r3, #2
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	629a      	str	r2, [r3, #40]	; 0x28
 8002d44:	e026      	b.n	8002d94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d58:	d007      	beq.n	8002d6a <UART_Receive_IT+0x74>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10a      	bne.n	8002d78 <UART_Receive_IT+0x82>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	b2da      	uxtb	r2, r3
 8002d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d74:	701a      	strb	r2, [r3, #0]
 8002d76:	e008      	b.n	8002d8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	4619      	mov	r1, r3
 8002da2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d15a      	bne.n	8002e5e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0220 	bic.w	r2, r2, #32
 8002db6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68da      	ldr	r2, [r3, #12]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dc6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	695a      	ldr	r2, [r3, #20]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d135      	bne.n	8002e54 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	330c      	adds	r3, #12
 8002df4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	e853 3f00 	ldrex	r3, [r3]
 8002dfc:	613b      	str	r3, [r7, #16]
   return(result);
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	f023 0310 	bic.w	r3, r3, #16
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	330c      	adds	r3, #12
 8002e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e0e:	623a      	str	r2, [r7, #32]
 8002e10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e12:	69f9      	ldr	r1, [r7, #28]
 8002e14:	6a3a      	ldr	r2, [r7, #32]
 8002e16:	e841 2300 	strex	r3, r2, [r1]
 8002e1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1e5      	bne.n	8002dee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0310 	and.w	r3, r3, #16
 8002e2c:	2b10      	cmp	r3, #16
 8002e2e:	d10a      	bne.n	8002e46 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e30:	2300      	movs	r3, #0
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f7ff fdf9 	bl	8002a44 <HAL_UARTEx_RxEventCallback>
 8002e52:	e002      	b.n	8002e5a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f7ff fde1 	bl	8002a1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	e002      	b.n	8002e64 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	e000      	b.n	8002e64 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002e62:	2302      	movs	r3, #2
  }
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3730      	adds	r7, #48	; 0x30
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e70:	b09f      	sub	sp, #124	; 0x7c
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e82:	68d9      	ldr	r1, [r3, #12]
 8002e84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	ea40 0301 	orr.w	r3, r0, r1
 8002e8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	431a      	orrs	r2, r3
 8002e98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002ea6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002eb0:	f021 010c 	bic.w	r1, r1, #12
 8002eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002eba:	430b      	orrs	r3, r1
 8002ebc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002ec8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eca:	6999      	ldr	r1, [r3, #24]
 8002ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	ea40 0301 	orr.w	r3, r0, r1
 8002ed4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	4bc5      	ldr	r3, [pc, #788]	; (80031f0 <UART_SetConfig+0x384>)
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d004      	beq.n	8002eea <UART_SetConfig+0x7e>
 8002ee0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4bc3      	ldr	r3, [pc, #780]	; (80031f4 <UART_SetConfig+0x388>)
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d103      	bne.n	8002ef2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002eea:	f7ff f969 	bl	80021c0 <HAL_RCC_GetPCLK2Freq>
 8002eee:	6778      	str	r0, [r7, #116]	; 0x74
 8002ef0:	e002      	b.n	8002ef8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ef2:	f7ff f951 	bl	8002198 <HAL_RCC_GetPCLK1Freq>
 8002ef6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002efa:	69db      	ldr	r3, [r3, #28]
 8002efc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f00:	f040 80b6 	bne.w	8003070 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f06:	461c      	mov	r4, r3
 8002f08:	f04f 0500 	mov.w	r5, #0
 8002f0c:	4622      	mov	r2, r4
 8002f0e:	462b      	mov	r3, r5
 8002f10:	1891      	adds	r1, r2, r2
 8002f12:	6439      	str	r1, [r7, #64]	; 0x40
 8002f14:	415b      	adcs	r3, r3
 8002f16:	647b      	str	r3, [r7, #68]	; 0x44
 8002f18:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f1c:	1912      	adds	r2, r2, r4
 8002f1e:	eb45 0303 	adc.w	r3, r5, r3
 8002f22:	f04f 0000 	mov.w	r0, #0
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	00d9      	lsls	r1, r3, #3
 8002f2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f30:	00d0      	lsls	r0, r2, #3
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	1911      	adds	r1, r2, r4
 8002f38:	6639      	str	r1, [r7, #96]	; 0x60
 8002f3a:	416b      	adcs	r3, r5
 8002f3c:	667b      	str	r3, [r7, #100]	; 0x64
 8002f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	461a      	mov	r2, r3
 8002f44:	f04f 0300 	mov.w	r3, #0
 8002f48:	1891      	adds	r1, r2, r2
 8002f4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f4c:	415b      	adcs	r3, r3
 8002f4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f54:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002f58:	f7fd f99a 	bl	8000290 <__aeabi_uldivmod>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	460b      	mov	r3, r1
 8002f60:	4ba5      	ldr	r3, [pc, #660]	; (80031f8 <UART_SetConfig+0x38c>)
 8002f62:	fba3 2302 	umull	r2, r3, r3, r2
 8002f66:	095b      	lsrs	r3, r3, #5
 8002f68:	011e      	lsls	r6, r3, #4
 8002f6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f6c:	461c      	mov	r4, r3
 8002f6e:	f04f 0500 	mov.w	r5, #0
 8002f72:	4622      	mov	r2, r4
 8002f74:	462b      	mov	r3, r5
 8002f76:	1891      	adds	r1, r2, r2
 8002f78:	6339      	str	r1, [r7, #48]	; 0x30
 8002f7a:	415b      	adcs	r3, r3
 8002f7c:	637b      	str	r3, [r7, #52]	; 0x34
 8002f7e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f82:	1912      	adds	r2, r2, r4
 8002f84:	eb45 0303 	adc.w	r3, r5, r3
 8002f88:	f04f 0000 	mov.w	r0, #0
 8002f8c:	f04f 0100 	mov.w	r1, #0
 8002f90:	00d9      	lsls	r1, r3, #3
 8002f92:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f96:	00d0      	lsls	r0, r2, #3
 8002f98:	4602      	mov	r2, r0
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	1911      	adds	r1, r2, r4
 8002f9e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002fa0:	416b      	adcs	r3, r5
 8002fa2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	461a      	mov	r2, r3
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	1891      	adds	r1, r2, r2
 8002fb0:	62b9      	str	r1, [r7, #40]	; 0x28
 8002fb2:	415b      	adcs	r3, r3
 8002fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fba:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002fbe:	f7fd f967 	bl	8000290 <__aeabi_uldivmod>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	4b8c      	ldr	r3, [pc, #560]	; (80031f8 <UART_SetConfig+0x38c>)
 8002fc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fcc:	095b      	lsrs	r3, r3, #5
 8002fce:	2164      	movs	r1, #100	; 0x64
 8002fd0:	fb01 f303 	mul.w	r3, r1, r3
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	3332      	adds	r3, #50	; 0x32
 8002fda:	4a87      	ldr	r2, [pc, #540]	; (80031f8 <UART_SetConfig+0x38c>)
 8002fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe0:	095b      	lsrs	r3, r3, #5
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fe8:	441e      	add	r6, r3
 8002fea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fec:	4618      	mov	r0, r3
 8002fee:	f04f 0100 	mov.w	r1, #0
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	1894      	adds	r4, r2, r2
 8002ff8:	623c      	str	r4, [r7, #32]
 8002ffa:	415b      	adcs	r3, r3
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8002ffe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003002:	1812      	adds	r2, r2, r0
 8003004:	eb41 0303 	adc.w	r3, r1, r3
 8003008:	f04f 0400 	mov.w	r4, #0
 800300c:	f04f 0500 	mov.w	r5, #0
 8003010:	00dd      	lsls	r5, r3, #3
 8003012:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003016:	00d4      	lsls	r4, r2, #3
 8003018:	4622      	mov	r2, r4
 800301a:	462b      	mov	r3, r5
 800301c:	1814      	adds	r4, r2, r0
 800301e:	653c      	str	r4, [r7, #80]	; 0x50
 8003020:	414b      	adcs	r3, r1
 8003022:	657b      	str	r3, [r7, #84]	; 0x54
 8003024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	461a      	mov	r2, r3
 800302a:	f04f 0300 	mov.w	r3, #0
 800302e:	1891      	adds	r1, r2, r2
 8003030:	61b9      	str	r1, [r7, #24]
 8003032:	415b      	adcs	r3, r3
 8003034:	61fb      	str	r3, [r7, #28]
 8003036:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800303a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800303e:	f7fd f927 	bl	8000290 <__aeabi_uldivmod>
 8003042:	4602      	mov	r2, r0
 8003044:	460b      	mov	r3, r1
 8003046:	4b6c      	ldr	r3, [pc, #432]	; (80031f8 <UART_SetConfig+0x38c>)
 8003048:	fba3 1302 	umull	r1, r3, r3, r2
 800304c:	095b      	lsrs	r3, r3, #5
 800304e:	2164      	movs	r1, #100	; 0x64
 8003050:	fb01 f303 	mul.w	r3, r1, r3
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	3332      	adds	r3, #50	; 0x32
 800305a:	4a67      	ldr	r2, [pc, #412]	; (80031f8 <UART_SetConfig+0x38c>)
 800305c:	fba2 2303 	umull	r2, r3, r2, r3
 8003060:	095b      	lsrs	r3, r3, #5
 8003062:	f003 0207 	and.w	r2, r3, #7
 8003066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4432      	add	r2, r6
 800306c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800306e:	e0b9      	b.n	80031e4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003070:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003072:	461c      	mov	r4, r3
 8003074:	f04f 0500 	mov.w	r5, #0
 8003078:	4622      	mov	r2, r4
 800307a:	462b      	mov	r3, r5
 800307c:	1891      	adds	r1, r2, r2
 800307e:	6139      	str	r1, [r7, #16]
 8003080:	415b      	adcs	r3, r3
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003088:	1912      	adds	r2, r2, r4
 800308a:	eb45 0303 	adc.w	r3, r5, r3
 800308e:	f04f 0000 	mov.w	r0, #0
 8003092:	f04f 0100 	mov.w	r1, #0
 8003096:	00d9      	lsls	r1, r3, #3
 8003098:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800309c:	00d0      	lsls	r0, r2, #3
 800309e:	4602      	mov	r2, r0
 80030a0:	460b      	mov	r3, r1
 80030a2:	eb12 0804 	adds.w	r8, r2, r4
 80030a6:	eb43 0905 	adc.w	r9, r3, r5
 80030aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f04f 0100 	mov.w	r1, #0
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	008b      	lsls	r3, r1, #2
 80030be:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80030c2:	0082      	lsls	r2, r0, #2
 80030c4:	4640      	mov	r0, r8
 80030c6:	4649      	mov	r1, r9
 80030c8:	f7fd f8e2 	bl	8000290 <__aeabi_uldivmod>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4b49      	ldr	r3, [pc, #292]	; (80031f8 <UART_SetConfig+0x38c>)
 80030d2:	fba3 2302 	umull	r2, r3, r3, r2
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	011e      	lsls	r6, r3, #4
 80030da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030dc:	4618      	mov	r0, r3
 80030de:	f04f 0100 	mov.w	r1, #0
 80030e2:	4602      	mov	r2, r0
 80030e4:	460b      	mov	r3, r1
 80030e6:	1894      	adds	r4, r2, r2
 80030e8:	60bc      	str	r4, [r7, #8]
 80030ea:	415b      	adcs	r3, r3
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030f2:	1812      	adds	r2, r2, r0
 80030f4:	eb41 0303 	adc.w	r3, r1, r3
 80030f8:	f04f 0400 	mov.w	r4, #0
 80030fc:	f04f 0500 	mov.w	r5, #0
 8003100:	00dd      	lsls	r5, r3, #3
 8003102:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003106:	00d4      	lsls	r4, r2, #3
 8003108:	4622      	mov	r2, r4
 800310a:	462b      	mov	r3, r5
 800310c:	1814      	adds	r4, r2, r0
 800310e:	64bc      	str	r4, [r7, #72]	; 0x48
 8003110:	414b      	adcs	r3, r1
 8003112:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4618      	mov	r0, r3
 800311a:	f04f 0100 	mov.w	r1, #0
 800311e:	f04f 0200 	mov.w	r2, #0
 8003122:	f04f 0300 	mov.w	r3, #0
 8003126:	008b      	lsls	r3, r1, #2
 8003128:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800312c:	0082      	lsls	r2, r0, #2
 800312e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003132:	f7fd f8ad 	bl	8000290 <__aeabi_uldivmod>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	4b2f      	ldr	r3, [pc, #188]	; (80031f8 <UART_SetConfig+0x38c>)
 800313c:	fba3 1302 	umull	r1, r3, r3, r2
 8003140:	095b      	lsrs	r3, r3, #5
 8003142:	2164      	movs	r1, #100	; 0x64
 8003144:	fb01 f303 	mul.w	r3, r1, r3
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	011b      	lsls	r3, r3, #4
 800314c:	3332      	adds	r3, #50	; 0x32
 800314e:	4a2a      	ldr	r2, [pc, #168]	; (80031f8 <UART_SetConfig+0x38c>)
 8003150:	fba2 2303 	umull	r2, r3, r2, r3
 8003154:	095b      	lsrs	r3, r3, #5
 8003156:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800315a:	441e      	add	r6, r3
 800315c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800315e:	4618      	mov	r0, r3
 8003160:	f04f 0100 	mov.w	r1, #0
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	1894      	adds	r4, r2, r2
 800316a:	603c      	str	r4, [r7, #0]
 800316c:	415b      	adcs	r3, r3
 800316e:	607b      	str	r3, [r7, #4]
 8003170:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003174:	1812      	adds	r2, r2, r0
 8003176:	eb41 0303 	adc.w	r3, r1, r3
 800317a:	f04f 0400 	mov.w	r4, #0
 800317e:	f04f 0500 	mov.w	r5, #0
 8003182:	00dd      	lsls	r5, r3, #3
 8003184:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003188:	00d4      	lsls	r4, r2, #3
 800318a:	4622      	mov	r2, r4
 800318c:	462b      	mov	r3, r5
 800318e:	eb12 0a00 	adds.w	sl, r2, r0
 8003192:	eb43 0b01 	adc.w	fp, r3, r1
 8003196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	4618      	mov	r0, r3
 800319c:	f04f 0100 	mov.w	r1, #0
 80031a0:	f04f 0200 	mov.w	r2, #0
 80031a4:	f04f 0300 	mov.w	r3, #0
 80031a8:	008b      	lsls	r3, r1, #2
 80031aa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80031ae:	0082      	lsls	r2, r0, #2
 80031b0:	4650      	mov	r0, sl
 80031b2:	4659      	mov	r1, fp
 80031b4:	f7fd f86c 	bl	8000290 <__aeabi_uldivmod>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	4b0e      	ldr	r3, [pc, #56]	; (80031f8 <UART_SetConfig+0x38c>)
 80031be:	fba3 1302 	umull	r1, r3, r3, r2
 80031c2:	095b      	lsrs	r3, r3, #5
 80031c4:	2164      	movs	r1, #100	; 0x64
 80031c6:	fb01 f303 	mul.w	r3, r1, r3
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	3332      	adds	r3, #50	; 0x32
 80031d0:	4a09      	ldr	r2, [pc, #36]	; (80031f8 <UART_SetConfig+0x38c>)
 80031d2:	fba2 2303 	umull	r2, r3, r2, r3
 80031d6:	095b      	lsrs	r3, r3, #5
 80031d8:	f003 020f 	and.w	r2, r3, #15
 80031dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4432      	add	r2, r6
 80031e2:	609a      	str	r2, [r3, #8]
}
 80031e4:	bf00      	nop
 80031e6:	377c      	adds	r7, #124	; 0x7c
 80031e8:	46bd      	mov	sp, r7
 80031ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031ee:	bf00      	nop
 80031f0:	40011000 	.word	0x40011000
 80031f4:	40011400 	.word	0x40011400
 80031f8:	51eb851f 	.word	0x51eb851f

080031fc <__errno>:
 80031fc:	4b01      	ldr	r3, [pc, #4]	; (8003204 <__errno+0x8>)
 80031fe:	6818      	ldr	r0, [r3, #0]
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	20000010 	.word	0x20000010

08003208 <__libc_init_array>:
 8003208:	b570      	push	{r4, r5, r6, lr}
 800320a:	4d0d      	ldr	r5, [pc, #52]	; (8003240 <__libc_init_array+0x38>)
 800320c:	4c0d      	ldr	r4, [pc, #52]	; (8003244 <__libc_init_array+0x3c>)
 800320e:	1b64      	subs	r4, r4, r5
 8003210:	10a4      	asrs	r4, r4, #2
 8003212:	2600      	movs	r6, #0
 8003214:	42a6      	cmp	r6, r4
 8003216:	d109      	bne.n	800322c <__libc_init_array+0x24>
 8003218:	4d0b      	ldr	r5, [pc, #44]	; (8003248 <__libc_init_array+0x40>)
 800321a:	4c0c      	ldr	r4, [pc, #48]	; (800324c <__libc_init_array+0x44>)
 800321c:	f000 fc4e 	bl	8003abc <_init>
 8003220:	1b64      	subs	r4, r4, r5
 8003222:	10a4      	asrs	r4, r4, #2
 8003224:	2600      	movs	r6, #0
 8003226:	42a6      	cmp	r6, r4
 8003228:	d105      	bne.n	8003236 <__libc_init_array+0x2e>
 800322a:	bd70      	pop	{r4, r5, r6, pc}
 800322c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003230:	4798      	blx	r3
 8003232:	3601      	adds	r6, #1
 8003234:	e7ee      	b.n	8003214 <__libc_init_array+0xc>
 8003236:	f855 3b04 	ldr.w	r3, [r5], #4
 800323a:	4798      	blx	r3
 800323c:	3601      	adds	r6, #1
 800323e:	e7f2      	b.n	8003226 <__libc_init_array+0x1e>
 8003240:	08003ce4 	.word	0x08003ce4
 8003244:	08003ce4 	.word	0x08003ce4
 8003248:	08003ce4 	.word	0x08003ce4
 800324c:	08003ce8 	.word	0x08003ce8

08003250 <memcpy>:
 8003250:	440a      	add	r2, r1
 8003252:	4291      	cmp	r1, r2
 8003254:	f100 33ff 	add.w	r3, r0, #4294967295
 8003258:	d100      	bne.n	800325c <memcpy+0xc>
 800325a:	4770      	bx	lr
 800325c:	b510      	push	{r4, lr}
 800325e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003262:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003266:	4291      	cmp	r1, r2
 8003268:	d1f9      	bne.n	800325e <memcpy+0xe>
 800326a:	bd10      	pop	{r4, pc}

0800326c <memset>:
 800326c:	4402      	add	r2, r0
 800326e:	4603      	mov	r3, r0
 8003270:	4293      	cmp	r3, r2
 8003272:	d100      	bne.n	8003276 <memset+0xa>
 8003274:	4770      	bx	lr
 8003276:	f803 1b01 	strb.w	r1, [r3], #1
 800327a:	e7f9      	b.n	8003270 <memset+0x4>

0800327c <siprintf>:
 800327c:	b40e      	push	{r1, r2, r3}
 800327e:	b500      	push	{lr}
 8003280:	b09c      	sub	sp, #112	; 0x70
 8003282:	ab1d      	add	r3, sp, #116	; 0x74
 8003284:	9002      	str	r0, [sp, #8]
 8003286:	9006      	str	r0, [sp, #24]
 8003288:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800328c:	4809      	ldr	r0, [pc, #36]	; (80032b4 <siprintf+0x38>)
 800328e:	9107      	str	r1, [sp, #28]
 8003290:	9104      	str	r1, [sp, #16]
 8003292:	4909      	ldr	r1, [pc, #36]	; (80032b8 <siprintf+0x3c>)
 8003294:	f853 2b04 	ldr.w	r2, [r3], #4
 8003298:	9105      	str	r1, [sp, #20]
 800329a:	6800      	ldr	r0, [r0, #0]
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	a902      	add	r1, sp, #8
 80032a0:	f000 f868 	bl	8003374 <_svfiprintf_r>
 80032a4:	9b02      	ldr	r3, [sp, #8]
 80032a6:	2200      	movs	r2, #0
 80032a8:	701a      	strb	r2, [r3, #0]
 80032aa:	b01c      	add	sp, #112	; 0x70
 80032ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80032b0:	b003      	add	sp, #12
 80032b2:	4770      	bx	lr
 80032b4:	20000010 	.word	0x20000010
 80032b8:	ffff0208 	.word	0xffff0208

080032bc <__ssputs_r>:
 80032bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032c0:	688e      	ldr	r6, [r1, #8]
 80032c2:	429e      	cmp	r6, r3
 80032c4:	4682      	mov	sl, r0
 80032c6:	460c      	mov	r4, r1
 80032c8:	4690      	mov	r8, r2
 80032ca:	461f      	mov	r7, r3
 80032cc:	d838      	bhi.n	8003340 <__ssputs_r+0x84>
 80032ce:	898a      	ldrh	r2, [r1, #12]
 80032d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80032d4:	d032      	beq.n	800333c <__ssputs_r+0x80>
 80032d6:	6825      	ldr	r5, [r4, #0]
 80032d8:	6909      	ldr	r1, [r1, #16]
 80032da:	eba5 0901 	sub.w	r9, r5, r1
 80032de:	6965      	ldr	r5, [r4, #20]
 80032e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80032e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80032e8:	3301      	adds	r3, #1
 80032ea:	444b      	add	r3, r9
 80032ec:	106d      	asrs	r5, r5, #1
 80032ee:	429d      	cmp	r5, r3
 80032f0:	bf38      	it	cc
 80032f2:	461d      	movcc	r5, r3
 80032f4:	0553      	lsls	r3, r2, #21
 80032f6:	d531      	bpl.n	800335c <__ssputs_r+0xa0>
 80032f8:	4629      	mov	r1, r5
 80032fa:	f000 fb39 	bl	8003970 <_malloc_r>
 80032fe:	4606      	mov	r6, r0
 8003300:	b950      	cbnz	r0, 8003318 <__ssputs_r+0x5c>
 8003302:	230c      	movs	r3, #12
 8003304:	f8ca 3000 	str.w	r3, [sl]
 8003308:	89a3      	ldrh	r3, [r4, #12]
 800330a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800330e:	81a3      	strh	r3, [r4, #12]
 8003310:	f04f 30ff 	mov.w	r0, #4294967295
 8003314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003318:	6921      	ldr	r1, [r4, #16]
 800331a:	464a      	mov	r2, r9
 800331c:	f7ff ff98 	bl	8003250 <memcpy>
 8003320:	89a3      	ldrh	r3, [r4, #12]
 8003322:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003326:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800332a:	81a3      	strh	r3, [r4, #12]
 800332c:	6126      	str	r6, [r4, #16]
 800332e:	6165      	str	r5, [r4, #20]
 8003330:	444e      	add	r6, r9
 8003332:	eba5 0509 	sub.w	r5, r5, r9
 8003336:	6026      	str	r6, [r4, #0]
 8003338:	60a5      	str	r5, [r4, #8]
 800333a:	463e      	mov	r6, r7
 800333c:	42be      	cmp	r6, r7
 800333e:	d900      	bls.n	8003342 <__ssputs_r+0x86>
 8003340:	463e      	mov	r6, r7
 8003342:	4632      	mov	r2, r6
 8003344:	6820      	ldr	r0, [r4, #0]
 8003346:	4641      	mov	r1, r8
 8003348:	f000 faa8 	bl	800389c <memmove>
 800334c:	68a3      	ldr	r3, [r4, #8]
 800334e:	6822      	ldr	r2, [r4, #0]
 8003350:	1b9b      	subs	r3, r3, r6
 8003352:	4432      	add	r2, r6
 8003354:	60a3      	str	r3, [r4, #8]
 8003356:	6022      	str	r2, [r4, #0]
 8003358:	2000      	movs	r0, #0
 800335a:	e7db      	b.n	8003314 <__ssputs_r+0x58>
 800335c:	462a      	mov	r2, r5
 800335e:	f000 fb61 	bl	8003a24 <_realloc_r>
 8003362:	4606      	mov	r6, r0
 8003364:	2800      	cmp	r0, #0
 8003366:	d1e1      	bne.n	800332c <__ssputs_r+0x70>
 8003368:	6921      	ldr	r1, [r4, #16]
 800336a:	4650      	mov	r0, sl
 800336c:	f000 fab0 	bl	80038d0 <_free_r>
 8003370:	e7c7      	b.n	8003302 <__ssputs_r+0x46>
	...

08003374 <_svfiprintf_r>:
 8003374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003378:	4698      	mov	r8, r3
 800337a:	898b      	ldrh	r3, [r1, #12]
 800337c:	061b      	lsls	r3, r3, #24
 800337e:	b09d      	sub	sp, #116	; 0x74
 8003380:	4607      	mov	r7, r0
 8003382:	460d      	mov	r5, r1
 8003384:	4614      	mov	r4, r2
 8003386:	d50e      	bpl.n	80033a6 <_svfiprintf_r+0x32>
 8003388:	690b      	ldr	r3, [r1, #16]
 800338a:	b963      	cbnz	r3, 80033a6 <_svfiprintf_r+0x32>
 800338c:	2140      	movs	r1, #64	; 0x40
 800338e:	f000 faef 	bl	8003970 <_malloc_r>
 8003392:	6028      	str	r0, [r5, #0]
 8003394:	6128      	str	r0, [r5, #16]
 8003396:	b920      	cbnz	r0, 80033a2 <_svfiprintf_r+0x2e>
 8003398:	230c      	movs	r3, #12
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	f04f 30ff 	mov.w	r0, #4294967295
 80033a0:	e0d1      	b.n	8003546 <_svfiprintf_r+0x1d2>
 80033a2:	2340      	movs	r3, #64	; 0x40
 80033a4:	616b      	str	r3, [r5, #20]
 80033a6:	2300      	movs	r3, #0
 80033a8:	9309      	str	r3, [sp, #36]	; 0x24
 80033aa:	2320      	movs	r3, #32
 80033ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80033b4:	2330      	movs	r3, #48	; 0x30
 80033b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003560 <_svfiprintf_r+0x1ec>
 80033ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033be:	f04f 0901 	mov.w	r9, #1
 80033c2:	4623      	mov	r3, r4
 80033c4:	469a      	mov	sl, r3
 80033c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033ca:	b10a      	cbz	r2, 80033d0 <_svfiprintf_r+0x5c>
 80033cc:	2a25      	cmp	r2, #37	; 0x25
 80033ce:	d1f9      	bne.n	80033c4 <_svfiprintf_r+0x50>
 80033d0:	ebba 0b04 	subs.w	fp, sl, r4
 80033d4:	d00b      	beq.n	80033ee <_svfiprintf_r+0x7a>
 80033d6:	465b      	mov	r3, fp
 80033d8:	4622      	mov	r2, r4
 80033da:	4629      	mov	r1, r5
 80033dc:	4638      	mov	r0, r7
 80033de:	f7ff ff6d 	bl	80032bc <__ssputs_r>
 80033e2:	3001      	adds	r0, #1
 80033e4:	f000 80aa 	beq.w	800353c <_svfiprintf_r+0x1c8>
 80033e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033ea:	445a      	add	r2, fp
 80033ec:	9209      	str	r2, [sp, #36]	; 0x24
 80033ee:	f89a 3000 	ldrb.w	r3, [sl]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f000 80a2 	beq.w	800353c <_svfiprintf_r+0x1c8>
 80033f8:	2300      	movs	r3, #0
 80033fa:	f04f 32ff 	mov.w	r2, #4294967295
 80033fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003402:	f10a 0a01 	add.w	sl, sl, #1
 8003406:	9304      	str	r3, [sp, #16]
 8003408:	9307      	str	r3, [sp, #28]
 800340a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800340e:	931a      	str	r3, [sp, #104]	; 0x68
 8003410:	4654      	mov	r4, sl
 8003412:	2205      	movs	r2, #5
 8003414:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003418:	4851      	ldr	r0, [pc, #324]	; (8003560 <_svfiprintf_r+0x1ec>)
 800341a:	f7fc fee9 	bl	80001f0 <memchr>
 800341e:	9a04      	ldr	r2, [sp, #16]
 8003420:	b9d8      	cbnz	r0, 800345a <_svfiprintf_r+0xe6>
 8003422:	06d0      	lsls	r0, r2, #27
 8003424:	bf44      	itt	mi
 8003426:	2320      	movmi	r3, #32
 8003428:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800342c:	0711      	lsls	r1, r2, #28
 800342e:	bf44      	itt	mi
 8003430:	232b      	movmi	r3, #43	; 0x2b
 8003432:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003436:	f89a 3000 	ldrb.w	r3, [sl]
 800343a:	2b2a      	cmp	r3, #42	; 0x2a
 800343c:	d015      	beq.n	800346a <_svfiprintf_r+0xf6>
 800343e:	9a07      	ldr	r2, [sp, #28]
 8003440:	4654      	mov	r4, sl
 8003442:	2000      	movs	r0, #0
 8003444:	f04f 0c0a 	mov.w	ip, #10
 8003448:	4621      	mov	r1, r4
 800344a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800344e:	3b30      	subs	r3, #48	; 0x30
 8003450:	2b09      	cmp	r3, #9
 8003452:	d94e      	bls.n	80034f2 <_svfiprintf_r+0x17e>
 8003454:	b1b0      	cbz	r0, 8003484 <_svfiprintf_r+0x110>
 8003456:	9207      	str	r2, [sp, #28]
 8003458:	e014      	b.n	8003484 <_svfiprintf_r+0x110>
 800345a:	eba0 0308 	sub.w	r3, r0, r8
 800345e:	fa09 f303 	lsl.w	r3, r9, r3
 8003462:	4313      	orrs	r3, r2
 8003464:	9304      	str	r3, [sp, #16]
 8003466:	46a2      	mov	sl, r4
 8003468:	e7d2      	b.n	8003410 <_svfiprintf_r+0x9c>
 800346a:	9b03      	ldr	r3, [sp, #12]
 800346c:	1d19      	adds	r1, r3, #4
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	9103      	str	r1, [sp, #12]
 8003472:	2b00      	cmp	r3, #0
 8003474:	bfbb      	ittet	lt
 8003476:	425b      	neglt	r3, r3
 8003478:	f042 0202 	orrlt.w	r2, r2, #2
 800347c:	9307      	strge	r3, [sp, #28]
 800347e:	9307      	strlt	r3, [sp, #28]
 8003480:	bfb8      	it	lt
 8003482:	9204      	strlt	r2, [sp, #16]
 8003484:	7823      	ldrb	r3, [r4, #0]
 8003486:	2b2e      	cmp	r3, #46	; 0x2e
 8003488:	d10c      	bne.n	80034a4 <_svfiprintf_r+0x130>
 800348a:	7863      	ldrb	r3, [r4, #1]
 800348c:	2b2a      	cmp	r3, #42	; 0x2a
 800348e:	d135      	bne.n	80034fc <_svfiprintf_r+0x188>
 8003490:	9b03      	ldr	r3, [sp, #12]
 8003492:	1d1a      	adds	r2, r3, #4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	9203      	str	r2, [sp, #12]
 8003498:	2b00      	cmp	r3, #0
 800349a:	bfb8      	it	lt
 800349c:	f04f 33ff 	movlt.w	r3, #4294967295
 80034a0:	3402      	adds	r4, #2
 80034a2:	9305      	str	r3, [sp, #20]
 80034a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003570 <_svfiprintf_r+0x1fc>
 80034a8:	7821      	ldrb	r1, [r4, #0]
 80034aa:	2203      	movs	r2, #3
 80034ac:	4650      	mov	r0, sl
 80034ae:	f7fc fe9f 	bl	80001f0 <memchr>
 80034b2:	b140      	cbz	r0, 80034c6 <_svfiprintf_r+0x152>
 80034b4:	2340      	movs	r3, #64	; 0x40
 80034b6:	eba0 000a 	sub.w	r0, r0, sl
 80034ba:	fa03 f000 	lsl.w	r0, r3, r0
 80034be:	9b04      	ldr	r3, [sp, #16]
 80034c0:	4303      	orrs	r3, r0
 80034c2:	3401      	adds	r4, #1
 80034c4:	9304      	str	r3, [sp, #16]
 80034c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034ca:	4826      	ldr	r0, [pc, #152]	; (8003564 <_svfiprintf_r+0x1f0>)
 80034cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034d0:	2206      	movs	r2, #6
 80034d2:	f7fc fe8d 	bl	80001f0 <memchr>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d038      	beq.n	800354c <_svfiprintf_r+0x1d8>
 80034da:	4b23      	ldr	r3, [pc, #140]	; (8003568 <_svfiprintf_r+0x1f4>)
 80034dc:	bb1b      	cbnz	r3, 8003526 <_svfiprintf_r+0x1b2>
 80034de:	9b03      	ldr	r3, [sp, #12]
 80034e0:	3307      	adds	r3, #7
 80034e2:	f023 0307 	bic.w	r3, r3, #7
 80034e6:	3308      	adds	r3, #8
 80034e8:	9303      	str	r3, [sp, #12]
 80034ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034ec:	4433      	add	r3, r6
 80034ee:	9309      	str	r3, [sp, #36]	; 0x24
 80034f0:	e767      	b.n	80033c2 <_svfiprintf_r+0x4e>
 80034f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80034f6:	460c      	mov	r4, r1
 80034f8:	2001      	movs	r0, #1
 80034fa:	e7a5      	b.n	8003448 <_svfiprintf_r+0xd4>
 80034fc:	2300      	movs	r3, #0
 80034fe:	3401      	adds	r4, #1
 8003500:	9305      	str	r3, [sp, #20]
 8003502:	4619      	mov	r1, r3
 8003504:	f04f 0c0a 	mov.w	ip, #10
 8003508:	4620      	mov	r0, r4
 800350a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800350e:	3a30      	subs	r2, #48	; 0x30
 8003510:	2a09      	cmp	r2, #9
 8003512:	d903      	bls.n	800351c <_svfiprintf_r+0x1a8>
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0c5      	beq.n	80034a4 <_svfiprintf_r+0x130>
 8003518:	9105      	str	r1, [sp, #20]
 800351a:	e7c3      	b.n	80034a4 <_svfiprintf_r+0x130>
 800351c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003520:	4604      	mov	r4, r0
 8003522:	2301      	movs	r3, #1
 8003524:	e7f0      	b.n	8003508 <_svfiprintf_r+0x194>
 8003526:	ab03      	add	r3, sp, #12
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	462a      	mov	r2, r5
 800352c:	4b0f      	ldr	r3, [pc, #60]	; (800356c <_svfiprintf_r+0x1f8>)
 800352e:	a904      	add	r1, sp, #16
 8003530:	4638      	mov	r0, r7
 8003532:	f3af 8000 	nop.w
 8003536:	1c42      	adds	r2, r0, #1
 8003538:	4606      	mov	r6, r0
 800353a:	d1d6      	bne.n	80034ea <_svfiprintf_r+0x176>
 800353c:	89ab      	ldrh	r3, [r5, #12]
 800353e:	065b      	lsls	r3, r3, #25
 8003540:	f53f af2c 	bmi.w	800339c <_svfiprintf_r+0x28>
 8003544:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003546:	b01d      	add	sp, #116	; 0x74
 8003548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800354c:	ab03      	add	r3, sp, #12
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	462a      	mov	r2, r5
 8003552:	4b06      	ldr	r3, [pc, #24]	; (800356c <_svfiprintf_r+0x1f8>)
 8003554:	a904      	add	r1, sp, #16
 8003556:	4638      	mov	r0, r7
 8003558:	f000 f87a 	bl	8003650 <_printf_i>
 800355c:	e7eb      	b.n	8003536 <_svfiprintf_r+0x1c2>
 800355e:	bf00      	nop
 8003560:	08003ca8 	.word	0x08003ca8
 8003564:	08003cb2 	.word	0x08003cb2
 8003568:	00000000 	.word	0x00000000
 800356c:	080032bd 	.word	0x080032bd
 8003570:	08003cae 	.word	0x08003cae

08003574 <_printf_common>:
 8003574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003578:	4616      	mov	r6, r2
 800357a:	4699      	mov	r9, r3
 800357c:	688a      	ldr	r2, [r1, #8]
 800357e:	690b      	ldr	r3, [r1, #16]
 8003580:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003584:	4293      	cmp	r3, r2
 8003586:	bfb8      	it	lt
 8003588:	4613      	movlt	r3, r2
 800358a:	6033      	str	r3, [r6, #0]
 800358c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003590:	4607      	mov	r7, r0
 8003592:	460c      	mov	r4, r1
 8003594:	b10a      	cbz	r2, 800359a <_printf_common+0x26>
 8003596:	3301      	adds	r3, #1
 8003598:	6033      	str	r3, [r6, #0]
 800359a:	6823      	ldr	r3, [r4, #0]
 800359c:	0699      	lsls	r1, r3, #26
 800359e:	bf42      	ittt	mi
 80035a0:	6833      	ldrmi	r3, [r6, #0]
 80035a2:	3302      	addmi	r3, #2
 80035a4:	6033      	strmi	r3, [r6, #0]
 80035a6:	6825      	ldr	r5, [r4, #0]
 80035a8:	f015 0506 	ands.w	r5, r5, #6
 80035ac:	d106      	bne.n	80035bc <_printf_common+0x48>
 80035ae:	f104 0a19 	add.w	sl, r4, #25
 80035b2:	68e3      	ldr	r3, [r4, #12]
 80035b4:	6832      	ldr	r2, [r6, #0]
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	42ab      	cmp	r3, r5
 80035ba:	dc26      	bgt.n	800360a <_printf_common+0x96>
 80035bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035c0:	1e13      	subs	r3, r2, #0
 80035c2:	6822      	ldr	r2, [r4, #0]
 80035c4:	bf18      	it	ne
 80035c6:	2301      	movne	r3, #1
 80035c8:	0692      	lsls	r2, r2, #26
 80035ca:	d42b      	bmi.n	8003624 <_printf_common+0xb0>
 80035cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035d0:	4649      	mov	r1, r9
 80035d2:	4638      	mov	r0, r7
 80035d4:	47c0      	blx	r8
 80035d6:	3001      	adds	r0, #1
 80035d8:	d01e      	beq.n	8003618 <_printf_common+0xa4>
 80035da:	6823      	ldr	r3, [r4, #0]
 80035dc:	68e5      	ldr	r5, [r4, #12]
 80035de:	6832      	ldr	r2, [r6, #0]
 80035e0:	f003 0306 	and.w	r3, r3, #6
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	bf08      	it	eq
 80035e8:	1aad      	subeq	r5, r5, r2
 80035ea:	68a3      	ldr	r3, [r4, #8]
 80035ec:	6922      	ldr	r2, [r4, #16]
 80035ee:	bf0c      	ite	eq
 80035f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035f4:	2500      	movne	r5, #0
 80035f6:	4293      	cmp	r3, r2
 80035f8:	bfc4      	itt	gt
 80035fa:	1a9b      	subgt	r3, r3, r2
 80035fc:	18ed      	addgt	r5, r5, r3
 80035fe:	2600      	movs	r6, #0
 8003600:	341a      	adds	r4, #26
 8003602:	42b5      	cmp	r5, r6
 8003604:	d11a      	bne.n	800363c <_printf_common+0xc8>
 8003606:	2000      	movs	r0, #0
 8003608:	e008      	b.n	800361c <_printf_common+0xa8>
 800360a:	2301      	movs	r3, #1
 800360c:	4652      	mov	r2, sl
 800360e:	4649      	mov	r1, r9
 8003610:	4638      	mov	r0, r7
 8003612:	47c0      	blx	r8
 8003614:	3001      	adds	r0, #1
 8003616:	d103      	bne.n	8003620 <_printf_common+0xac>
 8003618:	f04f 30ff 	mov.w	r0, #4294967295
 800361c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003620:	3501      	adds	r5, #1
 8003622:	e7c6      	b.n	80035b2 <_printf_common+0x3e>
 8003624:	18e1      	adds	r1, r4, r3
 8003626:	1c5a      	adds	r2, r3, #1
 8003628:	2030      	movs	r0, #48	; 0x30
 800362a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800362e:	4422      	add	r2, r4
 8003630:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003634:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003638:	3302      	adds	r3, #2
 800363a:	e7c7      	b.n	80035cc <_printf_common+0x58>
 800363c:	2301      	movs	r3, #1
 800363e:	4622      	mov	r2, r4
 8003640:	4649      	mov	r1, r9
 8003642:	4638      	mov	r0, r7
 8003644:	47c0      	blx	r8
 8003646:	3001      	adds	r0, #1
 8003648:	d0e6      	beq.n	8003618 <_printf_common+0xa4>
 800364a:	3601      	adds	r6, #1
 800364c:	e7d9      	b.n	8003602 <_printf_common+0x8e>
	...

08003650 <_printf_i>:
 8003650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003654:	460c      	mov	r4, r1
 8003656:	4691      	mov	r9, r2
 8003658:	7e27      	ldrb	r7, [r4, #24]
 800365a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800365c:	2f78      	cmp	r7, #120	; 0x78
 800365e:	4680      	mov	r8, r0
 8003660:	469a      	mov	sl, r3
 8003662:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003666:	d807      	bhi.n	8003678 <_printf_i+0x28>
 8003668:	2f62      	cmp	r7, #98	; 0x62
 800366a:	d80a      	bhi.n	8003682 <_printf_i+0x32>
 800366c:	2f00      	cmp	r7, #0
 800366e:	f000 80d8 	beq.w	8003822 <_printf_i+0x1d2>
 8003672:	2f58      	cmp	r7, #88	; 0x58
 8003674:	f000 80a3 	beq.w	80037be <_printf_i+0x16e>
 8003678:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800367c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003680:	e03a      	b.n	80036f8 <_printf_i+0xa8>
 8003682:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003686:	2b15      	cmp	r3, #21
 8003688:	d8f6      	bhi.n	8003678 <_printf_i+0x28>
 800368a:	a001      	add	r0, pc, #4	; (adr r0, 8003690 <_printf_i+0x40>)
 800368c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003690:	080036e9 	.word	0x080036e9
 8003694:	080036fd 	.word	0x080036fd
 8003698:	08003679 	.word	0x08003679
 800369c:	08003679 	.word	0x08003679
 80036a0:	08003679 	.word	0x08003679
 80036a4:	08003679 	.word	0x08003679
 80036a8:	080036fd 	.word	0x080036fd
 80036ac:	08003679 	.word	0x08003679
 80036b0:	08003679 	.word	0x08003679
 80036b4:	08003679 	.word	0x08003679
 80036b8:	08003679 	.word	0x08003679
 80036bc:	08003809 	.word	0x08003809
 80036c0:	0800372d 	.word	0x0800372d
 80036c4:	080037eb 	.word	0x080037eb
 80036c8:	08003679 	.word	0x08003679
 80036cc:	08003679 	.word	0x08003679
 80036d0:	0800382b 	.word	0x0800382b
 80036d4:	08003679 	.word	0x08003679
 80036d8:	0800372d 	.word	0x0800372d
 80036dc:	08003679 	.word	0x08003679
 80036e0:	08003679 	.word	0x08003679
 80036e4:	080037f3 	.word	0x080037f3
 80036e8:	680b      	ldr	r3, [r1, #0]
 80036ea:	1d1a      	adds	r2, r3, #4
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	600a      	str	r2, [r1, #0]
 80036f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80036f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0a3      	b.n	8003844 <_printf_i+0x1f4>
 80036fc:	6825      	ldr	r5, [r4, #0]
 80036fe:	6808      	ldr	r0, [r1, #0]
 8003700:	062e      	lsls	r6, r5, #24
 8003702:	f100 0304 	add.w	r3, r0, #4
 8003706:	d50a      	bpl.n	800371e <_printf_i+0xce>
 8003708:	6805      	ldr	r5, [r0, #0]
 800370a:	600b      	str	r3, [r1, #0]
 800370c:	2d00      	cmp	r5, #0
 800370e:	da03      	bge.n	8003718 <_printf_i+0xc8>
 8003710:	232d      	movs	r3, #45	; 0x2d
 8003712:	426d      	negs	r5, r5
 8003714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003718:	485e      	ldr	r0, [pc, #376]	; (8003894 <_printf_i+0x244>)
 800371a:	230a      	movs	r3, #10
 800371c:	e019      	b.n	8003752 <_printf_i+0x102>
 800371e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003722:	6805      	ldr	r5, [r0, #0]
 8003724:	600b      	str	r3, [r1, #0]
 8003726:	bf18      	it	ne
 8003728:	b22d      	sxthne	r5, r5
 800372a:	e7ef      	b.n	800370c <_printf_i+0xbc>
 800372c:	680b      	ldr	r3, [r1, #0]
 800372e:	6825      	ldr	r5, [r4, #0]
 8003730:	1d18      	adds	r0, r3, #4
 8003732:	6008      	str	r0, [r1, #0]
 8003734:	0628      	lsls	r0, r5, #24
 8003736:	d501      	bpl.n	800373c <_printf_i+0xec>
 8003738:	681d      	ldr	r5, [r3, #0]
 800373a:	e002      	b.n	8003742 <_printf_i+0xf2>
 800373c:	0669      	lsls	r1, r5, #25
 800373e:	d5fb      	bpl.n	8003738 <_printf_i+0xe8>
 8003740:	881d      	ldrh	r5, [r3, #0]
 8003742:	4854      	ldr	r0, [pc, #336]	; (8003894 <_printf_i+0x244>)
 8003744:	2f6f      	cmp	r7, #111	; 0x6f
 8003746:	bf0c      	ite	eq
 8003748:	2308      	moveq	r3, #8
 800374a:	230a      	movne	r3, #10
 800374c:	2100      	movs	r1, #0
 800374e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003752:	6866      	ldr	r6, [r4, #4]
 8003754:	60a6      	str	r6, [r4, #8]
 8003756:	2e00      	cmp	r6, #0
 8003758:	bfa2      	ittt	ge
 800375a:	6821      	ldrge	r1, [r4, #0]
 800375c:	f021 0104 	bicge.w	r1, r1, #4
 8003760:	6021      	strge	r1, [r4, #0]
 8003762:	b90d      	cbnz	r5, 8003768 <_printf_i+0x118>
 8003764:	2e00      	cmp	r6, #0
 8003766:	d04d      	beq.n	8003804 <_printf_i+0x1b4>
 8003768:	4616      	mov	r6, r2
 800376a:	fbb5 f1f3 	udiv	r1, r5, r3
 800376e:	fb03 5711 	mls	r7, r3, r1, r5
 8003772:	5dc7      	ldrb	r7, [r0, r7]
 8003774:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003778:	462f      	mov	r7, r5
 800377a:	42bb      	cmp	r3, r7
 800377c:	460d      	mov	r5, r1
 800377e:	d9f4      	bls.n	800376a <_printf_i+0x11a>
 8003780:	2b08      	cmp	r3, #8
 8003782:	d10b      	bne.n	800379c <_printf_i+0x14c>
 8003784:	6823      	ldr	r3, [r4, #0]
 8003786:	07df      	lsls	r7, r3, #31
 8003788:	d508      	bpl.n	800379c <_printf_i+0x14c>
 800378a:	6923      	ldr	r3, [r4, #16]
 800378c:	6861      	ldr	r1, [r4, #4]
 800378e:	4299      	cmp	r1, r3
 8003790:	bfde      	ittt	le
 8003792:	2330      	movle	r3, #48	; 0x30
 8003794:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003798:	f106 36ff 	addle.w	r6, r6, #4294967295
 800379c:	1b92      	subs	r2, r2, r6
 800379e:	6122      	str	r2, [r4, #16]
 80037a0:	f8cd a000 	str.w	sl, [sp]
 80037a4:	464b      	mov	r3, r9
 80037a6:	aa03      	add	r2, sp, #12
 80037a8:	4621      	mov	r1, r4
 80037aa:	4640      	mov	r0, r8
 80037ac:	f7ff fee2 	bl	8003574 <_printf_common>
 80037b0:	3001      	adds	r0, #1
 80037b2:	d14c      	bne.n	800384e <_printf_i+0x1fe>
 80037b4:	f04f 30ff 	mov.w	r0, #4294967295
 80037b8:	b004      	add	sp, #16
 80037ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037be:	4835      	ldr	r0, [pc, #212]	; (8003894 <_printf_i+0x244>)
 80037c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80037c4:	6823      	ldr	r3, [r4, #0]
 80037c6:	680e      	ldr	r6, [r1, #0]
 80037c8:	061f      	lsls	r7, r3, #24
 80037ca:	f856 5b04 	ldr.w	r5, [r6], #4
 80037ce:	600e      	str	r6, [r1, #0]
 80037d0:	d514      	bpl.n	80037fc <_printf_i+0x1ac>
 80037d2:	07d9      	lsls	r1, r3, #31
 80037d4:	bf44      	itt	mi
 80037d6:	f043 0320 	orrmi.w	r3, r3, #32
 80037da:	6023      	strmi	r3, [r4, #0]
 80037dc:	b91d      	cbnz	r5, 80037e6 <_printf_i+0x196>
 80037de:	6823      	ldr	r3, [r4, #0]
 80037e0:	f023 0320 	bic.w	r3, r3, #32
 80037e4:	6023      	str	r3, [r4, #0]
 80037e6:	2310      	movs	r3, #16
 80037e8:	e7b0      	b.n	800374c <_printf_i+0xfc>
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	f043 0320 	orr.w	r3, r3, #32
 80037f0:	6023      	str	r3, [r4, #0]
 80037f2:	2378      	movs	r3, #120	; 0x78
 80037f4:	4828      	ldr	r0, [pc, #160]	; (8003898 <_printf_i+0x248>)
 80037f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037fa:	e7e3      	b.n	80037c4 <_printf_i+0x174>
 80037fc:	065e      	lsls	r6, r3, #25
 80037fe:	bf48      	it	mi
 8003800:	b2ad      	uxthmi	r5, r5
 8003802:	e7e6      	b.n	80037d2 <_printf_i+0x182>
 8003804:	4616      	mov	r6, r2
 8003806:	e7bb      	b.n	8003780 <_printf_i+0x130>
 8003808:	680b      	ldr	r3, [r1, #0]
 800380a:	6826      	ldr	r6, [r4, #0]
 800380c:	6960      	ldr	r0, [r4, #20]
 800380e:	1d1d      	adds	r5, r3, #4
 8003810:	600d      	str	r5, [r1, #0]
 8003812:	0635      	lsls	r5, r6, #24
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	d501      	bpl.n	800381c <_printf_i+0x1cc>
 8003818:	6018      	str	r0, [r3, #0]
 800381a:	e002      	b.n	8003822 <_printf_i+0x1d2>
 800381c:	0671      	lsls	r1, r6, #25
 800381e:	d5fb      	bpl.n	8003818 <_printf_i+0x1c8>
 8003820:	8018      	strh	r0, [r3, #0]
 8003822:	2300      	movs	r3, #0
 8003824:	6123      	str	r3, [r4, #16]
 8003826:	4616      	mov	r6, r2
 8003828:	e7ba      	b.n	80037a0 <_printf_i+0x150>
 800382a:	680b      	ldr	r3, [r1, #0]
 800382c:	1d1a      	adds	r2, r3, #4
 800382e:	600a      	str	r2, [r1, #0]
 8003830:	681e      	ldr	r6, [r3, #0]
 8003832:	6862      	ldr	r2, [r4, #4]
 8003834:	2100      	movs	r1, #0
 8003836:	4630      	mov	r0, r6
 8003838:	f7fc fcda 	bl	80001f0 <memchr>
 800383c:	b108      	cbz	r0, 8003842 <_printf_i+0x1f2>
 800383e:	1b80      	subs	r0, r0, r6
 8003840:	6060      	str	r0, [r4, #4]
 8003842:	6863      	ldr	r3, [r4, #4]
 8003844:	6123      	str	r3, [r4, #16]
 8003846:	2300      	movs	r3, #0
 8003848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800384c:	e7a8      	b.n	80037a0 <_printf_i+0x150>
 800384e:	6923      	ldr	r3, [r4, #16]
 8003850:	4632      	mov	r2, r6
 8003852:	4649      	mov	r1, r9
 8003854:	4640      	mov	r0, r8
 8003856:	47d0      	blx	sl
 8003858:	3001      	adds	r0, #1
 800385a:	d0ab      	beq.n	80037b4 <_printf_i+0x164>
 800385c:	6823      	ldr	r3, [r4, #0]
 800385e:	079b      	lsls	r3, r3, #30
 8003860:	d413      	bmi.n	800388a <_printf_i+0x23a>
 8003862:	68e0      	ldr	r0, [r4, #12]
 8003864:	9b03      	ldr	r3, [sp, #12]
 8003866:	4298      	cmp	r0, r3
 8003868:	bfb8      	it	lt
 800386a:	4618      	movlt	r0, r3
 800386c:	e7a4      	b.n	80037b8 <_printf_i+0x168>
 800386e:	2301      	movs	r3, #1
 8003870:	4632      	mov	r2, r6
 8003872:	4649      	mov	r1, r9
 8003874:	4640      	mov	r0, r8
 8003876:	47d0      	blx	sl
 8003878:	3001      	adds	r0, #1
 800387a:	d09b      	beq.n	80037b4 <_printf_i+0x164>
 800387c:	3501      	adds	r5, #1
 800387e:	68e3      	ldr	r3, [r4, #12]
 8003880:	9903      	ldr	r1, [sp, #12]
 8003882:	1a5b      	subs	r3, r3, r1
 8003884:	42ab      	cmp	r3, r5
 8003886:	dcf2      	bgt.n	800386e <_printf_i+0x21e>
 8003888:	e7eb      	b.n	8003862 <_printf_i+0x212>
 800388a:	2500      	movs	r5, #0
 800388c:	f104 0619 	add.w	r6, r4, #25
 8003890:	e7f5      	b.n	800387e <_printf_i+0x22e>
 8003892:	bf00      	nop
 8003894:	08003cb9 	.word	0x08003cb9
 8003898:	08003cca 	.word	0x08003cca

0800389c <memmove>:
 800389c:	4288      	cmp	r0, r1
 800389e:	b510      	push	{r4, lr}
 80038a0:	eb01 0402 	add.w	r4, r1, r2
 80038a4:	d902      	bls.n	80038ac <memmove+0x10>
 80038a6:	4284      	cmp	r4, r0
 80038a8:	4623      	mov	r3, r4
 80038aa:	d807      	bhi.n	80038bc <memmove+0x20>
 80038ac:	1e43      	subs	r3, r0, #1
 80038ae:	42a1      	cmp	r1, r4
 80038b0:	d008      	beq.n	80038c4 <memmove+0x28>
 80038b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80038b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80038ba:	e7f8      	b.n	80038ae <memmove+0x12>
 80038bc:	4402      	add	r2, r0
 80038be:	4601      	mov	r1, r0
 80038c0:	428a      	cmp	r2, r1
 80038c2:	d100      	bne.n	80038c6 <memmove+0x2a>
 80038c4:	bd10      	pop	{r4, pc}
 80038c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80038ce:	e7f7      	b.n	80038c0 <memmove+0x24>

080038d0 <_free_r>:
 80038d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80038d2:	2900      	cmp	r1, #0
 80038d4:	d048      	beq.n	8003968 <_free_r+0x98>
 80038d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80038da:	9001      	str	r0, [sp, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f1a1 0404 	sub.w	r4, r1, #4
 80038e2:	bfb8      	it	lt
 80038e4:	18e4      	addlt	r4, r4, r3
 80038e6:	f000 f8d3 	bl	8003a90 <__malloc_lock>
 80038ea:	4a20      	ldr	r2, [pc, #128]	; (800396c <_free_r+0x9c>)
 80038ec:	9801      	ldr	r0, [sp, #4]
 80038ee:	6813      	ldr	r3, [r2, #0]
 80038f0:	4615      	mov	r5, r2
 80038f2:	b933      	cbnz	r3, 8003902 <_free_r+0x32>
 80038f4:	6063      	str	r3, [r4, #4]
 80038f6:	6014      	str	r4, [r2, #0]
 80038f8:	b003      	add	sp, #12
 80038fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80038fe:	f000 b8cd 	b.w	8003a9c <__malloc_unlock>
 8003902:	42a3      	cmp	r3, r4
 8003904:	d90b      	bls.n	800391e <_free_r+0x4e>
 8003906:	6821      	ldr	r1, [r4, #0]
 8003908:	1862      	adds	r2, r4, r1
 800390a:	4293      	cmp	r3, r2
 800390c:	bf04      	itt	eq
 800390e:	681a      	ldreq	r2, [r3, #0]
 8003910:	685b      	ldreq	r3, [r3, #4]
 8003912:	6063      	str	r3, [r4, #4]
 8003914:	bf04      	itt	eq
 8003916:	1852      	addeq	r2, r2, r1
 8003918:	6022      	streq	r2, [r4, #0]
 800391a:	602c      	str	r4, [r5, #0]
 800391c:	e7ec      	b.n	80038f8 <_free_r+0x28>
 800391e:	461a      	mov	r2, r3
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	b10b      	cbz	r3, 8003928 <_free_r+0x58>
 8003924:	42a3      	cmp	r3, r4
 8003926:	d9fa      	bls.n	800391e <_free_r+0x4e>
 8003928:	6811      	ldr	r1, [r2, #0]
 800392a:	1855      	adds	r5, r2, r1
 800392c:	42a5      	cmp	r5, r4
 800392e:	d10b      	bne.n	8003948 <_free_r+0x78>
 8003930:	6824      	ldr	r4, [r4, #0]
 8003932:	4421      	add	r1, r4
 8003934:	1854      	adds	r4, r2, r1
 8003936:	42a3      	cmp	r3, r4
 8003938:	6011      	str	r1, [r2, #0]
 800393a:	d1dd      	bne.n	80038f8 <_free_r+0x28>
 800393c:	681c      	ldr	r4, [r3, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	6053      	str	r3, [r2, #4]
 8003942:	4421      	add	r1, r4
 8003944:	6011      	str	r1, [r2, #0]
 8003946:	e7d7      	b.n	80038f8 <_free_r+0x28>
 8003948:	d902      	bls.n	8003950 <_free_r+0x80>
 800394a:	230c      	movs	r3, #12
 800394c:	6003      	str	r3, [r0, #0]
 800394e:	e7d3      	b.n	80038f8 <_free_r+0x28>
 8003950:	6825      	ldr	r5, [r4, #0]
 8003952:	1961      	adds	r1, r4, r5
 8003954:	428b      	cmp	r3, r1
 8003956:	bf04      	itt	eq
 8003958:	6819      	ldreq	r1, [r3, #0]
 800395a:	685b      	ldreq	r3, [r3, #4]
 800395c:	6063      	str	r3, [r4, #4]
 800395e:	bf04      	itt	eq
 8003960:	1949      	addeq	r1, r1, r5
 8003962:	6021      	streq	r1, [r4, #0]
 8003964:	6054      	str	r4, [r2, #4]
 8003966:	e7c7      	b.n	80038f8 <_free_r+0x28>
 8003968:	b003      	add	sp, #12
 800396a:	bd30      	pop	{r4, r5, pc}
 800396c:	200000d0 	.word	0x200000d0

08003970 <_malloc_r>:
 8003970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003972:	1ccd      	adds	r5, r1, #3
 8003974:	f025 0503 	bic.w	r5, r5, #3
 8003978:	3508      	adds	r5, #8
 800397a:	2d0c      	cmp	r5, #12
 800397c:	bf38      	it	cc
 800397e:	250c      	movcc	r5, #12
 8003980:	2d00      	cmp	r5, #0
 8003982:	4606      	mov	r6, r0
 8003984:	db01      	blt.n	800398a <_malloc_r+0x1a>
 8003986:	42a9      	cmp	r1, r5
 8003988:	d903      	bls.n	8003992 <_malloc_r+0x22>
 800398a:	230c      	movs	r3, #12
 800398c:	6033      	str	r3, [r6, #0]
 800398e:	2000      	movs	r0, #0
 8003990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003992:	f000 f87d 	bl	8003a90 <__malloc_lock>
 8003996:	4921      	ldr	r1, [pc, #132]	; (8003a1c <_malloc_r+0xac>)
 8003998:	680a      	ldr	r2, [r1, #0]
 800399a:	4614      	mov	r4, r2
 800399c:	b99c      	cbnz	r4, 80039c6 <_malloc_r+0x56>
 800399e:	4f20      	ldr	r7, [pc, #128]	; (8003a20 <_malloc_r+0xb0>)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	b923      	cbnz	r3, 80039ae <_malloc_r+0x3e>
 80039a4:	4621      	mov	r1, r4
 80039a6:	4630      	mov	r0, r6
 80039a8:	f000 f862 	bl	8003a70 <_sbrk_r>
 80039ac:	6038      	str	r0, [r7, #0]
 80039ae:	4629      	mov	r1, r5
 80039b0:	4630      	mov	r0, r6
 80039b2:	f000 f85d 	bl	8003a70 <_sbrk_r>
 80039b6:	1c43      	adds	r3, r0, #1
 80039b8:	d123      	bne.n	8003a02 <_malloc_r+0x92>
 80039ba:	230c      	movs	r3, #12
 80039bc:	6033      	str	r3, [r6, #0]
 80039be:	4630      	mov	r0, r6
 80039c0:	f000 f86c 	bl	8003a9c <__malloc_unlock>
 80039c4:	e7e3      	b.n	800398e <_malloc_r+0x1e>
 80039c6:	6823      	ldr	r3, [r4, #0]
 80039c8:	1b5b      	subs	r3, r3, r5
 80039ca:	d417      	bmi.n	80039fc <_malloc_r+0x8c>
 80039cc:	2b0b      	cmp	r3, #11
 80039ce:	d903      	bls.n	80039d8 <_malloc_r+0x68>
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	441c      	add	r4, r3
 80039d4:	6025      	str	r5, [r4, #0]
 80039d6:	e004      	b.n	80039e2 <_malloc_r+0x72>
 80039d8:	6863      	ldr	r3, [r4, #4]
 80039da:	42a2      	cmp	r2, r4
 80039dc:	bf0c      	ite	eq
 80039de:	600b      	streq	r3, [r1, #0]
 80039e0:	6053      	strne	r3, [r2, #4]
 80039e2:	4630      	mov	r0, r6
 80039e4:	f000 f85a 	bl	8003a9c <__malloc_unlock>
 80039e8:	f104 000b 	add.w	r0, r4, #11
 80039ec:	1d23      	adds	r3, r4, #4
 80039ee:	f020 0007 	bic.w	r0, r0, #7
 80039f2:	1ac2      	subs	r2, r0, r3
 80039f4:	d0cc      	beq.n	8003990 <_malloc_r+0x20>
 80039f6:	1a1b      	subs	r3, r3, r0
 80039f8:	50a3      	str	r3, [r4, r2]
 80039fa:	e7c9      	b.n	8003990 <_malloc_r+0x20>
 80039fc:	4622      	mov	r2, r4
 80039fe:	6864      	ldr	r4, [r4, #4]
 8003a00:	e7cc      	b.n	800399c <_malloc_r+0x2c>
 8003a02:	1cc4      	adds	r4, r0, #3
 8003a04:	f024 0403 	bic.w	r4, r4, #3
 8003a08:	42a0      	cmp	r0, r4
 8003a0a:	d0e3      	beq.n	80039d4 <_malloc_r+0x64>
 8003a0c:	1a21      	subs	r1, r4, r0
 8003a0e:	4630      	mov	r0, r6
 8003a10:	f000 f82e 	bl	8003a70 <_sbrk_r>
 8003a14:	3001      	adds	r0, #1
 8003a16:	d1dd      	bne.n	80039d4 <_malloc_r+0x64>
 8003a18:	e7cf      	b.n	80039ba <_malloc_r+0x4a>
 8003a1a:	bf00      	nop
 8003a1c:	200000d0 	.word	0x200000d0
 8003a20:	200000d4 	.word	0x200000d4

08003a24 <_realloc_r>:
 8003a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a26:	4607      	mov	r7, r0
 8003a28:	4614      	mov	r4, r2
 8003a2a:	460e      	mov	r6, r1
 8003a2c:	b921      	cbnz	r1, 8003a38 <_realloc_r+0x14>
 8003a2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003a32:	4611      	mov	r1, r2
 8003a34:	f7ff bf9c 	b.w	8003970 <_malloc_r>
 8003a38:	b922      	cbnz	r2, 8003a44 <_realloc_r+0x20>
 8003a3a:	f7ff ff49 	bl	80038d0 <_free_r>
 8003a3e:	4625      	mov	r5, r4
 8003a40:	4628      	mov	r0, r5
 8003a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a44:	f000 f830 	bl	8003aa8 <_malloc_usable_size_r>
 8003a48:	42a0      	cmp	r0, r4
 8003a4a:	d20f      	bcs.n	8003a6c <_realloc_r+0x48>
 8003a4c:	4621      	mov	r1, r4
 8003a4e:	4638      	mov	r0, r7
 8003a50:	f7ff ff8e 	bl	8003970 <_malloc_r>
 8003a54:	4605      	mov	r5, r0
 8003a56:	2800      	cmp	r0, #0
 8003a58:	d0f2      	beq.n	8003a40 <_realloc_r+0x1c>
 8003a5a:	4631      	mov	r1, r6
 8003a5c:	4622      	mov	r2, r4
 8003a5e:	f7ff fbf7 	bl	8003250 <memcpy>
 8003a62:	4631      	mov	r1, r6
 8003a64:	4638      	mov	r0, r7
 8003a66:	f7ff ff33 	bl	80038d0 <_free_r>
 8003a6a:	e7e9      	b.n	8003a40 <_realloc_r+0x1c>
 8003a6c:	4635      	mov	r5, r6
 8003a6e:	e7e7      	b.n	8003a40 <_realloc_r+0x1c>

08003a70 <_sbrk_r>:
 8003a70:	b538      	push	{r3, r4, r5, lr}
 8003a72:	4d06      	ldr	r5, [pc, #24]	; (8003a8c <_sbrk_r+0x1c>)
 8003a74:	2300      	movs	r3, #0
 8003a76:	4604      	mov	r4, r0
 8003a78:	4608      	mov	r0, r1
 8003a7a:	602b      	str	r3, [r5, #0]
 8003a7c:	f7fd fad0 	bl	8001020 <_sbrk>
 8003a80:	1c43      	adds	r3, r0, #1
 8003a82:	d102      	bne.n	8003a8a <_sbrk_r+0x1a>
 8003a84:	682b      	ldr	r3, [r5, #0]
 8003a86:	b103      	cbz	r3, 8003a8a <_sbrk_r+0x1a>
 8003a88:	6023      	str	r3, [r4, #0]
 8003a8a:	bd38      	pop	{r3, r4, r5, pc}
 8003a8c:	20000120 	.word	0x20000120

08003a90 <__malloc_lock>:
 8003a90:	4801      	ldr	r0, [pc, #4]	; (8003a98 <__malloc_lock+0x8>)
 8003a92:	f000 b811 	b.w	8003ab8 <__retarget_lock_acquire_recursive>
 8003a96:	bf00      	nop
 8003a98:	20000128 	.word	0x20000128

08003a9c <__malloc_unlock>:
 8003a9c:	4801      	ldr	r0, [pc, #4]	; (8003aa4 <__malloc_unlock+0x8>)
 8003a9e:	f000 b80c 	b.w	8003aba <__retarget_lock_release_recursive>
 8003aa2:	bf00      	nop
 8003aa4:	20000128 	.word	0x20000128

08003aa8 <_malloc_usable_size_r>:
 8003aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003aac:	1f18      	subs	r0, r3, #4
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	bfbc      	itt	lt
 8003ab2:	580b      	ldrlt	r3, [r1, r0]
 8003ab4:	18c0      	addlt	r0, r0, r3
 8003ab6:	4770      	bx	lr

08003ab8 <__retarget_lock_acquire_recursive>:
 8003ab8:	4770      	bx	lr

08003aba <__retarget_lock_release_recursive>:
 8003aba:	4770      	bx	lr

08003abc <_init>:
 8003abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003abe:	bf00      	nop
 8003ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ac2:	bc08      	pop	{r3}
 8003ac4:	469e      	mov	lr, r3
 8003ac6:	4770      	bx	lr

08003ac8 <_fini>:
 8003ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aca:	bf00      	nop
 8003acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ace:	bc08      	pop	{r3}
 8003ad0:	469e      	mov	lr, r3
 8003ad2:	4770      	bx	lr
