

================================================================
== Vivado HLS Report for 'cal_gemm'
================================================================
* Date:           Fri Mar  8 14:10:16 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cal_gemm
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34375|  34375|  34375|  34375|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%la_0 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 7 'alloca' 'la_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%la_1 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 8 'alloca' 'la_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%la_2 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 9 'alloca' 'la_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%la_3 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 10 'alloca' 'la_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%la_4 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 11 'alloca' 'la_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%la_5 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 12 'alloca' 'la_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%la_6 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 13 'alloca' 'la_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%la_7 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 14 'alloca' 'la_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%la_8 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 15 'alloca' 'la_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%la_9 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 16 'alloca' 'la_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%la_10 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 17 'alloca' 'la_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%la_11 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 18 'alloca' 'la_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%la_12 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 19 'alloca' 'la_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%la_13 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 20 'alloca' 'la_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%la_14 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 21 'alloca' 'la_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%la_15 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 22 'alloca' 'la_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%la_16 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 23 'alloca' 'la_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%la_17 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 24 'alloca' 'la_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%la_18 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 25 'alloca' 'la_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%la_19 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 26 'alloca' 'la_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%la_20 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 27 'alloca' 'la_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%la_21 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 28 'alloca' 'la_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%la_22 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 29 'alloca' 'la_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%la_23 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 30 'alloca' 'la_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%la_24 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 31 'alloca' 'la_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%la_25 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 32 'alloca' 'la_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%la_26 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 33 'alloca' 'la_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%la_27 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 34 'alloca' 'la_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%la_28 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 35 'alloca' 'la_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%la_29 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 36 'alloca' 'la_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%la_30 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 37 'alloca' 'la_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%la_31 = alloca [144 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 38 'alloca' 'la_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lout_0 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 39 'alloca' 'lout_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lout_1 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 40 'alloca' 'lout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lout_2 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 41 'alloca' 'lout_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lout_3 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 42 'alloca' 'lout_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lout_4 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 43 'alloca' 'lout_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lout_5 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 44 'alloca' 'lout_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lout_6 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 45 'alloca' 'lout_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lout_7 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 46 'alloca' 'lout_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lout_8 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 47 'alloca' 'lout_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lout_9 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 48 'alloca' 'lout_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%lout_10 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 49 'alloca' 'lout_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lout_11 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 50 'alloca' 'lout_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lout_12 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 51 'alloca' 'lout_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lout_13 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 52 'alloca' 'lout_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lout_14 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 53 'alloca' 'lout_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lout_15 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 54 'alloca' 'lout_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%lout_16 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 55 'alloca' 'lout_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lout_17 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 56 'alloca' 'lout_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lout_18 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 57 'alloca' 'lout_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%lout_19 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 58 'alloca' 'lout_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lout_20 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 59 'alloca' 'lout_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lout_21 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 60 'alloca' 'lout_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lout_22 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 61 'alloca' 'lout_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lout_23 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 62 'alloca' 'lout_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lout_24 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 63 'alloca' 'lout_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lout_25 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 64 'alloca' 'lout_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lout_26 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 65 'alloca' 'lout_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%lout_27 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 66 'alloca' 'lout_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%lout_28 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 67 'alloca' 'lout_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lout_29 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 68 'alloca' 'lout_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%lout_30 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 69 'alloca' 'lout_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lout_31 = alloca [169 x float], align 4" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97]   --->   Operation 70 'alloca' 'lout_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "call fastcc void @cal_initial(float* %A, [144 x float]* %la_0, [144 x float]* %la_1, [144 x float]* %la_2, [144 x float]* %la_3, [144 x float]* %la_4, [144 x float]* %la_5, [144 x float]* %la_6, [144 x float]* %la_7, [144 x float]* %la_8, [144 x float]* %la_9, [144 x float]* %la_10, [144 x float]* %la_11, [144 x float]* %la_12, [144 x float]* %la_13, [144 x float]* %la_14, [144 x float]* %la_15, [144 x float]* %la_16, [144 x float]* %la_17, [144 x float]* %la_18, [144 x float]* %la_19, [144 x float]* %la_20, [144 x float]* %la_21, [144 x float]* %la_22, [144 x float]* %la_23, [144 x float]* %la_24, [144 x float]* %la_25, [144 x float]* %la_26, [144 x float]* %la_27, [144 x float]* %la_28, [144 x float]* %la_29, [144 x float]* %la_30, [144 x float]* %la_31, [169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:101]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @cal_initial(float* %A, [144 x float]* %la_0, [144 x float]* %la_1, [144 x float]* %la_2, [144 x float]* %la_3, [144 x float]* %la_4, [144 x float]* %la_5, [144 x float]* %la_6, [144 x float]* %la_7, [144 x float]* %la_8, [144 x float]* %la_9, [144 x float]* %la_10, [144 x float]* %la_11, [144 x float]* %la_12, [144 x float]* %la_13, [144 x float]* %la_14, [144 x float]* %la_15, [144 x float]* %la_16, [144 x float]* %la_17, [144 x float]* %la_18, [144 x float]* %la_19, [144 x float]* %la_20, [144 x float]* %la_21, [144 x float]* %la_22, [144 x float]* %la_23, [144 x float]* %la_24, [144 x float]* %la_25, [144 x float]* %la_26, [144 x float]* %la_27, [144 x float]* %la_28, [144 x float]* %la_29, [144 x float]* %la_30, [144 x float]* %la_31, [169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:101]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (0.00ns)   --->   "call fastcc void @stream_cal([144 x float]* %la_0, [144 x float]* %la_1, [144 x float]* %la_2, [144 x float]* %la_3, [144 x float]* %la_4, [144 x float]* %la_5, [144 x float]* %la_6, [144 x float]* %la_7, [144 x float]* %la_8, [144 x float]* %la_9, [144 x float]* %la_10, [144 x float]* %la_11, [144 x float]* %la_12, [144 x float]* %la_13, [144 x float]* %la_14, [144 x float]* %la_15, [144 x float]* %la_16, [144 x float]* %la_17, [144 x float]* %la_18, [144 x float]* %la_19, [144 x float]* %la_20, [144 x float]* %la_21, [144 x float]* %la_22, [144 x float]* %la_23, [144 x float]* %la_24, [144 x float]* %la_25, [144 x float]* %la_26, [144 x float]* %la_27, [144 x float]* %la_28, [144 x float]* %la_29, [144 x float]* %la_30, [144 x float]* %la_31, float* %B, [169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:102]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @stream_cal([144 x float]* %la_0, [144 x float]* %la_1, [144 x float]* %la_2, [144 x float]* %la_3, [144 x float]* %la_4, [144 x float]* %la_5, [144 x float]* %la_6, [144 x float]* %la_7, [144 x float]* %la_8, [144 x float]* %la_9, [144 x float]* %la_10, [144 x float]* %la_11, [144 x float]* %la_12, [144 x float]* %la_13, [144 x float]* %la_14, [144 x float]* %la_15, [144 x float]* %la_16, [144 x float]* %la_17, [144 x float]* %la_18, [144 x float]* %la_19, [144 x float]* %la_20, [144 x float]* %la_21, [144 x float]* %la_22, [144 x float]* %la_23, [144 x float]* %la_24, [144 x float]* %la_25, [144 x float]* %la_26, [144 x float]* %la_27, [144 x float]* %la_28, [144 x float]* %la_29, [144 x float]* %la_30, [144 x float]* %la_31, float* %B, [169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:102]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.00ns)   --->   "call fastcc void @write_out([169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31, float* %C) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:103]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %A) nounwind, !map !48"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %B) nounwind, !map !54"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %C) nounwind, !map !58"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @cal_gemm_str) nounwind"   --->   Operation 79 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %A, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %B, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93]   --->   Operation 83 'speclatency' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @write_out([169 x float]* %lout_0, [169 x float]* %lout_1, [169 x float]* %lout_2, [169 x float]* %lout_3, [169 x float]* %lout_4, [169 x float]* %lout_5, [169 x float]* %lout_6, [169 x float]* %lout_7, [169 x float]* %lout_8, [169 x float]* %lout_9, [169 x float]* %lout_10, [169 x float]* %lout_11, [169 x float]* %lout_12, [169 x float]* %lout_13, [169 x float]* %lout_14, [169 x float]* %lout_15, [169 x float]* %lout_16, [169 x float]* %lout_17, [169 x float]* %lout_18, [169 x float]* %lout_19, [169 x float]* %lout_20, [169 x float]* %lout_21, [169 x float]* %lout_22, [169 x float]* %lout_23, [169 x float]* %lout_24, [169 x float]* %lout_25, [169 x float]* %lout_26, [169 x float]* %lout_27, [169 x float]* %lout_28, [169 x float]* %lout_29, [169 x float]* %lout_30, [169 x float]* %lout_31, float* %C) nounwind" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:103]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:105]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
