

================================================================
== Vivado HLS Report for 'relu_R2'
================================================================
* Date:           Thu Mar 19 11:36:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_data3208
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.566|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  804|  804|  804|  804|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- OFM_ROW  |  802|  802|         8|          5|          1|   160|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    710|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     42|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    539|    -|
|Register         |        -|      -|     387|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     387|   1291|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |lenet_mux_432_32_chv_U140  |lenet_mux_432_32_chv  |        0|      0|  0|  21|    0|
    |lenet_mux_432_32_chv_U141  |lenet_mux_432_32_chv  |        0|      0|  0|  21|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |Total                      |                      |        0|      0|  0|  42|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_10_fu_1032_p2   |     +    |      0|  0|  14|           4|          10|
    |add_ln203_11_fu_1045_p2   |     +    |      0|  0|  14|           4|          10|
    |add_ln203_12_fu_885_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln203_13_fu_911_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln203_14_fu_983_p2    |     +    |      0|  0|  12|           2|          12|
    |add_ln203_15_fu_993_p2    |     +    |      0|  0|  12|           2|          12|
    |add_ln203_16_fu_1058_p2   |     +    |      0|  0|  12|           3|          12|
    |add_ln203_17_fu_1068_p2   |     +    |      0|  0|  12|           3|          12|
    |add_ln203_18_fu_1102_p2   |     +    |      0|  0|  12|           3|          12|
    |add_ln203_19_fu_1112_p2   |     +    |      0|  0|  12|           3|          12|
    |add_ln203_1_fu_710_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln203_20_fu_1146_p2   |     +    |      0|  0|  12|           4|          12|
    |add_ln203_21_fu_1156_p2   |     +    |      0|  0|  12|           4|          12|
    |add_ln203_2_fu_719_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln203_3_fu_745_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln203_4_fu_778_p2     |     +    |      0|  0|  14|           2|          10|
    |add_ln203_5_fu_791_p2     |     +    |      0|  0|  14|           2|          10|
    |add_ln203_6_fu_859_p2     |     +    |      0|  0|  14|           3|          10|
    |add_ln203_7_fu_872_p2     |     +    |      0|  0|  14|           3|          10|
    |add_ln203_8_fu_957_p2     |     +    |      0|  0|  14|           3|          10|
    |add_ln203_9_fu_970_p2     |     +    |      0|  0|  14|           3|          10|
    |add_ln203_fu_850_p2       |     +    |      0|  0|   8|           9|           9|
    |add_ln34_fu_640_p2        |     +    |      0|  0|  15|           8|           1|
    |ofm_fu_646_p2             |     +    |      0|  0|  15|           1|           5|
    |r_fu_1027_p2              |     +    |      0|  0|  13|           1|           4|
    |grp_fu_609_p2             |   icmp   |      0|  0|  18|          32|           1|
    |grp_fu_628_p2             |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln34_fu_634_p2       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln35_fu_652_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |or_ln203_1_fu_922_p2      |    or    |      0|  0|  12|           1|          12|
    |or_ln203_fu_759_p2        |    or    |      0|  0|  10|           1|          10|
    |select_ln39_1_fu_666_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln39_fu_658_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln40_1_fu_820_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln40_2_fu_937_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln40_3_fu_949_p3   |  select  |      0|  0|  31|           1|          31|
    |select_ln40_4_fu_1007_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln40_5_fu_1019_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln40_6_fu_1082_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln40_7_fu_1094_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln40_8_fu_1126_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln40_9_fu_1138_p3  |  select  |      0|  0|  31|           1|          31|
    |select_ln40_fu_808_p3     |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 710|         204|         595|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_567_p4  |   9|          2|    8|         16|
    |ap_phi_mux_ofm_0_phi_fu_578_p4           |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_589_p4             |   9|          2|    4|          8|
    |grp_fu_596_p5                            |  15|          3|   32|         96|
    |grp_fu_615_p5                            |  15|          3|   32|         96|
    |in_0_V_address0                          |  33|          6|    9|         54|
    |in_0_V_address1                          |  33|          6|    9|         54|
    |in_1_V_address0                          |  33|          6|    9|         54|
    |in_1_V_address1                          |  33|          6|    9|         54|
    |in_2_V_address0                          |  33|          6|    9|         54|
    |in_2_V_address1                          |  33|          6|    9|         54|
    |in_3_V_address0                          |  33|          6|    9|         54|
    |in_3_V_address1                          |  33|          6|    9|         54|
    |indvar_flatten_reg_563                   |   9|          2|    8|         16|
    |ofm_0_reg_574                            |   9|          2|    5|         10|
    |out_V_address0                           |  33|          6|   11|         66|
    |out_V_address1                           |  33|          6|   11|         66|
    |out_V_d0                                 |  33|          6|   31|        186|
    |out_V_d1                                 |  33|          6|   31|        186|
    |r_0_reg_585                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 539|        102|  257|       1208|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln203_13_reg_1348             |  11|   0|   12|          1|
    |add_ln203_3_reg_1200              |   9|   0|   10|          1|
    |add_ln34_reg_1170                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln34_reg_1166                |   1|   0|    1|          0|
    |icmp_ln34_reg_1166_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_563            |   8|   0|    8|          0|
    |ofm_0_reg_574                     |   5|   0|    5|          0|
    |r_0_reg_585                       |   4|   0|    4|          0|
    |r_reg_1420                        |   4|   0|    4|          0|
    |select_ln39_1_reg_1182            |   5|   0|    5|          0|
    |select_ln39_reg_1175              |   4|   0|    4|          0|
    |select_ln40_1_reg_1303            |  31|   0|   31|          0|
    |select_ln40_2_reg_1360            |  31|   0|   31|          0|
    |select_ln40_3_reg_1365            |  31|   0|   31|          0|
    |select_ln40_4_reg_1410            |  31|   0|   31|          0|
    |select_ln40_5_reg_1415            |  31|   0|   31|          0|
    |select_ln40_6_reg_1465            |  31|   0|   31|          0|
    |select_ln40_7_reg_1470            |  31|   0|   31|          0|
    |select_ln40_8_reg_1475            |  31|   0|   31|          0|
    |select_ln40_9_reg_1480            |  31|   0|   31|          0|
    |select_ln40_reg_1298              |  31|   0|   31|          0|
    |trunc_ln39_reg_1189               |   2|   0|    2|          0|
    |zext_ln203_3_mid2_v_reg_1194      |   3|   0|    3|          0|
    |zext_ln39_reg_1252                |   2|   0|   32|         30|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 387|   0|  419|         32|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    relu_R2   | return value |
|in_0_V_address0  | out |    9|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce0       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q0        |  in |   32|  ap_memory |    in_0_V    |     array    |
|in_0_V_address1  | out |    9|  ap_memory |    in_0_V    |     array    |
|in_0_V_ce1       | out |    1|  ap_memory |    in_0_V    |     array    |
|in_0_V_q1        |  in |   32|  ap_memory |    in_0_V    |     array    |
|in_1_V_address0  | out |    9|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce0       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q0        |  in |   32|  ap_memory |    in_1_V    |     array    |
|in_1_V_address1  | out |    9|  ap_memory |    in_1_V    |     array    |
|in_1_V_ce1       | out |    1|  ap_memory |    in_1_V    |     array    |
|in_1_V_q1        |  in |   32|  ap_memory |    in_1_V    |     array    |
|in_2_V_address0  | out |    9|  ap_memory |    in_2_V    |     array    |
|in_2_V_ce0       | out |    1|  ap_memory |    in_2_V    |     array    |
|in_2_V_q0        |  in |   32|  ap_memory |    in_2_V    |     array    |
|in_2_V_address1  | out |    9|  ap_memory |    in_2_V    |     array    |
|in_2_V_ce1       | out |    1|  ap_memory |    in_2_V    |     array    |
|in_2_V_q1        |  in |   32|  ap_memory |    in_2_V    |     array    |
|in_3_V_address0  | out |    9|  ap_memory |    in_3_V    |     array    |
|in_3_V_ce0       | out |    1|  ap_memory |    in_3_V    |     array    |
|in_3_V_q0        |  in |   32|  ap_memory |    in_3_V    |     array    |
|in_3_V_address1  | out |    9|  ap_memory |    in_3_V    |     array    |
|in_3_V_ce1       | out |    1|  ap_memory |    in_3_V    |     array    |
|in_3_V_q1        |  in |   32|  ap_memory |    in_3_V    |     array    |
|out_V_address0   | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0         | out |   31|  ap_memory |     out_V    |     array    |
|out_V_address1   | out |   11|  ap_memory |     out_V    |     array    |
|out_V_ce1        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we1        | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d1         | out |   31|  ap_memory |     out_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

