// Seed: 3691915332
`timescale 1 ps / 1ps
module module_0;
  reg id_0;
  reg id_1;
  always @(posedge id_0 - 1) begin
    SystemTFIdentifier(id_0, id_1);
    id_1 <= 1;
  end
  logic id_2;
endmodule
