# Full-adder-code-and-output-with-testbench
data flow model full adder code in VHDL with test bench and output as well.
