

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 22:56:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       base_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      785|      785|  7.850 us|  7.850 us|  786|  786|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop          |      784|      784|        98|          -|          -|     8|        no|
        | + dot_product_loop  |       96|       96|        12|          -|          -|     8|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%br_ln8 = br void" [simple_dft.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln8, void, i4 0, void" [simple_dft.cpp:8]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%add_ln8 = add i4 %i, i4 1" [simple_dft.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i" [simple_dft.cpp:8]   --->   Operation 25 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i4 %i" [simple_dft.cpp:14]   --->   Operation 26 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln14, i3 0" [simple_dft.cpp:8]   --->   Operation 27 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp_eq  i4 %i, i4 8" [simple_dft.cpp:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split2, void" [simple_dft.cpp:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [simple_dft.cpp:10]   --->   Operation 31 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%br_ln12 = br void" [simple_dft.cpp:12]   --->   Operation 32 'br' 'br_ln12' <Predicate = (!icmp_ln8)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [simple_dft.cpp:18]   --->   Operation 33 'ret' 'ret_ln18' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln12, void %.split, i4 0, void %.split2" [simple_dft.cpp:12]   --->   Operation 34 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_1, void %.split, i32 0, void %.split2"   --->   Operation 35 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln12 = add i4 %j, i4 1" [simple_dft.cpp:12]   --->   Operation 36 'add' 'add_ln12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %j" [simple_dft.cpp:12]   --->   Operation 37 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %j" [simple_dft.cpp:14]   --->   Operation 38 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln14 = add i6 %tmp_cast, i6 %zext_ln14" [simple_dft.cpp:14]   --->   Operation 39 'add' 'add_ln14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %add_ln14" [simple_dft.cpp:14]   --->   Operation 40 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln14_1" [simple_dft.cpp:14]   --->   Operation 41 'getelementptr' 'M_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp_eq  i4 %j, i4 8" [simple_dft.cpp:12]   --->   Operation 42 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_6 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 43 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split, void" [simple_dft.cpp:12]   --->   Operation 44 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr i32 %V_In, i64 0, i64 %zext_ln12" [simple_dft.cpp:14]   --->   Operation 45 'getelementptr' 'V_In_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%V_In_load = load i3 %V_In_addr" [simple_dft.cpp:14]   --->   Operation 46 'load' 'V_In_load' <Predicate = (!icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%M_load = load i6 %M_addr" [simple_dft.cpp:14]   --->   Operation 47 'load' 'M_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln14 = icmp_eq  i4 %add_ln12, i4 8" [simple_dft.cpp:14]   --->   Operation 48 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %sum" [simple_dft.cpp:16]   --->   Operation 49 'bitcast' 'bitcast_ln16' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln8" [simple_dft.cpp:16]   --->   Operation 50 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i3 %V_Out_addr" [simple_dft.cpp:16]   --->   Operation 51 'store' 'store_ln16' <Predicate = (icmp_ln12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 53 [1/2] (2.32ns)   --->   "%V_In_load = load i3 %V_In_addr" [simple_dft.cpp:14]   --->   Operation 53 'load' 'V_In_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%M_load = load i6 %M_addr" [simple_dft.cpp:14]   --->   Operation 54 'load' 'M_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %V_In_load" [simple_dft.cpp:14]   --->   Operation 55 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i32 %M_load" [simple_dft.cpp:14]   --->   Operation 56 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 58 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 58 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 59 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 59 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 60 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln14, i32 %bitcast_ln14_1" [simple_dft.cpp:14]   --->   Operation 60 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.53>
ST_9 : Operation 61 [6/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 61 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.53>
ST_10 : Operation 62 [5/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 62 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.53>
ST_11 : Operation 63 [4/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 63 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.53>
ST_12 : Operation 64 [3/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 64 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.53>
ST_13 : Operation 65 [2/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 65 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.53>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [simple_dft.cpp:6]   --->   Operation 66 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/6] (6.53ns)   --->   "%sum_1 = facc i32 @_ssdm_op_FACC, i32 %mul, i1 %icmp_ln14" [simple_dft.cpp:14]   --->   Operation 67 'facc' 'sum_1' <Predicate = true> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', simple_dft.cpp:8) with incoming values : ('add_ln8', simple_dft.cpp:8) [13]  (1.59 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('i', simple_dft.cpp:8) with incoming values : ('add_ln8', simple_dft.cpp:8) [13]  (0 ns)
	'add' operation ('add_ln8', simple_dft.cpp:8) [14]  (1.74 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j', simple_dft.cpp:12) with incoming values : ('add_ln12', simple_dft.cpp:12) [25]  (0 ns)
	'add' operation ('add_ln14', simple_dft.cpp:14) [30]  (1.83 ns)
	'getelementptr' operation ('M_addr', simple_dft.cpp:14) [32]  (0 ns)
	'load' operation ('M_load', simple_dft.cpp:14) on array 'M' [41]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('M_load', simple_dft.cpp:14) on array 'M' [41]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:14) [43]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:14) [43]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:14) [43]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', simple_dft.cpp:14) [43]  (5.7 ns)

 <State 9>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', simple_dft.cpp:14) [45]  (6.54 ns)

 <State 10>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', simple_dft.cpp:14) [45]  (6.54 ns)

 <State 11>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', simple_dft.cpp:14) [45]  (6.54 ns)

 <State 12>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', simple_dft.cpp:14) [45]  (6.54 ns)

 <State 13>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', simple_dft.cpp:14) [45]  (6.54 ns)

 <State 14>: 6.54ns
The critical path consists of the following:
	'facc' operation ('sum', simple_dft.cpp:14) [45]  (6.54 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
