#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c3c8183510 .scope module, "s_axi_lite_mem" "s_axi_lite_mem" 2 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "S_AXI_ACLK"
    .port_info 1 /INPUT 1 "S_AXI_ARESETn"
    .port_info 2 /INPUT 8 "S_AXI_AWADDR"
    .port_info 3 /INPUT 3 "S_AXI_AWPROT"
    .port_info 4 /INPUT 1 "S_AXI_AWVALID"
    .port_info 5 /OUTPUT 1 "S_AXI_AWREADY"
    .port_info 6 /INPUT 32 "S_AXI_WDATA"
    .port_info 7 /INPUT 4 "S_AXI_WSTRB"
    .port_info 8 /INPUT 1 "S_AXI_WVALID"
    .port_info 9 /OUTPUT 1 "S_AXI_WREADY"
    .port_info 10 /OUTPUT 2 "S_AXI_BRESP"
    .port_info 11 /OUTPUT 1 "S_AXI_BVALID"
    .port_info 12 /INPUT 1 "S_AXI_BREADY"
    .port_info 13 /INPUT 8 "S_AXI_ARADDR"
    .port_info 14 /INPUT 1 "S_AXI_ARVALID"
    .port_info 15 /OUTPUT 1 "S_AXI_ARREADY"
    .port_info 16 /INPUT 3 "S_AXI_ARPROT"
    .port_info 17 /OUTPUT 32 "S_AXI_RDATA"
    .port_info 18 /OUTPUT 2 "S_AXI_RRESP"
    .port_info 19 /OUTPUT 1 "S_AXI_RVALID"
    .port_info 20 /INPUT 1 "S_AXI_RREADY"
    .port_info 21 /INPUT 6 "waddr"
    .port_info 22 /INPUT 32 "win"
    .port_info 23 /INPUT 1 "w_en"
P_0x55c3c8177890 .param/l "ADDR_LSB" 1 2 52, +C4<00000000000000000000000000000010>;
P_0x55c3c81778d0 .param/l "AW" 1 2 53, +C4<00000000000000000000000000000110>;
P_0x55c3c8177910 .param/l "C_S_AXI_ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x55c3c8177950 .param/l "C_S_AXI_DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_0x55c3c8177990 .param/l "DW" 1 2 54, +C4<00000000000000000000000000100000>;
L_0x55c3c8167180 .functor AND 1, L_0x55c3c81a9840, L_0x55c3c812da00, C4<1>, C4<1>;
L_0x55c3c816d980 .functor BUFZ 1, v0x55c3c81a8650_0, C4<0>, C4<0>, C4<0>;
L_0x55c3c816dd80 .functor BUFZ 1, v0x55c3c81a8970_0, C4<0>, C4<0>, C4<0>;
L_0x55c3c816e120 .functor BUFZ 1, v0x55c3c81a8710_0, C4<0>, C4<0>, C4<0>;
o0x7f57a38543a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c3c812da00 .functor OR 1, o0x7f57a38543a8, L_0x55c3c81a9e80, C4<0>, C4<0>;
L_0x55c3c812d7d0 .functor AND 1, L_0x55c3c81a9d50, L_0x55c3c81aa080, C4<1>, C4<1>;
o0x7f57a3854018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a71e0_0 .net "S_AXI_ACLK", 0 0, o0x7f57a3854018;  0 drivers
o0x7f57a38542e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3c81a72a0_0 .net "S_AXI_ARADDR", 7 0, o0x7f57a38542e8;  0 drivers
o0x7f57a3854318 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a7360_0 .net "S_AXI_ARESETn", 0 0, o0x7f57a3854318;  0 drivers
o0x7f57a3854348 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55c3c81a7400_0 .net "S_AXI_ARPROT", 2 0, o0x7f57a3854348;  0 drivers
v0x55c3c81a74e0_0 .net "S_AXI_ARREADY", 0 0, v0x55c3c81a8590_0;  1 drivers
v0x55c3c81a75a0_0 .net "S_AXI_ARVALID", 0 0, o0x7f57a38543a8;  0 drivers
o0x7f57a38543d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3c81a7660_0 .net "S_AXI_AWADDR", 7 0, o0x7f57a38543d8;  0 drivers
o0x7f57a3854408 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x55c3c81a7740_0 .net "S_AXI_AWPROT", 2 0, o0x7f57a3854408;  0 drivers
v0x55c3c81a7820_0 .net "S_AXI_AWREADY", 0 0, L_0x55c3c816d980;  1 drivers
o0x7f57a3854468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a78e0_0 .net "S_AXI_AWVALID", 0 0, o0x7f57a3854468;  0 drivers
o0x7f57a3854498 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a79a0_0 .net "S_AXI_BREADY", 0 0, o0x7f57a3854498;  0 drivers
L_0x7f57a380b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c3c81a7a60_0 .net "S_AXI_BRESP", 1 0, L_0x7f57a380b018;  1 drivers
v0x55c3c81a7b40_0 .net "S_AXI_BVALID", 0 0, L_0x55c3c816e120;  1 drivers
v0x55c3c81a7c00_0 .net "S_AXI_RDATA", 31 0, v0x55c3c81a7020_0;  1 drivers
o0x7f57a3854528 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a7cc0_0 .net "S_AXI_RREADY", 0 0, o0x7f57a3854528;  0 drivers
L_0x7f57a380b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c3c81a7d60_0 .net "S_AXI_RRESP", 1 0, L_0x7f57a380b060;  1 drivers
v0x55c3c81a7e40_0 .net "S_AXI_RVALID", 0 0, L_0x55c3c81a9d50;  1 drivers
o0x7f57a38545b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c3c81a8010_0 .net "S_AXI_WDATA", 31 0, o0x7f57a38545b8;  0 drivers
v0x55c3c81a80f0_0 .net "S_AXI_WREADY", 0 0, L_0x55c3c816dd80;  1 drivers
o0x7f57a3854618 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55c3c81a81b0_0 .net "S_AXI_WSTRB", 3 0, o0x7f57a3854618;  0 drivers
o0x7f57a3854648 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a8290_0 .net "S_AXI_WVALID", 0 0, o0x7f57a3854648;  0 drivers
v0x55c3c81a8350_0 .net *"_s1", 0 0, L_0x55c3c81a9840;  1 drivers
v0x55c3c81a8410_0 .net *"_s23", 0 0, L_0x55c3c81a9e80;  1 drivers
v0x55c3c81a84d0_0 .net *"_s27", 0 0, L_0x55c3c81aa080;  1 drivers
v0x55c3c81a8590_0 .var "axi_arready", 0 0;
v0x55c3c81a8650_0 .var "axi_awready", 0 0;
v0x55c3c81a8710_0 .var "axi_bvalid", 0 0;
v0x55c3c81a87d0_0 .var "axi_rvalid", 0 0;
v0x55c3c81a8890_0 .var "axi_rvalid_d", 3 0;
v0x55c3c81a8970_0 .var "axi_wready", 0 0;
v0x55c3c81a8a30_0 .var "din", 31 0;
v0x55c3c81a8b10_0 .var "din1", 31 0;
v0x55c3c81a8bd0_0 .var "pre_raddr", 7 0;
v0x55c3c81a8c90_0 .var "rd_addr", 7 0;
v0x55c3c81a8d70_0 .net "read_resp_stall", 0 0, L_0x55c3c812d7d0;  1 drivers
v0x55c3c81a8e30_0 .net "valid_read_req", 0 0, L_0x55c3c812da00;  1 drivers
o0x7f57a3854918 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c3c81a8ef0_0 .net "w_en", 0 0, o0x7f57a3854918;  0 drivers
v0x55c3c81a8fb0_0 .var "wadd", 7 0;
v0x55c3c81a9090_0 .var "wadd1", 7 0;
o0x7f57a38549a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55c3c81a9170_0 .net "waddr", 5 0, o0x7f57a38549a8;  0 drivers
v0x55c3c81a9250_0 .var "wen", 0 0;
v0x55c3c81a9310_0 .var "wen1", 0 0;
o0x7f57a3854a08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c3c81a93b0_0 .net "win", 31 0, o0x7f57a3854a08;  0 drivers
E_0x55c3c812dd90 .event edge, v0x55c3c81a8590_0, v0x55c3c81a8bd0_0, v0x55c3c81a72a0_0;
L_0x55c3c81a9840 .reduce/nor L_0x55c3c812d7d0;
L_0x55c3c81a9940 .part v0x55c3c81a9090_0, 0, 6;
L_0x55c3c81a9a40 .part v0x55c3c81a8c90_0, 2, 6;
L_0x55c3c81a9d50 .part v0x55c3c81a8890_0, 0, 1;
L_0x55c3c81a9e80 .reduce/nor v0x55c3c81a8590_0;
L_0x55c3c81aa080 .reduce/nor o0x7f57a3854528;
S_0x55c3c8182e40 .scope module, "bram_infer_inst" "bram_infer" 2 74, 3 5 0, S_0x55c3c8183510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 6 "wadd"
    .port_info 4 /INPUT 6 "radd"
    .port_info 5 /INPUT 32 "win"
    .port_info 6 /OUTPUT 32 "wout"
P_0x55c3c81814d0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x55c3c8181510 .param/str "INIT_VALS" 0 3 8, "w_1_15.mif";
P_0x55c3c8181550 .param/l "N_ADDR" 0 3 6, +C4<00000000000000000000000001000000>;
v0x55c3c8185060_0 .net "clk", 0 0, o0x7f57a3854018;  alias, 0 drivers
v0x55c3c8185820_0 .var/i "i", 31 0;
v0x55c3c8186110 .array "mem", 0 63, 31 0;
v0x55c3c81867d0_0 .net "radd", 5 0, L_0x55c3c81a9a40;  1 drivers
v0x55c3c8187670_0 .net "ren", 0 0, L_0x55c3c8167180;  1 drivers
v0x55c3c817fb70_0 .net "wadd", 5 0, L_0x55c3c81a9940;  1 drivers
v0x55c3c81a6e80_0 .net "wen", 0 0, v0x55c3c81a9310_0;  1 drivers
v0x55c3c81a6f40_0 .net "win", 31 0, v0x55c3c81a8b10_0;  1 drivers
v0x55c3c81a7020_0 .var "wout", 31 0;
E_0x55c3c8163ed0 .event posedge, v0x55c3c8185060_0;
    .scope S_0x55c3c8182e40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3c8185820_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c3c8185820_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c3c8185820_0;
    %store/vec4a v0x55c3c8186110, 4, 0;
    %load/vec4 v0x55c3c8185820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c3c8185820_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55c3c8182e40;
T_1 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c81a6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c3c81a6f40_0;
    %load/vec4 v0x55c3c817fb70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3c8186110, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c3c8182e40;
T_2 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c8187670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c3c81867d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55c3c8186110, 4;
    %assign/vec4 v0x55c3c81a7020_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c3c8183510;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c81a8650_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55c3c8183510;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3c81a8970_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55c3c8183510;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c81a8710_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55c3c8183510;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c81a8590_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55c3c8183510;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c81a87d0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55c3c8183510;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3c81a8a30_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x55c3c8183510;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c3c81a8b10_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x55c3c8183510;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c3c81a8fb0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55c3c8183510;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c3c81a9090_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x55c3c8183510;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c81a9250_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55c3c8183510;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3c81a9310_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55c3c8183510;
T_14 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c81a93b0_0;
    %assign/vec4 v0x55c3c81a8a30_0, 0;
    %load/vec4 v0x55c3c81a8a30_0;
    %assign/vec4 v0x55c3c81a8b10_0, 0;
    %load/vec4 v0x55c3c81a9170_0;
    %pad/u 8;
    %assign/vec4 v0x55c3c81a8fb0_0, 0;
    %load/vec4 v0x55c3c81a8fb0_0;
    %assign/vec4 v0x55c3c81a9090_0, 0;
    %load/vec4 v0x55c3c81a8ef0_0;
    %assign/vec4 v0x55c3c81a9250_0, 0;
    %load/vec4 v0x55c3c81a9250_0;
    %assign/vec4 v0x55c3c81a9310_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c3c8183510;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c3c81a8890_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x55c3c8183510;
T_16 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c81a8890_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x55c3c81a87d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c3c81a8890_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c3c8183510;
T_17 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c81a7360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c3c81a87d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55c3c81a8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c3c81a87d0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55c3c81a8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c3c81a87d0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c3c81a87d0_0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c3c8183510;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c3c81a8bd0_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x55c3c8183510;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c3c81a8c90_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x55c3c8183510;
T_20 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c81a74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55c3c81a72a0_0;
    %assign/vec4 v0x55c3c81a8bd0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c3c8183510;
T_21 ;
    %wait E_0x55c3c812dd90;
    %load/vec4 v0x55c3c81a8590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55c3c81a8bd0_0;
    %store/vec4 v0x55c3c81a8c90_0, 0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55c3c81a72a0_0;
    %store/vec4 v0x55c3c81a8c90_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55c3c8183510;
T_22 ;
    %wait E_0x55c3c8163ed0;
    %load/vec4 v0x55c3c81a7360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c3c81a8590_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55c3c81a8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55c3c81a8e30_0;
    %nor/r;
    %assign/vec4 v0x55c3c81a8590_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c3c81a8590_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "s_axi_lite_mem.v";
    "./bram_infer.v";
