
<html><head><title>Tie Connection Resolution</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-09-08" />
<meta name="CreateTime" content="1694169237" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that specifies the power intent information of the designs" />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Tie Connection Resolution" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-08" />
<meta name="ModifiedTime" content="1694169237" />
<meta name="NextFile" content="chap2_ct_hand_low_power_special.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="chap2_ct_redirect_netset.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Tie Connection Resolution" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Power Manager" />
<meta name="prod_subfeature" content="1801 Import" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vpmIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="chap2_ct_redirect_netset.html" title="Redirected netSet Property Creation and Optimization">Redirected netSet Property Cre ...</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_ct_hand_low_power_special.html" title="Handling of Low Power Special Cells">Handling of Low Power Special  ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_tie_connec_res" title="Tie Connection Resolution"></a><h2>
<a id="pgfId-942849"></a><a id="21075"></a>Tie Connection Resolution</h2>

<p>
<a id="pgfId-942871"></a>In a Verilog netlist if an input pin of a standard cell instance or a special low power cell, such as level shifter or isolation cell instance, is connected to a numerical constant <code>1&#39;b1</code> or <code>1&#39;b0</code>, the input pin gets connected to a global supply net in the schematic created after Verilog import using Verilog In. The name of the global supply net is specified at the time of Verilog import. After Verilog import, all such input pins connect through a common wire creating tie connections. The label of the common wire matches the global supply net name.</p>
<p>
<a id="pgfId-942872"></a>To avoid shorting of nets after importing the 1801 file, it is important that all such pins are connected to wire stubs with a label. However, the wire stubs are not physically connected to each other. To achieve this, use the two connect by name options, <em>Connect Power Net By Name</em> and <em>Connect Ground Net By Name</em>, during Verilog import. This connects each tied-off input pin with the wire stub that has a label. It enables you to modify the tied-off input pin connections without creating incorrect connectivity in the design through shorting of the nets during the 1801 import. Use create Net Expression as per the design requirement.</p>

<p>
<a id="pgfId-942910"></a></p>
<div class="webflare-div-image">
<img width="668" height="420" src="images/chap2-8.gif" /></div>

<p>
<a id="pgfId-942914"></a>To resolve the tie connections of various instances, all the labels that require an update are identified during import. The labels on the wire stubs that are attached to the tied-off input pins are updated. These labels present at the top level or in the lower level block are identified for updates based on the following conditions:</p>
<ul><li>
<a id="pgfId-942915"></a>The label is attached to a wire, which has one end point floating (not connected to anything) and the other end point connected to an instance. </li><li>
<a id="pgfId-942916"></a>The wire net name is registered as a power or ground in a setup.</li><li>
<a id="pgfId-948262"></a>Wire nets must have a netType property associated. The power nets must have the netType property as <code>supply1</code>. The ground nets must have the netType property as <code>supply0</code>.</li></ul>


<p>
<a id="pgfId-942918"></a>Wire net having the netType property is one of the conditions because it ensures that the label and wire have been added using Verilog In. </p>
<p>
<a id="pgfId-943741"></a>It avoids modification of labels in standard cells, for example, an inverter schematic can have terminal MOS devices with bulk/source/drain terminals connected to wire stubs that have a label, and the wire nets are registered as power or ground in the setup.</p>
<p>
<a id="pgfId-948356"></a>Once the target wire label is identified, the 1801 import flow processes these nets to create unique inherited tie nets for each occurrence of such nets in the entire design hierarchy, for example, <code>tie0!</code> or <code>tie1!</code>. This prevents shorting of nets during the import flow. The tie net expression is further resolved based on whether it is a top-level net or a sub-block net.</p>

<p>
<a id="pgfId-943013"></a></p>
<div class="webflare-div-image">
<img width="668" height="348" src="images/chap2-9.gif" /></div>

<ul><li>
<a id="pgfId-943826"></a>For tie net at the top level, the instance pin to which it is connected is identified along with the related power and ground net of the connected instance pin. The wire labels are updated according to the 1801 file definition.<br />
<a id="pgfId-948474"></a><div class="webflare-div-image">
<img width="635" height="245" src="images/chap2-10.gif" /></div></li><li>
<a id="pgfId-948438"></a>For a tie net in a sub-block, the instance pin to which it is connected is identified along with the related power and ground net of the connected instance pin. The tie net expression is resolved to its final power or ground value based on a netSet property.<br />
<a id="pgfId-942921"></a> <div class="webflare-div-image">
<img width="635" height="511" src="images/chap2-11.gif" /></div></li></ul>









<p>
<a id="pgfId-943017"></a>The final resolution of the tie connections in schematic designs to the appropriate power and ground nets mentioned in the 1801 file is aligned to the following rules: </p>
<ul><li>
<a id="pgfId-943018"></a>For standard cell instances, the tie connection at the input pin is resolved with the power/ground net of the power domain of the instance.</li><li>
<a id="pgfId-948553"></a>For isolation instances, the data pin with tie connection is resolved with the power/ground net of the power domain in which the isolation cell is located. </li><li>
<a id="pgfId-948555"></a>For isolation instances, the enable pin with tie connection at the input pin is resolved with the power or ground net of the always-on power domain of an isolation instance. This depends on the <code>&#8211;isolation_supply_set</code> or <code>default_isolation</code> arguments according to location or domain.</li><li>
<a id="pgfId-948612"></a>For level shifter instances, the data pin with tie connection is resolved with the power/ground net of the <code>input_supply_set</code> argument.</li><li>
<a id="pgfId-948614"></a>For enabled level shifter instances, the enable pin with tie connection is resolved with the power or ground net of the output power domain of the enabled level-shifter instance. If the <code>output_supply_set</code> argument is not available, the supply set of the receiving logic is considered.</li><li>
<a id="pgfId-943021"></a>For isolation and level shifter combo cell instances, the enable pin with tie connection is resolved with the power/ground net of the input power domain of the enabled level shifter instance.</li></ul>






<h4><em>
<a id="pgfId-949213"></a>Related Topics</em></h4>

<p>
<a id="pgfId-949217"></a><a href="chap2_tk_import_power_intent.html#30613">Importing Power Intent</a></p>
<p>
<a id="pgfId-949222"></a><a href="chap2_ct_redirect_netset.html#12955">Redirected netSet Property Creation and Optimization</a></p>
<p>
<a id="pgfId-949226"></a><a href="chap2_ct_hand_low_power_special.html#94104">Handling of Low Power Special Cells</a></p>
<p>
<a id="pgfId-949230"></a><a href="chap2_ct_support_hier_1801.html#68345">Support of Hierarchical 1801 for Import Flow</a></p>
<p>
<a id="pgfId-949234"></a><a href="chap2_tk_remove_power_intent.html#20874">Removing Imported Power Intent</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_ct_redirect_netset.html" id="prev" title="Redirected netSet Property Creation and Optimization">Redirected netSet Property Cre ...</a></em></b><b><em><a href="chap2_ct_hand_low_power_special.html" id="nex" title="Handling of Low Power Special Cells">Handling of Low Power Special  ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>