// Seed: 2748745172
`define pp_3 0
`timescale 1 ps / 1ps
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
  type_7 id_3 (
      .id_0(1),
      .id_1(id_0),
      .id_2(id_2),
      .id_3(id_0),
      .id_4(1)
  );
endmodule
