module module_0 (
    id_1,
    id_2
);
  assign id_1 = id_2;
  logic id_3;
  always @(posedge (1)) begin
    id_3[1] <= id_2;
    id_1 <= (id_2);
  end
endmodule
