// Seed: 1900753740
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7
);
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    output tri0  id_2,
    input  uwire id_3,
    output logic id_4
);
  logic id_6[1 : 1];
  initial
    if (1) #1;
    else if (1) id_6[-1] <= (id_6);
    else id_4 = -1 != -1;
  id_7 :
  assert property (@(posedge -1) -1)
  else $clog2(55);
  ;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
