POWER NET REPORT 
Generated Date: Sun Nov 30 21:48:29 2025
Host Name: cn88.it.auth.gr


==============================
POWER NET 
==============================
Power Net: vdd
Voltage: 1.800
Threshold: 1.620


==============================
POWER-GRID VIEW
==============================
Power-Grid Views Used: 67


==============================
POWER-GRID ATTRIBUTES
==============================
Total Resistor Elements: 12096
    Please refer to ../vdd/grid.gif for more details
Top-level Resistor Elements:12096
Cell Library Resistor Elements: 0
Total Number of Current Taps: 1883
    Please refer to ../vdd/tc.gif for more details


==============================
IR DROP ANALYSIS
==============================
Layer based IR Drop Report: See Report
Minimum, Average, Maximum IR drop: 1.799V 1.799V 1.800V
    Please refer to ../vdd/ir_linear.gif for more details
Total Static Current Loaded: -0.0019804602488875389A
Number of Violations: 0
    Please refer to ../vdd/ir_limit.gif for more details
Minimum, Average, Maximum Vsrc Current: -0.0019804602488875389A, -0.0019804602488875389A, -0.0019804602488875389A


==============================
EFFECTIVE RESISTANCE ANALYSIS
==============================
Minimum, Average, Maximum Reff: NA, NA, NA


==============================
CURRENT DENSITY ANALYSIS
==============================
Minimum, Average, Maximum J/Jmax:
Number of Violations: 0
    Please refer to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/Reports/vdd/rj.gif for more details


==============================
POWER SWITCH ANALYSIS
==============================
PowerGate Current I/Idsat violations: 
    Please refer to /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/Reports/vdd/pi.gif for more details
Minimum, Average, Maximum I/Idsat (pi): NA, NA, NA
Minimum, Average, Maximum IRdrop Across PowerGate (pv): 0, 0, 0
Power Switch ECO file for Soc Encounter: 


==============================
PACKAGE ANALYSIS
==============================
Voltage Drop Across Package (vu): NA, NA, NA


==============================
CAPACITANCE ANALYSIS
==============================
Decap Optimization method: area  
Total Coupling Capacitance: NA
    Please refer to ../vdd/dd.gif for more details
Grid Coupling Capacitance: NA
Gate Coupling Capacitance (internal): NA
Loading Coupling Capacitance: NA
Capacitance Offered by Placed Decaps: NA
Additional Capacitance Required: 0.000F
    Please refer to ../vdd/dr.gif for more details
Total Feasible Capacitance: 0.000F
Total Leakage Current of Placed Decaps: 0.000A
Total Leakage Current of ECO Decaps: 0.000A
What-if ECO File:   
SoC Encounter ECO File: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/vs2fe_eco.tcl 


==============================
ADDITIONAL FILES
==============================
Instance Voltage File: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/Reports/vdd/vdd.iv
Dynamic IR drop Waveform File (dynamic): 
Effective Instance Voltage File (dynamic): 

Summary: /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/Test/Rail_Analysis/vdd_25C_avg_2/results 


