INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/12_excer953_registor/12_excer953_registor.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/12_excer953_registor/12_excer953_registor.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
