# Digital Logic Lab
This repository contains the answers to logic layout problems with Digital and VHDL code for each class in the semester of the Digital Logic Lab (數位邏輯實習) course, held by Associate Professor [Chao-Cheng Wu](https://www.ee.ntut.edu.tw/teacher/teacher2.php?tsn=79) for first year student in [Department of Electrical Engineering](https://www.ee.ntut.edu.tw/), [National Taipei University of Technology](https://www.ntut.edu.tw/).

# Installation and Usage
To use this repository, simply download or clone this repository, and you will need the followings:
1. [Digital](https://github.com/hneemann/Digital) for simulating logic layouts.
2. [GHDL](http://ghdl.free.fr/) for compiling and executing VHDL program in Digital.  

Each folder represents one class (one week). The `materials.rar` contains the slides used during class (**Not Open Access**).