// Seed: 1569922341
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4
);
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_15 = 32'd24
) (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output logic id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    input wor _id_10,
    output wire id_11
    , id_13
);
  always id_6 = #id_14 id_7;
  logic [1 : -1 'b0] _id_15;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_8,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire [1 : -1  >=  id_15] id_16;
  wire [id_15 : -1] id_17;
  assign id_11 = id_4 ? -1 : id_16;
  wire [id_10 : 1] id_18;
  assign id_6  = id_18 !== id_5;
  assign id_15 = id_16;
  assign id_6  = ~id_18;
  wire [1 : ""] id_19;
  wire id_20;
  logic [-1 'b0 : -1] id_21;
endmodule
