<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='228' type='unsigned int llvm::SIRegisterInfo::getReturnAddressReg(const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2198' u='c' c='_ZNK4llvm16SITargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2746' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4188' u='c' c='_ZNK4llvm16SITargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1668' ll='1671' type='unsigned int llvm::SIRegisterInfo::getReturnAddressReg(const llvm::MachineFunction &amp; MF) const'/>
