module CDMA_leading_sign_17_0(mantissa, rtn);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1;
  wire IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2;
  wire c_h_1_2;
  wire c_h_1_5;
  wire c_h_1_6;
  wire c_h_1_7;
  input [16:0] mantissa;
  output [4:0] rtn;
  assign c_h_1_2 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3 = _013_ & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1;
  assign c_h_1_5 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2;
  assign c_h_1_6 = c_h_1_2 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3;
  assign _000_ = _014_ & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4 = _000_ & c_h_1_5;
  assign c_h_1_7 = c_h_1_6 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl = c_h_1_6 & _025_;
  assign _001_ = c_h_1_2 & _044_;
  assign _002_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 & _046_;
  assign _003_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 & _047_;
  assign _004_ = _028_ & c_h_1_6;
  assign _005_ = _002_ & _029_;
  assign _006_ = _050_ & c_h_1_2;
  assign _007_ = _032_ & _034_;
  assign _008_ = _052_ & c_h_1_5;
  assign _009_ = _036_ & _038_;
  assign _010_ = _039_ & c_h_1_6;
  assign _011_ = _007_ & _040_;
  assign _012_ = _043_ & c_h_1_7;
  assign _013_ = ! mantissa[10:9];
  assign _014_ = ! mantissa[2:1];
  assign _015_ = | mantissa[14:13];
  assign _016_ = | mantissa[16:15];
  assign _017_ = | mantissa[12:11];
  assign _018_ = | mantissa[6:5];
  assign _019_ = | mantissa[8:7];
  assign _020_ = | mantissa[4:3];
  assign _021_ = mantissa[15:14] != 1'b1;
  assign _022_ = mantissa[11:10] != 1'b1;
  assign _023_ = mantissa[7:6] != 1'b1;
  assign _024_ = mantissa[3:2] != 1'b1;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2 = ~ _015_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 = ~ _016_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1 = ~ _017_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2 = ~ _018_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 = ~ _019_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1 = ~ _020_;
  assign _025_ = ~ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4;
  assign _026_ = ~ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3;
  assign _027_ = ~ _001_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl = ~ _045_;
  assign _028_ = ~ _003_;
  assign _029_ = ~ _004_;
  assign _030_ = ~ _005_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl = ~ _048_;
  assign _031_ = ~ _021_;
  assign _032_ = ~ _049_;
  assign _033_ = ~ _022_;
  assign _034_ = ~ _006_;
  assign _035_ = ~ _023_;
  assign _036_ = ~ _051_;
  assign _037_ = ~ _024_;
  assign _038_ = ~ _008_;
  assign _039_ = ~ _009_;
  assign _040_ = ~ _010_;
  assign _041_ = ~ _011_;
  assign _042_ = ~ _053_;
  assign _043_ = ~ mantissa[0];
  assign _044_ = c_h_1_5 | _026_;
  assign _045_ = _027_ | c_h_1_7;
  assign _046_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1 | _015_;
  assign _047_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1 | _018_;
  assign _048_ = _030_ | c_h_1_7;
  assign _049_ = mantissa[16] | _031_;
  assign _050_ = mantissa[12] | _033_;
  assign _051_ = mantissa[8] | _035_;
  assign _052_ = mantissa[4] | _037_;
  assign _053_ = _041_ | c_h_1_7;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl = _042_ | _012_;
  assign rtn = { c_h_1_7, IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl, IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl, IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl, IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl };
endmodule
