

================================================================
== Vitis HLS Report for 'load_tile_to_stream3'
================================================================
* Date:           Tue Oct 28 18:17:18 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- InputTileHread   |        ?|        ?|  2 ~ 3473|          -|          -|        ?|        no|
        | + InputTileWread  |        0|     3471|        13|          -|          -|  0 ~ 267|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2131|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     146|    -|
|Register         |        -|     -|     321|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     321|    2277|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+----+---+----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U147  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                          |                          |        0|   0|  0|   0|    0|
    +-------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln616_fu_269_p2        |         +|   0|  0|   16|           9|           5|
    |add_ln76_1_fu_343_p2       |         +|   0|  0|   16|           9|           4|
    |add_ln76_fu_313_p2         |         +|   0|  0|   16|           9|           4|
    |add_ln77_2_fu_385_p2       |         +|   0|  0|   17|          10|          10|
    |add_ln77_fu_319_p2         |         +|   0|  0|   17|          10|           4|
    |add_ln83_2_fu_482_p2       |         +|   0|  0|   17|          10|          10|
    |add_ln83_fu_329_p2         |         +|   0|  0|   16|           9|           4|
    |add_ln86_1_fu_542_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln86_2_fu_657_p2       |         +|   0|  0|   19|          12|           5|
    |add_ln86_3_fu_709_p2       |         +|   0|  0|   18|          11|           5|
    |add_ln86_4_fu_747_p2       |         +|   0|  0|   19|          12|           6|
    |add_ln86_5_fu_1080_p2      |         +|   0|  0|   23|          16|          16|
    |add_ln86_6_fu_801_p2       |         +|   0|  0|   19|          12|           2|
    |add_ln86_7_fu_811_p2       |         +|   0|  0|   19|          12|           2|
    |add_ln86_8_fu_869_p2       |         +|   0|  0|   13|           6|           2|
    |add_ln86_fu_533_p2         |         +|   0|  0|   27|          20|          20|
    |ix_fu_477_p2               |         +|   0|  0|   18|          11|          11|
    |iy_fu_380_p2               |         +|   0|  0|   18|          11|          11|
    |px_1_fu_467_p2             |         +|   0|  0|   16|           9|           1|
    |py_2_fu_370_p2             |         +|   0|  0|   16|           9|           1|
    |sub_ln86_1_fu_621_p2       |         -|   0|  0|   61|           1|          54|
    |sub_ln86_2_fu_641_p2       |         -|   0|  0|   19|          11|          12|
    |sub_ln86_3_fu_663_p2       |         -|   0|  0|   19|           4|          12|
    |sub_ln86_4_fu_759_p2       |         -|   0|  0|   13|           3|           6|
    |sub_ln86_fu_448_p2         |         -|   0|  0|   26|          19|          19|
    |and_ln86_10_fu_851_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_11_fu_1178_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln86_12_fu_1184_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln86_13_fu_1189_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln86_14_fu_1193_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln86_15_fu_1213_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln86_16_fu_783_p2      |       and|   0|  0|   54|          54|          54|
    |and_ln86_1_fu_1052_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_2_fu_919_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln86_3_fu_925_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln86_4_fu_943_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln86_5_fu_1162_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_6_fu_1111_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_7_fu_1124_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_8_fu_1136_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_9_fu_1142_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln86_fu_1070_p2        |       and|   0|  0|    2|           1|           1|
    |ashr_ln86_fu_1017_p2       |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln76_fu_365_p2        |      icmp|   0|  0|   16|           9|           9|
    |icmp_ln79_fu_410_p2        |      icmp|   0|  0|   17|          10|           8|
    |icmp_ln82_fu_462_p2        |      icmp|   0|  0|   16|           9|           9|
    |icmp_ln85_fu_503_p2        |      icmp|   0|  0|   17|          10|           8|
    |icmp_ln86_10_fu_817_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_11_fu_837_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_12_fu_857_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_13_fu_863_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_14_fu_891_p2     |      icmp|   0|  0|   61|          54|          54|
    |icmp_ln86_15_fu_937_p2     |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln86_16_fu_949_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_1_fu_651_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln86_2_fu_677_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln86_3_fu_990_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_4_fu_687_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_5_fu_703_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln86_6_fu_737_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln86_7_fu_753_p2      |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln86_8_fu_789_p2      |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln86_9_fu_795_p2      |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln86_fu_635_p2        |      icmp|   0|  0|   70|          63|           1|
    |lshr_ln86_1_fu_885_p2      |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln86_2_fu_777_p2      |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln86_fu_879_p2        |      lshr|   0|  0|  159|          54|          54|
    |ap_block_state1            |        or|   0|  0|    2|           1|           1|
    |or_ln86_1_fu_1244_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln86_2_fu_1227_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln86_3_fu_1233_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln86_fu_1064_p2         |        or|   0|  0|    2|           1|           1|
    |ix_1_fu_495_p3             |    select|   0|  0|   10|           1|           1|
    |iy_1_fu_398_p3             |    select|   0|  0|   10|           1|           1|
    |iy_2_fu_416_p3             |    select|   0|  0|    8|           1|           3|
    |s_pix_i_din                |    select|   0|  0|   16|           1|           1|
    |select_ln85_fu_513_p3      |    select|   0|  0|    8|           1|           3|
    |select_ln86_10_fu_1116_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln86_11_fu_1128_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln86_12_fu_911_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln86_13_fu_971_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln86_14_fu_979_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln86_15_fu_1199_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln86_16_fu_1219_p3  |    select|   0|  0|    2|           1|           1|
    |select_ln86_18_fu_765_p3   |    select|   0|  0|    6|           1|           1|
    |select_ln86_19_fu_1250_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln86_1_fu_669_p3    |    select|   0|  0|   11|           1|          12|
    |select_ln86_2_fu_1026_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln86_3_fu_1002_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln86_4_fu_955_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln86_5_fu_963_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln86_6_fu_1156_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln86_7_fu_1258_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln86_8_fu_1047_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln86_9_fu_1100_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln86_fu_627_p3      |    select|   0|  0|   52|           1|          54|
    |th_eff_fu_293_p3           |    select|   0|  0|    8|           1|           8|
    |shl_ln86_fu_1042_p2        |       shl|   0|  0|   35|          16|          16|
    |xor_ln616_fu_287_p2        |       xor|   0|  0|    8|           8|           2|
    |xor_ln86_1_fu_1106_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_2_fu_1167_p2      |       xor|   0|  0|    2|           2|           1|
    |xor_ln86_3_fu_1173_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_4_fu_1207_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_5_fu_1238_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_6_fu_1094_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_7_fu_831_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_8_fu_905_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln86_fu_931_p2         |       xor|   0|  0|    2|           2|           1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2131|         967|         945|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         16|    1|         16|
    |ap_done                |   9|          2|    1|          2|
    |gmem_in_blk_n_AR       |   9|          2|    1|          2|
    |gmem_in_blk_n_R        |   9|          2|    1|          2|
    |h0_c5_blk_n            |   9|          2|    1|          2|
    |px_reg_255             |   9|          2|    9|         18|
    |py_fu_184              |   9|          2|    9|         18|
    |s_pix_i_blk_n          |   9|          2|    1|          2|
    |tw_eff_loc_i_c2_blk_n  |   9|          2|    1|          2|
    |w0_c_blk_n             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 146|         34|   26|         66|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln76_1_reg_1306         |   9|   0|    9|          0|
    |add_ln76_reg_1286           |   9|   0|    9|          0|
    |add_ln77_reg_1291           |  10|   0|   10|          0|
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |bit_select59_i_i_reg_1406   |   1|   0|    1|          0|
    |gmem_in_addr_read_reg_1343  |  32|   0|   32|          0|
    |gmem_in_addr_reg_1337       |  64|   0|   64|          0|
    |icmp_ln86_10_reg_1426       |   1|   0|    1|          0|
    |icmp_ln86_1_reg_1372        |   1|   0|    1|          0|
    |icmp_ln86_2_reg_1384        |   1|   0|    1|          0|
    |icmp_ln86_4_reg_1396        |   1|   0|    1|          0|
    |icmp_ln86_5_reg_1401        |   1|   0|    1|          0|
    |icmp_ln86_6_reg_1411        |   1|   0|    1|          0|
    |icmp_ln86_8_reg_1416        |   1|   0|    1|          0|
    |icmp_ln86_9_reg_1421        |   1|   0|    1|          0|
    |icmp_ln86_reg_1367          |   1|   0|    1|          0|
    |px_1_reg_1332               |   9|   0|    9|          0|
    |px_reg_255                  |   9|   0|    9|          0|
    |py_2_reg_1319               |   9|   0|    9|          0|
    |py_fu_184                   |   9|   0|    9|          0|
    |select_ln86_13_reg_1432     |   1|   0|    1|          0|
    |select_ln86_14_reg_1438     |   1|   0|    1|          0|
    |select_ln86_1_reg_1377      |  12|   0|   12|          0|
    |select_ln86_reg_1362        |  54|   0|   54|          0|
    |sext_ln76_reg_1301          |  11|   0|   11|          0|
    |sext_ln77_reg_1296          |  11|   0|   11|          0|
    |sext_ln82_reg_1324          |  18|   0|   20|          2|
    |sext_ln83_reg_1311          |  10|   0|   10|          0|
    |tmp_75_reg_1354             |   1|   0|    1|          0|
    |trunc_ln86_4_reg_1390       |  16|   0|   16|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 321|   0|  323|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  load_tile_to_stream3|  return value|
|m_axi_gmem_in_AWVALID           |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWREADY           |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWADDR            |  out|   64|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWID              |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWLEN             |  out|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWSIZE            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWBURST           |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWLOCK            |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWCACHE           |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWPROT            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWQOS             |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWREGION          |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_AWUSER            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WVALID            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WREADY            |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WDATA             |  out|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WSTRB             |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WLAST             |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WID               |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_WUSER             |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARVALID           |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARREADY           |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARADDR            |  out|   64|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARID              |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARLEN             |  out|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARSIZE            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARBURST           |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARLOCK            |  out|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARCACHE           |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARPROT            |  out|    3|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARQOS             |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARREGION          |  out|    4|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_ARUSER            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RVALID            |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RREADY            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RDATA             |   in|   32|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RLAST             |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RID               |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RFIFONUM          |   in|    9|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RUSER             |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_RRESP             |   in|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BVALID            |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BREADY            |  out|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BRESP             |   in|    2|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BID               |   in|    1|       m_axi|               gmem_in|       pointer|
|m_axi_gmem_in_BUSER             |   in|    1|       m_axi|               gmem_in|       pointer|
|input_ftmap                     |   in|   64|     ap_none|           input_ftmap|        scalar|
|h0                              |   in|    9|     ap_none|                    h0|        scalar|
|w0                              |   in|    8|     ap_none|                    w0|        scalar|
|p_read                          |   in|    8|     ap_none|                p_read|        scalar|
|s_pix_i_din                     |  out|   16|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_num_data_valid          |   in|   11|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_fifo_cap                |   in|   11|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_full_n                  |   in|    1|     ap_fifo|               s_pix_i|       pointer|
|s_pix_i_write                   |  out|    1|     ap_fifo|               s_pix_i|       pointer|
|tw_eff_loc_i_c2_din             |  out|    8|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_num_data_valid  |   in|    2|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_fifo_cap        |   in|    2|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_full_n          |   in|    1|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|tw_eff_loc_i_c2_write           |  out|    1|     ap_fifo|       tw_eff_loc_i_c2|       pointer|
|w0_c_din                        |  out|    8|     ap_fifo|                  w0_c|       pointer|
|w0_c_num_data_valid             |   in|    3|     ap_fifo|                  w0_c|       pointer|
|w0_c_fifo_cap                   |   in|    3|     ap_fifo|                  w0_c|       pointer|
|w0_c_full_n                     |   in|    1|     ap_fifo|                  w0_c|       pointer|
|w0_c_write                      |  out|    1|     ap_fifo|                  w0_c|       pointer|
|h0_c5_din                       |  out|    9|     ap_fifo|                 h0_c5|       pointer|
|h0_c5_num_data_valid            |   in|    2|     ap_fifo|                 h0_c5|       pointer|
|h0_c5_fifo_cap                  |   in|    2|     ap_fifo|                 h0_c5|       pointer|
|h0_c5_full_n                    |   in|    1|     ap_fifo|                 h0_c5|       pointer|
|h0_c5_write                     |  out|    1|     ap_fifo|                 h0_c5|       pointer|
+--------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 16 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 17 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 18 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 19 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i9P0A, i9 %h0_c5, i9 %h0_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %w0_c, i8 %w0_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tw_eff_loc_i_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.83ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %tw_eff_loc_i_c2, i8 %p_read_2" [src/srcnn.cpp:65->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 26 'write' 'write_ln65' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln616 = add i9 %h0_read, i9 16" [src/srcnn.cpp:616]   --->   Operation 27 'add' 'add_ln616' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln616, i32 8" [src/srcnn.cpp:616]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%trunc_ln615 = trunc i9 %h0_read" [src/srcnn.cpp:615]   --->   Operation 29 'trunc' 'trunc_ln615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%xor_ln616 = xor i8 %trunc_ln615, i8 255" [src/srcnn.cpp:616]   --->   Operation 30 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln616, i8 16" [src/srcnn.cpp:616]   --->   Operation 31 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%w0_cast = zext i8 %w0_read"   --->   Operation 32 'zext' 'w0_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%h0_cast4_i = zext i9 %h0_read"   --->   Operation 33 'zext' 'h0_cast4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_pix_i, void @empty_17, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 65025, void @empty_39, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:70->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 36 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%th_eff_cast = zext i8 %th_eff" [src/srcnn.cpp:616]   --->   Operation 37 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln76 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 38 'add' 'add_ln76' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln77 = add i10 %h0_cast4_i, i10 1018" [src/srcnn.cpp:77->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 39 'add' 'add_ln77' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i10 %add_ln77" [src/srcnn.cpp:77->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 40 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.76ns)   --->   "%add_ln83 = add i9 %w0_cast, i9 506" [src/srcnn.cpp:83->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 41 'add' 'add_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i9 %add_ln83" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 42 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_cast = zext i8 %p_read_2"   --->   Operation 43 'zext' 'p_read_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.76ns)   --->   "%add_ln76_1 = add i9 %p_read_cast, i9 12" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 44 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i9 %add_ln83" [src/srcnn.cpp:83->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 45 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln76 = store i9 0, i9 %py" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 46 'store' 'store_ln76' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body.i" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 47 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 48 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %py_1" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.77ns)   --->   "%icmp_ln76 = icmp_eq  i9 %py_1, i9 %add_ln76" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 50 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%py_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 51 'add' 'py_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body.split.i, void %load_tile_to_stream3.exit" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 52 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 53 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %py_1" [src/srcnn.cpp:77->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 54 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%iy = add i11 %sext_ln77, i11 %zext_ln76" [src/srcnn.cpp:77->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 55 'add' 'iy' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln77_2 = add i10 %add_ln77, i10 %zext_ln77" [src/srcnn.cpp:77->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 56 'add' 'add_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %iy, i32 10" [src/srcnn.cpp:78->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 57 'bitselect' 'tmp_73' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.40ns)   --->   "%iy_1 = select i1 %tmp_73, i10 0, i10 %add_ln77_2" [src/srcnn.cpp:78->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 58 'select' 'iy_1' <Predicate = (!icmp_ln76)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i10 %iy_1" [src/srcnn.cpp:77->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 59 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln79 = icmp_ugt  i10 %iy_1, i10 254" [src/srcnn.cpp:79->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 60 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.39ns)   --->   "%iy_2 = select i1 %icmp_ln79, i8 254, i8 %trunc_ln77" [src/srcnn.cpp:79->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 61 'select' 'iy_2' <Predicate = (!icmp_ln76)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_2, i10 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i18 %shl_ln" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 63 'zext' 'zext_ln86' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln86_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_2, i2 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 64 'bitconcatenate' 'shl_ln86_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i10 %shl_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 65 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.87ns)   --->   "%sub_ln86 = sub i19 %zext_ln86, i19 %zext_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 66 'sub' 'sub_ln86' <Predicate = (!icmp_ln76)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i19 %sub_ln86" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 67 'sext' 'sext_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln82 = br void %for.body10.i" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 68 'br' 'br_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln636 = ret" [src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 69 'ret' 'ret_ln636' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%px = phi i9 0, void %for.body.split.i, i9 %px_1, void %for.body10.split.i_ifconv"   --->   Operation 70 'phi' 'px' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i9 %px" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 71 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 267, i64 0"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_eq  i9 %px, i9 %add_ln76_1" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 73 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.77ns)   --->   "%px_1 = add i9 %px, i9 1" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 74 'add' 'px_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.body10.split.i_ifconv, void %for.inc22.loopexit.i" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 75 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i9 %px" [src/srcnn.cpp:83->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 76 'zext' 'zext_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.77ns)   --->   "%ix = add i11 %sext_ln76, i11 %zext_ln82" [src/srcnn.cpp:83->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 77 'add' 'ix' <Predicate = (!icmp_ln82)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln83_2 = add i10 %sext_ln83, i10 %zext_ln83" [src/srcnn.cpp:83->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 78 'add' 'add_ln83_2' <Predicate = (!icmp_ln82)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %ix, i32 10" [src/srcnn.cpp:84->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 79 'bitselect' 'tmp_74' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.40ns)   --->   "%ix_1 = select i1 %tmp_74, i10 0, i10 %add_ln83_2" [src/srcnn.cpp:84->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 80 'select' 'ix_1' <Predicate = (!icmp_ln82)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.78ns)   --->   "%icmp_ln85 = icmp_ugt  i10 %ix_1, i10 254" [src/srcnn.cpp:85->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 81 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%trunc_ln86 = trunc i10 %ix_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 82 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln85 = select i1 %icmp_ln85, i8 254, i8 %trunc_ln86" [src/srcnn.cpp:85->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 83 'select' 'select_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%shl_ln86_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln85, i2 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 84 'bitconcatenate' 'shl_ln86_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%zext_ln86_2 = zext i10 %shl_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 85 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln86 = add i20 %sext_ln82, i20 %zext_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 86 'add' 'add_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i20 %add_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 87 'sext' 'sext_ln86_3' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln86_1 = add i64 %sext_ln86_3, i64 %input_ftmap_read" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 88 'add' 'add_ln86_1' <Predicate = (!icmp_ln82)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln86_1, i32 2, i32 63" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i62 %trunc_ln" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 90 'sext' 'sext_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 91 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln76 = store i9 %py_2, i9 %py" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 92 'store' 'store_ln76' <Predicate = (icmp_ln82)> <Delay = 0.42>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body.i" [src/srcnn.cpp:76->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 93 'br' 'br_ln76' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 94 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 94 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 95 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 95 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 96 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 96 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 97 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 97 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 98 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 98 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 99 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 99 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 100 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 100 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 101 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_in_addr, i32 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 101 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_in_addr" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 102 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.30>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 103 'bitcast' 'bitcast_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [2/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 104 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.96>
ST_14 : Operation 105 [1/2] (2.30ns)   --->   "%pf = fpext i32 %bitcast_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 105 'fpext' 'pf' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 106 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 107 'trunc' 'trunc_ln86_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 108 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_i = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 109 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i11 %tmp_i" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 110 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln86_2 = trunc i64 %bitcast_ln724" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 111 'trunc' 'trunc_ln86_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln86_4_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 112 'bitconcatenate' 'zext_ln86_4_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i53 %zext_ln86_4_cast" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 113 'zext' 'zext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (1.10ns)   --->   "%sub_ln86_1 = sub i54 0, i54 %zext_ln86_4" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 114 'sub' 'sub_ln86_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.40ns)   --->   "%select_ln86 = select i1 %tmp_75, i54 %sub_ln86_1, i54 %zext_ln86_4" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 115 'select' 'select_ln86' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (1.08ns)   --->   "%icmp_ln86 = icmp_eq  i63 %trunc_ln86_1, i63 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 116 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.80ns)   --->   "%sub_ln86_2 = sub i12 1075, i12 %zext_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 117 'sub' 'sub_ln86_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln86_3 = trunc i12 %sub_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 118 'trunc' 'trunc_ln86_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.80ns)   --->   "%icmp_ln86_1 = icmp_sgt  i12 %sub_ln86_2, i12 14" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 119 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.80ns)   --->   "%add_ln86_2 = add i12 %sub_ln86_2, i12 4082" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 120 'add' 'add_ln86_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.80ns)   --->   "%sub_ln86_3 = sub i12 14, i12 %sub_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 121 'sub' 'sub_ln86_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.37ns)   --->   "%select_ln86_1 = select i1 %icmp_ln86_1, i12 %add_ln86_2, i12 %sub_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 122 'select' 'select_ln86_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.80ns)   --->   "%icmp_ln86_2 = icmp_eq  i12 %sub_ln86_2, i12 14" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 123 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln86_4 = trunc i54 %select_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 124 'trunc' 'trunc_ln86_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.80ns)   --->   "%icmp_ln86_4 = icmp_sgt  i12 %add_ln86_2, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 125 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln86_1, i32 4, i32 11" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 126 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.76ns)   --->   "%icmp_ln86_5 = icmp_eq  i8 %tmp_77, i8 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 127 'icmp' 'icmp_ln86_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.79ns)   --->   "%add_ln86_3 = add i11 %trunc_ln86_3, i11 2033" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 128 'add' 'add_ln86_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln86_6 = zext i11 %add_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 129 'zext' 'zext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%bit_select59_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln86, i32 %zext_ln86_6" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 130 'bitselect' 'bit_select59_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln86_2, i32 4, i32 11" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 131 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.76ns)   --->   "%icmp_ln86_6 = icmp_sgt  i8 %tmp_78, i8 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 132 'icmp' 'icmp_ln86_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln86_8 = trunc i12 %sub_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 133 'trunc' 'trunc_ln86_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.80ns)   --->   "%add_ln86_4 = add i12 %sub_ln86_2, i12 4080" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 134 'add' 'add_ln86_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.80ns)   --->   "%icmp_ln86_7 = icmp_sgt  i12 %add_ln86_4, i12 53" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 135 'icmp' 'icmp_ln86_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.78ns)   --->   "%sub_ln86_4 = sub i6 5, i6 %trunc_ln86_8" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 136 'sub' 'sub_ln86_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln86_2)   --->   "%select_ln86_18 = select i1 %icmp_ln86_7, i6 0, i6 %sub_ln86_4" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 137 'select' 'select_ln86_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln86_2)   --->   "%zext_ln86_8 = zext i6 %select_ln86_18" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 138 'zext' 'zext_ln86_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln86_2 = lshr i54 18014398509481983, i54 %zext_ln86_8" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 139 'lshr' 'lshr_ln86_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln86_8)   --->   "%and_ln86_16 = and i54 %select_ln86, i54 %lshr_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 140 'and' 'and_ln86_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (1.09ns) (out node of the LUT)   --->   "%icmp_ln86_8 = icmp_ne  i54 %and_ln86_16, i54 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 141 'icmp' 'icmp_ln86_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.80ns)   --->   "%icmp_ln86_9 = icmp_slt  i12 %sub_ln86_2, i12 14" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 142 'icmp' 'icmp_ln86_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.80ns)   --->   "%add_ln86_6 = add i12 %sub_ln86_2, i12 2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 143 'add' 'add_ln86_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i12 %add_ln86_6" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 144 'sext' 'sext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.80ns)   --->   "%add_ln86_7 = add i12 %sub_ln86_2, i12 3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 145 'add' 'add_ln86_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.80ns)   --->   "%icmp_ln86_10 = icmp_slt  i12 %add_ln86_6, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 146 'icmp' 'icmp_ln86_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln86_6, i32 11" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 147 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.28ns)   --->   "%xor_ln86_7 = xor i1 %tmp_82, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 148 'xor' 'xor_ln86_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.80ns)   --->   "%icmp_ln86_11 = icmp_ult  i12 %add_ln86_6, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 149 'icmp' 'icmp_ln86_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%tobool_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln86, i32 %sext_ln86_4" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 150 'bitselect' 'tobool_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.28ns)   --->   "%and_ln86_10 = and i1 %icmp_ln86_11, i1 %tobool_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 151 'and' 'and_ln86_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.80ns)   --->   "%icmp_ln86_12 = icmp_slt  i12 %add_ln86_7, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 152 'icmp' 'icmp_ln86_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.80ns)   --->   "%icmp_ln86_13 = icmp_ult  i12 %add_ln86_7, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 153 'icmp' 'icmp_ln86_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.78ns)   --->   "%add_ln86_8 = add i6 %trunc_ln86_8, i6 3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 154 'add' 'add_ln86_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln86_10 = zext i6 %add_ln86_8" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 155 'zext' 'zext_ln86_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (1.50ns)   --->   "%lshr_ln86 = lshr i54 %select_ln86, i54 %zext_ln86_10" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 156 'lshr' 'lshr_ln86' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.73ns)   --->   "%lshr_ln86_1 = lshr i54 18014398509481983, i54 %zext_ln86_10" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 157 'lshr' 'lshr_ln86_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (1.09ns)   --->   "%icmp_ln86_14 = icmp_eq  i54 %lshr_ln86, i54 %lshr_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 158 'icmp' 'icmp_ln86_14' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_3)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln86_7, i32 11" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 159 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_3)   --->   "%xor_ln86_8 = xor i1 %tmp_83, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 160 'xor' 'xor_ln86_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_3)   --->   "%select_ln86_12 = select i1 %icmp_ln86_13, i1 %icmp_ln86_14, i1 %xor_ln86_8" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 161 'select' 'select_ln86_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.28ns)   --->   "%and_ln86_2 = and i1 %icmp_ln86_12, i1 %xor_ln86_7" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 162 'and' 'and_ln86_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln86_3 = and i1 %select_ln86_12, i1 %and_ln86_10" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 163 'and' 'and_ln86_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.28ns)   --->   "%xor_ln86 = xor i1 %and_ln86_10, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 164 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (1.09ns)   --->   "%icmp_ln86_15 = icmp_eq  i54 %lshr_ln86, i54 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 165 'icmp' 'icmp_ln86_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_14)   --->   "%and_ln86_4 = and i1 %icmp_ln86_15, i1 %xor_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 166 'and' 'and_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.80ns)   --->   "%icmp_ln86_16 = icmp_eq  i12 %add_ln86_7, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 167 'icmp' 'icmp_ln86_16' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_13)   --->   "%select_ln86_4 = select i1 %icmp_ln86_16, i1 %and_ln86_10, i1 %xor_ln86_7" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 168 'select' 'select_ln86_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_14)   --->   "%select_ln86_5 = select i1 %icmp_ln86_16, i1 %xor_ln86, i1 %xor_ln86_7" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 169 'select' 'select_ln86_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln86_13 = select i1 %and_ln86_2, i1 %and_ln86_3, i1 %select_ln86_4" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 170 'select' 'select_ln86_13' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln86_14 = select i1 %and_ln86_2, i1 %and_ln86_4, i1 %select_ln86_5" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 171 'select' 'select_ln86_14' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.39>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 172 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i12 %select_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 173 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.80ns)   --->   "%icmp_ln86_3 = icmp_ult  i12 %select_ln86_1, i12 54" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 174 'icmp' 'icmp_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_2)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_in_addr_read, i32 31" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 175 'bitselect' 'tmp_76' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_2)   --->   "%select_ln86_3 = select i1 %tmp_76, i16 65535, i16 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 176 'select' 'select_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i12 %select_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 177 'sext' 'sext_ln86_6' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln86_5 = zext i32 %sext_ln86_6" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 178 'zext' 'zext_ln86_5' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (1.50ns)   --->   "%ashr_ln86 = ashr i54 %select_ln86, i54 %zext_ln86_5" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 179 'ashr' 'ashr_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_2)   --->   "%trunc_ln86_5 = trunc i54 %ashr_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 180 'trunc' 'trunc_ln86_5' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln86_2 = select i1 %icmp_ln86_3, i16 %trunc_ln86_5, i16 %select_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 181 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%trunc_ln86_6 = trunc i16 %select_ln86_2" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 182 'trunc' 'trunc_ln86_6' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln86_1cast = trunc i31 %sext_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 183 'trunc' 'sext_ln86_1cast' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.90ns)   --->   "%shl_ln86 = shl i16 %trunc_ln86_4, i16 %sext_ln86_1cast" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 184 'shl' 'shl_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%select_ln86_8 = select i1 %icmp_ln86_4, i1 %tmp_75, i1 %bit_select59_i_i" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 185 'select' 'select_ln86_8' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%and_ln86_1 = and i1 %icmp_ln86_6, i1 %icmp_ln86_8" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 186 'and' 'and_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_9)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln86_2, i32 15" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 187 'bitselect' 'tmp_79' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%or_ln86 = or i1 %trunc_ln86_6, i1 %and_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 188 'or' 'or_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln86 = and i1 %or_ln86, i1 %select_ln86_8" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 189 'and' 'and_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_5)   --->   "%zext_ln86_9 = zext i1 %and_ln86" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 190 'zext' 'zext_ln86_9' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln86_5 = add i16 %select_ln86_2, i16 %zext_ln86_9" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 191 'add' 'add_ln86_5' <Predicate = (!icmp_ln86)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_9)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln86_5, i32 15" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 192 'bitselect' 'tmp_80' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_9)   --->   "%xor_ln86_6 = xor i1 %tmp_80, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 193 'xor' 'xor_ln86_6' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_10)   --->   "%select_ln86_9 = select i1 %icmp_ln86_2, i16 %trunc_ln86_4, i16 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 194 'select' 'select_ln86_9' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_6)   --->   "%xor_ln86_1 = xor i1 %icmp_ln86_2, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 195 'xor' 'xor_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln86_6 = and i1 %icmp_ln86_1, i1 %xor_ln86_1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 196 'and' 'and_ln86_6' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln86_10 = select i1 %and_ln86_6, i16 %add_ln86_5, i16 %select_ln86_9" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 197 'select' 'select_ln86_10' <Predicate = (!icmp_ln86)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_11)   --->   "%and_ln86_7 = and i1 %icmp_ln86_9, i1 %icmp_ln86_5" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 198 'and' 'and_ln86_7' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln86_11 = select i1 %and_ln86_7, i16 %shl_ln86, i16 %select_ln86_10" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 199 'select' 'select_ln86_11' <Predicate = (!icmp_ln86)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln86_9)   --->   "%and_ln86_8 = and i1 %tmp_79, i1 %xor_ln86_6" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 200 'and' 'and_ln86_8' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln86_9 = and i1 %and_ln86_8, i1 %and_ln86_6" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 201 'and' 'and_ln86_9' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_15)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln86_11, i32 15" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 202 'bitselect' 'tmp_81' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln86_6 = select i1 %and_ln86_9, i1 %select_ln86_13, i1 %select_ln86_14" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 203 'select' 'select_ln86_6' <Predicate = (!icmp_ln86)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86_2)   --->   "%and_ln86_5 = and i1 %and_ln86_9, i1 %select_ln86_13" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 204 'and' 'and_ln86_5' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln86_2 = xor i1 %and_ln86_5, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 205 'xor' 'xor_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [1/1] (0.28ns)   --->   "%xor_ln86_3 = xor i1 %icmp_ln86_10, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 206 'xor' 'xor_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_15)   --->   "%and_ln86_11 = and i1 %tmp_81, i1 %xor_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 207 'and' 'and_ln86_11' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_15)   --->   "%and_ln86_12 = and i1 %and_ln86_11, i1 %tmp_75" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 208 'and' 'and_ln86_12' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.28ns)   --->   "%and_ln86_13 = and i1 %icmp_ln86_10, i1 %tmp_75" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 209 'and' 'and_ln86_13' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_15)   --->   "%and_ln86_14 = and i1 %and_ln86_13, i1 %select_ln86_6" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 210 'and' 'and_ln86_14' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln86_15 = select i1 %and_ln86_14, i1 %xor_ln86_2, i1 %and_ln86_12" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 211 'select' 'select_ln86_15' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln86_1)   --->   "%xor_ln86_4 = xor i1 %select_ln86_6, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 212 'xor' 'xor_ln86_4' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln86_1)   --->   "%and_ln86_15 = and i1 %and_ln86_13, i1 %xor_ln86_4" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 213 'and' 'and_ln86_15' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln86_1)   --->   "%select_ln86_16 = select i1 %and_ln86_15, i1 %xor_ln86_2, i1 %select_ln86_15" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 214 'select' 'select_ln86_16' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86_5)   --->   "%or_ln86_2 = or i1 %select_ln86_6, i1 %xor_ln86_3" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 215 'or' 'or_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node xor_ln86_5)   --->   "%or_ln86_3 = or i1 %or_ln86_2, i1 %tmp_75" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 216 'or' 'or_ln86_3' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln86_5 = xor i1 %or_ln86_3, i1 1" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 217 'xor' 'xor_ln86_5' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln86_1 = or i1 %select_ln86_16, i1 %xor_ln86_5" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 218 'or' 'or_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_17)   --->   "%select_ln86_19 = select i1 %xor_ln86_5, i16 65535, i16 0" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 219 'select' 'select_ln86_19' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln86_17)   --->   "%select_ln86_7 = select i1 %or_ln86_1, i16 %select_ln86_19, i16 %select_ln86_11" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 220 'select' 'select_ln86_7' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln86_17 = select i1 %icmp_ln86, i16 0, i16 %select_ln86_7" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 221 'select' 'select_ln86_17' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 222 [1/1] (1.75ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %s_pix_i, i16 %select_ln86_17" [src/srcnn.cpp:86->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 222 'write' 'write_ln86' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1024> <FIFO>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.body10.i" [src/srcnn.cpp:82->src/srcnn.cpp:636->src/srcnn.cpp:623]   --->   Operation 223 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_pix_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tw_eff_loc_i_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0_c5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
py                    (alloca           ) [ 0111111111111111]
p_read_2              (read             ) [ 0000000000000000]
w0_read               (read             ) [ 0000000000000000]
h0_read               (read             ) [ 0000000000000000]
input_ftmap_read      (read             ) [ 0011111111111111]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
write_ln0             (write            ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
write_ln0             (write            ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
write_ln65            (write            ) [ 0000000000000000]
add_ln616             (add              ) [ 0000000000000000]
tmp                   (bitselect        ) [ 0000000000000000]
trunc_ln615           (trunc            ) [ 0000000000000000]
xor_ln616             (xor              ) [ 0000000000000000]
th_eff                (select           ) [ 0000000000000000]
w0_cast               (zext             ) [ 0000000000000000]
h0_cast4_i            (zext             ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specpipeline_ln70     (specpipeline     ) [ 0000000000000000]
th_eff_cast           (zext             ) [ 0000000000000000]
add_ln76              (add              ) [ 0011111111111111]
add_ln77              (add              ) [ 0011111111111111]
sext_ln77             (sext             ) [ 0011111111111111]
add_ln83              (add              ) [ 0000000000000000]
sext_ln76             (sext             ) [ 0011111111111111]
p_read_cast           (zext             ) [ 0000000000000000]
add_ln76_1            (add              ) [ 0011111111111111]
sext_ln83             (sext             ) [ 0011111111111111]
store_ln76            (store            ) [ 0000000000000000]
br_ln76               (br               ) [ 0000000000000000]
py_1                  (load             ) [ 0000000000000000]
zext_ln76             (zext             ) [ 0000000000000000]
icmp_ln76             (icmp             ) [ 0011111111111111]
py_2                  (add              ) [ 0001111111111111]
br_ln76               (br               ) [ 0000000000000000]
specloopname_ln76     (specloopname     ) [ 0000000000000000]
zext_ln77             (zext             ) [ 0000000000000000]
iy                    (add              ) [ 0000000000000000]
add_ln77_2            (add              ) [ 0000000000000000]
tmp_73                (bitselect        ) [ 0000000000000000]
iy_1                  (select           ) [ 0000000000000000]
trunc_ln77            (trunc            ) [ 0000000000000000]
icmp_ln79             (icmp             ) [ 0000000000000000]
iy_2                  (select           ) [ 0000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000]
zext_ln86             (zext             ) [ 0000000000000000]
shl_ln86_1            (bitconcatenate   ) [ 0000000000000000]
zext_ln86_1           (zext             ) [ 0000000000000000]
sub_ln86              (sub              ) [ 0000000000000000]
sext_ln82             (sext             ) [ 0001111111111111]
br_ln82               (br               ) [ 0011111111111111]
ret_ln636             (ret              ) [ 0000000000000000]
px                    (phi              ) [ 0001000000000000]
zext_ln82             (zext             ) [ 0000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
icmp_ln82             (icmp             ) [ 0011111111111111]
px_1                  (add              ) [ 0011111111111111]
br_ln82               (br               ) [ 0000000000000000]
zext_ln83             (zext             ) [ 0000000000000000]
ix                    (add              ) [ 0000000000000000]
add_ln83_2            (add              ) [ 0000000000000000]
tmp_74                (bitselect        ) [ 0000000000000000]
ix_1                  (select           ) [ 0000000000000000]
icmp_ln85             (icmp             ) [ 0000000000000000]
trunc_ln86            (trunc            ) [ 0000000000000000]
select_ln85           (select           ) [ 0000000000000000]
shl_ln86_2            (bitconcatenate   ) [ 0000000000000000]
zext_ln86_2           (zext             ) [ 0000000000000000]
add_ln86              (add              ) [ 0000000000000000]
sext_ln86_3           (sext             ) [ 0000000000000000]
add_ln86_1            (add              ) [ 0000000000000000]
trunc_ln              (partselect       ) [ 0000000000000000]
sext_ln86             (sext             ) [ 0000000000000000]
gmem_in_addr          (getelementptr    ) [ 0000111111111000]
store_ln76            (store            ) [ 0000000000000000]
br_ln76               (br               ) [ 0000000000000000]
gmem_in_load_req      (readreq          ) [ 0000000000000000]
gmem_in_addr_read     (read             ) [ 0000000000000111]
bitcast_ln86          (bitcast          ) [ 0000000000000010]
pf                    (fpext            ) [ 0000000000000000]
bitcast_ln724         (bitcast          ) [ 0000000000000000]
trunc_ln86_1          (trunc            ) [ 0000000000000000]
tmp_75                (bitselect        ) [ 0000000000000001]
tmp_i                 (partselect       ) [ 0000000000000000]
zext_ln86_3           (zext             ) [ 0000000000000000]
trunc_ln86_2          (trunc            ) [ 0000000000000000]
zext_ln86_4_cast      (bitconcatenate   ) [ 0000000000000000]
zext_ln86_4           (zext             ) [ 0000000000000000]
sub_ln86_1            (sub              ) [ 0000000000000000]
select_ln86           (select           ) [ 0000000000000001]
icmp_ln86             (icmp             ) [ 0000000000000001]
sub_ln86_2            (sub              ) [ 0000000000000000]
trunc_ln86_3          (trunc            ) [ 0000000000000000]
icmp_ln86_1           (icmp             ) [ 0000000000000001]
add_ln86_2            (add              ) [ 0000000000000000]
sub_ln86_3            (sub              ) [ 0000000000000000]
select_ln86_1         (select           ) [ 0000000000000001]
icmp_ln86_2           (icmp             ) [ 0000000000000001]
trunc_ln86_4          (trunc            ) [ 0000000000000001]
icmp_ln86_4           (icmp             ) [ 0000000000000001]
tmp_77                (partselect       ) [ 0000000000000000]
icmp_ln86_5           (icmp             ) [ 0000000000000001]
add_ln86_3            (add              ) [ 0000000000000000]
zext_ln86_6           (zext             ) [ 0000000000000000]
bit_select59_i_i      (bitselect        ) [ 0000000000000001]
tmp_78                (partselect       ) [ 0000000000000000]
icmp_ln86_6           (icmp             ) [ 0000000000000001]
trunc_ln86_8          (trunc            ) [ 0000000000000000]
add_ln86_4            (add              ) [ 0000000000000000]
icmp_ln86_7           (icmp             ) [ 0000000000000000]
sub_ln86_4            (sub              ) [ 0000000000000000]
select_ln86_18        (select           ) [ 0000000000000000]
zext_ln86_8           (zext             ) [ 0000000000000000]
lshr_ln86_2           (lshr             ) [ 0000000000000000]
and_ln86_16           (and              ) [ 0000000000000000]
icmp_ln86_8           (icmp             ) [ 0000000000000001]
icmp_ln86_9           (icmp             ) [ 0000000000000001]
add_ln86_6            (add              ) [ 0000000000000000]
sext_ln86_4           (sext             ) [ 0000000000000000]
add_ln86_7            (add              ) [ 0000000000000000]
icmp_ln86_10          (icmp             ) [ 0000000000000001]
tmp_82                (bitselect        ) [ 0000000000000000]
xor_ln86_7            (xor              ) [ 0000000000000000]
icmp_ln86_11          (icmp             ) [ 0000000000000000]
tobool_i_i            (bitselect        ) [ 0000000000000000]
and_ln86_10           (and              ) [ 0000000000000000]
icmp_ln86_12          (icmp             ) [ 0000000000000000]
icmp_ln86_13          (icmp             ) [ 0000000000000000]
add_ln86_8            (add              ) [ 0000000000000000]
zext_ln86_10          (zext             ) [ 0000000000000000]
lshr_ln86             (lshr             ) [ 0000000000000000]
lshr_ln86_1           (lshr             ) [ 0000000000000000]
icmp_ln86_14          (icmp             ) [ 0000000000000000]
tmp_83                (bitselect        ) [ 0000000000000000]
xor_ln86_8            (xor              ) [ 0000000000000000]
select_ln86_12        (select           ) [ 0000000000000000]
and_ln86_2            (and              ) [ 0000000000000000]
and_ln86_3            (and              ) [ 0000000000000000]
xor_ln86              (xor              ) [ 0000000000000000]
icmp_ln86_15          (icmp             ) [ 0000000000000000]
and_ln86_4            (and              ) [ 0000000000000000]
icmp_ln86_16          (icmp             ) [ 0000000000000000]
select_ln86_4         (select           ) [ 0000000000000000]
select_ln86_5         (select           ) [ 0000000000000000]
select_ln86_13        (select           ) [ 0000000000000001]
select_ln86_14        (select           ) [ 0000000000000001]
specloopname_ln82     (specloopname     ) [ 0000000000000000]
sext_ln86_1           (sext             ) [ 0000000000000000]
icmp_ln86_3           (icmp             ) [ 0000000000000000]
tmp_76                (bitselect        ) [ 0000000000000000]
select_ln86_3         (select           ) [ 0000000000000000]
sext_ln86_6           (sext             ) [ 0000000000000000]
zext_ln86_5           (zext             ) [ 0000000000000000]
ashr_ln86             (ashr             ) [ 0000000000000000]
trunc_ln86_5          (trunc            ) [ 0000000000000000]
select_ln86_2         (select           ) [ 0000000000000000]
trunc_ln86_6          (trunc            ) [ 0000000000000000]
sext_ln86_1cast       (trunc            ) [ 0000000000000000]
shl_ln86              (shl              ) [ 0000000000000000]
select_ln86_8         (select           ) [ 0000000000000000]
and_ln86_1            (and              ) [ 0000000000000000]
tmp_79                (bitselect        ) [ 0000000000000000]
or_ln86               (or               ) [ 0000000000000000]
and_ln86              (and              ) [ 0000000000000000]
zext_ln86_9           (zext             ) [ 0000000000000000]
add_ln86_5            (add              ) [ 0000000000000000]
tmp_80                (bitselect        ) [ 0000000000000000]
xor_ln86_6            (xor              ) [ 0000000000000000]
select_ln86_9         (select           ) [ 0000000000000000]
xor_ln86_1            (xor              ) [ 0000000000000000]
and_ln86_6            (and              ) [ 0000000000000000]
select_ln86_10        (select           ) [ 0000000000000000]
and_ln86_7            (and              ) [ 0000000000000000]
select_ln86_11        (select           ) [ 0000000000000000]
and_ln86_8            (and              ) [ 0000000000000000]
and_ln86_9            (and              ) [ 0000000000000000]
tmp_81                (bitselect        ) [ 0000000000000000]
select_ln86_6         (select           ) [ 0000000000000000]
and_ln86_5            (and              ) [ 0000000000000000]
xor_ln86_2            (xor              ) [ 0000000000000000]
xor_ln86_3            (xor              ) [ 0000000000000000]
and_ln86_11           (and              ) [ 0000000000000000]
and_ln86_12           (and              ) [ 0000000000000000]
and_ln86_13           (and              ) [ 0000000000000000]
and_ln86_14           (and              ) [ 0000000000000000]
select_ln86_15        (select           ) [ 0000000000000000]
xor_ln86_4            (xor              ) [ 0000000000000000]
and_ln86_15           (and              ) [ 0000000000000000]
select_ln86_16        (select           ) [ 0000000000000000]
or_ln86_2             (or               ) [ 0000000000000000]
or_ln86_3             (or               ) [ 0000000000000000]
xor_ln86_5            (xor              ) [ 0000000000000000]
or_ln86_1             (or               ) [ 0000000000000000]
select_ln86_19        (select           ) [ 0000000000000000]
select_ln86_7         (select           ) [ 0000000000000000]
select_ln86_17        (select           ) [ 0000000000000000]
write_ln86            (write            ) [ 0000000000000000]
br_ln82               (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_pix_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_pix_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tw_eff_loc_i_c2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff_loc_i_c2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w0_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="h0_c5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_c5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="py_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_2_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="w0_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="h0_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_ftmap_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln0_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="9" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln0_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln65_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_readreq_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_in_load_req/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="gmem_in_addr_read_read_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="9"/>
<pin id="246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_in_addr_read/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln86_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="16" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/15 "/>
</bind>
</comp>

<comp id="255" class="1005" name="px_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="px (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="px_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="px/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="pf/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln616_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln615_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln615/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xor_ln616_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln616/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="th_eff_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="w0_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="h0_cast4_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h0_cast4_i/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="th_eff_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="th_eff_cast/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln76_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln77_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln77_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln83_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln76_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_read_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read_cast/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln76_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln83_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln76_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="9" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="py_1_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="1"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln76_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln76_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="1"/>
<pin id="368" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="py_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="py_2/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln77_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="iy_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="1"/>
<pin id="382" dir="0" index="1" bw="9" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iy/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln77_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="1"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_73_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="iy_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="10" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln77_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln79_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="iy_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="18" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln86_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="18" slack="0"/>
<pin id="434" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="shl_ln86_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln86_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln86_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="10" slack="0"/>
<pin id="446" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln86_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="18" slack="0"/>
<pin id="450" dir="0" index="1" bw="10" slack="0"/>
<pin id="451" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln82_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="19" slack="0"/>
<pin id="456" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln82_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln82_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="2"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="px_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="px_1/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln83_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="ix_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="2"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln83_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="2"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_2/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_74_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="11" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="ix_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="0" index="2" bw="10" slack="0"/>
<pin id="499" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix_1/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln85_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="trunc_ln86_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln85_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="shl_ln86_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln86_2/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln86_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln86_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="19" slack="1"/>
<pin id="535" dir="0" index="1" bw="10" slack="0"/>
<pin id="536" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln86_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="20" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_3/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln86_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="20" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="2"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="62" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="3" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln86_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="62" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="gmem_in_addr_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln76_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="1"/>
<pin id="569" dir="0" index="1" bw="9" slack="2"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bitcast_ln86_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln86/13 "/>
</bind>
</comp>

<comp id="575" class="1004" name="bitcast_ln724_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln724/14 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln86_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/14 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_75_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="0" index="2" bw="7" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_i_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="0" index="2" bw="7" slack="0"/>
<pin id="595" dir="0" index="3" bw="7" slack="0"/>
<pin id="596" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/14 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln86_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="0"/>
<pin id="603" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_3/14 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln86_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_2/14 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln86_4_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="53" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="0" index="2" bw="52" slack="0"/>
<pin id="613" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln86_4_cast/14 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln86_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="53" slack="0"/>
<pin id="619" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_4/14 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln86_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="53" slack="0"/>
<pin id="624" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86_1/14 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln86_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="54" slack="0"/>
<pin id="630" dir="0" index="2" bw="54" slack="0"/>
<pin id="631" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/14 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln86_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="63" slack="0"/>
<pin id="637" dir="0" index="1" bw="63" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sub_ln86_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="0"/>
<pin id="643" dir="0" index="1" bw="11" slack="0"/>
<pin id="644" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86_2/14 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln86_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="12" slack="0"/>
<pin id="649" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_3/14 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln86_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="0"/>
<pin id="653" dir="0" index="1" bw="12" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_1/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln86_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="0"/>
<pin id="660" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_2/14 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sub_ln86_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="12" slack="0"/>
<pin id="666" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86_3/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln86_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="12" slack="0"/>
<pin id="672" dir="0" index="2" bw="12" slack="0"/>
<pin id="673" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/14 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln86_2_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="0"/>
<pin id="679" dir="0" index="1" bw="12" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_2/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="trunc_ln86_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="54" slack="0"/>
<pin id="685" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_4/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln86_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_4/14 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_77_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="12" slack="0"/>
<pin id="696" dir="0" index="2" bw="4" slack="0"/>
<pin id="697" dir="0" index="3" bw="5" slack="0"/>
<pin id="698" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_77/14 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln86_5_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_5/14 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln86_3_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="0" index="1" bw="5" slack="0"/>
<pin id="712" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_3/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln86_6_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_6/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bit_select59_i_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="54" slack="0"/>
<pin id="722" dir="0" index="2" bw="11" slack="0"/>
<pin id="723" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_select59_i_i/14 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_78_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="12" slack="0"/>
<pin id="730" dir="0" index="2" bw="4" slack="0"/>
<pin id="731" dir="0" index="3" bw="5" slack="0"/>
<pin id="732" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/14 "/>
</bind>
</comp>

<comp id="737" class="1004" name="icmp_ln86_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_6/14 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln86_8_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="12" slack="0"/>
<pin id="745" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_8/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln86_4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_4/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln86_7_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="0"/>
<pin id="755" dir="0" index="1" bw="12" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_7/14 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sub_ln86_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="4" slack="0"/>
<pin id="761" dir="0" index="1" bw="6" slack="0"/>
<pin id="762" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86_4/14 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln86_18_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="6" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_18/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln86_8_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="0"/>
<pin id="775" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_8/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lshr_ln86_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="6" slack="0"/>
<pin id="780" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln86_2/14 "/>
</bind>
</comp>

<comp id="783" class="1004" name="and_ln86_16_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="54" slack="0"/>
<pin id="785" dir="0" index="1" bw="54" slack="0"/>
<pin id="786" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_16/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln86_8_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="54" slack="0"/>
<pin id="791" dir="0" index="1" bw="54" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_8/14 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln86_9_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="12" slack="0"/>
<pin id="797" dir="0" index="1" bw="12" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_9/14 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln86_6_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="0"/>
<pin id="803" dir="0" index="1" bw="3" slack="0"/>
<pin id="804" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_6/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sext_ln86_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_4/14 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln86_7_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_7/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln86_10_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="0" index="1" bw="12" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_10/14 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_82_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="12" slack="0"/>
<pin id="826" dir="0" index="2" bw="5" slack="0"/>
<pin id="827" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/14 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln86_7_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_7/14 "/>
</bind>
</comp>

<comp id="837" class="1004" name="icmp_ln86_11_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="0"/>
<pin id="839" dir="0" index="1" bw="12" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_11/14 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tobool_i_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="54" slack="0"/>
<pin id="846" dir="0" index="2" bw="12" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tobool_i_i/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="and_ln86_10_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_10/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln86_12_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="0"/>
<pin id="859" dir="0" index="1" bw="12" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_12/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln86_13_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="12" slack="0"/>
<pin id="865" dir="0" index="1" bw="12" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_13/14 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln86_8_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="0"/>
<pin id="871" dir="0" index="1" bw="3" slack="0"/>
<pin id="872" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_8/14 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln86_10_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="0"/>
<pin id="877" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_10/14 "/>
</bind>
</comp>

<comp id="879" class="1004" name="lshr_ln86_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="54" slack="0"/>
<pin id="881" dir="0" index="1" bw="6" slack="0"/>
<pin id="882" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln86/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="lshr_ln86_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="6" slack="0"/>
<pin id="888" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln86_1/14 "/>
</bind>
</comp>

<comp id="891" class="1004" name="icmp_ln86_14_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="54" slack="0"/>
<pin id="893" dir="0" index="1" bw="54" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_14/14 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_83_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="12" slack="0"/>
<pin id="900" dir="0" index="2" bw="5" slack="0"/>
<pin id="901" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/14 "/>
</bind>
</comp>

<comp id="905" class="1004" name="xor_ln86_8_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_8/14 "/>
</bind>
</comp>

<comp id="911" class="1004" name="select_ln86_12_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="0" index="2" bw="1" slack="0"/>
<pin id="915" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_12/14 "/>
</bind>
</comp>

<comp id="919" class="1004" name="and_ln86_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_2/14 "/>
</bind>
</comp>

<comp id="925" class="1004" name="and_ln86_3_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_3/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="xor_ln86_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="icmp_ln86_15_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="54" slack="0"/>
<pin id="939" dir="0" index="1" bw="54" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_15/14 "/>
</bind>
</comp>

<comp id="943" class="1004" name="and_ln86_4_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_4/14 "/>
</bind>
</comp>

<comp id="949" class="1004" name="icmp_ln86_16_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="12" slack="0"/>
<pin id="951" dir="0" index="1" bw="12" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_16/14 "/>
</bind>
</comp>

<comp id="955" class="1004" name="select_ln86_4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_4/14 "/>
</bind>
</comp>

<comp id="963" class="1004" name="select_ln86_5_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="1" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_5/14 "/>
</bind>
</comp>

<comp id="971" class="1004" name="select_ln86_13_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_13/14 "/>
</bind>
</comp>

<comp id="979" class="1004" name="select_ln86_14_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="1" slack="0"/>
<pin id="982" dir="0" index="2" bw="1" slack="0"/>
<pin id="983" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_14/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln86_1_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="1"/>
<pin id="989" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_1/15 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln86_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="12" slack="1"/>
<pin id="992" dir="0" index="1" bw="12" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86_3/15 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_76_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="3"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/15 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln86_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="16" slack="0"/>
<pin id="1005" dir="0" index="2" bw="16" slack="0"/>
<pin id="1006" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_3/15 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln86_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="12" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_6/15 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln86_5_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="0"/>
<pin id="1015" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_5/15 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="ashr_ln86_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="54" slack="1"/>
<pin id="1019" dir="0" index="1" bw="32" slack="0"/>
<pin id="1020" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln86/15 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="trunc_ln86_5_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="54" slack="0"/>
<pin id="1024" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_5/15 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="select_ln86_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="0"/>
<pin id="1029" dir="0" index="2" bw="16" slack="0"/>
<pin id="1030" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/15 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="trunc_ln86_6_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="16" slack="0"/>
<pin id="1036" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_6/15 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln86_1cast_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="12" slack="0"/>
<pin id="1040" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln86_1cast/15 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="shl_ln86_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="0" index="1" bw="16" slack="0"/>
<pin id="1045" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln86/15 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="select_ln86_8_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="0" index="1" bw="1" slack="1"/>
<pin id="1050" dir="0" index="2" bw="1" slack="1"/>
<pin id="1051" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_8/15 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="and_ln86_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="1"/>
<pin id="1054" dir="0" index="1" bw="1" slack="1"/>
<pin id="1055" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_1/15 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_79_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="16" slack="0"/>
<pin id="1059" dir="0" index="2" bw="5" slack="0"/>
<pin id="1060" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/15 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="or_ln86_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/15 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="and_ln86_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/15 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="zext_ln86_9_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_9/15 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="add_ln86_5_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_5/15 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_80_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="16" slack="0"/>
<pin id="1089" dir="0" index="2" bw="5" slack="0"/>
<pin id="1090" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/15 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="xor_ln86_6_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_6/15 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="select_ln86_9_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="0" index="1" bw="16" slack="1"/>
<pin id="1103" dir="0" index="2" bw="16" slack="0"/>
<pin id="1104" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_9/15 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="xor_ln86_1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="1"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_1/15 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="and_ln86_6_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="1"/>
<pin id="1113" dir="0" index="1" bw="1" slack="0"/>
<pin id="1114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_6/15 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="select_ln86_10_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="16" slack="0"/>
<pin id="1119" dir="0" index="2" bw="16" slack="0"/>
<pin id="1120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_10/15 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="and_ln86_7_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="0" index="1" bw="1" slack="1"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_7/15 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="select_ln86_11_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="16" slack="0"/>
<pin id="1131" dir="0" index="2" bw="16" slack="0"/>
<pin id="1132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_11/15 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="and_ln86_8_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="0"/>
<pin id="1138" dir="0" index="1" bw="1" slack="0"/>
<pin id="1139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_8/15 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="and_ln86_9_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_9/15 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_81_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="16" slack="0"/>
<pin id="1151" dir="0" index="2" bw="5" slack="0"/>
<pin id="1152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/15 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="select_ln86_6_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="1"/>
<pin id="1159" dir="0" index="2" bw="1" slack="1"/>
<pin id="1160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_6/15 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="and_ln86_5_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="1"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_5/15 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="xor_ln86_2_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_2/15 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="xor_ln86_3_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_3/15 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="and_ln86_11_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_11/15 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="and_ln86_12_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="1" slack="1"/>
<pin id="1187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_12/15 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="and_ln86_13_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="0" index="1" bw="1" slack="1"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_13/15 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="and_ln86_14_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_14/15 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="select_ln86_15_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="0" index="2" bw="1" slack="0"/>
<pin id="1203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_15/15 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="xor_ln86_4_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_4/15 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="and_ln86_15_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_15/15 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="select_ln86_16_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="0" index="2" bw="1" slack="0"/>
<pin id="1223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_16/15 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="or_ln86_2_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86_2/15 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="or_ln86_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="1"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86_3/15 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="xor_ln86_5_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86_5/15 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="or_ln86_1_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="1" slack="0"/>
<pin id="1247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86_1/15 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="select_ln86_19_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="0"/>
<pin id="1252" dir="0" index="1" bw="16" slack="0"/>
<pin id="1253" dir="0" index="2" bw="16" slack="0"/>
<pin id="1254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_19/15 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="select_ln86_7_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="16" slack="0"/>
<pin id="1261" dir="0" index="2" bw="16" slack="0"/>
<pin id="1262" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_7/15 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="select_ln86_17_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="1"/>
<pin id="1268" dir="0" index="1" bw="16" slack="0"/>
<pin id="1269" dir="0" index="2" bw="16" slack="0"/>
<pin id="1270" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_17/15 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="py_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="9" slack="0"/>
<pin id="1276" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="1281" class="1005" name="input_ftmap_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="64" slack="2"/>
<pin id="1283" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="add_ln76_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="9" slack="1"/>
<pin id="1288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="add_ln77_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="10" slack="1"/>
<pin id="1293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="sext_ln77_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="11" slack="1"/>
<pin id="1298" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="sext_ln76_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="2"/>
<pin id="1303" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln76 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="add_ln76_1_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="9" slack="2"/>
<pin id="1308" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln76_1 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="sext_ln83_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="10" slack="2"/>
<pin id="1313" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln83 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="py_2_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="9" slack="1"/>
<pin id="1321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="py_2 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="sext_ln82_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="20" slack="1"/>
<pin id="1326" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln82 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="px_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="9" slack="0"/>
<pin id="1334" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="gmem_in_addr_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="1343" class="1005" name="gmem_in_addr_read_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="1"/>
<pin id="1345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr_read "/>
</bind>
</comp>

<comp id="1349" class="1005" name="bitcast_ln86_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="1"/>
<pin id="1351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln86 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_75_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="1"/>
<pin id="1356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="select_ln86_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="54" slack="1"/>
<pin id="1364" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="icmp_ln86_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="icmp_ln86_1_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_1 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="select_ln86_1_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="12" slack="1"/>
<pin id="1379" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_1 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="icmp_ln86_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_2 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="trunc_ln86_4_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="16" slack="1"/>
<pin id="1392" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln86_4 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="icmp_ln86_4_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_4 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="icmp_ln86_5_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="1" slack="1"/>
<pin id="1403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_5 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="bit_select59_i_i_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="1"/>
<pin id="1408" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bit_select59_i_i "/>
</bind>
</comp>

<comp id="1411" class="1005" name="icmp_ln86_6_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_6 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="icmp_ln86_8_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_8 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="icmp_ln86_9_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="1"/>
<pin id="1423" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_9 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="icmp_ln86_10_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86_10 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="select_ln86_13_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_13 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="select_ln86_14_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="1"/>
<pin id="1440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="200" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="194" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="188" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="110" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="112" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="182" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="273"><net_src comp="200" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="200" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="275" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="194" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="200" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="293" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="305" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="301" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="74" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="188" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="329" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="358" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="358" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="361" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="376" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="380" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="86" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="88" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="385" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="398" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="90" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="406" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="94" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="416" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="88" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="96" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="416" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="98" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="432" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="259" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="259" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="471"><net_src comp="259" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="259" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="458" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="473" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="477" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="500"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="88" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="482" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="495" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="503" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="92" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="96" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="513" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="98" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="532"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="106" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="108" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="560"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="0" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="578"><net_src comp="266" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="114" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="575" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="108" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="597"><net_src comp="116" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="575" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="118" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="120" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="591" pin="4"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="575" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="124" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="605" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="126" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="583" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="617" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="579" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="128" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="130" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="601" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="641" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="132" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="641" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="134" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="132" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="641" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="651" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="641" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="132" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="627" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="657" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="136" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="138" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="669" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="140" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="142" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="707"><net_src comp="693" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="144" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="647" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="146" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="148" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="627" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="715" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="733"><net_src comp="138" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="641" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="140" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="142" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="741"><net_src comp="727" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="144" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="641" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="641" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="150" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="152" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="154" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="743" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="753" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="156" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="759" pin="2"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="765" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="158" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="627" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="783" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="126" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="641" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="132" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="641" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="160" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="641" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="162" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="801" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="136" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="164" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="801" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="142" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="124" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="801" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="136" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="148" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="627" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="807" pin="1"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="837" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="843" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="811" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="136" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="811" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="136" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="743" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="166" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="627" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="158" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="875" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="879" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="164" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="811" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="142" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="909"><net_src comp="897" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="124" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="916"><net_src comp="863" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="891" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="905" pin="2"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="857" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="831" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="911" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="851" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="851" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="124" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="879" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="126" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="931" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="811" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="136" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="949" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="851" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="831" pin="2"/><net_sink comp="955" pin=2"/></net>

<net id="968"><net_src comp="949" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="931" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="831" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="976"><net_src comp="919" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="925" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="955" pin="3"/><net_sink comp="971" pin=2"/></net>

<net id="984"><net_src comp="919" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="943" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="963" pin="3"/><net_sink comp="979" pin=2"/></net>

<net id="994"><net_src comp="136" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="170" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="172" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1007"><net_src comp="995" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="174" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="176" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1031"><net_src comp="990" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1022" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="1002" pin="3"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1026" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="987" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1061"><net_src comp="178" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="1026" pin="3"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="180" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1068"><net_src comp="1034" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1052" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1047" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1084"><net_src comp="1026" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1091"><net_src comp="178" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="180" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1098"><net_src comp="1086" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="124" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1105"><net_src comp="176" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1110"><net_src comp="124" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1106" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1121"><net_src comp="1111" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="1080" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="1100" pin="3"/><net_sink comp="1116" pin=2"/></net>

<net id="1133"><net_src comp="1124" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1134"><net_src comp="1042" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1135"><net_src comp="1116" pin="3"/><net_sink comp="1128" pin=2"/></net>

<net id="1140"><net_src comp="1056" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1094" pin="2"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1111" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1153"><net_src comp="178" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1128" pin="3"/><net_sink comp="1148" pin=1"/></net>

<net id="1155"><net_src comp="180" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1161"><net_src comp="1142" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1166"><net_src comp="1142" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1171"><net_src comp="1162" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="124" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="124" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="1148" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1173" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1197"><net_src comp="1189" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1156" pin="3"/><net_sink comp="1193" pin=1"/></net>

<net id="1204"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1205"><net_src comp="1167" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1206"><net_src comp="1184" pin="2"/><net_sink comp="1199" pin=2"/></net>

<net id="1211"><net_src comp="1156" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="124" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1189" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1224"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="1167" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="1199" pin="3"/><net_sink comp="1219" pin=2"/></net>

<net id="1231"><net_src comp="1156" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1173" pin="2"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1242"><net_src comp="1233" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="124" pin="0"/><net_sink comp="1238" pin=1"/></net>

<net id="1248"><net_src comp="1219" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1255"><net_src comp="1238" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="174" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1257"><net_src comp="176" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1263"><net_src comp="1244" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="1250" pin="3"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="1128" pin="3"/><net_sink comp="1258" pin=2"/></net>

<net id="1271"><net_src comp="176" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1272"><net_src comp="1258" pin="3"/><net_sink comp="1266" pin=2"/></net>

<net id="1273"><net_src comp="1266" pin="3"/><net_sink comp="248" pin=2"/></net>

<net id="1277"><net_src comp="184" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1280"><net_src comp="1274" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1284"><net_src comp="206" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1289"><net_src comp="313" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1294"><net_src comp="319" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1299"><net_src comp="325" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1304"><net_src comp="335" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1309"><net_src comp="343" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="1314"><net_src comp="349" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1322"><net_src comp="370" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1327"><net_src comp="454" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1335"><net_src comp="467" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1340"><net_src comp="561" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1346"><net_src comp="243" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1352"><net_src comp="571" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1357"><net_src comp="583" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1361"><net_src comp="1354" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1365"><net_src comp="627" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1370"><net_src comp="635" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1375"><net_src comp="651" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1380"><net_src comp="669" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1383"><net_src comp="1377" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1387"><net_src comp="677" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1389"><net_src comp="1384" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1393"><net_src comp="683" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1399"><net_src comp="687" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1404"><net_src comp="703" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1409"><net_src comp="719" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1047" pin=2"/></net>

<net id="1414"><net_src comp="737" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1419"><net_src comp="789" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1424"><net_src comp="795" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1429"><net_src comp="817" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1435"><net_src comp="971" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="1162" pin=1"/></net>

<net id="1441"><net_src comp="979" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_in | {}
	Port: s_pix_i | {15 }
	Port: tw_eff_loc_i_c2 | {1 }
	Port: w0_c | {1 }
	Port: h0_c5 | {1 }
 - Input state : 
	Port: load_tile_to_stream3 : gmem_in | {4 5 6 7 8 9 10 11 12 }
	Port: load_tile_to_stream3 : input_ftmap | {1 }
	Port: load_tile_to_stream3 : h0 | {1 }
	Port: load_tile_to_stream3 : w0 | {1 }
	Port: load_tile_to_stream3 : p_read | {1 }
  - Chain level:
	State 1
		tmp : 1
		xor_ln616 : 1
		th_eff : 1
		th_eff_cast : 2
		add_ln76 : 3
		add_ln77 : 1
		sext_ln77 : 2
		add_ln83 : 1
		sext_ln76 : 2
		add_ln76_1 : 1
		sext_ln83 : 2
		store_ln76 : 1
	State 2
		zext_ln76 : 1
		icmp_ln76 : 1
		py_2 : 1
		br_ln76 : 2
		zext_ln77 : 1
		iy : 2
		add_ln77_2 : 2
		tmp_73 : 3
		iy_1 : 4
		trunc_ln77 : 5
		icmp_ln79 : 5
		iy_2 : 6
		shl_ln : 7
		zext_ln86 : 8
		shl_ln86_1 : 7
		zext_ln86_1 : 8
		sub_ln86 : 9
		sext_ln82 : 10
	State 3
		zext_ln82 : 1
		icmp_ln82 : 1
		px_1 : 1
		br_ln82 : 2
		zext_ln83 : 1
		ix : 2
		add_ln83_2 : 2
		tmp_74 : 3
		ix_1 : 4
		icmp_ln85 : 5
		trunc_ln86 : 5
		select_ln85 : 6
		shl_ln86_2 : 7
		zext_ln86_2 : 8
		add_ln86 : 9
		sext_ln86_3 : 10
		add_ln86_1 : 11
		trunc_ln : 12
		sext_ln86 : 13
		gmem_in_addr : 14
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		pf : 1
	State 14
		bitcast_ln724 : 1
		trunc_ln86_1 : 2
		tmp_75 : 2
		tmp_i : 2
		zext_ln86_3 : 3
		trunc_ln86_2 : 2
		zext_ln86_4_cast : 3
		zext_ln86_4 : 4
		sub_ln86_1 : 5
		select_ln86 : 6
		icmp_ln86 : 3
		sub_ln86_2 : 4
		trunc_ln86_3 : 5
		icmp_ln86_1 : 5
		add_ln86_2 : 5
		sub_ln86_3 : 5
		select_ln86_1 : 6
		icmp_ln86_2 : 5
		trunc_ln86_4 : 7
		icmp_ln86_4 : 6
		tmp_77 : 7
		icmp_ln86_5 : 8
		add_ln86_3 : 6
		zext_ln86_6 : 7
		bit_select59_i_i : 8
		tmp_78 : 5
		icmp_ln86_6 : 6
		trunc_ln86_8 : 5
		add_ln86_4 : 5
		icmp_ln86_7 : 6
		sub_ln86_4 : 6
		select_ln86_18 : 7
		zext_ln86_8 : 8
		lshr_ln86_2 : 9
		and_ln86_16 : 10
		icmp_ln86_8 : 10
		icmp_ln86_9 : 5
		add_ln86_6 : 5
		sext_ln86_4 : 6
		add_ln86_7 : 5
		icmp_ln86_10 : 6
		tmp_82 : 6
		xor_ln86_7 : 7
		icmp_ln86_11 : 6
		tobool_i_i : 7
		and_ln86_10 : 8
		icmp_ln86_12 : 6
		icmp_ln86_13 : 6
		add_ln86_8 : 6
		zext_ln86_10 : 7
		lshr_ln86 : 8
		lshr_ln86_1 : 8
		icmp_ln86_14 : 9
		tmp_83 : 6
		xor_ln86_8 : 7
		select_ln86_12 : 10
		and_ln86_2 : 7
		and_ln86_3 : 11
		xor_ln86 : 8
		icmp_ln86_15 : 9
		and_ln86_4 : 8
		icmp_ln86_16 : 6
		select_ln86_4 : 8
		select_ln86_5 : 8
		select_ln86_13 : 11
		select_ln86_14 : 9
	State 15
		select_ln86_3 : 1
		zext_ln86_5 : 1
		ashr_ln86 : 2
		trunc_ln86_5 : 3
		select_ln86_2 : 4
		trunc_ln86_6 : 5
		sext_ln86_1cast : 1
		shl_ln86 : 2
		tmp_79 : 5
		or_ln86 : 6
		and_ln86 : 6
		zext_ln86_9 : 6
		add_ln86_5 : 7
		tmp_80 : 8
		xor_ln86_6 : 9
		select_ln86_10 : 8
		select_ln86_11 : 9
		and_ln86_8 : 9
		and_ln86_9 : 9
		tmp_81 : 10
		select_ln86_6 : 9
		and_ln86_5 : 9
		xor_ln86_2 : 9
		and_ln86_11 : 11
		and_ln86_12 : 11
		and_ln86_14 : 10
		select_ln86_15 : 9
		xor_ln86_4 : 10
		and_ln86_15 : 10
		select_ln86_16 : 10
		or_ln86_2 : 10
		or_ln86_3 : 10
		xor_ln86_5 : 10
		or_ln86_1 : 11
		select_ln86_19 : 10
		select_ln86_7 : 11
		select_ln86_17 : 12
		write_ln86 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln76_fu_365       |    0    |    16   |
|          |        icmp_ln79_fu_410       |    0    |    17   |
|          |        icmp_ln82_fu_462       |    0    |    16   |
|          |        icmp_ln85_fu_503       |    0    |    17   |
|          |        icmp_ln86_fu_635       |    0    |    70   |
|          |       icmp_ln86_1_fu_651      |    0    |    19   |
|          |       icmp_ln86_2_fu_677      |    0    |    19   |
|          |       icmp_ln86_4_fu_687      |    0    |    19   |
|          |       icmp_ln86_5_fu_703      |    0    |    15   |
|          |       icmp_ln86_6_fu_737      |    0    |    15   |
|   icmp   |       icmp_ln86_7_fu_753      |    0    |    19   |
|          |       icmp_ln86_8_fu_789      |    0    |    61   |
|          |       icmp_ln86_9_fu_795      |    0    |    19   |
|          |      icmp_ln86_10_fu_817      |    0    |    19   |
|          |      icmp_ln86_11_fu_837      |    0    |    19   |
|          |      icmp_ln86_12_fu_857      |    0    |    19   |
|          |      icmp_ln86_13_fu_863      |    0    |    19   |
|          |      icmp_ln86_14_fu_891      |    0    |    61   |
|          |      icmp_ln86_15_fu_937      |    0    |    61   |
|          |      icmp_ln86_16_fu_949      |    0    |    19   |
|          |       icmp_ln86_3_fu_990      |    0    |    19   |
|----------|-------------------------------|---------|---------|
|          |        add_ln616_fu_269       |    0    |    16   |
|          |        add_ln76_fu_313        |    0    |    15   |
|          |        add_ln77_fu_319        |    0    |    16   |
|          |        add_ln83_fu_329        |    0    |    15   |
|          |       add_ln76_1_fu_343       |    0    |    15   |
|          |          py_2_fu_370          |    0    |    16   |
|          |           iy_fu_380           |    0    |    17   |
|          |       add_ln77_2_fu_385       |    0    |    17   |
|          |          px_1_fu_467          |    0    |    16   |
|    add   |           ix_fu_477           |    0    |    16   |
|          |       add_ln83_2_fu_482       |    0    |    16   |
|          |        add_ln86_fu_533        |    0    |    26   |
|          |       add_ln86_1_fu_542       |    0    |    71   |
|          |       add_ln86_2_fu_657       |    0    |    19   |
|          |       add_ln86_3_fu_709       |    0    |    18   |
|          |       add_ln86_4_fu_747       |    0    |    19   |
|          |       add_ln86_6_fu_801       |    0    |    19   |
|          |       add_ln86_7_fu_811       |    0    |    19   |
|          |       add_ln86_8_fu_869       |    0    |    13   |
|          |       add_ln86_5_fu_1080      |    0    |    23   |
|----------|-------------------------------|---------|---------|
|          |         th_eff_fu_293         |    0    |    8    |
|          |          iy_1_fu_398          |    0    |    10   |
|          |          iy_2_fu_416          |    0    |    8    |
|          |          ix_1_fu_495          |    0    |    10   |
|          |       select_ln85_fu_513      |    0    |    8    |
|          |       select_ln86_fu_627      |    0    |    52   |
|          |      select_ln86_1_fu_669     |    0    |    11   |
|          |     select_ln86_18_fu_765     |    0    |    6    |
|          |     select_ln86_12_fu_911     |    0    |    2    |
|          |      select_ln86_4_fu_955     |    0    |    2    |
|          |      select_ln86_5_fu_963     |    0    |    2    |
|          |     select_ln86_13_fu_971     |    0    |    2    |
|  select  |     select_ln86_14_fu_979     |    0    |    2    |
|          |     select_ln86_3_fu_1002     |    0    |    16   |
|          |     select_ln86_2_fu_1026     |    0    |    16   |
|          |     select_ln86_8_fu_1047     |    0    |    2    |
|          |     select_ln86_9_fu_1100     |    0    |    16   |
|          |     select_ln86_10_fu_1116    |    0    |    16   |
|          |     select_ln86_11_fu_1128    |    0    |    16   |
|          |     select_ln86_6_fu_1156     |    0    |    2    |
|          |     select_ln86_15_fu_1199    |    0    |    2    |
|          |     select_ln86_16_fu_1219    |    0    |    2    |
|          |     select_ln86_19_fu_1250    |    0    |    16   |
|          |     select_ln86_7_fu_1258     |    0    |    16   |
|          |     select_ln86_17_fu_1266    |    0    |    16   |
|----------|-------------------------------|---------|---------|
|          |       lshr_ln86_2_fu_777      |    0    |    13   |
|   lshr   |        lshr_ln86_fu_879       |    0    |   159   |
|          |       lshr_ln86_1_fu_885      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   ashr   |       ashr_ln86_fu_1017       |    0    |   159   |
|----------|-------------------------------|---------|---------|
|          |        sub_ln86_fu_448        |    0    |    25   |
|          |       sub_ln86_1_fu_621       |    0    |    60   |
|    sub   |       sub_ln86_2_fu_641       |    0    |    19   |
|          |       sub_ln86_3_fu_663       |    0    |    19   |
|          |       sub_ln86_4_fu_759       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |       and_ln86_16_fu_783      |    0    |    54   |
|          |       and_ln86_10_fu_851      |    0    |    2    |
|          |       and_ln86_2_fu_919       |    0    |    2    |
|          |       and_ln86_3_fu_925       |    0    |    2    |
|          |       and_ln86_4_fu_943       |    0    |    2    |
|          |       and_ln86_1_fu_1052      |    0    |    2    |
|          |        and_ln86_fu_1070       |    0    |    2    |
|          |       and_ln86_6_fu_1111      |    0    |    2    |
|    and   |       and_ln86_7_fu_1124      |    0    |    2    |
|          |       and_ln86_8_fu_1136      |    0    |    2    |
|          |       and_ln86_9_fu_1142      |    0    |    2    |
|          |       and_ln86_5_fu_1162      |    0    |    2    |
|          |      and_ln86_11_fu_1178      |    0    |    2    |
|          |      and_ln86_12_fu_1184      |    0    |    2    |
|          |      and_ln86_13_fu_1189      |    0    |    2    |
|          |      and_ln86_14_fu_1193      |    0    |    2    |
|          |      and_ln86_15_fu_1213      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln86_fu_1042       |    0    |    35   |
|----------|-------------------------------|---------|---------|
|          |        xor_ln616_fu_287       |    0    |    8    |
|          |       xor_ln86_7_fu_831       |    0    |    2    |
|          |       xor_ln86_8_fu_905       |    0    |    2    |
|          |        xor_ln86_fu_931        |    0    |    2    |
|    xor   |       xor_ln86_6_fu_1094      |    0    |    2    |
|          |       xor_ln86_1_fu_1106      |    0    |    2    |
|          |       xor_ln86_2_fu_1167      |    0    |    2    |
|          |       xor_ln86_3_fu_1173      |    0    |    2    |
|          |       xor_ln86_4_fu_1207      |    0    |    2    |
|          |       xor_ln86_5_fu_1238      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        or_ln86_fu_1064        |    0    |    2    |
|    or    |       or_ln86_2_fu_1227       |    0    |    2    |
|          |       or_ln86_3_fu_1233       |    0    |    2    |
|          |       or_ln86_1_fu_1244       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read_2_read_fu_188     |    0    |    0    |
|          |      w0_read_read_fu_194      |    0    |    0    |
|   read   |      h0_read_read_fu_200      |    0    |    0    |
|          |  input_ftmap_read_read_fu_206 |    0    |    0    |
|          | gmem_in_addr_read_read_fu_243 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     write_ln0_write_fu_212    |    0    |    0    |
|   write  |     write_ln0_write_fu_220    |    0    |    0    |
|          |    write_ln65_write_fu_228    |    0    |    0    |
|          |    write_ln86_write_fu_248    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_236      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   fpext  |           grp_fu_266          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_275          |    0    |    0    |
|          |         tmp_73_fu_390         |    0    |    0    |
|          |         tmp_74_fu_487         |    0    |    0    |
|          |         tmp_75_fu_583         |    0    |    0    |
|          |    bit_select59_i_i_fu_719    |    0    |    0    |
| bitselect|         tmp_82_fu_823         |    0    |    0    |
|          |       tobool_i_i_fu_843       |    0    |    0    |
|          |         tmp_83_fu_897         |    0    |    0    |
|          |         tmp_76_fu_995         |    0    |    0    |
|          |         tmp_79_fu_1056        |    0    |    0    |
|          |         tmp_80_fu_1086        |    0    |    0    |
|          |         tmp_81_fu_1148        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln615_fu_283      |    0    |    0    |
|          |       trunc_ln77_fu_406       |    0    |    0    |
|          |       trunc_ln86_fu_509       |    0    |    0    |
|          |      trunc_ln86_1_fu_579      |    0    |    0    |
|          |      trunc_ln86_2_fu_605      |    0    |    0    |
|   trunc  |      trunc_ln86_3_fu_647      |    0    |    0    |
|          |      trunc_ln86_4_fu_683      |    0    |    0    |
|          |      trunc_ln86_8_fu_743      |    0    |    0    |
|          |      trunc_ln86_5_fu_1022     |    0    |    0    |
|          |      trunc_ln86_6_fu_1034     |    0    |    0    |
|          |    sext_ln86_1cast_fu_1038    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         w0_cast_fu_301        |    0    |    0    |
|          |       h0_cast4_i_fu_305       |    0    |    0    |
|          |       th_eff_cast_fu_309      |    0    |    0    |
|          |       p_read_cast_fu_339      |    0    |    0    |
|          |        zext_ln76_fu_361       |    0    |    0    |
|          |        zext_ln77_fu_376       |    0    |    0    |
|          |        zext_ln86_fu_432       |    0    |    0    |
|          |       zext_ln86_1_fu_444      |    0    |    0    |
|   zext   |        zext_ln82_fu_458       |    0    |    0    |
|          |        zext_ln83_fu_473       |    0    |    0    |
|          |       zext_ln86_2_fu_529      |    0    |    0    |
|          |       zext_ln86_3_fu_601      |    0    |    0    |
|          |       zext_ln86_4_fu_617      |    0    |    0    |
|          |       zext_ln86_6_fu_715      |    0    |    0    |
|          |       zext_ln86_8_fu_773      |    0    |    0    |
|          |      zext_ln86_10_fu_875      |    0    |    0    |
|          |      zext_ln86_5_fu_1013      |    0    |    0    |
|          |      zext_ln86_9_fu_1076      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln77_fu_325       |    0    |    0    |
|          |        sext_ln76_fu_335       |    0    |    0    |
|          |        sext_ln83_fu_349       |    0    |    0    |
|          |        sext_ln82_fu_454       |    0    |    0    |
|   sext   |       sext_ln86_3_fu_538      |    0    |    0    |
|          |        sext_ln86_fu_557       |    0    |    0    |
|          |       sext_ln86_4_fu_807      |    0    |    0    |
|          |       sext_ln86_1_fu_987      |    0    |    0    |
|          |      sext_ln86_6_fu_1010      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln_fu_424         |    0    |    0    |
|bitconcatenate|       shl_ln86_1_fu_436       |    0    |    0    |
|          |       shl_ln86_2_fu_521       |    0    |    0    |
|          |    zext_ln86_4_cast_fu_609    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        trunc_ln_fu_547        |    0    |    0    |
|partselect|          tmp_i_fu_591         |    0    |    0    |
|          |         tmp_77_fu_693         |    0    |    0    |
|          |         tmp_78_fu_727         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1854  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln76_1_reg_1306   |    9   |
|     add_ln76_reg_1286    |    9   |
|     add_ln77_reg_1291    |   10   |
| bit_select59_i_i_reg_1406|    1   |
|   bitcast_ln86_reg_1349  |   32   |
|gmem_in_addr_read_reg_1343|   32   |
|   gmem_in_addr_reg_1337  |   32   |
|   icmp_ln86_10_reg_1426  |    1   |
|   icmp_ln86_1_reg_1372   |    1   |
|   icmp_ln86_2_reg_1384   |    1   |
|   icmp_ln86_4_reg_1396   |    1   |
|   icmp_ln86_5_reg_1401   |    1   |
|   icmp_ln86_6_reg_1411   |    1   |
|   icmp_ln86_8_reg_1416   |    1   |
|   icmp_ln86_9_reg_1421   |    1   |
|    icmp_ln86_reg_1367    |    1   |
| input_ftmap_read_reg_1281|   64   |
|       px_1_reg_1332      |    9   |
|        px_reg_255        |    9   |
|       py_2_reg_1319      |    9   |
|        py_reg_1274       |    9   |
|  select_ln86_13_reg_1432 |    1   |
|  select_ln86_14_reg_1438 |    1   |
|  select_ln86_1_reg_1377  |   12   |
|   select_ln86_reg_1362   |   54   |
|    sext_ln76_reg_1301    |   11   |
|    sext_ln77_reg_1296    |   11   |
|    sext_ln82_reg_1324    |   20   |
|    sext_ln83_reg_1311    |   10   |
|      tmp_75_reg_1354     |    1   |
|   trunc_ln86_4_reg_1390  |   16   |
+--------------------------+--------+
|           Total          |   371  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_266 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1854  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   371  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   371  |  1863  |
+-----------+--------+--------+--------+
