[{"name": "\u8303\u80b2\u6210", "email": "skystar@ntut.edu.tw", "latestUpdate": "2019-12-10 12:02:32", "objective": "\u5167\u5bb9\u5305\u542b\uff1a1. \u6578\u4f4d\u96fb\u8def\u7c21\u4ecb; 2. HDL Design; 3. \u6578\u4f4d\u96fb\u5b50\u5e73\u53f0\u7c21\u4ecb; 4.\u6578\u4f4d\u96fb\u8def\u5be6\u9a57", "schedule": "\u7b2c1\u9031 \u6578\u4f4d\u96fb\u8def\u7c21\u4ecb\r\n\u7b2c2\u9031 NC Verilog Lab 1 WorkStation Practice\r\n\u7b2c3\u9031 NC Verilog Lab 2 MUX Design\r\n\u7b2c4\u9031 NC Verilog Lab 3 ALU & Modeling Delay\r\n\u7b2c5\u9031 NC Verilog Lab 4 Testbench of ALU\r\n\u7b2c6\u9031 NC Verilog Lab 5 Memory Design\r\n\u7b2c7\u9031 NC Verilog Lab 6 Bit-stream Pattern Detector\r\n\u7b2c8\u9031 NC Verilog Lab 7 Two Ports Read/Write Memory Design\r\n\u7b2c9\u9031 NC Verilog Lab\r\n\u7b2c10\u9031 \u6578\u4f4d\u96fb\u5b50\u5e73\u53f0\u7c21\u4ecb\r\n\u7b2c11\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(1)\r\n\u7b2c12\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(2)\r\n\u7b2c13\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(3)\r\n\u7b2c14\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(4)\r\n\u7b2c15\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(5)\r\n\u7b2c16\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(6)\r\n\u7b2c17\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(7)\r\n\u7b2c18\u9031 \u6578\u4f4d\u96fb\u8def\u5be6\u9a57(8)", "scorePolicy": "\u6578\u4f4d\u5be6\u9a57\u6210\u679c\u9a57\u6536  60%\r\n\u6578\u4f4d\u96fb\u8def\u5be6\u9a57\u5831\u544a  30% \r\n\u4e0a\u8ab2\u8868\u73fe\u8207\u51fa\u7f3a\u5e2d  10%", "materials": "1.\u81ea\u884c\u7de8\u64b0\u6559\u6750\r\n2.CIC\u6559\u6750", "foreignLanguageTextbooks": true}]