<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\V850\ddr_test\Hynix_400MHz\impl\gwsynthesis\ddr3_1v4_hs.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\V850\ddr_test\Hynix_400MHz\src\ddr3_1v4_hs.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\git\V850\ddr_test\Hynix_400MHz\src\ddr3_1v4_hs.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Dec 30 23:46:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>30773</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>19664</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>mem400</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk </td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk_x1</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2 </td>
<td>mem400</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>247.601(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem400</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_x1</td>
<td>100.000(MHz)</td>
<td>118.756(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem400</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem400</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.579</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle1_s0/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.054</td>
<td>8.303</td>
</tr>
<tr>
<td>2</td>
<td>1.796</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_IDLE_s2/D</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>0.043</td>
<td>8.097</td>
</tr>
<tr>
<td>3</td>
<td>1.893</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[102]_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>7.845</td>
</tr>
<tr>
<td>4</td>
<td>1.893</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[99]_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>7.845</td>
</tr>
<tr>
<td>5</td>
<td>1.902</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[78]_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.058</td>
<td>7.845</td>
</tr>
<tr>
<td>6</td>
<td>1.902</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[75]_s0/CE</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.058</td>
<td>7.845</td>
</tr>
<tr>
<td>7</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>8</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>9</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>10</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>11</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>12</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>13</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>14</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>15</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>16</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>19</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>20</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>21</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>22</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>23</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[1]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>24</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[0]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>25</td>
<td>2.004</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[2]</td>
<td>mem400:[R]</td>
<td>mem400:[R]</td>
<td>2.500</td>
<td>0.000</td>
<td>0.496</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.140</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_193_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.195</td>
</tr>
<tr>
<td>2</td>
<td>0.140</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_192_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.195</td>
</tr>
<tr>
<td>3</td>
<td>0.143</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.175</td>
</tr>
<tr>
<td>4</td>
<td>0.144</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_164_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[2]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.195</td>
</tr>
<tr>
<td>5</td>
<td>0.144</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_183_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[3]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.195</td>
</tr>
<tr>
<td>6</td>
<td>0.153</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[0]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.195</td>
</tr>
<tr>
<td>7</td>
<td>0.153</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_181_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[1]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.195</td>
</tr>
<tr>
<td>8</td>
<td>0.189</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[15]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.235</td>
</tr>
<tr>
<td>9</td>
<td>0.189</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_28_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[14]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.235</td>
</tr>
<tr>
<td>10</td>
<td>0.189</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_175_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.235</td>
</tr>
<tr>
<td>11</td>
<td>0.189</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_174_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.235</td>
</tr>
<tr>
<td>12</td>
<td>0.189</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_196_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[16]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.235</td>
</tr>
<tr>
<td>13</td>
<td>0.189</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_120_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.235</td>
</tr>
<tr>
<td>14</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_38_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[2]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>15</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_15_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[1]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>16</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_166_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[4]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>17</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_165_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[3]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>18</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_188_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>19</td>
<td>0.193</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_117_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[9]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>20</td>
<td>0.194</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/gowin_replicate_reg_oserdes_d_rr[25]_1/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/D0</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.298</td>
</tr>
<tr>
<td>21</td>
<td>0.197</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_70_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/DI[16]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.235</td>
</tr>
<tr>
<td>22</td>
<td>0.201</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_31_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[13]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>23</td>
<td>0.201</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[12]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>0.237</td>
</tr>
<tr>
<td>24</td>
<td>0.205</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_22_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[8]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>25</td>
<td>0.205</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_21_s0/Q</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[7]</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>4.929</td>
</tr>
<tr>
<td>2</td>
<td>4.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>4.929</td>
</tr>
<tr>
<td>3</td>
<td>4.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>4.929</td>
</tr>
<tr>
<td>4</td>
<td>4.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>4.929</td>
</tr>
<tr>
<td>5</td>
<td>4.811</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.087</td>
<td>4.929</td>
</tr>
<tr>
<td>6</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>7</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>8</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>9</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>10</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>11</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>12</td>
<td>5.233</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.509</td>
</tr>
<tr>
<td>13</td>
<td>5.243</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.099</td>
<td>4.509</td>
</tr>
<tr>
<td>14</td>
<td>5.243</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.099</td>
<td>4.509</td>
</tr>
<tr>
<td>15</td>
<td>5.243</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.099</td>
<td>4.509</td>
</tr>
<tr>
<td>16</td>
<td>5.410</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.332</td>
</tr>
<tr>
<td>17</td>
<td>5.410</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.332</td>
</tr>
<tr>
<td>18</td>
<td>5.410</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.332</td>
</tr>
<tr>
<td>19</td>
<td>5.410</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.090</td>
<td>4.332</td>
</tr>
<tr>
<td>20</td>
<td>5.653</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.080</td>
<td>4.080</td>
</tr>
<tr>
<td>21</td>
<td>5.778</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.092</td>
<td>3.966</td>
</tr>
<tr>
<td>22</td>
<td>5.778</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.092</td>
<td>3.966</td>
</tr>
<tr>
<td>23</td>
<td>5.778</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.092</td>
<td>3.966</td>
</tr>
<tr>
<td>24</td>
<td>5.778</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.092</td>
<td>3.966</td>
</tr>
<tr>
<td>25</td>
<td>5.798</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>10.000</td>
<td>-0.049</td>
<td>3.904</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.578</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.537</td>
</tr>
<tr>
<td>2</td>
<td>1.582</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.537</td>
</tr>
<tr>
<td>3</td>
<td>1.582</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.537</td>
</tr>
<tr>
<td>4</td>
<td>1.582</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.537</td>
</tr>
<tr>
<td>5</td>
<td>1.582</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.537</td>
</tr>
<tr>
<td>6</td>
<td>1.672</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.625</td>
</tr>
<tr>
<td>7</td>
<td>1.672</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.625</td>
</tr>
<tr>
<td>8</td>
<td>1.672</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.625</td>
</tr>
<tr>
<td>9</td>
<td>1.672</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.625</td>
</tr>
<tr>
<td>10</td>
<td>1.678</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.633</td>
</tr>
<tr>
<td>11</td>
<td>1.678</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>1.633</td>
</tr>
<tr>
<td>12</td>
<td>1.686</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.666</td>
</tr>
<tr>
<td>13</td>
<td>1.686</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.666</td>
</tr>
<tr>
<td>14</td>
<td>1.686</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.666</td>
</tr>
<tr>
<td>15</td>
<td>1.686</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.666</td>
</tr>
<tr>
<td>16</td>
<td>1.686</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.666</td>
</tr>
<tr>
<td>17</td>
<td>1.686</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>1.666</td>
</tr>
<tr>
<td>18</td>
<td>1.732</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.685</td>
</tr>
<tr>
<td>19</td>
<td>1.732</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.685</td>
</tr>
<tr>
<td>20</td>
<td>1.732</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.685</td>
</tr>
<tr>
<td>21</td>
<td>1.732</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.685</td>
</tr>
<tr>
<td>22</td>
<td>1.732</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>1.685</td>
</tr>
<tr>
<td>23</td>
<td>1.736</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.685</td>
</tr>
<tr>
<td>24</td>
<td>1.736</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>1.685</td>
</tr>
<tr>
<td>25</td>
<td>1.779</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk_x1:[R]</td>
<td>clk_x1:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>1.739</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.797</td>
<td>2.797</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_7_s</td>
</tr>
<tr>
<td>2</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
<tr>
<td>6</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>1.803</td>
<td>2.803</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_x1</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.802</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.919</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5/CLK</td>
</tr>
<tr>
<td>4.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R59C116[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5/Q</td>
</tr>
<tr>
<td>6.805</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s6/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s6/F</td>
</tr>
<tr>
<td>7.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.523</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s2/O</td>
</tr>
<tr>
<td>7.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.609</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C121[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/O</td>
</tr>
<tr>
<td>8.066</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C119[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s75/I1</td>
</tr>
<tr>
<td>8.645</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C119[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s75/F</td>
</tr>
<tr>
<td>9.059</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s74/I0</td>
</tr>
<tr>
<td>9.626</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C117[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s74/F</td>
</tr>
<tr>
<td>10.364</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C111[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s71/I3</td>
</tr>
<tr>
<td>10.943</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C111[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s71/F</td>
</tr>
<tr>
<td>11.094</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C111[3][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s68/I3</td>
</tr>
<tr>
<td>11.550</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C111[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s68/F</td>
</tr>
<tr>
<td>12.222</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C111[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.866</td>
<td>3.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C111[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle1_s0/CLK</td>
</tr>
<tr>
<td>13.802</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C111[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/idle1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.985, 35.950%; route: 4.936, 59.443%; tC2Q: 0.382, 4.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.866, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_IDLE_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.919</td>
<td>3.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C116[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5/CLK</td>
</tr>
<tr>
<td>4.302</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R59C116[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/gowin_replicate_reg_raddr[2]_5/Q</td>
</tr>
<tr>
<td>6.805</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s6/I2</td>
</tr>
<tr>
<td>7.373</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s6/F</td>
</tr>
<tr>
<td>7.373</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s2/I1</td>
</tr>
<tr>
<td>7.523</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s2/O</td>
</tr>
<tr>
<td>7.523</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C121[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/I1</td>
</tr>
<tr>
<td>7.609</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C121[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/mem_RAMOUT_196_G[0]_s0/O</td>
</tr>
<tr>
<td>8.066</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C119[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s75/I1</td>
</tr>
<tr>
<td>8.645</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R49C119[1][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s75/F</td>
</tr>
<tr>
<td>9.059</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s74/I0</td>
</tr>
<tr>
<td>9.626</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C117[2][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s74/F</td>
</tr>
<tr>
<td>10.364</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C111[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s71/I3</td>
</tr>
<tr>
<td>10.943</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C111[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s71/F</td>
</tr>
<tr>
<td>11.094</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C111[3][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s68/I3</td>
</tr>
<tr>
<td>11.550</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C111[3][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_nstate.GWMCST_IDLE_s68/F</td>
</tr>
<tr>
<td>12.016</td>
<td>0.466</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C111[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_IDLE_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.876</td>
<td>3.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C111[3][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_IDLE_s2/CLK</td>
</tr>
<tr>
<td>13.812</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C111[3][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/gwmc_pstate.GWMCST_IDLE_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.985, 36.866%; route: 4.729, 58.410%; tC2Q: 0.382, 4.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.876, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[102]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4.260</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R51C131[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
</tr>
<tr>
<td>7.943</td>
<td>3.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/I1</td>
</tr>
<tr>
<td>8.231</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R57C46[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/F</td>
</tr>
<tr>
<td>11.722</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[102]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[102]_s0/CLK</td>
</tr>
<tr>
<td>13.615</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C55[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[102]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 3.681%; route: 7.174, 91.444%; tC2Q: 0.382, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[99]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4.260</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R51C131[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
</tr>
<tr>
<td>7.943</td>
<td>3.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/I1</td>
</tr>
<tr>
<td>8.231</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R57C46[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/F</td>
</tr>
<tr>
<td>11.722</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[99]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.926</td>
<td>3.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[99]_s0/CLK</td>
</tr>
<tr>
<td>13.615</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C55[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[99]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 3.681%; route: 7.174, 91.444%; tC2Q: 0.382, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.926, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[78]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4.260</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R51C131[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
</tr>
<tr>
<td>7.943</td>
<td>3.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/I1</td>
</tr>
<tr>
<td>8.231</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R57C46[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/F</td>
</tr>
<tr>
<td>11.722</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[78]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.936</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[78]_s0/CLK</td>
</tr>
<tr>
<td>13.624</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C54[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[78]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 3.681%; route: 7.174, 91.444%; tC2Q: 0.382, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[75]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.878</td>
<td>3.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/CLK</td>
</tr>
<tr>
<td>4.260</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>36</td>
<td>R51C131[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/mc_ras_n_dly_1_s0/Q</td>
</tr>
<tr>
<td>7.943</td>
<td>3.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C46[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/I1</td>
</tr>
<tr>
<td>8.231</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>R57C46[2][B]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_s482/F</td>
</tr>
<tr>
<td>11.722</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[75]_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.936</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[75]_s0/CLK</td>
</tr>
<tr>
<td>13.624</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C54[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_cmd_fifo/cmd_fifo_gen[18].mem0_cmd_fifo_gen[18].mem0_RAMREG_1_G[75]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 3.681%; route: 7.174, 91.444%; tC2Q: 0.382, 4.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL62[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL62[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL62[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL58[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL58[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL58[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL60[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL60[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL60[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mem400:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem400:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R64C0</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.498</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R64C0</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem400</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_L[0]</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.503</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.003, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_193_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C126[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_193_s0/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C126[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_193_s0/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_192_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C126[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_192_s0/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C126[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_192_s0/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0/CLK</td>
</tr>
<tr>
<td>1.590</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C128[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_90_s0/Q</td>
</tr>
<tr>
<td>1.624</td>
<td>0.034</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[27][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.034, 19.429%; tC2Q: 0.141, 80.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_164_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.430</td>
<td>1.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_164_s0/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C134[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_164_s0/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.430, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_183_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C125[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_183_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C125[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_183_s0/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C134[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_14_s0/Q</td>
</tr>
<tr>
<td>1.634</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_181_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C125[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_181_s0/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C125[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_181_s0/Q</td>
</tr>
<tr>
<td>1.638</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C135[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_29_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_28_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C135[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_28_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_175_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_175_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C135[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_175_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_174_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C135[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_174_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C135[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_174_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_196_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_196_s0/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C126[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_196_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C138[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_120_s0/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C138[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_120_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.435</td>
<td>1.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C131[1][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_38_s0/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C131[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_38_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.477</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.435, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_15_s0/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R65C134[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_15_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_166_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_166_s0/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C134[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_166_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_165_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.439</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C134[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_165_s0/CLK</td>
</tr>
<tr>
<td>1.580</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C134[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_165_s0/Q</td>
</tr>
<tr>
<td>1.674</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_188_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C125[2][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_188_s0/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C125[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_188_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_117_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C137[2][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_117_s0/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C137[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_117_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[29][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/gowin_replicate_reg_oserdes_d_rr[25]_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.431</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C2[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/gowin_replicate_reg_oserdes_d_rr[25]_1/CLK</td>
</tr>
<tr>
<td>1.576</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R35C2[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/gowin_replicate_reg_oserdes_d_rr[25]_1/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 51.678%; tC2Q: 0.144, 48.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_70_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.443</td>
<td>1.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C129[1][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_70_s0/CLK</td>
</tr>
<tr>
<td>1.584</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C129[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_70_s0/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.443, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_31_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C126[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_31_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C126[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_30_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.448</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.485</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[26]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.448, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][B]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_22_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_22_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.481</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.449</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_21_s0/CLK</td>
</tr>
<tr>
<td>1.593</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C134[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_mask_r_21_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>1.481</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[28]</td>
<td>u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.810</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.968</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C62[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 9.409%; route: 4.082, 82.830%; tC2Q: 0.382, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.810</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.968</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C62[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 9.409%; route: 4.082, 82.830%; tC2Q: 0.382, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.810</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.968</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C62[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 9.409%; route: 4.082, 82.830%; tC2Q: 0.382, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.810</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.968</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C62[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 9.409%; route: 4.082, 82.830%; tC2Q: 0.382, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.621</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.810</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C62[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.968</td>
<td>3.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C62[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.621</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C62[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 9.409%; route: 4.082, 82.830%; tC2Q: 0.382, 7.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.968, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C62[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C62[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C62[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C61[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.980</td>
<td>3.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C61[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>13.632</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C61[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.980, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C61[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.980</td>
<td>3.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C61[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>13.632</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C61[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.980, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.390</td>
<td>3.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C61[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.980</td>
<td>3.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C61[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>13.632</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C61[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.286%; route: 3.662, 81.231%; tC2Q: 0.382, 8.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.980, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.213</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C64[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C64[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.704%; route: 3.486, 80.467%; tC2Q: 0.382, 8.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.213</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C64[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.704%; route: 3.486, 80.467%; tC2Q: 0.382, 8.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.213</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C64[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C64[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C64[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.704%; route: 3.486, 80.467%; tC2Q: 0.382, 8.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>8.213</td>
<td>3.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C64[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.971</td>
<td>3.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C64[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>13.623</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C64[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 10.704%; route: 3.486, 80.467%; tC2Q: 0.382, 8.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.971, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>7.961</td>
<td>2.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C63[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.961</td>
<td>3.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C63[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>13.614</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C63[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.080</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 11.366%; route: 3.234, 79.259%; tC2Q: 0.382, 9.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.961, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>7.847</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C56[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.973</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>13.626</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C56[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 11.692%; route: 3.120, 78.664%; tC2Q: 0.382, 9.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.973, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>7.847</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.973</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>13.626</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C56[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 11.692%; route: 3.120, 78.664%; tC2Q: 0.382, 9.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.973, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>7.847</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C56[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.973</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>13.626</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C56[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 11.692%; route: 3.120, 78.664%; tC2Q: 0.382, 9.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.973, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>7.847</td>
<td>2.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C56[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.973</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C56[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>13.626</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C56[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.092</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 11.692%; route: 3.120, 78.664%; tC2Q: 0.382, 9.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.973, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>4.263</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>4.743</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>5.207</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>7.785</td>
<td>2.577</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C59[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.930</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C59[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>13.583</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C59[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.881, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 11.880%; route: 3.057, 78.322%; tC2Q: 0.382, 9.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.975</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C65[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.450</td>
<td>1.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C65[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C65[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 17.567%; route: 1.123, 73.064%; tC2Q: 0.144, 9.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.975</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C64[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 17.567%; route: 1.123, 73.064%; tC2Q: 0.144, 9.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.975</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C64[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 17.567%; route: 1.123, 73.064%; tC2Q: 0.144, 9.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.975</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C64[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 17.567%; route: 1.123, 73.064%; tC2Q: 0.144, 9.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.975</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C64[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 17.567%; route: 1.123, 73.064%; tC2Q: 0.144, 9.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.063</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C64[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.615%; route: 1.211, 74.523%; tC2Q: 0.144, 8.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.063</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C64[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.615%; route: 1.211, 74.523%; tC2Q: 0.144, 8.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.063</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C64[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.615%; route: 1.211, 74.523%; tC2Q: 0.144, 8.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.063</td>
<td>0.957</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C64[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C64[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.615%; route: 1.211, 74.523%; tC2Q: 0.144, 8.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.071</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C66[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.534%; route: 1.219, 74.648%; tC2Q: 0.144, 8.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.071</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C66[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C66[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.534%; route: 1.219, 74.648%; tC2Q: 0.144, 8.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C57[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.206%; route: 1.252, 75.150%; tC2Q: 0.144, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C57[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.206%; route: 1.252, 75.150%; tC2Q: 0.144, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C57[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.206%; route: 1.252, 75.150%; tC2Q: 0.144, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[2][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C57[2][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.206%; route: 1.252, 75.150%; tC2Q: 0.144, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C57[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.206%; route: 1.252, 75.150%; tC2Q: 0.144, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.104</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[3][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.471</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C57[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C57[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.206%; route: 1.252, 75.150%; tC2Q: 0.144, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.471, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C58[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C58[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C58[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[0][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C58[0][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[2][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.444</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C58[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.391</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C58[2][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.444, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[1][B]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.387</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C59[1][B]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.123</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.440</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C59[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.387</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C59[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 16.024%; route: 1.271, 75.430%; tC2Q: 0.144, 8.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_x1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_x1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.438</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.582</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[3][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.106</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R52C86[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.177</td>
<td>1.071</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][A]</td>
<td style=" font-weight:bold;">u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5369</td>
<td>LEFTSIDE[4]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.451</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.398</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C65[0][A]</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[2].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 15.526%; route: 1.325, 76.193%; tC2Q: 0.144, 8.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.797</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.960</td>
<td>3.960</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.757</td>
<td>1.757</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem8_mem8_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.803</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_x1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.951</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_x1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.754</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem8_mem8_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5369</td>
<td>test_pt_d</td>
<td>1.893</td>
<td>4.048</td>
</tr>
<tr>
<td>108</td>
<td>n258_6</td>
<td>6.855</td>
<td>2.014</td>
</tr>
<tr>
<td>103</td>
<td>memory_clk</td>
<td>2.004</td>
<td>0.005</td>
</tr>
<tr>
<td>80</td>
<td>if_wrreset_Z</td>
<td>4.811</td>
<td>3.663</td>
</tr>
<tr>
<td>72</td>
<td>gowin_reg_dqsts1_1</td>
<td>6.399</td>
<td>2.600</td>
</tr>
<tr>
<td>72</td>
<td>gowin_reg_dqsts1_2</td>
<td>7.544</td>
<td>1.674</td>
</tr>
<tr>
<td>72</td>
<td>gowin_reg_dqsts1_3</td>
<td>7.162</td>
<td>1.712</td>
</tr>
<tr>
<td>72</td>
<td>gowin_reg_dqsts1_4</td>
<td>7.359</td>
<td>1.515</td>
</tr>
<tr>
<td>72</td>
<td>gowin_reg_dqs_reg_1</td>
<td>6.592</td>
<td>2.384</td>
</tr>
<tr>
<td>72</td>
<td>gowin_reg_dqs_reg_4</td>
<td>6.874</td>
<td>1.761</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R62C112</td>
<td>75.00%</td>
</tr>
<tr>
<td>R52C83</td>
<td>69.44%</td>
</tr>
<tr>
<td>R57C119</td>
<td>69.44%</td>
</tr>
<tr>
<td>R60C64</td>
<td>69.44%</td>
</tr>
<tr>
<td>R56C82</td>
<td>68.06%</td>
</tr>
<tr>
<td>R58C82</td>
<td>68.06%</td>
</tr>
<tr>
<td>R48C112</td>
<td>65.28%</td>
</tr>
<tr>
<td>R58C81</td>
<td>65.28%</td>
</tr>
<tr>
<td>R48C80</td>
<td>63.89%</td>
</tr>
<tr>
<td>R50C80</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name mem400 -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 8 [get_pins {Gowin_PLL_inst/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_x1 -source [get_pins {Gowin_PLL_inst/PLL_inst/CLKOUT2}] -master_clock mem400 </td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_x1}] -group [get_clocks {mem400}] -group [get_clocks {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
