#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jul 27 16:13:36 2017
# Process ID: 5384
# Current directory: C:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/avs_testbench_axi_amm_bridge_0_0_synth_1
# Command line: vivado.exe -log avs_testbench_axi_amm_bridge_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source avs_testbench_axi_amm_bridge_0_0.tcl
# Log file: C:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/avs_testbench_axi_amm_bridge_0_0_synth_1/avs_testbench_axi_amm_bridge_0_0.vds
# Journal file: C:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.runs/avs_testbench_axi_amm_bridge_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source avs_testbench_axi_amm_bridge_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 333.344 ; gain = 123.785
INFO: [Synth 8-638] synthesizing module 'avs_testbench_axi_amm_bridge_0_0' [c:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/ip/avs_testbench_axi_amm_bridge_0_0/synth/avs_testbench_axi_amm_bridge_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_amm_bridge_v1_0_1_top' [c:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/ipshared/123e/hdl/axi_amm_bridge_v1_0_rfs.v:1768]
INFO: [Synth 8-638] synthesizing module 'axi_amm_bridge_v1_0_1_lite' [c:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/ipshared/123e/hdl/axi_amm_bridge_v1_0_rfs.v:138]
INFO: [Synth 8-256] done synthesizing module 'axi_amm_bridge_v1_0_1_lite' (1#1) [c:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/ipshared/123e/hdl/axi_amm_bridge_v1_0_rfs.v:138]
INFO: [Synth 8-256] done synthesizing module 'axi_amm_bridge_v1_0_1_top' (2#1) [c:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/ipshared/123e/hdl/axi_amm_bridge_v1_0_rfs.v:1768]
INFO: [Synth 8-256] done synthesizing module 'avs_testbench_axi_amm_bridge_0_0' (3#1) [c:/Users/egk69/Documents/Development/SEUD/4_SDRTMRController/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/avs_testbench/ip/avs_testbench_axi_amm_bridge_0_0/synth/avs_testbench_axi_amm_bridge_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 370.699 ; gain = 161.141
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 370.699 ; gain = 161.141
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 712.070 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     8|
|3     |LUT3 |     9|
|4     |LUT4 |    44|
|5     |LUT5 |    37|
|6     |LUT6 |    55|
|7     |FDRE |   158|
|8     |FDSE |     7|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 712.070 ; gain = 502.512
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 712.070 ; gain = 462.523
