{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.append(\"../../pybdp\")\n",
    "from src import pybdp\n",
    "#import pybdp\n",
    "from pprint import pprint\n",
    "\n",
    "# Start with an empty project\n",
    "project = pybdp.create_empty_project()\n",
    "\n",
    "project.add_space(id = \"X\",\n",
    "                  name = \"X\",\n",
    "                  description = \"Input vector\")\n",
    "\n",
    "project.add_space(id = \"x_i\",\n",
    "                  name = \"x_i\",\n",
    "                  description = \"Individual token\")\n",
    "\n",
    "project.add_space(id = \"h_i\",\n",
    "                  name = \"h_i\",\n",
    "                  description = \"Hidden state\")\n",
    "\n",
    "project.add_space(id = \"c\",\n",
    "                  name = \"c\",\n",
    "                  description = \"Context vector\")\n",
    "\n",
    "project.add_block(id=\"RNN Encoder Hidden Layer\",\n",
    "                  name=\"RNN Encoder Hidden Layer\",\n",
    "                  description=\"A hidden encoder layer of an RNN\",\n",
    "                  domain=[\"x_i\", \"h_i\"],\n",
    "                  codomain=[\"h_i\"],)\n",
    "\n",
    "project.add_block(id=\"Input Layer Block Length 3\",\n",
    "                  name=\"Input Layer Block Length 3\",\n",
    "                  description=\"The input layer which transforms the input vector into a sequence of tokens\",\n",
    "                  domain=[\"X\"],\n",
    "                  codomain=[\"x_i\", \"x_i\", \"x_i\"],)\n",
    "\n",
    "project.add_processor(id=\"Input Layer Length 3\",\n",
    "                  description=\"The input layer which transforms the input vector into a sequence of tokens\",\n",
    "                  parent_id=\"Input Layer Block Length 3\",)\n",
    "\n",
    "\n",
    "project.add_block(id=\"Build Context Vector Block Length 3\",\n",
    "                  name=\"Build Context Vector Block Length 3\",\n",
    "                  description=\"The block which builds the context vector\",\n",
    "                  domain=[\"h_i\", \"h_i\", \"h_i\"],\n",
    "                  codomain=[\"c\"],)\n",
    "\n",
    "project.add_processor(id=\"Build Context Vector Length 3\",\n",
    "                  description=\"The block which builds the context vector\",\n",
    "                  parent_id=\"Build Context Vector Block Length 3\",)\n",
    "\n",
    "\n",
    "project.add_processor(id=\"RNN Encoder Cell 1\", parent_id=\"RNN Encoder Hidden Layer\")\n",
    "project.add_processor(id=\"RNN Encoder Cell 2\", parent_id=\"RNN Encoder Hidden Layer\")\n",
    "project.add_processor(id=\"RNN Encoder Cell 3\", parent_id=\"RNN Encoder Hidden Layer\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Ports': [{'Parent': 'h_i',\n",
      "            'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 2'},\n",
      "            'Target': {'Index': 1, 'Processor': 'RNN Encoder Cell 1'}}],\n",
      " 'Terminals': [{'Parent': 'h_i',\n",
      "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 1'},\n",
      "                'Target': {'Index': 1, 'Processor': 'RNN Encoder Cell 2'}}]}\n",
      "{'Ports': [{'Parent': 'h_i',\n",
      "            'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 3'},\n",
      "            'Target': {'Index': 1, 'Processor': 'RNN Encoder Cell 2'}}],\n",
      " 'Terminals': [{'Parent': 'h_i',\n",
      "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 2'},\n",
      "                'Target': {'Index': 1, 'Processor': 'RNN Encoder Cell 3'}}]}\n"
     ]
    }
   ],
   "source": [
    "pprint(project.processors_map[\"RNN Encoder Cell 1\"].find_potential_wires(project.processors_map[\"RNN Encoder Cell 2\"]))\n",
    "pprint(project.processors_map[\"RNN Encoder Cell 2\"].find_potential_wires(project.processors_map[\"RNN Encoder Cell 3\"]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "project.add_wires([{'Parent': 'h_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 1'},\n",
    "                'Target': {'Index': 1, 'Processor': 'RNN Encoder Cell 2'}},\n",
    "                {'Parent': 'h_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 2'},\n",
    "                'Target': {'Index': 1, 'Processor': 'RNN Encoder Cell 3'}}], auto_increment=True)\n",
    "\n",
    "\n",
    "project.add_wires([{'Parent': 'x_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'Input Layer Length 3'},\n",
    "                'Target': {'Index': 0, 'Processor': 'RNN Encoder Cell 1'}},\n",
    "                {'Parent': 'x_i',\n",
    "                'Source': {'Index': 1, 'Processor': 'Input Layer Length 3'},\n",
    "                'Target': {'Index': 0, 'Processor': 'RNN Encoder Cell 2'}},\n",
    "                {'Parent': 'x_i',\n",
    "                'Source': {'Index': 2, 'Processor': 'Input Layer Length 3'},\n",
    "                'Target': {'Index': 0, 'Processor': 'RNN Encoder Cell 3'}}], auto_increment=True)\n",
    "\n",
    "\n",
    "project.add_wires([{'Parent': 'h_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 1'},\n",
    "                'Target': {'Index': 0, 'Processor': \"Build Context Vector Length 3\"}},\n",
    "                {'Parent': 'h_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 2'},\n",
    "                'Target': {'Index': 1, 'Processor': \"Build Context Vector Length 3\"}},\n",
    "                {'Parent': 'h_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Encoder Cell 3'},\n",
    "                'Target': {'Index': 2, 'Processor': \"Build Context Vector Length 3\"}}], auto_increment=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```mermaid\n",
       "---\n",
       "config:\n",
       "    layout: elk\n",
       "---\n",
       "graph LR\n",
       "subgraph GS0[RNN Encoder System Length 3]\n",
       "subgraph G0[RNN Encoder Cell 1 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X0[RNN Encoder Cell 1]\n",
       "subgraph G0P[Ports]\n",
       "direction TB\n",
       "XX0P0[x_i]\n",
       "XX0P1[h_i]\n",
       "end\n",
       "XX0P0[x_i] o--o X0\n",
       "XX0P1[h_i] o--o X0\n",
       "subgraph G0T[Terminals]\n",
       "direction TB\n",
       "XX0T0[h_i]\n",
       "end\n",
       "X0 o--o XX0T0[h_i]\n",
       "end\n",
       "subgraph G1[RNN Encoder Cell 2 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X1[RNN Encoder Cell 2]\n",
       "subgraph G1P[Ports]\n",
       "direction TB\n",
       "XX1P0[x_i]\n",
       "XX1P1[h_i]\n",
       "end\n",
       "XX1P0[x_i] o--o X1\n",
       "XX1P1[h_i] o--o X1\n",
       "subgraph G1T[Terminals]\n",
       "direction TB\n",
       "XX1T0[h_i]\n",
       "end\n",
       "X1 o--o XX1T0[h_i]\n",
       "end\n",
       "subgraph G2[RNN Encoder Cell 3 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X2[RNN Encoder Cell 3]\n",
       "subgraph G2P[Ports]\n",
       "direction TB\n",
       "XX2P0[x_i]\n",
       "XX2P1[h_i]\n",
       "end\n",
       "XX2P0[x_i] o--o X2\n",
       "XX2P1[h_i] o--o X2\n",
       "subgraph G2T[Terminals]\n",
       "direction TB\n",
       "XX2T0[h_i]\n",
       "end\n",
       "X2 o--o XX2T0[h_i]\n",
       "end\n",
       "subgraph G3[Input Layer Length 3 - Input Layer Block Length 3 Block]\n",
       "direction LR\n",
       "X3[Input Layer Length 3]\n",
       "subgraph G3P[Ports]\n",
       "direction TB\n",
       "XX3P0[X]\n",
       "end\n",
       "XX3P0[X] o--o X3\n",
       "subgraph G3T[Terminals]\n",
       "direction TB\n",
       "XX3T0[x_i]\n",
       "XX3T1[x_i]\n",
       "XX3T2[x_i]\n",
       "end\n",
       "X3 o--o XX3T0[x_i]\n",
       "X3 o--o XX3T1[x_i]\n",
       "X3 o--o XX3T2[x_i]\n",
       "end\n",
       "subgraph G4[Build Context Vector Length 3 - Build Context Vector Block Length 3 Block]\n",
       "direction LR\n",
       "X4[Build Context Vector Length 3]\n",
       "subgraph G4P[Ports]\n",
       "direction TB\n",
       "XX4P0[h_i]\n",
       "XX4P1[h_i]\n",
       "XX4P2[h_i]\n",
       "end\n",
       "XX4P0[h_i] o--o X4\n",
       "XX4P1[h_i] o--o X4\n",
       "XX4P2[h_i] o--o X4\n",
       "subgraph G4T[Terminals]\n",
       "direction TB\n",
       "XX4T0[c]\n",
       "end\n",
       "X4 o--o XX4T0[c]\n",
       "end\n",
       "XX0T0[h_i] ---> XX1P1[h_i]\n",
       "XX1T0[h_i] ---> XX2P1[h_i]\n",
       "XX3T0[x_i] ---> XX0P0[x_i]\n",
       "XX3T1[x_i] ---> XX1P0[x_i]\n",
       "XX3T2[x_i] ---> XX2P0[x_i]\n",
       "XX0T0[h_i] ---> XX4P0[h_i]\n",
       "XX1T0[h_i] ---> XX4P1[h_i]\n",
       "XX2T0[h_i] ---> XX4P2[h_i]\n",
       "end\n",
       "\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "project.add_system(id=\"RNN Encoder System Length 3\",\n",
    "                   processors=['RNN Encoder Cell 1', 'RNN Encoder Cell 2', 'RNN Encoder Cell 3', 'Input Layer Length 3', \"Build Context Vector Length 3\"],\n",
    "                   wires=[\"W1\", \"W2\", \"W3\", \"W4\", \"W5\", \"W6\", \"W7\", \"W8\"],\n",
    "                     description=\"The RNN encoder system\",)\n",
    "\n",
    "project.systems_map[\"RNN Encoder System Length 3\"].display_mermaid_graphic()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```mermaid\n",
       "---\n",
       "config:\n",
       "    layout: elk\n",
       "---\n",
       "graph LR\n",
       "subgraph GC0[RNN Encoder Length 3 - RNN Encoder Block Length 3 Block]\n",
       "direction LR\n",
       "subgraph GS0[RNN Encoder System Length 3]\n",
       "subgraph G1[RNN Encoder Cell 1 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X1[RNN Encoder Cell 1]\n",
       "subgraph G1P[Ports]\n",
       "direction TB\n",
       "XX1P0[x_i]\n",
       "XX1P1[h_i]\n",
       "end\n",
       "XX1P0[x_i] o--o X1\n",
       "XX1P1[h_i] o--o X1\n",
       "subgraph G1T[Terminals]\n",
       "direction TB\n",
       "XX1T0[h_i]\n",
       "end\n",
       "X1 o--o XX1T0[h_i]\n",
       "end\n",
       "subgraph G2[RNN Encoder Cell 2 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X2[RNN Encoder Cell 2]\n",
       "subgraph G2P[Ports]\n",
       "direction TB\n",
       "XX2P0[x_i]\n",
       "XX2P1[h_i]\n",
       "end\n",
       "XX2P0[x_i] o--o X2\n",
       "XX2P1[h_i] o--o X2\n",
       "subgraph G2T[Terminals]\n",
       "direction TB\n",
       "XX2T0[h_i]\n",
       "end\n",
       "X2 o--o XX2T0[h_i]\n",
       "end\n",
       "subgraph G3[RNN Encoder Cell 3 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X3[RNN Encoder Cell 3]\n",
       "subgraph G3P[Ports]\n",
       "direction TB\n",
       "XX3P0[x_i]\n",
       "XX3P1[h_i]\n",
       "end\n",
       "XX3P0[x_i] o--o X3\n",
       "XX3P1[h_i] o--o X3\n",
       "subgraph G3T[Terminals]\n",
       "direction TB\n",
       "XX3T0[h_i]\n",
       "end\n",
       "X3 o--o XX3T0[h_i]\n",
       "end\n",
       "subgraph G4[Input Layer Length 3 - Input Layer Block Length 3 Block]\n",
       "direction LR\n",
       "X4[Input Layer Length 3]\n",
       "subgraph G4P[Ports]\n",
       "direction TB\n",
       "XX4P0[X]\n",
       "end\n",
       "XX4P0[X] o--o X4\n",
       "subgraph G4T[Terminals]\n",
       "direction TB\n",
       "XX4T0[x_i]\n",
       "XX4T1[x_i]\n",
       "XX4T2[x_i]\n",
       "end\n",
       "X4 o--o XX4T0[x_i]\n",
       "X4 o--o XX4T1[x_i]\n",
       "X4 o--o XX4T2[x_i]\n",
       "end\n",
       "subgraph G5[Build Context Vector Length 3 - Build Context Vector Block Length 3 Block]\n",
       "direction LR\n",
       "X5[Build Context Vector Length 3]\n",
       "subgraph G5P[Ports]\n",
       "direction TB\n",
       "XX5P0[h_i]\n",
       "XX5P1[h_i]\n",
       "XX5P2[h_i]\n",
       "end\n",
       "XX5P0[h_i] o--o X5\n",
       "XX5P1[h_i] o--o X5\n",
       "XX5P2[h_i] o--o X5\n",
       "subgraph G5T[Terminals]\n",
       "direction TB\n",
       "XX5T0[c]\n",
       "end\n",
       "X5 o--o XX5T0[c]\n",
       "end\n",
       "XX1T0[h_i] ---> XX2P1[h_i]\n",
       "XX2T0[h_i] ---> XX3P1[h_i]\n",
       "XX4T0[x_i] ---> XX1P0[x_i]\n",
       "XX4T1[x_i] ---> XX2P0[x_i]\n",
       "XX4T2[x_i] ---> XX3P0[x_i]\n",
       "XX1T0[h_i] ---> XX5P0[h_i]\n",
       "XX2T0[h_i] ---> XX5P1[h_i]\n",
       "XX3T0[h_i] ---> XX5P2[h_i]\n",
       "end\n",
       "subgraph GC0P[Ports]\n",
       "direction TB\n",
       "X1P0[h_i]\n",
       "X1P1[X]\n",
       "end\n",
       "X1P0[h_i] --> XX1P1[h_i]\n",
       "X1P1[X] --> XX4P0[X]\n",
       "subgraph GC0T[Terminals]\n",
       "direction TB\n",
       "X1T0[c]\n",
       "end\n",
       "XX5T0[c] --> X1T0[c]\n",
       "end\n",
       "\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "project.systems_map[\"RNN Encoder System Length 3\"].make_processor_lazy(block_id=\"RNN Encoder Block Length 3\",\n",
    "                                                                    block_name=\"RNN Encoder Block Length 3\",\n",
    "                                                                    processor_id=\"RNN Encoder Length 3\",\n",
    "                                                                    processor_name=\"RNN Encoder Length 3\",\n",
    "                                                                    block_description=\"An RNN Encoder Block with length 3\",\n",
    "                                                                    processor_description=\"An RNN Encoder with length 3\",\n",
    "                                                                    add=True,\n",
    "                                                                    project=project,)\n",
    "project.processors_map[\"RNN Encoder Length 3\"].display_mermaid_graphic(composite=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "project.add_space(id = \"Y\",\n",
    "                  name = \"Y\",\n",
    "                  description = \"Output vector\")\n",
    "\n",
    "project.add_space(id = \"y_i\",\n",
    "                  name = \"y_i\",\n",
    "                  description = \"Individual output token\")\n",
    "\n",
    "project.add_block(id=\"RNN Decoder Hidden Layer\",\n",
    "                  name=\"RNN Decoder Hidden Layer\",\n",
    "                  description=\"A hidden decoder layer of an RNN\",\n",
    "                  domain=[\"y_i\", \"h_i\", \"c\"],\n",
    "                  codomain=[\"y_i\", \"h_i\"],)\n",
    "\n",
    "project.add_processor(id=\"RNN Decoder Cell 1\", parent_id=\"RNN Decoder Hidden Layer\")\n",
    "project.add_processor(id=\"RNN Decoder Cell 2\", parent_id=\"RNN Decoder Hidden Layer\")\n",
    "project.add_processor(id=\"RNN Decoder Cell 3\", parent_id=\"RNN Decoder Hidden Layer\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Ports': [{'Parent': 'y_i',\n",
      "            'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'},\n",
      "            'Target': {'Index': 0, 'Processor': 'RNN Decoder Cell 1'}},\n",
      "           {'Parent': 'h_i',\n",
      "            'Source': {'Index': 1, 'Processor': 'RNN Decoder Cell 2'},\n",
      "            'Target': {'Index': 1, 'Processor': 'RNN Decoder Cell 1'}}],\n",
      " 'Terminals': [{'Parent': 'y_i',\n",
      "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 1'},\n",
      "                'Target': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'}},\n",
      "               {'Parent': 'h_i',\n",
      "                'Source': {'Index': 1, 'Processor': 'RNN Decoder Cell 1'},\n",
      "                'Target': {'Index': 1, 'Processor': 'RNN Decoder Cell 2'}}]}\n",
      "{'Ports': [{'Parent': 'y_i',\n",
      "            'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 3'},\n",
      "            'Target': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'}},\n",
      "           {'Parent': 'h_i',\n",
      "            'Source': {'Index': 1, 'Processor': 'RNN Decoder Cell 3'},\n",
      "            'Target': {'Index': 1, 'Processor': 'RNN Decoder Cell 2'}}],\n",
      " 'Terminals': [{'Parent': 'y_i',\n",
      "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'},\n",
      "                'Target': {'Index': 0, 'Processor': 'RNN Decoder Cell 3'}},\n",
      "               {'Parent': 'h_i',\n",
      "                'Source': {'Index': 1, 'Processor': 'RNN Decoder Cell 2'},\n",
      "                'Target': {'Index': 1, 'Processor': 'RNN Decoder Cell 3'}}]}\n"
     ]
    }
   ],
   "source": [
    "pprint(project.processors_map[\"RNN Decoder Cell 1\"].find_potential_wires(project.processors_map[\"RNN Decoder Cell 2\"]))\n",
    "pprint(project.processors_map[\"RNN Decoder Cell 2\"].find_potential_wires(project.processors_map[\"RNN Decoder Cell 3\"]))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "project.add_wires([{'Parent': 'y_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'},\n",
    "                'Target': {'Index': 0, 'Processor': 'RNN Decoder Cell 3'}},\n",
    "               {'Parent': 'h_i',\n",
    "                'Source': {'Index': 1, 'Processor': 'RNN Decoder Cell 2'},\n",
    "                'Target': {'Index': 1, 'Processor': 'RNN Decoder Cell 3'}},\n",
    "                {'Parent': 'y_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 1'},\n",
    "                'Target': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'}},\n",
    "               {'Parent': 'h_i',\n",
    "                'Source': {'Index': 1, 'Processor': 'RNN Decoder Cell 1'},\n",
    "                'Target': {'Index': 1, 'Processor': 'RNN Decoder Cell 2'}}], auto_increment=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "project.add_block(id=\"Output Layer Block Length 3\",\n",
    "                  name=\"Output Layer Block Length 3\",\n",
    "                  description=\"The output layer which puts together the output tokens into a vector\",\n",
    "                  domain=[\"y_i\", \"y_i\", \"y_i\"],\n",
    "                  codomain=[\"Y\"],)\n",
    "\n",
    "\n",
    "project.add_processor(id=\"Output Layer Length 3\",\n",
    "                  description=\"The output layer which puts together the output tokens into a vector\",\n",
    "                  parent_id=\"Output Layer Block Length 3\",)\n",
    "\n",
    "project.add_wires([{'Parent': 'y_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 1'},\n",
    "                'Target': {'Index': 0, 'Processor': \"Output Layer Length 3\"}},\n",
    "                {'Parent': 'y_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 2'},\n",
    "                'Target': {'Index': 1, 'Processor': \"Output Layer Length 3\"}},\n",
    "                {'Parent': 'y_i',\n",
    "                'Source': {'Index': 0, 'Processor': 'RNN Decoder Cell 3'},\n",
    "                'Target': {'Index': 2, 'Processor': \"Output Layer Length 3\"}}], auto_increment=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```mermaid\n",
       "---\n",
       "config:\n",
       "    layout: elk\n",
       "---\n",
       "graph LR\n",
       "subgraph GS0[RNN Decoder System Length 3]\n",
       "subgraph G0[RNN Decoder Cell 1 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X0[RNN Decoder Cell 1]\n",
       "subgraph G0P[Ports]\n",
       "direction TB\n",
       "XX0P0[y_i]\n",
       "XX0P1[h_i]\n",
       "XX0P2[c]\n",
       "end\n",
       "XX0P0[y_i] o--o X0\n",
       "XX0P1[h_i] o--o X0\n",
       "XX0P2[c] o--o X0\n",
       "subgraph G0T[Terminals]\n",
       "direction TB\n",
       "XX0T0[y_i]\n",
       "XX0T1[h_i]\n",
       "end\n",
       "X0 o--o XX0T0[y_i]\n",
       "X0 o--o XX0T1[h_i]\n",
       "end\n",
       "subgraph G1[RNN Decoder Cell 2 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X1[RNN Decoder Cell 2]\n",
       "subgraph G1P[Ports]\n",
       "direction TB\n",
       "XX1P0[y_i]\n",
       "XX1P1[h_i]\n",
       "XX1P2[c]\n",
       "end\n",
       "XX1P0[y_i] o--o X1\n",
       "XX1P1[h_i] o--o X1\n",
       "XX1P2[c] o--o X1\n",
       "subgraph G1T[Terminals]\n",
       "direction TB\n",
       "XX1T0[y_i]\n",
       "XX1T1[h_i]\n",
       "end\n",
       "X1 o--o XX1T0[y_i]\n",
       "X1 o--o XX1T1[h_i]\n",
       "end\n",
       "subgraph G2[RNN Decoder Cell 3 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X2[RNN Decoder Cell 3]\n",
       "subgraph G2P[Ports]\n",
       "direction TB\n",
       "XX2P0[y_i]\n",
       "XX2P1[h_i]\n",
       "XX2P2[c]\n",
       "end\n",
       "XX2P0[y_i] o--o X2\n",
       "XX2P1[h_i] o--o X2\n",
       "XX2P2[c] o--o X2\n",
       "subgraph G2T[Terminals]\n",
       "direction TB\n",
       "XX2T0[y_i]\n",
       "XX2T1[h_i]\n",
       "end\n",
       "X2 o--o XX2T0[y_i]\n",
       "X2 o--o XX2T1[h_i]\n",
       "end\n",
       "subgraph G3[Output Layer Length 3 - Output Layer Block Length 3 Block]\n",
       "direction LR\n",
       "X3[Output Layer Length 3]\n",
       "subgraph G3P[Ports]\n",
       "direction TB\n",
       "XX3P0[y_i]\n",
       "XX3P1[y_i]\n",
       "XX3P2[y_i]\n",
       "end\n",
       "XX3P0[y_i] o--o X3\n",
       "XX3P1[y_i] o--o X3\n",
       "XX3P2[y_i] o--o X3\n",
       "subgraph G3T[Terminals]\n",
       "direction TB\n",
       "XX3T0[Y]\n",
       "end\n",
       "X3 o--o XX3T0[Y]\n",
       "end\n",
       "XX1T0[y_i] ---> XX2P0[y_i]\n",
       "XX1T1[h_i] ---> XX2P1[h_i]\n",
       "XX0T0[y_i] ---> XX1P0[y_i]\n",
       "XX0T1[h_i] ---> XX1P1[h_i]\n",
       "XX0T0[y_i] ---> XX3P0[y_i]\n",
       "XX1T0[y_i] ---> XX3P1[y_i]\n",
       "XX2T0[y_i] ---> XX3P2[y_i]\n",
       "end\n",
       "\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "project.add_system(id=\"RNN Decoder System Length 3\",\n",
    "                   processors=['RNN Decoder Cell 1', 'RNN Decoder Cell 2', 'RNN Decoder Cell 3', 'Output Layer Length 3'],\n",
    "                   wires=[\"W9\", \"W10\", \"W11\", \"W12\", \"W13\", \"W14\", \"W15\"],\n",
    "                     description=\"The RNN encoder system\",)\n",
    "\n",
    "project.systems_map[\"RNN Decoder System Length 3\"].display_mermaid_graphic()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```mermaid\n",
       "---\n",
       "config:\n",
       "    layout: elk\n",
       "---\n",
       "graph LR\n",
       "subgraph GC0[RNN Decoder Length 3 - RNN Decoder Block Length 3 Block]\n",
       "direction LR\n",
       "subgraph GS0[RNN Decoder System Length 3]\n",
       "subgraph G1[RNN Decoder Cell 1 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X1[RNN Decoder Cell 1]\n",
       "subgraph G1P[Ports]\n",
       "direction TB\n",
       "XX1P0[y_i]\n",
       "XX1P1[h_i]\n",
       "XX1P2[c]\n",
       "end\n",
       "XX1P0[y_i] o--o X1\n",
       "XX1P1[h_i] o--o X1\n",
       "XX1P2[c] o--o X1\n",
       "subgraph G1T[Terminals]\n",
       "direction TB\n",
       "XX1T0[y_i]\n",
       "XX1T1[h_i]\n",
       "end\n",
       "X1 o--o XX1T0[y_i]\n",
       "X1 o--o XX1T1[h_i]\n",
       "end\n",
       "subgraph G2[RNN Decoder Cell 2 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X2[RNN Decoder Cell 2]\n",
       "subgraph G2P[Ports]\n",
       "direction TB\n",
       "XX2P0[y_i]\n",
       "XX2P1[h_i]\n",
       "XX2P2[c]\n",
       "end\n",
       "XX2P0[y_i] o--o X2\n",
       "XX2P1[h_i] o--o X2\n",
       "XX2P2[c] o--o X2\n",
       "subgraph G2T[Terminals]\n",
       "direction TB\n",
       "XX2T0[y_i]\n",
       "XX2T1[h_i]\n",
       "end\n",
       "X2 o--o XX2T0[y_i]\n",
       "X2 o--o XX2T1[h_i]\n",
       "end\n",
       "subgraph G3[RNN Decoder Cell 3 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X3[RNN Decoder Cell 3]\n",
       "subgraph G3P[Ports]\n",
       "direction TB\n",
       "XX3P0[y_i]\n",
       "XX3P1[h_i]\n",
       "XX3P2[c]\n",
       "end\n",
       "XX3P0[y_i] o--o X3\n",
       "XX3P1[h_i] o--o X3\n",
       "XX3P2[c] o--o X3\n",
       "subgraph G3T[Terminals]\n",
       "direction TB\n",
       "XX3T0[y_i]\n",
       "XX3T1[h_i]\n",
       "end\n",
       "X3 o--o XX3T0[y_i]\n",
       "X3 o--o XX3T1[h_i]\n",
       "end\n",
       "subgraph G4[Output Layer Length 3 - Output Layer Block Length 3 Block]\n",
       "direction LR\n",
       "X4[Output Layer Length 3]\n",
       "subgraph G4P[Ports]\n",
       "direction TB\n",
       "XX4P0[y_i]\n",
       "XX4P1[y_i]\n",
       "XX4P2[y_i]\n",
       "end\n",
       "XX4P0[y_i] o--o X4\n",
       "XX4P1[y_i] o--o X4\n",
       "XX4P2[y_i] o--o X4\n",
       "subgraph G4T[Terminals]\n",
       "direction TB\n",
       "XX4T0[Y]\n",
       "end\n",
       "X4 o--o XX4T0[Y]\n",
       "end\n",
       "XX2T0[y_i] ---> XX3P0[y_i]\n",
       "XX2T1[h_i] ---> XX3P1[h_i]\n",
       "XX1T0[y_i] ---> XX2P0[y_i]\n",
       "XX1T1[h_i] ---> XX2P1[h_i]\n",
       "XX1T0[y_i] ---> XX4P0[y_i]\n",
       "XX2T0[y_i] ---> XX4P1[y_i]\n",
       "XX3T0[y_i] ---> XX4P2[y_i]\n",
       "end\n",
       "subgraph GC0P[Ports]\n",
       "direction TB\n",
       "X1P0[y_i]\n",
       "X1P1[h_i]\n",
       "X1P2[c]\n",
       "X1P3[c]\n",
       "X1P4[c]\n",
       "end\n",
       "X1P0[y_i] --> XX1P0[y_i]\n",
       "X1P1[h_i] --> XX1P1[h_i]\n",
       "X1P2[c] --> XX1P2[c]\n",
       "X1P3[c] --> XX2P2[c]\n",
       "X1P4[c] --> XX3P2[c]\n",
       "subgraph GC0T[Terminals]\n",
       "direction TB\n",
       "X1T0[Y]\n",
       "end\n",
       "XX4T0[Y] --> X1T0[Y]\n",
       "end\n",
       "\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "project.systems_map[\"RNN Decoder System Length 3\"].make_processor_lazy(terminals=[[\"Output Layer Length 3\", 0, \"Y\"]],\n",
    "                                                                       block_id=\"RNN Decoder Block Length 3\",\n",
    "                                                                    block_name=\"RNN Decoder Block Length 3\",\n",
    "                                                                    processor_id=\"RNN Decoder Length 3\",\n",
    "                                                                    processor_name=\"RNN Decoder Length 3\",\n",
    "                                                                    block_description=\"An RNN Decoder Block with length 3\",\n",
    "                                                                    processor_description=\"An RNN Decoder with length 3\",\n",
    "                                                                    add=True,\n",
    "                                                                    project=project,)\n",
    "\n",
    "project.processors_map[\"RNN Decoder Length 3\"].display_mermaid_graphic(composite=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'Ports': [],\n",
       " 'Terminals': [{'Parent': 'c',\n",
       "   'Source': {'Processor': 'RNN Encoder Length 3', 'Index': 0},\n",
       "   'Target': {'Processor': 'RNN Decoder Length 3', 'Index': 2}},\n",
       "  {'Parent': 'c',\n",
       "   'Source': {'Processor': 'RNN Encoder Length 3', 'Index': 0},\n",
       "   'Target': {'Processor': 'RNN Decoder Length 3', 'Index': 3}},\n",
       "  {'Parent': 'c',\n",
       "   'Source': {'Processor': 'RNN Encoder Length 3', 'Index': 0},\n",
       "   'Target': {'Processor': 'RNN Decoder Length 3', 'Index': 4}}]}"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "project.processors_map[\"RNN Encoder Length 3\"].find_potential_wires(project.processors_map[\"RNN Decoder Length 3\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "project.add_wires([{'Parent': 'c',\n",
    "   'Source': {'Processor': 'RNN Encoder Length 3', 'Index': 0},\n",
    "   'Target': {'Processor': 'RNN Decoder Length 3', 'Index': 2}},\n",
    "  {'Parent': 'c',\n",
    "   'Source': {'Processor': 'RNN Encoder Length 3', 'Index': 0},\n",
    "   'Target': {'Processor': 'RNN Decoder Length 3', 'Index': 3}},\n",
    "  {'Parent': 'c',\n",
    "   'Source': {'Processor': 'RNN Encoder Length 3', 'Index': 0},\n",
    "   'Target': {'Processor': 'RNN Decoder Length 3', 'Index': 4}}], auto_increment=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/markdown": [
       "```mermaid\n",
       "---\n",
       "config:\n",
       "    layout: elk\n",
       "---\n",
       "graph LR\n",
       "subgraph GS0[RNN Encoder-Decoder System Length 3]\n",
       "subgraph G0[RNN Encoder Length 3 - RNN Encoder Block Length 3 Block]\n",
       "direction LR\n",
       "X0[RNN Encoder Length 3]\n",
       "subgraph G0P[Ports]\n",
       "direction TB\n",
       "XX0P0[h_i]\n",
       "XX0P1[X]\n",
       "end\n",
       "XX0P0[h_i] o--o X0\n",
       "XX0P1[X] o--o X0\n",
       "subgraph G0T[Terminals]\n",
       "direction TB\n",
       "XX0T0[c]\n",
       "end\n",
       "X0 o--o XX0T0[c]\n",
       "end\n",
       "subgraph G1[RNN Decoder Length 3 - RNN Decoder Block Length 3 Block]\n",
       "direction LR\n",
       "X1[RNN Decoder Length 3]\n",
       "subgraph G1P[Ports]\n",
       "direction TB\n",
       "XX1P0[y_i]\n",
       "XX1P1[h_i]\n",
       "XX1P2[c]\n",
       "XX1P3[c]\n",
       "XX1P4[c]\n",
       "end\n",
       "XX1P0[y_i] o--o X1\n",
       "XX1P1[h_i] o--o X1\n",
       "XX1P2[c] o--o X1\n",
       "XX1P3[c] o--o X1\n",
       "XX1P4[c] o--o X1\n",
       "subgraph G1T[Terminals]\n",
       "direction TB\n",
       "XX1T0[Y]\n",
       "end\n",
       "X1 o--o XX1T0[Y]\n",
       "end\n",
       "XX0T0[c] ---> XX1P2[c]\n",
       "XX0T0[c] ---> XX1P3[c]\n",
       "XX0T0[c] ---> XX1P4[c]\n",
       "end\n",
       "\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/markdown": [
       "```mermaid\n",
       "---\n",
       "config:\n",
       "    layout: elk\n",
       "---\n",
       "graph LR\n",
       "subgraph GS0[RNN Encoder-Decoder System Length 3]\n",
       "subgraph GC0[RNN Encoder Length 3 - RNN Encoder Block Length 3 Block]\n",
       "direction LR\n",
       "subgraph GS1[RNN Encoder System Length 3]\n",
       "subgraph G1[RNN Encoder Cell 1 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X1[RNN Encoder Cell 1]\n",
       "subgraph G1P[Ports]\n",
       "direction TB\n",
       "XX1P0[x_i]\n",
       "XX1P1[h_i]\n",
       "end\n",
       "XX1P0[x_i] o--o X1\n",
       "XX1P1[h_i] o--o X1\n",
       "subgraph G1T[Terminals]\n",
       "direction TB\n",
       "XX1T0[h_i]\n",
       "end\n",
       "X1 o--o XX1T0[h_i]\n",
       "end\n",
       "subgraph G2[RNN Encoder Cell 2 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X2[RNN Encoder Cell 2]\n",
       "subgraph G2P[Ports]\n",
       "direction TB\n",
       "XX2P0[x_i]\n",
       "XX2P1[h_i]\n",
       "end\n",
       "XX2P0[x_i] o--o X2\n",
       "XX2P1[h_i] o--o X2\n",
       "subgraph G2T[Terminals]\n",
       "direction TB\n",
       "XX2T0[h_i]\n",
       "end\n",
       "X2 o--o XX2T0[h_i]\n",
       "end\n",
       "subgraph G3[RNN Encoder Cell 3 - RNN Encoder Hidden Layer Block]\n",
       "direction LR\n",
       "X3[RNN Encoder Cell 3]\n",
       "subgraph G3P[Ports]\n",
       "direction TB\n",
       "XX3P0[x_i]\n",
       "XX3P1[h_i]\n",
       "end\n",
       "XX3P0[x_i] o--o X3\n",
       "XX3P1[h_i] o--o X3\n",
       "subgraph G3T[Terminals]\n",
       "direction TB\n",
       "XX3T0[h_i]\n",
       "end\n",
       "X3 o--o XX3T0[h_i]\n",
       "end\n",
       "subgraph G4[Input Layer Length 3 - Input Layer Block Length 3 Block]\n",
       "direction LR\n",
       "X4[Input Layer Length 3]\n",
       "subgraph G4P[Ports]\n",
       "direction TB\n",
       "XX4P0[X]\n",
       "end\n",
       "XX4P0[X] o--o X4\n",
       "subgraph G4T[Terminals]\n",
       "direction TB\n",
       "XX4T0[x_i]\n",
       "XX4T1[x_i]\n",
       "XX4T2[x_i]\n",
       "end\n",
       "X4 o--o XX4T0[x_i]\n",
       "X4 o--o XX4T1[x_i]\n",
       "X4 o--o XX4T2[x_i]\n",
       "end\n",
       "subgraph G5[Build Context Vector Length 3 - Build Context Vector Block Length 3 Block]\n",
       "direction LR\n",
       "X5[Build Context Vector Length 3]\n",
       "subgraph G5P[Ports]\n",
       "direction TB\n",
       "XX5P0[h_i]\n",
       "XX5P1[h_i]\n",
       "XX5P2[h_i]\n",
       "end\n",
       "XX5P0[h_i] o--o X5\n",
       "XX5P1[h_i] o--o X5\n",
       "XX5P2[h_i] o--o X5\n",
       "subgraph G5T[Terminals]\n",
       "direction TB\n",
       "XX5T0[c]\n",
       "end\n",
       "X5 o--o XX5T0[c]\n",
       "end\n",
       "XX1T0[h_i] ---> XX2P1[h_i]\n",
       "XX2T0[h_i] ---> XX3P1[h_i]\n",
       "XX4T0[x_i] ---> XX1P0[x_i]\n",
       "XX4T1[x_i] ---> XX2P0[x_i]\n",
       "XX4T2[x_i] ---> XX3P0[x_i]\n",
       "XX1T0[h_i] ---> XX5P0[h_i]\n",
       "XX2T0[h_i] ---> XX5P1[h_i]\n",
       "XX3T0[h_i] ---> XX5P2[h_i]\n",
       "end\n",
       "subgraph GC0P[Ports]\n",
       "direction TB\n",
       "X2P0[h_i]\n",
       "X2P1[X]\n",
       "end\n",
       "X2P0[h_i] --> XX1P1[h_i]\n",
       "X2P1[X] --> XX4P0[X]\n",
       "subgraph GC0T[Terminals]\n",
       "direction TB\n",
       "X2T0[c]\n",
       "end\n",
       "XX5T0[c] --> X2T0[c]\n",
       "end\n",
       "subgraph GC7[RNN Decoder Length 3 - RNN Decoder Block Length 3 Block]\n",
       "direction LR\n",
       "subgraph GS2[RNN Decoder System Length 3]\n",
       "subgraph G8[RNN Decoder Cell 1 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X8[RNN Decoder Cell 1]\n",
       "subgraph G8P[Ports]\n",
       "direction TB\n",
       "XX8P0[y_i]\n",
       "XX8P1[h_i]\n",
       "XX8P2[c]\n",
       "end\n",
       "XX8P0[y_i] o--o X8\n",
       "XX8P1[h_i] o--o X8\n",
       "XX8P2[c] o--o X8\n",
       "subgraph G8T[Terminals]\n",
       "direction TB\n",
       "XX8T0[y_i]\n",
       "XX8T1[h_i]\n",
       "end\n",
       "X8 o--o XX8T0[y_i]\n",
       "X8 o--o XX8T1[h_i]\n",
       "end\n",
       "subgraph G9[RNN Decoder Cell 2 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X9[RNN Decoder Cell 2]\n",
       "subgraph G9P[Ports]\n",
       "direction TB\n",
       "XX9P0[y_i]\n",
       "XX9P1[h_i]\n",
       "XX9P2[c]\n",
       "end\n",
       "XX9P0[y_i] o--o X9\n",
       "XX9P1[h_i] o--o X9\n",
       "XX9P2[c] o--o X9\n",
       "subgraph G9T[Terminals]\n",
       "direction TB\n",
       "XX9T0[y_i]\n",
       "XX9T1[h_i]\n",
       "end\n",
       "X9 o--o XX9T0[y_i]\n",
       "X9 o--o XX9T1[h_i]\n",
       "end\n",
       "subgraph G10[RNN Decoder Cell 3 - RNN Decoder Hidden Layer Block]\n",
       "direction LR\n",
       "X10[RNN Decoder Cell 3]\n",
       "subgraph G10P[Ports]\n",
       "direction TB\n",
       "XX10P0[y_i]\n",
       "XX10P1[h_i]\n",
       "XX10P2[c]\n",
       "end\n",
       "XX10P0[y_i] o--o X10\n",
       "XX10P1[h_i] o--o X10\n",
       "XX10P2[c] o--o X10\n",
       "subgraph G10T[Terminals]\n",
       "direction TB\n",
       "XX10T0[y_i]\n",
       "XX10T1[h_i]\n",
       "end\n",
       "X10 o--o XX10T0[y_i]\n",
       "X10 o--o XX10T1[h_i]\n",
       "end\n",
       "subgraph G11[Output Layer Length 3 - Output Layer Block Length 3 Block]\n",
       "direction LR\n",
       "X11[Output Layer Length 3]\n",
       "subgraph G11P[Ports]\n",
       "direction TB\n",
       "XX11P0[y_i]\n",
       "XX11P1[y_i]\n",
       "XX11P2[y_i]\n",
       "end\n",
       "XX11P0[y_i] o--o X11\n",
       "XX11P1[y_i] o--o X11\n",
       "XX11P2[y_i] o--o X11\n",
       "subgraph G11T[Terminals]\n",
       "direction TB\n",
       "XX11T0[Y]\n",
       "end\n",
       "X11 o--o XX11T0[Y]\n",
       "end\n",
       "XX9T0[y_i] ---> XX10P0[y_i]\n",
       "XX9T1[h_i] ---> XX10P1[h_i]\n",
       "XX8T0[y_i] ---> XX9P0[y_i]\n",
       "XX8T1[h_i] ---> XX9P1[h_i]\n",
       "XX8T0[y_i] ---> XX11P0[y_i]\n",
       "XX9T0[y_i] ---> XX11P1[y_i]\n",
       "XX10T0[y_i] ---> XX11P2[y_i]\n",
       "end\n",
       "subgraph GC7P[Ports]\n",
       "direction TB\n",
       "X3P0[y_i]\n",
       "X3P1[h_i]\n",
       "X3P2[c]\n",
       "X3P3[c]\n",
       "X3P4[c]\n",
       "end\n",
       "X3P0[y_i] --> XX8P0[y_i]\n",
       "X3P1[h_i] --> XX8P1[h_i]\n",
       "X3P2[c] --> XX8P2[c]\n",
       "X3P3[c] --> XX9P2[c]\n",
       "X3P4[c] --> XX10P2[c]\n",
       "subgraph GC7T[Terminals]\n",
       "direction TB\n",
       "X3T0[Y]\n",
       "end\n",
       "XX11T0[Y] --> X3T0[Y]\n",
       "end\n",
       "X2T0[c] ---> X3P2[c]\n",
       "X2T0[c] ---> X3P3[c]\n",
       "X2T0[c] ---> X3P4[c]\n",
       "end\n",
       "\n",
       "```"
      ],
      "text/plain": [
       "<IPython.core.display.Markdown object>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "project.add_system(id=\"RNN Encoder-Decoder System Length 3\",\n",
    "                   processors=[\"RNN Encoder Length 3\", \"RNN Decoder Length 3\"],\n",
    "                   wires=[\"W16\", \"W17\", \"W18\"],\n",
    "                     description=\"A length 3 RNN encoder-decoder system\",)\n",
    "\n",
    "project.systems_map[\"RNN Encoder-Decoder System Length 3\"].display_mermaid_graphic()\n",
    "project.systems_map[\"RNN Encoder-Decoder System Length 3\"].display_mermaid_graphic(composite=True)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "MSML",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.19"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
