#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Mar 15 13:43:00 2019
# Process ID: 7888
# Current directory: D:/sfpe/projects/generated_VHDL_testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4760 D:\sfpe\projects\generated_VHDL_testing\enerated_VHDL_testing.xpr
# Log file: D:/sfpe/projects/generated_VHDL_testing/vivado.log
# Journal file: D:/sfpe/projects/generated_VHDL_testing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 804.117 ; gain = 115.344
update_compile_order -fileset sources_1
remove_files {D:/sfpe/projects/generated_VHDL_testing/src/sFPE.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_comm_get.vhd D:/sfpe/projects/generated_VHDL_testing/src/reg_FF20.vhd D:/sfpe/projects/generated_VHDL_testing/src/reg_TF20.vhd D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {D:/sfpe/projects/generated_VHDL_testing/src/sFPE_reg_file.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_comm_put.vhd D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_status_reg.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {D:/sfpe/projects/generated_VHDL_testing/src/sFPE_ALU.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_IMM.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_data_mem.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_delay.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_instr_decoder.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_prog_counter.vhd D:/sfpe/projects/generated_VHDL_testing/src/sFPE_prog_mem.vhd}
remove_files {D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files D:/sfpe/projects/generated_VHDL_testing/src
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:219]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
[Fri Mar 15 13:56:30 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 13:58:11 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 13:59:22 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
set_property file_type {VHDL 2008} [get_files *]
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:02:47 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:04:07 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:10:08 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:11:30 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "res_sel_MEM". [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:167]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:14:33 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:16:16 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:65]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:77]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:18:02 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:64]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:76]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:19:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:76]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:23:19 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:76]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:25:34 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "if". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:76]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:27:50 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:29:17 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:30:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:78]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:32:10 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:44]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:33:09 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:47]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:34:52 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:47]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:35:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:47]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "entity". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:39]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:36:17 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:37:29 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:39:18 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:44:49 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:45:50 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:33]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:34]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:48:32 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:50:01 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:50:46 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:51:54 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:54:16 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:55:19 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:55:56 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "jump_occured". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:56:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "and". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "unsigned". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:88]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 14:57:08 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:02:02 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "use". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:09:56 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "0". [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:67]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:11:04 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:11:51 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:15:27 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:22:12 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:35:49 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:77]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:80]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:118]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:119]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:40:44 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:85]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:104]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:113]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:120]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:121]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:122]
CRITICAL WARNING: [HDL 9-806] Syntax error near "open". [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:123]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:42:12 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:53:44 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:57:05 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 15:59:19 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:20:37 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:20:55 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:24:53 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:18]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:43]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:52]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:9]
CRITICAL WARNING: [HDL 9-806] Syntax error near "return". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:42]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:27:27 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "impure". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:58]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:51]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:61]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "impure". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:37]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:58]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:29:57 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:58]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:51]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:61]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:58]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:30:59 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:62]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:34:38 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:62]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "signal". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:36:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:62]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:38:57 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:62]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:59]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:40:07 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:62]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:41:44 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:63]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:45:22 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:63]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:46:20 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:63]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:48:53 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:218]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:219]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:238]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:261]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:278]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:289]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:309]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:324]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:335]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:347]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:354]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:369]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:416]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:642]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:691]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:770]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 16:49:42 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:240]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:255]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:263]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:264]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=>". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:264]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:280]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:313]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:328]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:338]
CRITICAL WARNING: [HDL 9-806] Syntax error near "<=". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:343]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:358]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:373]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:420]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:646]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:695]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:774]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:05:11 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:423]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:22:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:423]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:25:56 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:423]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:29:38 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:426]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:30:08 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:426]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:31:09 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:427]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:31:54 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:32:37 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:649]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:777]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:38:29 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:659]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:708]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:787]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:42:07 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "res_select_buff_last". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:574]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:580]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:591]
CRITICAL WARNING: [HDL 9-806] Syntax error near "port". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:597]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:602]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:665]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:714]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:793]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:48:41 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "res_select_buff_last". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:575]
CRITICAL WARNING: [HDL 9-806] Syntax error near "status_update_buff_first". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:593]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:667]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:716]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:795]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:50:36 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:668]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:717]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:796]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:52:46 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "PM". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:639]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:669]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:718]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:797]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 17:56:23 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "1". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:719]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:798]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 18:02:36 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:798]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 18:09:50 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 18:13:46 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/demux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_3.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/priority_mux_4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_FFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/reg_TFEA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_ALU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_IMM.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_get.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_comm_put.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_data_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_delay.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_instr_decoder.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_prog_mem.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_reg_file.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd" into library xil_defaultlib [D:/sfpe/projects/generated_VHDL_testing/src/test_status_reg.vhd:1]
[Fri Mar 15 18:16:51 2019] Launched synth_1...
Run output will be captured here: D:/sfpe/projects/generated_VHDL_testing/enerated_VHDL_testing.runs/synth_1/runme.log
