Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug  1 16:36:22 2020
| Host         : LAPTOP-6PEOUARA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_10_timing_summary_routed.rpt -pb Lab_10_timing_summary_routed.pb -rpx Lab_10_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_10
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 392 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[10]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[11]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[6]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[7]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[8]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/x_thief_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Video_Generator0/y_thief_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 969 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)  Period(ns)      Frequency(MHz)
-----                 ------------  ----------      --------------
rgb2dvi/U0/SerialClk  {}  0.000           0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


