
SPI_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000620c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d488  08006394  08006394  00007394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802381c  0802381c  0002505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0802381c  0802381c  0002481c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023824  08023824  0002505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023824  08023824  00024824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08023828  08023828  00024828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0802382c  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002505c  2**0
                  CONTENTS
 10 .bss          00001cd4  2000005c  2000005c  0002505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001d30  20001d30  0002505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf85  00000000  00000000  0002508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035ee  00000000  00000000  00041011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001068  00000000  00000000  00044600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b97  00000000  00000000  00045668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022da2  00000000  00000000  000461ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013857  00000000  00000000  00068fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc3b6  00000000  00000000  0007c7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  00158bae  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004564  00000000  00000000  00158c6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  0015d1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  0015d22a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  00160b46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800637c 	.word	0x0800637c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	0800637c 	.word	0x0800637c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <spi_update>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void spi_update(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
	extern SPI_HandleTypeDef hspi3;
    // Start the DMA transfer
    HAL_SPI_Transmit_DMA(&hspi3, spi_led_buffer, BUFFER_SIZE);
 80004f8:	2280      	movs	r2, #128	@ 0x80
 80004fa:	4903      	ldr	r1, [pc, #12]	@ (8000508 <spi_update+0x14>)
 80004fc:	4803      	ldr	r0, [pc, #12]	@ (800050c <spi_update+0x18>)
 80004fe:	f002 ff81 	bl	8003404 <HAL_SPI_Transmit_DMA>
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	200002c4 	.word	0x200002c4
 800050c:	20000120 	.word	0x20000120

08000510 <spi_set_led>:

void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000510:	b490      	push	{r4, r7}
 8000512:	b084      	sub	sp, #16
 8000514:	af00      	add	r7, sp, #0
 8000516:	4604      	mov	r4, r0
 8000518:	4608      	mov	r0, r1
 800051a:	4611      	mov	r1, r2
 800051c:	461a      	mov	r2, r3
 800051e:	4623      	mov	r3, r4
 8000520:	80fb      	strh	r3, [r7, #6]
 8000522:	4603      	mov	r3, r0
 8000524:	717b      	strb	r3, [r7, #5]
 8000526:	460b      	mov	r3, r1
 8000528:	713b      	strb	r3, [r7, #4]
 800052a:	4613      	mov	r3, r2
 800052c:	70fb      	strb	r3, [r7, #3]
    if (index < 0 || index >= NUM_LEDS) {
 800052e:	88fb      	ldrh	r3, [r7, #6]
 8000530:	2b1d      	cmp	r3, #29
 8000532:	d81c      	bhi.n	800056e <spi_set_led+0x5e>
        return; // Out of bounds
    }

    // Calculate the starting position for this LED in the buffer
    // (skip the 4-byte start frame)
    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000534:	88fb      	ldrh	r3, [r7, #6]
 8000536:	3301      	adds	r3, #1
 8000538:	009b      	lsls	r3, r3, #2
 800053a:	60fb      	str	r3, [r7, #12]
    // Byte 0: 0xE0 (Global Brightness, 5 bits)
    // Byte 1: Blue (0-255)
    // Byte 2: Green (0-255)
    // Byte 3: Red (0-255)

    spi_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F); // Brightness (masked to 5 bits)
 800053c:	7e3b      	ldrb	r3, [r7, #24]
 800053e:	f063 031f 	orn	r3, r3, #31
 8000542:	b2d9      	uxtb	r1, r3
 8000544:	4a0c      	ldr	r2, [pc, #48]	@ (8000578 <spi_set_led+0x68>)
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	4413      	add	r3, r2
 800054a:	460a      	mov	r2, r1
 800054c:	701a      	strb	r2, [r3, #0]
    spi_led_buffer[pos + 1] = b;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	3301      	adds	r3, #1
 8000552:	4909      	ldr	r1, [pc, #36]	@ (8000578 <spi_set_led+0x68>)
 8000554:	78fa      	ldrb	r2, [r7, #3]
 8000556:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 2] = g;
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	3302      	adds	r3, #2
 800055c:	4906      	ldr	r1, [pc, #24]	@ (8000578 <spi_set_led+0x68>)
 800055e:	793a      	ldrb	r2, [r7, #4]
 8000560:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 3] = r;
 8000562:	68fb      	ldr	r3, [r7, #12]
 8000564:	3303      	adds	r3, #3
 8000566:	4904      	ldr	r1, [pc, #16]	@ (8000578 <spi_set_led+0x68>)
 8000568:	797a      	ldrb	r2, [r7, #5]
 800056a:	54ca      	strb	r2, [r1, r3]
 800056c:	e000      	b.n	8000570 <spi_set_led+0x60>
        return; // Out of bounds
 800056e:	bf00      	nop
}
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bc90      	pop	{r4, r7}
 8000576:	4770      	bx	lr
 8000578:	200002c4 	.word	0x200002c4

0800057c <usart_set_led>:
		HAL_Delay(25); // Animation speed
	}
}

void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 800057c:	b490      	push	{r4, r7}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	4604      	mov	r4, r0
 8000584:	4608      	mov	r0, r1
 8000586:	4611      	mov	r1, r2
 8000588:	461a      	mov	r2, r3
 800058a:	4623      	mov	r3, r4
 800058c:	80fb      	strh	r3, [r7, #6]
 800058e:	4603      	mov	r3, r0
 8000590:	717b      	strb	r3, [r7, #5]
 8000592:	460b      	mov	r3, r1
 8000594:	713b      	strb	r3, [r7, #4]
 8000596:	4613      	mov	r3, r2
 8000598:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) {
 800059a:	88fb      	ldrh	r3, [r7, #6]
 800059c:	2b1d      	cmp	r3, #29
 800059e:	d81c      	bhi.n	80005da <usart_set_led+0x5e>
        return;
    }

    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	3301      	adds	r3, #1
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	60fb      	str	r3, [r7, #12]

    usart_led_buffer[pos + 0] = 0b11100000 | (brightness & 0x1F);
 80005a8:	7e3b      	ldrb	r3, [r7, #24]
 80005aa:	f063 031f 	orn	r3, r3, #31
 80005ae:	b2d9      	uxtb	r1, r3
 80005b0:	4a0c      	ldr	r2, [pc, #48]	@ (80005e4 <usart_set_led+0x68>)
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	4413      	add	r3, r2
 80005b6:	460a      	mov	r2, r1
 80005b8:	701a      	strb	r2, [r3, #0]
    usart_led_buffer[pos + 1] = b;
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	3301      	adds	r3, #1
 80005be:	4909      	ldr	r1, [pc, #36]	@ (80005e4 <usart_set_led+0x68>)
 80005c0:	78fa      	ldrb	r2, [r7, #3]
 80005c2:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 2] = g;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	3302      	adds	r3, #2
 80005c8:	4906      	ldr	r1, [pc, #24]	@ (80005e4 <usart_set_led+0x68>)
 80005ca:	793a      	ldrb	r2, [r7, #4]
 80005cc:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 3] = r;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	3303      	adds	r3, #3
 80005d2:	4904      	ldr	r1, [pc, #16]	@ (80005e4 <usart_set_led+0x68>)
 80005d4:	797a      	ldrb	r2, [r7, #5]
 80005d6:	54ca      	strb	r2, [r1, r3]
 80005d8:	e000      	b.n	80005dc <usart_set_led+0x60>
        return;
 80005da:	bf00      	nop
}
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc90      	pop	{r4, r7}
 80005e2:	4770      	bx	lr
 80005e4:	20000344 	.word	0x20000344

080005e8 <usart_update>:

void usart_update(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
    // Wait for any previous DMA transfer to finish
    // Note: We check HAL_UART_STATE_BUSY_TX
    while (HAL_USART_GetState(&husart6) == HAL_USART_STATE_BUSY_TX);
 80005ec:	bf00      	nop
 80005ee:	4806      	ldr	r0, [pc, #24]	@ (8000608 <usart_update+0x20>)
 80005f0:	f003 ff8e 	bl	8004510 <HAL_USART_GetState>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b12      	cmp	r3, #18
 80005f8:	d0f9      	beq.n	80005ee <usart_update+0x6>

    // Start the DMA transfer using the UART HAL function
    HAL_USART_Transmit_DMA(&husart6, usart_led_buffer, BUFFER_SIZE);
 80005fa:	2280      	movs	r2, #128	@ 0x80
 80005fc:	4903      	ldr	r1, [pc, #12]	@ (800060c <usart_update+0x24>)
 80005fe:	4802      	ldr	r0, [pc, #8]	@ (8000608 <usart_update+0x20>)
 8000600:	f003 fdb6 	bl	8004170 <HAL_USART_Transmit_DMA>
}
 8000604:	bf00      	nop
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000220 	.word	0x20000220
 800060c:	20000344 	.word	0x20000344

08000610 <led_init>:
		HAL_Delay(25); // Animation speed
	}
}

void led_init()
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af02      	add	r7, sp, #8
	// 1. Set Start Frame (4 bytes of 0x00)
	for (int i = 0; i < START_FRAME_SIZE; i++) {
 8000616:	2300      	movs	r3, #0
 8000618:	60fb      	str	r3, [r7, #12]
 800061a:	e00c      	b.n	8000636 <led_init+0x26>
		spi_led_buffer[i] = 0x00;
 800061c:	4a24      	ldr	r2, [pc, #144]	@ (80006b0 <led_init+0xa0>)
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	4413      	add	r3, r2
 8000622:	2200      	movs	r2, #0
 8000624:	701a      	strb	r2, [r3, #0]
		usart_led_buffer[i] = 0x00;
 8000626:	4a23      	ldr	r2, [pc, #140]	@ (80006b4 <led_init+0xa4>)
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	4413      	add	r3, r2
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < START_FRAME_SIZE; i++) {
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	3301      	adds	r3, #1
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	2b03      	cmp	r3, #3
 800063a:	ddef      	ble.n	800061c <led_init+0xc>
	}

	// 2. Set End Frame (4 bytes of 0xFF)
	// Calculate end frame position
	int end_frame_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 800063c:	237c      	movs	r3, #124	@ 0x7c
 800063e:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) {
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	e00e      	b.n	8000664 <led_init+0x54>
		spi_led_buffer[end_frame_pos + i] = 0xFF;
 8000646:	683a      	ldr	r2, [r7, #0]
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	4413      	add	r3, r2
 800064c:	4a18      	ldr	r2, [pc, #96]	@ (80006b0 <led_init+0xa0>)
 800064e:	21ff      	movs	r1, #255	@ 0xff
 8000650:	54d1      	strb	r1, [r2, r3]
		usart_led_buffer[end_frame_pos + i] = 0xFF;
 8000652:	683a      	ldr	r2, [r7, #0]
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	4413      	add	r3, r2
 8000658:	4a16      	ldr	r2, [pc, #88]	@ (80006b4 <led_init+0xa4>)
 800065a:	21ff      	movs	r1, #255	@ 0xff
 800065c:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < END_FRAME_SIZE; i++) {
 800065e:	68bb      	ldr	r3, [r7, #8]
 8000660:	3301      	adds	r3, #1
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	2b03      	cmp	r3, #3
 8000668:	dded      	ble.n	8000646 <led_init+0x36>
	}

	// 3. Set all LEDs to "off" initially
	for (int i = 0; i < NUM_LEDS; i++) {
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	e014      	b.n	800069a <led_init+0x8a>
	  	 spi_set_led(i, 0, 0, 0, 0); // R, G, B, Brightness
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	b298      	uxth	r0, r3
 8000674:	2300      	movs	r3, #0
 8000676:	9300      	str	r3, [sp, #0]
 8000678:	2300      	movs	r3, #0
 800067a:	2200      	movs	r2, #0
 800067c:	2100      	movs	r1, #0
 800067e:	f7ff ff47 	bl	8000510 <spi_set_led>
	  	 usart_set_led(i, 0, 0, 0, 0);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	b298      	uxth	r0, r3
 8000686:	2300      	movs	r3, #0
 8000688:	9300      	str	r3, [sp, #0]
 800068a:	2300      	movs	r3, #0
 800068c:	2200      	movs	r2, #0
 800068e:	2100      	movs	r1, #0
 8000690:	f7ff ff74 	bl	800057c <usart_set_led>
	for (int i = 0; i < NUM_LEDS; i++) {
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3301      	adds	r3, #1
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b1d      	cmp	r3, #29
 800069e:	dde7      	ble.n	8000670 <led_init+0x60>
	 }
	 spi_update(); // Send the "off" state
 80006a0:	f7ff ff28 	bl	80004f4 <spi_update>
	 usart_update();
 80006a4:	f7ff ffa0 	bl	80005e8 <usart_update>
}
 80006a8:	bf00      	nop
 80006aa:	3710      	adds	r7, #16
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200002c4 	.word	0x200002c4
 80006b4:	20000344 	.word	0x20000344

080006b8 <process_audio_data>:

void process_audio_data(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b088      	sub	sp, #32
 80006bc:	af00      	add	r7, sp, #0
    if (fft_process_flag) {
 80006be:	4b65      	ldr	r3, [pc, #404]	@ (8000854 <process_audio_data+0x19c>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	f000 80c0 	beq.w	800084a <process_audio_data+0x192>
        // 1. Lọc nhiễu DC (Zero centering)
        // Đưa tín hiệu từ 0-4095 về dao động quanh 0
        float32_t avg = 0;
 80006ca:	f04f 0300 	mov.w	r3, #0
 80006ce:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 80006d0:	2300      	movs	r3, #0
 80006d2:	837b      	strh	r3, [r7, #26]
 80006d4:	e010      	b.n	80006f8 <process_audio_data+0x40>
            avg += (float32_t)adc_buffer[i];
 80006d6:	8b7b      	ldrh	r3, [r7, #26]
 80006d8:	4a5f      	ldr	r2, [pc, #380]	@ (8000858 <process_audio_data+0x1a0>)
 80006da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006de:	ee07 3a90 	vmov	s15, r3
 80006e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80006ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006ee:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 80006f2:	8b7b      	ldrh	r3, [r7, #26]
 80006f4:	3301      	adds	r3, #1
 80006f6:	837b      	strh	r3, [r7, #26]
 80006f8:	8b7b      	ldrh	r3, [r7, #26]
 80006fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80006fe:	d3ea      	bcc.n	80006d6 <process_audio_data+0x1e>
        }
        avg /= (float32_t)FFT_SAMPLES;
 8000700:	ed97 7a07 	vldr	s14, [r7, #28]
 8000704:	eddf 6a55 	vldr	s13, [pc, #340]	@ 800085c <process_audio_data+0x1a4>
 8000708:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800070c:	edc7 7a07 	vstr	s15, [r7, #28]

        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8000710:	2300      	movs	r3, #0
 8000712:	833b      	strh	r3, [r7, #24]
 8000714:	e014      	b.n	8000740 <process_audio_data+0x88>
            fft_in_buf[i] = (float32_t)adc_buffer[i] - avg;
 8000716:	8b3b      	ldrh	r3, [r7, #24]
 8000718:	4a4f      	ldr	r2, [pc, #316]	@ (8000858 <process_audio_data+0x1a0>)
 800071a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800071e:	ee07 3a90 	vmov	s15, r3
 8000722:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000726:	8b3b      	ldrh	r3, [r7, #24]
 8000728:	edd7 7a07 	vldr	s15, [r7, #28]
 800072c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000730:	4a4b      	ldr	r2, [pc, #300]	@ (8000860 <process_audio_data+0x1a8>)
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	4413      	add	r3, r2
 8000736:	edc3 7a00 	vstr	s15, [r3]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 800073a:	8b3b      	ldrh	r3, [r7, #24]
 800073c:	3301      	adds	r3, #1
 800073e:	833b      	strh	r3, [r7, #24]
 8000740:	8b3b      	ldrh	r3, [r7, #24]
 8000742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000746:	d3e6      	bcc.n	8000716 <process_audio_data+0x5e>
        }

        // 2. Thực hiện FFT (Time Domain -> Frequency Domain)
        arm_rfft_fast_f32(&fft_handler, fft_in_buf, fft_out_buf, 0);
 8000748:	2300      	movs	r3, #0
 800074a:	4a46      	ldr	r2, [pc, #280]	@ (8000864 <process_audio_data+0x1ac>)
 800074c:	4944      	ldr	r1, [pc, #272]	@ (8000860 <process_audio_data+0x1a8>)
 800074e:	4846      	ldr	r0, [pc, #280]	@ (8000868 <process_audio_data+0x1b0>)
 8000750:	f004 fda2 	bl	8005298 <arm_rfft_fast_f32>

        // 3. Tính độ lớn (Magnitude)
        // Hàm này thay thế cho đoạn code: mag = sqrt(re*re + im*im)
        // Kết quả lưu vào fft_mag_buf. Chỉ có FFT_SAMPLES/2 phần tử hợp lệ.
        arm_cmplx_mag_f32(fft_out_buf, fft_mag_buf, FFT_SAMPLES / 2);
 8000754:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000758:	4944      	ldr	r1, [pc, #272]	@ (800086c <process_audio_data+0x1b4>)
 800075a:	4842      	ldr	r0, [pc, #264]	@ (8000864 <process_audio_data+0x1ac>)
 800075c:	f005 f978 	bl	8005a50 <arm_cmplx_mag_f32>

        // 4. PHÂN TÍCH TÌM PEAK (Giống cấu trúc bạn yêu cầu)
        // Tìm xem tần số nào đang chiếm ưu thế nhất (To nhất)
        float max_mag = 0.0f;
 8000760:	f04f 0300 	mov.w	r3, #0
 8000764:	617b      	str	r3, [r7, #20]
        uint16_t max_index = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	827b      	strh	r3, [r7, #18]

        // Bắt đầu từ k=1 hoặc k=2 để bỏ qua thành phần DC (k=0) thường rất lớn nhưng vô nghĩa
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 800076a:	2302      	movs	r3, #2
 800076c:	823b      	strh	r3, [r7, #16]
 800076e:	e015      	b.n	800079c <process_audio_data+0xe4>
            float current_mag = fft_mag_buf[k];
 8000770:	8a3b      	ldrh	r3, [r7, #16]
 8000772:	4a3e      	ldr	r2, [pc, #248]	@ (800086c <process_audio_data+0x1b4>)
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	607b      	str	r3, [r7, #4]

            // Tìm giá trị lớn nhất (Peak Finding)
            if (current_mag > max_mag) {
 800077c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000780:	edd7 7a05 	vldr	s15, [r7, #20]
 8000784:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800078c:	dd03      	ble.n	8000796 <process_audio_data+0xde>
                max_mag = current_mag;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	617b      	str	r3, [r7, #20]
                max_index = k;
 8000792:	8a3b      	ldrh	r3, [r7, #16]
 8000794:	827b      	strh	r3, [r7, #18]
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8000796:	8a3b      	ldrh	r3, [r7, #16]
 8000798:	3301      	adds	r3, #1
 800079a:	823b      	strh	r3, [r7, #16]
 800079c:	8a3b      	ldrh	r3, [r7, #16]
 800079e:	2bff      	cmp	r3, #255	@ 0xff
 80007a0:	d9e6      	bls.n	8000770 <process_audio_data+0xb8>
        }

        // 5. Cập nhật kết quả ra biến toàn cục

        // Xử lý Cường độ (VAL): Chia nhỏ xuống và cắt trần (Clamp)
        float final_val = max_mag / MAG_SCALE_FACTOR;
 80007a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80007a6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8000870 <process_audio_data+0x1b8>
 80007aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80007ae:	edc7 7a03 	vstr	s15, [r7, #12]
        if (final_val > TARGET_MAX_VAL) final_val = TARGET_MAX_VAL; // Cắt nếu vượt 10k
 80007b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80007b6:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8000874 <process_audio_data+0x1bc>
 80007ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007c2:	dd01      	ble.n	80007c8 <process_audio_data+0x110>
 80007c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000878 <process_audio_data+0x1c0>)
 80007c6:	60fb      	str	r3, [r7, #12]
        if (final_val < 0.0f) final_val = 0.0f;
 80007c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80007cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007d4:	d502      	bpl.n	80007dc <process_audio_data+0x124>
 80007d6:	f04f 0300 	mov.w	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]

        // Xử lý Tần số (HZ): Tính theo công thức chuẩn và cắt trần
        float final_hz = (float)max_index * (SAMPLING_RATE / (float)FFT_SAMPLES);
 80007dc:	8a7b      	ldrh	r3, [r7, #18]
 80007de:	ee07 3a90 	vmov	s15, r3
 80007e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007e6:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800087c <process_audio_data+0x1c4>
 80007ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007ee:	edc7 7a02 	vstr	s15, [r7, #8]
        if (final_hz > TARGET_MAX_HZ) final_hz = TARGET_MAX_HZ; // Cắt nếu vượt 100k
 80007f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80007f6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000880 <process_audio_data+0x1c8>
 80007fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000802:	dd01      	ble.n	8000808 <process_audio_data+0x150>
 8000804:	4b1f      	ldr	r3, [pc, #124]	@ (8000884 <process_audio_data+0x1cc>)
 8000806:	60bb      	str	r3, [r7, #8]
        audio_peak_val = final_val;
 8000808:	4a1f      	ldr	r2, [pc, #124]	@ (8000888 <process_audio_data+0x1d0>)
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	6013      	str	r3, [r2, #0]
        audio_peak_hz  = final_hz;
 800080e:	4a1f      	ldr	r2, [pc, #124]	@ (800088c <process_audio_data+0x1d4>)
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	6013      	str	r3, [r2, #0]

        // Ép kiểu sang số nguyên để SWV vẽ cho đẹp
        debug_peak_val = (int32_t)audio_peak_val;
 8000814:	4b1c      	ldr	r3, [pc, #112]	@ (8000888 <process_audio_data+0x1d0>)
 8000816:	edd3 7a00 	vldr	s15, [r3]
 800081a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800081e:	ee17 2a90 	vmov	r2, s15
 8000822:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <process_audio_data+0x1d8>)
 8000824:	601a      	str	r2, [r3, #0]
        debug_peak_hz  = (int32_t)audio_peak_hz;
 8000826:	4b19      	ldr	r3, [pc, #100]	@ (800088c <process_audio_data+0x1d4>)
 8000828:	edd3 7a00 	vldr	s15, [r3]
 800082c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000830:	ee17 2a90 	vmov	r2, s15
 8000834:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <process_audio_data+0x1dc>)
 8000836:	601a      	str	r2, [r3, #0]

        // 6. Reset cờ
        fft_process_flag = 0;
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <process_audio_data+0x19c>)
 800083a:	2200      	movs	r2, #0
 800083c:	701a      	strb	r2, [r3, #0]
        extern ADC_HandleTypeDef hadc1;
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 800083e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000842:	4905      	ldr	r1, [pc, #20]	@ (8000858 <process_audio_data+0x1a0>)
 8000844:	4814      	ldr	r0, [pc, #80]	@ (8000898 <process_audio_data+0x1e0>)
 8000846:	f000 fe29 	bl	800149c <HAL_ADC_Start_DMA>
    }
}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20001bc4 	.word	0x20001bc4
 8000858:	200003c4 	.word	0x200003c4
 800085c:	44000000 	.word	0x44000000
 8000860:	200007c4 	.word	0x200007c4
 8000864:	20000fc4 	.word	0x20000fc4
 8000868:	20001bc8 	.word	0x20001bc8
 800086c:	200017c4 	.word	0x200017c4
 8000870:	420c0000 	.word	0x420c0000
 8000874:	461c4000 	.word	0x461c4000
 8000878:	461c4000 	.word	0x461c4000
 800087c:	42fc3500 	.word	0x42fc3500
 8000880:	46ea6000 	.word	0x46ea6000
 8000884:	46ea6000 	.word	0x46ea6000
 8000888:	20001be0 	.word	0x20001be0
 800088c:	20001be4 	.word	0x20001be4
 8000890:	20001be8 	.word	0x20001be8
 8000894:	20001bec 	.word	0x20001bec
 8000898:	20000078 	.word	0x20000078

0800089c <update_led_smart>:

// Hàm xử lý LED thông minh: Tách biệt độ sáng và màu sắc
void update_led_smart(float vol, float hz) {
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b089      	sub	sp, #36	@ 0x24
 80008a0:	af02      	add	r7, sp, #8
 80008a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80008a6:	edc7 0a00 	vstr	s1, [r7]

	if (HAL_GetTick() - last_led_tick >= LED_UPDATE_INTERVAL) {
 80008aa:	f000 fda7 	bl	80013fc <HAL_GetTick>
 80008ae:	4602      	mov	r2, r0
 80008b0:	4b35      	ldr	r3, [pc, #212]	@ (8000988 <update_led_smart+0xec>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80008ba:	d360      	bcc.n	800097e <update_led_smart+0xe2>

	        // Quyết định màu dựa trên Tần số (hz)
	        uint8_t r=0, g=0, b=0;
 80008bc:	2300      	movs	r3, #0
 80008be:	75fb      	strb	r3, [r7, #23]
 80008c0:	2300      	movs	r3, #0
 80008c2:	75bb      	strb	r3, [r7, #22]
 80008c4:	2300      	movs	r3, #0
 80008c6:	757b      	strb	r3, [r7, #21]

	        // Nếu im lặng (Volume quá bé) -> Tắt LED
	        if (vol < 1000.0f) {
 80008c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80008cc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800098c <update_led_smart+0xf0>
 80008d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008d8:	d506      	bpl.n	80008e8 <update_led_smart+0x4c>
	            r = 0; g = 0; b = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	75fb      	strb	r3, [r7, #23]
 80008de:	2300      	movs	r3, #0
 80008e0:	75bb      	strb	r3, [r7, #22]
 80008e2:	2300      	movs	r3, #0
 80008e4:	757b      	strb	r3, [r7, #21]
 80008e6:	e025      	b.n	8000934 <update_led_smart+0x98>
	        }
	        else {
	            // Logic chọn màu đơn giản
	            if (hz < 500.0f)       { r=255; g=0;   b=0; }   // Bass: Đỏ
 80008e8:	edd7 7a00 	vldr	s15, [r7]
 80008ec:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000990 <update_led_smart+0xf4>
 80008f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008f8:	d506      	bpl.n	8000908 <update_led_smart+0x6c>
 80008fa:	23ff      	movs	r3, #255	@ 0xff
 80008fc:	75fb      	strb	r3, [r7, #23]
 80008fe:	2300      	movs	r3, #0
 8000900:	75bb      	strb	r3, [r7, #22]
 8000902:	2300      	movs	r3, #0
 8000904:	757b      	strb	r3, [r7, #21]
 8000906:	e015      	b.n	8000934 <update_led_smart+0x98>
	            else if (hz < 1500.0f) { r=0;   g=255; b=0; }   // Mid:  Xanh Lá
 8000908:	edd7 7a00 	vldr	s15, [r7]
 800090c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000994 <update_led_smart+0xf8>
 8000910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000918:	d506      	bpl.n	8000928 <update_led_smart+0x8c>
 800091a:	2300      	movs	r3, #0
 800091c:	75fb      	strb	r3, [r7, #23]
 800091e:	23ff      	movs	r3, #255	@ 0xff
 8000920:	75bb      	strb	r3, [r7, #22]
 8000922:	2300      	movs	r3, #0
 8000924:	757b      	strb	r3, [r7, #21]
 8000926:	e005      	b.n	8000934 <update_led_smart+0x98>
	            else { r=0;   g=0;   b=255; } // Treble: Xanh Dương
 8000928:	2300      	movs	r3, #0
 800092a:	75fb      	strb	r3, [r7, #23]
 800092c:	2300      	movs	r3, #0
 800092e:	75bb      	strb	r3, [r7, #22]
 8000930:	23ff      	movs	r3, #255	@ 0xff
 8000932:	757b      	strb	r3, [r7, #21]
	        }

	        // Set toàn bộ 30 LED cùng 1 màu
	        // Độ sáng fix cứng mức trung bình (10) hoặc theo Volume tùy bạn.
	        // Ở đây tôi để mức 15 cho rõ, volume chỉ quyết định On/Off.
	        uint8_t brightness = (r+g+b > 0) ? 15 : 0;
 8000934:	7dfa      	ldrb	r2, [r7, #23]
 8000936:	7dbb      	ldrb	r3, [r7, #22]
 8000938:	441a      	add	r2, r3
 800093a:	7d7b      	ldrb	r3, [r7, #21]
 800093c:	4413      	add	r3, r2
 800093e:	2b00      	cmp	r3, #0
 8000940:	dd01      	ble.n	8000946 <update_led_smart+0xaa>
 8000942:	230f      	movs	r3, #15
 8000944:	e000      	b.n	8000948 <update_led_smart+0xac>
 8000946:	2300      	movs	r3, #0
 8000948:	73fb      	strb	r3, [r7, #15]

	        for (int i = 0; i < NUM_LEDS; i++) {
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
 800094e:	e00c      	b.n	800096a <update_led_smart+0xce>
	            spi_set_led(i, r, g, b, brightness);
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	b298      	uxth	r0, r3
 8000954:	7d7c      	ldrb	r4, [r7, #21]
 8000956:	7dba      	ldrb	r2, [r7, #22]
 8000958:	7df9      	ldrb	r1, [r7, #23]
 800095a:	7bfb      	ldrb	r3, [r7, #15]
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	4623      	mov	r3, r4
 8000960:	f7ff fdd6 	bl	8000510 <spi_set_led>
	        for (int i = 0; i < NUM_LEDS; i++) {
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	3301      	adds	r3, #1
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	2b1d      	cmp	r3, #29
 800096e:	ddef      	ble.n	8000950 <update_led_smart+0xb4>
	        }

	        spi_update(); // Gửi tín hiệu ra dây LED
 8000970:	f7ff fdc0 	bl	80004f4 <spi_update>

	        // Cập nhật thời gian
	        last_led_tick = HAL_GetTick();
 8000974:	f000 fd42 	bl	80013fc <HAL_GetTick>
 8000978:	4603      	mov	r3, r0
 800097a:	4a03      	ldr	r2, [pc, #12]	@ (8000988 <update_led_smart+0xec>)
 800097c:	6013      	str	r3, [r2, #0]
	    }
}
 800097e:	bf00      	nop
 8000980:	371c      	adds	r7, #28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd90      	pop	{r4, r7, pc}
 8000986:	bf00      	nop
 8000988:	20001bf0 	.word	0x20001bf0
 800098c:	447a0000 	.word	0x447a0000
 8000990:	43fa0000 	.word	0x43fa0000
 8000994:	44bb8000 	.word	0x44bb8000

08000998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800099c:	f000 fcc8 	bl	8001330 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a0:	f000 f83a 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009a4:	f000 f9e2 	bl	8000d6c <MX_GPIO_Init>
  MX_DMA_Init();
 80009a8:	f000 f9a2 	bl	8000cf0 <MX_DMA_Init>
  MX_SPI3_Init();
 80009ac:	f000 f8f0 	bl	8000b90 <MX_SPI3_Init>
  MX_USART6_Init();
 80009b0:	f000 f970 	bl	8000c94 <MX_USART6_Init>
  MX_ADC1_Init();
 80009b4:	f000 f89a 	bl	8000aec <MX_ADC1_Init>
  MX_TIM2_Init();
 80009b8:	f000 f920 	bl	8000bfc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  led_init();
 80009bc:	f7ff fe28 	bl	8000610 <led_init>
  spi_update();
 80009c0:	f7ff fd98 	bl	80004f4 <spi_update>
  // Khởi tạo cấu trúc FFT (512 mẫu)
  arm_rfft_fast_init_f32(&fft_handler, FFT_SAMPLES);
 80009c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009c8:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <main+0x68>)
 80009ca:	f004 fb7b 	bl	80050c4 <arm_rfft_fast_init_f32>

  // Bắt đầu Timer 2 (để tạo nhịp)
  HAL_TIM_Base_Start(&htim2);
 80009ce:	480d      	ldr	r0, [pc, #52]	@ (8000a04 <main+0x6c>)
 80009d0:	f003 f8a0 	bl	8003b14 <HAL_TIM_Base_Start>

  // Bắt đầu ADC với DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 80009d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009d8:	490b      	ldr	r1, [pc, #44]	@ (8000a08 <main+0x70>)
 80009da:	480c      	ldr	r0, [pc, #48]	@ (8000a0c <main+0x74>)
 80009dc:	f000 fd5e 	bl	800149c <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  process_audio_data();
 80009e0:	f7ff fe6a 	bl	80006b8 <process_audio_data>

	  // Gọi hàm LED mới với 2 biến kết quả từ FFT
	  // audio_peak_val: Cường độ
	  // audio_peak_hz:  Tần số
	  update_led_smart(audio_peak_val, audio_peak_hz);
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <main+0x78>)
 80009e6:	edd3 7a00 	vldr	s15, [r3]
 80009ea:	4b0a      	ldr	r3, [pc, #40]	@ (8000a14 <main+0x7c>)
 80009ec:	ed93 7a00 	vldr	s14, [r3]
 80009f0:	eef0 0a47 	vmov.f32	s1, s14
 80009f4:	eeb0 0a67 	vmov.f32	s0, s15
 80009f8:	f7ff ff50 	bl	800089c <update_led_smart>
	  process_audio_data();
 80009fc:	bf00      	nop
 80009fe:	e7ef      	b.n	80009e0 <main+0x48>
 8000a00:	20001bc8 	.word	0x20001bc8
 8000a04:	200001d8 	.word	0x200001d8
 8000a08:	200003c4 	.word	0x200003c4
 8000a0c:	20000078 	.word	0x20000078
 8000a10:	20001be0 	.word	0x20001be0
 8000a14:	20001be4 	.word	0x20001be4

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b094      	sub	sp, #80	@ 0x50
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	f107 0320 	add.w	r3, r7, #32
 8000a22:	2230      	movs	r2, #48	@ 0x30
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f005 fc54 	bl	80062d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2c:	f107 030c 	add.w	r3, r7, #12
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	4b28      	ldr	r3, [pc, #160]	@ (8000ae4 <SystemClock_Config+0xcc>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a44:	4a27      	ldr	r2, [pc, #156]	@ (8000ae4 <SystemClock_Config+0xcc>)
 8000a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a4c:	4b25      	ldr	r3, [pc, #148]	@ (8000ae4 <SystemClock_Config+0xcc>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a54:	60bb      	str	r3, [r7, #8]
 8000a56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a58:	2300      	movs	r3, #0
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	4b22      	ldr	r3, [pc, #136]	@ (8000ae8 <SystemClock_Config+0xd0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a21      	ldr	r2, [pc, #132]	@ (8000ae8 <SystemClock_Config+0xd0>)
 8000a62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a66:	6013      	str	r3, [r2, #0]
 8000a68:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae8 <SystemClock_Config+0xd0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a74:	2302      	movs	r3, #2
 8000a76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a7c:	2310      	movs	r3, #16
 8000a7e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a80:	2302      	movs	r3, #2
 8000a82:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a84:	2300      	movs	r3, #0
 8000a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a88:	2308      	movs	r3, #8
 8000a8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a8c:	23a8      	movs	r3, #168	@ 0xa8
 8000a8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a94:	2304      	movs	r3, #4
 8000a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a98:	f107 0320 	add.w	r3, r7, #32
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f001 ffcf 	bl	8002a40 <HAL_RCC_OscConfig>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000aa8:	f000 f9ba 	bl	8000e20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aac:	230f      	movs	r3, #15
 8000aae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ab8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000abc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ac4:	f107 030c 	add.w	r3, r7, #12
 8000ac8:	2105      	movs	r1, #5
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fa30 	bl	8002f30 <HAL_RCC_ClockConfig>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000ad6:	f000 f9a3 	bl	8000e20 <Error_Handler>
  }
}
 8000ada:	bf00      	nop
 8000adc:	3750      	adds	r7, #80	@ 0x50
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40007000 	.word	0x40007000

08000aec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000af2:	463b      	mov	r3, r7
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000afe:	4b22      	ldr	r3, [pc, #136]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b00:	4a22      	ldr	r2, [pc, #136]	@ (8000b8c <MX_ADC1_Init+0xa0>)
 8000b02:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b04:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000b12:	4b1d      	ldr	r3, [pc, #116]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b18:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b26:	4b18      	ldr	r3, [pc, #96]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8000b2e:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b30:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000b34:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b36:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b3e:	2201      	movs	r2, #1
 8000b40:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b50:	480d      	ldr	r0, [pc, #52]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b52:	f000 fc5f 	bl	8001414 <HAL_ADC_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000b5c:	f000 f960 	bl	8000e20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b64:	2301      	movs	r3, #1
 8000b66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_ADC1_Init+0x9c>)
 8000b72:	f000 fe15 	bl	80017a0 <HAL_ADC_ConfigChannel>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000b7c:	f000 f950 	bl	8000e20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000078 	.word	0x20000078
 8000b8c:	40012000 	.word	0x40012000

08000b90 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000b96:	4a18      	ldr	r2, [pc, #96]	@ (8000bf8 <MX_SPI3_Init+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b9a:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000b9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ba0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000ba2:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bae:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bc0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bc4:	2218      	movs	r2, #24
 8000bc6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bce:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd4:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000bdc:	220a      	movs	r2, #10
 8000bde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000be0:	4804      	ldr	r0, [pc, #16]	@ (8000bf4 <MX_SPI3_Init+0x64>)
 8000be2:	f002 fb85 	bl	80032f0 <HAL_SPI_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000bec:	f000 f918 	bl	8000e20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000120 	.word	0x20000120
 8000bf8:	40003c00 	.word	0x40003c00

08000bfc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c02:	f107 0308 	add.w	r3, r7, #8
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c10:	463b      	mov	r3, r7
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c18:	4b1d      	ldr	r3, [pc, #116]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c20:	4b1b      	ldr	r3, [pc, #108]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c26:	4b1a      	ldr	r3, [pc, #104]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1300;
 8000c2c:	4b18      	ldr	r3, [pc, #96]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c2e:	f240 5214 	movw	r2, #1300	@ 0x514
 8000c32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c34:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c40:	4813      	ldr	r0, [pc, #76]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c42:	f002 ff17 	bl	8003a74 <HAL_TIM_Base_Init>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c4c:	f000 f8e8 	bl	8000e20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c56:	f107 0308 	add.w	r3, r7, #8
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	480c      	ldr	r0, [pc, #48]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c5e:	f002 ffc1 	bl	8003be4 <HAL_TIM_ConfigClockSource>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c68:	f000 f8da 	bl	8000e20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c6c:	2320      	movs	r3, #32
 8000c6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000c70:	2380      	movs	r3, #128	@ 0x80
 8000c72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c74:	463b      	mov	r3, r7
 8000c76:	4619      	mov	r1, r3
 8000c78:	4805      	ldr	r0, [pc, #20]	@ (8000c90 <MX_TIM2_Init+0x94>)
 8000c7a:	f003 f9bb 	bl	8003ff4 <HAL_TIMEx_MasterConfigSynchronization>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c84:	f000 f8cc 	bl	8000e20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c88:	bf00      	nop
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	200001d8 	.word	0x200001d8

08000c94 <MX_USART6_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  husart6.Instance = USART6;
 8000c98:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000c9a:	4a13      	ldr	r2, [pc, #76]	@ (8000ce8 <MX_USART6_Init+0x54>)
 8000c9c:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 5250000;
 8000c9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000ca0:	4a12      	ldr	r2, [pc, #72]	@ (8000cec <MX_USART6_Init+0x58>)
 8000ca2:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = USART_WORDLENGTH_8B;
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = USART_STOPBITS_1;
 8000caa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = USART_PARITY_NONE;
 8000cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = USART_MODE_TX;
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cb8:	2208      	movs	r2, #8
 8000cba:	615a      	str	r2, [r3, #20]
  husart6.Init.CLKPolarity = USART_POLARITY_LOW;
 8000cbc:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	619a      	str	r2, [r3, #24]
  husart6.Init.CLKPhase = USART_PHASE_1EDGE;
 8000cc2:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	61da      	str	r2, [r3, #28]
  husart6.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8000cc8:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart6) != HAL_OK)
 8000cce:	4805      	ldr	r0, [pc, #20]	@ (8000ce4 <MX_USART6_Init+0x50>)
 8000cd0:	f003 fa0c 	bl	80040ec <HAL_USART_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_USART6_Init+0x4a>
  {
    Error_Handler();
 8000cda:	f000 f8a1 	bl	8000e20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	20000220 	.word	0x20000220
 8000ce8:	40011400 	.word	0x40011400
 8000cec:	00501bd0 	.word	0x00501bd0

08000cf0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <MX_DMA_Init+0x78>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	4a1a      	ldr	r2, [pc, #104]	@ (8000d68 <MX_DMA_Init+0x78>)
 8000d00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d06:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <MX_DMA_Init+0x78>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	603b      	str	r3, [r7, #0]
 8000d16:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <MX_DMA_Init+0x78>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1a:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <MX_DMA_Init+0x78>)
 8000d1c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_DMA_Init+0x78>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2100      	movs	r1, #0
 8000d32:	2010      	movs	r0, #16
 8000d34:	f001 f8af 	bl	8001e96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d38:	2010      	movs	r0, #16
 8000d3a:	f001 f8c8 	bl	8001ece <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	2038      	movs	r0, #56	@ 0x38
 8000d44:	f001 f8a7 	bl	8001e96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d48:	2038      	movs	r0, #56	@ 0x38
 8000d4a:	f001 f8c0 	bl	8001ece <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2100      	movs	r1, #0
 8000d52:	2045      	movs	r0, #69	@ 0x45
 8000d54:	f001 f89f 	bl	8001e96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000d58:	2045      	movs	r0, #69	@ 0x45
 8000d5a:	f001 f8b8 	bl	8001ece <HAL_NVIC_EnableIRQ>

}
 8000d5e:	bf00      	nop
 8000d60:	3708      	adds	r7, #8
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40023800 	.word	0x40023800

08000d6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	4b17      	ldr	r3, [pc, #92]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	4a16      	ldr	r2, [pc, #88]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d82:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	4b10      	ldr	r3, [pc, #64]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000d98:	f043 0304 	orr.w	r3, r3, #4
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	607b      	str	r3, [r7, #4]
 8000dae:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	4a08      	ldr	r2, [pc, #32]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000db4:	f043 0302 	orr.w	r3, r3, #2
 8000db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <MX_GPIO_Init+0x68>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dc6:	bf00      	nop
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	40023800 	.word	0x40023800

08000dd8 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
    // This is where you would set a flag, e.g.
    // g_transfer_complete = 1;
    // Your main loop can then check this flag before
    // filling the buffer with new data and calling show_leds() again.
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <HAL_ADC_ConvCpltCallback>:

// Hàm này được gọi tự động khi DMA điền đầy buffer
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a06      	ldr	r2, [pc, #24]	@ (8000e14 <HAL_ADC_ConvCpltCallback+0x28>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d105      	bne.n	8000e0a <HAL_ADC_ConvCpltCallback+0x1e>
		// 1. Dừng ADC/DMA ngay lập tức để dữ liệu không bị ghi đè
	    HAL_ADC_Stop_DMA(&hadc1);
 8000dfe:	4806      	ldr	r0, [pc, #24]	@ (8000e18 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000e00:	f000 fc60 	bl	80016c4 <HAL_ADC_Stop_DMA>

	    // 2. Báo cờ
	    fft_process_flag = 1;
 8000e04:	4b05      	ldr	r3, [pc, #20]	@ (8000e1c <HAL_ADC_ConvCpltCallback+0x30>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	701a      	strb	r2, [r3, #0]
	}
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40012000 	.word	0x40012000
 8000e18:	20000078 	.word	0x20000078
 8000e1c:	20001bc4 	.word	0x20001bc4

08000e20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e24:	b672      	cpsid	i
}
 8000e26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <Error_Handler+0x8>

08000e2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	607b      	str	r3, [r7, #4]
 8000e36:	4b10      	ldr	r3, [pc, #64]	@ (8000e78 <HAL_MspInit+0x4c>)
 8000e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e3a:	4a0f      	ldr	r2, [pc, #60]	@ (8000e78 <HAL_MspInit+0x4c>)
 8000e3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e40:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e42:	4b0d      	ldr	r3, [pc, #52]	@ (8000e78 <HAL_MspInit+0x4c>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <HAL_MspInit+0x4c>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e56:	4a08      	ldr	r2, [pc, #32]	@ (8000e78 <HAL_MspInit+0x4c>)
 8000e58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e5e:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <HAL_MspInit+0x4c>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40023800 	.word	0x40023800

08000e7c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	@ 0x28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a2f      	ldr	r2, [pc, #188]	@ (8000f58 <HAL_ADC_MspInit+0xdc>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d157      	bne.n	8000f4e <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	613b      	str	r3, [r7, #16]
 8000ea2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f5c <HAL_ADC_MspInit+0xe0>)
 8000ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ea6:	4a2d      	ldr	r2, [pc, #180]	@ (8000f5c <HAL_ADC_MspInit+0xe0>)
 8000ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eae:	4b2b      	ldr	r3, [pc, #172]	@ (8000f5c <HAL_ADC_MspInit+0xe0>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eb6:	613b      	str	r3, [r7, #16]
 8000eb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
 8000ebe:	4b27      	ldr	r3, [pc, #156]	@ (8000f5c <HAL_ADC_MspInit+0xe0>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec2:	4a26      	ldr	r2, [pc, #152]	@ (8000f5c <HAL_ADC_MspInit+0xe0>)
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eca:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <HAL_ADC_MspInit+0xe0>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eda:	2303      	movs	r3, #3
 8000edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	481d      	ldr	r0, [pc, #116]	@ (8000f60 <HAL_ADC_MspInit+0xe4>)
 8000eea:	f001 fc0d 	bl	8002708 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000eee:	4b1d      	ldr	r3, [pc, #116]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f68 <HAL_ADC_MspInit+0xec>)
 8000ef2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000efa:	4b1a      	ldr	r3, [pc, #104]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f00:	4b18      	ldr	r3, [pc, #96]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f06:	4b17      	ldr	r3, [pc, #92]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f0c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f0e:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f14:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f16:	4b13      	ldr	r3, [pc, #76]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f1c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f1e:	4b11      	ldr	r3, [pc, #68]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f24:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f26:	4b0f      	ldr	r3, [pc, #60]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f32:	480c      	ldr	r0, [pc, #48]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f34:	f000 ffe6 	bl	8001f04 <HAL_DMA_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000f3e:	f7ff ff6f 	bl	8000e20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a07      	ldr	r2, [pc, #28]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f46:	639a      	str	r2, [r3, #56]	@ 0x38
 8000f48:	4a06      	ldr	r2, [pc, #24]	@ (8000f64 <HAL_ADC_MspInit+0xe8>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000f4e:	bf00      	nop
 8000f50:	3728      	adds	r7, #40	@ 0x28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40012000 	.word	0x40012000
 8000f5c:	40023800 	.word	0x40023800
 8000f60:	40020000 	.word	0x40020000
 8000f64:	200000c0 	.word	0x200000c0
 8000f68:	40026410 	.word	0x40026410

08000f6c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08a      	sub	sp, #40	@ 0x28
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 0314 	add.w	r3, r7, #20
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a43      	ldr	r2, [pc, #268]	@ (8001098 <HAL_SPI_MspInit+0x12c>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d17f      	bne.n	800108e <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	4b42      	ldr	r3, [pc, #264]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f96:	4a41      	ldr	r2, [pc, #260]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000f98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f9e:	4b3f      	ldr	r3, [pc, #252]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	4b3b      	ldr	r3, [pc, #236]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	4a3a      	ldr	r2, [pc, #232]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fb4:	f043 0304 	orr.w	r3, r3, #4
 8000fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fba:	4b38      	ldr	r3, [pc, #224]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	4b34      	ldr	r3, [pc, #208]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	4a33      	ldr	r2, [pc, #204]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fd0:	f043 0302 	orr.w	r3, r3, #2
 8000fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd6:	4b31      	ldr	r3, [pc, #196]	@ (800109c <HAL_SPI_MspInit+0x130>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fe2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ff4:	2306      	movs	r3, #6
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4828      	ldr	r0, [pc, #160]	@ (80010a0 <HAL_SPI_MspInit+0x134>)
 8001000:	f001 fb82 	bl	8002708 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001004:	2320      	movs	r3, #32
 8001006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001010:	2303      	movs	r3, #3
 8001012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001014:	2306      	movs	r3, #6
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	4821      	ldr	r0, [pc, #132]	@ (80010a4 <HAL_SPI_MspInit+0x138>)
 8001020:	f001 fb72 	bl	8002708 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001024:	4b20      	ldr	r3, [pc, #128]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001026:	4a21      	ldr	r2, [pc, #132]	@ (80010ac <HAL_SPI_MspInit+0x140>)
 8001028:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800102a:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 800102c:	2200      	movs	r2, #0
 800102e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001030:	4b1d      	ldr	r3, [pc, #116]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001032:	2240      	movs	r2, #64	@ 0x40
 8001034:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001036:	4b1c      	ldr	r3, [pc, #112]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001038:	2200      	movs	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800103c:	4b1a      	ldr	r3, [pc, #104]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 800103e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001042:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001046:	2200      	movs	r2, #0
 8001048:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800104a:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001050:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001056:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001058:	2200      	movs	r2, #0
 800105a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800105c:	4b12      	ldr	r3, [pc, #72]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 800105e:	2200      	movs	r2, #0
 8001060:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001062:	4811      	ldr	r0, [pc, #68]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001064:	f000 ff4e 	bl	8001f04 <HAL_DMA_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 800106e:	f7ff fed7 	bl	8000e20 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 8001076:	649a      	str	r2, [r3, #72]	@ 0x48
 8001078:	4a0b      	ldr	r2, [pc, #44]	@ (80010a8 <HAL_SPI_MspInit+0x13c>)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	2033      	movs	r0, #51	@ 0x33
 8001084:	f000 ff07 	bl	8001e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001088:	2033      	movs	r0, #51	@ 0x33
 800108a:	f000 ff20 	bl	8001ece <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800108e:	bf00      	nop
 8001090:	3728      	adds	r7, #40	@ 0x28
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40003c00 	.word	0x40003c00
 800109c:	40023800 	.word	0x40023800
 80010a0:	40020800 	.word	0x40020800
 80010a4:	40020400 	.word	0x40020400
 80010a8:	20000178 	.word	0x20000178
 80010ac:	40026088 	.word	0x40026088

080010b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010c0:	d10d      	bne.n	80010de <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b09      	ldr	r3, [pc, #36]	@ (80010ec <HAL_TIM_Base_MspInit+0x3c>)
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	4a08      	ldr	r2, [pc, #32]	@ (80010ec <HAL_TIM_Base_MspInit+0x3c>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d2:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <HAL_TIM_Base_MspInit+0x3c>)
 80010d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40023800 	.word	0x40023800

080010f0 <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	@ 0x28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART6)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a34      	ldr	r2, [pc, #208]	@ (80011e0 <HAL_USART_MspInit+0xf0>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d162      	bne.n	80011d8 <HAL_USART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	4b33      	ldr	r3, [pc, #204]	@ (80011e4 <HAL_USART_MspInit+0xf4>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a32      	ldr	r2, [pc, #200]	@ (80011e4 <HAL_USART_MspInit+0xf4>)
 800111c:	f043 0320 	orr.w	r3, r3, #32
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b30      	ldr	r3, [pc, #192]	@ (80011e4 <HAL_USART_MspInit+0xf4>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f003 0320 	and.w	r3, r3, #32
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4b2c      	ldr	r3, [pc, #176]	@ (80011e4 <HAL_USART_MspInit+0xf4>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a2b      	ldr	r2, [pc, #172]	@ (80011e4 <HAL_USART_MspInit+0xf4>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b29      	ldr	r3, [pc, #164]	@ (80011e4 <HAL_USART_MspInit+0xf4>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 800114a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800114e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001150:	2302      	movs	r3, #2
 8001152:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001158:	2303      	movs	r3, #3
 800115a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800115c:	2308      	movs	r3, #8
 800115e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	4619      	mov	r1, r3
 8001166:	4820      	ldr	r0, [pc, #128]	@ (80011e8 <HAL_USART_MspInit+0xf8>)
 8001168:	f001 face 	bl	8002708 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800116c:	4b1f      	ldr	r3, [pc, #124]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 800116e:	4a20      	ldr	r2, [pc, #128]	@ (80011f0 <HAL_USART_MspInit+0x100>)
 8001170:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001172:	4b1e      	ldr	r3, [pc, #120]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 8001174:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001178:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800117a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 800117c:	2240      	movs	r2, #64	@ 0x40
 800117e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001180:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 8001182:	2200      	movs	r2, #0
 8001184:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001186:	4b19      	ldr	r3, [pc, #100]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 8001188:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800118c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800118e:	4b17      	ldr	r3, [pc, #92]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 8001190:	2200      	movs	r2, #0
 8001192:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001194:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800119a:	4b14      	ldr	r3, [pc, #80]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 800119c:	2200      	movs	r2, #0
 800119e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011a0:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011a6:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80011ac:	480f      	ldr	r0, [pc, #60]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 80011ae:	f000 fea9 	bl	8001f04 <HAL_DMA_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <HAL_USART_MspInit+0xcc>
    {
      Error_Handler();
 80011b8:	f7ff fe32 	bl	8000e20 <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart6_tx);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 80011c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011c2:	4a0a      	ldr	r2, [pc, #40]	@ (80011ec <HAL_USART_MspInit+0xfc>)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2100      	movs	r1, #0
 80011cc:	2047      	movs	r0, #71	@ 0x47
 80011ce:	f000 fe62 	bl	8001e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80011d2:	2047      	movs	r0, #71	@ 0x47
 80011d4:	f000 fe7b 	bl	8001ece <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 80011d8:	bf00      	nop
 80011da:	3728      	adds	r7, #40	@ 0x28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40011400 	.word	0x40011400
 80011e4:	40023800 	.word	0x40023800
 80011e8:	40020800 	.word	0x40020800
 80011ec:	20000264 	.word	0x20000264
 80011f0:	400264a0 	.word	0x400264a0

080011f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f8:	bf00      	nop
 80011fa:	e7fd      	b.n	80011f8 <NMI_Handler+0x4>

080011fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001200:	bf00      	nop
 8001202:	e7fd      	b.n	8001200 <HardFault_Handler+0x4>

08001204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <MemManage_Handler+0x4>

0800120c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <BusFault_Handler+0x4>

08001214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <UsageFault_Handler+0x4>

0800121c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800124a:	f000 f8c3 	bl	80013d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001258:	4802      	ldr	r0, [pc, #8]	@ (8001264 <DMA1_Stream5_IRQHandler+0x10>)
 800125a:	f000 ffeb 	bl	8002234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000178 	.word	0x20000178

08001268 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800126c:	4802      	ldr	r0, [pc, #8]	@ (8001278 <SPI3_IRQHandler+0x10>)
 800126e:	f002 f97b 	bl	8003568 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000120 	.word	0x20000120

0800127c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001280:	4802      	ldr	r0, [pc, #8]	@ (800128c <DMA2_Stream0_IRQHandler+0x10>)
 8001282:	f000 ffd7 	bl	8002234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	200000c0 	.word	0x200000c0

08001290 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001294:	4802      	ldr	r0, [pc, #8]	@ (80012a0 <DMA2_Stream6_IRQHandler+0x10>)
 8001296:	f000 ffcd 	bl	8002234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000264 	.word	0x20000264

080012a4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_USART_IRQHandler(&husart6);
 80012a8:	4802      	ldr	r0, [pc, #8]	@ (80012b4 <USART6_IRQHandler+0x10>)
 80012aa:	f002 ffe1 	bl	8004270 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000220 	.word	0x20000220

080012b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <SystemInit+0x20>)
 80012be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012c2:	4a05      	ldr	r2, [pc, #20]	@ (80012d8 <SystemInit+0x20>)
 80012c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80012dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001314 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80012e0:	f7ff ffea 	bl	80012b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012e4:	480c      	ldr	r0, [pc, #48]	@ (8001318 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012e6:	490d      	ldr	r1, [pc, #52]	@ (800131c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001320 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012ec:	e002      	b.n	80012f4 <LoopCopyDataInit>

080012ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012f2:	3304      	adds	r3, #4

080012f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f8:	d3f9      	bcc.n	80012ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001324 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001328 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001300:	e001      	b.n	8001306 <LoopFillZerobss>

08001302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001304:	3204      	adds	r2, #4

08001306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001306:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001308:	d3fb      	bcc.n	8001302 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800130a:	f004 fff1 	bl	80062f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800130e:	f7ff fb43 	bl	8000998 <main>
  bx  lr    
 8001312:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001314:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001318:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800131c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001320:	0802382c 	.word	0x0802382c
  ldr r2, =_sbss
 8001324:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001328:	20001d30 	.word	0x20001d30

0800132c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800132c:	e7fe      	b.n	800132c <ADC_IRQHandler>
	...

08001330 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001334:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <HAL_Init+0x40>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0d      	ldr	r2, [pc, #52]	@ (8001370 <HAL_Init+0x40>)
 800133a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800133e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001340:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <HAL_Init+0x40>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <HAL_Init+0x40>)
 8001346:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800134a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800134c:	4b08      	ldr	r3, [pc, #32]	@ (8001370 <HAL_Init+0x40>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a07      	ldr	r2, [pc, #28]	@ (8001370 <HAL_Init+0x40>)
 8001352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001356:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001358:	2003      	movs	r0, #3
 800135a:	f000 fd91 	bl	8001e80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800135e:	200f      	movs	r0, #15
 8001360:	f000 f808 	bl	8001374 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001364:	f7ff fd62 	bl	8000e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40023c00 	.word	0x40023c00

08001374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800137c:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <HAL_InitTick+0x54>)
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <HAL_InitTick+0x58>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4619      	mov	r1, r3
 8001386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800138a:	fbb3 f3f1 	udiv	r3, r3, r1
 800138e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001392:	4618      	mov	r0, r3
 8001394:	f000 fda9 	bl	8001eea <HAL_SYSTICK_Config>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e00e      	b.n	80013c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b0f      	cmp	r3, #15
 80013a6:	d80a      	bhi.n	80013be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013a8:	2200      	movs	r2, #0
 80013aa:	6879      	ldr	r1, [r7, #4]
 80013ac:	f04f 30ff 	mov.w	r0, #4294967295
 80013b0:	f000 fd71 	bl	8001e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013b4:	4a06      	ldr	r2, [pc, #24]	@ (80013d0 <HAL_InitTick+0x5c>)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e000      	b.n	80013c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000000 	.word	0x20000000
 80013cc:	20000008 	.word	0x20000008
 80013d0:	20000004 	.word	0x20000004

080013d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <HAL_IncTick+0x20>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_IncTick+0x24>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4413      	add	r3, r2
 80013e4:	4a04      	ldr	r2, [pc, #16]	@ (80013f8 <HAL_IncTick+0x24>)
 80013e6:	6013      	str	r3, [r2, #0]
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	20000008 	.word	0x20000008
 80013f8:	20001bf4 	.word	0x20001bf4

080013fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001400:	4b03      	ldr	r3, [pc, #12]	@ (8001410 <HAL_GetTick+0x14>)
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	4618      	mov	r0, r3
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	20001bf4 	.word	0x20001bf4

08001414 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800141c:	2300      	movs	r3, #0
 800141e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e033      	b.n	8001492 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	2b00      	cmp	r3, #0
 8001430:	d109      	bne.n	8001446 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff fd22 	bl	8000e7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	f003 0310 	and.w	r3, r3, #16
 800144e:	2b00      	cmp	r3, #0
 8001450:	d118      	bne.n	8001484 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800145a:	f023 0302 	bic.w	r3, r3, #2
 800145e:	f043 0202 	orr.w	r2, r3, #2
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 fabc 	bl	80019e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	f023 0303 	bic.w	r3, r3, #3
 800147a:	f043 0201 	orr.w	r2, r3, #1
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	641a      	str	r2, [r3, #64]	@ 0x40
 8001482:	e001      	b.n	8001488 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001490:	7bfb      	ldrb	r3, [r7, #15]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014ac:	2300      	movs	r3, #0
 80014ae:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d101      	bne.n	80014be <HAL_ADC_Start_DMA+0x22>
 80014ba:	2302      	movs	r3, #2
 80014bc:	e0eb      	b.n	8001696 <HAL_ADC_Start_DMA+0x1fa>
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2201      	movs	r2, #1
 80014c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d018      	beq.n	8001506 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f042 0201 	orr.w	r2, r2, #1
 80014e2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014e4:	4b6e      	ldr	r3, [pc, #440]	@ (80016a0 <HAL_ADC_Start_DMA+0x204>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a6e      	ldr	r2, [pc, #440]	@ (80016a4 <HAL_ADC_Start_DMA+0x208>)
 80014ea:	fba2 2303 	umull	r2, r3, r2, r3
 80014ee:	0c9a      	lsrs	r2, r3, #18
 80014f0:	4613      	mov	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4413      	add	r3, r2
 80014f6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80014f8:	e002      	b.n	8001500 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	3b01      	subs	r3, #1
 80014fe:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f9      	bne.n	80014fa <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001510:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001514:	d107      	bne.n	8001526 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001524:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	2b01      	cmp	r3, #1
 8001532:	f040 80a3 	bne.w	800167c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800153e:	f023 0301 	bic.w	r3, r3, #1
 8001542:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001554:	2b00      	cmp	r3, #0
 8001556:	d007      	beq.n	8001568 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001560:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800156c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001574:	d106      	bne.n	8001584 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157a:	f023 0206 	bic.w	r2, r3, #6
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	645a      	str	r2, [r3, #68]	@ 0x44
 8001582:	e002      	b.n	800158a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2200      	movs	r2, #0
 8001588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001592:	4b45      	ldr	r3, [pc, #276]	@ (80016a8 <HAL_ADC_Start_DMA+0x20c>)
 8001594:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800159a:	4a44      	ldr	r2, [pc, #272]	@ (80016ac <HAL_ADC_Start_DMA+0x210>)
 800159c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015a2:	4a43      	ldr	r2, [pc, #268]	@ (80016b0 <HAL_ADC_Start_DMA+0x214>)
 80015a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015aa:	4a42      	ldr	r2, [pc, #264]	@ (80016b4 <HAL_ADC_Start_DMA+0x218>)
 80015ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80015b6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80015c6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015d6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	334c      	adds	r3, #76	@ 0x4c
 80015e2:	4619      	mov	r1, r3
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f000 fd3a 	bl	8002060 <HAL_DMA_Start_IT>
 80015ec:	4603      	mov	r3, r0
 80015ee:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f003 031f 	and.w	r3, r3, #31
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d12a      	bne.n	8001652 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a2d      	ldr	r2, [pc, #180]	@ (80016b8 <HAL_ADC_Start_DMA+0x21c>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d015      	beq.n	8001632 <HAL_ADC_Start_DMA+0x196>
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a2c      	ldr	r2, [pc, #176]	@ (80016bc <HAL_ADC_Start_DMA+0x220>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d105      	bne.n	800161c <HAL_ADC_Start_DMA+0x180>
 8001610:	4b25      	ldr	r3, [pc, #148]	@ (80016a8 <HAL_ADC_Start_DMA+0x20c>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 031f 	and.w	r3, r3, #31
 8001618:	2b00      	cmp	r3, #0
 800161a:	d00a      	beq.n	8001632 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a27      	ldr	r2, [pc, #156]	@ (80016c0 <HAL_ADC_Start_DMA+0x224>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d136      	bne.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
 8001626:	4b20      	ldr	r3, [pc, #128]	@ (80016a8 <HAL_ADC_Start_DMA+0x20c>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	2b00      	cmp	r3, #0
 8001630:	d130      	bne.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d129      	bne.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	689a      	ldr	r2, [r3, #8]
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	e020      	b.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a18      	ldr	r2, [pc, #96]	@ (80016b8 <HAL_ADC_Start_DMA+0x21c>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d11b      	bne.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001666:	2b00      	cmp	r3, #0
 8001668:	d114      	bne.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	e00b      	b.n	8001694 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001680:	f043 0210 	orr.w	r2, r3, #16
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168c:	f043 0201 	orr.w	r2, r3, #1
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001694:	7ffb      	ldrb	r3, [r7, #31]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3720      	adds	r7, #32
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000000 	.word	0x20000000
 80016a4:	431bde83 	.word	0x431bde83
 80016a8:	40012300 	.word	0x40012300
 80016ac:	08001bdd 	.word	0x08001bdd
 80016b0:	08001c97 	.word	0x08001c97
 80016b4:	08001cb3 	.word	0x08001cb3
 80016b8:	40012000 	.word	0x40012000
 80016bc:	40012100 	.word	0x40012100
 80016c0:	40012200 	.word	0x40012200

080016c4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016cc:	2300      	movs	r3, #0
 80016ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d101      	bne.n	80016de <HAL_ADC_Stop_DMA+0x1a>
 80016da:	2302      	movs	r3, #2
 80016dc:	e048      	b.n	8001770 <HAL_ADC_Stop_DMA+0xac>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 0201 	bic.w	r2, r2, #1
 80016f4:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	2b00      	cmp	r3, #0
 8001702:	d130      	bne.n	8001766 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001712:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001718:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d10f      	bne.n	8001742 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001726:	4618      	mov	r0, r3
 8001728:	f000 fcf2 	bl	8002110 <HAL_DMA_Abort>
 800172c:	4603      	mov	r3, r0
 800172e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d005      	beq.n	8001742 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8001750:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001756:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800175a:	f023 0301 	bic.w	r3, r3, #1
 800175e:	f043 0201 	orr.w	r2, r3, #1
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800176e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d101      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x1c>
 80017b8:	2302      	movs	r3, #2
 80017ba:	e105      	b.n	80019c8 <HAL_ADC_ConfigChannel+0x228>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b09      	cmp	r3, #9
 80017ca:	d925      	bls.n	8001818 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68d9      	ldr	r1, [r3, #12]
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	461a      	mov	r2, r3
 80017da:	4613      	mov	r3, r2
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4413      	add	r3, r2
 80017e0:	3b1e      	subs	r3, #30
 80017e2:	2207      	movs	r2, #7
 80017e4:	fa02 f303 	lsl.w	r3, r2, r3
 80017e8:	43da      	mvns	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	400a      	ands	r2, r1
 80017f0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	68d9      	ldr	r1, [r3, #12]
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	689a      	ldr	r2, [r3, #8]
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	b29b      	uxth	r3, r3
 8001802:	4618      	mov	r0, r3
 8001804:	4603      	mov	r3, r0
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	4403      	add	r3, r0
 800180a:	3b1e      	subs	r3, #30
 800180c:	409a      	lsls	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	430a      	orrs	r2, r1
 8001814:	60da      	str	r2, [r3, #12]
 8001816:	e022      	b.n	800185e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6919      	ldr	r1, [r3, #16]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	b29b      	uxth	r3, r3
 8001824:	461a      	mov	r2, r3
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	2207      	movs	r2, #7
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43da      	mvns	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	400a      	ands	r2, r1
 800183a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	6919      	ldr	r1, [r3, #16]
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	689a      	ldr	r2, [r3, #8]
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	b29b      	uxth	r3, r3
 800184c:	4618      	mov	r0, r3
 800184e:	4603      	mov	r3, r0
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	4403      	add	r3, r0
 8001854:	409a      	lsls	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	430a      	orrs	r2, r1
 800185c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	2b06      	cmp	r3, #6
 8001864:	d824      	bhi.n	80018b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685a      	ldr	r2, [r3, #4]
 8001870:	4613      	mov	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	3b05      	subs	r3, #5
 8001878:	221f      	movs	r2, #31
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43da      	mvns	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	400a      	ands	r2, r1
 8001886:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	b29b      	uxth	r3, r3
 8001894:	4618      	mov	r0, r3
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	3b05      	subs	r3, #5
 80018a2:	fa00 f203 	lsl.w	r2, r0, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	430a      	orrs	r2, r1
 80018ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80018ae:	e04c      	b.n	800194a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	2b0c      	cmp	r3, #12
 80018b6:	d824      	bhi.n	8001902 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	4413      	add	r3, r2
 80018c8:	3b23      	subs	r3, #35	@ 0x23
 80018ca:	221f      	movs	r2, #31
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	43da      	mvns	r2, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	400a      	ands	r2, r1
 80018d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	4618      	mov	r0, r3
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685a      	ldr	r2, [r3, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	3b23      	subs	r3, #35	@ 0x23
 80018f4:	fa00 f203 	lsl.w	r2, r0, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	430a      	orrs	r2, r1
 80018fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001900:	e023      	b.n	800194a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	4613      	mov	r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	4413      	add	r3, r2
 8001912:	3b41      	subs	r3, #65	@ 0x41
 8001914:	221f      	movs	r2, #31
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	43da      	mvns	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	400a      	ands	r2, r1
 8001922:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	b29b      	uxth	r3, r3
 8001930:	4618      	mov	r0, r3
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	4613      	mov	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	3b41      	subs	r3, #65	@ 0x41
 800193e:	fa00 f203 	lsl.w	r2, r0, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	430a      	orrs	r2, r1
 8001948:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800194a:	4b22      	ldr	r3, [pc, #136]	@ (80019d4 <HAL_ADC_ConfigChannel+0x234>)
 800194c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a21      	ldr	r2, [pc, #132]	@ (80019d8 <HAL_ADC_ConfigChannel+0x238>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d109      	bne.n	800196c <HAL_ADC_ConfigChannel+0x1cc>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b12      	cmp	r3, #18
 800195e:	d105      	bne.n	800196c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a19      	ldr	r2, [pc, #100]	@ (80019d8 <HAL_ADC_ConfigChannel+0x238>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d123      	bne.n	80019be <HAL_ADC_ConfigChannel+0x21e>
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2b10      	cmp	r3, #16
 800197c:	d003      	beq.n	8001986 <HAL_ADC_ConfigChannel+0x1e6>
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2b11      	cmp	r3, #17
 8001984:	d11b      	bne.n	80019be <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2b10      	cmp	r3, #16
 8001998:	d111      	bne.n	80019be <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800199a:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <HAL_ADC_ConfigChannel+0x23c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a10      	ldr	r2, [pc, #64]	@ (80019e0 <HAL_ADC_ConfigChannel+0x240>)
 80019a0:	fba2 2303 	umull	r2, r3, r2, r3
 80019a4:	0c9a      	lsrs	r2, r3, #18
 80019a6:	4613      	mov	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80019b0:	e002      	b.n	80019b8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1f9      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80019c6:	2300      	movs	r3, #0
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	40012300 	.word	0x40012300
 80019d8:	40012000 	.word	0x40012000
 80019dc:	20000000 	.word	0x20000000
 80019e0:	431bde83 	.word	0x431bde83

080019e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b085      	sub	sp, #20
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019ec:	4b79      	ldr	r3, [pc, #484]	@ (8001bd4 <ADC_Init+0x1f0>)
 80019ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	431a      	orrs	r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	685a      	ldr	r2, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001a18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	6859      	ldr	r1, [r3, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	021a      	lsls	r2, r3, #8
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	685a      	ldr	r2, [r3, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001a3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6859      	ldr	r1, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689a      	ldr	r2, [r3, #8]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	689a      	ldr	r2, [r3, #8]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6899      	ldr	r1, [r3, #8]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a76:	4a58      	ldr	r2, [pc, #352]	@ (8001bd8 <ADC_Init+0x1f4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d022      	beq.n	8001ac2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	6899      	ldr	r1, [r3, #8]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001aac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	6899      	ldr	r1, [r3, #8]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	e00f      	b.n	8001ae2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ad0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ae0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 0202 	bic.w	r2, r2, #2
 8001af0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	6899      	ldr	r1, [r3, #8]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	7e1b      	ldrb	r3, [r3, #24]
 8001afc:	005a      	lsls	r2, r3, #1
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	430a      	orrs	r2, r1
 8001b04:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d01b      	beq.n	8001b48 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001b1e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001b2e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	6859      	ldr	r1, [r3, #4]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	035a      	lsls	r2, r3, #13
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	430a      	orrs	r2, r1
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	e007      	b.n	8001b58 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b56:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001b66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	051a      	lsls	r2, r3, #20
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	689a      	ldr	r2, [r3, #8]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	6899      	ldr	r1, [r3, #8]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b9a:	025a      	lsls	r2, r3, #9
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	689a      	ldr	r2, [r3, #8]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001bb2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	6899      	ldr	r1, [r3, #8]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	029a      	lsls	r2, r3, #10
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	609a      	str	r2, [r3, #8]
}
 8001bc8:	bf00      	nop
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	40012300 	.word	0x40012300
 8001bd8:	0f000001 	.word	0x0f000001

08001bdc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001be8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d13c      	bne.n	8001c70 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d12b      	bne.n	8001c68 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d127      	bne.n	8001c68 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d006      	beq.n	8001c34 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d119      	bne.n	8001c68 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0220 	bic.w	r2, r2, #32
 8001c42:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d105      	bne.n	8001c68 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c60:	f043 0201 	orr.w	r2, r3, #1
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f7ff f8bf 	bl	8000dec <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001c6e:	e00e      	b.n	8001c8e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c74:	f003 0310 	and.w	r3, r3, #16
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d003      	beq.n	8001c84 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001c7c:	68f8      	ldr	r0, [r7, #12]
 8001c7e:	f7ff fd85 	bl	800178c <HAL_ADC_ErrorCallback>
}
 8001c82:	e004      	b.n	8001c8e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	4798      	blx	r3
}
 8001c8e:	bf00      	nop
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b084      	sub	sp, #16
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ca2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f7ff fd67 	bl	8001778 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001caa:	bf00      	nop
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b084      	sub	sp, #16
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cbe:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2240      	movs	r2, #64	@ 0x40
 8001cc4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cca:	f043 0204 	orr.w	r2, r3, #4
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f7ff fd5a 	bl	800178c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001cd8:	bf00      	nop
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d24 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d12:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <__NVIC_SetPriorityGrouping+0x44>)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	60d3      	str	r3, [r2, #12]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d2c:	4b04      	ldr	r3, [pc, #16]	@ (8001d40 <__NVIC_GetPriorityGrouping+0x18>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	0a1b      	lsrs	r3, r3, #8
 8001d32:	f003 0307 	and.w	r3, r3, #7
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	db0b      	blt.n	8001d6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	f003 021f 	and.w	r2, r3, #31
 8001d5c:	4907      	ldr	r1, [pc, #28]	@ (8001d7c <__NVIC_EnableIRQ+0x38>)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	2001      	movs	r0, #1
 8001d66:	fa00 f202 	lsl.w	r2, r0, r2
 8001d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000e100 	.word	0xe000e100

08001d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	6039      	str	r1, [r7, #0]
 8001d8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	db0a      	blt.n	8001daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	b2da      	uxtb	r2, r3
 8001d98:	490c      	ldr	r1, [pc, #48]	@ (8001dcc <__NVIC_SetPriority+0x4c>)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	0112      	lsls	r2, r2, #4
 8001da0:	b2d2      	uxtb	r2, r2
 8001da2:	440b      	add	r3, r1
 8001da4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001da8:	e00a      	b.n	8001dc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	4908      	ldr	r1, [pc, #32]	@ (8001dd0 <__NVIC_SetPriority+0x50>)
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	3b04      	subs	r3, #4
 8001db8:	0112      	lsls	r2, r2, #4
 8001dba:	b2d2      	uxtb	r2, r2
 8001dbc:	440b      	add	r3, r1
 8001dbe:	761a      	strb	r2, [r3, #24]
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000e100 	.word	0xe000e100
 8001dd0:	e000ed00 	.word	0xe000ed00

08001dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b089      	sub	sp, #36	@ 0x24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	f1c3 0307 	rsb	r3, r3, #7
 8001dee:	2b04      	cmp	r3, #4
 8001df0:	bf28      	it	cs
 8001df2:	2304      	movcs	r3, #4
 8001df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3304      	adds	r3, #4
 8001dfa:	2b06      	cmp	r3, #6
 8001dfc:	d902      	bls.n	8001e04 <NVIC_EncodePriority+0x30>
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	3b03      	subs	r3, #3
 8001e02:	e000      	b.n	8001e06 <NVIC_EncodePriority+0x32>
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e08:	f04f 32ff 	mov.w	r2, #4294967295
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	43da      	mvns	r2, r3
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	401a      	ands	r2, r3
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	fa01 f303 	lsl.w	r3, r1, r3
 8001e26:	43d9      	mvns	r1, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e2c:	4313      	orrs	r3, r2
         );
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3724      	adds	r7, #36	@ 0x24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3b01      	subs	r3, #1
 8001e48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e4c:	d301      	bcc.n	8001e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00f      	b.n	8001e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e52:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <SysTick_Config+0x40>)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e60:	f7ff ff8e 	bl	8001d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e64:	4b05      	ldr	r3, [pc, #20]	@ (8001e7c <SysTick_Config+0x40>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6a:	4b04      	ldr	r3, [pc, #16]	@ (8001e7c <SysTick_Config+0x40>)
 8001e6c:	2207      	movs	r2, #7
 8001e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	e000e010 	.word	0xe000e010

08001e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f7ff ff29 	bl	8001ce0 <__NVIC_SetPriorityGrouping>
}
 8001e8e:	bf00      	nop
 8001e90:	3708      	adds	r7, #8
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b086      	sub	sp, #24
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	607a      	str	r2, [r7, #4]
 8001ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea8:	f7ff ff3e 	bl	8001d28 <__NVIC_GetPriorityGrouping>
 8001eac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	68b9      	ldr	r1, [r7, #8]
 8001eb2:	6978      	ldr	r0, [r7, #20]
 8001eb4:	f7ff ff8e 	bl	8001dd4 <NVIC_EncodePriority>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff ff5d 	bl	8001d80 <__NVIC_SetPriority>
}
 8001ec6:	bf00      	nop
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}

08001ece <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff ff31 	bl	8001d44 <__NVIC_EnableIRQ>
}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eea:	b580      	push	{r7, lr}
 8001eec:	b082      	sub	sp, #8
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f7ff ffa2 	bl	8001e3c <SysTick_Config>
 8001ef8:	4603      	mov	r3, r0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3708      	adds	r7, #8
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
	...

08001f04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f10:	f7ff fa74 	bl	80013fc <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e099      	b.n	8002054 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2202      	movs	r2, #2
 8001f24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 0201 	bic.w	r2, r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f40:	e00f      	b.n	8001f62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f42:	f7ff fa5b 	bl	80013fc <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b05      	cmp	r3, #5
 8001f4e:	d908      	bls.n	8001f62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2220      	movs	r2, #32
 8001f54:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2203      	movs	r2, #3
 8001f5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e078      	b.n	8002054 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0301 	and.w	r3, r3, #1
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1e8      	bne.n	8001f42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	4b38      	ldr	r3, [pc, #224]	@ (800205c <HAL_DMA_Init+0x158>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d107      	bne.n	8001fcc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	697a      	ldr	r2, [r7, #20]
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	f023 0307 	bic.w	r3, r3, #7
 8001fe2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	697a      	ldr	r2, [r7, #20]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d117      	bne.n	8002026 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00e      	beq.n	8002026 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 fb01 	bl	8002610 <DMA_CheckFifoParam>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d008      	beq.n	8002026 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2240      	movs	r2, #64	@ 0x40
 8002018:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002022:	2301      	movs	r3, #1
 8002024:	e016      	b.n	8002054 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 fab8 	bl	80025a4 <DMA_CalcBaseAndBitshift>
 8002034:	4603      	mov	r3, r0
 8002036:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800203c:	223f      	movs	r2, #63	@ 0x3f
 800203e:	409a      	lsls	r2, r3
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	f010803f 	.word	0xf010803f

08002060 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800206e:	2300      	movs	r3, #0
 8002070:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002076:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800207e:	2b01      	cmp	r3, #1
 8002080:	d101      	bne.n	8002086 <HAL_DMA_Start_IT+0x26>
 8002082:	2302      	movs	r3, #2
 8002084:	e040      	b.n	8002108 <HAL_DMA_Start_IT+0xa8>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b01      	cmp	r3, #1
 8002098:	d12f      	bne.n	80020fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2202      	movs	r2, #2
 800209e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	68b9      	ldr	r1, [r7, #8]
 80020ae:	68f8      	ldr	r0, [r7, #12]
 80020b0:	f000 fa4a 	bl	8002548 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020b8:	223f      	movs	r2, #63	@ 0x3f
 80020ba:	409a      	lsls	r2, r3
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f042 0216 	orr.w	r2, r2, #22
 80020ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d007      	beq.n	80020e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f042 0208 	orr.w	r2, r2, #8
 80020e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0201 	orr.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	e005      	b.n	8002106 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002102:	2302      	movs	r3, #2
 8002104:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002106:	7dfb      	ldrb	r3, [r7, #23]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800211e:	f7ff f96d 	bl	80013fc <HAL_GetTick>
 8002122:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800212a:	b2db      	uxtb	r3, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d008      	beq.n	8002142 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2280      	movs	r2, #128	@ 0x80
 8002134:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e052      	b.n	80021e8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f022 0216 	bic.w	r2, r2, #22
 8002150:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	695a      	ldr	r2, [r3, #20]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002160:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002166:	2b00      	cmp	r3, #0
 8002168:	d103      	bne.n	8002172 <HAL_DMA_Abort+0x62>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800216e:	2b00      	cmp	r3, #0
 8002170:	d007      	beq.n	8002182 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0208 	bic.w	r2, r2, #8
 8002180:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f022 0201 	bic.w	r2, r2, #1
 8002190:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002192:	e013      	b.n	80021bc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002194:	f7ff f932 	bl	80013fc <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b05      	cmp	r3, #5
 80021a0:	d90c      	bls.n	80021bc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2220      	movs	r2, #32
 80021a6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2203      	movs	r2, #3
 80021ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e015      	b.n	80021e8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1e4      	bne.n	8002194 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ce:	223f      	movs	r2, #63	@ 0x3f
 80021d0:	409a      	lsls	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d004      	beq.n	800220e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2280      	movs	r2, #128	@ 0x80
 8002208:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e00c      	b.n	8002228 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2205      	movs	r2, #5
 8002212:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 0201 	bic.w	r2, r2, #1
 8002224:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002240:	4b8e      	ldr	r3, [pc, #568]	@ (800247c <HAL_DMA_IRQHandler+0x248>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a8e      	ldr	r2, [pc, #568]	@ (8002480 <HAL_DMA_IRQHandler+0x24c>)
 8002246:	fba2 2303 	umull	r2, r3, r2, r3
 800224a:	0a9b      	lsrs	r3, r3, #10
 800224c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002252:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800225e:	2208      	movs	r2, #8
 8002260:	409a      	lsls	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d01a      	beq.n	80022a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d013      	beq.n	80022a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f022 0204 	bic.w	r2, r2, #4
 8002286:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228c:	2208      	movs	r2, #8
 800228e:	409a      	lsls	r2, r3
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002298:	f043 0201 	orr.w	r2, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a4:	2201      	movs	r2, #1
 80022a6:	409a      	lsls	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4013      	ands	r3, r2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d012      	beq.n	80022d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00b      	beq.n	80022d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c2:	2201      	movs	r2, #1
 80022c4:	409a      	lsls	r2, r3
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ce:	f043 0202 	orr.w	r2, r3, #2
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022da:	2204      	movs	r2, #4
 80022dc:	409a      	lsls	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d012      	beq.n	800230c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0302 	and.w	r3, r3, #2
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00b      	beq.n	800230c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f8:	2204      	movs	r2, #4
 80022fa:	409a      	lsls	r2, r3
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002304:	f043 0204 	orr.w	r2, r3, #4
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002310:	2210      	movs	r2, #16
 8002312:	409a      	lsls	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4013      	ands	r3, r2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d043      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0308 	and.w	r3, r3, #8
 8002326:	2b00      	cmp	r3, #0
 8002328:	d03c      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232e:	2210      	movs	r2, #16
 8002330:	409a      	lsls	r2, r3
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d018      	beq.n	8002376 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d108      	bne.n	8002364 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002356:	2b00      	cmp	r3, #0
 8002358:	d024      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	4798      	blx	r3
 8002362:	e01f      	b.n	80023a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002368:	2b00      	cmp	r3, #0
 800236a:	d01b      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	4798      	blx	r3
 8002374:	e016      	b.n	80023a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002380:	2b00      	cmp	r3, #0
 8002382:	d107      	bne.n	8002394 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0208 	bic.w	r2, r2, #8
 8002392:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a8:	2220      	movs	r2, #32
 80023aa:	409a      	lsls	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f000 808f 	beq.w	80024d4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0310 	and.w	r3, r3, #16
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 8087 	beq.w	80024d4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ca:	2220      	movs	r2, #32
 80023cc:	409a      	lsls	r2, r3
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b05      	cmp	r3, #5
 80023dc:	d136      	bne.n	800244c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0216 	bic.w	r2, r2, #22
 80023ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	695a      	ldr	r2, [r3, #20]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80023fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	2b00      	cmp	r3, #0
 8002404:	d103      	bne.n	800240e <HAL_DMA_IRQHandler+0x1da>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800240a:	2b00      	cmp	r3, #0
 800240c:	d007      	beq.n	800241e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0208 	bic.w	r2, r2, #8
 800241c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002422:	223f      	movs	r2, #63	@ 0x3f
 8002424:	409a      	lsls	r2, r3
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800243e:	2b00      	cmp	r3, #0
 8002440:	d07e      	beq.n	8002540 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	4798      	blx	r3
        }
        return;
 800244a:	e079      	b.n	8002540 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d01d      	beq.n	8002496 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10d      	bne.n	8002484 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246c:	2b00      	cmp	r3, #0
 800246e:	d031      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	4798      	blx	r3
 8002478:	e02c      	b.n	80024d4 <HAL_DMA_IRQHandler+0x2a0>
 800247a:	bf00      	nop
 800247c:	20000000 	.word	0x20000000
 8002480:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002488:	2b00      	cmp	r3, #0
 800248a:	d023      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	4798      	blx	r3
 8002494:	e01e      	b.n	80024d4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d10f      	bne.n	80024c4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f022 0210 	bic.w	r2, r2, #16
 80024b2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d032      	beq.n	8002542 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d022      	beq.n	800252e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2205      	movs	r2, #5
 80024ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f022 0201 	bic.w	r2, r2, #1
 80024fe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	3301      	adds	r3, #1
 8002504:	60bb      	str	r3, [r7, #8]
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	429a      	cmp	r2, r3
 800250a:	d307      	bcc.n	800251c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1f2      	bne.n	8002500 <HAL_DMA_IRQHandler+0x2cc>
 800251a:	e000      	b.n	800251e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800251c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002532:	2b00      	cmp	r3, #0
 8002534:	d005      	beq.n	8002542 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	4798      	blx	r3
 800253e:	e000      	b.n	8002542 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002540:	bf00      	nop
    }
  }
}
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002564:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2b40      	cmp	r3, #64	@ 0x40
 8002574:	d108      	bne.n	8002588 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002586:	e007      	b.n	8002598 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68ba      	ldr	r2, [r7, #8]
 800258e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	60da      	str	r2, [r3, #12]
}
 8002598:	bf00      	nop
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	3b10      	subs	r3, #16
 80025b4:	4a14      	ldr	r2, [pc, #80]	@ (8002608 <DMA_CalcBaseAndBitshift+0x64>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	091b      	lsrs	r3, r3, #4
 80025bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025be:	4a13      	ldr	r2, [pc, #76]	@ (800260c <DMA_CalcBaseAndBitshift+0x68>)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	4413      	add	r3, r2
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2b03      	cmp	r3, #3
 80025d0:	d909      	bls.n	80025e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80025da:	f023 0303 	bic.w	r3, r3, #3
 80025de:	1d1a      	adds	r2, r3, #4
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80025e4:	e007      	b.n	80025f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80025ee:	f023 0303 	bic.w	r3, r3, #3
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	aaaaaaab 	.word	0xaaaaaaab
 800260c:	080063ac 	.word	0x080063ac

08002610 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002618:	2300      	movs	r3, #0
 800261a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002620:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d11f      	bne.n	800266a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2b03      	cmp	r3, #3
 800262e:	d856      	bhi.n	80026de <DMA_CheckFifoParam+0xce>
 8002630:	a201      	add	r2, pc, #4	@ (adr r2, 8002638 <DMA_CheckFifoParam+0x28>)
 8002632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002636:	bf00      	nop
 8002638:	08002649 	.word	0x08002649
 800263c:	0800265b 	.word	0x0800265b
 8002640:	08002649 	.word	0x08002649
 8002644:	080026df 	.word	0x080026df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d046      	beq.n	80026e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002658:	e043      	b.n	80026e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002662:	d140      	bne.n	80026e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002668:	e03d      	b.n	80026e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002672:	d121      	bne.n	80026b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b03      	cmp	r3, #3
 8002678:	d837      	bhi.n	80026ea <DMA_CheckFifoParam+0xda>
 800267a:	a201      	add	r2, pc, #4	@ (adr r2, 8002680 <DMA_CheckFifoParam+0x70>)
 800267c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002680:	08002691 	.word	0x08002691
 8002684:	08002697 	.word	0x08002697
 8002688:	08002691 	.word	0x08002691
 800268c:	080026a9 	.word	0x080026a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	73fb      	strb	r3, [r7, #15]
      break;
 8002694:	e030      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d025      	beq.n	80026ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026a6:	e022      	b.n	80026ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80026b0:	d11f      	bne.n	80026f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026b6:	e01c      	b.n	80026f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d903      	bls.n	80026c6 <DMA_CheckFifoParam+0xb6>
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	2b03      	cmp	r3, #3
 80026c2:	d003      	beq.n	80026cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80026c4:	e018      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	73fb      	strb	r3, [r7, #15]
      break;
 80026ca:	e015      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d00e      	beq.n	80026f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	73fb      	strb	r3, [r7, #15]
      break;
 80026dc:	e00b      	b.n	80026f6 <DMA_CheckFifoParam+0xe6>
      break;
 80026de:	bf00      	nop
 80026e0:	e00a      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      break;
 80026e2:	bf00      	nop
 80026e4:	e008      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      break;
 80026e6:	bf00      	nop
 80026e8:	e006      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      break;
 80026ea:	bf00      	nop
 80026ec:	e004      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      break;
 80026ee:	bf00      	nop
 80026f0:	e002      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80026f2:	bf00      	nop
 80026f4:	e000      	b.n	80026f8 <DMA_CheckFifoParam+0xe8>
      break;
 80026f6:	bf00      	nop
    }
  } 
  
  return status; 
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop

08002708 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002708:	b480      	push	{r7}
 800270a:	b089      	sub	sp, #36	@ 0x24
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002716:	2300      	movs	r3, #0
 8002718:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800271a:	2300      	movs	r3, #0
 800271c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800271e:	2300      	movs	r3, #0
 8002720:	61fb      	str	r3, [r7, #28]
 8002722:	e16b      	b.n	80029fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002724:	2201      	movs	r2, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4013      	ands	r3, r2
 8002736:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	429a      	cmp	r2, r3
 800273e:	f040 815a 	bne.w	80029f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	2b01      	cmp	r3, #1
 800274c:	d005      	beq.n	800275a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002756:	2b02      	cmp	r3, #2
 8002758:	d130      	bne.n	80027bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	2203      	movs	r2, #3
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4013      	ands	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	fa02 f303 	lsl.w	r3, r2, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4313      	orrs	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69ba      	ldr	r2, [r7, #24]
 8002788:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002790:	2201      	movs	r2, #1
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	69ba      	ldr	r2, [r7, #24]
 800279c:	4013      	ands	r3, r2
 800279e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	091b      	lsrs	r3, r3, #4
 80027a6:	f003 0201 	and.w	r2, r3, #1
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 0303 	and.w	r3, r3, #3
 80027c4:	2b03      	cmp	r3, #3
 80027c6:	d017      	beq.n	80027f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	689a      	ldr	r2, [r3, #8]
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d123      	bne.n	800284c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	08da      	lsrs	r2, r3, #3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3208      	adds	r2, #8
 800280c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002810:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	220f      	movs	r2, #15
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	4013      	ands	r3, r2
 8002826:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	f003 0307 	and.w	r3, r3, #7
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	08da      	lsrs	r2, r3, #3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3208      	adds	r2, #8
 8002846:	69b9      	ldr	r1, [r7, #24]
 8002848:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	2203      	movs	r2, #3
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0203 	and.w	r2, r3, #3
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80b4 	beq.w	80029f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b60      	ldr	r3, [pc, #384]	@ (8002a14 <HAL_GPIO_Init+0x30c>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002896:	4a5f      	ldr	r2, [pc, #380]	@ (8002a14 <HAL_GPIO_Init+0x30c>)
 8002898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800289c:	6453      	str	r3, [r2, #68]	@ 0x44
 800289e:	4b5d      	ldr	r3, [pc, #372]	@ (8002a14 <HAL_GPIO_Init+0x30c>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028aa:	4a5b      	ldr	r2, [pc, #364]	@ (8002a18 <HAL_GPIO_Init+0x310>)
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	089b      	lsrs	r3, r3, #2
 80028b0:	3302      	adds	r3, #2
 80028b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	220f      	movs	r2, #15
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	4013      	ands	r3, r2
 80028cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a52      	ldr	r2, [pc, #328]	@ (8002a1c <HAL_GPIO_Init+0x314>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d02b      	beq.n	800292e <HAL_GPIO_Init+0x226>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a51      	ldr	r2, [pc, #324]	@ (8002a20 <HAL_GPIO_Init+0x318>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d025      	beq.n	800292a <HAL_GPIO_Init+0x222>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a50      	ldr	r2, [pc, #320]	@ (8002a24 <HAL_GPIO_Init+0x31c>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d01f      	beq.n	8002926 <HAL_GPIO_Init+0x21e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4f      	ldr	r2, [pc, #316]	@ (8002a28 <HAL_GPIO_Init+0x320>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d019      	beq.n	8002922 <HAL_GPIO_Init+0x21a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4e      	ldr	r2, [pc, #312]	@ (8002a2c <HAL_GPIO_Init+0x324>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d013      	beq.n	800291e <HAL_GPIO_Init+0x216>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a4d      	ldr	r2, [pc, #308]	@ (8002a30 <HAL_GPIO_Init+0x328>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d00d      	beq.n	800291a <HAL_GPIO_Init+0x212>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a4c      	ldr	r2, [pc, #304]	@ (8002a34 <HAL_GPIO_Init+0x32c>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d007      	beq.n	8002916 <HAL_GPIO_Init+0x20e>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a4b      	ldr	r2, [pc, #300]	@ (8002a38 <HAL_GPIO_Init+0x330>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d101      	bne.n	8002912 <HAL_GPIO_Init+0x20a>
 800290e:	2307      	movs	r3, #7
 8002910:	e00e      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002912:	2308      	movs	r3, #8
 8002914:	e00c      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002916:	2306      	movs	r3, #6
 8002918:	e00a      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800291a:	2305      	movs	r3, #5
 800291c:	e008      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800291e:	2304      	movs	r3, #4
 8002920:	e006      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002922:	2303      	movs	r3, #3
 8002924:	e004      	b.n	8002930 <HAL_GPIO_Init+0x228>
 8002926:	2302      	movs	r3, #2
 8002928:	e002      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <HAL_GPIO_Init+0x228>
 800292e:	2300      	movs	r3, #0
 8002930:	69fa      	ldr	r2, [r7, #28]
 8002932:	f002 0203 	and.w	r2, r2, #3
 8002936:	0092      	lsls	r2, r2, #2
 8002938:	4093      	lsls	r3, r2
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002940:	4935      	ldr	r1, [pc, #212]	@ (8002a18 <HAL_GPIO_Init+0x310>)
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	089b      	lsrs	r3, r3, #2
 8002946:	3302      	adds	r3, #2
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800294e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	43db      	mvns	r3, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4013      	ands	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002972:	4a32      	ldr	r2, [pc, #200]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002978:	4b30      	ldr	r3, [pc, #192]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800299c:	4a27      	ldr	r2, [pc, #156]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029a2:	4b26      	ldr	r3, [pc, #152]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029c6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029cc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029f0:	4a12      	ldr	r2, [pc, #72]	@ (8002a3c <HAL_GPIO_Init+0x334>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3301      	adds	r3, #1
 80029fa:	61fb      	str	r3, [r7, #28]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2b0f      	cmp	r3, #15
 8002a00:	f67f ae90 	bls.w	8002724 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3724      	adds	r7, #36	@ 0x24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020800 	.word	0x40020800
 8002a28:	40020c00 	.word	0x40020c00
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40021400 	.word	0x40021400
 8002a34:	40021800 	.word	0x40021800
 8002a38:	40021c00 	.word	0x40021c00
 8002a3c:	40013c00 	.word	0x40013c00

08002a40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e267      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d075      	beq.n	8002b4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a5e:	4b88      	ldr	r3, [pc, #544]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 030c 	and.w	r3, r3, #12
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	d00c      	beq.n	8002a84 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a6a:	4b85      	ldr	r3, [pc, #532]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d112      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a76:	4b82      	ldr	r3, [pc, #520]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a82:	d10b      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a84:	4b7e      	ldr	r3, [pc, #504]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d05b      	beq.n	8002b48 <HAL_RCC_OscConfig+0x108>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d157      	bne.n	8002b48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e242      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aa4:	d106      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x74>
 8002aa6:	4b76      	ldr	r3, [pc, #472]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a75      	ldr	r2, [pc, #468]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002aac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	e01d      	b.n	8002af0 <HAL_RCC_OscConfig+0xb0>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x98>
 8002abe:	4b70      	ldr	r3, [pc, #448]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a6f      	ldr	r2, [pc, #444]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ac4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ac8:	6013      	str	r3, [r2, #0]
 8002aca:	4b6d      	ldr	r3, [pc, #436]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a6c      	ldr	r2, [pc, #432]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	e00b      	b.n	8002af0 <HAL_RCC_OscConfig+0xb0>
 8002ad8:	4b69      	ldr	r3, [pc, #420]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a68      	ldr	r2, [pc, #416]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ade:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	4b66      	ldr	r3, [pc, #408]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a65      	ldr	r2, [pc, #404]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002aea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d013      	beq.n	8002b20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7fe fc80 	bl	80013fc <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b00:	f7fe fc7c 	bl	80013fc <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b64      	cmp	r3, #100	@ 0x64
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e207      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b12:	4b5b      	ldr	r3, [pc, #364]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0xc0>
 8002b1e:	e014      	b.n	8002b4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b20:	f7fe fc6c 	bl	80013fc <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b28:	f7fe fc68 	bl	80013fc <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b64      	cmp	r3, #100	@ 0x64
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e1f3      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b3a:	4b51      	ldr	r3, [pc, #324]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0xe8>
 8002b46:	e000      	b.n	8002b4a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d063      	beq.n	8002c1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b56:	4b4a      	ldr	r3, [pc, #296]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00b      	beq.n	8002b7a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b62:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b6a:	2b08      	cmp	r3, #8
 8002b6c:	d11c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6e:	4b44      	ldr	r3, [pc, #272]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d116      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b7a:	4b41      	ldr	r3, [pc, #260]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d005      	beq.n	8002b92 <HAL_RCC_OscConfig+0x152>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d001      	beq.n	8002b92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e1c7      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b92:	4b3b      	ldr	r3, [pc, #236]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4937      	ldr	r1, [pc, #220]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ba6:	e03a      	b.n	8002c1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d020      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb0:	4b34      	ldr	r3, [pc, #208]	@ (8002c84 <HAL_RCC_OscConfig+0x244>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7fe fc21 	bl	80013fc <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bbe:	f7fe fc1d 	bl	80013fc <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e1a8      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd0:	4b2b      	ldr	r3, [pc, #172]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bdc:	4b28      	ldr	r3, [pc, #160]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	4925      	ldr	r1, [pc, #148]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	600b      	str	r3, [r1, #0]
 8002bf0:	e015      	b.n	8002c1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bf2:	4b24      	ldr	r3, [pc, #144]	@ (8002c84 <HAL_RCC_OscConfig+0x244>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fc00 	bl	80013fc <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c00:	f7fe fbfc 	bl	80013fc <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e187      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c12:	4b1b      	ldr	r3, [pc, #108]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d036      	beq.n	8002c98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d016      	beq.n	8002c60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c32:	4b15      	ldr	r3, [pc, #84]	@ (8002c88 <HAL_RCC_OscConfig+0x248>)
 8002c34:	2201      	movs	r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c38:	f7fe fbe0 	bl	80013fc <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c40:	f7fe fbdc 	bl	80013fc <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e167      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c52:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_RCC_OscConfig+0x240>)
 8002c54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCC_OscConfig+0x200>
 8002c5e:	e01b      	b.n	8002c98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c60:	4b09      	ldr	r3, [pc, #36]	@ (8002c88 <HAL_RCC_OscConfig+0x248>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c66:	f7fe fbc9 	bl	80013fc <HAL_GetTick>
 8002c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c6c:	e00e      	b.n	8002c8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6e:	f7fe fbc5 	bl	80013fc <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d907      	bls.n	8002c8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	e150      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
 8002c80:	40023800 	.word	0x40023800
 8002c84:	42470000 	.word	0x42470000
 8002c88:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c8c:	4b88      	ldr	r3, [pc, #544]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002c8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1ea      	bne.n	8002c6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 8097 	beq.w	8002dd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002caa:	4b81      	ldr	r3, [pc, #516]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10f      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	4b7d      	ldr	r3, [pc, #500]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbe:	4a7c      	ldr	r2, [pc, #496]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cc6:	4b7a      	ldr	r3, [pc, #488]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cce:	60bb      	str	r3, [r7, #8]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd6:	4b77      	ldr	r3, [pc, #476]	@ (8002eb4 <HAL_RCC_OscConfig+0x474>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d118      	bne.n	8002d14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ce2:	4b74      	ldr	r3, [pc, #464]	@ (8002eb4 <HAL_RCC_OscConfig+0x474>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a73      	ldr	r2, [pc, #460]	@ (8002eb4 <HAL_RCC_OscConfig+0x474>)
 8002ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cee:	f7fe fb85 	bl	80013fc <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf6:	f7fe fb81 	bl	80013fc <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e10c      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d08:	4b6a      	ldr	r3, [pc, #424]	@ (8002eb4 <HAL_RCC_OscConfig+0x474>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d106      	bne.n	8002d2a <HAL_RCC_OscConfig+0x2ea>
 8002d1c:	4b64      	ldr	r3, [pc, #400]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d20:	4a63      	ldr	r2, [pc, #396]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d28:	e01c      	b.n	8002d64 <HAL_RCC_OscConfig+0x324>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b05      	cmp	r3, #5
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x30c>
 8002d32:	4b5f      	ldr	r3, [pc, #380]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d36:	4a5e      	ldr	r2, [pc, #376]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d38:	f043 0304 	orr.w	r3, r3, #4
 8002d3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d3e:	4b5c      	ldr	r3, [pc, #368]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d42:	4a5b      	ldr	r2, [pc, #364]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCC_OscConfig+0x324>
 8002d4c:	4b58      	ldr	r3, [pc, #352]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d50:	4a57      	ldr	r2, [pc, #348]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d52:	f023 0301 	bic.w	r3, r3, #1
 8002d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d58:	4b55      	ldr	r3, [pc, #340]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5c:	4a54      	ldr	r2, [pc, #336]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d5e:	f023 0304 	bic.w	r3, r3, #4
 8002d62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d015      	beq.n	8002d98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d6c:	f7fe fb46 	bl	80013fc <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d72:	e00a      	b.n	8002d8a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d74:	f7fe fb42 	bl	80013fc <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e0cb      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d8a:	4b49      	ldr	r3, [pc, #292]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0ee      	beq.n	8002d74 <HAL_RCC_OscConfig+0x334>
 8002d96:	e014      	b.n	8002dc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d98:	f7fe fb30 	bl	80013fc <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d9e:	e00a      	b.n	8002db6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da0:	f7fe fb2c 	bl	80013fc <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e0b5      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db6:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1ee      	bne.n	8002da0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dc2:	7dfb      	ldrb	r3, [r7, #23]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d105      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dc8:	4b39      	ldr	r3, [pc, #228]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	4a38      	ldr	r2, [pc, #224]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002dce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 80a1 	beq.w	8002f20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dde:	4b34      	ldr	r3, [pc, #208]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 030c 	and.w	r3, r3, #12
 8002de6:	2b08      	cmp	r3, #8
 8002de8:	d05c      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d141      	bne.n	8002e76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002df2:	4b31      	ldr	r3, [pc, #196]	@ (8002eb8 <HAL_RCC_OscConfig+0x478>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df8:	f7fe fb00 	bl	80013fc <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e00:	f7fe fafc 	bl	80013fc <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e087      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e12:	4b27      	ldr	r3, [pc, #156]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69da      	ldr	r2, [r3, #28]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	019b      	lsls	r3, r3, #6
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e34:	085b      	lsrs	r3, r3, #1
 8002e36:	3b01      	subs	r3, #1
 8002e38:	041b      	lsls	r3, r3, #16
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e40:	061b      	lsls	r3, r3, #24
 8002e42:	491b      	ldr	r1, [pc, #108]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e48:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb8 <HAL_RCC_OscConfig+0x478>)
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4e:	f7fe fad5 	bl	80013fc <HAL_GetTick>
 8002e52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e54:	e008      	b.n	8002e68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e56:	f7fe fad1 	bl	80013fc <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e05c      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e68:	4b11      	ldr	r3, [pc, #68]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0f0      	beq.n	8002e56 <HAL_RCC_OscConfig+0x416>
 8002e74:	e054      	b.n	8002f20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e76:	4b10      	ldr	r3, [pc, #64]	@ (8002eb8 <HAL_RCC_OscConfig+0x478>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e7c:	f7fe fabe 	bl	80013fc <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e84:	f7fe faba 	bl	80013fc <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e045      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e96:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_RCC_OscConfig+0x470>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x444>
 8002ea2:	e03d      	b.n	8002f20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d107      	bne.n	8002ebc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e038      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40007000 	.word	0x40007000
 8002eb8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f2c <HAL_RCC_OscConfig+0x4ec>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d028      	beq.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d121      	bne.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d11a      	bne.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee6:	68fa      	ldr	r2, [r7, #12]
 8002ee8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002eec:	4013      	ands	r3, r2
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ef2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d111      	bne.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f02:	085b      	lsrs	r3, r3, #1
 8002f04:	3b01      	subs	r3, #1
 8002f06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d107      	bne.n	8002f1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d001      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f20:	2300      	movs	r3, #0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3718      	adds	r7, #24
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40023800 	.word	0x40023800

08002f30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d101      	bne.n	8002f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e0cc      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f44:	4b68      	ldr	r3, [pc, #416]	@ (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d90c      	bls.n	8002f6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f52:	4b65      	ldr	r3, [pc, #404]	@ (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5a:	4b63      	ldr	r3, [pc, #396]	@ (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d001      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0b8      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d020      	beq.n	8002fba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f84:	4b59      	ldr	r3, [pc, #356]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	4a58      	ldr	r2, [pc, #352]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002f8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f9c:	4b53      	ldr	r3, [pc, #332]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	4a52      	ldr	r2, [pc, #328]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa8:	4b50      	ldr	r3, [pc, #320]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	494d      	ldr	r1, [pc, #308]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d044      	beq.n	8003050 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	4b47      	ldr	r3, [pc, #284]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d119      	bne.n	800300e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e07f      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d003      	beq.n	8002fee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fea:	2b03      	cmp	r3, #3
 8002fec:	d107      	bne.n	8002ffe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fee:	4b3f      	ldr	r3, [pc, #252]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d109      	bne.n	800300e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e06f      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e067      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300e:	4b37      	ldr	r3, [pc, #220]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f023 0203 	bic.w	r2, r3, #3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	4934      	ldr	r1, [pc, #208]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 800301c:	4313      	orrs	r3, r2
 800301e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003020:	f7fe f9ec 	bl	80013fc <HAL_GetTick>
 8003024:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003026:	e00a      	b.n	800303e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003028:	f7fe f9e8 	bl	80013fc <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003036:	4293      	cmp	r3, r2
 8003038:	d901      	bls.n	800303e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e04f      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303e:	4b2b      	ldr	r3, [pc, #172]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f003 020c 	and.w	r2, r3, #12
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	429a      	cmp	r2, r3
 800304e:	d1eb      	bne.n	8003028 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003050:	4b25      	ldr	r3, [pc, #148]	@ (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	683a      	ldr	r2, [r7, #0]
 800305a:	429a      	cmp	r2, r3
 800305c:	d20c      	bcs.n	8003078 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305e:	4b22      	ldr	r3, [pc, #136]	@ (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	b2d2      	uxtb	r2, r2
 8003064:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003066:	4b20      	ldr	r3, [pc, #128]	@ (80030e8 <HAL_RCC_ClockConfig+0x1b8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	429a      	cmp	r2, r3
 8003072:	d001      	beq.n	8003078 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e032      	b.n	80030de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d008      	beq.n	8003096 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003084:	4b19      	ldr	r3, [pc, #100]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4916      	ldr	r1, [pc, #88]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 8003092:	4313      	orrs	r3, r2
 8003094:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d009      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030a2:	4b12      	ldr	r3, [pc, #72]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	490e      	ldr	r1, [pc, #56]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030b6:	f000 f821 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80030ba:	4602      	mov	r2, r0
 80030bc:	4b0b      	ldr	r3, [pc, #44]	@ (80030ec <HAL_RCC_ClockConfig+0x1bc>)
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	091b      	lsrs	r3, r3, #4
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	490a      	ldr	r1, [pc, #40]	@ (80030f0 <HAL_RCC_ClockConfig+0x1c0>)
 80030c8:	5ccb      	ldrb	r3, [r1, r3]
 80030ca:	fa22 f303 	lsr.w	r3, r2, r3
 80030ce:	4a09      	ldr	r2, [pc, #36]	@ (80030f4 <HAL_RCC_ClockConfig+0x1c4>)
 80030d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030d2:	4b09      	ldr	r3, [pc, #36]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe f94c 	bl	8001374 <HAL_InitTick>

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40023c00 	.word	0x40023c00
 80030ec:	40023800 	.word	0x40023800
 80030f0:	08006394 	.word	0x08006394
 80030f4:	20000000 	.word	0x20000000
 80030f8:	20000004 	.word	0x20000004

080030fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003100:	b090      	sub	sp, #64	@ 0x40
 8003102:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003114:	4b59      	ldr	r3, [pc, #356]	@ (800327c <HAL_RCC_GetSysClockFreq+0x180>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f003 030c 	and.w	r3, r3, #12
 800311c:	2b08      	cmp	r3, #8
 800311e:	d00d      	beq.n	800313c <HAL_RCC_GetSysClockFreq+0x40>
 8003120:	2b08      	cmp	r3, #8
 8003122:	f200 80a1 	bhi.w	8003268 <HAL_RCC_GetSysClockFreq+0x16c>
 8003126:	2b00      	cmp	r3, #0
 8003128:	d002      	beq.n	8003130 <HAL_RCC_GetSysClockFreq+0x34>
 800312a:	2b04      	cmp	r3, #4
 800312c:	d003      	beq.n	8003136 <HAL_RCC_GetSysClockFreq+0x3a>
 800312e:	e09b      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003130:	4b53      	ldr	r3, [pc, #332]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x184>)
 8003132:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003134:	e09b      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003136:	4b53      	ldr	r3, [pc, #332]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x188>)
 8003138:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800313a:	e098      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800313c:	4b4f      	ldr	r3, [pc, #316]	@ (800327c <HAL_RCC_GetSysClockFreq+0x180>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003144:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003146:	4b4d      	ldr	r3, [pc, #308]	@ (800327c <HAL_RCC_GetSysClockFreq+0x180>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d028      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003152:	4b4a      	ldr	r3, [pc, #296]	@ (800327c <HAL_RCC_GetSysClockFreq+0x180>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	099b      	lsrs	r3, r3, #6
 8003158:	2200      	movs	r2, #0
 800315a:	623b      	str	r3, [r7, #32]
 800315c:	627a      	str	r2, [r7, #36]	@ 0x24
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003164:	2100      	movs	r1, #0
 8003166:	4b47      	ldr	r3, [pc, #284]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x188>)
 8003168:	fb03 f201 	mul.w	r2, r3, r1
 800316c:	2300      	movs	r3, #0
 800316e:	fb00 f303 	mul.w	r3, r0, r3
 8003172:	4413      	add	r3, r2
 8003174:	4a43      	ldr	r2, [pc, #268]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x188>)
 8003176:	fba0 1202 	umull	r1, r2, r0, r2
 800317a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800317c:	460a      	mov	r2, r1
 800317e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003180:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003182:	4413      	add	r3, r2
 8003184:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003188:	2200      	movs	r2, #0
 800318a:	61bb      	str	r3, [r7, #24]
 800318c:	61fa      	str	r2, [r7, #28]
 800318e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003192:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003196:	f7fd f817 	bl	80001c8 <__aeabi_uldivmod>
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	4613      	mov	r3, r2
 80031a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031a2:	e053      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a4:	4b35      	ldr	r3, [pc, #212]	@ (800327c <HAL_RCC_GetSysClockFreq+0x180>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	099b      	lsrs	r3, r3, #6
 80031aa:	2200      	movs	r2, #0
 80031ac:	613b      	str	r3, [r7, #16]
 80031ae:	617a      	str	r2, [r7, #20]
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80031b6:	f04f 0b00 	mov.w	fp, #0
 80031ba:	4652      	mov	r2, sl
 80031bc:	465b      	mov	r3, fp
 80031be:	f04f 0000 	mov.w	r0, #0
 80031c2:	f04f 0100 	mov.w	r1, #0
 80031c6:	0159      	lsls	r1, r3, #5
 80031c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031cc:	0150      	lsls	r0, r2, #5
 80031ce:	4602      	mov	r2, r0
 80031d0:	460b      	mov	r3, r1
 80031d2:	ebb2 080a 	subs.w	r8, r2, sl
 80031d6:	eb63 090b 	sbc.w	r9, r3, fp
 80031da:	f04f 0200 	mov.w	r2, #0
 80031de:	f04f 0300 	mov.w	r3, #0
 80031e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80031e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80031ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80031ee:	ebb2 0408 	subs.w	r4, r2, r8
 80031f2:	eb63 0509 	sbc.w	r5, r3, r9
 80031f6:	f04f 0200 	mov.w	r2, #0
 80031fa:	f04f 0300 	mov.w	r3, #0
 80031fe:	00eb      	lsls	r3, r5, #3
 8003200:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003204:	00e2      	lsls	r2, r4, #3
 8003206:	4614      	mov	r4, r2
 8003208:	461d      	mov	r5, r3
 800320a:	eb14 030a 	adds.w	r3, r4, sl
 800320e:	603b      	str	r3, [r7, #0]
 8003210:	eb45 030b 	adc.w	r3, r5, fp
 8003214:	607b      	str	r3, [r7, #4]
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003222:	4629      	mov	r1, r5
 8003224:	028b      	lsls	r3, r1, #10
 8003226:	4621      	mov	r1, r4
 8003228:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800322c:	4621      	mov	r1, r4
 800322e:	028a      	lsls	r2, r1, #10
 8003230:	4610      	mov	r0, r2
 8003232:	4619      	mov	r1, r3
 8003234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003236:	2200      	movs	r2, #0
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	60fa      	str	r2, [r7, #12]
 800323c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003240:	f7fc ffc2 	bl	80001c8 <__aeabi_uldivmod>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	4613      	mov	r3, r2
 800324a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800324c:	4b0b      	ldr	r3, [pc, #44]	@ (800327c <HAL_RCC_GetSysClockFreq+0x180>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	0c1b      	lsrs	r3, r3, #16
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	3301      	adds	r3, #1
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800325c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800325e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003260:	fbb2 f3f3 	udiv	r3, r2, r3
 8003264:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003266:	e002      	b.n	800326e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003268:	4b05      	ldr	r3, [pc, #20]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x184>)
 800326a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800326c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800326e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003270:	4618      	mov	r0, r3
 8003272:	3740      	adds	r7, #64	@ 0x40
 8003274:	46bd      	mov	sp, r7
 8003276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800327a:	bf00      	nop
 800327c:	40023800 	.word	0x40023800
 8003280:	00f42400 	.word	0x00f42400
 8003284:	017d7840 	.word	0x017d7840

08003288 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800328c:	4b03      	ldr	r3, [pc, #12]	@ (800329c <HAL_RCC_GetHCLKFreq+0x14>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000000 	.word	0x20000000

080032a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032a4:	f7ff fff0 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032a8:	4602      	mov	r2, r0
 80032aa:	4b05      	ldr	r3, [pc, #20]	@ (80032c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	0a9b      	lsrs	r3, r3, #10
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	4903      	ldr	r1, [pc, #12]	@ (80032c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b6:	5ccb      	ldrb	r3, [r1, r3]
 80032b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032bc:	4618      	mov	r0, r3
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40023800 	.word	0x40023800
 80032c4:	080063a4 	.word	0x080063a4

080032c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032cc:	f7ff ffdc 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032d0:	4602      	mov	r2, r0
 80032d2:	4b05      	ldr	r3, [pc, #20]	@ (80032e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	0b5b      	lsrs	r3, r3, #13
 80032d8:	f003 0307 	and.w	r3, r3, #7
 80032dc:	4903      	ldr	r1, [pc, #12]	@ (80032ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80032de:	5ccb      	ldrb	r3, [r1, r3]
 80032e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40023800 	.word	0x40023800
 80032ec:	080063a4 	.word	0x080063a4

080032f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e07b      	b.n	80033fa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	2b00      	cmp	r3, #0
 8003308:	d108      	bne.n	800331c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003312:	d009      	beq.n	8003328 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	61da      	str	r2, [r3, #28]
 800331a:	e005      	b.n	8003328 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d106      	bne.n	8003348 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7fd fe12 	bl	8000f6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2202      	movs	r2, #2
 800334c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800335e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003370:	431a      	orrs	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	691b      	ldr	r3, [r3, #16]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	431a      	orrs	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003398:	431a      	orrs	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	69db      	ldr	r3, [r3, #28]
 800339e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ac:	ea42 0103 	orr.w	r1, r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	0c1b      	lsrs	r3, r3, #16
 80033c6:	f003 0104 	and.w	r1, r3, #4
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	f003 0210 	and.w	r2, r3, #16
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	69da      	ldr	r2, [r3, #28]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
	...

08003404 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	4613      	mov	r3, r2
 8003410:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b01      	cmp	r3, #1
 800341c:	d001      	beq.n	8003422 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800341e:	2302      	movs	r3, #2
 8003420:	e097      	b.n	8003552 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d002      	beq.n	800342e <HAL_SPI_Transmit_DMA+0x2a>
 8003428:	88fb      	ldrh	r3, [r7, #6]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e08f      	b.n	8003552 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003438:	2b01      	cmp	r3, #1
 800343a:	d101      	bne.n	8003440 <HAL_SPI_Transmit_DMA+0x3c>
 800343c:	2302      	movs	r3, #2
 800343e:	e088      	b.n	8003552 <HAL_SPI_Transmit_DMA+0x14e>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2203      	movs	r2, #3
 800344c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	88fa      	ldrh	r2, [r7, #6]
 8003460:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	88fa      	ldrh	r2, [r7, #6]
 8003466:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800348e:	d10f      	bne.n	80034b0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800349e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034ae:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034b4:	4a29      	ldr	r2, [pc, #164]	@ (800355c <HAL_SPI_Transmit_DMA+0x158>)
 80034b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034bc:	4a28      	ldr	r2, [pc, #160]	@ (8003560 <HAL_SPI_Transmit_DMA+0x15c>)
 80034be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c4:	4a27      	ldr	r2, [pc, #156]	@ (8003564 <HAL_SPI_Transmit_DMA+0x160>)
 80034c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034cc:	2200      	movs	r2, #0
 80034ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d8:	4619      	mov	r1, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	330c      	adds	r3, #12
 80034e0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034e6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80034e8:	f7fe fdba 	bl	8002060 <HAL_DMA_Start_IT>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00b      	beq.n	800350a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f6:	f043 0210 	orr.w	r2, r3, #16
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e023      	b.n	8003552 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003514:	2b40      	cmp	r3, #64	@ 0x40
 8003516:	d007      	beq.n	8003528 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003526:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f042 0220 	orr.w	r2, r2, #32
 800353e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f042 0202 	orr.w	r2, r2, #2
 800354e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	08003839 	.word	0x08003839
 8003560:	08003791 	.word	0x08003791
 8003564:	08003855 	.word	0x08003855

08003568 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	099b      	lsrs	r3, r3, #6
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10f      	bne.n	80035ac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00a      	beq.n	80035ac <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	099b      	lsrs	r3, r3, #6
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d004      	beq.n	80035ac <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
    return;
 80035aa:	e0d7      	b.n	800375c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	085b      	lsrs	r3, r3, #1
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00a      	beq.n	80035ce <HAL_SPI_IRQHandler+0x66>
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	09db      	lsrs	r3, r3, #7
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d004      	beq.n	80035ce <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	4798      	blx	r3
    return;
 80035cc:	e0c6      	b.n	800375c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	095b      	lsrs	r3, r3, #5
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10c      	bne.n	80035f4 <HAL_SPI_IRQHandler+0x8c>
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	099b      	lsrs	r3, r3, #6
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d106      	bne.n	80035f4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	0a1b      	lsrs	r3, r3, #8
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80b4 	beq.w	800375c <HAL_SPI_IRQHandler+0x1f4>
 80035f4:	69fb      	ldr	r3, [r7, #28]
 80035f6:	095b      	lsrs	r3, r3, #5
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 80ad 	beq.w	800375c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	099b      	lsrs	r3, r3, #6
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b00      	cmp	r3, #0
 800360c:	d023      	beq.n	8003656 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b03      	cmp	r3, #3
 8003618:	d011      	beq.n	800363e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800361e:	f043 0204 	orr.w	r2, r3, #4
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	617b      	str	r3, [r7, #20]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	e00b      	b.n	8003656 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800363e:	2300      	movs	r3, #0
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	613b      	str	r3, [r7, #16]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	693b      	ldr	r3, [r7, #16]
        return;
 8003654:	e082      	b.n	800375c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	095b      	lsrs	r3, r3, #5
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d014      	beq.n	800368c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003666:	f043 0201 	orr.w	r2, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	60fb      	str	r3, [r7, #12]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003688:	601a      	str	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	0a1b      	lsrs	r3, r3, #8
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00c      	beq.n	80036b2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800369c:	f043 0208 	orr.w	r2, r3, #8
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80036a4:	2300      	movs	r3, #0
 80036a6:	60bb      	str	r3, [r7, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	60bb      	str	r3, [r7, #8]
 80036b0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d04f      	beq.n	800375a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80036c8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d104      	bne.n	80036e6 <HAL_SPI_IRQHandler+0x17e>
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d034      	beq.n	8003750 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0203 	bic.w	r2, r2, #3
 80036f4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d011      	beq.n	8003722 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003702:	4a18      	ldr	r2, [pc, #96]	@ (8003764 <HAL_SPI_IRQHandler+0x1fc>)
 8003704:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370a:	4618      	mov	r0, r3
 800370c:	f7fe fd70 	bl	80021f0 <HAL_DMA_Abort_IT>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d005      	beq.n	8003722 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800371a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003726:	2b00      	cmp	r3, #0
 8003728:	d016      	beq.n	8003758 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800372e:	4a0d      	ldr	r2, [pc, #52]	@ (8003764 <HAL_SPI_IRQHandler+0x1fc>)
 8003730:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe fd5a 	bl	80021f0 <HAL_DMA_Abort_IT>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00a      	beq.n	8003758 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003746:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800374e:	e003      	b.n	8003758 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f813 	bl	800377c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003756:	e000      	b.n	800375a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003758:	bf00      	nop
    return;
 800375a:	bf00      	nop
  }
}
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	08003895 	.word	0x08003895

08003768 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800379c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800379e:	f7fd fe2d 	bl	80013fc <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037b2:	d03b      	beq.n	800382c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0220 	bic.w	r2, r2, #32
 80037c2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0202 	bic.w	r2, r2, #2
 80037d2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80037d4:	693a      	ldr	r2, [r7, #16]
 80037d6:	2164      	movs	r1, #100	@ 0x64
 80037d8:	6978      	ldr	r0, [r7, #20]
 80037da:	f000 f8f7 	bl	80039cc <SPI_EndRxTxTransaction>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e8:	f043 0220 	orr.w	r2, r3, #32
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80037f8:	2300      	movs	r3, #0
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2200      	movs	r2, #0
 8003812:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003820:	2b00      	cmp	r3, #0
 8003822:	d003      	beq.n	800382c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003824:	6978      	ldr	r0, [r7, #20]
 8003826:	f7ff ffa9 	bl	800377c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800382a:	e002      	b.n	8003832 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800382c:	6978      	ldr	r0, [r7, #20]
 800382e:	f7fd fad3 	bl	8000dd8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003832:	3718      	adds	r7, #24
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003844:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f7ff ff8e 	bl	8003768 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800384c:	bf00      	nop
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003860:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685a      	ldr	r2, [r3, #4]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0203 	bic.w	r2, r2, #3
 8003870:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003876:	f043 0210 	orr.w	r2, r3, #16
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f7ff ff78 	bl	800377c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800388c:	bf00      	nop
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f7ff ff64 	bl	800377c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80038b4:	bf00      	nop
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	603b      	str	r3, [r7, #0]
 80038c8:	4613      	mov	r3, r2
 80038ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038cc:	f7fd fd96 	bl	80013fc <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	4413      	add	r3, r2
 80038da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038dc:	f7fd fd8e 	bl	80013fc <HAL_GetTick>
 80038e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038e2:	4b39      	ldr	r3, [pc, #228]	@ (80039c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	015b      	lsls	r3, r3, #5
 80038e8:	0d1b      	lsrs	r3, r3, #20
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	fb02 f303 	mul.w	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038f2:	e055      	b.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fa:	d051      	beq.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038fc:	f7fd fd7e 	bl	80013fc <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	69fa      	ldr	r2, [r7, #28]
 8003908:	429a      	cmp	r2, r3
 800390a:	d902      	bls.n	8003912 <SPI_WaitFlagStateUntilTimeout+0x56>
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d13d      	bne.n	800398e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003920:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800392a:	d111      	bne.n	8003950 <SPI_WaitFlagStateUntilTimeout+0x94>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003934:	d004      	beq.n	8003940 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393e:	d107      	bne.n	8003950 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800394e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003958:	d10f      	bne.n	800397a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003978:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e018      	b.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d102      	bne.n	800399a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	e002      	b.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	3b01      	subs	r3, #1
 800399e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	4013      	ands	r3, r2
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d19a      	bne.n	80038f4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3720      	adds	r7, #32
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000000 	.word	0x20000000

080039cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b088      	sub	sp, #32
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2201      	movs	r2, #1
 80039e0:	2102      	movs	r1, #2
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f7ff ff6a 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d007      	beq.n	80039fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f2:	f043 0220 	orr.w	r2, r3, #32
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e032      	b.n	8003a64 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80039fe:	4b1b      	ldr	r3, [pc, #108]	@ (8003a6c <SPI_EndRxTxTransaction+0xa0>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a1b      	ldr	r2, [pc, #108]	@ (8003a70 <SPI_EndRxTxTransaction+0xa4>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	0d5b      	lsrs	r3, r3, #21
 8003a0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a0e:	fb02 f303 	mul.w	r3, r2, r3
 8003a12:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a1c:	d112      	bne.n	8003a44 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	2200      	movs	r2, #0
 8003a26:	2180      	movs	r1, #128	@ 0x80
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f7ff ff47 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d016      	beq.n	8003a62 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a38:	f043 0220 	orr.w	r2, r3, #32
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e00f      	b.n	8003a64 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00a      	beq.n	8003a60 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a5a:	2b80      	cmp	r3, #128	@ 0x80
 8003a5c:	d0f2      	beq.n	8003a44 <SPI_EndRxTxTransaction+0x78>
 8003a5e:	e000      	b.n	8003a62 <SPI_EndRxTxTransaction+0x96>
        break;
 8003a60:	bf00      	nop
  }

  return HAL_OK;
 8003a62:	2300      	movs	r3, #0
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3718      	adds	r7, #24
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	20000000 	.word	0x20000000
 8003a70:	165e9f81 	.word	0x165e9f81

08003a74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e041      	b.n	8003b0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d106      	bne.n	8003aa0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f7fd fb08 	bl	80010b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3304      	adds	r3, #4
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	4610      	mov	r0, r2
 8003ab4:	f000 f95e 	bl	8003d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d001      	beq.n	8003b2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e046      	b.n	8003bba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a23      	ldr	r2, [pc, #140]	@ (8003bc8 <HAL_TIM_Base_Start+0xb4>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d022      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b46:	d01d      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a1f      	ldr	r2, [pc, #124]	@ (8003bcc <HAL_TIM_Base_Start+0xb8>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d018      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a1e      	ldr	r2, [pc, #120]	@ (8003bd0 <HAL_TIM_Base_Start+0xbc>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d013      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a1c      	ldr	r2, [pc, #112]	@ (8003bd4 <HAL_TIM_Base_Start+0xc0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d00e      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8003bd8 <HAL_TIM_Base_Start+0xc4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d009      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a19      	ldr	r2, [pc, #100]	@ (8003bdc <HAL_TIM_Base_Start+0xc8>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d004      	beq.n	8003b84 <HAL_TIM_Base_Start+0x70>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a18      	ldr	r2, [pc, #96]	@ (8003be0 <HAL_TIM_Base_Start+0xcc>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d111      	bne.n	8003ba8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 0307 	and.w	r3, r3, #7
 8003b8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b06      	cmp	r3, #6
 8003b94:	d010      	beq.n	8003bb8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f042 0201 	orr.w	r2, r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ba6:	e007      	b.n	8003bb8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3714      	adds	r7, #20
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40010000 	.word	0x40010000
 8003bcc:	40000400 	.word	0x40000400
 8003bd0:	40000800 	.word	0x40000800
 8003bd4:	40000c00 	.word	0x40000c00
 8003bd8:	40010400 	.word	0x40010400
 8003bdc:	40014000 	.word	0x40014000
 8003be0:	40001800 	.word	0x40001800

08003be4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d101      	bne.n	8003c00 <HAL_TIM_ConfigClockSource+0x1c>
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	e0b4      	b.n	8003d6a <HAL_TIM_ConfigClockSource+0x186>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c38:	d03e      	beq.n	8003cb8 <HAL_TIM_ConfigClockSource+0xd4>
 8003c3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c3e:	f200 8087 	bhi.w	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c46:	f000 8086 	beq.w	8003d56 <HAL_TIM_ConfigClockSource+0x172>
 8003c4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c4e:	d87f      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c50:	2b70      	cmp	r3, #112	@ 0x70
 8003c52:	d01a      	beq.n	8003c8a <HAL_TIM_ConfigClockSource+0xa6>
 8003c54:	2b70      	cmp	r3, #112	@ 0x70
 8003c56:	d87b      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c58:	2b60      	cmp	r3, #96	@ 0x60
 8003c5a:	d050      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0x11a>
 8003c5c:	2b60      	cmp	r3, #96	@ 0x60
 8003c5e:	d877      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c60:	2b50      	cmp	r3, #80	@ 0x50
 8003c62:	d03c      	beq.n	8003cde <HAL_TIM_ConfigClockSource+0xfa>
 8003c64:	2b50      	cmp	r3, #80	@ 0x50
 8003c66:	d873      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c68:	2b40      	cmp	r3, #64	@ 0x40
 8003c6a:	d058      	beq.n	8003d1e <HAL_TIM_ConfigClockSource+0x13a>
 8003c6c:	2b40      	cmp	r3, #64	@ 0x40
 8003c6e:	d86f      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c70:	2b30      	cmp	r3, #48	@ 0x30
 8003c72:	d064      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x15a>
 8003c74:	2b30      	cmp	r3, #48	@ 0x30
 8003c76:	d86b      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d060      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x15a>
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d867      	bhi.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d05c      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x15a>
 8003c84:	2b10      	cmp	r3, #16
 8003c86:	d05a      	beq.n	8003d3e <HAL_TIM_ConfigClockSource+0x15a>
 8003c88:	e062      	b.n	8003d50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c9a:	f000 f98b 	bl	8003fb4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	609a      	str	r2, [r3, #8]
      break;
 8003cb6:	e04f      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cc8:	f000 f974 	bl	8003fb4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689a      	ldr	r2, [r3, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cda:	609a      	str	r2, [r3, #8]
      break;
 8003cdc:	e03c      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cea:	461a      	mov	r2, r3
 8003cec:	f000 f8e8 	bl	8003ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2150      	movs	r1, #80	@ 0x50
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f941 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003cfc:	e02c      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	f000 f907 	bl	8003f1e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2160      	movs	r1, #96	@ 0x60
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 f931 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003d1c:	e01c      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f000 f8c8 	bl	8003ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2140      	movs	r1, #64	@ 0x40
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 f921 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003d3c:	e00c      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4619      	mov	r1, r3
 8003d48:	4610      	mov	r0, r2
 8003d4a:	f000 f918 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003d4e:	e003      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
      break;
 8003d54:	e000      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
	...

08003d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a43      	ldr	r2, [pc, #268]	@ (8003e94 <TIM_Base_SetConfig+0x120>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d013      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d92:	d00f      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a40      	ldr	r2, [pc, #256]	@ (8003e98 <TIM_Base_SetConfig+0x124>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d00b      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e9c <TIM_Base_SetConfig+0x128>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d007      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a3e      	ldr	r2, [pc, #248]	@ (8003ea0 <TIM_Base_SetConfig+0x12c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d003      	beq.n	8003db4 <TIM_Base_SetConfig+0x40>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a3d      	ldr	r2, [pc, #244]	@ (8003ea4 <TIM_Base_SetConfig+0x130>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d108      	bne.n	8003dc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a32      	ldr	r2, [pc, #200]	@ (8003e94 <TIM_Base_SetConfig+0x120>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dd4:	d027      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a2f      	ldr	r2, [pc, #188]	@ (8003e98 <TIM_Base_SetConfig+0x124>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d023      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a2e      	ldr	r2, [pc, #184]	@ (8003e9c <TIM_Base_SetConfig+0x128>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01f      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a2d      	ldr	r2, [pc, #180]	@ (8003ea0 <TIM_Base_SetConfig+0x12c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d01b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a2c      	ldr	r2, [pc, #176]	@ (8003ea4 <TIM_Base_SetConfig+0x130>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d017      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a2b      	ldr	r2, [pc, #172]	@ (8003ea8 <TIM_Base_SetConfig+0x134>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d013      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a2a      	ldr	r2, [pc, #168]	@ (8003eac <TIM_Base_SetConfig+0x138>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d00f      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a29      	ldr	r2, [pc, #164]	@ (8003eb0 <TIM_Base_SetConfig+0x13c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a28      	ldr	r2, [pc, #160]	@ (8003eb4 <TIM_Base_SetConfig+0x140>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d007      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a27      	ldr	r2, [pc, #156]	@ (8003eb8 <TIM_Base_SetConfig+0x144>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d003      	beq.n	8003e26 <TIM_Base_SetConfig+0xb2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a26      	ldr	r2, [pc, #152]	@ (8003ebc <TIM_Base_SetConfig+0x148>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d108      	bne.n	8003e38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	695b      	ldr	r3, [r3, #20]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	4a0e      	ldr	r2, [pc, #56]	@ (8003e94 <TIM_Base_SetConfig+0x120>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d003      	beq.n	8003e66 <TIM_Base_SetConfig+0xf2>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a10      	ldr	r2, [pc, #64]	@ (8003ea4 <TIM_Base_SetConfig+0x130>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d103      	bne.n	8003e6e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f043 0204 	orr.w	r2, r3, #4
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	601a      	str	r2, [r3, #0]
}
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	40010000 	.word	0x40010000
 8003e98:	40000400 	.word	0x40000400
 8003e9c:	40000800 	.word	0x40000800
 8003ea0:	40000c00 	.word	0x40000c00
 8003ea4:	40010400 	.word	0x40010400
 8003ea8:	40014000 	.word	0x40014000
 8003eac:	40014400 	.word	0x40014400
 8003eb0:	40014800 	.word	0x40014800
 8003eb4:	40001800 	.word	0x40001800
 8003eb8:	40001c00 	.word	0x40001c00
 8003ebc:	40002000 	.word	0x40002000

08003ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	f023 0201 	bic.w	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f023 030a 	bic.w	r3, r3, #10
 8003efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	621a      	str	r2, [r3, #32]
}
 8003f12:	bf00      	nop
 8003f14:	371c      	adds	r7, #28
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b087      	sub	sp, #28
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	60f8      	str	r0, [r7, #12]
 8003f26:	60b9      	str	r1, [r7, #8]
 8003f28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	f023 0210 	bic.w	r2, r3, #16
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	699b      	ldr	r3, [r3, #24]
 8003f40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	031b      	lsls	r3, r3, #12
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f5a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	621a      	str	r2, [r3, #32]
}
 8003f72:	bf00      	nop
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b085      	sub	sp, #20
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
 8003f86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f043 0307 	orr.w	r3, r3, #7
 8003fa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	609a      	str	r2, [r3, #8]
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b087      	sub	sp, #28
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
 8003fc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003fce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	021a      	lsls	r2, r3, #8
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	609a      	str	r2, [r3, #8]
}
 8003fe8:	bf00      	nop
 8003fea:	371c      	adds	r7, #28
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004004:	2b01      	cmp	r3, #1
 8004006:	d101      	bne.n	800400c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004008:	2302      	movs	r3, #2
 800400a:	e05a      	b.n	80040c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004032:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a21      	ldr	r2, [pc, #132]	@ (80040d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d022      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004058:	d01d      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a1d      	ldr	r2, [pc, #116]	@ (80040d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d018      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a1b      	ldr	r2, [pc, #108]	@ (80040d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a1a      	ldr	r2, [pc, #104]	@ (80040dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00e      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d009      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a17      	ldr	r2, [pc, #92]	@ (80040e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d004      	beq.n	8004096 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a15      	ldr	r2, [pc, #84]	@ (80040e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d10c      	bne.n	80040b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40010000 	.word	0x40010000
 80040d4:	40000400 	.word	0x40000400
 80040d8:	40000800 	.word	0x40000800
 80040dc:	40000c00 	.word	0x40000c00
 80040e0:	40010400 	.word	0x40010400
 80040e4:	40014000 	.word	0x40014000
 80040e8:	40001800 	.word	0x40001800

080040ec <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e033      	b.n	8004166 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fc ffec 	bl	80010f0 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 fc9f 	bl	8004a64 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	691a      	ldr	r2, [r3, #16]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004134:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	695a      	ldr	r2, [r3, #20]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004144:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68da      	ldr	r2, [r3, #12]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004154:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <HAL_USART_Transmit_DMA>:
  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	4613      	mov	r3, r2
 800417c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800417e:	2300      	movs	r3, #0
 8004180:	75fb      	strb	r3, [r7, #23]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004188:	b2db      	uxtb	r3, r3
 800418a:	2b01      	cmp	r3, #1
 800418c:	d165      	bne.n	800425a <HAL_USART_Transmit_DMA+0xea>
  {
    if ((pTxData == NULL) || (Size == 0))
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <HAL_USART_Transmit_DMA+0x2a>
 8004194:	88fb      	ldrh	r3, [r7, #6]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_USART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e05e      	b.n	800425c <HAL_USART_Transmit_DMA+0xec>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_USART_Transmit_DMA+0x3c>
 80041a8:	2302      	movs	r3, #2
 80041aa:	e057      	b.n	800425c <HAL_USART_Transmit_DMA+0xec>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->pTxBuffPtr = pTxData;
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	625a      	str	r2, [r3, #36]	@ 0x24
    husart->TxXferSize = Size;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	88fa      	ldrh	r2, [r7, #6]
 80041be:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	88fa      	ldrh	r2, [r7, #6]
 80041c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2212      	movs	r2, #18
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the USART DMA transfer complete callback */
    husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041d8:	4a22      	ldr	r2, [pc, #136]	@ (8004264 <HAL_USART_Transmit_DMA+0xf4>)
 80041da:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the USART DMA Half transfer complete callback */
    husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e0:	4a21      	ldr	r2, [pc, #132]	@ (8004268 <HAL_USART_Transmit_DMA+0xf8>)
 80041e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    husart->hdmatx->XferErrorCallback = USART_DMAError;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041e8:	4a20      	ldr	r2, [pc, #128]	@ (800426c <HAL_USART_Transmit_DMA+0xfc>)
 80041ea:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    husart->hdmatx->XferAbortCallback = NULL;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041f0:	2200      	movs	r2, #0
 80041f2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the USART transmit DMA stream */
    tmp = (const uint32_t *)&pTxData;
 80041f4:	f107 0308 	add.w	r3, r7, #8
 80041f8:	613b      	str	r3, [r7, #16]
    status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->DR, Size);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	6819      	ldr	r1, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3304      	adds	r3, #4
 8004208:	461a      	mov	r2, r3
 800420a:	88fb      	ldrh	r3, [r7, #6]
 800420c:	f7fd ff28 	bl	8002060 <HAL_DMA_Start_IT>
 8004210:	4603      	mov	r3, r0
 8004212:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8004214:	7dfb      	ldrb	r3, [r7, #23]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d112      	bne.n	8004240 <HAL_USART_Transmit_DMA+0xd0>
    {
      /* Clear the TC flag in the SR register by writing 0 to it */
      __HAL_USART_CLEAR_FLAG(husart, USART_FLAG_TC);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004222:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
      in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	695a      	ldr	r2, [r3, #20]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800423a:	615a      	str	r2, [r3, #20]

      return HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	e00d      	b.n	800425c <HAL_USART_Transmit_DMA+0xec>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2210      	movs	r2, #16
 8004244:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <HAL_USART_Transmit_DMA+0xec>
    }
  }
  else
  {
    return HAL_BUSY;
 800425a:	2302      	movs	r3, #2
  }
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	0800452d 	.word	0x0800452d
 8004268:	08004597 	.word	0x08004597
 800426c:	080045b3 	.word	0x080045b3

08004270 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004290:	2300      	movs	r3, #0
 8004292:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004294:	2300      	movs	r3, #0
 8004296:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d117      	bne.n	80042d6 <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	f003 0320 	and.w	r3, r3, #32
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d012      	beq.n	80042d6 <HAL_USART_IRQHandler+0x66>
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	f003 0320 	and.w	r3, r3, #32
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00d      	beq.n	80042d6 <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b22      	cmp	r3, #34	@ 0x22
 80042c4:	d103      	bne.n	80042ce <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 fa79 	bl	80047be <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 80042cc:	e0e9      	b.n	80044a2 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fafb 	bl	80048ca <USART_TransmitReceive_IT>
      return;
 80042d4:	e0e5      	b.n	80044a2 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 80bb 	beq.w	8004454 <HAL_USART_IRQHandler+0x1e4>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d105      	bne.n	80042f4 <HAL_USART_IRQHandler+0x84>
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	f000 80b0 	beq.w	8004454 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00a      	beq.n	8004314 <HAL_USART_IRQHandler+0xa4>
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430c:	f043 0201 	orr.w	r2, r3, #1
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 0304 	and.w	r3, r3, #4
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <HAL_USART_IRQHandler+0xc4>
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	f003 0301 	and.w	r3, r3, #1
 8004324:	2b00      	cmp	r3, #0
 8004326:	d005      	beq.n	8004334 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432c:	f043 0202 	orr.w	r2, r3, #2
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00a      	beq.n	8004354 <HAL_USART_IRQHandler+0xe4>
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434c:	f043 0204 	orr.w	r2, r3, #4
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	f003 0308 	and.w	r3, r3, #8
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00f      	beq.n	800437e <HAL_USART_IRQHandler+0x10e>
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	f003 0320 	and.w	r3, r3, #32
 8004364:	2b00      	cmp	r3, #0
 8004366:	d104      	bne.n	8004372 <HAL_USART_IRQHandler+0x102>
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d005      	beq.n	800437e <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004376:	f043 0208 	orr.w	r2, r3, #8
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004382:	2b00      	cmp	r3, #0
 8004384:	f000 808c 	beq.w	80044a0 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	f003 0320 	and.w	r3, r3, #32
 800438e:	2b00      	cmp	r3, #0
 8004390:	d011      	beq.n	80043b6 <HAL_USART_IRQHandler+0x146>
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	f003 0320 	and.w	r3, r3, #32
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00c      	beq.n	80043b6 <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b22      	cmp	r3, #34	@ 0x22
 80043a6:	d103      	bne.n	80043b0 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 fa08 	bl	80047be <USART_Receive_IT>
 80043ae:	e002      	b.n	80043b6 <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 fa8a 	bl	80048ca <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c0:	2b40      	cmp	r3, #64	@ 0x40
 80043c2:	bf0c      	ite	eq
 80043c4:	2301      	moveq	r3, #1
 80043c6:	2300      	movne	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d102      	bne.n	80043de <HAL_USART_IRQHandler+0x16e>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d031      	beq.n	8004442 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 f94b 	bl	800467a <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ee:	2b40      	cmp	r3, #64	@ 0x40
 80043f0:	d123      	bne.n	800443a <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004400:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004406:	2b00      	cmp	r3, #0
 8004408:	d013      	beq.n	8004432 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440e:	4a26      	ldr	r2, [pc, #152]	@ (80044a8 <HAL_USART_IRQHandler+0x238>)
 8004410:	651a      	str	r2, [r3, #80]	@ 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004416:	4618      	mov	r0, r3
 8004418:	f7fd feea 	bl	80021f0 <HAL_DMA_Abort_IT>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d016      	beq.n	8004450 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800442c:	4610      	mov	r0, r2
 800442e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8004430:	e00e      	b.n	8004450 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f000 f862 	bl	80044fc <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8004438:	e00a      	b.n	8004450 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f85e 	bl	80044fc <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8004440:	e006      	b.n	8004450 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 f85a 	bl	80044fc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 800444e:	e027      	b.n	80044a0 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8004450:	bf00      	nop
    return;
 8004452:	e025      	b.n	80044a0 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800445a:	2b00      	cmp	r3, #0
 800445c:	d012      	beq.n	8004484 <HAL_USART_IRQHandler+0x214>
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004464:	2b00      	cmp	r3, #0
 8004466:	d00d      	beq.n	8004484 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b12      	cmp	r3, #18
 8004472:	d103      	bne.n	800447c <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f932 	bl	80046de <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 800447a:	e012      	b.n	80044a2 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fa24 	bl	80048ca <USART_TransmitReceive_IT>
    return;
 8004482:	e00e      	b.n	80044a2 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d009      	beq.n	80044a2 <HAL_USART_IRQHandler+0x232>
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004494:	2b00      	cmp	r3, #0
 8004496:	d004      	beq.n	80044a2 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f970 	bl	800477e <USART_EndTransmit_IT>
    return;
 800449e:	e000      	b.n	80044a2 <HAL_USART_IRQHandler+0x232>
    return;
 80044a0:	bf00      	nop
  }
}
 80044a2:	3720      	adds	r7, #32
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	080046b7 	.word	0x080046b7

080044ac <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <HAL_USART_TxHalfCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80044c8:	bf00      	nop
 80044ca:	370c      	adds	r7, #12
 80044cc:	46bd      	mov	sp, r7
 80044ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_USART_GetState>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL state
  */
HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  return husart->State;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800451e:	b2db      	uxtb	r3, r3
}
 8004520:	4618      	mov	r0, r3
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <USART_DMATransmitCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004538:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004544:	2b00      	cmp	r3, #0
 8004546:	d119      	bne.n	800457c <USART_DMATransmitCplt+0x50>
  {
    husart->TxXferCount = 0U;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b12      	cmp	r3, #18
 8004558:	d119      	bne.n	800458e <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695a      	ldr	r2, [r3, #20]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004568:	615a      	str	r2, [r3, #20]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004578:	60da      	str	r2, [r3, #12]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 800457a:	e008      	b.n	800458e <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b12      	cmp	r3, #18
 8004586:	d102      	bne.n	800458e <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f7ff ff8f 	bl	80044ac <HAL_USART_TxCpltCallback>
}
 800458e:	bf00      	nop
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <USART_DMATxHalfCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f7ff ff8b 	bl	80044c0 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80045aa:	bf00      	nop
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <USART_DMAError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b084      	sub	sp, #16
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80045ba:	2300      	movs	r3, #0
 80045bc:	60fb      	str	r3, [r7, #12]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c2:	60bb      	str	r3, [r7, #8]
  husart->RxXferCount = 0x00U;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2200      	movs	r2, #0
 80045c8:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2200      	movs	r2, #0
 80045ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Stop USART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT);
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045da:	2b80      	cmp	r3, #128	@ 0x80
 80045dc:	bf0c      	ite	eq
 80045de:	2301      	moveq	r3, #1
 80045e0:	2300      	movne	r3, #0
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_TX) && dmarequest)
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b12      	cmp	r3, #18
 80045f0:	d105      	bne.n	80045fe <USART_DMAError+0x4c>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <USART_DMAError+0x4c>
  {
    USART_EndTxTransfer(husart);
 80045f8:	68b8      	ldr	r0, [r7, #8]
 80045fa:	f000 f828 	bl	800464e <USART_EndTxTransfer>
  }

  /* Stop USART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	695b      	ldr	r3, [r3, #20]
 8004604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004608:	2b40      	cmp	r3, #64	@ 0x40
 800460a:	bf0c      	ite	eq
 800460c:	2301      	moveq	r3, #1
 800460e:	2300      	movne	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_RX) && dmarequest)
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b22      	cmp	r3, #34	@ 0x22
 800461e:	d105      	bne.n	800462c <USART_DMAError+0x7a>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <USART_DMAError+0x7a>
  {
    USART_EndRxTransfer(husart);
 8004626:	68b8      	ldr	r0, [r7, #8]
 8004628:	f000 f827 	bl	800467a <USART_EndRxTransfer>
  }

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004630:	f043 0210 	orr.w	r2, r3, #16
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8004640:	68b8      	ldr	r0, [r7, #8]
 8004642:	f7ff ff5b 	bl	80044fc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <USART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on USART peripheral (following error detection or Transmit completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTxTransfer(USART_HandleTypeDef *husart)
{
 800464e:	b480      	push	{r7}
 8004650:	b083      	sub	sp, #12
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68da      	ldr	r2, [r3, #12]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8004664:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8004690:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695a      	ldr	r2, [r3, #20]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 0201 	bic.w	r2, r2, #1
 80046a0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80046aa:	bf00      	nop
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046b6:	b580      	push	{r7, lr}
 80046b8:	b084      	sub	sp, #16
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c2:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f7ff ff13 	bl	80044fc <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 80046de:	b480      	push	{r7}
 80046e0:	b085      	sub	sp, #20
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b12      	cmp	r3, #18
 80046f0:	d13e      	bne.n	8004770 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046fa:	d114      	bne.n	8004726 <USART_Transmit_IT+0x48>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d110      	bne.n	8004726 <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004708:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	881b      	ldrh	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004718:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471e:	1c9a      	adds	r2, r3, #2
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	625a      	str	r2, [r3, #36]	@ 0x24
 8004724:	e008      	b.n	8004738 <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472a:	1c59      	adds	r1, r3, #1
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6251      	str	r1, [r2, #36]	@ 0x24
 8004730:	781a      	ldrb	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29b      	uxth	r3, r3
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	4619      	mov	r1, r3
 8004746:	8551      	strh	r1, [r2, #42]	@ 0x2a
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10f      	bne.n	800476c <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68da      	ldr	r2, [r3, #12]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800475a:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68da      	ldr	r2, [r3, #12]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800476a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800476c:	2300      	movs	r3, #0
 800476e:	e000      	b.n	8004772 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004770:	2302      	movs	r3, #2
  }
}
 8004772:	4618      	mov	r0, r3
 8004774:	3714      	adds	r7, #20
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr

0800477e <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b082      	sub	sp, #8
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004794:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695a      	ldr	r2, [r3, #20]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0201 	bic.w	r2, r2, #1
 80047a4:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7ff fe7c 	bl	80044ac <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b084      	sub	sp, #16
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80047c6:	2300      	movs	r3, #0
 80047c8:	60fb      	str	r3, [r7, #12]
  uint16_t *pdata16bits = NULL;
 80047ca:	2300      	movs	r3, #0
 80047cc:	60bb      	str	r3, [r7, #8]

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b22      	cmp	r3, #34	@ 0x22
 80047d8:	d172      	bne.n	80048c0 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e2:	d115      	bne.n	8004810 <USART_Receive_IT+0x52>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d111      	bne.n	8004810 <USART_Receive_IT+0x52>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004808:	1c9a      	adds	r2, r3, #2
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800480e:	e024      	b.n	800485a <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004814:	60fb      	str	r3, [r7, #12]
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800481e:	d007      	beq.n	8004830 <USART_Receive_IT+0x72>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d10a      	bne.n	800483e <USART_Receive_IT+0x80>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	691b      	ldr	r3, [r3, #16]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d106      	bne.n	800483e <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	b2da      	uxtb	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	701a      	strb	r2, [r3, #0]
 800483c:	e008      	b.n	8004850 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800484a:	b2da      	uxtb	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	1c5a      	adds	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    husart->RxXferCount--;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800485e:	b29b      	uxth	r3, r3
 8004860:	3b01      	subs	r3, #1
 8004862:	b29a      	uxth	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	865a      	strh	r2, [r3, #50]	@ 0x32

    if (husart->RxXferCount == 0U)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800486c:	b29b      	uxth	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d120      	bne.n	80048b4 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68da      	ldr	r2, [r3, #12]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f022 0220 	bic.w	r2, r2, #32
 8004880:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68da      	ldr	r2, [r3, #12]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004890:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	695a      	ldr	r2, [r3, #20]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0201 	bic.w	r2, r2, #1
 80048a0:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7ff fe12 	bl	80044d4 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	e006      	b.n	80048c2 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	22ff      	movs	r2, #255	@ 0xff
 80048ba:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	e000      	b.n	80048c2 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 80048c0:	2302      	movs	r3, #2
  }
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b084      	sub	sp, #16
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b32      	cmp	r3, #50	@ 0x32
 80048dc:	f040 80bd 	bne.w	8004a5a <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d03d      	beq.n	8004966 <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f4:	2b80      	cmp	r3, #128	@ 0x80
 80048f6:	d136      	bne.n	8004966 <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004900:	d114      	bne.n	800492c <USART_TransmitReceive_IT+0x62>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d110      	bne.n	800492c <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	881b      	ldrh	r3, [r3, #0]
 8004914:	461a      	mov	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800491e:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004924:	1c9a      	adds	r2, r3, #2
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	625a      	str	r2, [r3, #36]	@ 0x24
 800492a:	e008      	b.n	800493e <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	1c59      	adds	r1, r3, #1
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	6251      	str	r1, [r2, #36]	@ 0x24
 8004936:	781a      	ldrb	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004942:	b29b      	uxth	r3, r3
 8004944:	3b01      	subs	r3, #1
 8004946:	b29a      	uxth	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d107      	bne.n	8004966 <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004964:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800496a:	b29b      	uxth	r3, r3
 800496c:	2b00      	cmp	r3, #0
 800496e:	d04c      	beq.n	8004a0a <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0320 	and.w	r3, r3, #32
 800497a:	2b20      	cmp	r3, #32
 800497c:	d145      	bne.n	8004a0a <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004986:	d115      	bne.n	80049b4 <USART_TransmitReceive_IT+0xea>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	691b      	ldr	r3, [r3, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d111      	bne.n	80049b4 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004994:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	b29b      	uxth	r3, r3
 800499e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ac:	1c9a      	adds	r2, r3, #2
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80049b2:	e023      	b.n	80049fc <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049bc:	d007      	beq.n	80049ce <USART_TransmitReceive_IT+0x104>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <USART_TransmitReceive_IT+0x114>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d107      	bne.n	80049de <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	701a      	strb	r2, [r3, #0]
 80049dc:	e009      	b.n	80049f2 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        husart->RxXferCount--;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	865a      	strh	r2, [r3, #50]	@ 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d120      	bne.n	8004a56 <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f022 0220 	bic.w	r2, r2, #32
 8004a22:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68da      	ldr	r2, [r3, #12]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a32:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	695a      	ldr	r2, [r3, #20]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0201 	bic.w	r2, r2, #1
 8004a42:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f7ff fd4b 	bl	80044e8 <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004a52:	2300      	movs	r3, #0
 8004a54:	e002      	b.n	8004a5c <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 8004a56:	2300      	movs	r3, #0
 8004a58:	e000      	b.n	8004a5c <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 8004a5a:	2302      	movs	r3, #2
  }
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8004a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a68:	b0c6      	sub	sp, #280	@ 0x118
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8004a76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68d9      	ldr	r1, [r3, #12]
 8004a7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	f021 030c 	bic.w	r3, r1, #12
 8004a88:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8004a8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8004a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a9e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8004aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aa6:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8004aa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aac:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8004aae:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8004ab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	431a      	orrs	r2, r3
 8004ab8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004abc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004aca:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8004ace:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad8:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8004ada:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8004ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aea:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004aee:	f023 030c 	bic.w	r3, r3, #12
 8004af2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8004af6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	431a      	orrs	r2, r3
 8004b04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b16:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8004b1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b24:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8004b26:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6959      	ldr	r1, [r3, #20]
 8004b2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 8004b38:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8004b3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	4b8b      	ldr	r3, [pc, #556]	@ (8004d70 <USART_SetConfig+0x30c>)
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d006      	beq.n	8004b54 <USART_SetConfig+0xf0>
 8004b46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	4b89      	ldr	r3, [pc, #548]	@ (8004d74 <USART_SetConfig+0x310>)
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	f040 8114 	bne.w	8004d7c <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b54:	f7fe fbb8 	bl	80032c8 <HAL_RCC_GetPCLK2Freq>
 8004b58:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8004b5c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004b60:	2200      	movs	r2, #0
 8004b62:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004b66:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8004b6a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8004b6e:	4622      	mov	r2, r4
 8004b70:	462b      	mov	r3, r5
 8004b72:	1891      	adds	r1, r2, r2
 8004b74:	6739      	str	r1, [r7, #112]	@ 0x70
 8004b76:	415b      	adcs	r3, r3
 8004b78:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b7a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004b7e:	4621      	mov	r1, r4
 8004b80:	eb12 0801 	adds.w	r8, r2, r1
 8004b84:	4629      	mov	r1, r5
 8004b86:	eb43 0901 	adc.w	r9, r3, r1
 8004b8a:	f04f 0200 	mov.w	r2, #0
 8004b8e:	f04f 0300 	mov.w	r3, #0
 8004b92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b9e:	4690      	mov	r8, r2
 8004ba0:	4699      	mov	r9, r3
 8004ba2:	4623      	mov	r3, r4
 8004ba4:	eb18 0303 	adds.w	r3, r8, r3
 8004ba8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004bac:	462b      	mov	r3, r5
 8004bae:	eb49 0303 	adc.w	r3, r9, r3
 8004bb2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004bb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004bc2:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8004bc6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004bca:	460b      	mov	r3, r1
 8004bcc:	18db      	adds	r3, r3, r3
 8004bce:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	eb42 0303 	adc.w	r3, r2, r3
 8004bd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004bd8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8004bdc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8004be0:	f7fb faf2 	bl	80001c8 <__aeabi_uldivmod>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	4b63      	ldr	r3, [pc, #396]	@ (8004d78 <USART_SetConfig+0x314>)
 8004bea:	fba3 2302 	umull	r2, r3, r3, r2
 8004bee:	095b      	lsrs	r3, r3, #5
 8004bf0:	011c      	lsls	r4, r3, #4
 8004bf2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004bfc:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004c00:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8004c04:	4642      	mov	r2, r8
 8004c06:	464b      	mov	r3, r9
 8004c08:	1891      	adds	r1, r2, r2
 8004c0a:	6639      	str	r1, [r7, #96]	@ 0x60
 8004c0c:	415b      	adcs	r3, r3
 8004c0e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c10:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004c14:	4641      	mov	r1, r8
 8004c16:	1851      	adds	r1, r2, r1
 8004c18:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004c1a:	4649      	mov	r1, r9
 8004c1c:	414b      	adcs	r3, r1
 8004c1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c20:	f04f 0200 	mov.w	r2, #0
 8004c24:	f04f 0300 	mov.w	r3, #0
 8004c28:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8004c2c:	4659      	mov	r1, fp
 8004c2e:	00cb      	lsls	r3, r1, #3
 8004c30:	4651      	mov	r1, sl
 8004c32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c36:	4651      	mov	r1, sl
 8004c38:	00ca      	lsls	r2, r1, #3
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	4642      	mov	r2, r8
 8004c42:	189b      	adds	r3, r3, r2
 8004c44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004c48:	464b      	mov	r3, r9
 8004c4a:	460a      	mov	r2, r1
 8004c4c:	eb42 0303 	adc.w	r3, r2, r3
 8004c50:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004c54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004c60:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004c64:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004c68:	460b      	mov	r3, r1
 8004c6a:	18db      	adds	r3, r3, r3
 8004c6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c6e:	4613      	mov	r3, r2
 8004c70:	eb42 0303 	adc.w	r3, r2, r3
 8004c74:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c76:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004c7a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004c7e:	f7fb faa3 	bl	80001c8 <__aeabi_uldivmod>
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4611      	mov	r1, r2
 8004c88:	4b3b      	ldr	r3, [pc, #236]	@ (8004d78 <USART_SetConfig+0x314>)
 8004c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c8e:	095b      	lsrs	r3, r3, #5
 8004c90:	2264      	movs	r2, #100	@ 0x64
 8004c92:	fb02 f303 	mul.w	r3, r2, r3
 8004c96:	1acb      	subs	r3, r1, r3
 8004c98:	00db      	lsls	r3, r3, #3
 8004c9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c9e:	4b36      	ldr	r3, [pc, #216]	@ (8004d78 <USART_SetConfig+0x314>)
 8004ca0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ca4:	095b      	lsrs	r3, r3, #5
 8004ca6:	005b      	lsls	r3, r3, #1
 8004ca8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004cac:	441c      	add	r4, r3
 8004cae:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cb8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004cbc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004cc0:	4642      	mov	r2, r8
 8004cc2:	464b      	mov	r3, r9
 8004cc4:	1891      	adds	r1, r2, r2
 8004cc6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004cc8:	415b      	adcs	r3, r3
 8004cca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ccc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004cd0:	4641      	mov	r1, r8
 8004cd2:	1851      	adds	r1, r2, r1
 8004cd4:	6439      	str	r1, [r7, #64]	@ 0x40
 8004cd6:	4649      	mov	r1, r9
 8004cd8:	414b      	adcs	r3, r1
 8004cda:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cdc:	f04f 0200 	mov.w	r2, #0
 8004ce0:	f04f 0300 	mov.w	r3, #0
 8004ce4:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8004ce8:	4659      	mov	r1, fp
 8004cea:	00cb      	lsls	r3, r1, #3
 8004cec:	4651      	mov	r1, sl
 8004cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cf2:	4651      	mov	r1, sl
 8004cf4:	00ca      	lsls	r2, r1, #3
 8004cf6:	4610      	mov	r0, r2
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	4642      	mov	r2, r8
 8004cfe:	189b      	adds	r3, r3, r2
 8004d00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d04:	464b      	mov	r3, r9
 8004d06:	460a      	mov	r2, r1
 8004d08:	eb42 0303 	adc.w	r3, r2, r3
 8004d0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004d20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004d24:	460b      	mov	r3, r1
 8004d26:	18db      	adds	r3, r3, r3
 8004d28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	eb42 0303 	adc.w	r3, r2, r3
 8004d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d32:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004d36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004d3a:	f7fb fa45 	bl	80001c8 <__aeabi_uldivmod>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4b0d      	ldr	r3, [pc, #52]	@ (8004d78 <USART_SetConfig+0x314>)
 8004d44:	fba3 1302 	umull	r1, r3, r3, r2
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	2164      	movs	r1, #100	@ 0x64
 8004d4c:	fb01 f303 	mul.w	r3, r1, r3
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	00db      	lsls	r3, r3, #3
 8004d54:	3332      	adds	r3, #50	@ 0x32
 8004d56:	4a08      	ldr	r2, [pc, #32]	@ (8004d78 <USART_SetConfig+0x314>)
 8004d58:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5c:	095b      	lsrs	r3, r3, #5
 8004d5e:	f003 0207 	and.w	r2, r3, #7
 8004d62:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4422      	add	r2, r4
 8004d6a:	609a      	str	r2, [r3, #8]
 8004d6c:	e109      	b.n	8004f82 <USART_SetConfig+0x51e>
 8004d6e:	bf00      	nop
 8004d70:	40011000 	.word	0x40011000
 8004d74:	40011400 	.word	0x40011400
 8004d78:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d7c:	f7fe fa90 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8004d80:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8004d84:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d8e:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004d92:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004d96:	4642      	mov	r2, r8
 8004d98:	464b      	mov	r3, r9
 8004d9a:	1891      	adds	r1, r2, r2
 8004d9c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004d9e:	415b      	adcs	r3, r3
 8004da0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004da2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004da6:	4641      	mov	r1, r8
 8004da8:	1854      	adds	r4, r2, r1
 8004daa:	4649      	mov	r1, r9
 8004dac:	eb43 0501 	adc.w	r5, r3, r1
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
 8004db8:	00eb      	lsls	r3, r5, #3
 8004dba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dbe:	00e2      	lsls	r2, r4, #3
 8004dc0:	4614      	mov	r4, r2
 8004dc2:	461d      	mov	r5, r3
 8004dc4:	4643      	mov	r3, r8
 8004dc6:	18e3      	adds	r3, r4, r3
 8004dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004dcc:	464b      	mov	r3, r9
 8004dce:	eb45 0303 	adc.w	r3, r5, r3
 8004dd2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004dd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004de2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004de6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004dea:	460b      	mov	r3, r1
 8004dec:	18db      	adds	r3, r3, r3
 8004dee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004df0:	4613      	mov	r3, r2
 8004df2:	eb42 0303 	adc.w	r3, r2, r3
 8004df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004df8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004dfc:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e00:	f7fb f9e2 	bl	80001c8 <__aeabi_uldivmod>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	4b61      	ldr	r3, [pc, #388]	@ (8004f90 <USART_SetConfig+0x52c>)
 8004e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e0e:	095b      	lsrs	r3, r3, #5
 8004e10:	011c      	lsls	r4, r3, #4
 8004e12:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004e16:	2200      	movs	r2, #0
 8004e18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e1c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004e20:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004e24:	4642      	mov	r2, r8
 8004e26:	464b      	mov	r3, r9
 8004e28:	1891      	adds	r1, r2, r2
 8004e2a:	6239      	str	r1, [r7, #32]
 8004e2c:	415b      	adcs	r3, r3
 8004e2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e30:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e34:	4641      	mov	r1, r8
 8004e36:	eb12 0a01 	adds.w	sl, r2, r1
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	eb43 0b01 	adc.w	fp, r3, r1
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	f04f 0300 	mov.w	r3, #0
 8004e48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e54:	4692      	mov	sl, r2
 8004e56:	469b      	mov	fp, r3
 8004e58:	4643      	mov	r3, r8
 8004e5a:	eb1a 0303 	adds.w	r3, sl, r3
 8004e5e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004e62:	464b      	mov	r3, r9
 8004e64:	eb4b 0303 	adc.w	r3, fp, r3
 8004e68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004e6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004e78:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e7c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004e80:	460b      	mov	r3, r1
 8004e82:	18db      	adds	r3, r3, r3
 8004e84:	61bb      	str	r3, [r7, #24]
 8004e86:	4613      	mov	r3, r2
 8004e88:	eb42 0303 	adc.w	r3, r2, r3
 8004e8c:	61fb      	str	r3, [r7, #28]
 8004e8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e92:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004e96:	f7fb f997 	bl	80001c8 <__aeabi_uldivmod>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8004f90 <USART_SetConfig+0x52c>)
 8004ea2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ea6:	095b      	lsrs	r3, r3, #5
 8004ea8:	2264      	movs	r2, #100	@ 0x64
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	1acb      	subs	r3, r1, r3
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004eb6:	4b36      	ldr	r3, [pc, #216]	@ (8004f90 <USART_SetConfig+0x52c>)
 8004eb8:	fba3 2302 	umull	r2, r3, r3, r2
 8004ebc:	095b      	lsrs	r3, r3, #5
 8004ebe:	005b      	lsls	r3, r3, #1
 8004ec0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ec4:	441c      	add	r4, r3
 8004ec6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004ed0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004ed4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ed8:	4642      	mov	r2, r8
 8004eda:	464b      	mov	r3, r9
 8004edc:	1891      	adds	r1, r2, r2
 8004ede:	6139      	str	r1, [r7, #16]
 8004ee0:	415b      	adcs	r3, r3
 8004ee2:	617b      	str	r3, [r7, #20]
 8004ee4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004ee8:	4641      	mov	r1, r8
 8004eea:	1851      	adds	r1, r2, r1
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	4649      	mov	r1, r9
 8004ef0:	414b      	adcs	r3, r1
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	f04f 0300 	mov.w	r3, #0
 8004efc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004f00:	4659      	mov	r1, fp
 8004f02:	00cb      	lsls	r3, r1, #3
 8004f04:	4651      	mov	r1, sl
 8004f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f0a:	4651      	mov	r1, sl
 8004f0c:	00ca      	lsls	r2, r1, #3
 8004f0e:	4610      	mov	r0, r2
 8004f10:	4619      	mov	r1, r3
 8004f12:	4603      	mov	r3, r0
 8004f14:	4642      	mov	r2, r8
 8004f16:	189b      	adds	r3, r3, r2
 8004f18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f1c:	464b      	mov	r3, r9
 8004f1e:	460a      	mov	r2, r1
 8004f20:	eb42 0303 	adc.w	r3, r2, r3
 8004f24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f34:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004f38:	460b      	mov	r3, r1
 8004f3a:	18db      	adds	r3, r3, r3
 8004f3c:	603b      	str	r3, [r7, #0]
 8004f3e:	4613      	mov	r3, r2
 8004f40:	eb42 0303 	adc.w	r3, r2, r3
 8004f44:	607b      	str	r3, [r7, #4]
 8004f46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f4a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004f4e:	f7fb f93b 	bl	80001c8 <__aeabi_uldivmod>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4b0e      	ldr	r3, [pc, #56]	@ (8004f90 <USART_SetConfig+0x52c>)
 8004f58:	fba3 1302 	umull	r1, r3, r3, r2
 8004f5c:	095b      	lsrs	r3, r3, #5
 8004f5e:	2164      	movs	r1, #100	@ 0x64
 8004f60:	fb01 f303 	mul.w	r3, r1, r3
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	00db      	lsls	r3, r3, #3
 8004f68:	3332      	adds	r3, #50	@ 0x32
 8004f6a:	4a09      	ldr	r2, [pc, #36]	@ (8004f90 <USART_SetConfig+0x52c>)
 8004f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f70:	095b      	lsrs	r3, r3, #5
 8004f72:	f003 0207 	and.w	r2, r3, #7
 8004f76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4422      	add	r2, r4
 8004f7e:	609a      	str	r2, [r3, #8]
  }
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f8e:	bf00      	nop
 8004f90:	51eb851f 	.word	0x51eb851f

08004f94 <arm_rfft_32_fast_init_f32>:
 8004f94:	b150      	cbz	r0, 8004fac <arm_rfft_32_fast_init_f32+0x18>
 8004f96:	b510      	push	{r4, lr}
 8004f98:	2110      	movs	r1, #16
 8004f9a:	4604      	mov	r4, r0
 8004f9c:	f000 fe7c 	bl	8005c98 <arm_cfft_init_f32>
 8004fa0:	b918      	cbnz	r0, 8004faa <arm_rfft_32_fast_init_f32+0x16>
 8004fa2:	4b04      	ldr	r3, [pc, #16]	@ (8004fb4 <arm_rfft_32_fast_init_f32+0x20>)
 8004fa4:	6163      	str	r3, [r4, #20]
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	8222      	strh	r2, [r4, #16]
 8004faa:	bd10      	pop	{r4, pc}
 8004fac:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb0:	4770      	bx	lr
 8004fb2:	bf00      	nop
 8004fb4:	0801ee0c 	.word	0x0801ee0c

08004fb8 <arm_rfft_64_fast_init_f32>:
 8004fb8:	b150      	cbz	r0, 8004fd0 <arm_rfft_64_fast_init_f32+0x18>
 8004fba:	b510      	push	{r4, lr}
 8004fbc:	2120      	movs	r1, #32
 8004fbe:	4604      	mov	r4, r0
 8004fc0:	f000 fe6a 	bl	8005c98 <arm_cfft_init_f32>
 8004fc4:	b918      	cbnz	r0, 8004fce <arm_rfft_64_fast_init_f32+0x16>
 8004fc6:	4b04      	ldr	r3, [pc, #16]	@ (8004fd8 <arm_rfft_64_fast_init_f32+0x20>)
 8004fc8:	6163      	str	r3, [r4, #20]
 8004fca:	2240      	movs	r2, #64	@ 0x40
 8004fcc:	8222      	strh	r2, [r4, #16]
 8004fce:	bd10      	pop	{r4, pc}
 8004fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	0802368c 	.word	0x0802368c

08004fdc <arm_rfft_128_fast_init_f32>:
 8004fdc:	b150      	cbz	r0, 8004ff4 <arm_rfft_128_fast_init_f32+0x18>
 8004fde:	b510      	push	{r4, lr}
 8004fe0:	2140      	movs	r1, #64	@ 0x40
 8004fe2:	4604      	mov	r4, r0
 8004fe4:	f000 fe58 	bl	8005c98 <arm_cfft_init_f32>
 8004fe8:	b918      	cbnz	r0, 8004ff2 <arm_rfft_128_fast_init_f32+0x16>
 8004fea:	4b04      	ldr	r3, [pc, #16]	@ (8004ffc <arm_rfft_128_fast_init_f32+0x20>)
 8004fec:	6163      	str	r3, [r4, #20]
 8004fee:	2280      	movs	r2, #128	@ 0x80
 8004ff0:	8222      	strh	r2, [r4, #16]
 8004ff2:	bd10      	pop	{r4, pc}
 8004ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	0801c80c 	.word	0x0801c80c

08005000 <arm_rfft_256_fast_init_f32>:
 8005000:	b158      	cbz	r0, 800501a <arm_rfft_256_fast_init_f32+0x1a>
 8005002:	b510      	push	{r4, lr}
 8005004:	2180      	movs	r1, #128	@ 0x80
 8005006:	4604      	mov	r4, r0
 8005008:	f000 fe46 	bl	8005c98 <arm_cfft_init_f32>
 800500c:	b920      	cbnz	r0, 8005018 <arm_rfft_256_fast_init_f32+0x18>
 800500e:	4b04      	ldr	r3, [pc, #16]	@ (8005020 <arm_rfft_256_fast_init_f32+0x20>)
 8005010:	6163      	str	r3, [r4, #20]
 8005012:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005016:	8222      	strh	r2, [r4, #16]
 8005018:	bd10      	pop	{r4, pc}
 800501a:	f04f 30ff 	mov.w	r0, #4294967295
 800501e:	4770      	bx	lr
 8005020:	0801ea0c 	.word	0x0801ea0c

08005024 <arm_rfft_512_fast_init_f32>:
 8005024:	b160      	cbz	r0, 8005040 <arm_rfft_512_fast_init_f32+0x1c>
 8005026:	b510      	push	{r4, lr}
 8005028:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800502c:	4604      	mov	r4, r0
 800502e:	f000 fe33 	bl	8005c98 <arm_cfft_init_f32>
 8005032:	b920      	cbnz	r0, 800503e <arm_rfft_512_fast_init_f32+0x1a>
 8005034:	4b04      	ldr	r3, [pc, #16]	@ (8005048 <arm_rfft_512_fast_init_f32+0x24>)
 8005036:	6163      	str	r3, [r4, #20]
 8005038:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800503c:	8222      	strh	r2, [r4, #16]
 800503e:	bd10      	pop	{r4, pc}
 8005040:	f04f 30ff 	mov.w	r0, #4294967295
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	08022e8c 	.word	0x08022e8c

0800504c <arm_rfft_1024_fast_init_f32>:
 800504c:	b160      	cbz	r0, 8005068 <arm_rfft_1024_fast_init_f32+0x1c>
 800504e:	b510      	push	{r4, lr}
 8005050:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005054:	4604      	mov	r4, r0
 8005056:	f000 fe1f 	bl	8005c98 <arm_cfft_init_f32>
 800505a:	b920      	cbnz	r0, 8005066 <arm_rfft_1024_fast_init_f32+0x1a>
 800505c:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <arm_rfft_1024_fast_init_f32+0x24>)
 800505e:	6163      	str	r3, [r4, #20]
 8005060:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005064:	8222      	strh	r2, [r4, #16]
 8005066:	bd10      	pop	{r4, pc}
 8005068:	f04f 30ff 	mov.w	r0, #4294967295
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	0801b80c 	.word	0x0801b80c

08005074 <arm_rfft_2048_fast_init_f32>:
 8005074:	b160      	cbz	r0, 8005090 <arm_rfft_2048_fast_init_f32+0x1c>
 8005076:	b510      	push	{r4, lr}
 8005078:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800507c:	4604      	mov	r4, r0
 800507e:	f000 fe0b 	bl	8005c98 <arm_cfft_init_f32>
 8005082:	b920      	cbnz	r0, 800508e <arm_rfft_2048_fast_init_f32+0x1a>
 8005084:	4b04      	ldr	r3, [pc, #16]	@ (8005098 <arm_rfft_2048_fast_init_f32+0x24>)
 8005086:	6163      	str	r3, [r4, #20]
 8005088:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800508c:	8222      	strh	r2, [r4, #16]
 800508e:	bd10      	pop	{r4, pc}
 8005090:	f04f 30ff 	mov.w	r0, #4294967295
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	0801ca0c 	.word	0x0801ca0c

0800509c <arm_rfft_4096_fast_init_f32>:
 800509c:	b160      	cbz	r0, 80050b8 <arm_rfft_4096_fast_init_f32+0x1c>
 800509e:	b510      	push	{r4, lr}
 80050a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80050a4:	4604      	mov	r4, r0
 80050a6:	f000 fdf7 	bl	8005c98 <arm_cfft_init_f32>
 80050aa:	b920      	cbnz	r0, 80050b6 <arm_rfft_4096_fast_init_f32+0x1a>
 80050ac:	4b04      	ldr	r3, [pc, #16]	@ (80050c0 <arm_rfft_4096_fast_init_f32+0x24>)
 80050ae:	6163      	str	r3, [r4, #20]
 80050b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80050b4:	8222      	strh	r2, [r4, #16]
 80050b6:	bd10      	pop	{r4, pc}
 80050b8:	f04f 30ff 	mov.w	r0, #4294967295
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	0801ee8c 	.word	0x0801ee8c

080050c4 <arm_rfft_fast_init_f32>:
 80050c4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80050c8:	d024      	beq.n	8005114 <arm_rfft_fast_init_f32+0x50>
 80050ca:	d807      	bhi.n	80050dc <arm_rfft_fast_init_f32+0x18>
 80050cc:	2980      	cmp	r1, #128	@ 0x80
 80050ce:	d01c      	beq.n	800510a <arm_rfft_fast_init_f32+0x46>
 80050d0:	d90c      	bls.n	80050ec <arm_rfft_fast_init_f32+0x28>
 80050d2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80050d6:	d11a      	bne.n	800510e <arm_rfft_fast_init_f32+0x4a>
 80050d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005118 <arm_rfft_fast_init_f32+0x54>)
 80050da:	4718      	bx	r3
 80050dc:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80050e0:	d011      	beq.n	8005106 <arm_rfft_fast_init_f32+0x42>
 80050e2:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80050e6:	d107      	bne.n	80050f8 <arm_rfft_fast_init_f32+0x34>
 80050e8:	4b0c      	ldr	r3, [pc, #48]	@ (800511c <arm_rfft_fast_init_f32+0x58>)
 80050ea:	4718      	bx	r3
 80050ec:	2920      	cmp	r1, #32
 80050ee:	d008      	beq.n	8005102 <arm_rfft_fast_init_f32+0x3e>
 80050f0:	2940      	cmp	r1, #64	@ 0x40
 80050f2:	d10c      	bne.n	800510e <arm_rfft_fast_init_f32+0x4a>
 80050f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005120 <arm_rfft_fast_init_f32+0x5c>)
 80050f6:	e7f0      	b.n	80050da <arm_rfft_fast_init_f32+0x16>
 80050f8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80050fc:	d107      	bne.n	800510e <arm_rfft_fast_init_f32+0x4a>
 80050fe:	4b09      	ldr	r3, [pc, #36]	@ (8005124 <arm_rfft_fast_init_f32+0x60>)
 8005100:	e7eb      	b.n	80050da <arm_rfft_fast_init_f32+0x16>
 8005102:	4b09      	ldr	r3, [pc, #36]	@ (8005128 <arm_rfft_fast_init_f32+0x64>)
 8005104:	e7e9      	b.n	80050da <arm_rfft_fast_init_f32+0x16>
 8005106:	4b09      	ldr	r3, [pc, #36]	@ (800512c <arm_rfft_fast_init_f32+0x68>)
 8005108:	e7e7      	b.n	80050da <arm_rfft_fast_init_f32+0x16>
 800510a:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <arm_rfft_fast_init_f32+0x6c>)
 800510c:	e7e5      	b.n	80050da <arm_rfft_fast_init_f32+0x16>
 800510e:	f04f 30ff 	mov.w	r0, #4294967295
 8005112:	4770      	bx	lr
 8005114:	4b07      	ldr	r3, [pc, #28]	@ (8005134 <arm_rfft_fast_init_f32+0x70>)
 8005116:	e7e0      	b.n	80050da <arm_rfft_fast_init_f32+0x16>
 8005118:	08005001 	.word	0x08005001
 800511c:	0800509d 	.word	0x0800509d
 8005120:	08004fb9 	.word	0x08004fb9
 8005124:	0800504d 	.word	0x0800504d
 8005128:	08004f95 	.word	0x08004f95
 800512c:	08005075 	.word	0x08005075
 8005130:	08004fdd 	.word	0x08004fdd
 8005134:	08005025 	.word	0x08005025

08005138 <stage_rfft_f32>:
 8005138:	b410      	push	{r4}
 800513a:	edd1 7a00 	vldr	s15, [r1]
 800513e:	ed91 7a01 	vldr	s14, [r1, #4]
 8005142:	8804      	ldrh	r4, [r0, #0]
 8005144:	6940      	ldr	r0, [r0, #20]
 8005146:	ee37 7a07 	vadd.f32	s14, s14, s14
 800514a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800514e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8005152:	ee77 6a87 	vadd.f32	s13, s15, s14
 8005156:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800515a:	3c01      	subs	r4, #1
 800515c:	ee26 7a84 	vmul.f32	s14, s13, s8
 8005160:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005164:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8005168:	ed82 7a00 	vstr	s14, [r2]
 800516c:	edc2 7a01 	vstr	s15, [r2, #4]
 8005170:	3010      	adds	r0, #16
 8005172:	3210      	adds	r2, #16
 8005174:	3b08      	subs	r3, #8
 8005176:	3110      	adds	r1, #16
 8005178:	ed11 5a02 	vldr	s10, [r1, #-8]
 800517c:	ed93 7a02 	vldr	s14, [r3, #8]
 8005180:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005184:	edd3 4a03 	vldr	s9, [r3, #12]
 8005188:	ed51 7a01 	vldr	s15, [r1, #-4]
 800518c:	ed10 6a01 	vldr	s12, [r0, #-4]
 8005190:	ee77 5a45 	vsub.f32	s11, s14, s10
 8005194:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005198:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800519c:	ee34 5aa7 	vadd.f32	s10, s9, s15
 80051a0:	ee66 5a25 	vmul.f32	s11, s12, s11
 80051a4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80051a8:	ee37 7a23 	vadd.f32	s14, s14, s7
 80051ac:	ee66 6a85 	vmul.f32	s13, s13, s10
 80051b0:	ee26 6a05 	vmul.f32	s12, s12, s10
 80051b4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80051b8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80051bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80051c0:	ee27 7a04 	vmul.f32	s14, s14, s8
 80051c4:	ee67 7a84 	vmul.f32	s15, s15, s8
 80051c8:	3c01      	subs	r4, #1
 80051ca:	ed02 7a02 	vstr	s14, [r2, #-8]
 80051ce:	ed42 7a01 	vstr	s15, [r2, #-4]
 80051d2:	f1a3 0308 	sub.w	r3, r3, #8
 80051d6:	f101 0108 	add.w	r1, r1, #8
 80051da:	f100 0008 	add.w	r0, r0, #8
 80051de:	f102 0208 	add.w	r2, r2, #8
 80051e2:	d1c9      	bne.n	8005178 <stage_rfft_f32+0x40>
 80051e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop

080051ec <merge_rfft_f32>:
 80051ec:	b410      	push	{r4}
 80051ee:	edd1 7a00 	vldr	s15, [r1]
 80051f2:	edd1 6a01 	vldr	s13, [r1, #4]
 80051f6:	8804      	ldrh	r4, [r0, #0]
 80051f8:	6940      	ldr	r0, [r0, #20]
 80051fa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80051fe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005202:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8005206:	ee27 7a04 	vmul.f32	s14, s14, s8
 800520a:	ee67 7a84 	vmul.f32	s15, s15, s8
 800520e:	3c01      	subs	r4, #1
 8005210:	ed82 7a00 	vstr	s14, [r2]
 8005214:	edc2 7a01 	vstr	s15, [r2, #4]
 8005218:	b3dc      	cbz	r4, 8005292 <merge_rfft_f32+0xa6>
 800521a:	00e3      	lsls	r3, r4, #3
 800521c:	3b08      	subs	r3, #8
 800521e:	440b      	add	r3, r1
 8005220:	3010      	adds	r0, #16
 8005222:	3210      	adds	r2, #16
 8005224:	3110      	adds	r1, #16
 8005226:	ed11 5a02 	vldr	s10, [r1, #-8]
 800522a:	ed93 7a02 	vldr	s14, [r3, #8]
 800522e:	ed50 6a02 	vldr	s13, [r0, #-8]
 8005232:	edd3 4a03 	vldr	s9, [r3, #12]
 8005236:	ed51 7a01 	vldr	s15, [r1, #-4]
 800523a:	ed10 6a01 	vldr	s12, [r0, #-4]
 800523e:	ee75 5a47 	vsub.f32	s11, s10, s14
 8005242:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005246:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800524a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800524e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8005252:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005256:	ee37 7a63 	vsub.f32	s14, s14, s7
 800525a:	ee66 6a85 	vmul.f32	s13, s13, s10
 800525e:	ee26 6a05 	vmul.f32	s12, s12, s10
 8005262:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005266:	ee37 7a46 	vsub.f32	s14, s14, s12
 800526a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800526e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005272:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005276:	3c01      	subs	r4, #1
 8005278:	ed02 7a02 	vstr	s14, [r2, #-8]
 800527c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005280:	f1a3 0308 	sub.w	r3, r3, #8
 8005284:	f101 0108 	add.w	r1, r1, #8
 8005288:	f100 0008 	add.w	r0, r0, #8
 800528c:	f102 0208 	add.w	r2, r2, #8
 8005290:	d1c9      	bne.n	8005226 <merge_rfft_f32+0x3a>
 8005292:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005296:	4770      	bx	lr

08005298 <arm_rfft_fast_f32>:
 8005298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800529c:	461c      	mov	r4, r3
 800529e:	4605      	mov	r5, r0
 80052a0:	4616      	mov	r6, r2
 80052a2:	b14b      	cbz	r3, 80052b8 <arm_rfft_fast_f32+0x20>
 80052a4:	f7ff ffa2 	bl	80051ec <merge_rfft_f32>
 80052a8:	4622      	mov	r2, r4
 80052aa:	4631      	mov	r1, r6
 80052ac:	4628      	mov	r0, r5
 80052ae:	2301      	movs	r3, #1
 80052b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052b4:	f000 bb34 	b.w	8005920 <arm_cfft_f32>
 80052b8:	460f      	mov	r7, r1
 80052ba:	461a      	mov	r2, r3
 80052bc:	2301      	movs	r3, #1
 80052be:	f000 fb2f 	bl	8005920 <arm_cfft_f32>
 80052c2:	4632      	mov	r2, r6
 80052c4:	4639      	mov	r1, r7
 80052c6:	4628      	mov	r0, r5
 80052c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80052cc:	f7ff bf34 	b.w	8005138 <stage_rfft_f32>

080052d0 <arm_cfft_radix8by2_f32>:
 80052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052d4:	ed2d 8b08 	vpush	{d8-d11}
 80052d8:	f8b0 c000 	ldrh.w	ip, [r0]
 80052dc:	6842      	ldr	r2, [r0, #4]
 80052de:	4607      	mov	r7, r0
 80052e0:	4608      	mov	r0, r1
 80052e2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80052e6:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80052ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80052ee:	b082      	sub	sp, #8
 80052f0:	f000 80b0 	beq.w	8005454 <arm_cfft_radix8by2_f32+0x184>
 80052f4:	008c      	lsls	r4, r1, #2
 80052f6:	3410      	adds	r4, #16
 80052f8:	f100 0310 	add.w	r3, r0, #16
 80052fc:	1906      	adds	r6, r0, r4
 80052fe:	3210      	adds	r2, #16
 8005300:	4444      	add	r4, r8
 8005302:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005306:	f108 0510 	add.w	r5, r8, #16
 800530a:	ed15 2a04 	vldr	s4, [r5, #-16]
 800530e:	ed55 2a03 	vldr	s5, [r5, #-12]
 8005312:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005316:	ed14 4a03 	vldr	s8, [r4, #-12]
 800531a:	ed14 6a02 	vldr	s12, [r4, #-8]
 800531e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005322:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005326:	ed15 0a02 	vldr	s0, [r5, #-8]
 800532a:	ed55 0a01 	vldr	s1, [r5, #-4]
 800532e:	ed56 6a04 	vldr	s13, [r6, #-16]
 8005332:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005336:	ed13 7a03 	vldr	s14, [r3, #-12]
 800533a:	ed13 5a02 	vldr	s10, [r3, #-8]
 800533e:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005342:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005346:	ed56 1a01 	vldr	s3, [r6, #-4]
 800534a:	ee73 ba82 	vadd.f32	s23, s7, s4
 800534e:	ee37 ba22 	vadd.f32	s22, s14, s5
 8005352:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005356:	ee33 9a04 	vadd.f32	s18, s6, s8
 800535a:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800535e:	ee75 aa00 	vadd.f32	s21, s10, s0
 8005362:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8005366:	ee71 8a06 	vadd.f32	s17, s2, s12
 800536a:	ed43 ba04 	vstr	s23, [r3, #-16]
 800536e:	ed03 ba03 	vstr	s22, [r3, #-12]
 8005372:	ed43 aa02 	vstr	s21, [r3, #-8]
 8005376:	ed03 aa01 	vstr	s20, [r3, #-4]
 800537a:	ed06 8a01 	vstr	s16, [r6, #-4]
 800537e:	ed46 9a04 	vstr	s19, [r6, #-16]
 8005382:	ed06 9a03 	vstr	s18, [r6, #-12]
 8005386:	ed46 8a02 	vstr	s17, [r6, #-8]
 800538a:	ee37 7a62 	vsub.f32	s14, s14, s5
 800538e:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8005392:	ee34 4a43 	vsub.f32	s8, s8, s6
 8005396:	ed52 6a03 	vldr	s13, [r2, #-12]
 800539a:	ed12 3a04 	vldr	s6, [r2, #-16]
 800539e:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80053a2:	ee27 8a26 	vmul.f32	s16, s14, s13
 80053a6:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80053aa:	ee23 2a83 	vmul.f32	s4, s7, s6
 80053ae:	ee64 4a83 	vmul.f32	s9, s9, s6
 80053b2:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80053b6:	ee27 7a03 	vmul.f32	s14, s14, s6
 80053ba:	ee64 6a26 	vmul.f32	s13, s8, s13
 80053be:	ee24 4a03 	vmul.f32	s8, s8, s6
 80053c2:	ee37 7a63 	vsub.f32	s14, s14, s7
 80053c6:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80053ca:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80053ce:	ee32 3a08 	vadd.f32	s6, s4, s16
 80053d2:	ed05 7a03 	vstr	s14, [r5, #-12]
 80053d6:	ed05 3a04 	vstr	s6, [r5, #-16]
 80053da:	ed04 4a04 	vstr	s8, [r4, #-16]
 80053de:	ed44 6a03 	vstr	s13, [r4, #-12]
 80053e2:	ed12 7a01 	vldr	s14, [r2, #-4]
 80053e6:	ee76 6a41 	vsub.f32	s13, s12, s2
 80053ea:	ee35 5a40 	vsub.f32	s10, s10, s0
 80053ee:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80053f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80053f6:	ed52 5a02 	vldr	s11, [r2, #-8]
 80053fa:	ee67 3a87 	vmul.f32	s7, s15, s14
 80053fe:	ee66 4a87 	vmul.f32	s9, s13, s14
 8005402:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005406:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800540a:	ee25 5a07 	vmul.f32	s10, s10, s14
 800540e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005412:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005416:	ee26 6a25 	vmul.f32	s12, s12, s11
 800541a:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800541e:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005422:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005426:	ee37 7a26 	vadd.f32	s14, s14, s13
 800542a:	3310      	adds	r3, #16
 800542c:	4563      	cmp	r3, ip
 800542e:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005432:	f106 0610 	add.w	r6, r6, #16
 8005436:	ed45 7a01 	vstr	s15, [r5, #-4]
 800543a:	f102 0210 	add.w	r2, r2, #16
 800543e:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005442:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005446:	f105 0510 	add.w	r5, r5, #16
 800544a:	f104 0410 	add.w	r4, r4, #16
 800544e:	f47f af5c 	bne.w	800530a <arm_cfft_radix8by2_f32+0x3a>
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	b289      	uxth	r1, r1
 8005456:	2302      	movs	r3, #2
 8005458:	9101      	str	r1, [sp, #4]
 800545a:	f000 fc6f 	bl	8005d3c <arm_radix8_butterfly_f32>
 800545e:	9901      	ldr	r1, [sp, #4]
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	4640      	mov	r0, r8
 8005464:	2302      	movs	r3, #2
 8005466:	b002      	add	sp, #8
 8005468:	ecbd 8b08 	vpop	{d8-d11}
 800546c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005470:	f000 bc64 	b.w	8005d3c <arm_radix8_butterfly_f32>

08005474 <arm_cfft_radix8by4_f32>:
 8005474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005478:	ed2d 8b0a 	vpush	{d8-d12}
 800547c:	8803      	ldrh	r3, [r0, #0]
 800547e:	6842      	ldr	r2, [r0, #4]
 8005480:	b08d      	sub	sp, #52	@ 0x34
 8005482:	085b      	lsrs	r3, r3, #1
 8005484:	900a      	str	r0, [sp, #40]	@ 0x28
 8005486:	4608      	mov	r0, r1
 8005488:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800548c:	edd1 5a00 	vldr	s11, [r1]
 8005490:	edd0 7a00 	vldr	s15, [r0]
 8005494:	edd1 3a01 	vldr	s7, [r1, #4]
 8005498:	ed90 5a01 	vldr	s10, [r0, #4]
 800549c:	9108      	str	r1, [sp, #32]
 800549e:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 80054a2:	ed96 7a00 	vldr	s14, [r6]
 80054a6:	ed96 4a01 	vldr	s8, [r6, #4]
 80054aa:	9607      	str	r6, [sp, #28]
 80054ac:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80054b0:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 80054b4:	edd8 4a00 	vldr	s9, [r8]
 80054b8:	ed98 3a01 	vldr	s6, [r8, #4]
 80054bc:	ee77 6a06 	vadd.f32	s13, s14, s12
 80054c0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80054c4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80054c8:	4604      	mov	r4, r0
 80054ca:	edc0 6a00 	vstr	s13, [r0]
 80054ce:	edd6 5a01 	vldr	s11, [r6, #4]
 80054d2:	edd8 2a01 	vldr	s5, [r8, #4]
 80054d6:	ee75 6a23 	vadd.f32	s13, s10, s7
 80054da:	ee35 5a63 	vsub.f32	s10, s10, s7
 80054de:	ee36 6a47 	vsub.f32	s12, s12, s14
 80054e2:	ee74 3a27 	vadd.f32	s7, s8, s15
 80054e6:	ee76 5aa5 	vadd.f32	s11, s13, s11
 80054ea:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80054ee:	ee76 6ac4 	vsub.f32	s13, s13, s8
 80054f2:	3408      	adds	r4, #8
 80054f4:	ee35 4a47 	vsub.f32	s8, s10, s14
 80054f8:	460d      	mov	r5, r1
 80054fa:	ee37 7a05 	vadd.f32	s14, s14, s10
 80054fe:	4637      	mov	r7, r6
 8005500:	9402      	str	r4, [sp, #8]
 8005502:	3708      	adds	r7, #8
 8005504:	460c      	mov	r4, r1
 8005506:	3508      	adds	r5, #8
 8005508:	0859      	lsrs	r1, r3, #1
 800550a:	9109      	str	r1, [sp, #36]	@ 0x24
 800550c:	9706      	str	r7, [sp, #24]
 800550e:	9505      	str	r5, [sp, #20]
 8005510:	f102 0708 	add.w	r7, r2, #8
 8005514:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005518:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800551c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005520:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8005524:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005528:	ee34 5a24 	vadd.f32	s10, s8, s9
 800552c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005530:	3902      	subs	r1, #2
 8005532:	4645      	mov	r5, r8
 8005534:	9701      	str	r7, [sp, #4]
 8005536:	f102 0c18 	add.w	ip, r2, #24
 800553a:	f102 0710 	add.w	r7, r2, #16
 800553e:	3508      	adds	r5, #8
 8005540:	0849      	lsrs	r1, r1, #1
 8005542:	edc0 5a01 	vstr	s11, [r0, #4]
 8005546:	9703      	str	r7, [sp, #12]
 8005548:	edc6 3a00 	vstr	s7, [r6]
 800554c:	ed86 5a01 	vstr	s10, [r6, #4]
 8005550:	f8cd c000 	str.w	ip, [sp]
 8005554:	ed84 6a00 	vstr	s12, [r4]
 8005558:	edc4 6a01 	vstr	s13, [r4, #4]
 800555c:	9504      	str	r5, [sp, #16]
 800555e:	edc8 7a00 	vstr	s15, [r8]
 8005562:	ed88 7a01 	vstr	s14, [r8, #4]
 8005566:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005568:	f000 8138 	beq.w	80057dc <arm_cfft_radix8by4_f32+0x368>
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	3b0c      	subs	r3, #12
 8005570:	f1a6 0c0c 	sub.w	ip, r6, #12
 8005574:	f106 0510 	add.w	r5, r6, #16
 8005578:	4626      	mov	r6, r4
 800557a:	46bb      	mov	fp, r7
 800557c:	f102 0a20 	add.w	sl, r2, #32
 8005580:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8005584:	f106 0710 	add.w	r7, r6, #16
 8005588:	4443      	add	r3, r8
 800558a:	f100 0e10 	add.w	lr, r0, #16
 800558e:	3c0c      	subs	r4, #12
 8005590:	f1a8 060c 	sub.w	r6, r8, #12
 8005594:	f108 0210 	add.w	r2, r8, #16
 8005598:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800559c:	ed57 5a02 	vldr	s11, [r7, #-8]
 80055a0:	ed55 7a02 	vldr	s15, [r5, #-8]
 80055a4:	ed52 1a02 	vldr	s3, [r2, #-8]
 80055a8:	ed57 6a01 	vldr	s13, [r7, #-4]
 80055ac:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80055b0:	ed12 1a01 	vldr	s2, [r2, #-4]
 80055b4:	ed15 8a01 	vldr	s16, [r5, #-4]
 80055b8:	ee35 4a25 	vadd.f32	s8, s10, s11
 80055bc:	ee30 6a26 	vadd.f32	s12, s0, s13
 80055c0:	ee37 7a84 	vadd.f32	s14, s15, s8
 80055c4:	ee30 0a66 	vsub.f32	s0, s0, s13
 80055c8:	ee37 7a21 	vadd.f32	s14, s14, s3
 80055cc:	ee75 5a65 	vsub.f32	s11, s10, s11
 80055d0:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80055d4:	ed15 7a01 	vldr	s14, [r5, #-4]
 80055d8:	ed52 6a01 	vldr	s13, [r2, #-4]
 80055dc:	ee36 7a07 	vadd.f32	s14, s12, s14
 80055e0:	ee78 aa25 	vadd.f32	s21, s16, s11
 80055e4:	ee37 7a26 	vadd.f32	s14, s14, s13
 80055e8:	ee70 3a67 	vsub.f32	s7, s0, s15
 80055ec:	ed0e 7a01 	vstr	s14, [lr, #-4]
 80055f0:	ed96 7a02 	vldr	s14, [r6, #8]
 80055f4:	ed9c 2a02 	vldr	s4, [ip, #8]
 80055f8:	ed94 ba02 	vldr	s22, [r4, #8]
 80055fc:	edd3 9a02 	vldr	s19, [r3, #8]
 8005600:	edd6 2a01 	vldr	s5, [r6, #4]
 8005604:	ed9c 9a01 	vldr	s18, [ip, #4]
 8005608:	ed93 5a01 	vldr	s10, [r3, #4]
 800560c:	edd4 0a01 	vldr	s1, [r4, #4]
 8005610:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005614:	ee32 2a47 	vsub.f32	s4, s4, s14
 8005618:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800561c:	ee79 4a22 	vadd.f32	s9, s18, s5
 8005620:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005624:	ee79 2a62 	vsub.f32	s5, s18, s5
 8005628:	ed8c 7a02 	vstr	s14, [ip, #8]
 800562c:	ed94 7a01 	vldr	s14, [r4, #4]
 8005630:	edd3 8a01 	vldr	s17, [r3, #4]
 8005634:	ee34 7a87 	vadd.f32	s14, s9, s14
 8005638:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800563c:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005640:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005644:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005648:	ed1b 7a01 	vldr	s14, [fp, #-4]
 800564c:	ed1b aa02 	vldr	s20, [fp, #-8]
 8005650:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005654:	ee39 9a05 	vadd.f32	s18, s18, s10
 8005658:	ee7a aac1 	vsub.f32	s21, s21, s2
 800565c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005660:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8005664:	ee69 ba07 	vmul.f32	s23, s18, s14
 8005668:	ee6a aa87 	vmul.f32	s21, s21, s14
 800566c:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8005670:	ee63 ca87 	vmul.f32	s25, s7, s14
 8005674:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8005678:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800567c:	ee68 8a87 	vmul.f32	s17, s17, s14
 8005680:	ee73 3aea 	vsub.f32	s7, s7, s21
 8005684:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005688:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800568c:	ee3b aaca 	vsub.f32	s20, s23, s20
 8005690:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005694:	ee76 6acb 	vsub.f32	s13, s13, s22
 8005698:	ee36 6a48 	vsub.f32	s12, s12, s16
 800569c:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80056a0:	ed05 7a02 	vstr	s14, [r5, #-8]
 80056a4:	ed45 3a01 	vstr	s7, [r5, #-4]
 80056a8:	edc4 8a01 	vstr	s17, [r4, #4]
 80056ac:	ed84 aa02 	vstr	s20, [r4, #8]
 80056b0:	ed5a 3a04 	vldr	s7, [sl, #-16]
 80056b4:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80056b8:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80056bc:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80056c0:	ee34 4a61 	vsub.f32	s8, s8, s3
 80056c4:	ee36 6a41 	vsub.f32	s12, s12, s2
 80056c8:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80056cc:	ee66 9a26 	vmul.f32	s19, s12, s13
 80056d0:	ee24 9a23 	vmul.f32	s18, s8, s7
 80056d4:	ee26 6a23 	vmul.f32	s12, s12, s7
 80056d8:	ee24 4a26 	vmul.f32	s8, s8, s13
 80056dc:	ee27 7a26 	vmul.f32	s14, s14, s13
 80056e0:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80056e4:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80056e8:	ee36 6a44 	vsub.f32	s12, s12, s8
 80056ec:	ee37 7a64 	vsub.f32	s14, s14, s9
 80056f0:	ee38 4ae6 	vsub.f32	s8, s17, s13
 80056f4:	ee79 3a29 	vadd.f32	s7, s18, s19
 80056f8:	ee75 6a60 	vsub.f32	s13, s10, s1
 80056fc:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8005700:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005704:	ed47 3a02 	vstr	s7, [r7, #-8]
 8005708:	ed07 6a01 	vstr	s12, [r7, #-4]
 800570c:	ed86 7a01 	vstr	s14, [r6, #4]
 8005710:	ed86 4a02 	vstr	s8, [r6, #8]
 8005714:	ee35 6a81 	vadd.f32	s12, s11, s2
 8005718:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800571c:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 8005720:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 8005724:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005728:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800572c:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005730:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005734:	ee26 5a25 	vmul.f32	s10, s12, s11
 8005738:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800573c:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005740:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005744:	ee63 6a26 	vmul.f32	s13, s6, s13
 8005748:	ee23 3a25 	vmul.f32	s6, s6, s11
 800574c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005750:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005754:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8005758:	ee36 7a87 	vadd.f32	s14, s13, s14
 800575c:	3901      	subs	r1, #1
 800575e:	ed42 5a02 	vstr	s11, [r2, #-8]
 8005762:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005766:	f10e 0e08 	add.w	lr, lr, #8
 800576a:	ed83 3a02 	vstr	s6, [r3, #8]
 800576e:	ed83 7a01 	vstr	s14, [r3, #4]
 8005772:	f1ac 0c08 	sub.w	ip, ip, #8
 8005776:	f10b 0b08 	add.w	fp, fp, #8
 800577a:	f105 0508 	add.w	r5, r5, #8
 800577e:	f1a4 0408 	sub.w	r4, r4, #8
 8005782:	f10a 0a10 	add.w	sl, sl, #16
 8005786:	f107 0708 	add.w	r7, r7, #8
 800578a:	f1a6 0608 	sub.w	r6, r6, #8
 800578e:	f109 0918 	add.w	r9, r9, #24
 8005792:	f102 0208 	add.w	r2, r2, #8
 8005796:	f1a3 0308 	sub.w	r3, r3, #8
 800579a:	f47f aefd 	bne.w	8005598 <arm_cfft_radix8by4_f32+0x124>
 800579e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80057a0:	9902      	ldr	r1, [sp, #8]
 80057a2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80057a6:	9102      	str	r1, [sp, #8]
 80057a8:	9901      	ldr	r1, [sp, #4]
 80057aa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80057ae:	9101      	str	r1, [sp, #4]
 80057b0:	9906      	ldr	r1, [sp, #24]
 80057b2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80057b6:	9106      	str	r1, [sp, #24]
 80057b8:	9903      	ldr	r1, [sp, #12]
 80057ba:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 80057be:	9103      	str	r1, [sp, #12]
 80057c0:	9905      	ldr	r1, [sp, #20]
 80057c2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80057c6:	9105      	str	r1, [sp, #20]
 80057c8:	9904      	ldr	r1, [sp, #16]
 80057ca:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80057ce:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80057d2:	9204      	str	r2, [sp, #16]
 80057d4:	9a00      	ldr	r2, [sp, #0]
 80057d6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	9902      	ldr	r1, [sp, #8]
 80057de:	9d05      	ldr	r5, [sp, #20]
 80057e0:	ed91 4a00 	vldr	s8, [r1]
 80057e4:	edd5 6a00 	vldr	s13, [r5]
 80057e8:	9b06      	ldr	r3, [sp, #24]
 80057ea:	9c04      	ldr	r4, [sp, #16]
 80057ec:	edd3 7a00 	vldr	s15, [r3]
 80057f0:	ed94 3a00 	vldr	s6, [r4]
 80057f4:	edd5 4a01 	vldr	s9, [r5, #4]
 80057f8:	edd1 3a01 	vldr	s7, [r1, #4]
 80057fc:	ed94 2a01 	vldr	s4, [r4, #4]
 8005800:	ed93 7a01 	vldr	s14, [r3, #4]
 8005804:	9a01      	ldr	r2, [sp, #4]
 8005806:	ee34 6a26 	vadd.f32	s12, s8, s13
 800580a:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800580e:	ee37 5a86 	vadd.f32	s10, s15, s12
 8005812:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005816:	ee35 5a03 	vadd.f32	s10, s10, s6
 800581a:	ee74 6a66 	vsub.f32	s13, s8, s13
 800581e:	ed81 5a00 	vstr	s10, [r1]
 8005822:	ed93 5a01 	vldr	s10, [r3, #4]
 8005826:	edd4 4a01 	vldr	s9, [r4, #4]
 800582a:	ee35 5a85 	vadd.f32	s10, s11, s10
 800582e:	ee37 4a26 	vadd.f32	s8, s14, s13
 8005832:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005836:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800583a:	ed81 5a01 	vstr	s10, [r1, #4]
 800583e:	edd2 1a00 	vldr	s3, [r2]
 8005842:	edd2 2a01 	vldr	s5, [r2, #4]
 8005846:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800584a:	ee34 5a83 	vadd.f32	s10, s9, s6
 800584e:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005852:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005856:	ee64 4a21 	vmul.f32	s9, s8, s3
 800585a:	ee24 4a22 	vmul.f32	s8, s8, s5
 800585e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005862:	ee25 5a21 	vmul.f32	s10, s10, s3
 8005866:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800586a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800586e:	edc3 2a00 	vstr	s5, [r3]
 8005872:	ed83 5a01 	vstr	s10, [r3, #4]
 8005876:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800587a:	9b03      	ldr	r3, [sp, #12]
 800587c:	ee36 6a43 	vsub.f32	s12, s12, s6
 8005880:	ed93 4a01 	vldr	s8, [r3, #4]
 8005884:	ed93 5a00 	vldr	s10, [r3]
 8005888:	9b00      	ldr	r3, [sp, #0]
 800588a:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800588e:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005892:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005896:	ee26 6a04 	vmul.f32	s12, s12, s8
 800589a:	ee65 5a84 	vmul.f32	s11, s11, s8
 800589e:	ee35 6a46 	vsub.f32	s12, s10, s12
 80058a2:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80058a6:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80058aa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80058ae:	ed85 6a01 	vstr	s12, [r5, #4]
 80058b2:	edc5 5a00 	vstr	s11, [r5]
 80058b6:	edd3 5a01 	vldr	s11, [r3, #4]
 80058ba:	edd3 6a00 	vldr	s13, [r3]
 80058be:	ee37 7a02 	vadd.f32	s14, s14, s4
 80058c2:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80058c6:	ee27 6a26 	vmul.f32	s12, s14, s13
 80058ca:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80058ce:	ee27 7a25 	vmul.f32	s14, s14, s11
 80058d2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80058d6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80058da:	ee76 7a27 	vadd.f32	s15, s12, s15
 80058de:	ed84 7a01 	vstr	s14, [r4, #4]
 80058e2:	edc4 7a00 	vstr	s15, [r4]
 80058e6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80058e8:	9100      	str	r1, [sp, #0]
 80058ea:	6862      	ldr	r2, [r4, #4]
 80058ec:	2304      	movs	r3, #4
 80058ee:	f000 fa25 	bl	8005d3c <arm_radix8_butterfly_f32>
 80058f2:	9807      	ldr	r0, [sp, #28]
 80058f4:	9900      	ldr	r1, [sp, #0]
 80058f6:	6862      	ldr	r2, [r4, #4]
 80058f8:	2304      	movs	r3, #4
 80058fa:	f000 fa1f 	bl	8005d3c <arm_radix8_butterfly_f32>
 80058fe:	9808      	ldr	r0, [sp, #32]
 8005900:	9900      	ldr	r1, [sp, #0]
 8005902:	6862      	ldr	r2, [r4, #4]
 8005904:	2304      	movs	r3, #4
 8005906:	f000 fa19 	bl	8005d3c <arm_radix8_butterfly_f32>
 800590a:	9900      	ldr	r1, [sp, #0]
 800590c:	6862      	ldr	r2, [r4, #4]
 800590e:	4640      	mov	r0, r8
 8005910:	2304      	movs	r3, #4
 8005912:	b00d      	add	sp, #52	@ 0x34
 8005914:	ecbd 8b0a 	vpop	{d8-d12}
 8005918:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800591c:	f000 ba0e 	b.w	8005d3c <arm_radix8_butterfly_f32>

08005920 <arm_cfft_f32>:
 8005920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005924:	2a01      	cmp	r2, #1
 8005926:	8805      	ldrh	r5, [r0, #0]
 8005928:	4607      	mov	r7, r0
 800592a:	4690      	mov	r8, r2
 800592c:	460c      	mov	r4, r1
 800592e:	4699      	mov	r9, r3
 8005930:	d05c      	beq.n	80059ec <arm_cfft_f32+0xcc>
 8005932:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005936:	d054      	beq.n	80059e2 <arm_cfft_f32+0xc2>
 8005938:	d810      	bhi.n	800595c <arm_cfft_f32+0x3c>
 800593a:	2d40      	cmp	r5, #64	@ 0x40
 800593c:	d015      	beq.n	800596a <arm_cfft_f32+0x4a>
 800593e:	d94c      	bls.n	80059da <arm_cfft_f32+0xba>
 8005940:	2d80      	cmp	r5, #128	@ 0x80
 8005942:	d103      	bne.n	800594c <arm_cfft_f32+0x2c>
 8005944:	4621      	mov	r1, r4
 8005946:	4638      	mov	r0, r7
 8005948:	f7ff fcc2 	bl	80052d0 <arm_cfft_radix8by2_f32>
 800594c:	f1b9 0f00 	cmp.w	r9, #0
 8005950:	d114      	bne.n	800597c <arm_cfft_f32+0x5c>
 8005952:	f1b8 0f01 	cmp.w	r8, #1
 8005956:	d019      	beq.n	800598c <arm_cfft_f32+0x6c>
 8005958:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800595c:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005960:	d03f      	beq.n	80059e2 <arm_cfft_f32+0xc2>
 8005962:	d933      	bls.n	80059cc <arm_cfft_f32+0xac>
 8005964:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005968:	d1f0      	bne.n	800594c <arm_cfft_f32+0x2c>
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	2301      	movs	r3, #1
 800596e:	4629      	mov	r1, r5
 8005970:	4620      	mov	r0, r4
 8005972:	f000 f9e3 	bl	8005d3c <arm_radix8_butterfly_f32>
 8005976:	f1b9 0f00 	cmp.w	r9, #0
 800597a:	d0ea      	beq.n	8005952 <arm_cfft_f32+0x32>
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	89b9      	ldrh	r1, [r7, #12]
 8005980:	4620      	mov	r0, r4
 8005982:	f000 f845 	bl	8005a10 <arm_bitreversal_32>
 8005986:	f1b8 0f01 	cmp.w	r8, #1
 800598a:	d1e5      	bne.n	8005958 <arm_cfft_f32+0x38>
 800598c:	ee07 5a90 	vmov	s15, r5
 8005990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005994:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005998:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800599c:	2d00      	cmp	r5, #0
 800599e:	d0db      	beq.n	8005958 <arm_cfft_f32+0x38>
 80059a0:	f104 0108 	add.w	r1, r4, #8
 80059a4:	2300      	movs	r3, #0
 80059a6:	3301      	adds	r3, #1
 80059a8:	429d      	cmp	r5, r3
 80059aa:	f101 0108 	add.w	r1, r1, #8
 80059ae:	ed11 7a04 	vldr	s14, [r1, #-16]
 80059b2:	ed51 7a03 	vldr	s15, [r1, #-12]
 80059b6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80059ba:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80059be:	ed01 7a04 	vstr	s14, [r1, #-16]
 80059c2:	ed41 7a03 	vstr	s15, [r1, #-12]
 80059c6:	d1ee      	bne.n	80059a6 <arm_cfft_f32+0x86>
 80059c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059cc:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80059d0:	d0cb      	beq.n	800596a <arm_cfft_f32+0x4a>
 80059d2:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80059d6:	d0b5      	beq.n	8005944 <arm_cfft_f32+0x24>
 80059d8:	e7b8      	b.n	800594c <arm_cfft_f32+0x2c>
 80059da:	2d10      	cmp	r5, #16
 80059dc:	d0b2      	beq.n	8005944 <arm_cfft_f32+0x24>
 80059de:	2d20      	cmp	r5, #32
 80059e0:	d1b4      	bne.n	800594c <arm_cfft_f32+0x2c>
 80059e2:	4621      	mov	r1, r4
 80059e4:	4638      	mov	r0, r7
 80059e6:	f7ff fd45 	bl	8005474 <arm_cfft_radix8by4_f32>
 80059ea:	e7af      	b.n	800594c <arm_cfft_f32+0x2c>
 80059ec:	b16d      	cbz	r5, 8005a0a <arm_cfft_f32+0xea>
 80059ee:	310c      	adds	r1, #12
 80059f0:	2600      	movs	r6, #0
 80059f2:	ed51 7a02 	vldr	s15, [r1, #-8]
 80059f6:	3601      	adds	r6, #1
 80059f8:	eef1 7a67 	vneg.f32	s15, s15
 80059fc:	42b5      	cmp	r5, r6
 80059fe:	ed41 7a02 	vstr	s15, [r1, #-8]
 8005a02:	f101 0108 	add.w	r1, r1, #8
 8005a06:	d1f4      	bne.n	80059f2 <arm_cfft_f32+0xd2>
 8005a08:	e793      	b.n	8005932 <arm_cfft_f32+0x12>
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d0a4      	beq.n	8005958 <arm_cfft_f32+0x38>
 8005a0e:	e7b5      	b.n	800597c <arm_cfft_f32+0x5c>

08005a10 <arm_bitreversal_32>:
 8005a10:	b1e9      	cbz	r1, 8005a4e <arm_bitreversal_32+0x3e>
 8005a12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a14:	2500      	movs	r5, #0
 8005a16:	f102 0e02 	add.w	lr, r2, #2
 8005a1a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8005a1e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8005a22:	08a4      	lsrs	r4, r4, #2
 8005a24:	089b      	lsrs	r3, r3, #2
 8005a26:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8005a2a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8005a2e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8005a32:	00a6      	lsls	r6, r4, #2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8005a3a:	3304      	adds	r3, #4
 8005a3c:	1d34      	adds	r4, r6, #4
 8005a3e:	3502      	adds	r5, #2
 8005a40:	58c6      	ldr	r6, [r0, r3]
 8005a42:	5907      	ldr	r7, [r0, r4]
 8005a44:	50c7      	str	r7, [r0, r3]
 8005a46:	428d      	cmp	r5, r1
 8005a48:	5106      	str	r6, [r0, r4]
 8005a4a:	d3e6      	bcc.n	8005a1a <arm_bitreversal_32+0xa>
 8005a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a4e:	4770      	bx	lr

08005a50 <arm_cmplx_mag_f32>:
 8005a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a54:	ed2d 8b02 	vpush	{d8}
 8005a58:	0897      	lsrs	r7, r2, #2
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	d077      	beq.n	8005b4e <arm_cmplx_mag_f32+0xfe>
 8005a5e:	f04f 0800 	mov.w	r8, #0
 8005a62:	f100 0420 	add.w	r4, r0, #32
 8005a66:	f101 0510 	add.w	r5, r1, #16
 8005a6a:	463e      	mov	r6, r7
 8005a6c:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8005a70:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8005a74:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005a78:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005a7c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005a80:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005a84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a88:	f2c0 80c5 	blt.w	8005c16 <arm_cmplx_mag_f32+0x1c6>
 8005a8c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a94:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005a98:	f100 80cb 	bmi.w	8005c32 <arm_cmplx_mag_f32+0x1e2>
 8005a9c:	ed05 8a04 	vstr	s16, [r5, #-16]
 8005aa0:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 8005aa4:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 8005aa8:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005aac:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ab0:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005ab4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005abc:	f2c0 80a8 	blt.w	8005c10 <arm_cmplx_mag_f32+0x1c0>
 8005ac0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005acc:	f100 80a8 	bmi.w	8005c20 <arm_cmplx_mag_f32+0x1d0>
 8005ad0:	ed05 8a03 	vstr	s16, [r5, #-12]
 8005ad4:	ed14 0a04 	vldr	s0, [r4, #-16]
 8005ad8:	ed54 7a03 	vldr	s15, [r4, #-12]
 8005adc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005ae0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ae4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005ae8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005af0:	f2c0 808b 	blt.w	8005c0a <arm_cmplx_mag_f32+0x1ba>
 8005af4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005afc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005b00:	f100 80a9 	bmi.w	8005c56 <arm_cmplx_mag_f32+0x206>
 8005b04:	ed05 8a02 	vstr	s16, [r5, #-8]
 8005b08:	ed14 0a02 	vldr	s0, [r4, #-8]
 8005b0c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8005b10:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005b14:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005b18:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005b1c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b24:	db6e      	blt.n	8005c04 <arm_cmplx_mag_f32+0x1b4>
 8005b26:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b2e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005b32:	f100 8087 	bmi.w	8005c44 <arm_cmplx_mag_f32+0x1f4>
 8005b36:	ed05 8a01 	vstr	s16, [r5, #-4]
 8005b3a:	3e01      	subs	r6, #1
 8005b3c:	f104 0420 	add.w	r4, r4, #32
 8005b40:	f105 0510 	add.w	r5, r5, #16
 8005b44:	d192      	bne.n	8005a6c <arm_cmplx_mag_f32+0x1c>
 8005b46:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8005b4a:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8005b4e:	f012 0203 	ands.w	r2, r2, #3
 8005b52:	d052      	beq.n	8005bfa <arm_cmplx_mag_f32+0x1aa>
 8005b54:	ed90 0a00 	vldr	s0, [r0]
 8005b58:	edd0 7a01 	vldr	s15, [r0, #4]
 8005b5c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005b60:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005b64:	2300      	movs	r3, #0
 8005b66:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005b6a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b72:	bfb8      	it	lt
 8005b74:	600b      	strlt	r3, [r1, #0]
 8005b76:	db08      	blt.n	8005b8a <arm_cmplx_mag_f32+0x13a>
 8005b78:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b80:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005b84:	d479      	bmi.n	8005c7a <arm_cmplx_mag_f32+0x22a>
 8005b86:	ed81 8a00 	vstr	s16, [r1]
 8005b8a:	3a01      	subs	r2, #1
 8005b8c:	d035      	beq.n	8005bfa <arm_cmplx_mag_f32+0x1aa>
 8005b8e:	ed90 0a02 	vldr	s0, [r0, #8]
 8005b92:	edd0 7a03 	vldr	s15, [r0, #12]
 8005b96:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005b9a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005ba4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bac:	bfb8      	it	lt
 8005bae:	604b      	strlt	r3, [r1, #4]
 8005bb0:	db08      	blt.n	8005bc4 <arm_cmplx_mag_f32+0x174>
 8005bb2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bba:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005bbe:	d453      	bmi.n	8005c68 <arm_cmplx_mag_f32+0x218>
 8005bc0:	ed81 8a01 	vstr	s16, [r1, #4]
 8005bc4:	2a01      	cmp	r2, #1
 8005bc6:	d018      	beq.n	8005bfa <arm_cmplx_mag_f32+0x1aa>
 8005bc8:	ed90 0a04 	vldr	s0, [r0, #16]
 8005bcc:	edd0 7a05 	vldr	s15, [r0, #20]
 8005bd0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005bd4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005bd8:	2300      	movs	r3, #0
 8005bda:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005bde:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005be6:	db19      	blt.n	8005c1c <arm_cmplx_mag_f32+0x1cc>
 8005be8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8005bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bf0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8005bf4:	d44a      	bmi.n	8005c8c <arm_cmplx_mag_f32+0x23c>
 8005bf6:	ed81 8a02 	vstr	s16, [r1, #8]
 8005bfa:	b004      	add	sp, #16
 8005bfc:	ecbd 8b02 	vpop	{d8}
 8005c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c04:	f845 8c04 	str.w	r8, [r5, #-4]
 8005c08:	e797      	b.n	8005b3a <arm_cmplx_mag_f32+0xea>
 8005c0a:	f845 8c08 	str.w	r8, [r5, #-8]
 8005c0e:	e77b      	b.n	8005b08 <arm_cmplx_mag_f32+0xb8>
 8005c10:	f845 8c0c 	str.w	r8, [r5, #-12]
 8005c14:	e75e      	b.n	8005ad4 <arm_cmplx_mag_f32+0x84>
 8005c16:	f845 8c10 	str.w	r8, [r5, #-16]
 8005c1a:	e741      	b.n	8005aa0 <arm_cmplx_mag_f32+0x50>
 8005c1c:	608b      	str	r3, [r1, #8]
 8005c1e:	e7ec      	b.n	8005bfa <arm_cmplx_mag_f32+0x1aa>
 8005c20:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005c24:	9001      	str	r0, [sp, #4]
 8005c26:	f000 fb87 	bl	8006338 <sqrtf>
 8005c2a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005c2e:	9801      	ldr	r0, [sp, #4]
 8005c30:	e74e      	b.n	8005ad0 <arm_cmplx_mag_f32+0x80>
 8005c32:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005c36:	9001      	str	r0, [sp, #4]
 8005c38:	f000 fb7e 	bl	8006338 <sqrtf>
 8005c3c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005c40:	9801      	ldr	r0, [sp, #4]
 8005c42:	e72b      	b.n	8005a9c <arm_cmplx_mag_f32+0x4c>
 8005c44:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005c48:	9001      	str	r0, [sp, #4]
 8005c4a:	f000 fb75 	bl	8006338 <sqrtf>
 8005c4e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005c52:	9801      	ldr	r0, [sp, #4]
 8005c54:	e76f      	b.n	8005b36 <arm_cmplx_mag_f32+0xe6>
 8005c56:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005c5a:	9001      	str	r0, [sp, #4]
 8005c5c:	f000 fb6c 	bl	8006338 <sqrtf>
 8005c60:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8005c64:	9801      	ldr	r0, [sp, #4]
 8005c66:	e74d      	b.n	8005b04 <arm_cmplx_mag_f32+0xb4>
 8005c68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c6c:	9201      	str	r2, [sp, #4]
 8005c6e:	f000 fb63 	bl	8006338 <sqrtf>
 8005c72:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8005c76:	9903      	ldr	r1, [sp, #12]
 8005c78:	e7a2      	b.n	8005bc0 <arm_cmplx_mag_f32+0x170>
 8005c7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c7e:	9201      	str	r2, [sp, #4]
 8005c80:	f000 fb5a 	bl	8006338 <sqrtf>
 8005c84:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8005c88:	9903      	ldr	r1, [sp, #12]
 8005c8a:	e77c      	b.n	8005b86 <arm_cmplx_mag_f32+0x136>
 8005c8c:	9101      	str	r1, [sp, #4]
 8005c8e:	f000 fb53 	bl	8006338 <sqrtf>
 8005c92:	9901      	ldr	r1, [sp, #4]
 8005c94:	e7af      	b.n	8005bf6 <arm_cmplx_mag_f32+0x1a6>
 8005c96:	bf00      	nop

08005c98 <arm_cfft_init_f32>:
 8005c98:	4603      	mov	r3, r0
 8005c9a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005c9e:	f04f 0000 	mov.w	r0, #0
 8005ca2:	b410      	push	{r4}
 8005ca4:	8019      	strh	r1, [r3, #0]
 8005ca6:	6058      	str	r0, [r3, #4]
 8005ca8:	d033      	beq.n	8005d12 <arm_cfft_init_f32+0x7a>
 8005caa:	d918      	bls.n	8005cde <arm_cfft_init_f32+0x46>
 8005cac:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005cb0:	d027      	beq.n	8005d02 <arm_cfft_init_f32+0x6a>
 8005cb2:	d90c      	bls.n	8005cce <arm_cfft_init_f32+0x36>
 8005cb4:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005cb8:	d11e      	bne.n	8005cf8 <arm_cfft_init_f32+0x60>
 8005cba:	4a17      	ldr	r2, [pc, #92]	@ (8005d18 <arm_cfft_init_f32+0x80>)
 8005cbc:	8994      	ldrh	r4, [r2, #12]
 8005cbe:	819c      	strh	r4, [r3, #12]
 8005cc0:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8005cc4:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8005cc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8005cd2:	d018      	beq.n	8005d06 <arm_cfft_init_f32+0x6e>
 8005cd4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005cd8:	d10e      	bne.n	8005cf8 <arm_cfft_init_f32+0x60>
 8005cda:	4a10      	ldr	r2, [pc, #64]	@ (8005d1c <arm_cfft_init_f32+0x84>)
 8005cdc:	e7ee      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005cde:	2940      	cmp	r1, #64	@ 0x40
 8005ce0:	d013      	beq.n	8005d0a <arm_cfft_init_f32+0x72>
 8005ce2:	d903      	bls.n	8005cec <arm_cfft_init_f32+0x54>
 8005ce4:	2980      	cmp	r1, #128	@ 0x80
 8005ce6:	d107      	bne.n	8005cf8 <arm_cfft_init_f32+0x60>
 8005ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8005d20 <arm_cfft_init_f32+0x88>)
 8005cea:	e7e7      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005cec:	2910      	cmp	r1, #16
 8005cee:	d00e      	beq.n	8005d0e <arm_cfft_init_f32+0x76>
 8005cf0:	2920      	cmp	r1, #32
 8005cf2:	d101      	bne.n	8005cf8 <arm_cfft_init_f32+0x60>
 8005cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8005d24 <arm_cfft_init_f32+0x8c>)
 8005cf6:	e7e1      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	4a09      	ldr	r2, [pc, #36]	@ (8005d28 <arm_cfft_init_f32+0x90>)
 8005d04:	e7da      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005d06:	4a09      	ldr	r2, [pc, #36]	@ (8005d2c <arm_cfft_init_f32+0x94>)
 8005d08:	e7d8      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005d0a:	4a09      	ldr	r2, [pc, #36]	@ (8005d30 <arm_cfft_init_f32+0x98>)
 8005d0c:	e7d6      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005d0e:	4a09      	ldr	r2, [pc, #36]	@ (8005d34 <arm_cfft_init_f32+0x9c>)
 8005d10:	e7d4      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005d12:	4a09      	ldr	r2, [pc, #36]	@ (8005d38 <arm_cfft_init_f32+0xa0>)
 8005d14:	e7d2      	b.n	8005cbc <arm_cfft_init_f32+0x24>
 8005d16:	bf00      	nop
 8005d18:	080237ec 	.word	0x080237ec
 8005d1c:	0802378c 	.word	0x0802378c
 8005d20:	0802379c 	.word	0x0802379c
 8005d24:	080237dc 	.word	0x080237dc
 8005d28:	080237bc 	.word	0x080237bc
 8005d2c:	080237fc 	.word	0x080237fc
 8005d30:	0802380c 	.word	0x0802380c
 8005d34:	080237ac 	.word	0x080237ac
 8005d38:	080237cc 	.word	0x080237cc

08005d3c <arm_radix8_butterfly_f32>:
 8005d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d40:	ed2d 8b10 	vpush	{d8-d15}
 8005d44:	b093      	sub	sp, #76	@ 0x4c
 8005d46:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8006050 <arm_radix8_butterfly_f32+0x314>
 8005d52:	9010      	str	r0, [sp, #64]	@ 0x40
 8005d54:	468b      	mov	fp, r1
 8005d56:	9311      	str	r3, [sp, #68]	@ 0x44
 8005d58:	4689      	mov	r9, r1
 8005d5a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8005d5c:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8005d60:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8005d64:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8005d68:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8005d6c:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8005d70:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8005d74:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8005d78:	9100      	str	r1, [sp, #0]
 8005d7a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8005d7e:	f108 0004 	add.w	r0, r8, #4
 8005d82:	f10e 0104 	add.w	r1, lr, #4
 8005d86:	462e      	mov	r6, r5
 8005d88:	4420      	add	r0, r4
 8005d8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005d8e:	4421      	add	r1, r4
 8005d90:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 8005d94:	960d      	str	r6, [sp, #52]	@ 0x34
 8005d96:	9402      	str	r4, [sp, #8]
 8005d98:	012c      	lsls	r4, r5, #4
 8005d9a:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8005d9e:	9403      	str	r4, [sp, #12]
 8005da0:	00ec      	lsls	r4, r5, #3
 8005da2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005da4:	9404      	str	r4, [sp, #16]
 8005da6:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8005daa:	9405      	str	r4, [sp, #20]
 8005dac:	016c      	lsls	r4, r5, #5
 8005dae:	9401      	str	r4, [sp, #4]
 8005db0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8005db2:	9c00      	ldr	r4, [sp, #0]
 8005db4:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8005db8:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8005dbc:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8005dc0:	f04f 0c00 	mov.w	ip, #0
 8005dc4:	edd6 6a00 	vldr	s13, [r6]
 8005dc8:	edd7 1a00 	vldr	s3, [r7]
 8005dcc:	ed15 aa01 	vldr	s20, [r5, #-4]
 8005dd0:	edd2 5a00 	vldr	s11, [r2]
 8005dd4:	ed51 9a01 	vldr	s19, [r1, #-4]
 8005dd8:	ed94 6a00 	vldr	s12, [r4]
 8005ddc:	ed50 7a01 	vldr	s15, [r0, #-4]
 8005de0:	ed93 3a00 	vldr	s6, [r3]
 8005de4:	ee39 0a86 	vadd.f32	s0, s19, s12
 8005de8:	ee33 2a21 	vadd.f32	s4, s6, s3
 8005dec:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8005df0:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8005df4:	ee35 7a02 	vadd.f32	s14, s10, s4
 8005df8:	ee34 4a80 	vadd.f32	s8, s9, s0
 8005dfc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005e00:	ee74 6a07 	vadd.f32	s13, s8, s14
 8005e04:	ee34 4a47 	vsub.f32	s8, s8, s14
 8005e08:	ed45 6a01 	vstr	s13, [r5, #-4]
 8005e0c:	ed82 4a00 	vstr	s8, [r2]
 8005e10:	edd0 6a00 	vldr	s13, [r0]
 8005e14:	ed96 9a01 	vldr	s18, [r6, #4]
 8005e18:	edd3 2a01 	vldr	s5, [r3, #4]
 8005e1c:	edd7 8a01 	vldr	s17, [r7, #4]
 8005e20:	edd5 0a00 	vldr	s1, [r5]
 8005e24:	edd2 3a01 	vldr	s7, [r2, #4]
 8005e28:	ed94 8a01 	vldr	s16, [r4, #4]
 8005e2c:	ed91 7a00 	vldr	s14, [r1]
 8005e30:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005e34:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8005e38:	ee72 aae8 	vsub.f32	s21, s5, s17
 8005e3c:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8005e40:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8005e44:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005e48:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8005e4c:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8005e50:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8005e54:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8005e58:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8005e5c:	ee77 0a08 	vadd.f32	s1, s14, s16
 8005e60:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8005e64:	ee37 7a48 	vsub.f32	s14, s14, s16
 8005e68:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8005e6c:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8005e70:	ee76 6a89 	vadd.f32	s13, s13, s18
 8005e74:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8005e78:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005e7c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8005e80:	ee35 5a42 	vsub.f32	s10, s10, s4
 8005e84:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8005e88:	ee33 2a20 	vadd.f32	s4, s6, s1
 8005e8c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005e90:	ee33 3a60 	vsub.f32	s6, s6, s1
 8005e94:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8005e98:	ee77 0a01 	vadd.f32	s1, s14, s2
 8005e9c:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8005ea0:	ee37 7a41 	vsub.f32	s14, s14, s2
 8005ea4:	ee73 1a84 	vadd.f32	s3, s7, s8
 8005ea8:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005eac:	ee76 3a27 	vadd.f32	s7, s12, s15
 8005eb0:	ee76 7a67 	vsub.f32	s15, s12, s15
 8005eb4:	ee32 8a00 	vadd.f32	s16, s4, s0
 8005eb8:	ee33 1a45 	vsub.f32	s2, s6, s10
 8005ebc:	ee32 2a40 	vsub.f32	s4, s4, s0
 8005ec0:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005ec4:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8005ec8:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8005ecc:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8005ed0:	ee34 6a67 	vsub.f32	s12, s8, s15
 8005ed4:	ee75 4a87 	vadd.f32	s9, s11, s14
 8005ed8:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8005edc:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8005ee0:	ee77 7a84 	vadd.f32	s15, s15, s8
 8005ee4:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8005ee8:	44dc      	add	ip, fp
 8005eea:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005eee:	45e1      	cmp	r9, ip
 8005ef0:	ed85 8a00 	vstr	s16, [r5]
 8005ef4:	ed82 2a01 	vstr	s4, [r2, #4]
 8005ef8:	4455      	add	r5, sl
 8005efa:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005efe:	4452      	add	r2, sl
 8005f00:	edc4 6a00 	vstr	s13, [r4]
 8005f04:	ed81 1a00 	vstr	s2, [r1]
 8005f08:	ed84 5a01 	vstr	s10, [r4, #4]
 8005f0c:	4451      	add	r1, sl
 8005f0e:	ed00 3a01 	vstr	s6, [r0, #-4]
 8005f12:	4454      	add	r4, sl
 8005f14:	edc7 2a00 	vstr	s5, [r7]
 8005f18:	edc6 4a00 	vstr	s9, [r6]
 8005f1c:	ed83 7a00 	vstr	s14, [r3]
 8005f20:	edc0 5a00 	vstr	s11, [r0]
 8005f24:	edc7 3a01 	vstr	s7, [r7, #4]
 8005f28:	4450      	add	r0, sl
 8005f2a:	ed86 6a01 	vstr	s12, [r6, #4]
 8005f2e:	4457      	add	r7, sl
 8005f30:	edc3 7a01 	vstr	s15, [r3, #4]
 8005f34:	4456      	add	r6, sl
 8005f36:	4453      	add	r3, sl
 8005f38:	f63f af44 	bhi.w	8005dc4 <arm_radix8_butterfly_f32+0x88>
 8005f3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f3e:	2b07      	cmp	r3, #7
 8005f40:	f240 81c3 	bls.w	80062ca <arm_radix8_butterfly_f32+0x58e>
 8005f44:	9805      	ldr	r0, [sp, #20]
 8005f46:	9a01      	ldr	r2, [sp, #4]
 8005f48:	9b03      	ldr	r3, [sp, #12]
 8005f4a:	9d04      	ldr	r5, [sp, #16]
 8005f4c:	9902      	ldr	r1, [sp, #8]
 8005f4e:	f100 0c08 	add.w	ip, r0, #8
 8005f52:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005f54:	3208      	adds	r2, #8
 8005f56:	1882      	adds	r2, r0, r2
 8005f58:	3308      	adds	r3, #8
 8005f5a:	920a      	str	r2, [sp, #40]	@ 0x28
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	18d3      	adds	r3, r2, r3
 8005f60:	3108      	adds	r1, #8
 8005f62:	3508      	adds	r5, #8
 8005f64:	1851      	adds	r1, r2, r1
 8005f66:	9307      	str	r3, [sp, #28]
 8005f68:	4613      	mov	r3, r2
 8005f6a:	442a      	add	r2, r5
 8005f6c:	9206      	str	r2, [sp, #24]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	4462      	add	r2, ip
 8005f72:	f10e 0e0c 	add.w	lr, lr, #12
 8005f76:	9205      	str	r2, [sp, #20]
 8005f78:	461a      	mov	r2, r3
 8005f7a:	4472      	add	r2, lr
 8005f7c:	f108 0808 	add.w	r8, r8, #8
 8005f80:	330c      	adds	r3, #12
 8005f82:	4440      	add	r0, r8
 8005f84:	f04f 0e00 	mov.w	lr, #0
 8005f88:	9203      	str	r2, [sp, #12]
 8005f8a:	9304      	str	r3, [sp, #16]
 8005f8c:	465a      	mov	r2, fp
 8005f8e:	464b      	mov	r3, r9
 8005f90:	46f3      	mov	fp, lr
 8005f92:	46d1      	mov	r9, sl
 8005f94:	9009      	str	r0, [sp, #36]	@ 0x24
 8005f96:	9108      	str	r1, [sp, #32]
 8005f98:	f04f 0801 	mov.w	r8, #1
 8005f9c:	469a      	mov	sl, r3
 8005f9e:	4696      	mov	lr, r2
 8005fa0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fa2:	449b      	add	fp, r3
 8005fa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005fa6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005faa:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8005fae:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 8005fb2:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 8005fb6:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8005fba:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8005fbe:	930c      	str	r3, [sp, #48]	@ 0x30
 8005fc0:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 8005fc4:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8005fc8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005fca:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8005fce:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 8005fd2:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 8005fd6:	9202      	str	r2, [sp, #8]
 8005fd8:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8005fdc:	9301      	str	r3, [sp, #4]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	edd3 da01 	vldr	s27, [r3, #4]
 8005fe4:	9b01      	ldr	r3, [sp, #4]
 8005fe6:	edd0 7a00 	vldr	s15, [r0]
 8005fea:	ed93 da01 	vldr	s26, [r3, #4]
 8005fee:	9b02      	ldr	r3, [sp, #8]
 8005ff0:	edcd 7a02 	vstr	s15, [sp, #8]
 8005ff4:	ed93 ca01 	vldr	s24, [r3, #4]
 8005ff8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ffa:	eddc ca01 	vldr	s25, [ip, #4]
 8005ffe:	edd3 7a00 	vldr	s15, [r3]
 8006002:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006004:	edcd 7a01 	vstr	s15, [sp, #4]
 8006008:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800600c:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8006010:	9200      	str	r2, [sp, #0]
 8006012:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8006016:	edd3 7a00 	vldr	s15, [r3]
 800601a:	ed92 fa01 	vldr	s30, [r2, #4]
 800601e:	9a00      	ldr	r2, [sp, #0]
 8006020:	edd1 ea01 	vldr	s29, [r1, #4]
 8006024:	ed92 ea01 	vldr	s28, [r2, #4]
 8006028:	edd7 ba00 	vldr	s23, [r7]
 800602c:	edd6 aa00 	vldr	s21, [r6]
 8006030:	ed95 aa00 	vldr	s20, [r5]
 8006034:	edd4 9a00 	vldr	s19, [r4]
 8006038:	edcd 7a00 	vstr	s15, [sp]
 800603c:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8006040:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8006044:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8006048:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 800604c:	46c4      	mov	ip, r8
 800604e:	e001      	b.n	8006054 <arm_radix8_butterfly_f32+0x318>
 8006050:	3f3504f3 	.word	0x3f3504f3
 8006054:	ed91 6a00 	vldr	s12, [r1]
 8006058:	ed93 5a00 	vldr	s10, [r3]
 800605c:	edd0 fa00 	vldr	s31, [r0]
 8006060:	edd4 7a00 	vldr	s15, [r4]
 8006064:	ed95 7a00 	vldr	s14, [r5]
 8006068:	ed56 3a01 	vldr	s7, [r6, #-4]
 800606c:	ed17 3a01 	vldr	s6, [r7, #-4]
 8006070:	ed92 2a00 	vldr	s4, [r2]
 8006074:	ed96 0a00 	vldr	s0, [r6]
 8006078:	ee33 8a85 	vadd.f32	s16, s7, s10
 800607c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006080:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8006084:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006088:	ee78 1a04 	vadd.f32	s3, s16, s8
 800608c:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006090:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006094:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006098:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800609c:	ed06 6a01 	vstr	s12, [r6, #-4]
 80060a0:	edd4 8a01 	vldr	s17, [r4, #4]
 80060a4:	ed92 9a01 	vldr	s18, [r2, #4]
 80060a8:	edd7 0a00 	vldr	s1, [r7]
 80060ac:	edd1 2a01 	vldr	s5, [r1, #4]
 80060b0:	ed95 7a01 	vldr	s14, [r5, #4]
 80060b4:	ed93 6a01 	vldr	s12, [r3, #4]
 80060b8:	edd0 5a01 	vldr	s11, [r0, #4]
 80060bc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80060c0:	ee33 3a6f 	vsub.f32	s6, s6, s31
 80060c4:	ee39 5a62 	vsub.f32	s10, s18, s5
 80060c8:	ee78 fac7 	vsub.f32	s31, s17, s14
 80060cc:	ee38 4a44 	vsub.f32	s8, s16, s8
 80060d0:	ee38 7a87 	vadd.f32	s14, s17, s14
 80060d4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80060d8:	ee79 2a22 	vadd.f32	s5, s18, s5
 80060dc:	ee32 9a27 	vadd.f32	s18, s4, s15
 80060e0:	ee72 7a67 	vsub.f32	s15, s4, s15
 80060e4:	ee30 2a06 	vadd.f32	s4, s0, s12
 80060e8:	ee75 8a6f 	vsub.f32	s17, s10, s31
 80060ec:	ee71 4a64 	vsub.f32	s9, s2, s9
 80060f0:	ee35 5a2f 	vadd.f32	s10, s10, s31
 80060f4:	ee32 1a08 	vadd.f32	s2, s4, s16
 80060f8:	ee72 fa87 	vadd.f32	s31, s5, s14
 80060fc:	ee32 2a48 	vsub.f32	s4, s4, s16
 8006100:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006104:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006108:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800610c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8006110:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006114:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006118:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800611c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006120:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006124:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006128:	ee36 0a28 	vadd.f32	s0, s12, s17
 800612c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8006130:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006134:	ee32 4a64 	vsub.f32	s8, s4, s9
 8006138:	ee73 8a09 	vadd.f32	s17, s6, s18
 800613c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8006140:	ee33 9a49 	vsub.f32	s18, s6, s18
 8006144:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8006148:	ee35 3a85 	vadd.f32	s6, s11, s10
 800614c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8006150:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8006154:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006158:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800615c:	ee30 7a68 	vsub.f32	s14, s0, s17
 8006160:	ee35 8a03 	vadd.f32	s16, s10, s6
 8006164:	ee38 0a80 	vadd.f32	s0, s17, s0
 8006168:	ee73 3a82 	vadd.f32	s7, s7, s4
 800616c:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8006170:	ed9d 2a00 	vldr	s4, [sp]
 8006174:	eddd 1a01 	vldr	s3, [sp, #4]
 8006178:	ee35 5a43 	vsub.f32	s10, s10, s6
 800617c:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8006180:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8006184:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8006188:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800618c:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8006190:	ee76 5a49 	vsub.f32	s11, s12, s18
 8006194:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8006198:	ee39 6a06 	vadd.f32	s12, s18, s12
 800619c:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80061a0:	ee21 4a84 	vmul.f32	s8, s3, s8
 80061a4:	ee6c 1a07 	vmul.f32	s3, s24, s14
 80061a8:	ee22 7a07 	vmul.f32	s14, s4, s14
 80061ac:	ee22 2a08 	vmul.f32	s4, s4, s16
 80061b0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80061b4:	ee78 6ae6 	vsub.f32	s13, s17, s13
 80061b8:	ee31 1a09 	vadd.f32	s2, s2, s18
 80061bc:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 80061c0:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 80061c4:	ee74 0a60 	vsub.f32	s1, s8, s1
 80061c8:	ee37 7a48 	vsub.f32	s14, s14, s16
 80061cc:	ee2f 4a00 	vmul.f32	s8, s30, s0
 80061d0:	ee2b 8a85 	vmul.f32	s16, s23, s10
 80061d4:	ee72 1a21 	vadd.f32	s3, s4, s3
 80061d8:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 80061dc:	ee38 2a89 	vadd.f32	s4, s17, s18
 80061e0:	ee2f 5a05 	vmul.f32	s10, s30, s10
 80061e4:	ee38 8a04 	vadd.f32	s16, s16, s8
 80061e8:	ee2e 9a25 	vmul.f32	s18, s28, s11
 80061ec:	ee2a 4a25 	vmul.f32	s8, s20, s11
 80061f0:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 80061f4:	eddd 5a02 	vldr	s11, [sp, #8]
 80061f8:	edc6 fa00 	vstr	s31, [r6]
 80061fc:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8006200:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006204:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006208:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800620c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8006210:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006214:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006218:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800621c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8006220:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006224:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006228:	ee78 8a85 	vadd.f32	s17, s17, s10
 800622c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006230:	44f4      	add	ip, lr
 8006232:	45e2      	cmp	sl, ip
 8006234:	edc3 3a00 	vstr	s7, [r3]
 8006238:	edc3 6a01 	vstr	s13, [r3, #4]
 800623c:	444e      	add	r6, r9
 800623e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8006242:	edc7 0a00 	vstr	s1, [r7]
 8006246:	444b      	add	r3, r9
 8006248:	ed80 2a00 	vstr	s4, [r0]
 800624c:	edc0 2a01 	vstr	s5, [r0, #4]
 8006250:	444f      	add	r7, r9
 8006252:	edc2 1a00 	vstr	s3, [r2]
 8006256:	ed82 7a01 	vstr	s14, [r2, #4]
 800625a:	4448      	add	r0, r9
 800625c:	ed85 8a00 	vstr	s16, [r5]
 8006260:	ed85 0a01 	vstr	s0, [r5, #4]
 8006264:	444a      	add	r2, r9
 8006266:	edc1 4a00 	vstr	s9, [r1]
 800626a:	444d      	add	r5, r9
 800626c:	ed81 3a01 	vstr	s6, [r1, #4]
 8006270:	edc4 8a00 	vstr	s17, [r4]
 8006274:	ed84 6a01 	vstr	s12, [r4, #4]
 8006278:	4449      	add	r1, r9
 800627a:	444c      	add	r4, r9
 800627c:	f63f aeea 	bhi.w	8006054 <arm_radix8_butterfly_f32+0x318>
 8006280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006282:	3308      	adds	r3, #8
 8006284:	930a      	str	r3, [sp, #40]	@ 0x28
 8006286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006288:	3308      	adds	r3, #8
 800628a:	9309      	str	r3, [sp, #36]	@ 0x24
 800628c:	9b08      	ldr	r3, [sp, #32]
 800628e:	3308      	adds	r3, #8
 8006290:	9308      	str	r3, [sp, #32]
 8006292:	9b07      	ldr	r3, [sp, #28]
 8006294:	3308      	adds	r3, #8
 8006296:	9307      	str	r3, [sp, #28]
 8006298:	9b06      	ldr	r3, [sp, #24]
 800629a:	3308      	adds	r3, #8
 800629c:	9306      	str	r3, [sp, #24]
 800629e:	9b05      	ldr	r3, [sp, #20]
 80062a0:	3308      	adds	r3, #8
 80062a2:	9305      	str	r3, [sp, #20]
 80062a4:	9b04      	ldr	r3, [sp, #16]
 80062a6:	3308      	adds	r3, #8
 80062a8:	9304      	str	r3, [sp, #16]
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	3308      	adds	r3, #8
 80062ae:	9303      	str	r3, [sp, #12]
 80062b0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80062b2:	f108 0801 	add.w	r8, r8, #1
 80062b6:	4543      	cmp	r3, r8
 80062b8:	f47f ae72 	bne.w	8005fa0 <arm_radix8_butterfly_f32+0x264>
 80062bc:	469b      	mov	fp, r3
 80062be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	46d1      	mov	r9, sl
 80062c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80062c8:	e547      	b.n	8005d5a <arm_radix8_butterfly_f32+0x1e>
 80062ca:	b013      	add	sp, #76	@ 0x4c
 80062cc:	ecbd 8b10 	vpop	{d8-d15}
 80062d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080062d4 <memset>:
 80062d4:	4402      	add	r2, r0
 80062d6:	4603      	mov	r3, r0
 80062d8:	4293      	cmp	r3, r2
 80062da:	d100      	bne.n	80062de <memset+0xa>
 80062dc:	4770      	bx	lr
 80062de:	f803 1b01 	strb.w	r1, [r3], #1
 80062e2:	e7f9      	b.n	80062d8 <memset+0x4>

080062e4 <__errno>:
 80062e4:	4b01      	ldr	r3, [pc, #4]	@ (80062ec <__errno+0x8>)
 80062e6:	6818      	ldr	r0, [r3, #0]
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	2000000c 	.word	0x2000000c

080062f0 <__libc_init_array>:
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	4d0d      	ldr	r5, [pc, #52]	@ (8006328 <__libc_init_array+0x38>)
 80062f4:	4c0d      	ldr	r4, [pc, #52]	@ (800632c <__libc_init_array+0x3c>)
 80062f6:	1b64      	subs	r4, r4, r5
 80062f8:	10a4      	asrs	r4, r4, #2
 80062fa:	2600      	movs	r6, #0
 80062fc:	42a6      	cmp	r6, r4
 80062fe:	d109      	bne.n	8006314 <__libc_init_array+0x24>
 8006300:	4d0b      	ldr	r5, [pc, #44]	@ (8006330 <__libc_init_array+0x40>)
 8006302:	4c0c      	ldr	r4, [pc, #48]	@ (8006334 <__libc_init_array+0x44>)
 8006304:	f000 f83a 	bl	800637c <_init>
 8006308:	1b64      	subs	r4, r4, r5
 800630a:	10a4      	asrs	r4, r4, #2
 800630c:	2600      	movs	r6, #0
 800630e:	42a6      	cmp	r6, r4
 8006310:	d105      	bne.n	800631e <__libc_init_array+0x2e>
 8006312:	bd70      	pop	{r4, r5, r6, pc}
 8006314:	f855 3b04 	ldr.w	r3, [r5], #4
 8006318:	4798      	blx	r3
 800631a:	3601      	adds	r6, #1
 800631c:	e7ee      	b.n	80062fc <__libc_init_array+0xc>
 800631e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006322:	4798      	blx	r3
 8006324:	3601      	adds	r6, #1
 8006326:	e7f2      	b.n	800630e <__libc_init_array+0x1e>
 8006328:	08023824 	.word	0x08023824
 800632c:	08023824 	.word	0x08023824
 8006330:	08023824 	.word	0x08023824
 8006334:	08023828 	.word	0x08023828

08006338 <sqrtf>:
 8006338:	b508      	push	{r3, lr}
 800633a:	ed2d 8b02 	vpush	{d8}
 800633e:	eeb0 8a40 	vmov.f32	s16, s0
 8006342:	f000 f817 	bl	8006374 <__ieee754_sqrtf>
 8006346:	eeb4 8a48 	vcmp.f32	s16, s16
 800634a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800634e:	d60c      	bvs.n	800636a <sqrtf+0x32>
 8006350:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006370 <sqrtf+0x38>
 8006354:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800635c:	d505      	bpl.n	800636a <sqrtf+0x32>
 800635e:	f7ff ffc1 	bl	80062e4 <__errno>
 8006362:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006366:	2321      	movs	r3, #33	@ 0x21
 8006368:	6003      	str	r3, [r0, #0]
 800636a:	ecbd 8b02 	vpop	{d8}
 800636e:	bd08      	pop	{r3, pc}
 8006370:	00000000 	.word	0x00000000

08006374 <__ieee754_sqrtf>:
 8006374:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006378:	4770      	bx	lr
	...

0800637c <_init>:
 800637c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800637e:	bf00      	nop
 8006380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006382:	bc08      	pop	{r3}
 8006384:	469e      	mov	lr, r3
 8006386:	4770      	bx	lr

08006388 <_fini>:
 8006388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800638a:	bf00      	nop
 800638c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638e:	bc08      	pop	{r3}
 8006390:	469e      	mov	lr, r3
 8006392:	4770      	bx	lr
