Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jun 27 09:52:08 2025
| Host         : administrateur-ThinkStation-P2-Tower running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+-------------+------------+
|                                                   Instance                                                  |                                                        Module                                                        |   Total LUTs  |   Logic LUTs  |  LUTRAMs  |     SRLs     |      FFs      |   RAMB36   |    RAMB18   | DSP Blocks |
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+-------------+------------+
| design_1_wrapper                                                                                            |                                                                                                                (top) | 27152(51.04%) | 23924(44.97%) | 22(0.13%) | 3206(18.43%) | 35188(33.07%) | 17(12.14%) | 155(55.36%) |   6(2.73%) |
|   design_1_i                                                                                                |                                                                                                             design_1 | 27152(51.04%) | 23924(44.97%) | 22(0.13%) | 3206(18.43%) | 35188(33.07%) | 17(12.14%) | 155(55.36%) |   6(2.73%) |
|     (design_1_i)                                                                                            |                                                                                                             design_1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     axi_mem_intercon                                                                                        |                                                                                          design_1_axi_mem_intercon_0 |    993(1.87%) |    932(1.75%) | 10(0.06%) |    51(0.29%) |   1124(1.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       m00_couplers                                                                                          |                                                                                             m00_couplers_imp_1R706YB |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_pc                                                                                             |                                                                                                   design_1_auto_pc_1 |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi_protocol_converter |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (inst)                                                                                          |                                             design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi_protocol_converter |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_axi4_axi3.axi3_conv_inst                                                                    |                                                          design_1_auto_pc_1_axi_protocol_converter_v2_1_21_axi3_conv |    329(0.62%) |    319(0.60%) | 10(0.06%) |     0(0.00%) |    389(0.37%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                           |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0 |    129(0.24%) |    127(0.24%) |  2(0.01%) |     0(0.00%) |    154(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                                       |                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0 |     86(0.16%) |     86(0.16%) |  0(0.00%) |     0(0.00%) |    116(0.11%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 USE_R_CHANNEL.cmd_queue                                                                     |                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo__parameterized0 |     46(0.09%) |     44(0.08%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   inst                                                                                      |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |     46(0.09%) |     44(0.08%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (inst)                                                                                  |                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__parameterized0 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                            design_1_auto_pc_1_fifo_generator_v13_2_5__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                design_1_auto_pc_1_fifo_generator_top__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                            |                                                            design_1_auto_pc_1_fifo_generator_ramfifo__parameterized0 |     27(0.05%) |     25(0.05%) |  2(0.01%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                        design_1_auto_pc_1_rd_logic_9 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                        design_1_auto_pc_1_rd_fwft_13 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                                     |                                                                             design_1_auto_pc_1_rd_status_flags_ss_14 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               rpntr                                                                         |                                                                                    design_1_auto_pc_1_rd_bin_cntr_15 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                       design_1_auto_pc_1_wr_logic_10 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                                     |                                                                             design_1_auto_pc_1_wr_status_flags_ss_11 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               wpntr                                                                         |                                                                                    design_1_auto_pc_1_wr_bin_cntr_12 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                            design_1_auto_pc_1_memory__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                            design_1_auto_pc_1_memory__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                              design_1_auto_pc_1_dmem__parameterized0 |      3(0.01%) |      1(0.01%) |  2(0.01%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             rstblk                                                                          |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                      |                                                                                 design_1_auto_pc_1_reset_blk_ramfifo |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                                 design_1_auto_pc_1_xpm_cdc_async_rst |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                         |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_b_downsizer |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                     |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv |    176(0.33%) |    168(0.32%) |  8(0.05%) |     0(0.00%) |    219(0.21%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                 |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_a_axi3_conv |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |    127(0.12%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 USE_BURSTS.cmd_queue                                                                        |                                                        design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   inst                                                                                      |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1 |     46(0.09%) |     42(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (inst)                                                                                  |                                                         design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                                 design_1_auto_pc_1_fifo_generator_v13_2_5__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                           design_1_auto_pc_1_fifo_generator_v13_2_5_synth__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                     design_1_auto_pc_1_fifo_generator_top__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                            |                                                                 design_1_auto_pc_1_fifo_generator_ramfifo__xdcDup__1 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                        design_1_auto_pc_1_rd_logic_0 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                         design_1_auto_pc_1_rd_fwft_6 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                                     |                                                                              design_1_auto_pc_1_rd_status_flags_ss_7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               rpntr                                                                         |                                                                                     design_1_auto_pc_1_rd_bin_cntr_8 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                        design_1_auto_pc_1_wr_logic_1 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                                     |                                                                              design_1_auto_pc_1_wr_status_flags_ss_4 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               wpntr                                                                         |                                                                                     design_1_auto_pc_1_wr_bin_cntr_5 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                                          design_1_auto_pc_1_memory_2 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                                          design_1_auto_pc_1_memory_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                                            design_1_auto_pc_1_dmem_3 |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             rstblk                                                                          |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                      |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 USE_B_CHANNEL.cmd_b_queue                                                                   |                                                                   design_1_auto_pc_1_axi_data_fifo_v2_1_20_axic_fifo |     48(0.09%) |     44(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   inst                                                                                      |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen |     48(0.09%) |     44(0.08%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (inst)                                                                                  |                                                                    design_1_auto_pc_1_axi_data_fifo_v2_1_20_fifo_gen |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     fifo_gen_inst                                                                           |                                                                            design_1_auto_pc_1_fifo_generator_v13_2_5 |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       inst_fifo_gen                                                                         |                                                                      design_1_auto_pc_1_fifo_generator_v13_2_5_synth |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gconvfifo.rf                                                                        |                                                                                design_1_auto_pc_1_fifo_generator_top |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           grf.rf                                                                            |                                                                            design_1_auto_pc_1_fifo_generator_ramfifo |     29(0.05%) |     25(0.05%) |  4(0.02%) |     0(0.00%) |     46(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.rd                                                        |                                                                                          design_1_auto_pc_1_rd_logic |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     20(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gr1.gr1_int.rfwft                                                             |                                                                                           design_1_auto_pc_1_rd_fwft |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               grss.rsts                                                                     |                                                                                design_1_auto_pc_1_rd_status_flags_ss |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               rpntr                                                                         |                                                                                       design_1_auto_pc_1_rd_bin_cntr |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.gl0.wr                                                        |                                                                                          design_1_auto_pc_1_wr_logic |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gwss.wsts                                                                     |                                                                                design_1_auto_pc_1_wr_status_flags_ss |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               wpntr                                                                         |                                                                                       design_1_auto_pc_1_wr_bin_cntr |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             gntv_or_sync_fifo.mem                                                           |                                                                                            design_1_auto_pc_1_memory |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (gntv_or_sync_fifo.mem)                                                       |                                                                                            design_1_auto_pc_1_memory |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               gdm.dm_gen.dm                                                                 |                                                                                              design_1_auto_pc_1_dmem |      4(0.01%) |      0(0.00%) |  4(0.02%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             rstblk                                                                          |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               (rstblk)                                                                      |                                                                      design_1_auto_pc_1_reset_blk_ramfifo__xdcDup__2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                           |                                                                              design_1_auto_pc_1_xpm_cdc_async_rst__4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_data_inst                                                                     |                                                        design_1_auto_pc_1_axi_protocol_converter_v2_1_21_w_axi3_conv |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                                          |                                                                                              s00_couplers_imp_7HNO1D |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_us                                                                                             |                                                                                                   design_1_auto_us_0 |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                                                  design_1_auto_us_0_axi_dwidth_converter_v2_1_21_top |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                                          design_1_auto_us_0_axi_dwidth_converter_v2_1_21_axi_upsizer |    190(0.36%) |    166(0.31%) |  0(0.00%) |    24(0.14%) |    235(0.22%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                        |                                                     design_1_auto_us_0_axi_register_slice_v2_1_21_axi_register_slice |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                                                    |                                    design_1_auto_us_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |     36(0.07%) |     36(0.07%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_r_upsizer |     57(0.11%) |     57(0.11%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_READ.read_addr_inst                                                                       |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_a_upsizer |     53(0.10%) |     29(0.05%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_READ.read_addr_inst)                                                                   |                                                            design_1_auto_us_0_axi_dwidth_converter_v2_1_21_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                     |                                                            design_1_auto_us_0_generic_baseblocks_v2_1_0_command_fifo |     53(0.10%) |     29(0.05%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               si_register_slice_inst                                                                        |                                     design_1_auto_us_0_axi_register_slice_v2_1_21_axi_register_slice__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                                                  |                                                    design_1_auto_us_0_axi_register_slice_v2_1_21_axic_register_slice |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       s01_couplers                                                                                          |                                                                                             s01_couplers_imp_1W60HW0 |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_us                                                                                             |                                                                                                   design_1_auto_us_1 |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                                                  design_1_auto_us_1_axi_dwidth_converter_v2_1_21_top |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                   |                                                          design_1_auto_us_1_axi_dwidth_converter_v2_1_21_axi_upsizer |    195(0.37%) |    171(0.32%) |  0(0.00%) |    24(0.14%) |    171(0.16%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                              |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_w_upsizer |    100(0.19%) |    100(0.19%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               USE_WRITE.write_addr_inst                                                                     |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_a_upsizer |     60(0.11%) |     36(0.07%) |  0(0.00%) |    24(0.14%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (USE_WRITE.write_addr_inst)                                                                 |                                                            design_1_auto_us_1_axi_dwidth_converter_v2_1_21_a_upsizer |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_CMD_QUEUE.cmd_queue                                                                     |                                                            design_1_auto_us_1_generic_baseblocks_v2_1_0_command_fifo |     60(0.11%) |     36(0.07%) |  0(0.00%) |    24(0.14%) |     32(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               si_register_slice_inst                                                                        |                                                     design_1_auto_us_1_axi_register_slice_v2_1_21_axi_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                                                  |                                                    design_1_auto_us_1_axi_register_slice_v2_1_21_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       xbar                                                                                                  |                                                                                                      design_1_xbar_0 |    282(0.53%) |    279(0.52%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         inst                                                                                                |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_axi_crossbar |    282(0.53%) |    279(0.52%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           gen_samd.crossbar_samd                                                                            |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_crossbar |    282(0.53%) |    279(0.52%) |  0(0.00%) |     3(0.02%) |    329(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (gen_samd.crossbar_samd)                                                                        |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_crossbar |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             addr_arbiter_ar                                                                                 |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_addr_arbiter |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     54(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             addr_arbiter_aw                                                                                 |                                                                  design_1_xbar_0_axi_crossbar_v2_1_22_addr_arbiter_0 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     55(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_decerr_slave.decerr_slave_inst                                                              |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_decerr_slave |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                    |                                                                       design_1_xbar_0_axi_crossbar_v2_1_22_wdata_mux |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                         |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized0 |     50(0.09%) |     49(0.09%) |  0(0.00%) |     1(0.01%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                     |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized0 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                    design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized0_5 |      4(0.01%) |      3(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[0].reg_slice_mi                                                                |                                                        design_1_xbar_0_axi_register_slice_v2_1_21_axi_register_slice |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |    142(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               b.b_pipe                                                                                      |                                     design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1_3 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               r.r_pipe                                                                                      |                                     design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2_4 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |    136(0.13%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                    |                                                       design_1_xbar_0_axi_crossbar_v2_1_22_wdata_mux__parameterized0 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               gen_wmux.wmux_aw_fifo                                                                         |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized1 |     12(0.02%) |     11(0.02%) |  0(0.00%) |     1(0.01%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (gen_wmux.wmux_aw_fifo)                                                                     |                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                      design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized1 |      3(0.01%) |      2(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_master_slots[1].reg_slice_mi                                                                |                                                      design_1_xbar_0_axi_register_slice_v2_1_21_axi_register_slice_1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               b.b_pipe                                                                                      |                                       design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               r.r_pipe                                                                                      |                                       design_1_xbar_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                 |                                                                   design_1_xbar_0_axi_crossbar_v2_1_22_si_transactor |     25(0.05%) |     25(0.05%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                |                                                   design_1_xbar_0_axi_crossbar_v2_1_22_si_transactor__parameterized0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                  |                                                                        design_1_xbar_0_axi_crossbar_v2_1_22_splitter |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                  |                                                                    design_1_xbar_0_axi_crossbar_v2_1_22_wdata_router |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               wrouter_aw_fifo                                                                               |                                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo |     18(0.03%) |     17(0.03%) |  0(0.00%) |     1(0.01%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (wrouter_aw_fifo)                                                                           |                                                              design_1_xbar_0_axi_data_fifo_v2_1_20_axic_reg_srl_fifo |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                              |                                                      design_1_xbar_0_axi_data_fifo_v2_1_20_ndeep_srl__parameterized0 |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             splitter_aw_mi                                                                                  |                                                                      design_1_xbar_0_axi_crossbar_v2_1_22_splitter_2 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     hier_0                                                                                                  |                                                                                                    hier_0_imp_MHUNTD | 25791(48.48%) | 22684(42.64%) | 12(0.07%) | 3095(17.79%) | 33587(31.57%) | 17(12.14%) | 155(55.36%) |   6(2.73%) |
|       axi_dma_0                                                                                             |                                                                                                 design_1_axi_dma_0_0 |   1415(2.66%) |   1296(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |    2(0.71%) |   0(0.00%) |
|         U0                                                                                                  |                                                                                         design_1_axi_dma_0_0_axi_dma |   1415(2.66%) |   1296(2.44%) | 12(0.07%) |   107(0.61%) |   2094(1.97%) |   4(2.86%) |    2(0.71%) |   0(0.00%) |
|           (U0)                                                                                              |                                                                                         design_1_axi_dma_0_0_axi_dma |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                    |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     76(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                                                |                                                                               design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                         |                                                                             design_1_axi_dma_0_0_axi_dma_smple_sm_31 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                              |                                                                          design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                            |                                                                           design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                    |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |    104(0.10%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                                                |                                                                               design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                         |                                                                                design_1_axi_dma_0_0_axi_dma_smple_sm |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                              |                                                                          design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     35(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                            |                                                                           design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           I_AXI_DMA_REG_MODULE                                                                              |                                                                              design_1_axi_dma_0_0_axi_dma_reg_module |    152(0.29%) |    152(0.29%) |  0(0.00%) |     0(0.00%) |    265(0.25%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                   |                                                                                 design_1_axi_dma_0_0_axi_dma_lite_if |    121(0.23%) |    121(0.23%) |  0(0.00%) |     0(0.00%) |     85(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                          |                                                                                design_1_axi_dma_0_0_axi_dma_register |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                          |                                                                           design_1_axi_dma_0_0_axi_dma_register_s2mm |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     90(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           I_PRMRY_DATAMOVER                                                                                 |                                                                                   design_1_axi_dma_0_0_axi_datamover |   1204(2.26%) |   1085(2.04%) | 12(0.07%) |   107(0.61%) |   1611(1.51%) |   4(2.86%) |    2(0.71%) |   0(0.00%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    403(0.76%) |    368(0.69%) |  0(0.00%) |    35(0.20%) |    505(0.47%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                              |                                                                       design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     72(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                   |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     75(0.07%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                                               |                                                                             design_1_axi_dma_0_0_axi_datamover_rd_sf |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_DATA_FIFO                                                                                 |                                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                           |                                                                                    design_1_axi_dma_0_0_sync_fifo_fg |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                                   design_1_axi_dma_0_0_xpm_fifo_sync |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                                   design_1_axi_dma_0_0_xpm_fifo_base |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                 |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                                 design_1_axi_dma_0_0_xpm_memory_base |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         rdp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                             design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_30 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                               |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                                           |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_ADDR_CNTL                                                                                   |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |     54(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_ADDR_CNTL)                                                                               |                                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     48(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     31(0.06%) |      8(0.02%) |  0(0.00%) |    23(0.13%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                          |                                                           design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                                   design_1_axi_dma_0_0_srl_fifo_f_18 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                               design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                                   design_1_axi_dma_0_0_dynshreg_f_21 |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_CMD_STATUS                                                                                  |                                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_CMD_FIFO                                                                                  |                                                                           design_1_axi_dma_0_0_axi_datamover_fifo_16 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     65(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_MSTR_PCC                                                                                    |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    200(0.38%) |    200(0.38%) |  0(0.00%) |     0(0.00%) |    182(0.17%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_MSTR_PCC)                                                                                |                                                                               design_1_axi_dma_0_0_axi_datamover_pcc |    199(0.37%) |    199(0.37%) |  0(0.00%) |     0(0.00%) |    182(0.17%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_STRT_STRB_GEN                                                                             |                                                                         design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RD_DATA_CNTL                                                                                |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     60(0.11%) |     48(0.09%) |  0(0.00%) |    12(0.07%) |     43(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_RD_DATA_CNTL)                                                                            |                                                                       design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     23(0.04%) |     23(0.04%) |  0(0.00%) |     0(0.00%) |     37(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     38(0.07%) |     26(0.05%) |  0(0.00%) |    12(0.07%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     37(0.07%) |     25(0.05%) |  0(0.00%) |    12(0.07%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                        design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     19(0.04%) |      7(0.01%) |  0(0.00%) |    12(0.07%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RD_STATUS_CNTLR                                                                             |                                                                    design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RESET                                                                                       |                                                                          design_1_axi_dma_0_0_axi_datamover_reset_14 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                               |                                                                    design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    801(1.51%) |    717(1.35%) | 12(0.07%) |    72(0.41%) |   1106(1.04%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                         |                                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     80(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                           |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |    162(0.30%) |    150(0.28%) | 12(0.07%) |     0(0.00%) |    227(0.21%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                                       |                                                                         design_1_axi_dma_0_0_axi_datamover_indet_btt |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                       |                                                          design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     86(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_DATA_FIFO                                                                                 |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                               |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     28(0.05%) |     28(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                           |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     24(0.05%) |     24(0.05%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   2(1.43%) |    1(0.36%) |   0(0.00%) |
|                         rdp_inst                                                                            |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                          |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                              design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                            |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                          |                                                             design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     11(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                 design_1_axi_dma_0_0_xpm_fifo_rst_12 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_XD_FIFO                                                                                   |                                                      design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     64(0.12%) |     52(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     64(0.12%) |     52(0.10%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                                       |                                                                    design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     48(0.09%) |     36(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       xpm_fifo_base_inst                                                                    |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     48(0.09%) |     36(0.07%) | 12(0.07%) |     0(0.00%) |     62(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         (xpm_fifo_base_inst)                                                                |                                                                   design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_fwft.rdpp1_inst                                                                 |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         gen_sdpram.xpm_memory_base_inst                                                     |                                                                 design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |     12(0.02%) |      0(0.00%) | 12(0.07%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdp_inst                                                                            |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rdpp1_inst                                                                          |                                                                design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         rst_d1_inst                                                                         |                                                                                design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrp_inst                                                                            |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         wrpp1_inst                                                                          |                                                              design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         xpm_fifo_rst_inst                                                                   |                                                                                    design_1_axi_dma_0_0_xpm_fifo_rst |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                         |                                                                            design_1_axi_dma_0_0_axi_datamover_ibttcc |    167(0.31%) |    167(0.31%) |  0(0.00%) |     0(0.00%) |    254(0.24%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                        |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    213(0.40%) |    191(0.36%) |  0(0.00%) |    22(0.13%) |    190(0.18%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                                                    |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                          |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    181(0.34%) |    176(0.33%) |  0(0.00%) |     5(0.03%) |    176(0.17%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                                                      |                                                                      design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     83(0.16%) |     83(0.16%) |  0(0.00%) |     0(0.00%) |     71(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   I_MSSAI_SKID_BUF                                                                          |                                                                    design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     83(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   I_TSTRB_FIFO                                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     20(0.04%) |     15(0.03%) |  0(0.00%) |     5(0.03%) |     10(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     (I_TSTRB_FIFO)                                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                                                |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       I_SRL_FIFO_RBU_F                                                                      |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     18(0.03%) |     13(0.02%) |  0(0.00%) |     5(0.03%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         (I_SRL_FIFO_RBU_F)                                                                  |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                                             |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         DYNSHREG_F_I                                                                        |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized5 |      9(0.02%) |      4(0.01%) |  0(0.00%) |     5(0.03%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   SLICE_INSERTION                                                                           |                                                                             design_1_axi_dma_0_0_axi_datamover_slice |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_DRE_CNTL_FIFO                                                                             |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     31(0.06%) |     14(0.03%) |  0(0.00%) |    17(0.10%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (I_DRE_CNTL_FIFO)                                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     29(0.05%) |     12(0.02%) |  0(0.00%) |    17(0.10%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     25(0.05%) |      8(0.02%) |  0(0.00%) |    17(0.10%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_ADDR_CNTL                                                                                   |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     32(0.06%) |      9(0.02%) |  0(0.00%) |    23(0.13%) |     53(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_ADDR_CNTL)                                                                               |                                                         design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     47(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                              |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0.06%) |      8(0.02%) |  0(0.00%) |    23(0.13%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                                      design_1_axi_dma_0_0_srl_fifo_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0.06%) |      7(0.01%) |  0(0.00%) |    23(0.13%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                                      design_1_axi_dma_0_0_dynshreg_f |     25(0.05%) |      2(0.01%) |  0(0.00%) |    23(0.13%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_CMD_STATUS                                                                                  |                                                        design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0.04%) |     22(0.04%) |  0(0.00%) |     0(0.00%) |     97(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                          |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     34(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_CMD_FIFO                                                                                  |                                                                              design_1_axi_dma_0_0_axi_datamover_fifo |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_RESET                                                                                       |                                                                             design_1_axi_dma_0_0_axi_datamover_reset |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_S2MM_MMAP_SKID_BUF                                                                          |                                                                       design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     78(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_WR_DATA_CNTL                                                                                |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     83(0.16%) |     74(0.14%) |  0(0.00%) |     9(0.05%) |     66(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_WR_DATA_CNTL)                                                                            |                                                                       design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0.07%) |     26(0.05%) |  0(0.00%) |     9(0.05%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0.06%) |     25(0.05%) |  0(0.00%) |     9(0.05%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     17(0.03%) |      8(0.02%) |  0(0.00%) |     9(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               I_WR_STATUS_CNTLR                                                                             |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     54(0.10%) |     36(0.07%) |  0(0.00%) |    18(0.10%) |     58(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (I_WR_STATUS_CNTLR)                                                                         |                                                                    design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |     43(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                             |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     30(0.06%) |     14(0.03%) |  0(0.00%) |    16(0.09%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     29(0.05%) |     13(0.02%) |  0(0.00%) |    16(0.09%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                         design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0.04%) |      7(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 I_WRESP_STATUS_FIFO                                                                         |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     19(0.04%) |     17(0.03%) |  0(0.00%) |     2(0.01%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (I_WRESP_STATUS_FIFO)                                                                     |                                                              design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                  |                                                                      design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     I_SRL_FIFO_RBU_F                                                                        |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     15(0.03%) |     13(0.02%) |  0(0.00%) |     2(0.01%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       (I_SRL_FIFO_RBU_F)                                                                    |                                                                  design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                                               |                                                           design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       DYNSHREG_F_I                                                                          |                                                                      design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0.01%) |      2(0.01%) |  0(0.00%) |     2(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           I_RST_MODULE                                                                                      |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |     38(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (I_RST_MODULE)                                                                                  |                                                                              design_1_axi_dma_0_0_axi_dma_rst_module |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                                                      |                                                                                   design_1_axi_dma_0_0_axi_dma_reset |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                                                      |                                                                                 design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             REG_HRD_RST                                                                                     |                                                                                        design_1_axi_dma_0_0_cdc_sync |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             REG_HRD_RST_OUT                                                                                 |                                                                                      design_1_axi_dma_0_0_cdc_sync_2 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       myproject_axi_0                                                                                       |                                                                                           design_1_myproject_axi_0_0 | 24376(45.82%) | 21388(40.20%) |  0(0.00%) | 2988(17.17%) | 31493(29.60%) |  13(9.29%) | 153(54.64%) |   6(2.73%) |
|         inst                                                                                                |                                                                             design_1_myproject_axi_0_0_myproject_axi | 24376(45.82%) | 21388(40.20%) |  0(0.00%) | 2988(17.17%) | 31493(29.60%) |  13(9.29%) | 153(54.64%) |   6(2.73%) |
|           (inst)                                                                                            |                                                                             design_1_myproject_axi_0_0_myproject_axi |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           Loop_1_proc604_U0                                                                                 |                                                                            design_1_myproject_axi_0_0_Loop_1_proc604 |    478(0.90%) |    478(0.90%) |  0(0.00%) |     0(0.00%) |    591(0.56%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (Loop_1_proc604_U0)                                                                             |                                                                            design_1_myproject_axi_0_0_Loop_1_proc604 |    293(0.55%) |    293(0.55%) |  0(0.00%) |     0(0.00%) |    325(0.31%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_ashr_54ns_32ns_54_2_1_U2                                                          |                                                       design_1_myproject_axi_0_0_myproject_axi_ashr_54ns_32ns_54_2_1 |    105(0.20%) |    105(0.20%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_fpext_32ns_64_3_1_U1                                                              |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |    130(0.12%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (myproject_axi_fpext_32ns_64_3_1_U1)                                                          |                                                           design_1_myproject_axi_0_0_myproject_axi_fpext_32ns_64_3_1 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     97(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               myproject_axi_ap_fpext_1_no_dsp_32_u                                                          |                                                        design_1_myproject_axi_0_0_myproject_axi_ap_fpext_1_no_dsp_32 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 U0                                                                                          |                                                                    design_1_myproject_axi_0_0_floating_point_v7_1_10 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   i_synth                                                                                   |                                                                design_1_myproject_axi_0_0_floating_point_v7_1_10_viv |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     FLT_TO_FLT_OP.SPD.OP                                                                    |                                                                           design_1_myproject_axi_0_0_flt_to_flt_conv |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       EXP                                                                                   |                                                                       design_1_myproject_axi_0_0_flt_to_flt_conv_exp |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                         COND_DET                                                                            |                                                                            design_1_myproject_axi_0_0_special_detect |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                      |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             (MANT_CARRY.MANT_ALL_ZERO_DET)                                                  |                                                                             design_1_myproject_axi_0_0_compare_eq_im |      4(0.01%) |      4(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                             CARRY_ZERO_DET                                                                  |                                                                               design_1_myproject_axi_0_0_carry_chain |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                       OUTPUT                                                                                |                                                                                design_1_myproject_axi_0_0_flt_dec_op |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_in_data_U                                                                         |                                                         design_1_myproject_axi_0_0_regslice_both__parameterized0_494 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                  design_1_myproject_axi_0_0_ibuf__parameterized0_498 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                  design_1_myproject_axi_0_0_obuf__parameterized0_499 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_in_last_V_U                                                                       |                                                                         design_1_myproject_axi_0_0_regslice_both_495 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                                  design_1_myproject_axi_0_0_ibuf_496 |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                                  design_1_myproject_axi_0_0_obuf_497 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           Loop_2_proc_U0                                                                                    |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    427(0.80%) |    427(0.80%) |  0(0.00%) |     0(0.00%) |    401(0.38%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (Loop_2_proc_U0)                                                                                |                                                                               design_1_myproject_axi_0_0_Loop_2_proc |    244(0.46%) |    244(0.46%) |  0(0.00%) |     0(0.00%) |    265(0.25%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_lshr_32ns_32ns_32_2_1_U1746                                                       |                                                       design_1_myproject_axi_0_0_myproject_axi_lshr_32ns_32ns_32_2_1 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             myproject_axi_shl_64ns_32ns_64_2_1_U1747                                                        |                                                        design_1_myproject_axi_0_0_myproject_axi_shl_64ns_32ns_64_2_1 |     75(0.14%) |     75(0.14%) |  0(0.00%) |     0(0.00%) |     32(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_out_data_U                                                                        |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     68(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (regslice_both_out_data_U)                                                                    |                                                             design_1_myproject_axi_0_0_regslice_both__parameterized0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                      design_1_myproject_axi_0_0_ibuf__parameterized0 |     40(0.08%) |     40(0.08%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                      design_1_myproject_axi_0_0_obuf__parameterized0 |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             regslice_both_out_last_V_U                                                                      |                                                                             design_1_myproject_axi_0_0_regslice_both |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               ibuf_inst                                                                                     |                                                                                      design_1_myproject_axi_0_0_ibuf |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               obuf_inst                                                                                     |                                                                                      design_1_myproject_axi_0_0_obuf |      3(0.01%) |      3(0.01%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           in_local_V_data_0_V_U                                                                             |                                                                        design_1_myproject_axi_0_0_fifo_w16_d1024_A_x |     67(0.13%) |     67(0.13%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           in_local_V_data_1_V_U                                                                             |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_x_0 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           in_local_V_data_2_V_U                                                                             |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_x_1 |     68(0.13%) |     68(0.13%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           is_last_0_i_loc_c_U                                                                               |                                                                              design_1_myproject_axi_0_0_fifo_w1_d3_A |      9(0.02%) |      8(0.02%) |  0(0.00%) |     1(0.01%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             (is_last_0_i_loc_c_U)                                                                           |                                                                              design_1_myproject_axi_0_0_fifo_w1_d3_A |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             U_fifo_w1_d3_A_ram                                                                              |                                                                     design_1_myproject_axi_0_0_fifo_w1_d3_A_shiftReg |      3(0.01%) |      2(0.01%) |  0(0.00%) |     1(0.01%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           myproject_U0                                                                                      |                                                                                 design_1_myproject_axi_0_0_myproject | 23192(43.59%) | 20205(37.98%) |  0(0.00%) | 2987(17.17%) | 30229(28.41%) |  13(9.29%) | 149(53.21%) |   6(2.73%) |
|             (myproject_U0)                                                                                  |                                                                                 design_1_myproject_axi_0_0_myproject |     99(0.19%) |     99(0.19%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0                             |                        design_1_myproject_axi_0_0_clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_s |     27(0.05%) |     27(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0                             |                        design_1_myproject_axi_0_0_clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_s |     26(0.05%) |     26(0.05%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0                             |                        design_1_myproject_axi_0_0_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |     19(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0)                         |                        design_1_myproject_axi_0_0_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78                |                      design_1_myproject_axi_0_0_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0                              |                         design_1_myproject_axi_0_0_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     21(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0)                          |                         design_1_myproject_axi_0_0_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46                 |                       design_1_myproject_axi_0_0_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     17(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0                          |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s |   1330(2.50%) |   1073(2.02%) |  0(0.00%) |   257(1.48%) |   3267(3.07%) |   0(0.00%) |    2(0.71%) |   1(0.45%) |
|               (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0)                      |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_s |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |    280(0.26%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483             |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s |   1316(2.47%) |   1059(1.99%) |  0(0.00%) |   257(1.48%) |   2987(2.81%) |   0(0.00%) |    2(0.71%) |   1(0.45%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483)         |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s |     94(0.18%) |     94(0.18%) |  0(0.00%) |     0(0.00%) |   2667(2.51%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret5_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s_fu_853                 |                                design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config14_s |    256(0.48%) |      0(0.00%) |  0(0.00%) |   256(1.47%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_0_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_430 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_493 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_10_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_431 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_492 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_11_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_432 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_491 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_12_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_433 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_490 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_13_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_434 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_489 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_14_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_435 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_488 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_15_U                                                                |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_436 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_487 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_1_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_437 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_486 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_2_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_438 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_485 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_3_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_439 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_484 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_4_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_440 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_483 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_5_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_441 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_482 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_6_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_442 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_481 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_7_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_443 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_480 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_8_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_444 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_479 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_0_9_U                                                                 |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_445 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_478 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_0_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_446 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_477 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_10_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_447 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_476 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_11_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_448 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_475 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_12_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_449 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_474 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_13_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_450 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_473 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_14_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_451 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_472 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_15_U                                                             |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_452 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_471 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_1_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_453 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_470 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_2_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_454 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_469 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_3_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_455 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_468 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_4_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_456 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_467 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_5_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_457 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_466 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_6_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_458 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_465 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_7_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_459 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_464 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_8_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_460 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_463 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1478_9_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_461 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_462 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557          |                   design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0 |    966(1.82%) |    965(1.81%) |  0(0.00%) |     1(0.01%) |    320(0.30%) |   0(0.00%) |    2(0.71%) |   1(0.45%) |
|                   (grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557)      |                   design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0 |    956(1.80%) |    955(1.80%) |  0(0.00%) |     1(0.01%) |    320(0.30%) |   0(0.00%) |    0(0.00%) |   1(0.45%) |
|                   outidx_U                                                                                  |            design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx_rom_U    |        design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx_rom |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                   w14_V_U                                                                                   |             design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V_rom_U     |         design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_w14_V_rom |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0                          |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s |   2182(4.10%) |   1925(3.62%) |  0(0.00%) |   257(1.48%) |   3716(3.49%) |   1(0.71%) |    1(0.36%) |   1(0.45%) |
|               (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0)                      |                     design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_s |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |    276(0.26%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491             |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s |   2171(4.08%) |   1914(3.60%) |  0(0.00%) |   257(1.48%) |   3440(3.23%) |   1(0.71%) |    1(0.36%) |   1(0.45%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491)         |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s |     96(0.18%) |     96(0.18%) |  0(0.00%) |     0(0.00%) |   2667(2.51%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret4_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_873                 |                                design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s |    256(0.48%) |      0(0.00%) |  0(0.00%) |   256(1.47%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_366 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_429 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_10_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_367 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_428 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_11_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_368 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_427 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_12_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_369 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_426 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_13_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_370 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_425 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_14_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_371 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_424 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_15_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_372 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_423 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_373 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_422 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_374 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_421 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_375 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_420 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_376 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_419 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_377 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_418 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_378 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_417 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_379 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_416 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_8_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_380 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_415 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_0_9_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_381 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_414 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_382 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_413 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_10_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_383 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_412 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_11_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_384 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_411 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_12_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_385 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_410 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_13_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_386 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_409 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_14_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_387 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_408 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_15_U                                                              |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_388 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_407 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_389 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_406 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_390 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_405 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_391 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_404 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_392 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_403 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_393 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_402 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_394 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_401 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_395 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_400 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_8_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_396 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_399 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_1_1_9_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_397 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_398 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577                                |                                         design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1 |   1819(3.42%) |   1818(3.42%) |  0(0.00%) |     1(0.01%) |    773(0.73%) |   1(0.71%) |    1(0.36%) |   1(0.45%) |
|                   (grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577)                            |                                         design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1 |   1730(3.25%) |   1729(3.25%) |  0(0.00%) |     1(0.01%) |    773(0.73%) |   0(0.00%) |    0(0.00%) |   1(0.45%) |
|                   myproject_axi_mux_83_16_1_1_U666                                                          |                                                               design_1_myproject_axi_0_0_myproject_axi_mux_83_16_1_1 |     79(0.15%) |     79(0.15%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   outidx2_U                                                                                 |                                 design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2_rom_U                         |                             design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2_rom |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                   w10_V_U                                                                                   |                                   design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V_rom_U                           |                               design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_w10_V_rom |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                            |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s |    678(1.27%) |    579(1.09%) |  0(0.00%) |    99(0.57%) |   1177(1.11%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|               (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0)                        |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     76(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s |    657(1.23%) |    558(1.05%) |  0(0.00%) |    99(0.57%) |   1101(1.03%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s |     98(0.18%) |     98(0.18%) |  0(0.00%) |     0(0.00%) |    793(0.75%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229                   |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s |     97(0.18%) |      1(0.01%) |  0(0.00%) |    96(0.55%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_0_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_354 |     17(0.03%) |      1(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_365 |     17(0.03%) |      1(0.01%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_355 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_364 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_356 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_363 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_357 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_362 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_358 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_361 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_2_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_359 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_360 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167           |                    design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 |    463(0.87%) |    460(0.86%) |  0(0.00%) |     3(0.02%) |    308(0.29%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|                   (grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167)       |                    design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 |    457(0.86%) |    454(0.85%) |  0(0.00%) |     3(0.02%) |    306(0.29%) |   0(0.00%) |    0(0.00%) |   1(0.45%) |
|                   outidx7_U                                                                                 |            design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7_rom_U    |        design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7_rom |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   w2_V_U                                                                                    |               design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V_rom_U       |           design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_w2_V_rom |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                            |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s |   1254(2.36%) |   1186(2.23%) |  0(0.00%) |    68(0.39%) |   1792(1.68%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|               (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)                        |                       design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |     88(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179              |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s |   1239(2.33%) |   1171(2.20%) |  0(0.00%) |    68(0.39%) |   1704(1.60%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179)          |                     design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s |     99(0.19%) |     99(0.19%) |  0(0.00%) |     0(0.00%) |    937(0.88%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297                   |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s |     65(0.12%) |      1(0.01%) |  0(0.00%) |    64(0.37%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_0_U                                                               |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW |      9(0.02%) |      1(0.01%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_353 |      9(0.02%) |      1(0.01%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_340 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_352 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_341 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_351 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_342 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_350 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_343 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_349 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_344 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_348 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_345 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_347 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_3_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_346 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217                                  |                                           design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 |   1077(2.02%) |   1073(2.02%) |  0(0.00%) |     4(0.02%) |    767(0.72%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|                   (grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217)                              |                                           design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0 |   1068(2.01%) |   1064(2.00%) |  0(0.00%) |     4(0.02%) |    764(0.72%) |   0(0.00%) |    0(0.00%) |   1(0.45%) |
|                   outidx6_U                                                                                 |                                   design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6 |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6_rom_U                           |                               design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6_rom |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   w5_V_U                                                                                    |                                      design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V_rom_U                              |                                  design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_w5_V_rom |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0                           |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s |   1872(3.52%) |   1743(3.28%) |  0(0.00%) |   129(0.74%) |   2583(2.43%) |   1(0.71%) |    1(0.36%) |   1(0.45%) |
|               (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0)                       |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_s |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |    148(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299             |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s |   1860(3.50%) |   1731(3.25%) |  0(0.00%) |   129(0.74%) |   2435(2.29%) |   1(0.71%) |    1(0.36%) |   1(0.45%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299)         |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s |    101(0.19%) |    101(0.19%) |  0(0.00%) |     0(0.00%) |   1514(1.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529                   |                                  design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s |    129(0.24%) |      1(0.01%) |  0(0.00%) |   128(0.74%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_0_U                                                               |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew |      9(0.02%) |      1(0.01%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_339 |      9(0.02%) |      1(0.01%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_310 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_338 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_311 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_337 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_312 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_336 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_313 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_335 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_314 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_334 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_315 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_333 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_0_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_316 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_332 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_317 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_331 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_318 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_330 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_319 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_329 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_320 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_328 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_321 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_327 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_322 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_326 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_323 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_325 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_4_1_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_324 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377                  |                           design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |   1631(3.07%) |   1630(3.06%) |  0(0.00%) |     1(0.01%) |    921(0.87%) |   1(0.71%) |    1(0.36%) |   1(0.45%) |
|                   (grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377)              |                           design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 |   1510(2.84%) |   1509(2.84%) |  0(0.00%) |     1(0.01%) |    921(0.87%) |   0(0.00%) |    0(0.00%) |   1(0.45%) |
|                   myproject_axi_mux_164_16_1_1_U362                                                         |                                                              design_1_myproject_axi_0_0_myproject_axi_mux_164_16_1_1 |    111(0.21%) |    111(0.21%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   outidx4_U                                                                                 |                   design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4_rom_U           |               design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4_rom |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                   w8_V_U                                                                                    |                      design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|                     dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V_rom_U              |                  design_1_myproject_axi_0_0_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V_rom |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0                           |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s |    790(1.48%) |    533(1.00%) |  0(0.00%) |   257(1.48%) |   1727(1.62%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|               (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0)                       |                      design_1_myproject_axi_0_0_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_s |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |    156(0.15%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267             |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s |    772(1.45%) |    515(0.97%) |  0(0.00%) |   257(1.48%) |   1571(1.48%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|                 (grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267)         |                    design_1_myproject_axi_0_0_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s |     99(0.19%) |     99(0.19%) |  0(0.00%) |     0(0.00%) |   1515(1.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 call_ret_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config18_s_fu_451                   |                                 design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config18_s |    256(0.48%) |      0(0.00%) |  0(0.00%) |   256(1.47%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_0_U                                                               |          design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_309 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_280 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_308 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_281 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_307 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_282 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_306 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_283 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_305 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_284 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_304 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_285 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_303 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_0_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_286 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_302 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_0_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_287 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_301 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_1_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_288 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_300 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_2_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_289 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_299 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_3_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_290 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_298 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_4_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_291 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_297 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_5_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_292 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_296 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_6_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_293 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U | design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_295 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   line_buffer_Array_V_5_1_7_U                                                               |      design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_294 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                     shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U |     design_1_myproject_axi_0_0_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300         |                  design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0 |    418(0.79%) |    417(0.78%) |  0(0.00%) |     1(0.01%) |     56(0.05%) |   0(0.00%) |    1(0.36%) |   1(0.45%) |
|                   (grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300)     |                  design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0 |    410(0.77%) |    409(0.77%) |  0(0.00%) |     1(0.01%) |     56(0.05%) |   0(0.00%) |    0(0.00%) |   1(0.45%) |
|                   w18_V_U                                                                                   |            design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|                     dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V_rom_U    |        design_1_myproject_axi_0_0_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V_rom |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer10_out_V_data_0_V_U                                                                        |                                                                            design_1_myproject_axi_0_0_fifo_w16_d64_A |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_0_V_U)                                                                    |                                                                            design_1_myproject_axi_0_0_fifo_w16_d64_A |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_279 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_1_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_3 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_1_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_3 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_278 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_2_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_4 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_2_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_4 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_277 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_3_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_5 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_3_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_5 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_276 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_4_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_6 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_4_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_6 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_275 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_5_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_7 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_5_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_7 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_274 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_6_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_8 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_6_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_8 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_273 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer10_out_V_data_7_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_9 |     50(0.09%) |     18(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer10_out_V_data_7_V_U)                                                                    |                                                                          design_1_myproject_axi_0_0_fifo_w16_d64_A_9 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_272 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_0_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_10 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_0_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_10 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_271 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_1_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_11 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_1_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_11 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_270 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_2_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_12 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_2_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_12 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_269 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_3_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_13 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_3_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_13 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_268 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_4_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_14 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_4_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_14 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_267 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_5_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_15 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_5_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_15 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_266 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_6_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_16 |     48(0.09%) |     16(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_6_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_16 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_265 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer11_out_V_data_7_V_U                                                                        |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_17 |     49(0.09%) |     17(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer11_out_V_data_7_V_U)                                                                    |                                                                         design_1_myproject_axi_0_0_fifo_w16_d64_A_17 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_264 |     37(0.07%) |      5(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer12_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w16_d256_A |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_18 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_19 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_20 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_21 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_22 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_23 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer12_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_24 |     52(0.10%) |     52(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_25 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_10_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_26 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_11_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_27 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_12_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_28 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_13_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_29 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_14_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_30 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_15_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_31 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_32 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_33 |    185(0.35%) |    185(0.35%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_34 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_35 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_36 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_37 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_38 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_8_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_39 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer13_out_V_data_9_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_40 |     53(0.10%) |     53(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_41 |     43(0.08%) |     43(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_42 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_43 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer14_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_44 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_45 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_46 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_47 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer15_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_48 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_0_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1024_A |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_49 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_50 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer16_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_51 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_52 |     57(0.11%) |     57(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_53 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_54 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_55 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_56 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_57 |     56(0.11%) |     56(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_58 |     57(0.11%) |     57(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer17_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_59 |     57(0.11%) |     57(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer18_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_60 |     58(0.11%) |     58(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy1_V_data_0_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_61 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy1_V_data_1_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_62 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy1_V_data_2_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_63 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy1_V_data_3_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_64 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy2_V_data_0_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_65 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy2_V_data_1_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_66 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy2_V_data_2_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_67 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer20_cpy2_V_data_3_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1024_A_68 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_0_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_69 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_1_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_70 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_2_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_71 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_3_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_72 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_4_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_73 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_5_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_74 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_6_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_75 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy1_V_data_7_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_76 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_0_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_77 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_1_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_78 |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_2_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_79 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_3_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_80 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_4_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_81 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_5_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_82 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_6_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_83 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer21_cpy2_V_data_7_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d256_A_84 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer22_out_V_data_0_V_U                                                                        |                                                                          design_1_myproject_axi_0_0_fifo_w16_d1156_A |     79(0.15%) |     79(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer22_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1156_A_85 |     78(0.15%) |     78(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer22_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d1156_A_86 |     79(0.15%) |     79(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer23_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w16_d324_A |     63(0.12%) |     63(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d324_A_87 |     63(0.12%) |     63(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d324_A_88 |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer23_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d324_A_89 |     61(0.11%) |     61(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_0_V_U                                                                        |                                                                           design_1_myproject_axi_0_0_fifo_w16_d100_A |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_1_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_90 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_2_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_91 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_3_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_92 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_4_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_93 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_5_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_94 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_6_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_95 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer24_out_V_data_7_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_96 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_0_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_97 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_10_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_98 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_11_V_U                                                                       |                                                                        design_1_myproject_axi_0_0_fifo_w16_d100_A_99 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_12_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_100 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_13_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_101 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_14_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_102 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_15_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_103 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_104 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_105 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_106 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_107 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_108 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_109 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_110 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_8_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_111 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer25_out_V_data_9_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d100_A_112 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     57(0.05%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_0_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_113 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_10_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_114 |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_11_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_115 |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_12_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_116 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_13_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_117 |     66(0.12%) |     66(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_14_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_118 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_15_V_U                                                                       |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_119 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_1_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_120 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_2_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_121 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_3_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_122 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_4_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_123 |     62(0.12%) |     62(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_5_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_124 |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_6_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_125 |     65(0.12%) |     65(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_7_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_126 |     66(0.12%) |     66(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_8_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_127 |     65(0.12%) |     65(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer26_out_V_data_9_V_U                                                                        |                                                                       design_1_myproject_axi_0_0_fifo_w16_d324_A_128 |     64(0.12%) |     64(0.12%) |  0(0.00%) |     0(0.00%) |     63(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer27_out_V_data_0_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_129 |     78(0.15%) |     78(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_1_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_130 |     79(0.15%) |     79(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_2_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_131 |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_3_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_132 |     78(0.15%) |     78(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_4_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_133 |     78(0.15%) |     78(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_5_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_134 |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_6_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_135 |     80(0.15%) |     80(0.15%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer27_out_V_data_7_V_U                                                                        |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1156_A_136 |     77(0.14%) |     77(0.14%) |  0(0.00%) |     0(0.00%) |     69(0.06%) |   1(0.71%) |    0(0.00%) |   0(0.00%) |
|             layer2_out_V_data_0_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_137 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_1_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_138 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_2_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_139 |     54(0.10%) |     54(0.10%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer2_out_V_data_3_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_140 |     55(0.10%) |     55(0.10%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_0_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_141 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_1_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_142 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_2_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_143 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer3_out_V_data_3_V_U                                                                         |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_144 |     59(0.11%) |     59(0.11%) |  0(0.00%) |     0(0.00%) |     66(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_145 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_146 |     50(0.09%) |     50(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_147 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer4_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_148 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_149 |     43(0.08%) |     43(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_150 |     45(0.08%) |     45(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_151 |     44(0.08%) |     44(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_152 |     43(0.08%) |     43(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_4_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_153 |     43(0.08%) |     43(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_5_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_154 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_6_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_155 |     43(0.08%) |     43(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer5_out_V_data_7_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_156 |     43(0.08%) |     43(0.08%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_0_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_157 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_1_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_158 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_2_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_159 |     49(0.09%) |     49(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_3_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_160 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_4_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_161 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_5_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_162 |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_6_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_163 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer6_out_V_data_7_V_U                                                                         |                                                                       design_1_myproject_axi_0_0_fifo_w16_d256_A_164 |     47(0.09%) |     47(0.09%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             layer7_out_V_data_0_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_165 |     57(0.11%) |     25(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_0_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_165 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_263 |     44(0.08%) |     12(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_1_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_166 |     57(0.11%) |     25(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_1_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_166 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_262 |     44(0.08%) |     12(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_2_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_167 |     57(0.11%) |     25(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_2_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_167 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_261 |     44(0.08%) |     12(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_3_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_168 |     58(0.11%) |     26(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_3_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_168 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_260 |     44(0.08%) |     12(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_4_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_169 |     56(0.11%) |     24(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_4_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_169 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_259 |     43(0.08%) |     11(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_5_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_170 |     57(0.11%) |     25(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_5_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_170 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_258 |     43(0.08%) |     11(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_6_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_171 |     58(0.11%) |     26(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_6_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_171 |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_257 |     44(0.08%) |     12(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer7_out_V_data_7_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_172 |     57(0.11%) |     25(0.05%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer7_out_V_data_7_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_172 |     14(0.03%) |     14(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_256 |     44(0.08%) |     12(0.02%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_0_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_173 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_0_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_173 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_255 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_10_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_174 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_10_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_174 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_254 |     37(0.07%) |      5(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_11_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_175 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_11_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_175 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_253 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_12_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_176 |     46(0.09%) |     14(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_12_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_176 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_252 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_13_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_177 |     46(0.09%) |     14(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_13_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_177 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_251 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_14_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_178 |     46(0.09%) |     14(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_14_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_178 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_250 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_15_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_179 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_15_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_179 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_249 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_1_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_180 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_1_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_180 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_248 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_2_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_181 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_2_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_181 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_247 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_3_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_182 |     46(0.09%) |     14(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_3_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_182 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_246 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_4_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_183 |     46(0.09%) |     14(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_4_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_183 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_245 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_5_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_184 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_5_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_184 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_244 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_6_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_185 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_6_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_185 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_243 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_7_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_186 |     47(0.09%) |     15(0.03%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_7_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_186 |     13(0.02%) |     13(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_242 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_8_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_187 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_8_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_187 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_241 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer8_out_V_data_9_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_188 |     45(0.08%) |     13(0.02%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer8_out_V_data_9_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_188 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_240 |     35(0.07%) |      3(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_0_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_189 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_0_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_189 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_239 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_10_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_190 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_10_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_190 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_238 |     37(0.07%) |      5(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_11_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_191 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_11_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_191 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_237 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_12_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_192 |     53(0.10%) |     21(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_12_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_192 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_236 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_13_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_193 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_13_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_193 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_235 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_14_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_194 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_14_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_194 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_234 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_15_V_U                                                                        |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_195 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_15_V_U)                                                                    |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_195 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_233 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_1_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_196 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_1_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_196 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_232 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_2_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_197 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_2_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_197 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_231 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_3_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_198 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_3_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_198 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_230 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_4_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_199 |     53(0.10%) |     21(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_4_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_199 |     18(0.03%) |     18(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_229 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_5_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_200 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_5_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_200 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_228 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_6_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_201 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_6_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_201 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_227 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_7_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_202 |     51(0.10%) |     19(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_7_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_202 |     16(0.03%) |     16(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_226 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_8_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_203 |     52(0.10%) |     20(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_8_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_203 |     17(0.03%) |     17(0.03%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                               design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg_225 |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             layer9_out_V_data_9_V_U                                                                         |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_204 |     53(0.10%) |     21(0.04%) |  0(0.00%) |    32(0.18%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (layer9_out_V_data_9_V_U)                                                                     |                                                                        design_1_myproject_axi_0_0_fifo_w16_d64_A_204 |     19(0.04%) |     19(0.04%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               U_fifo_w16_d64_A_ram                                                                          |                                                                   design_1_myproject_axi_0_0_fifo_w16_d64_A_shiftReg |     36(0.07%) |      4(0.01%) |  0(0.00%) |    32(0.18%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0                          |                     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s |    558(1.05%) |    494(0.93%) |  0(0.00%) |    64(0.37%) |    787(0.74%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0)                      |                     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s |    492(0.92%) |    492(0.92%) |  0(0.00%) |     0(0.00%) |    723(0.68%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_6_0_0_U                                                                   |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_224 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_6_0_1_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_219 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_223 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_6_0_2_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_220 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_222 |     16(0.03%) |      0(0.00%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_6_0_3_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_221 |     19(0.04%) |      3(0.01%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U     |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core |     19(0.04%) |      3(0.01%) |  0(0.00%) |    16(0.09%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0                          |                     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s |    876(1.65%) |    812(1.53%) |  0(0.00%) |    64(0.37%) |   1311(1.23%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0)                      |                     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s |    811(1.52%) |    811(1.52%) |  0(0.00%) |     0(0.00%) |   1183(1.11%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_0_U                                                                   |          design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_218 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_1_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_205 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_217 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_2_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_206 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_216 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_3_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_207 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_215 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_4_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_208 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_214 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_5_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_209 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_213 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_6_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_210 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     | design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_212 |      8(0.02%) |      0(0.00%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               line_buffer_Array_V_7_0_7_U                                                                   |      design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_211 |     12(0.02%) |      4(0.01%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U     |     design_1_myproject_axi_0_0_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core |     12(0.02%) |      4(0.01%) |  0(0.00%) |     8(0.05%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0                           |                      design_1_myproject_axi_0_0_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_s |    197(0.37%) |    197(0.37%) |  0(0.00%) |     0(0.00%) |    530(0.50%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0                            |                       design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_s |     72(0.14%) |     72(0.14%) |  0(0.00%) |     0(0.00%) |    148(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                             |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s |     71(0.13%) |     71(0.13%) |  0(0.00%) |     0(0.00%) |    150(0.14%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0                            |                       design_1_myproject_axi_0_0_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_s |     96(0.18%) |     96(0.18%) |  0(0.00%) |     0(0.00%) |    274(0.26%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                             |                        design_1_myproject_axi_0_0_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s |    109(0.20%) |    109(0.20%) |  0(0.00%) |     0(0.00%) |    276(0.26%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0                                         |                                    design_1_myproject_axi_0_0_resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_s |    678(1.27%) |    678(1.27%) |  0(0.00%) |     0(0.00%) |   1103(1.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0                                         |                                    design_1_myproject_axi_0_0_resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_s |    584(1.10%) |    584(1.10%) |  0(0.00%) |     0(0.00%) |   1069(1.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0                                  |                             design_1_myproject_axi_0_0_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|             start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0_U                 |             design_1_myproject_axi_0_0_start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0_U                 |             design_1_myproject_axi_0_0_start_for_clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0_U                 |             design_1_myproject_axi_0_0_start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0 |      9(0.02%) |      9(0.02%) |  0(0.00%) |     0(0.00%) |      7(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0_U                  |              design_1_myproject_axi_0_0_start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0 |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |      8(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14ceu_U              |          design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14ceu |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10cdu_U              |          design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10cdu |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_U                |            design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U                |            design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0_U               |           design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0_U               |           design_1_myproject_axi_0_0_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4b9t_U              |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4b9t |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7cbu_U              |          design_1_myproject_axi_0_0_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7cbu |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0_U               |           design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0_U                |            design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U                 |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0_U                |            design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U                 |             design_1_myproject_axi_0_0_start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0_U                             |                         design_1_myproject_axi_0_0_start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0_U                             |                         design_1_myproject_axi_0_0_start_for_resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0_U                      |                  design_1_myproject_axi_0_0_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0 |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2cau_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2cau |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config2ccu_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config2ccu |      6(0.01%) |      6(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config2cfu_U              |          design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config2cfu |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0_U                        |                    design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_U                        |                    design_1_myproject_axi_0_0_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0                         |                    design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_s |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0                         |                    design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_s |     67(0.13%) |     67(0.13%) |  0(0.00%) |     0(0.00%) |     31(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0                         |                    design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_s |     48(0.09%) |     48(0.09%) |  0(0.00%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0                         |                    design_1_myproject_axi_0_0_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_s |    103(0.19%) |    103(0.19%) |  0(0.00%) |     0(0.00%) |     36(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0                                    |                               design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_s |    189(0.36%) |    189(0.36%) |  0(0.00%) |     0(0.00%) |     26(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0                                    |                               design_1_myproject_axi_0_0_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_s |     41(0.08%) |     41(0.08%) |  0(0.00%) |     0(0.00%) |     31(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           out_local_V_data_0_V_U                                                                            |                                                                      design_1_myproject_axi_0_0_fifo_w16_d1024_A_x_2 |     60(0.11%) |     60(0.11%) |  0(0.00%) |     0(0.00%) |     60(0.06%) |   0(0.00%) |    1(0.36%) |   0(0.00%) |
|           start_for_Loop_2_proc_U0_U                                                                        |                                                                  design_1_myproject_axi_0_0_start_for_Loop_2_proc_U0 |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           start_for_myproject_U0_U                                                                          |                                                                    design_1_myproject_axi_0_0_start_for_myproject_U0 |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     processing_system7_0                                                                                    |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       (processing_system7_0)                                                                                |                                                                                      design_1_processing_system7_0_0 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       inst                                                                                                  |                                           design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      0(0.00%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     ps7_0_axi_periph                                                                                        |                                                                                          design_1_ps7_0_axi_periph_0 |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       s00_couplers                                                                                          |                                                                                              s00_couplers_imp_UYSKKA |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         auto_pc                                                                                             |                                                                                                   design_1_auto_pc_0 |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           inst                                                                                              |                                             design_1_auto_pc_0_axi_protocol_converter_v2_1_21_axi_protocol_converter |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                            |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s |    352(0.66%) |    293(0.55%) |  0(0.00%) |    59(0.34%) |    444(0.42%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                                        |                                                                design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               RD.ar_channel_0                                                                               |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel |     81(0.15%) |     81(0.15%) |  0(0.00%) |     0(0.00%) |     81(0.08%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (RD.ar_channel_0)                                                                           |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_ar_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     12(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ar_cmd_fsm_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm |     35(0.07%) |     35(0.07%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                            |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 |     46(0.09%) |     46(0.09%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                        |                                               design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator_1 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd_2 |     33(0.06%) |     33(0.06%) |  0(0.00%) |     0(0.00%) |     22(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3 |     11(0.02%) |     11(0.02%) |  0(0.00%) |     0(0.00%) |     42(0.04%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               RD.r_channel_0                                                                                |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel |     59(0.11%) |     14(0.03%) |  0(0.00%) |    45(0.26%) |     24(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (RD.r_channel_0)                                                                            |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_r_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     14(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 rd_data_fifo_0                                                                              |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1 |     40(0.08%) |      8(0.02%) |  0(0.00%) |    32(0.18%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 transaction_fifo_0                                                                          |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2 |     21(0.04%) |      8(0.02%) |  0(0.00%) |    13(0.07%) |      5(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               SI_REG                                                                                        |                                                     design_1_auto_pc_0_axi_register_slice_v2_1_21_axi_register_slice |    113(0.21%) |    113(0.21%) |  0(0.00%) |     0(0.00%) |    248(0.23%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 ar.ar_pipe                                                                                  |                                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice |     37(0.07%) |     37(0.07%) |  0(0.00%) |     0(0.00%) |     67(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 aw.aw_pipe                                                                                  |                                                  design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice_0 |     39(0.07%) |     39(0.07%) |  0(0.00%) |     0(0.00%) |     59(0.06%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 b.b_pipe                                                                                    |                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized1 |     10(0.02%) |     10(0.02%) |  0(0.00%) |     0(0.00%) |     30(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 r.r_pipe                                                                                    |                                    design_1_auto_pc_0_axi_register_slice_v2_1_21_axic_register_slice__parameterized2 |     27(0.05%) |     27(0.05%) |  0(0.00%) |     0(0.00%) |     92(0.09%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               WR.aw_channel_0                                                                               |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel |     66(0.12%) |     66(0.12%) |  0(0.00%) |     0(0.00%) |     73(0.07%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (WR.aw_channel_0)                                                                           |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_aw_channel |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |     16(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 aw_cmd_fsm_0                                                                                |                                                     design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm |     15(0.03%) |     15(0.03%) |  0(0.00%) |     0(0.00%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 cmd_translator_0                                                                            |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator |     51(0.10%) |     51(0.10%) |  0(0.00%) |     0(0.00%) |     55(0.05%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   (cmd_translator_0)                                                                        |                                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_cmd_translator |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      3(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   incr_cmd_0                                                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_incr_cmd |     29(0.05%) |     29(0.05%) |  0(0.00%) |     0(0.00%) |     18(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                   wrap_cmd_0                                                                                |                                                       design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_wrap_cmd |     21(0.04%) |     21(0.04%) |  0(0.00%) |     0(0.00%) |     34(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|               WR.b_channel_0                                                                                |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel |     37(0.07%) |     23(0.04%) |  0(0.00%) |    14(0.08%) |     17(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 (WR.b_channel_0)                                                                            |                                                      design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_b_channel |      8(0.02%) |      8(0.02%) |  0(0.00%) |     0(0.00%) |     13(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 bid_fifo_0                                                                                  |                                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo |     23(0.04%) |     11(0.02%) |  0(0.00%) |    12(0.07%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|                 bresp_fifo_0                                                                                |                                    design_1_auto_pc_0_axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0 |      6(0.01%) |      4(0.01%) |  0(0.00%) |     2(0.01%) |      2(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|     rst_ps7_0_100M                                                                                          |                                                                                            design_1_rst_ps7_0_100M_0 |     17(0.03%) |     16(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|       U0                                                                                                    |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |     17(0.03%) |     16(0.03%) |  0(0.00%) |     1(0.01%) |     33(0.03%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         (U0)                                                                                                |                                                                             design_1_rst_ps7_0_100M_0_proc_sys_reset |      0(0.00%) |      0(0.00%) |  0(0.00%) |     0(0.00%) |      1(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         EXT_LPF                                                                                             |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      5(0.01%) |      4(0.01%) |  0(0.00%) |     1(0.01%) |     17(0.02%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           (EXT_LPF)                                                                                         |                                                                                        design_1_rst_ps7_0_100M_0_lpf |      2(0.01%) |      1(0.01%) |  0(0.00%) |     1(0.01%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                         |                                                                                   design_1_rst_ps7_0_100M_0_cdc_sync |      1(0.01%) |      1(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                         |                                                                                 design_1_rst_ps7_0_100M_0_cdc_sync_0 |      2(0.01%) |      2(0.01%) |  0(0.00%) |     0(0.00%) |      4(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|         SEQ                                                                                                 |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |     12(0.02%) |     12(0.02%) |  0(0.00%) |     0(0.00%) |     15(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           (SEQ)                                                                                             |                                                                               design_1_rst_ps7_0_100M_0_sequence_psr |      7(0.01%) |      7(0.01%) |  0(0.00%) |     0(0.00%) |      9(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
|           SEQ_COUNTER                                                                                       |                                                                                    design_1_rst_ps7_0_100M_0_upcnt_n |      5(0.01%) |      5(0.01%) |  0(0.00%) |     0(0.00%) |      6(0.01%) |   0(0.00%) |    0(0.00%) |   0(0.00%) |
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------+--------------+---------------+------------+-------------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


