library IEEE;
use IEEE.std_logic_1164.all;
entity MUX is port (E1,E2,E3,E4 : in std_logic