Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:43:48	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	678	12	1	false	0	0		0	
2019-04-12 15:43:52	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2140	199	1	false	0	0		0	
2019-04-12 15:43:56	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	522	9	3	false	0	0		0	
2019-04-12 15:44:00	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1816	229	0	false	0	0		0	
2019-04-12 15:44:05	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	768	9	1	false	0	0		0	
2019-04-12 15:44:09	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2032	90	1	false	0	0		0	
2019-04-12 15:44:13	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3514	145	0	false	0	0		0	
2019-04-12 15:44:18	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	630	12	1	false	0	0		0	
2019-04-12 15:44:22	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3318	271	7	false	0	0		0	
2019-04-12 15:44:27	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3246	230	7	false	0	0		0	
2019-04-12 15:44:31	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2256	45	0	false	0	0		0	
2019-04-12 15:44:35	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2330	48	0	false	0	0		0	
2019-04-12 15:44:40	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2678	132	1	false	0	0		0	
2019-04-12 15:44:44	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1642	59	0	false	0	0		0	
2019-04-12 15:44:48	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	3452	136	0	false	0	0		0	
2019-04-12 15:44:53	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1386	65	0	false	0	0		0	
2019-04-12 15:44:57	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2882	134	0	false	0	0		0	
2019-04-12 15:45:02	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1740	65	0	false	0	0		0	
2019-04-12 15:45:06	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	6428	122	1	false	0	0		0	
2019-04-12 15:45:10	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	1302	14	0	false	0	0		0	
2019-04-12 15:45:15	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.7	2004	92	0	false	0	0		0	
2019-04-12 15:45:22	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	678	12	1	false	0	0		0	
2019-04-12 15:45:27	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2140	199	1	false	0	0		0	
2019-04-12 15:45:31	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	522	9	3	false	0	0		0	
2019-04-12 15:45:36	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1816	229	0	false	0	0		0	
2019-04-12 15:45:40	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	768	9	1	false	0	0		0	
2019-04-12 15:45:45	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2032	90	1	false	0	0		0	
2019-04-12 15:45:50	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3514	145	0	false	0	0		0	
2019-04-12 15:45:54	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	630	12	1	false	0	0		0	
2019-04-12 15:45:59	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3318	271	7	false	0	0		0	
2019-04-12 15:46:04	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3246	230	7	false	0	0		0	
2019-04-12 15:46:09	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2256	45	0	false	0	0		0	
2019-04-12 15:46:13	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2330	48	0	false	0	0		0	
2019-04-12 15:46:18	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2678	132	1	false	0	0		0	
2019-04-12 15:46:23	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1642	59	0	false	0	0		0	
2019-04-12 15:46:28	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	3452	136	0	false	0	0		0	
2019-04-12 15:46:33	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1386	65	0	false	0	0		0	
2019-04-12 15:46:38	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2882	134	0	false	0	0		0	
2019-04-12 15:46:42	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1740	65	0	false	0	0		0	
2019-04-12 15:46:47	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	6428	122	1	false	0	0		0	
2019-04-12 15:46:52	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	1302	14	0	false	0	0		0	
2019-04-12 15:46:57	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.9	2004	92	0	false	0	0		0	
2019-04-12 15:47:05	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	682	12	1	false	0	0		0	
2019-04-12 15:47:09	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2082	199	1	false	0	0		0	
2019-04-12 15:47:14	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	522	9	3	false	0	0		0	
2019-04-12 15:47:19	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1774	229	0	false	0	0		0	
2019-04-12 15:47:24	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	784	9	1	false	0	0		0	
2019-04-12 15:47:28	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1980	90	1	false	0	0		0	
2019-04-12 15:47:33	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3444	145	0	false	0	0		0	
2019-04-12 15:47:38	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	634	12	1	false	0	0		0	
2019-04-12 15:47:42	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3278	271	7	false	0	0		0	
2019-04-12 15:47:47	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3206	230	7	false	0	0		0	
2019-04-12 15:47:52	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2228	45	0	false	0	0		0	
2019-04-12 15:47:57	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2300	48	0	false	0	0		0	
2019-04-12 15:48:02	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2630	132	1	false	0	0		0	
2019-04-12 15:48:07	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1636	59	0	false	0	0		0	
2019-04-12 15:48:12	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	3392	136	0	false	0	0		0	
2019-04-12 15:48:17	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1378	65	0	false	0	0		0	
2019-04-12 15:48:22	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	2832	134	0	false	0	0		0	
2019-04-12 15:48:27	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1732	65	0	false	0	0		0	
2019-04-12 15:48:32	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	6392	122	1	false	0	0		0	
2019-04-12 15:48:36	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1322	14	0	false	0	0		0	
2019-04-12 15:48:41	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.6.13	1952	92	0	false	0	0		0	
2019-04-12 15:48:47	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	682	12	1	false	0	0		0	
2019-04-12 15:48:50	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2076	193	1	false	0	0		0	
2019-04-12 15:48:53	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	522	9	3	false	0	0		0	
2019-04-12 15:48:56	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1768	223	0	false	0	0		0	
2019-04-12 15:48:59	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	784	9	1	false	0	0		0	
2019-04-12 15:49:02	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1974	84	1	false	0	0		0	
2019-04-12 15:49:05	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3438	139	0	false	0	0		0	
2019-04-12 15:49:09	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	634	12	1	false	0	0		0	
2019-04-12 15:49:12	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3272	265	7	false	0	0		0	
2019-04-12 15:49:15	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3200	224	7	false	0	0		0	
2019-04-12 15:49:18	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2224	41	0	false	0	0		0	
2019-04-12 15:49:22	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2296	44	0	false	0	0		0	
2019-04-12 15:49:25	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2624	126	1	false	0	0		0	
2019-04-12 15:49:29	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1636	59	0	false	0	0		0	
2019-04-12 15:49:32	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	3386	130	0	false	0	0		0	
2019-04-12 15:49:35	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1378	65	0	false	0	0		0	
2019-04-12 15:49:39	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	2826	128	0	false	0	0		0	
2019-04-12 15:49:42	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1732	65	0	false	0	0		0	
2019-04-12 15:49:45	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	6392	122	1	false	0	0		0	
2019-04-12 15:49:48	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1322	14	0	false	0	0		0	
2019-04-12 15:49:52	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.5	1946	86	0	false	0	0		0	
2019-04-12 15:49:58	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	682	12	1	false	0	0		0	
2019-04-12 15:50:01	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2060	193	1	false	0	0		0	
2019-04-12 15:50:04	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	510	9	3	false	0	0		0	
2019-04-12 15:50:07	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1728	223	0	false	0	0		0	
2019-04-12 15:50:10	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	772	9	1	false	0	0		0	
2019-04-12 15:50:12	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1958	84	1	false	0	0		0	
2019-04-12 15:50:15	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3432	139	0	false	0	0		0	
2019-04-12 15:50:18	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	634	12	1	false	0	0		0	
2019-04-12 15:50:21	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3236	265	7	false	0	0		0	
2019-04-12 15:50:24	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3164	224	7	false	0	0		0	
2019-04-12 15:50:27	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2018	41	0	false	0	0		0	
2019-04-12 15:50:30	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2090	44	0	false	0	0		0	
2019-04-12 15:50:33	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2596	126	1	false	0	0		0	
2019-04-12 15:50:37	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1636	59	0	false	0	0		0	
2019-04-12 15:50:40	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	3372	130	0	false	0	0		0	
2019-04-12 15:50:43	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1364	65	0	false	0	0		0	
2019-04-12 15:50:46	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	2810	128	0	false	0	0		0	
2019-04-12 15:50:49	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1732	65	0	false	0	0		0	
2019-04-12 15:50:52	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	6316	122	1	false	0	0		0	
2019-04-12 15:50:55	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1296	14	0	false	0	0		0	
2019-04-12 15:50:58	44	44.24	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304791	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx5:LTO=disable,TimerClockSource=default,chip=85,clock=8internal,eesave=aenable,bod=1v8	1.8.9	1932	86	0	false	0	0		0	
