#include "instr-riscv.h"
#include "sf.h"
extern int	riscv_instr_latencies[][5];
extern char *	riscv_opstrs[];


void
riscvdecode(Engine *  E, State *  S, uint32_t instr, RiscvPipestage *  stage)
{
	volatile instr_riscv_decode *tmp;

	stage->instr = instr;

	/*								*/
	/*	Fill fptr with (void *)nop by default so we dont have	*/
	/*	to check for valid fptrs ever, when using decode cache	*/
	/*	and, e.g., instr is '0'.				*/
	/*								*/
	stage->format = INSTR_I;		/*	RISCV has no NOP instruction.				*/
	stage->cycles = 1;			/*	ADDI x0,x0,x0 is used as a pseudo instruction instead.	*/
	stage->fptr = (void *)riscv_nop;	/*	Need to sort out with regards to power analysis.	*/

	tmp = (void *)&instr;

	switch(tmp->opcode)
	{
		case 0b0110111:
		{
			stage->fptr = (void *) riscv_lui;
			stage->format = INSTR_U;
			stage->op = RISCV_OP_LUI;
			stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_LUI]);

			break;
		}
		case 0b0010111:
		{
			stage->fptr = (void *) riscv_auipc;
			stage->format = INSTR_U;
			stage->op = RISCV_OP_AUIPC;
			stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_AUIPC]);

			break;
		}
		case 0b1101111:
		{
			stage->fptr = (void *) riscv_jal;
			stage->format = INSTR_J;
			stage->op = RISCV_OP_JAL;
			stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_JAL]);

			break;
		}
		case 0b1100111:
		{
			stage->fptr = (void *) riscv_jalr;
			stage->format = INSTR_I;
			stage->op = RISCV_OP_JALR;
			stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_JALR]);

			break;
		}
		case 0b1100011:
		{
			switch(tmp->funct3)
			{
				case 0b000:
				{
					stage->fptr = (void *) riscv_beq;
					stage->format = INSTR_B;
					stage->op = RISCV_OP_BEQ;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_BEQ]);

					break;
				}
				case 0b001:
				{
					stage->fptr = (void *) riscv_bne;
					stage->format = INSTR_B;
					stage->op = RISCV_OP_BNE;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_BNE]);

					break;
				}
				case 0b100:
				{
					stage->fptr = (void *) riscv_blt;
					stage->format = INSTR_B;
					stage->op = RISCV_OP_BLT;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_BLT]);

					break;
				}
				case 0b101:
				{
					stage->fptr = (void *) riscv_bge;
					stage->format = INSTR_B;
					stage->op = RISCV_OP_BGE;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_BGE]);

					break;
				}
				case 0b110:
				{
					stage->fptr = (void *) riscv_bltu;
					stage->format = INSTR_B;
					stage->op = RISCV_OP_BLTU;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_BLTU]);

					break;
				}
				case 0b111:
				{
					stage->fptr = (void *) riscv_bgeu;
					stage->format = INSTR_B;
					stage->op = RISCV_OP_BGEU;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_BGEU]);

					break;
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0000011:
		{
			switch(tmp->funct3)
			{
				case 0b000:
				{
					stage->fptr = (void *) riscv_lb;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_LB;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_LB]);

					break;
				}
				case 0b001:
				{
					stage->fptr = (void *) riscv_lh;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_LH;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_LH]);

					break;
				}
				case 0b010:
				{
					stage->fptr = (void *) riscv_lw;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_LW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_LW]);

					break;
				}
				case 0b011:	// RV64I - LD
				{
					stage->fptr = (void *) riscv_ld;
					stage->format = INSTR_I;
					stage->op = RV64I_OP_LD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_LD]);
				}
				case 0b100:
				{
					stage->fptr = (void *) riscv_lbu;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_LBU;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_LBU]);

					break;
				}
				case 0b101:
				{
					stage->fptr = (void *) riscv_lhu;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_LHU;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_LHU]);

					break;
				}
				case 0b110:	// RV64I - LWU
				{
					stage->fptr = (void *) riscv_lwu;
					stage->format = INSTR_I;
					stage->op = RV64I_OP_LWU;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_LWU]);
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0100011:
		{
			switch(tmp->funct3)
			{
				case 0b000:
				{
					stage->fptr = (void *) riscv_sb;
					stage->format = INSTR_S;
					stage->op = RISCV_OP_SB;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SB]);

					break;
				}
				case 0b001:
				{
					stage->fptr = (void *) riscv_sh;
					stage->format = INSTR_S;
					stage->op = RISCV_OP_SH;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SH]);

					break;
				}
				case 0b010:
				{
					stage->fptr = (void *) riscv_sw;
					stage->format = INSTR_S;
					stage->op = RISCV_OP_SW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SW]);

					break;
				}
				case 0b011:	// RV64I - SD
				{
					stage->fptr = (void *) riscv_sd;
					stage->format = INSTR_S;
					stage->op = RV64I_OP_SD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SD]);
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0010011:
		{
			switch(tmp->funct3)
			{
				case 0b000:
				{
					stage->fptr = (void *) riscv_addi;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_ADDI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_ADDI]);

					break;
				}
				case 0b010:
				{
					stage->fptr = (void *) riscv_slti;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_SLTI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SLTI]);

					break;
				}
				case 0b011:
				{
					stage->fptr = (void *) riscv_sltiu;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_SLTIU;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SLTIU]);

					break;
				}
				case 0b100:
				{
					stage->fptr = (void *) riscv_xori;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_XORI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_XORI]);

					break;
				}
				case 0b110:
				{
					stage->fptr = (void *) riscv_ori;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_ORI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_ORI]);

					break;
				}
				case 0b111:
				{
					stage->fptr = (void *) riscv_andi;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_ANDI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_ANDI]);

					break;
				}
				case 0b001:
				{
					stage->fptr = (void *) riscv_slli;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_SLLI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SLLI]);

					break;
				}
				case 0b101:
				{
					switch(tmp->funct7)
					{
						case 0b0000000:
						{
							stage->fptr = (void *) riscv_srli;
							stage->format = INSTR_I;
							stage->op = RISCV_OP_SRLI;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SRLI]);

							break;
						}
						case 0b0100000:
						{
							stage->fptr = (void *) riscv_srai;
							stage->format = INSTR_I;
							stage->op = RISCV_OP_SRAI;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SRAI]);

							break;
						}
						default:
						{
							break;
						}
					}

					break;
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0011011: // RV64I immediate instructions
		{
			switch(tmp->funct3)
			{
				case 0b000:	// RV64I - ADDIW
				{
					stage->fptr = (void *) riscv_addiw;
					stage->format = INSTR_I;
					stage->op = RV64I_OP_ADDIW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_ADDIW]);

					break;
				}
				case 0b001:	// RV64I - SLLIW
				{
					stage->fptr = (void *) riscv_slliw;
					stage->format = INSTR_I;
					stage->op = RV64I_OP_SLLIW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SLLIW]);

					break;
				}
				case 0b101:
				{
					switch(tmp->funct7)
					{
						case 0b0000000: // RV64I - SRLIW
						{
							stage->fptr = (void *) riscv_srliw;
							stage->format = INSTR_I;
							stage->op = RV64I_OP_SRLIW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SRLIW]);

							break;
						}
						case 0b0100000: // RV64I - SRAIW
						{
							stage->fptr = (void *) riscv_sraiw;
							stage->format = INSTR_I;
							stage->op = RV64I_OP_SRAIW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SRAIW]);

							break;
						}
						default:
						{
							break;
						}
					}

					break;
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0111011: // RV64I register instructions
		{
			switch(tmp->funct3)
			{
				case 0b000:
				{
					switch(tmp->funct7)
					{
						case 0b0000000: // RV64I - ADDW
						{
							stage->fptr = (void *) riscv_addw;
							stage->format = INSTR_R;
							stage->op = RV64I_OP_ADDW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_ADDW]);

							break;
						}
						case 0b0100000: // RV64I - SUBW
						{
							stage->fptr = (void *) riscv_subw;
							stage->format = INSTR_R;
							stage->op = RV64I_OP_SUBW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SUBW]);

							break;
						}
						default:
						{
							break;
						}
					}

					break;
				}
				case 0b001:	// RV64I - SLLIW
				{
					stage->fptr = (void *) riscv_sllw;
					stage->format = INSTR_R;
					stage->op = RV64I_OP_SLLW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SLLW]);

					break;
				}
				case 0b101:
				{
					switch(tmp->funct7)
					{
						case 0b0000000: // RV64I - SRLIW
						{
							stage->fptr = (void *) riscv_srlw;
							stage->format = INSTR_R;
							stage->op = RV64I_OP_SRLW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SRLW]);

							break;
						}
						case 0b0100000: // RV64I - SRAIW
						{
							stage->fptr = (void *) riscv_sraw;
							stage->format = INSTR_R;
							stage->op = RV64I_OP_SRAW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV64I_OP_SRAW]);

							break;
						}
						default:
						{
							break;
						}
					}

					break;
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0110011:
		{
			switch(tmp->funct7)
			{
				case 0b0000000:
				{
					switch(tmp->funct3)
					{
						case 0b000:
						{
							stage->fptr = (void *) riscv_add;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_ADD;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_ADD]);

							break;
						}
						case 0b001:
						{
							stage->fptr = (void *) riscv_sll;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_SLL;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SLL]);

							break;
						}
						case 0b010:
						{
							stage->fptr = (void *) riscv_slt;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_SLT;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SLT]);

							break;
						}
						case 0b011:
						{
							stage->fptr = (void *) riscv_sltu;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_SLTU;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SLTU]);

							break;
						}
						case 0b100:
						{
							stage->fptr = (void *) riscv_xor;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_XOR;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_XOR]);

							break;
						}
						case 0b101:
						{
							stage->fptr = (void *) riscv_srl;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_SRL;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SRL]);

							break;
						}
						case 0b110:
						{
							stage->fptr = (void *) riscv_or;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_OR;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_OR]);

							break;
						}
						case 0b111:
						{
							stage->fptr = (void *) riscv_and;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_AND;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_AND]);

							break;
						}
						default:
						{
							break;
						}
					}

					break;	
				}
				case 0b0100000:
				{
					switch(tmp->funct3)
					{
						case 0b000:
						{
							stage->fptr = (void *) riscv_sub;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_SUB;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SUB]);

							break;
						}
						case 0b101:
						{
							stage->fptr = (void *) riscv_sra;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_SRA;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_SRA]);

							break;
						}
						default:
						{
							fprintf(stderr, "tmp->funct3 0x%X with opcode 0x%X is ignored\n", tmp->funct3, tmp->opcode);
							break;
						}
					}

					break;
				}
				case 0b0000001: /* RV32M Standard Extension */
				{
					switch(tmp->funct3)
					{
						case 0b000:
						{
							stage->fptr = (void *) riscv_mul;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_MUL;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_MUL]);

							break;
						}
						case 0b001:
						{
							stage->fptr = (void *) riscv_mulh;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_MULH;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_MULH]);

							break;
						}
						case 0b010:
						{
							stage->fptr = (void *) riscv_mulhsu;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_MULHSU;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_MULHSU]);

							break;
						}
						case 0b011:
						{
							stage->fptr = (void *) riscv_mulhu;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_MULHU;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_MULHU]);

							break;
						}
						case 0b100:
						{
							stage->fptr = (void *) riscv_div;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_DIV;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_DIV]);

							break;
						}
						case 0b101:
						{
							stage->fptr = (void *) riscv_divu;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_DIVU;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_DIVU]);

							break;
						}
						case 0b110:
						{
							stage->fptr = (void *) riscv_rem;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_REM;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_REM]);

							break;
						}
						case 0b111:
						{
							stage->fptr = (void *) riscv_remu;
							stage->format = INSTR_R;
							stage->op = RISCV_OP_REMU;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_REMU]);

							break;
						}
						default:
						{
							break;
						}
					}

					break;
				}
				default:
				{
					fprintf(stderr, "tmp->funct7 0x%X with opcode 0x%X is ignored\n", tmp->funct7, tmp->opcode);
					break;
				}
			}


			break;
		}
		case 0b0001111:
		{
			switch (tmp->funct3)
			{
				case 0b000:
				{
					stage->fptr = (void *) riscv_fence;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_FENCE;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_FENCE]);

					break;
				}
				case 0b001:
				{
					stage->fptr = (void *) riscv_fence_i;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_FENCE_I;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_FENCE_I]);

					break;
				}
				default:
				{
					break;
				}
			}

			break;
		}
		case 0b1110011:
		{
			switch (tmp->funct3)
			{
				case 0b000:
				{
					if (tmp->b20)
					{
						stage->fptr = (void *) riscv_ebreak;
						stage->format = INSTR_I;
						stage->op = RISCV_OP_EBREAK;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_EBREAK]);
					}
					else
					{
						stage->fptr = (void *) riscv_ecall;
						stage->format = INSTR_I;
						stage->op = RISCV_OP_ECALL;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_ECALL]);
					}

					break;
				}
				case 0b001:
				{
					stage->fptr = (void *) riscv_csrrw;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_CSRRW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_CSRRW]);

					break;
				}
				case 0b010:
				{
					stage->fptr = (void *) riscv_csrrs;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_CSRRS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_CSRRS]);

					break;
				}
				case 0b011:
				{
					stage->fptr = (void *) riscv_csrrc;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_CSRRC;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_CSRRC]);

					break;
				}
				case 0b101:
				{
					stage->fptr = (void *) riscv_csrrwi;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_CSRRWI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_CSRRWI]);

					break;
				}
				case 0b110:
				{
					stage->fptr = (void *) riscv_csrrsi;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_CSRRSI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_CSRRSI]);

					break;
				}
				case 0b111:
				{
					stage->fptr = (void *) riscv_csrrci;
					stage->format = INSTR_I;
					stage->op = RISCV_OP_CSRRCI;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RISCV_OP_CSRRCI]);

					break;
				}
				default:
				{
					break;
				}
			}

			break;
		}


		/*
		*RV32F implementation
		*/
		case 0b0000111: //FLW, FLD
		{
			switch (tmp->funct3)
			{
				case 0b010: //FLW
				{
					stage->fptr = (void *) rv32f_flw;
					stage->format = INSTR_I;
					stage->op = RV32F_OP_FLW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FLW]);

					break;
				}

				case 0b011: //FLD
				{
					stage->fptr = (void *) rv32d_fld;
					stage->format = INSTR_I;
					stage->op = RV32D_OP_FLD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FLD]);

					break;
				}

				default:
				{
					break;
				}
			}

			break;
		}
		case 0b0100111: //FSW, FSD
		{
			switch (tmp->funct3)
			{
				case 0b010: //FSW
				{
					stage->fptr = (void *) rv32f_fsw;
					stage->format = INSTR_S;
					stage->op = RV32F_OP_FSW;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FSW]);

					break;
				}

				case 0b011: //FSD
				{
					stage->fptr = (void *) rv32d_fsd;
					stage->format = INSTR_S;
					stage->op = RV32D_OP_FSD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FSD]);

					break;
				}

				default:
				{
					break;
				}
			}

			break;
		}

		case 0b1000011: //FMADD.S, FMADD.D
		{
			if ((tmp->funct7)&1) //FMADD.D
			{
				stage->fptr = (void *) rv32d_fmadd_d;
				stage->format = INSTR_R4;
				stage->op = RV32D_OP_FMADDD;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FMADDD]);
			}
			else //FMADD.S
			{
				stage->fptr = (void *) rv32f_fmadd_s;
				stage->format = INSTR_R4;
				stage->op = RV32F_OP_FMADDS;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMADDS]);
			}

			break;
		}

		case 0b1000111: //FMSUB.S, FMSUB.D
		{
			if ((tmp->funct7)&1) //FMSUB.D
			{
				stage->fptr = (void *) rv32d_fmsub_d;
				stage->format = INSTR_R4;
				stage->op = RV32D_OP_FMSUBD;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FMSUBD]);
			}
			else //FMSUB.S
			{
				stage->fptr = (void *) rv32f_fmsub_s;
				stage->format = INSTR_R4;
				stage->op = RV32F_OP_FMSUBS;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMSUBS]);
			}

			break;
		}

		case 0b1001011: //FNMSUB.S, FNMSUB.D
		{
			if ((tmp->funct7)&1) //FNMSUB.D
			{
				stage->fptr = (void *) rv32d_fnmsub_d;
				stage->format = INSTR_R4;
				stage->op = RV32D_OP_FNMSUBD;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FNMSUBD]);
			}
			else //FNMSUB.S
			{
				stage->fptr = (void *) rv32f_fnmsub_s;
				stage->format = INSTR_R4;
				stage->op = RV32F_OP_FNMSUBS;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FNMSUBS]);
			}

			break;
		}

		case 0b1001111: //FNMADD.S, //FNMADD.D
		{
			if ((tmp->funct7)&1) //FNMADD.D
			{
				stage->fptr = (void *) rv32d_fnmadd_d;
				stage->format = INSTR_R4;
				stage->op = RV32D_OP_FNMADDD;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FNMADDD]);
			}
			else //FNMADD.S
			{
				stage->fptr = (void *) rv32f_fnmadd_s;
				stage->format = INSTR_R4;
				stage->op = RV32F_OP_FNMADDS;
				stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FNMADDS]);
			}

			break;
		}

		case 0b1010011:
		{
			switch(tmp->funct7)
			{
				case 0b0011100: //UNUPG.S
				{
					stage->fptr = (void *) rv32un_unupg_s;
								stage->format = INSTR_R;
								stage->op = RV32UN_OP_UNUPGS;

					break;
				}

				case 0b0111100: //UNGCOV.S
				{
					stage->fptr = (void *) rv32un_ungcov_s;
								stage->format = INSTR_R;
								stage->op = RV32UN_OP_UNGCOVS;

					break;
				}

				case 0b1011100:
				{
					instr_r4 * r4_tmp = (instr_r4*)tmp;
					switch(r4_tmp->rs2)
					{
						case 0b00000: //UNSVARS.S
						{
							stage->fptr = (void *) rv32un_unsvar_s;
									stage->format = INSTR_R;
									stage->op = RV32UN_OP_UNSVARS;

							break;
						}
						case 0b00001: //UNCPVAR.S
						{
							stage->fptr = (void *) rv32un_uncpvar_s;
										stage->format = INSTR_R;
										stage->op = RV32UN_OP_UNCPVARS;

							break;
						}
						case 0b00010: //UNCLVAR.S
						{
							stage->fptr = (void *) rv32un_unclvar_s;
										stage->format = INSTR_R;
										stage->op = RV32UN_OP_UNCLVARS;

							break;
						}
						default:
						{
							break;
						}
					}

					break;
				}
				
				case 0b0000000: //FADD.S
				{
					stage->fptr = (void *) rv32f_fadd_s;
					stage->format = INSTR_R;
					stage->op = RV32F_OP_FADDS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FADDS]);

					break;
				}

				case 0b0000100: //FSUB.S
				{
					stage->fptr = (void *) rv32f_fsub_s;
					stage->format = INSTR_R;
					stage->op = RV32F_OP_FSUBS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FSUBS]);

					break;
				}

				case 0b0001000: //FMUL.S
				{
					stage->fptr = (void *) rv32f_fmul_s;
					stage->format = INSTR_R;
					stage->op = RV32F_OP_FMULS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMULS]);

					break;
				}

				case 0b0001100: //FDIV.S
				{
					stage->fptr = (void *) rv32f_fdiv_s;
					stage->format = INSTR_R;
					stage->op = RV32F_OP_FDIVS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FDIVS]);

					break;
				}

				case 0b0101100: //FSQRT.S
				{
					stage->fptr = (void *) rv32f_fsqrt_s;
					stage->format = INSTR_R;
					stage->op = RV32F_OP_FSQRTS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FSQRTS]);

					break;
				}

				case 0b0010000: //FSGNJ*
				{
					switch (tmp->funct3)
					{
						case 0b000: //FSGNJ.S
						{
							stage->fptr = (void *) rv32f_fsgnj_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FSGNJS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FSGNJS]);

							break;
						}

						case 0b001: //FSGNJN.S
						{
							stage->fptr = (void *) rv32f_fsgnjn_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FSGNJNS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FSGNJNS]);

							break;
						}

						case 0b010: //FSGNJX.S
						{
							stage->fptr = (void *) rv32f_fsgnjx_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FSGNJXS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FSGNJXS]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}

				case 0b0010100: //FMIN.S, FMAX.S
				{
					switch (tmp->funct3)
					{
						case 0b000://FMIN.S
						{
							stage->fptr = (void *) rv32f_fmin_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FMINS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMINS]);

							break;
						}

						case 0b001://FMAX.S
						{
							stage->fptr = (void *) rv32f_fmax_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FMAXS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMAXS]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}

				case 0b1100000: //FCVT.W*
				{
					if (tmp->b20) //FCVT.WU.S
					{
						stage->fptr = (void *) rv32f_fcvt_wu_s;
						stage->format = INSTR_R;
						stage->op = RV32F_OP_FCVTWUS;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FCVTWUS]);
					}
					else //FCVT.W.S
					{
						stage->fptr = (void *) rv32f_fcvt_w_s;
						stage->format = INSTR_R;
						stage->op = RV32F_OP_FCVTWS;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FCVTWS]);
					}

					break;
				}

				case 0b1110000: //FMV.X.W, FCLASS.S
				{
					switch (tmp->funct3)
					{
						case 0b000: //FMV.X.W
						{
							stage->fptr = (void *) rv32f_fmv_x_w;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FMVXW;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMVXW]);

							break;
						}

						case 0b001: //FCLASS.S
						{
							stage->fptr = (void *) rv32f_fclass_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FCLASSS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FCLASSS]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}

				case 0b1010000: //FEQ.S, FLT.S, FLE.S
				{
					switch (tmp->funct3)
					{
						case 0b010: //FEQ.S
						{
							stage->fptr = (void *) rv32f_feq_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FEQS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FEQS]);

							break;
						}

						case 0b001: //FLT.S
						{
							stage->fptr = (void *) rv32f_flt_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FLTS;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FLTS]);

							break;
						}

						case 0b000: //FLE.S
						{
							stage->fptr = (void *) rv32f_fle_s;
							stage->format = INSTR_R;
							stage->op = RV32F_OP_FLES;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FLES]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}
				case 0b1101000: //FCVT.S*
				{
					if (tmp->b20) //FCVT.S.WU
					{
						stage->fptr = (void *) rv32f_fcvt_s_wu;
						stage->format = INSTR_R;
						stage->op = RV32F_OP_FCVTSWU;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FCVTSWU]);
					}
					else //FCVT.S.W
					{
						stage->fptr = (void *) rv32f_fcvt_s_w;
						stage->format = INSTR_R;
						stage->op = RV32F_OP_FCVTSW;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FCVTSW]);
					}

					break;
				}

				case 0b1111000: //FMV.W.X
				{
					stage->fptr = (void *) rv32f_fmv_w_x;
					stage->format = INSTR_R;
					stage->op = RV32F_OP_FMVWX;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32F_OP_FMVWX]);

					break;
				}


				/* Rest of the RV32D instructions */
				case 0b0000001: //FADD.D
				{
					stage->fptr = (void *) rv32d_fadd_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FADDD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FADDD]);

					break;
				}

				case 0b0000101: //FSUB.D
				{
					stage->fptr = (void *) rv32d_fsub_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FSUBD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FSUBD]);

					break;
				}

				case 0b0001001: //FMUL.D
				{
					stage->fptr = (void *) rv32d_fmul_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FMULD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FMULD]);

					break;
				}

				case 0b0001101: //FDIV.D
				{
					stage->fptr = (void *) rv32d_fdiv_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FDIVD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FDIVD]);

					break;
				}

				case 0b0101101: //FSQRT.D
				{
					stage->fptr = (void *) rv32d_fsqrt_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FSQRTD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FSQRTD]);

					break;
				}

				case 0b0010001: //FSGNJ*.D
				{
					switch(tmp->funct3)
					{
						case 0b000: //FSGNJ.D
						{
							stage->fptr = (void *) rv32d_fsgnj_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FSGNJD;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FSGNJD]);

							break;
						}

						case 0b001: //FSGNJN.D
						{
							stage->fptr = (void *) rv32d_fsgnjn_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FSGNJND;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FSGNJND]);

							break;
						}

						case 0b010: //FSGNJX.D
						{
							stage->fptr = (void *) rv32d_fsgnjx_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FSGNJXD;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FSGNJXD]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}

				case 0b0010101: //FMIN.D, FMAX.D
				{
					switch(tmp->funct3)
					{
						case 0b000: //FMIN.D
						{
							stage->fptr = (void *) rv32d_fmin_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FMIND;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FMIND]);

							break;
						}

						case 0b001: //FMAX.D
						{
							stage->fptr = (void *) rv32d_fmax_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FMAXD;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FMAXD]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}

				case 0b0100000: //FCVT.S.D
				{
					stage->fptr = (void *) rv32d_fcvt_s_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FCVTSD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCVTSD]);

					break;
				}

				case 0b0100001: //FCVT.D.S
				{
					stage->fptr = (void *) rv32d_fcvt_d_s;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FCVTDS;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCVTDS]);

					break;
				}

				case 0b1010001: //FEQ.D, FLT.D, FLE.D
				{
					switch(tmp->funct3)
					{
						case 0b010: //FEQ.D
						{
							stage->fptr = (void *) rv32d_feq_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FEQD;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FEQD]);

							break;
						}

						case 0b001: //FLT.D
						{
							stage->fptr = (void *) rv32d_flt_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FLTD;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FLTD]);

							break;
						}

						case 0b000: //FLE.D
						{
							stage->fptr = (void *) rv32d_fle_d;
							stage->format = INSTR_R;
							stage->op = RV32D_OP_FLED;
							stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FLED]);

							break;
						}

						default:
						{
							break;
						}
					}

					break;
				}

				case 0b1110001: //FCLASS.D
				{
					stage->fptr = (void *) rv32d_fclass_d;
					stage->format = INSTR_R;
					stage->op = RV32D_OP_FCLASSD;
					stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCLASSD]);

					break;
				}

				case 0b1100001: //FCVT.W.D, FCVT.WU.D
				{
					if(tmp->b20) //FCVT.WU.D
					{
						stage->fptr = (void *) rv32d_fcvt_wu_d;
						stage->format = INSTR_R;
						stage->op = RV32D_OP_FCVTWUD;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCVTWUD]);
					}
					else //FCVT.W.D
					{
						stage->fptr = (void *) rv32d_fcvt_w_d;
						stage->format = INSTR_R;
						stage->op = RV32D_OP_FCVTWD;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCVTWD]);
					}

					break;
				}

				case 0b1101001: //FCVT.D.W, FCVT.D.WU
				{
					if(tmp->b20) //FCVT.D.WU
					{
						stage->fptr = (void *) rv32d_fcvt_d_wu;
						stage->format = INSTR_R;
						stage->op = RV32D_OP_FCVTDWU;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCVTDWU]);
					}
					else //FCVT.D.W
					{
						stage->fptr = (void *) rv32d_fcvt_d_w;
						stage->format = INSTR_R;
						stage->op = RV32D_OP_FCVTDW;
						stage->instr_latencies = (int *)(&riscv_instr_latencies[RV32D_OP_FCVTDW]);
					}

					break;
				}

				default:
				{
					break;
				}
			}
			
			break;
		}


		/* 64 bit long instructions. Decode *just* these 32 bits and pass  */
		/* responsibilty for handling downstream  */
		case 0b0111111:
		{
			switch(tmp->misc_lo)
				{
					case 0b00001: // First half of uncertainty instructions
					{
						stage->fptr = (void *) rv32un_un_part1;
						stage->format = INSTR_I;
						stage->op = RV32UN_OP_UNPART1;

						break;
					}

					default:
					{
						break;
					}
			}

			break;
		}

		default:
		{
			mprint(E, S, nodeinfo, "Instruction with opcode 0x%X is ignored\n", tmp->opcode);
			//sfatal(E, S, "Illegal instruction seen during decode...");
    
			break;
		}
	}

	/* Use when all decoded instructions need to be printed */
	if (stage->op <= RV32UN_OP_UNMAX)
	{
		if (SF_DEBUG)
		{
			mprint(E, S, nodeinfo, "fetchedpc 0x%X: Decoded instruction: %s\n", stage->fetchedpc, riscv_opstrs[stage->op]);
		}
	}
	else
	{
		mprint(E, S, nodeinfo, "fetchedpc 0x%X: Unknown stage->op: 0x%X\n", stage->fetchedpc, stage->op);
	}
}
