Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Oct 10 15:44:44 2015
| Host         : Arge running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file keypad_main_timing_summary_routed.rpt -rpx keypad_main_timing_summary_routed.rpx
| Design       : keypad_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.873        0.000                      0                   64        0.224        0.000                      0                   64        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.873        0.000                      0                   64        0.224        0.000                      0                   64        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 satir_data_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_temiz_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.900ns (31.416%)  route 1.965ns (68.584%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.535     5.056    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.478     5.534 r  satir_data_buf_reg[1]/Q
                         net (fo=2, routed)           0.675     6.209    satir_data_buf[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.298     6.507 r  satir_data_temiz[3]_i_2/O
                         net (fo=1, routed)           0.665     7.173    satir_data_temiz[3]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.297 r  satir_data_temiz[3]_i_1/O
                         net (fo=4, routed)           0.624     7.921    satir_data_temiz0
    SLICE_X39Y73         FDCE                                         r  satir_data_temiz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.420    14.761    clock_IBUF_BUFG
    SLICE_X39Y73         FDCE                                         r  satir_data_temiz_reg[0]/C
                         clock pessimism              0.273    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X39Y73         FDCE (Setup_fdce_C_CE)      -0.205    14.794    satir_data_temiz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 satir_data_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_temiz_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.900ns (33.029%)  route 1.825ns (66.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.535     5.056    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.478     5.534 r  satir_data_buf_reg[1]/Q
                         net (fo=2, routed)           0.675     6.209    satir_data_buf[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.298     6.507 r  satir_data_temiz[3]_i_2/O
                         net (fo=1, routed)           0.665     7.173    satir_data_temiz[3]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.297 r  satir_data_temiz[3]_i_1/O
                         net (fo=4, routed)           0.484     7.781    satir_data_temiz0
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.418    14.759    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.792    satir_data_temiz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 satir_data_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_temiz_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.900ns (33.029%)  route 1.825ns (66.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.535     5.056    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.478     5.534 r  satir_data_buf_reg[1]/Q
                         net (fo=2, routed)           0.675     6.209    satir_data_buf[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.298     6.507 r  satir_data_temiz[3]_i_2/O
                         net (fo=1, routed)           0.665     7.173    satir_data_temiz[3]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.297 r  satir_data_temiz[3]_i_1/O
                         net (fo=4, routed)           0.484     7.781    satir_data_temiz0
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.418    14.759    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[2]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.792    satir_data_temiz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 satir_data_buf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_temiz_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.900ns (33.029%)  route 1.825ns (66.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.535     5.056    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.478     5.534 r  satir_data_buf_reg[1]/Q
                         net (fo=2, routed)           0.675     6.209    satir_data_buf[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.298     6.507 r  satir_data_temiz[3]_i_2/O
                         net (fo=1, routed)           0.665     7.173    satir_data_temiz[3]_i_2_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.297 r  satir_data_temiz[3]_i_1/O
                         net (fo=4, routed)           0.484     7.781    satir_data_temiz0
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.418    14.759    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[3]/C
                         clock pessimism              0.273    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X39Y74         FDCE (Setup_fdce_C_CE)      -0.205    14.792    satir_data_temiz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 satir_data_temiz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            okunan_karakter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.184%)  route 1.635ns (73.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.533     5.054    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  satir_data_temiz_reg[1]/Q
                         net (fo=5, routed)           1.256     6.766    satir_data_temiz[1]
    SLICE_X41Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  okunan_karakter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.269    okunan_karakter[3]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.423    14.764    clock_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.782    okunan_karakter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 satir_data_temiz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            okunan_karakter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.184%)  route 1.635ns (73.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.533     5.054    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  satir_data_temiz_reg[1]/Q
                         net (fo=5, routed)           1.256     6.766    satir_data_temiz[1]
    SLICE_X41Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  okunan_karakter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.269    okunan_karakter[3]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.423    14.764    clock_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.782    okunan_karakter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 satir_data_temiz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            okunan_karakter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.184%)  route 1.635ns (73.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.533     5.054    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  satir_data_temiz_reg[1]/Q
                         net (fo=5, routed)           1.256     6.766    satir_data_temiz[1]
    SLICE_X41Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  okunan_karakter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.269    okunan_karakter[3]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.423    14.764    clock_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.782    okunan_karakter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 satir_data_temiz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            okunan_karakter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.580ns (26.184%)  route 1.635ns (73.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.533     5.054    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  satir_data_temiz_reg[1]/Q
                         net (fo=5, routed)           1.256     6.766    satir_data_temiz[1]
    SLICE_X41Y77         LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  okunan_karakter[3]_i_1/O
                         net (fo=4, routed)           0.379     7.269    okunan_karakter[3]_i_1_n_0
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.423    14.764    clock_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDCE (Setup_fdce_C_CE)      -0.205    14.782    okunan_karakter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 satir_data_temiz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hata_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.704ns (29.995%)  route 1.643ns (70.005%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.533     5.054    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDCE (Prop_fdce_C_Q)         0.456     5.510 r  satir_data_temiz_reg[2]/Q
                         net (fo=5, routed)           1.210     6.720    satir_data_temiz[2]
    SLICE_X41Y76         LUT4 (Prop_lut4_I1_O)        0.124     6.844 r  hata_i_2/O
                         net (fo=1, routed)           0.433     7.277    hata
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.401 r  hata_i_1/O
                         net (fo=1, routed)           0.000     7.401    hata_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  hata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.422    14.763    clock_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  hata_reg/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.029    15.015    hata_reg
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.745ns (76.046%)  route 0.550ns (23.954%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.534     5.055    clock_IBUF_BUFG
    SLICE_X42Y74         FDCE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDCE (Prop_fdce_C_Q)         0.518     5.573 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.114    counter_reg_n_0_[1]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.771 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.780    counter_reg[0]_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    counter_reg[4]_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.014 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[8]_i_1_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.131 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    counter_reg[12]_i_1_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.350 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.350    counter_reg[16]_i_1_n_7
    SLICE_X42Y78         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.425    14.766    clock_IBUF_BUFG
    SLICE_X42Y78         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X42Y78         FDCE (Setup_fdce_C_D)        0.109    15.098    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  7.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hata_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.551     1.434    clock_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  counter_reg[14]/Q
                         net (fo=7, routed)           0.117     1.716    p_0_in[0]
    SLICE_X41Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.761 r  hata_i_1/O
                         net (fo=1, routed)           0.000     1.761    hata_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  hata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.816     1.943    clock_IBUF_BUFG
    SLICE_X41Y76         FDRE                                         r  hata_reg/C
                         clock pessimism             -0.498     1.445    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.091     1.536    hata_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 satir_data_buf3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_buf4_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.548     1.431    clock_IBUF_BUFG
    SLICE_X38Y74         FDCE                                         r  satir_data_buf3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  satir_data_buf3_reg[2]/Q
                         net (fo=2, routed)           0.127     1.722    satir_data_buf3[2]
    SLICE_X38Y74         FDCE                                         r  satir_data_buf4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.813     1.941    clock_IBUF_BUFG
    SLICE_X38Y74         FDCE                                         r  satir_data_buf4_reg[2]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X38Y74         FDCE (Hold_fdce_C_D)         0.060     1.491    satir_data_buf4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 satir_data_buf3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_buf4_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.548     1.431    clock_IBUF_BUFG
    SLICE_X38Y74         FDCE                                         r  satir_data_buf3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  satir_data_buf3_reg[3]/Q
                         net (fo=2, routed)           0.121     1.716    satir_data_buf3[3]
    SLICE_X38Y74         FDCE                                         r  satir_data_buf4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.813     1.941    clock_IBUF_BUFG
    SLICE_X38Y74         FDCE                                         r  satir_data_buf4_reg[3]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X38Y74         FDCE (Hold_fdce_C_D)         0.053     1.484    satir_data_buf4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 satir_data_buf3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_buf4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.549     1.432    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.164     1.596 r  satir_data_buf3_reg[1]/Q
                         net (fo=2, routed)           0.127     1.723    satir_data_buf3[1]
    SLICE_X38Y73         FDCE                                         r  satir_data_buf4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.815     1.942    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf4_reg[1]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X38Y73         FDCE (Hold_fdce_C_D)         0.053     1.485    satir_data_buf4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 satir_data_buf4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_temiz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.549     1.432    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.148     1.580 r  satir_data_buf4_reg[0]/Q
                         net (fo=2, routed)           0.131     1.711    satir_data_buf4[0]
    SLICE_X39Y73         FDCE                                         r  satir_data_temiz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.815     1.942    clock_IBUF_BUFG
    SLICE_X39Y73         FDCE                                         r  satir_data_temiz_reg[0]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X39Y73         FDCE (Hold_fdce_C_D)         0.017     1.462    satir_data_temiz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 okunan_karakter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.995%)  route 0.182ns (49.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.551     1.434    clock_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  okunan_karakter_reg[1]/Q
                         net (fo=7, routed)           0.182     1.757    okunan_karakter_reg_n_0_[1]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.048     1.805 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    led[5]_i_1_n_0
    SLICE_X40Y76         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.816     1.943    clock_IBUF_BUFG
    SLICE_X40Y76         FDCE                                         r  led_reg[5]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X40Y76         FDCE (Hold_fdce_C_D)         0.107     1.552    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.549     1.432    clock_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDCE (Prop_fdce_C_Q)         0.164     1.596 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.711    counter_reg_n_0_[10]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.821 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    counter_reg[8]_i_1_n_5
    SLICE_X42Y76         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.816     1.943    clock_IBUF_BUFG
    SLICE_X42Y76         FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X42Y76         FDCE (Hold_fdce_C_D)         0.134     1.566    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.548     1.431    clock_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.710    counter_reg_n_0_[6]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.820 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    counter_reg[4]_i_1_n_5
    SLICE_X42Y75         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.815     1.942    clock_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X42Y75         FDCE (Hold_fdce_C_D)         0.134     1.565    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 satir_data_buf4_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            satir_data_temiz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.549     1.432    clock_IBUF_BUFG
    SLICE_X38Y73         FDCE                                         r  satir_data_buf4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDCE (Prop_fdce_C_Q)         0.148     1.580 r  satir_data_buf4_reg[1]/Q
                         net (fo=2, routed)           0.136     1.716    satir_data_buf4[1]
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.813     1.941    clock_IBUF_BUFG
    SLICE_X39Y74         FDCE                                         r  satir_data_temiz_reg[1]/C
                         clock pessimism             -0.497     1.444    
    SLICE_X39Y74         FDCE (Hold_fdce_C_D)         0.016     1.460    satir_data_temiz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 okunan_karakter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.192ns (50.828%)  route 0.186ns (49.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.551     1.434    clock_IBUF_BUFG
    SLICE_X40Y77         FDCE                                         r  okunan_karakter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  okunan_karakter_reg[2]/Q
                         net (fo=7, routed)           0.186     1.761    okunan_karakter_reg_n_0_[2]
    SLICE_X40Y76         LUT4 (Prop_lut4_I2_O)        0.051     1.812 r  led[6]_i_2/O
                         net (fo=1, routed)           0.000     1.812    led[6]_i_2_n_0
    SLICE_X40Y76         FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.816     1.943    clock_IBUF_BUFG
    SLICE_X40Y76         FDCE                                         r  led_reg[6]/C
                         clock pessimism             -0.498     1.445    
    SLICE_X40Y76         FDCE (Hold_fdce_C_D)         0.107     1.552    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y71   anot_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y74   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y76   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y76   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y77   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y78   counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y75   counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y71   anot_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y76   hata_reg/C



