;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMN 210, 0
	JMN 210, 0
	ADD 270, 50
	ADD -270, <56
	ADD -270, <56
	SUB @121, 106
	JMN @-210, -0
	SLT -2, <-30
	MOV -1, <-20
	JMZ -10, 80
	SUB <122, 103
	JMZ 900, #372
	SPL -1, @-20
	JMZ 900, #372
	SPL -1, @-20
	SUB @127, 105
	SUB @127, 105
	SUB 521, 90
	SUB 521, 90
	MOV @-8, @-833
	SUB <300, 90
	SUB 521, 90
	MOV -7, <-20
	MOV 80, @702
	JMN -50, 80
	SLT @127, @105
	MOV @127, 185
	SPL <-127, 100
	JMP -7, @-20
	DJN -2, @-30
	SLT -1, <-20
	ADD 270, <52
	SPL 0, <402
	ADD 270, 60
	JMP @300, 90
	JMP @300, 90
	ADD 270, <52
	JMP @300, 90
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	JMN -10, 80
	CMP -207, <-120
	DJN -1, @-20
	DJN <-7, @-26
