 sttl Dual_Port RAM Structure pag        if      (NET=1)** this is an OVERLAY on a 1Kx8 FIFO in DPR** the primary fifo definitions are not touched** some locations may be re-used for this purpose*         ifnc    &a,'KERNEL'DPR_BASE        equ     $0000           GPP DPR at this address (GPP)          org    DPR_BASE      -- Dual port RAM address         else         base   0         endif*nwp_strt equ    *               first address  of DPR RAM*******************************************************         rmb    32              defined in fio.h         rmb    512             fifo space******************************************************WZSKOFF equ     *******************************************************wzsk8   rmb     WZSIZE         sock structurewzsk7   rmb     WZSIZE         sockwzsk6   rmb     WZSIZE         sockwzsk5   rmb     WZSIZE         sockwzsk4   rmb     WZSIZE         sockwzsk3   rmb     WZSIZE         sockwzsk2   rmb     WZSIZE         sockwzsk1   rmb     WZSIZE         sock******************************************************WZNETOF equ     *wlocip  rmb     WZLCSZ         network devicewnboot  equ     wlocip+64      see netblock.h******************************************************** fifo top* specified in fio.h*******************************************************         endif