## Combinational Logic

This folder contains basic combinational designs implemented in Verilog.

### Modules
- logic_gates.v – Primitive gate-level modeling
- gate_always.v – Combinational logic using always block and case statement

### Concepts Covered
- Gate-level modeling
- Blocking assignments
- Case-based logic selection
