{"Source Block": ["oh/eproto_rx/hdl/eproto_rx.v@140:205@HdlStmProcess", "      end\n      \n   end // always @ ( posedge rxlclk_p )\n\n   // 1st cycle\n   always @( posedge rxlclk_p ) begin\n\n      rxactive_0 <= rxactive_in;\n      rxalign_0  <= rxalign_in;\n      \n      case(rxalign_in)\n        3'd7: begin\n           ctrlmode_0       <= rxdata_in[55:52];\n           dstaddr_0[31:0]  <= rxdata_in[51:20];\n           datamode_0       <= rxdata_in[19:18];\n           write_0          <= rxdata_in[17];\n           access_0         <= rxdata_in[16];\n           data_0[31:16]    <= rxdata_in[15:0];\n        end\n        \n        3'd6: begin\n           ctrlmode_0       <= rxdata_in[47:44];\n           dstaddr_0[31:0]  <= rxdata_in[43:12];\n           datamode_0       <= rxdata_in[11:10];\n           write_0          <= rxdata_in[9];\n           access_0         <= rxdata_in[8];\n           data_0[31:24]    <= rxdata_in[7:0];\n        end\n\n        3'd5: begin\n           ctrlmode_0       <= rxdata_in[39:36];\n           dstaddr_0[31:0]  <= rxdata_in[35:4];\n           datamode_0       <= rxdata_in[3:2];\n           write_0          <= rxdata_in[1];\n           access_0         <= rxdata_in[0];\n        end\n\n        3'd4: begin\n           ctrlmode_0       <= rxdata_in[31:28];\n           dstaddr_0[31:4]  <= rxdata_in[27:0];\n        end\n\n        3'd3: begin\n           ctrlmode_0       <= rxdata_in[23:20];\n           dstaddr_0[31:12] <= rxdata_in[19:0];\n        end\n\n        3'd2: begin\n           ctrlmode_0       <= rxdata_in[15:12];\n           dstaddr_0[31:20] <= rxdata_in[11:0];\n        end\n\n        3'd1: begin\n           ctrlmode_0       <= rxdata_in[7:4];\n           dstaddr_0[31:28] <= rxdata_in[3:0];\n        end\n        \n         // if align == 0 then only the tran byte is present, ignore\n      endcase // case (rxalign_in)\n      \n   end // always @ ( posedge rxlclk_p )\n\n   // 2nd cycle\n   always @( posedge rxlclk_p ) begin\n\n      rxactive_1 <= rxactive_0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[148, "      stream_0   <= 1'b0;\n"], [157, "           stream_0         <= rxframe_p[1] & (rxactive_in | stream_0);\n"], [166, "           stream_0         <= rxframe_p[0] & (rxactive_in | stream_0);\n"]]}}