s1(14Apr2023:13:13:34):  irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch 
s2(14Apr2023:13:15:03):  irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch 
s3(14Apr2023:13:15:56):  irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch 
s4(14Apr2023:13:19:00):  irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch 
s5(14Apr2023:13:23:03):  irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v /RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch -loadpli1 debpli:novas_pli_boot 
