# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../elec3342-music-decoder.srcs/sources_1/imports/rtl/mcdecoder.vhd" \
"../../../../elec3342-music-decoder.srcs/sources_1/imports/rtl/myuart.vhd" \
"../../../../elec3342-music-decoder.srcs/sources_1/imports/rtl/sim_top.vhd" \
"../../../../elec3342-music-decoder.srcs/sources_1/imports/rtl/symb_det.vhd" \
"../../../../elec3342-music-decoder.srcs/sim_1/imports/tb/sim_top_tb.vhd" \

# Do not sort compile order
nosort
