0|10000|Public
50|$|Paradise Datacom Limited of Witham, Essex for Design {{of custom}} ASIC (Application <b>Specific</b> <b>Integrated</b> <b>Circuit).</b>|$|R
50|$|P1076.4 Standard VITAL ASIC (Application <b>Specific</b> <b>Integrated</b> <b>Circuit)</b> Modeling Specification (VITAL) - This {{group is}} now part of 1076.|$|R
5000|$|Other {{products}} {{developed at}} ALD are rail to rail operational amplifiers, Function Specific ASIC (Application <b>Specific</b> <b>Integrated</b> <b>Circuits),</b> low charge injection analog switches, timers [...] and on-chip electronic trimming.|$|R
50|$|The set of {{peripheral}} chips {{selected for}} the original IBM PC defined the functionality of an IBM compatible. These became the de facto base for later application <b>specific</b> <b>integrated</b> <b>circuits</b> (ASICs) used in compatible products.|$|R
5000|$|Received {{approval}} from MOST {{to establish the}} [...] "Hong Kong Branch of the National Engineering Research Centre for Application <b>Specific</b> <b>Integrated</b> <b>Circuit</b> System" [...] {{in collaboration with the}} Southeast University (SEU) in Nanjing in 2012.|$|R
40|$|This paper {{presents}} one original {{solution of}} control logic for scoreboard in tennis match. The main {{goal is to}} simplify the process of recording points. Instead of using six buttons the chair umpire (referee) will use only two control buttons or a joystick to assign a point to a player. The proposed system takes care of all other data processing. The system is designed in Application <b>Specific</b> <b>Integrated</b> <b>Circuits</b> (ASIC) and Standard Application <b>Specific</b> <b>Integrated</b> <b>Circuits</b> (SASIC) technology to demonstrate {{similarities and differences between}} two design technologies. Finally it is realized on FPGA type EP 2 C 35 F 672 C 6 from Cyclone II Altera’s family...|$|R
40|$|FPGAs (Field Programmable Gate Arrays) are silicon {{chips that}} can be {{continuously}} reprogrammed with application specific logic configurations. This interesting property gives them many advantages over ASICs (Application <b>Specific</b> <b>Integrated</b> <b>Circuits),</b> which contain fixed hardware configurations and cannot be altered to implemen...|$|R
5000|$|The {{design team}} {{constructs}} {{a description of}} an ASIC (application <b>specific</b> <b>integrated</b> <b>circuits)</b> to achieve these goals using an HDL. This process is analogous to writing a computer program in a high-level language. This is usually called the RTL (register-transfer level) design.|$|R
40|$|Abstract:- This paper {{concerns}} {{the design and}} development of an Application <b>Specific</b> <b>Integrated</b> <b>Circuit</b> (ASIC) {{for the implementation of}} the Transmission Convergence sub-layer of the xDSL protocols. The work presents the required functionalities and focalizes on the hardware and software architecture of the module...|$|R
40|$|Finite state-machines (FSMs) {{are used}} to control {{operational}} flow in application <b>specific</b> <b>integrated</b> <b>circuits</b> (ASICs) and {{field programmable gate array}} (FPGA) devices. Because of their ease of interpretation, FSMs simplify the design and verification process and consequently are significant components in a synchronous design...|$|R
50|$|The Audio CD format {{requires}} {{every player}} {{to have enough}} processing power to decode the CD data, this is made normally by application <b>specific</b> <b>integrated</b> <b>circuits</b> but they cannot work by themselves, they require a main microcomputer or microcontroller to orchestrate the entire machine.|$|R
40|$|Analog {{circuits}} form {{an important}} part in <b>integrated</b> <b>circuits</b> and in particular in ASICs (Application <b>Specific</b> <b>Integrated</b> <b>Circuits).</b> However, due to the high complexity, design of this part has become a bottle-neck in the design flow (Gielen, 2007; Rutenbar et al., 2007). To overcome this problem and to guaranty that the analog part can be designed in reasonabl...|$|R
50|$|There {{are mainly}} three methods to melt the solder: hot air, {{infrared}} light, and steam-phasing. The infrared light technology {{works with a}} focused infrared light beam onto a <b>specific</b> <b>integrated</b> <b>circuit</b> and is used for small chips. The hot air and steam methods cannot focus {{as much as the}} infrared technique.|$|R
40|$|An {{application}} <b>specific</b> <b>integrated</b> <b>circuit</b> is optimized by translating a first {{representation of}} its digital design {{to a second}} representation. The second representation includes multiple syntactic expressions that admit a representation of a higher-order function of base Boolean values. The syntactic expressions are manipulated to form a third representation of the digital design...|$|R
40|$|We review recent {{application}} <b>specific</b> <b>integrated</b> <b>circuits</b> {{developed for}} high energy neutrino, gamma ray and cosmic ray detectors, which share {{constraints of the}} same kind. We compare various technical concepts used to fulfil similar requirements. We suggest some ways which could be followed {{in the near future}} to answer the needs of next generation experiments...|$|R
40|$|In this bachelor’s {{these are}} three basic typologies of drivers (step down, step up, {{step up and}} down output voltage) described. Five <b>specific</b> <b>integrated</b> <b>circuits</b> {{fulfilling}} the requirement for supplying LED diodes are selected. The output of this thesis is the design and construction of LED driver for supplying high brightness LEDs with 900 mA constant current...|$|R
40|$|This work {{reports the}} {{development}} of an Application <b>Specific</b> <b>Integrated</b> <b>Circuit</b> (ASIC) implemented in Sea-of-Gates, suitable for digital signal processing applications. A 10 th order digital filter with programmable coefficients was designed. The processing of audio frequency signals can be performed in real-time. This circuit was designed as part of the PROTEM-CC/PROCIMS project, using 1. 0 µm CMOS technology...|$|R
40|$|Abstract – Emerging {{dimensions}} of scientific computing {{have changed the}} structural requirements of the under laying hardware and software resources. The growing scientific applications are demanding for the high speed computing platforms having the capability of the run time architectural updation. The conventional computing approaches using application <b>specific</b> <b>integrated</b> <b>circuits</b> and programmable general purpose processors are still suffering {{with the lack of}} architectural modifications for demanded updation and computing speed respectively, during the life of running applications. The reconfigurable computing is becoming the next generation computing approach as it promises the high level integration of hardware speed and software flexibility at one platform. The reconfigurable computing is intended to fill the gape between the high speed computing platforms like application <b>specific</b> <b>integrated</b> <b>circuits</b> and the highly flexible computing platform like programmable general purpose processors. This research paper briefly investigates the roll of reconfigurable computing systems in the emerging scientific applications...|$|R
40|$|An {{application}} <b>specific</b> <b>integrated</b> <b>circuit</b> for {{pressure and}} temperature measurement under high temperature oil well bottom conditions is presented. The system is mainly composed of three high performance automatic level controlled (ALC) oscillator circuits which drive three external crystals (the sensitive elements), and of some mixing and filtering stages. The integrated system was successfully tested up to 220 degrees C, showing a frequency resolution of 0. 0003 ppm (0. 0007 psi for the pressure measurement) and a drift of 1. 5 Hz/month (~ 0. 5 psi/month), {{with regard to}} the short and long term measurement stability respectively. A drastic reduction of the whole measurement tool size and cost is allowed by means of the application <b>specific</b> BiCMOS <b>integrated</b> <b>circuit...</b>|$|R
40|$|With the {{increasing}} complexity of Application <b>Specific</b> <b>Integrated</b> <b>Circuits</b> (ASICs), System-On-a-Chip (SoC) design {{seems to be}} the current chip design paradigm. Unlike ASICs, SoCs are a potpourri of diverse components, including general-purpose or special-purpose processors. Designing and testing these designs require a new methodology that supports system level modeling and hardware-software co-design. The Hardware Description Languages (HDLs) available today cannot meet this challenge...|$|R
40|$|Rapid {{advances}} in application <b>specific</b> <b>integrated</b> <b>circuits</b> have posed {{a challenge in}} both design and test of analog components to provide consistent circuit performance. In this paper, a structure is proposed and designed {{that will help the}} ASIC industries in testing analog components. The Op-Amp under test is configured as voltage follower and the signature is analyzed using digital circuitry...|$|R
40|$|First {{tests of}} a data {{acquisition}} system for linear position-sensitive gas proportional detectors based on an ASIC (application <b>specific</b> <b>integrated</b> <b>circuit)</b> implementing the space–time–space conversion method for parallel readout of delay lines are presented. Using a standard delay line detector a spatial resolution of 0. 3 mm/channel was achieved corresponding to a time resolution of ≅ 0. 4 ns/channel in the ASIC...|$|R
50|$|The Standard Router {{can connect}} up to 32 nodes. It {{contains}} an application <b>specific</b> <b>integrated</b> <b>circuit</b> (ASIC) {{known as the}} scalable pipelined interconnect for distributed endpoint routing (SPIDER), {{which serves as a}} router for the NUMAlink network. The SPIDER ASIC has six ports, each with a pair of unidirectional links, connected to a crossbar which enables the ports to communicate with each other.|$|R
40|$|Abstract—Application-specific instruction-set {{processor}} (ASIP) has programming {{flexibility and}} performance {{as compared to}} application <b>specific</b> <b>integrated</b> <b>circuits</b> (ASICs). This makes it attractive choice for the future embedded processor on system-on-chip (SOC) design. We have designed an ASIP using language for instruction-set architecture (LISA). The designed processor has optimized instructions (a total of 8) for the image enhancement applications in spatial domain. The processor architecture is tested by writing soft codes for four different image enhancement algorithms. Good qualities of enhanced images have been obtained by the simulations. Finally, the processor architecture is prototyped in FPGA and implemented using TSMC 0. 18 µm CMOS standard cell technology library. The architecture uses 21. 72 K gate counts and consumes total power of 2. 489 mW at 50 MHz clock frequency and supply voltage of 1. 8 V. Keywords—Application-specific instruction-set processor (ASIP), application <b>specific</b> <b>integrated</b> <b>circuits</b> (ASIC), system-on-chip (SOC), language for instruction-set architecture (LISA), image enhancement...|$|R
30|$|The {{complete}} L 2 trigger {{system is}} currently being built, making intensive use of the reconfigurable technology. Components such as FPGAs constitute an attractive alternative to classical circuits such as ASICs (Application <b>Specific</b> <b>Integrated</b> <b>Circuits).</b> This type of reconfigurable circuits {{tends to be more}} and more efficient in terms of speed and logic resources and is more and more envisaged in deeply constrained applications.|$|R
40|$|A {{frontend}} Application <b>Specific</b> <b>Integrated</b> <b>Circuit</b> (ASIC) prototype {{developed for}} the read out of the CMS barrel muon drift tubes chambers has been produced in 100 samples. Several chips were used to read out one superlayer (224 drift tubes) of a full size prototype chamber. The properties of the chips {{and the performance of}} the chamber part equipped with the frontend prototype are presented...|$|R
30|$|The rest of {{this paper}} is {{organized}} as follows: Section 2 shows the preliminary information such as notations, channel model, and full K-best algorithm. Section 3 describes our algorithm. Section 4 focuses on hardware design. Sections 5 and 6 compare the proposed one with the previous works in terms of BER performance and application <b>specific</b> <b>integrated</b> <b>circuit</b> (ASIC) results, respectively. We conclude the paper in Section 7.|$|R
40|$|This paper {{presents}} {{the stage of}} physical design flow of automatic generated hardware communication wrappers for ARM processors. This paper focuses {{on the study of}} automatically generated RTL models and the definition of an effective model for physical integration. The type of design treated in this work applies primarily to the design of the application <b>specific</b> <b>integrated</b> <b>circuits</b> ASIC designed {{at the base of the}} standards cells...|$|R
50|$|The ESPRESSO {{algorithm}} {{proved so}} successful {{that it has been}} incorporated as a standard logic function minimization step into virtually any contemporary logic synthesis tool. For implementing a function in multi-level logic, the minimization result is optimized by factorization and mapped onto the available basic logic cells in the target technology, whether this concerns an FPGA (Field Programmable Gate Array) or an ASIC (Application <b>Specific</b> <b>Integrated</b> <b>Circuit).</b>|$|R
25|$|The Application <b>Specific</b> <b>Integrated</b> <b>Circuit</b> (ASIC) Design Centre is an {{embedded}} {{centre of}} the Centre for Development of Advanced Computing, set up {{with the objective of}} application-oriented R for electronics products, systems and technologies. Since its inception in 1989, the ASIC Design Centre has been active in the design of high-complexity ASICs and ASIC-based products. The Centre is equipped with facilities for design of VLSI ASICs from concept to silicon.|$|R
40|$|Abstract: Hardware Software {{partitioning}} of a task graph {{refers to}} the mapping of task nodes to physical components such as processors, Application <b>Specific</b> <b>Integrated</b> <b>Circuits,</b> memory with an optimization of parameters involving execution time, physical area, cost of memory and other factors. This works evaluates the performance of iterative min-cut heuristic Fiduccia-Mattheyses for HW and SW partitioning. The results shows the algorithm can be very effective in giving the bi-partite partition...|$|R
2500|$|Processors {{and other}} {{critical}} items: DRDO {{has developed a}} range of processors and application <b>specific</b> <b>integrated</b> <b>circuits</b> for its critical projects. Many of these systems are modular, {{in the sense that}} they can be reused across different projects. These include [...] "Pythagoras processor" [...] to convert cartesian to polar coordinates, ANUCO, a floating point coprocessor and several others, including the ANUPAMA 32-bit processor, which is being used in several DRDO projects.|$|R
40|$|Direct Digital Frequency Synthesizer (DDFS) {{circuits}} {{are routinely}} implemented in many electronic systems. Advanced DDFS design techniques {{have been proposed}} and optimized for ASIC (Application <b>Specific</b> <b>Integrated</b> <b>Circuits)</b> implementations. Nowadays, FPGA devices are frequently chosen as target for digital circuits. This paper presents the FPGA implementation of {{state of the art}} DDFS architectures and compares their performance providing hints on optimal design {{as a function of the}} chosen performance parameter...|$|R
40|$|Sensors convert {{physical}} or chemical mcasurands into electronic signals. Microsensors arc manufactured using microelectronic processing technologies. The {{goal is to}} develop batch-fabricated sensors interfaced with microprocessors or application <b>specific</b> <b>integrated</b> <b>circuits.</b> Device modeling is becoming an essential tool for microsensor design and analysis. This new field of microsensor modeling is reviewed in this paper. Model equations and boundary conditions are presented along with numerical procedures and selected results...|$|R
50|$|The Application <b>Specific</b> <b>Integrated</b> <b>Circuit</b> (ASIC) Design Centre is an {{embedded}} {{centre of}} the Centre for Development of Advanced Computing, set up {{with the objective of}} application-oriented R&D for electronics products, systems and technologies. Since its inception in 1989, the ASIC Design Centre has been active in the design of high-complexity ASICs and ASIC-based products. The Centre is equipped with facilities for design of VLSI ASICs from concept to silicon.|$|R
5000|$|Processors {{and other}} {{critical}} items: DRDO {{has developed a}} range of processors and application <b>specific</b> <b>integrated</b> <b>circuits</b> for its critical projects. Many of these systems are modular, {{in the sense that}} they can be reused across different projects. These include [...] "Pythagoras processor" [...] to convert cartesian to polar coordinates, ANUCO, a floating point coprocessor and several others, including the ANUPAMA 32-bit processor, which is being used in several DRDO projects.|$|R
