
node_software.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00002340  000023d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002340  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  00800124  00800124  000023f8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000023f8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002428  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000330  00000000  00000000  00002468  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003a0b  00000000  00000000  00002798  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a1e  00000000  00000000  000061a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000020ad  00000000  00000000  00006bc1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c5c  00000000  00000000  00008c70  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000f64  00000000  00000000  000098cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000060df  00000000  00000000  0000a830  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000350  00000000  00000000  0001090f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 95 00 	jmp	0x12a	; 0x12a <__ctors_end>
       4:	0c 94 24 0b 	jmp	0x1648	; 0x1648 <__vector_1>
       8:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
       c:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      10:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      14:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      18:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      1c:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      20:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      24:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      28:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      2c:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      30:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      34:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      38:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      3c:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      40:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      44:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      48:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      4c:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      50:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      54:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      58:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      5c:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      60:	0c 94 9d 03 	jmp	0x73a	; 0x73a <__vector_24>
      64:	0c 94 b2 00 	jmp	0x164	; 0x164 <__bad_interrupt>
      68:	b5 03       	fmuls	r19, r21
      6a:	03 04       	cpc	r0, r3
      6c:	03 04       	cpc	r0, r3
      6e:	03 04       	cpc	r0, r3
      70:	03 04       	cpc	r0, r3
      72:	03 04       	cpc	r0, r3
      74:	03 04       	cpc	r0, r3
      76:	03 04       	cpc	r0, r3
      78:	b7 03       	fmuls	r19, r23
      7a:	03 04       	cpc	r0, r3
      7c:	03 04       	cpc	r0, r3
      7e:	03 04       	cpc	r0, r3
      80:	03 04       	cpc	r0, r3
      82:	03 04       	cpc	r0, r3
      84:	03 04       	cpc	r0, r3
      86:	03 04       	cpc	r0, r3
      88:	b7 03       	fmuls	r19, r23
      8a:	03 04       	cpc	r0, r3
      8c:	03 04       	cpc	r0, r3
      8e:	03 04       	cpc	r0, r3
      90:	03 04       	cpc	r0, r3
      92:	03 04       	cpc	r0, r3
      94:	03 04       	cpc	r0, r3
      96:	03 04       	cpc	r0, r3
      98:	03 04       	cpc	r0, r3
      9a:	03 04       	cpc	r0, r3
      9c:	03 04       	cpc	r0, r3
      9e:	03 04       	cpc	r0, r3
      a0:	03 04       	cpc	r0, r3
      a2:	03 04       	cpc	r0, r3
      a4:	03 04       	cpc	r0, r3
      a6:	03 04       	cpc	r0, r3
      a8:	b7 03       	fmuls	r19, r23
      aa:	03 04       	cpc	r0, r3
      ac:	03 04       	cpc	r0, r3
      ae:	03 04       	cpc	r0, r3
      b0:	03 04       	cpc	r0, r3
      b2:	03 04       	cpc	r0, r3
      b4:	03 04       	cpc	r0, r3
      b6:	03 04       	cpc	r0, r3
      b8:	03 04       	cpc	r0, r3
      ba:	03 04       	cpc	r0, r3
      bc:	03 04       	cpc	r0, r3
      be:	03 04       	cpc	r0, r3
      c0:	03 04       	cpc	r0, r3
      c2:	03 04       	cpc	r0, r3
      c4:	03 04       	cpc	r0, r3
      c6:	03 04       	cpc	r0, r3
      c8:	00 04       	cpc	r0, r0
      ca:	03 04       	cpc	r0, r3
      cc:	03 04       	cpc	r0, r3
      ce:	03 04       	cpc	r0, r3
      d0:	03 04       	cpc	r0, r3
      d2:	03 04       	cpc	r0, r3
      d4:	03 04       	cpc	r0, r3
      d6:	03 04       	cpc	r0, r3
      d8:	df 03       	fmulsu	r21, r23
      da:	03 04       	cpc	r0, r3
      dc:	03 04       	cpc	r0, r3
      de:	03 04       	cpc	r0, r3
      e0:	03 04       	cpc	r0, r3
      e2:	03 04       	cpc	r0, r3
      e4:	03 04       	cpc	r0, r3
      e6:	03 04       	cpc	r0, r3
      e8:	03 04       	cpc	r0, r3
      ea:	03 04       	cpc	r0, r3
      ec:	03 04       	cpc	r0, r3
      ee:	03 04       	cpc	r0, r3
      f0:	03 04       	cpc	r0, r3
      f2:	03 04       	cpc	r0, r3
      f4:	03 04       	cpc	r0, r3
      f6:	03 04       	cpc	r0, r3
      f8:	d3 03       	fmuls	r21, r19
      fa:	03 04       	cpc	r0, r3
      fc:	03 04       	cpc	r0, r3
      fe:	03 04       	cpc	r0, r3
     100:	03 04       	cpc	r0, r3
     102:	03 04       	cpc	r0, r3
     104:	03 04       	cpc	r0, r3
     106:	03 04       	cpc	r0, r3
     108:	f1 03       	fmuls	r23, r17
     10a:	a3 0d       	add	r26, r3
     10c:	a8 0d       	add	r26, r8
     10e:	ad 0d       	add	r26, r13
     110:	b2 0d       	add	r27, r2
     112:	b9 0d       	add	r27, r9
     114:	c0 0d       	add	r28, r0
     116:	c4 0d       	add	r28, r4
     118:	c8 0d       	add	r28, r8
     11a:	cc 0d       	add	r28, r12
     11c:	d0 0d       	add	r29, r0
     11e:	d3 0d       	add	r29, r3
     120:	d7 0d       	add	r29, r7
     122:	db 0d       	add	r29, r11
     124:	df 0d       	add	r29, r15
     126:	e3 0d       	add	r30, r3
     128:	e7 0d       	add	r30, r7

0000012a <__ctors_end>:
     12a:	11 24       	eor	r1, r1
     12c:	1f be       	out	0x3f, r1	; 63
     12e:	cf ef       	ldi	r28, 0xFF	; 255
     130:	d8 e0       	ldi	r29, 0x08	; 8
     132:	de bf       	out	0x3e, r29	; 62
     134:	cd bf       	out	0x3d, r28	; 61

00000136 <__do_copy_data>:
     136:	11 e0       	ldi	r17, 0x01	; 1
     138:	a0 e0       	ldi	r26, 0x00	; 0
     13a:	b1 e0       	ldi	r27, 0x01	; 1
     13c:	e0 e4       	ldi	r30, 0x40	; 64
     13e:	f3 e2       	ldi	r31, 0x23	; 35
     140:	02 c0       	rjmp	.+4      	; 0x146 <__do_copy_data+0x10>
     142:	05 90       	lpm	r0, Z+
     144:	0d 92       	st	X+, r0
     146:	a4 32       	cpi	r26, 0x24	; 36
     148:	b1 07       	cpc	r27, r17
     14a:	d9 f7       	brne	.-10     	; 0x142 <__do_copy_data+0xc>

0000014c <__do_clear_bss>:
     14c:	21 e0       	ldi	r18, 0x01	; 1
     14e:	a4 e2       	ldi	r26, 0x24	; 36
     150:	b1 e0       	ldi	r27, 0x01	; 1
     152:	01 c0       	rjmp	.+2      	; 0x156 <.do_clear_bss_start>

00000154 <.do_clear_bss_loop>:
     154:	1d 92       	st	X+, r1

00000156 <.do_clear_bss_start>:
     156:	a4 34       	cpi	r26, 0x44	; 68
     158:	b2 07       	cpc	r27, r18
     15a:	e1 f7       	brne	.-8      	; 0x154 <.do_clear_bss_loop>
     15c:	0e 94 a8 0e 	call	0x1d50	; 0x1d50 <main>
     160:	0c 94 9e 11 	jmp	0x233c	; 0x233c <_exit>

00000164 <__bad_interrupt>:
     164:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000168 <power_get_battery_voltage>:

void serial_test(char test) {
	/* test function only for debug purpose */
	char data[4] = {test, '\r', '\n', '\0'};
	serial_send(data);
}
     168:	87 e0       	ldi	r24, 0x07	; 7
     16a:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
     16e:	ea e7       	ldi	r30, 0x7A	; 122
     170:	f0 e0       	ldi	r31, 0x00	; 0
     172:	86 e8       	ldi	r24, 0x86	; 134
     174:	80 83       	st	Z, r24
     176:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     17a:	80 81       	ld	r24, Z
     17c:	80 64       	ori	r24, 0x40	; 64
     17e:	80 83       	st	Z, r24
     180:	80 81       	ld	r24, Z
     182:	84 ff       	sbrs	r24, 4
     184:	fd cf       	rjmp	.-6      	; 0x180 <power_get_battery_voltage+0x18>
     186:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     18a:	60 91 79 00 	lds	r22, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     18e:	ea e7       	ldi	r30, 0x7A	; 122
     190:	f0 e0       	ldi	r31, 0x00	; 0
     192:	80 81       	ld	r24, Z
     194:	8f 77       	andi	r24, 0x7F	; 127
     196:	80 83       	st	Z, r24
     198:	70 e0       	ldi	r23, 0x00	; 0
     19a:	76 2f       	mov	r23, r22
     19c:	66 27       	eor	r22, r22
     19e:	69 0f       	add	r22, r25
     1a0:	71 1d       	adc	r23, r1
     1a2:	07 2e       	mov	r0, r23
     1a4:	00 0c       	add	r0, r0
     1a6:	88 0b       	sbc	r24, r24
     1a8:	99 0b       	sbc	r25, r25
     1aa:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
     1ae:	23 e3       	ldi	r18, 0x33	; 51
     1b0:	33 e3       	ldi	r19, 0x33	; 51
     1b2:	43 e5       	ldi	r20, 0x53	; 83
     1b4:	50 e4       	ldi	r21, 0x40	; 64
     1b6:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
     1ba:	20 e0       	ldi	r18, 0x00	; 0
     1bc:	30 e0       	ldi	r19, 0x00	; 0
     1be:	40 e8       	ldi	r20, 0x80	; 128
     1c0:	5a e3       	ldi	r21, 0x3A	; 58
     1c2:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
     1c6:	20 e0       	ldi	r18, 0x00	; 0
     1c8:	30 e0       	ldi	r19, 0x00	; 0
     1ca:	40 ec       	ldi	r20, 0xC0	; 192
     1cc:	5f e3       	ldi	r21, 0x3F	; 63
     1ce:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
     1d2:	08 95       	ret

000001d4 <power_get_solar_intensity>:
     1d4:	86 e0       	ldi	r24, 0x06	; 6
     1d6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
     1da:	ea e7       	ldi	r30, 0x7A	; 122
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	86 e8       	ldi	r24, 0x86	; 134
     1e0:	80 83       	st	Z, r24
     1e2:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     1e6:	80 81       	ld	r24, Z
     1e8:	80 64       	ori	r24, 0x40	; 64
     1ea:	80 83       	st	Z, r24
     1ec:	80 81       	ld	r24, Z
     1ee:	84 ff       	sbrs	r24, 4
     1f0:	fd cf       	rjmp	.-6      	; 0x1ec <power_get_solar_intensity+0x18>
     1f2:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     1f6:	60 91 79 00 	lds	r22, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     1fa:	ea e7       	ldi	r30, 0x7A	; 122
     1fc:	f0 e0       	ldi	r31, 0x00	; 0
     1fe:	80 81       	ld	r24, Z
     200:	8f 77       	andi	r24, 0x7F	; 127
     202:	80 83       	st	Z, r24
     204:	70 e0       	ldi	r23, 0x00	; 0
     206:	76 2f       	mov	r23, r22
     208:	66 27       	eor	r22, r22
     20a:	69 0f       	add	r22, r25
     20c:	71 1d       	adc	r23, r1
     20e:	07 2e       	mov	r0, r23
     210:	00 0c       	add	r0, r0
     212:	88 0b       	sbc	r24, r24
     214:	99 0b       	sbc	r25, r25
     216:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
     21a:	23 e3       	ldi	r18, 0x33	; 51
     21c:	33 e3       	ldi	r19, 0x33	; 51
     21e:	43 e5       	ldi	r20, 0x53	; 83
     220:	50 e4       	ldi	r21, 0x40	; 64
     222:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
     226:	20 e0       	ldi	r18, 0x00	; 0
     228:	30 e0       	ldi	r19, 0x00	; 0
     22a:	40 e8       	ldi	r20, 0x80	; 128
     22c:	5a e3       	ldi	r21, 0x3A	; 58
     22e:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
     232:	08 95       	ret

00000234 <power_on_external_peripherals>:
     234:	38 9a       	sbi	0x07, 0	; 7
     236:	40 9a       	sbi	0x08, 0	; 8
     238:	2f ef       	ldi	r18, 0xFF	; 255
     23a:	80 e7       	ldi	r24, 0x70	; 112
     23c:	92 e0       	ldi	r25, 0x02	; 2
     23e:	21 50       	subi	r18, 0x01	; 1
     240:	80 40       	sbci	r24, 0x00	; 0
     242:	90 40       	sbci	r25, 0x00	; 0
     244:	e1 f7       	brne	.-8      	; 0x23e <power_on_external_peripherals+0xa>
     246:	00 c0       	rjmp	.+0      	; 0x248 <power_on_external_peripherals+0x14>
     248:	00 00       	nop
     24a:	08 95       	ret

0000024c <power_off_external_peripherals>:
     24c:	38 98       	cbi	0x07, 0	; 7
     24e:	40 98       	cbi	0x08, 0	; 8
     250:	5e 98       	cbi	0x0b, 6	; 11
     252:	08 95       	ret

00000254 <power_on_state_led>:
     254:	56 9a       	sbi	0x0a, 6	; 10
     256:	5e 98       	cbi	0x0b, 6	; 11
     258:	08 95       	ret

0000025a <power_off_state_led>:
     25a:	56 9a       	sbi	0x0a, 6	; 10
     25c:	5e 9a       	sbi	0x0b, 6	; 11
     25e:	08 95       	ret

00000260 <power_blink_state_led>:
     260:	4f 92       	push	r4
     262:	5f 92       	push	r5
     264:	6f 92       	push	r6
     266:	7f 92       	push	r7
     268:	8f 92       	push	r8
     26a:	9f 92       	push	r9
     26c:	af 92       	push	r10
     26e:	bf 92       	push	r11
     270:	cf 92       	push	r12
     272:	df 92       	push	r13
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	69 01       	movw	r12, r18
     27e:	7a 01       	movw	r14, r20
     280:	56 9a       	sbi	0x0a, 6	; 10
     282:	23 2b       	or	r18, r19
     284:	24 2b       	or	r18, r20
     286:	25 2b       	or	r18, r21
     288:	09 f4       	brne	.+2      	; 0x28c <power_blink_state_led+0x2c>
     28a:	43 c0       	rjmp	.+134    	; 0x312 <power_blink_state_led+0xb2>
     28c:	40 e0       	ldi	r20, 0x00	; 0
     28e:	00 e0       	ldi	r16, 0x00	; 0
     290:	10 e0       	ldi	r17, 0x00	; 0
     292:	98 01       	movw	r18, r16
     294:	2c 01       	movw	r4, r24
     296:	61 2c       	mov	r6, r1
     298:	71 2c       	mov	r7, r1
     29a:	f1 e0       	ldi	r31, 0x01	; 1
     29c:	4b 01       	movw	r8, r22
     29e:	a1 2c       	mov	r10, r1
     2a0:	b1 2c       	mov	r11, r1
     2a2:	e0 e0       	ldi	r30, 0x00	; 0
     2a4:	44 23       	and	r20, r20
     2a6:	b9 f0       	breq	.+46     	; 0x2d6 <power_blink_state_led+0x76>
     2a8:	08 0d       	add	r16, r8
     2aa:	19 1d       	adc	r17, r9
     2ac:	2a 1d       	adc	r18, r10
     2ae:	3b 1d       	adc	r19, r11
     2b0:	5e 9a       	sbi	0x0b, 6	; 11
     2b2:	61 15       	cp	r22, r1
     2b4:	71 05       	cpc	r23, r1
     2b6:	29 f1       	breq	.+74     	; 0x302 <power_blink_state_led+0xa2>
     2b8:	40 e0       	ldi	r20, 0x00	; 0
     2ba:	50 e0       	ldi	r21, 0x00	; 0
     2bc:	af ec       	ldi	r26, 0xCF	; 207
     2be:	b7 e0       	ldi	r27, 0x07	; 7
     2c0:	11 97       	sbiw	r26, 0x01	; 1
     2c2:	f1 f7       	brne	.-4      	; 0x2c0 <power_blink_state_led+0x60>
     2c4:	00 c0       	rjmp	.+0      	; 0x2c6 <power_blink_state_led+0x66>
     2c6:	00 00       	nop
     2c8:	4f 5f       	subi	r20, 0xFF	; 255
     2ca:	5f 4f       	sbci	r21, 0xFF	; 255
     2cc:	64 17       	cp	r22, r20
     2ce:	75 07       	cpc	r23, r21
     2d0:	a9 f7       	brne	.-22     	; 0x2bc <power_blink_state_led+0x5c>
     2d2:	4e 2f       	mov	r20, r30
     2d4:	19 c0       	rjmp	.+50     	; 0x308 <power_blink_state_led+0xa8>
     2d6:	04 0d       	add	r16, r4
     2d8:	15 1d       	adc	r17, r5
     2da:	26 1d       	adc	r18, r6
     2dc:	37 1d       	adc	r19, r7
     2de:	5e 98       	cbi	0x0b, 6	; 11
     2e0:	00 97       	sbiw	r24, 0x00	; 0
     2e2:	89 f0       	breq	.+34     	; 0x306 <power_blink_state_led+0xa6>
     2e4:	40 e0       	ldi	r20, 0x00	; 0
     2e6:	50 e0       	ldi	r21, 0x00	; 0
     2e8:	af ec       	ldi	r26, 0xCF	; 207
     2ea:	b7 e0       	ldi	r27, 0x07	; 7
     2ec:	11 97       	sbiw	r26, 0x01	; 1
     2ee:	f1 f7       	brne	.-4      	; 0x2ec <power_blink_state_led+0x8c>
     2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <power_blink_state_led+0x92>
     2f2:	00 00       	nop
     2f4:	4f 5f       	subi	r20, 0xFF	; 255
     2f6:	5f 4f       	sbci	r21, 0xFF	; 255
     2f8:	84 17       	cp	r24, r20
     2fa:	95 07       	cpc	r25, r21
     2fc:	a9 f7       	brne	.-22     	; 0x2e8 <power_blink_state_led+0x88>
     2fe:	4f 2f       	mov	r20, r31
     300:	03 c0       	rjmp	.+6      	; 0x308 <power_blink_state_led+0xa8>
     302:	4e 2f       	mov	r20, r30
     304:	01 c0       	rjmp	.+2      	; 0x308 <power_blink_state_led+0xa8>
     306:	4f 2f       	mov	r20, r31
     308:	0c 15       	cp	r16, r12
     30a:	1d 05       	cpc	r17, r13
     30c:	2e 05       	cpc	r18, r14
     30e:	3f 05       	cpc	r19, r15
     310:	48 f2       	brcs	.-110    	; 0x2a4 <power_blink_state_led+0x44>
     312:	5e 9a       	sbi	0x0b, 6	; 11
     314:	1f 91       	pop	r17
     316:	0f 91       	pop	r16
     318:	ff 90       	pop	r15
     31a:	ef 90       	pop	r14
     31c:	df 90       	pop	r13
     31e:	cf 90       	pop	r12
     320:	bf 90       	pop	r11
     322:	af 90       	pop	r10
     324:	9f 90       	pop	r9
     326:	8f 90       	pop	r8
     328:	7f 90       	pop	r7
     32a:	6f 90       	pop	r6
     32c:	5f 90       	pop	r5
     32e:	4f 90       	pop	r4
     330:	08 95       	ret

00000332 <power_setup_clock>:
     332:	e1 e6       	ldi	r30, 0x61	; 97
     334:	f0 e0       	ldi	r31, 0x00	; 0
     336:	80 81       	ld	r24, Z
     338:	80 68       	ori	r24, 0x80	; 128
     33a:	80 83       	st	Z, r24
     33c:	80 e8       	ldi	r24, 0x80	; 128
     33e:	80 83       	st	Z, r24
     340:	82 e0       	ldi	r24, 0x02	; 2
     342:	8a 95       	dec	r24
     344:	f1 f7       	brne	.-4      	; 0x342 <power_setup_clock+0x10>
     346:	00 c0       	rjmp	.+0      	; 0x348 <power_setup_clock+0x16>
     348:	81 e0       	ldi	r24, 0x01	; 1
     34a:	08 95       	ret

0000034c <power_battery_startup_check>:
     34c:	cf 93       	push	r28
     34e:	0e 94 b4 00 	call	0x168	; 0x168 <power_get_battery_voltage>
     352:	c1 e0       	ldi	r28, 0x01	; 1
     354:	20 e0       	ldi	r18, 0x00	; 0
     356:	30 e0       	ldi	r19, 0x00	; 0
     358:	40 e6       	ldi	r20, 0x60	; 96
     35a:	50 e4       	ldi	r21, 0x40	; 64
     35c:	0e 94 a2 10 	call	0x2144	; 0x2144 <__gesf2>
     360:	88 23       	and	r24, r24
     362:	0c f4       	brge	.+2      	; 0x366 <power_battery_startup_check+0x1a>
     364:	c0 e0       	ldi	r28, 0x00	; 0
     366:	8c 2f       	mov	r24, r28
     368:	cf 91       	pop	r28
     36a:	08 95       	ret

0000036c <HX711_init>:
     36c:	22 9a       	sbi	0x04, 2	; 4
     36e:	2a 98       	cbi	0x05, 2	; 5
     370:	23 98       	cbi	0x04, 3	; 4
     372:	2b 98       	cbi	0x05, 3	; 5
     374:	1b 9b       	sbis	0x03, 3	; 3
     376:	03 c0       	rjmp	.+6      	; 0x37e <HX711_init+0x12>
     378:	00 00       	nop
     37a:	1b 99       	sbic	0x03, 3	; 3
     37c:	fd cf       	rjmp	.-6      	; 0x378 <HX711_init+0xc>
     37e:	00 00       	nop
     380:	08 95       	ret

00000382 <HX711_is_ready>:
     382:	1b 99       	sbic	0x03, 3	; 3
     384:	03 c0       	rjmp	.+6      	; 0x38c <HX711_is_ready+0xa>
     386:	00 00       	nop
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	08 95       	ret
     38c:	80 e0       	ldi	r24, 0x00	; 0
     38e:	08 95       	ret

00000390 <HX711_change_mode>:
     390:	cf 93       	push	r28
     392:	c8 2f       	mov	r28, r24
     394:	22 9a       	sbi	0x04, 2	; 4
     396:	2a 98       	cbi	0x05, 2	; 5
     398:	01 c0       	rjmp	.+2      	; 0x39c <HX711_change_mode+0xc>
     39a:	00 00       	nop
     39c:	0e 94 c1 01 	call	0x382	; 0x382 <HX711_is_ready>
     3a0:	88 23       	and	r24, r24
     3a2:	d9 f3       	breq	.-10     	; 0x39a <HX711_change_mode+0xa>
     3a4:	8c 2f       	mov	r24, r28
     3a6:	90 e0       	ldi	r25, 0x00	; 0
     3a8:	49 96       	adiw	r24, 0x19	; 25
     3aa:	20 e0       	ldi	r18, 0x00	; 0
     3ac:	30 e0       	ldi	r19, 0x00	; 0
     3ae:	2a 9a       	sbi	0x05, 2	; 5
     3b0:	42 e0       	ldi	r20, 0x02	; 2
     3b2:	4a 95       	dec	r20
     3b4:	f1 f7       	brne	.-4      	; 0x3b2 <HX711_change_mode+0x22>
     3b6:	00 c0       	rjmp	.+0      	; 0x3b8 <HX711_change_mode+0x28>
     3b8:	2a 98       	cbi	0x05, 2	; 5
     3ba:	42 e0       	ldi	r20, 0x02	; 2
     3bc:	4a 95       	dec	r20
     3be:	f1 f7       	brne	.-4      	; 0x3bc <HX711_change_mode+0x2c>
     3c0:	00 c0       	rjmp	.+0      	; 0x3c2 <HX711_change_mode+0x32>
     3c2:	2f 5f       	subi	r18, 0xFF	; 255
     3c4:	3f 4f       	sbci	r19, 0xFF	; 255
     3c6:	28 17       	cp	r18, r24
     3c8:	39 07       	cpc	r19, r25
     3ca:	8c f3       	brlt	.-30     	; 0x3ae <HX711_change_mode+0x1e>
     3cc:	cf 91       	pop	r28
     3ce:	08 95       	ret

000003d0 <HX711_read_stored_conversion>:
     3d0:	cf 93       	push	r28
     3d2:	c8 2f       	mov	r28, r24
     3d4:	0e 94 c1 01 	call	0x382	; 0x382 <HX711_is_ready>
     3d8:	88 23       	and	r24, r24
     3da:	e1 f3       	breq	.-8      	; 0x3d4 <HX711_read_stored_conversion+0x4>
     3dc:	28 e1       	ldi	r18, 0x18	; 24
     3de:	30 e0       	ldi	r19, 0x00	; 0
     3e0:	80 e0       	ldi	r24, 0x00	; 0
     3e2:	90 e0       	ldi	r25, 0x00	; 0
     3e4:	dc 01       	movw	r26, r24
     3e6:	2a 9a       	sbi	0x05, 2	; 5
     3e8:	42 e0       	ldi	r20, 0x02	; 2
     3ea:	4a 95       	dec	r20
     3ec:	f1 f7       	brne	.-4      	; 0x3ea <HX711_read_stored_conversion+0x1a>
     3ee:	00 c0       	rjmp	.+0      	; 0x3f0 <HX711_read_stored_conversion+0x20>
     3f0:	88 0f       	add	r24, r24
     3f2:	99 1f       	adc	r25, r25
     3f4:	aa 1f       	adc	r26, r26
     3f6:	bb 1f       	adc	r27, r27
     3f8:	1b 99       	sbic	0x03, 3	; 3
     3fa:	81 60       	ori	r24, 0x01	; 1
     3fc:	2a 98       	cbi	0x05, 2	; 5
     3fe:	42 e0       	ldi	r20, 0x02	; 2
     400:	4a 95       	dec	r20
     402:	f1 f7       	brne	.-4      	; 0x400 <__LOCK_REGION_LENGTH__>
     404:	00 c0       	rjmp	.+0      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     406:	21 50       	subi	r18, 0x01	; 1
     408:	31 09       	sbc	r19, r1
     40a:	69 f7       	brne	.-38     	; 0x3e6 <HX711_read_stored_conversion+0x16>
     40c:	20 e0       	ldi	r18, 0x00	; 0
     40e:	2a 9a       	sbi	0x05, 2	; 5
     410:	32 e0       	ldi	r19, 0x02	; 2
     412:	3a 95       	dec	r19
     414:	f1 f7       	brne	.-4      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     416:	00 c0       	rjmp	.+0      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     418:	2a 98       	cbi	0x05, 2	; 5
     41a:	42 e0       	ldi	r20, 0x02	; 2
     41c:	4a 95       	dec	r20
     41e:	f1 f7       	brne	.-4      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     420:	00 c0       	rjmp	.+0      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     422:	2f 5f       	subi	r18, 0xFF	; 255
     424:	c2 17       	cp	r28, r18
     426:	98 f7       	brcc	.-26     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     428:	a7 fd       	sbrc	r26, 7
     42a:	bf 6f       	ori	r27, 0xFF	; 255
     42c:	bc 01       	movw	r22, r24
     42e:	cd 01       	movw	r24, r26
     430:	cf 91       	pop	r28
     432:	08 95       	ret

00000434 <HX711_read_new_conversion>:
     434:	cf 93       	push	r28
     436:	c6 2f       	mov	r28, r22
     438:	0e 94 c8 01 	call	0x390	; 0x390 <HX711_change_mode>
     43c:	8c 2f       	mov	r24, r28
     43e:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <HX711_read_stored_conversion>
     442:	cf 91       	pop	r28
     444:	08 95       	ret

00000446 <HX711_multiple_conversion_average>:
     446:	cf 92       	push	r12
     448:	df 92       	push	r13
     44a:	ef 92       	push	r14
     44c:	ff 92       	push	r15
     44e:	1f 93       	push	r17
     450:	cf 93       	push	r28
     452:	df 93       	push	r29
     454:	18 2f       	mov	r17, r24
     456:	d6 2f       	mov	r29, r22
     458:	68 2f       	mov	r22, r24
     45a:	0e 94 1a 02 	call	0x434	; 0x434 <HX711_read_new_conversion>
     45e:	6b 01       	movw	r12, r22
     460:	7c 01       	movw	r14, r24
     462:	dd 23       	and	r29, r29
     464:	59 f0       	breq	.+22     	; 0x47c <HX711_multiple_conversion_average+0x36>
     466:	c0 e0       	ldi	r28, 0x00	; 0
     468:	81 2f       	mov	r24, r17
     46a:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <HX711_read_stored_conversion>
     46e:	c6 0e       	add	r12, r22
     470:	d7 1e       	adc	r13, r23
     472:	e8 1e       	adc	r14, r24
     474:	f9 1e       	adc	r15, r25
     476:	cf 5f       	subi	r28, 0xFF	; 255
     478:	dc 13       	cpse	r29, r28
     47a:	f6 cf       	rjmp	.-20     	; 0x468 <HX711_multiple_conversion_average+0x22>
     47c:	2d 2f       	mov	r18, r29
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	40 e0       	ldi	r20, 0x00	; 0
     482:	50 e0       	ldi	r21, 0x00	; 0
     484:	c7 01       	movw	r24, r14
     486:	b6 01       	movw	r22, r12
     488:	0e 94 6a 11 	call	0x22d4	; 0x22d4 <__divmodsi4>
     48c:	ca 01       	movw	r24, r20
     48e:	b9 01       	movw	r22, r18
     490:	df 91       	pop	r29
     492:	cf 91       	pop	r28
     494:	1f 91       	pop	r17
     496:	ff 90       	pop	r15
     498:	ef 90       	pop	r14
     49a:	df 90       	pop	r13
     49c:	cf 90       	pop	r12
     49e:	08 95       	ret

000004a0 <onewire_pin_low>:
     4a0:	39 9a       	sbi	0x07, 1	; 7
     4a2:	08 95       	ret

000004a4 <onewire_pin_release>:
     4a4:	39 98       	cbi	0x07, 1	; 7
     4a6:	08 95       	ret

000004a8 <onewire_pin_read>:
     4a8:	86 b1       	in	r24, 0x06	; 6
     4aa:	86 95       	lsr	r24
     4ac:	81 70       	andi	r24, 0x01	; 1
     4ae:	08 95       	ret

000004b0 <onewire_init>:
     4b0:	41 98       	cbi	0x08, 1	; 8
     4b2:	08 95       	ret

000004b4 <onewire_reset>:
     4b4:	0e 94 50 02 	call	0x4a0	; 0x4a0 <onewire_pin_low>
     4b8:	8f eb       	ldi	r24, 0xBF	; 191
     4ba:	93 e0       	ldi	r25, 0x03	; 3
     4bc:	01 97       	sbiw	r24, 0x01	; 1
     4be:	f1 f7       	brne	.-4      	; 0x4bc <onewire_reset+0x8>
     4c0:	00 c0       	rjmp	.+0      	; 0x4c2 <onewire_reset+0xe>
     4c2:	00 00       	nop
     4c4:	0e 94 52 02 	call	0x4a4	; 0x4a4 <onewire_pin_release>
     4c8:	9a eb       	ldi	r25, 0xBA	; 186
     4ca:	9a 95       	dec	r25
     4cc:	f1 f7       	brne	.-4      	; 0x4ca <onewire_reset+0x16>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <onewire_reset+0x1c>
     4d0:	0e 94 54 02 	call	0x4a8	; 0x4a8 <onewire_pin_read>
     4d4:	e3 e3       	ldi	r30, 0x33	; 51
     4d6:	f3 e0       	ldi	r31, 0x03	; 3
     4d8:	31 97       	sbiw	r30, 0x01	; 1
     4da:	f1 f7       	brne	.-4      	; 0x4d8 <onewire_reset+0x24>
     4dc:	00 c0       	rjmp	.+0      	; 0x4de <onewire_reset+0x2a>
     4de:	00 00       	nop
     4e0:	08 95       	ret

000004e2 <onewire_write>:
     4e2:	1f 93       	push	r17
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29
     4e8:	18 2f       	mov	r17, r24
     4ea:	c8 e0       	ldi	r28, 0x08	; 8
     4ec:	d0 e0       	ldi	r29, 0x00	; 0
     4ee:	10 ff       	sbrs	r17, 0
     4f0:	0c c0       	rjmp	.+24     	; 0x50a <onewire_write+0x28>
     4f2:	0e 94 50 02 	call	0x4a0	; 0x4a0 <onewire_pin_low>
     4f6:	80 e1       	ldi	r24, 0x10	; 16
     4f8:	8a 95       	dec	r24
     4fa:	f1 f7       	brne	.-4      	; 0x4f8 <onewire_write+0x16>
     4fc:	0e 94 52 02 	call	0x4a4	; 0x4a4 <onewire_pin_release>
     500:	8a ea       	ldi	r24, 0xAA	; 170
     502:	8a 95       	dec	r24
     504:	f1 f7       	brne	.-4      	; 0x502 <onewire_write+0x20>
     506:	00 c0       	rjmp	.+0      	; 0x508 <onewire_write+0x26>
     508:	0b c0       	rjmp	.+22     	; 0x520 <onewire_write+0x3e>
     50a:	0e 94 50 02 	call	0x4a0	; 0x4a0 <onewire_pin_low>
     50e:	80 ea       	ldi	r24, 0xA0	; 160
     510:	8a 95       	dec	r24
     512:	f1 f7       	brne	.-4      	; 0x510 <onewire_write+0x2e>
     514:	0e 94 52 02 	call	0x4a4	; 0x4a4 <onewire_pin_release>
     518:	8a e1       	ldi	r24, 0x1A	; 26
     51a:	8a 95       	dec	r24
     51c:	f1 f7       	brne	.-4      	; 0x51a <onewire_write+0x38>
     51e:	00 c0       	rjmp	.+0      	; 0x520 <onewire_write+0x3e>
     520:	16 95       	lsr	r17
     522:	21 97       	sbiw	r28, 0x01	; 1
     524:	21 f7       	brne	.-56     	; 0x4ee <onewire_write+0xc>
     526:	df 91       	pop	r29
     528:	cf 91       	pop	r28
     52a:	1f 91       	pop	r17
     52c:	08 95       	ret

0000052e <onewire_read>:
     52e:	1f 93       	push	r17
     530:	cf 93       	push	r28
     532:	df 93       	push	r29
     534:	c0 e0       	ldi	r28, 0x00	; 0
     536:	d0 e0       	ldi	r29, 0x00	; 0
     538:	10 e0       	ldi	r17, 0x00	; 0
     53a:	0e 94 50 02 	call	0x4a0	; 0x4a0 <onewire_pin_low>
     53e:	20 e1       	ldi	r18, 0x10	; 16
     540:	2a 95       	dec	r18
     542:	f1 f7       	brne	.-4      	; 0x540 <onewire_read+0x12>
     544:	0e 94 52 02 	call	0x4a4	; 0x4a4 <onewire_pin_release>
     548:	88 e1       	ldi	r24, 0x18	; 24
     54a:	8a 95       	dec	r24
     54c:	f1 f7       	brne	.-4      	; 0x54a <onewire_read+0x1c>
     54e:	0e 94 54 02 	call	0x4a8	; 0x4a8 <onewire_pin_read>
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	0c 2e       	mov	r0, r28
     556:	02 c0       	rjmp	.+4      	; 0x55c <onewire_read+0x2e>
     558:	88 0f       	add	r24, r24
     55a:	99 1f       	adc	r25, r25
     55c:	0a 94       	dec	r0
     55e:	e2 f7       	brpl	.-8      	; 0x558 <onewire_read+0x2a>
     560:	18 2b       	or	r17, r24
     562:	82 e9       	ldi	r24, 0x92	; 146
     564:	8a 95       	dec	r24
     566:	f1 f7       	brne	.-4      	; 0x564 <onewire_read+0x36>
     568:	00 c0       	rjmp	.+0      	; 0x56a <onewire_read+0x3c>
     56a:	21 96       	adiw	r28, 0x01	; 1
     56c:	c8 30       	cpi	r28, 0x08	; 8
     56e:	d1 05       	cpc	r29, r1
     570:	21 f7       	brne	.-56     	; 0x53a <onewire_read+0xc>
     572:	81 2f       	mov	r24, r17
     574:	df 91       	pop	r29
     576:	cf 91       	pop	r28
     578:	1f 91       	pop	r17
     57a:	08 95       	ret

0000057c <onewire_crc>:
     57c:	18 16       	cp	r1, r24
     57e:	19 06       	cpc	r1, r25
     580:	dc f4       	brge	.+54     	; 0x5b8 <onewire_crc+0x3c>
     582:	e5 e2       	ldi	r30, 0x25	; 37
     584:	f1 e0       	ldi	r31, 0x01	; 1
     586:	bc 01       	movw	r22, r24
     588:	6b 5d       	subi	r22, 0xDB	; 219
     58a:	7e 4f       	sbci	r23, 0xFE	; 254
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	5c e8       	ldi	r21, 0x8C	; 140
     590:	40 e0       	ldi	r20, 0x00	; 0
     592:	91 91       	ld	r25, Z+
     594:	89 27       	eor	r24, r25
     596:	28 e0       	ldi	r18, 0x08	; 8
     598:	30 e0       	ldi	r19, 0x00	; 0
     59a:	98 2f       	mov	r25, r24
     59c:	96 95       	lsr	r25
     59e:	80 fd       	sbrc	r24, 0
     5a0:	02 c0       	rjmp	.+4      	; 0x5a6 <onewire_crc+0x2a>
     5a2:	84 2f       	mov	r24, r20
     5a4:	01 c0       	rjmp	.+2      	; 0x5a8 <onewire_crc+0x2c>
     5a6:	85 2f       	mov	r24, r21
     5a8:	89 27       	eor	r24, r25
     5aa:	21 50       	subi	r18, 0x01	; 1
     5ac:	31 09       	sbc	r19, r1
     5ae:	a9 f7       	brne	.-22     	; 0x59a <onewire_crc+0x1e>
     5b0:	e6 17       	cp	r30, r22
     5b2:	f7 07       	cpc	r31, r23
     5b4:	71 f7       	brne	.-36     	; 0x592 <onewire_crc+0x16>
     5b6:	08 95       	ret
     5b8:	80 e0       	ldi	r24, 0x00	; 0
     5ba:	08 95       	ret

000005bc <onewire_skip_rom>:
     5bc:	8c ec       	ldi	r24, 0xCC	; 204
     5be:	0e 94 71 02 	call	0x4e2	; 0x4e2 <onewire_write>
     5c2:	08 95       	ret

000005c4 <serial_init>:
     5c4:	dc 01       	movw	r26, r24
     5c6:	cb 01       	movw	r24, r22
     5c8:	88 0f       	add	r24, r24
     5ca:	99 1f       	adc	r25, r25
     5cc:	aa 1f       	adc	r26, r26
     5ce:	bb 1f       	adc	r27, r27
     5d0:	88 0f       	add	r24, r24
     5d2:	99 1f       	adc	r25, r25
     5d4:	aa 1f       	adc	r26, r26
     5d6:	bb 1f       	adc	r27, r27
     5d8:	9c 01       	movw	r18, r24
     5da:	ad 01       	movw	r20, r26
     5dc:	22 0f       	add	r18, r18
     5de:	33 1f       	adc	r19, r19
     5e0:	44 1f       	adc	r20, r20
     5e2:	55 1f       	adc	r21, r21
     5e4:	22 0f       	add	r18, r18
     5e6:	33 1f       	adc	r19, r19
     5e8:	44 1f       	adc	r20, r20
     5ea:	55 1f       	adc	r21, r21
     5ec:	60 e0       	ldi	r22, 0x00	; 0
     5ee:	72 e1       	ldi	r23, 0x12	; 18
     5f0:	8a e7       	ldi	r24, 0x7A	; 122
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	0e 94 48 11 	call	0x2290	; 0x2290 <__udivmodsi4>
     5f8:	21 50       	subi	r18, 0x01	; 1
     5fa:	31 09       	sbc	r19, r1
     5fc:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
     600:	22 0f       	add	r18, r18
     602:	23 2f       	mov	r18, r19
     604:	22 1f       	adc	r18, r18
     606:	33 0b       	sbc	r19, r19
     608:	31 95       	neg	r19
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	23 2b       	or	r18, r19
     60e:	09 f4       	brne	.+2      	; 0x612 <serial_init+0x4e>
     610:	80 e0       	ldi	r24, 0x00	; 0
     612:	80 93 c5 00 	sts	0x00C5, r24	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
     616:	88 e1       	ldi	r24, 0x18	; 24
     618:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     61c:	86 e0       	ldi	r24, 0x06	; 6
     61e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
     622:	08 95       	ret

00000624 <serial_send>:
     624:	cf 93       	push	r28
     626:	df 93       	push	r29
     628:	dc 01       	movw	r26, r24
     62a:	e0 ec       	ldi	r30, 0xC0	; 192
     62c:	f0 e0       	ldi	r31, 0x00	; 0
     62e:	c6 ec       	ldi	r28, 0xC6	; 198
     630:	d0 e0       	ldi	r29, 0x00	; 0
     632:	2d 91       	ld	r18, X+
     634:	90 81       	ld	r25, Z
     636:	95 ff       	sbrs	r25, 5
     638:	fd cf       	rjmp	.-6      	; 0x634 <serial_send+0x10>
     63a:	28 83       	st	Y, r18
     63c:	21 11       	cpse	r18, r1
     63e:	f9 cf       	rjmp	.-14     	; 0x632 <serial_send+0xe>
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	08 95       	ret

00000646 <i2c_init>:
     646:	80 e2       	ldi	r24, 0x20	; 32
     648:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
     64c:	e9 eb       	ldi	r30, 0xB9	; 185
     64e:	f0 e0       	ldi	r31, 0x00	; 0
     650:	80 81       	ld	r24, Z
     652:	10 82       	st	Z, r1
     654:	8f ef       	ldi	r24, 0xFF	; 255
     656:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     65a:	84 e0       	ldi	r24, 0x04	; 4
     65c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     660:	10 92 ba 00 	sts	0x00BA, r1	; 0x8000ba <__DATA_REGION_ORIGIN__+0x5a>
     664:	78 94       	sei
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <i2c_status_OK>
     66c:	08 95       	ret

0000066e <i2c_get_status>:
     66e:	ec eb       	ldi	r30, 0xBC	; 188
     670:	f0 e0       	ldi	r31, 0x00	; 0
     672:	80 81       	ld	r24, Z
     674:	80 fd       	sbrc	r24, 0
     676:	fd cf       	rjmp	.-6      	; 0x672 <i2c_get_status+0x4>
     678:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <i2c_status_OK>
     67c:	08 95       	ret

0000067e <i2c_start_write>:
     67e:	cf 93       	push	r28
     680:	df 93       	push	r29
     682:	ec 01       	movw	r28, r24
     684:	60 93 2e 01 	sts	0x012E, r22	; 0x80012e <i2c_data_size>
     688:	ec eb       	ldi	r30, 0xBC	; 188
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	90 81       	ld	r25, Z
     68e:	90 fd       	sbrc	r25, 0
     690:	fd cf       	rjmp	.-6      	; 0x68c <i2c_start_write+0xe>
     692:	98 81       	ld	r25, Y
     694:	90 ff       	sbrs	r25, 0
     696:	0b c0       	rjmp	.+22     	; 0x6ae <i2c_start_write+0x30>
     698:	90 93 30 01 	sts	0x0130, r25	; 0x800130 <i2c_buffer>
     69c:	65 31       	cpi	r22, 0x15	; 21
     69e:	20 f4       	brcc	.+8      	; 0x6a8 <i2c_start_write+0x2a>
     6a0:	81 e0       	ldi	r24, 0x01	; 1
     6a2:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <i2c_status_OK>
     6a6:	1e c0       	rjmp	.+60     	; 0x6e4 <i2c_start_write+0x66>
     6a8:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <i2c_status_OK>
     6ac:	1e c0       	rjmp	.+60     	; 0x6ea <i2c_start_write+0x6c>
     6ae:	65 31       	cpi	r22, 0x15	; 21
     6b0:	b0 f4       	brcc	.+44     	; 0x6de <i2c_start_write+0x60>
     6b2:	66 23       	and	r22, r22
     6b4:	81 f0       	breq	.+32     	; 0x6d6 <i2c_start_write+0x58>
     6b6:	fe 01       	movw	r30, r28
     6b8:	a0 e3       	ldi	r26, 0x30	; 48
     6ba:	b1 e0       	ldi	r27, 0x01	; 1
     6bc:	61 50       	subi	r22, 0x01	; 1
     6be:	26 2f       	mov	r18, r22
     6c0:	30 e0       	ldi	r19, 0x00	; 0
     6c2:	2f 5f       	subi	r18, 0xFF	; 255
     6c4:	3f 4f       	sbci	r19, 0xFF	; 255
     6c6:	ce 01       	movw	r24, r28
     6c8:	82 0f       	add	r24, r18
     6ca:	93 1f       	adc	r25, r19
     6cc:	21 91       	ld	r18, Z+
     6ce:	2d 93       	st	X+, r18
     6d0:	e8 17       	cp	r30, r24
     6d2:	f9 07       	cpc	r31, r25
     6d4:	d9 f7       	brne	.-10     	; 0x6cc <i2c_start_write+0x4e>
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <i2c_status_OK>
     6dc:	03 c0       	rjmp	.+6      	; 0x6e4 <i2c_start_write+0x66>
     6de:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <i2c_status_OK>
     6e2:	03 c0       	rjmp	.+6      	; 0x6ea <i2c_start_write+0x6c>
     6e4:	85 ea       	ldi	r24, 0xA5	; 165
     6e6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     6ea:	df 91       	pop	r29
     6ec:	cf 91       	pop	r28
     6ee:	08 95       	ret

000006f0 <i2c_read_buffer>:
     6f0:	ac 01       	movw	r20, r24
     6f2:	ec eb       	ldi	r30, 0xBC	; 188
     6f4:	f0 e0       	ldi	r31, 0x00	; 0
     6f6:	90 81       	ld	r25, Z
     6f8:	90 fd       	sbrc	r25, 0
     6fa:	fd cf       	rjmp	.-6      	; 0x6f6 <i2c_read_buffer+0x6>
     6fc:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <i2c_status_OK>
     700:	99 23       	and	r25, r25
     702:	a9 f0       	breq	.+42     	; 0x72e <i2c_read_buffer+0x3e>
     704:	65 31       	cpi	r22, 0x15	; 21
     706:	a8 f4       	brcc	.+42     	; 0x732 <i2c_read_buffer+0x42>
     708:	66 23       	and	r22, r22
     70a:	a9 f0       	breq	.+42     	; 0x736 <i2c_read_buffer+0x46>
     70c:	a0 e3       	ldi	r26, 0x30	; 48
     70e:	b1 e0       	ldi	r27, 0x01	; 1
     710:	fa 01       	movw	r30, r20
     712:	61 50       	subi	r22, 0x01	; 1
     714:	26 2f       	mov	r18, r22
     716:	30 e0       	ldi	r19, 0x00	; 0
     718:	2f 5f       	subi	r18, 0xFF	; 255
     71a:	3f 4f       	sbci	r19, 0xFF	; 255
     71c:	24 0f       	add	r18, r20
     71e:	35 1f       	adc	r19, r21
     720:	9d 91       	ld	r25, X+
     722:	91 93       	st	Z+, r25
     724:	e2 17       	cp	r30, r18
     726:	f3 07       	cpc	r31, r19
     728:	d9 f7       	brne	.-10     	; 0x720 <i2c_read_buffer+0x30>
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	08 95       	ret
     72e:	80 e0       	ldi	r24, 0x00	; 0
     730:	08 95       	ret
     732:	80 e0       	ldi	r24, 0x00	; 0
     734:	08 95       	ret
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	08 95       	ret

0000073a <__vector_24>:
     73a:	1f 92       	push	r1
     73c:	0f 92       	push	r0
     73e:	0f b6       	in	r0, 0x3f	; 63
     740:	0f 92       	push	r0
     742:	11 24       	eor	r1, r1
     744:	2f 93       	push	r18
     746:	3f 93       	push	r19
     748:	8f 93       	push	r24
     74a:	9f 93       	push	r25
     74c:	ef 93       	push	r30
     74e:	ff 93       	push	r31
     750:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	ec 7f       	andi	r30, 0xFC	; 252
     758:	38 97       	sbiw	r30, 0x08	; 8
     75a:	e1 35       	cpi	r30, 0x51	; 81
     75c:	f1 05       	cpc	r31, r1
     75e:	08 f0       	brcs	.+2      	; 0x762 <__vector_24+0x28>
     760:	52 c0       	rjmp	.+164    	; 0x806 <__vector_24+0xcc>
     762:	ec 5c       	subi	r30, 0xCC	; 204
     764:	ff 4f       	sbci	r31, 0xFF	; 255
     766:	0c 94 89 11 	jmp	0x2312	; 0x2312 <__tablejump2__>
     76a:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__data_end>
     76e:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <__data_end>
     772:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <i2c_data_size>
     776:	e8 17       	cp	r30, r24
     778:	78 f4       	brcc	.+30     	; 0x798 <__vector_24+0x5e>
     77a:	f0 e0       	ldi	r31, 0x00	; 0
     77c:	e0 5d       	subi	r30, 0xD0	; 208
     77e:	fe 4f       	sbci	r31, 0xFE	; 254
     780:	80 81       	ld	r24, Z
     782:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     786:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
     78a:	8f 5f       	subi	r24, 0xFF	; 255
     78c:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__data_end>
     790:	85 e8       	ldi	r24, 0x85	; 133
     792:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     796:	3c c0       	rjmp	.+120    	; 0x810 <__vector_24+0xd6>
     798:	84 e9       	ldi	r24, 0x94	; 148
     79a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     79e:	81 e0       	ldi	r24, 0x01	; 1
     7a0:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <i2c_status_OK>
     7a4:	35 c0       	rjmp	.+106    	; 0x810 <__vector_24+0xd6>
     7a6:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <__data_end>
     7aa:	90 91 bb 00 	lds	r25, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     7ae:	e8 2f       	mov	r30, r24
     7b0:	f0 e0       	ldi	r31, 0x00	; 0
     7b2:	e0 5d       	subi	r30, 0xD0	; 208
     7b4:	fe 4f       	sbci	r31, 0xFE	; 254
     7b6:	90 83       	st	Z, r25
     7b8:	8f 5f       	subi	r24, 0xFF	; 255
     7ba:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <__data_end>
     7be:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <__data_end>
     7c2:	30 e0       	ldi	r19, 0x00	; 0
     7c4:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <i2c_data_size>
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	01 97       	sbiw	r24, 0x01	; 1
     7cc:	28 17       	cp	r18, r24
     7ce:	39 07       	cpc	r19, r25
     7d0:	24 f4       	brge	.+8      	; 0x7da <__vector_24+0xa0>
     7d2:	85 ec       	ldi	r24, 0xC5	; 197
     7d4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     7d8:	1b c0       	rjmp	.+54     	; 0x810 <__vector_24+0xd6>
     7da:	85 e8       	ldi	r24, 0x85	; 133
     7dc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     7e0:	17 c0       	rjmp	.+46     	; 0x810 <__vector_24+0xd6>
     7e2:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
     7e6:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <__data_end>
     7ea:	f0 e0       	ldi	r31, 0x00	; 0
     7ec:	e0 5d       	subi	r30, 0xD0	; 208
     7ee:	fe 4f       	sbci	r31, 0xFE	; 254
     7f0:	80 83       	st	Z, r24
     7f2:	81 e0       	ldi	r24, 0x01	; 1
     7f4:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <i2c_status_OK>
     7f8:	84 e9       	ldi	r24, 0x94	; 148
     7fa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     7fe:	08 c0       	rjmp	.+16     	; 0x810 <__vector_24+0xd6>
     800:	85 ea       	ldi	r24, 0xA5	; 165
     802:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     806:	84 e0       	ldi	r24, 0x04	; 4
     808:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
     80c:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <i2c_status_OK>
     810:	ff 91       	pop	r31
     812:	ef 91       	pop	r30
     814:	9f 91       	pop	r25
     816:	8f 91       	pop	r24
     818:	3f 91       	pop	r19
     81a:	2f 91       	pop	r18
     81c:	0f 90       	pop	r0
     81e:	0f be       	out	0x3f, r0	; 63
     820:	0f 90       	pop	r0
     822:	1f 90       	pop	r1
     824:	18 95       	reti

00000826 <ds3231_write_register>:
     826:	cf 93       	push	r28
     828:	df 93       	push	r29
     82a:	00 d0       	rcall	.+0      	; 0x82c <ds3231_write_register+0x6>
     82c:	1f 92       	push	r1
     82e:	cd b7       	in	r28, 0x3d	; 61
     830:	de b7       	in	r29, 0x3e	; 62
     832:	90 ed       	ldi	r25, 0xD0	; 208
     834:	99 83       	std	Y+1, r25	; 0x01
     836:	8a 83       	std	Y+2, r24	; 0x02
     838:	6b 83       	std	Y+3, r22	; 0x03
     83a:	63 e0       	ldi	r22, 0x03	; 3
     83c:	ce 01       	movw	r24, r28
     83e:	01 96       	adiw	r24, 0x01	; 1
     840:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
     844:	0e 94 37 03 	call	0x66e	; 0x66e <i2c_get_status>
     848:	0f 90       	pop	r0
     84a:	0f 90       	pop	r0
     84c:	0f 90       	pop	r0
     84e:	df 91       	pop	r29
     850:	cf 91       	pop	r28
     852:	08 95       	ret

00000854 <ds3231_read_register>:
     854:	0f 93       	push	r16
     856:	1f 93       	push	r17
     858:	cf 93       	push	r28
     85a:	df 93       	push	r29
     85c:	00 d0       	rcall	.+0      	; 0x85e <ds3231_read_register+0xa>
     85e:	cd b7       	in	r28, 0x3d	; 61
     860:	de b7       	in	r29, 0x3e	; 62
     862:	8b 01       	movw	r16, r22
     864:	90 ed       	ldi	r25, 0xD0	; 208
     866:	99 83       	std	Y+1, r25	; 0x01
     868:	8a 83       	std	Y+2, r24	; 0x02
     86a:	62 e0       	ldi	r22, 0x02	; 2
     86c:	ce 01       	movw	r24, r28
     86e:	01 96       	adiw	r24, 0x01	; 1
     870:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
     874:	0e 94 37 03 	call	0x66e	; 0x66e <i2c_get_status>
     878:	88 23       	and	r24, r24
     87a:	b1 f0       	breq	.+44     	; 0x8a8 <ds3231_read_register+0x54>
     87c:	81 ed       	ldi	r24, 0xD1	; 209
     87e:	89 83       	std	Y+1, r24	; 0x01
     880:	62 e0       	ldi	r22, 0x02	; 2
     882:	ce 01       	movw	r24, r28
     884:	01 96       	adiw	r24, 0x01	; 1
     886:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
     88a:	0e 94 37 03 	call	0x66e	; 0x66e <i2c_get_status>
     88e:	88 23       	and	r24, r24
     890:	59 f0       	breq	.+22     	; 0x8a8 <ds3231_read_register+0x54>
     892:	62 e0       	ldi	r22, 0x02	; 2
     894:	ce 01       	movw	r24, r28
     896:	01 96       	adiw	r24, 0x01	; 1
     898:	0e 94 78 03 	call	0x6f0	; 0x6f0 <i2c_read_buffer>
     89c:	88 23       	and	r24, r24
     89e:	21 f0       	breq	.+8      	; 0x8a8 <ds3231_read_register+0x54>
     8a0:	8a 81       	ldd	r24, Y+2	; 0x02
     8a2:	f8 01       	movw	r30, r16
     8a4:	80 83       	st	Z, r24
     8a6:	81 e0       	ldi	r24, 0x01	; 1
     8a8:	0f 90       	pop	r0
     8aa:	0f 90       	pop	r0
     8ac:	df 91       	pop	r29
     8ae:	cf 91       	pop	r28
     8b0:	1f 91       	pop	r17
     8b2:	0f 91       	pop	r16
     8b4:	08 95       	ret

000008b6 <ds3231_enable_alarm>:
     8b6:	0f 93       	push	r16
     8b8:	1f 93       	push	r17
     8ba:	cf 93       	push	r28
     8bc:	df 93       	push	r29
     8be:	00 d0       	rcall	.+0      	; 0x8c0 <ds3231_enable_alarm+0xa>
     8c0:	cd b7       	in	r28, 0x3d	; 61
     8c2:	de b7       	in	r29, 0x3e	; 62
     8c4:	1f ef       	ldi	r17, 0xFF	; 255
     8c6:	18 0f       	add	r17, r24
     8c8:	12 30       	cpi	r17, 0x02	; 2
     8ca:	50 f5       	brcc	.+84     	; 0x920 <__stack+0x21>
     8cc:	be 01       	movw	r22, r28
     8ce:	6f 5f       	subi	r22, 0xFF	; 255
     8d0:	7f 4f       	sbci	r23, 0xFF	; 255
     8d2:	8f e0       	ldi	r24, 0x0F	; 15
     8d4:	0e 94 2a 04 	call	0x854	; 0x854 <ds3231_read_register>
     8d8:	88 23       	and	r24, r24
     8da:	19 f1       	breq	.+70     	; 0x922 <__stack+0x23>
     8dc:	61 e0       	ldi	r22, 0x01	; 1
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	cb 01       	movw	r24, r22
     8e2:	02 c0       	rjmp	.+4      	; 0x8e8 <ds3231_enable_alarm+0x32>
     8e4:	88 0f       	add	r24, r24
     8e6:	99 1f       	adc	r25, r25
     8e8:	1a 95       	dec	r17
     8ea:	e2 f7       	brpl	.-8      	; 0x8e4 <ds3231_enable_alarm+0x2e>
     8ec:	8c 01       	movw	r16, r24
     8ee:	68 2f       	mov	r22, r24
     8f0:	60 95       	com	r22
     8f2:	89 81       	ldd	r24, Y+1	; 0x01
     8f4:	68 23       	and	r22, r24
     8f6:	69 83       	std	Y+1, r22	; 0x01
     8f8:	8f e0       	ldi	r24, 0x0F	; 15
     8fa:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     8fe:	88 23       	and	r24, r24
     900:	81 f0       	breq	.+32     	; 0x922 <__stack+0x23>
     902:	be 01       	movw	r22, r28
     904:	6e 5f       	subi	r22, 0xFE	; 254
     906:	7f 4f       	sbci	r23, 0xFF	; 255
     908:	8e e0       	ldi	r24, 0x0E	; 14
     90a:	0e 94 2a 04 	call	0x854	; 0x854 <ds3231_read_register>
     90e:	88 23       	and	r24, r24
     910:	41 f0       	breq	.+16     	; 0x922 <__stack+0x23>
     912:	6a 81       	ldd	r22, Y+2	; 0x02
     914:	60 2b       	or	r22, r16
     916:	6a 83       	std	Y+2, r22	; 0x02
     918:	8e e0       	ldi	r24, 0x0E	; 14
     91a:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     91e:	01 c0       	rjmp	.+2      	; 0x922 <__stack+0x23>
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	0f 90       	pop	r0
     924:	0f 90       	pop	r0
     926:	df 91       	pop	r29
     928:	cf 91       	pop	r28
     92a:	1f 91       	pop	r17
     92c:	0f 91       	pop	r16
     92e:	08 95       	ret

00000930 <ds3231_disable_alarm>:
     930:	1f 93       	push	r17
     932:	cf 93       	push	r28
     934:	df 93       	push	r29
     936:	1f 92       	push	r1
     938:	cd b7       	in	r28, 0x3d	; 61
     93a:	de b7       	in	r29, 0x3e	; 62
     93c:	1f ef       	ldi	r17, 0xFF	; 255
     93e:	18 0f       	add	r17, r24
     940:	12 30       	cpi	r17, 0x02	; 2
     942:	b8 f4       	brcc	.+46     	; 0x972 <ds3231_disable_alarm+0x42>
     944:	be 01       	movw	r22, r28
     946:	6f 5f       	subi	r22, 0xFF	; 255
     948:	7f 4f       	sbci	r23, 0xFF	; 255
     94a:	8e e0       	ldi	r24, 0x0E	; 14
     94c:	0e 94 2a 04 	call	0x854	; 0x854 <ds3231_read_register>
     950:	88 23       	and	r24, r24
     952:	81 f0       	breq	.+32     	; 0x974 <ds3231_disable_alarm+0x44>
     954:	61 e0       	ldi	r22, 0x01	; 1
     956:	70 e0       	ldi	r23, 0x00	; 0
     958:	02 c0       	rjmp	.+4      	; 0x95e <ds3231_disable_alarm+0x2e>
     95a:	66 0f       	add	r22, r22
     95c:	77 1f       	adc	r23, r23
     95e:	1a 95       	dec	r17
     960:	e2 f7       	brpl	.-8      	; 0x95a <ds3231_disable_alarm+0x2a>
     962:	60 95       	com	r22
     964:	89 81       	ldd	r24, Y+1	; 0x01
     966:	68 23       	and	r22, r24
     968:	69 83       	std	Y+1, r22	; 0x01
     96a:	8e e0       	ldi	r24, 0x0E	; 14
     96c:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     970:	01 c0       	rjmp	.+2      	; 0x974 <ds3231_disable_alarm+0x44>
     972:	80 e0       	ldi	r24, 0x00	; 0
     974:	0f 90       	pop	r0
     976:	df 91       	pop	r29
     978:	cf 91       	pop	r28
     97a:	1f 91       	pop	r17
     97c:	08 95       	ret

0000097e <ds3231_reset>:
     97e:	cf 93       	push	r28
     980:	df 93       	push	r29
     982:	00 d0       	rcall	.+0      	; 0x984 <ds3231_reset+0x6>
     984:	1f 92       	push	r1
     986:	cd b7       	in	r28, 0x3d	; 61
     988:	de b7       	in	r29, 0x3e	; 62
     98a:	80 ed       	ldi	r24, 0xD0	; 208
     98c:	89 83       	std	Y+1, r24	; 0x01
     98e:	8e e0       	ldi	r24, 0x0E	; 14
     990:	8a 83       	std	Y+2, r24	; 0x02
     992:	1b 82       	std	Y+3, r1	; 0x03
     994:	63 e0       	ldi	r22, 0x03	; 3
     996:	ce 01       	movw	r24, r28
     998:	01 96       	adiw	r24, 0x01	; 1
     99a:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
     99e:	2f e7       	ldi	r18, 0x7F	; 127
     9a0:	8a e1       	ldi	r24, 0x1A	; 26
     9a2:	96 e0       	ldi	r25, 0x06	; 6
     9a4:	21 50       	subi	r18, 0x01	; 1
     9a6:	80 40       	sbci	r24, 0x00	; 0
     9a8:	90 40       	sbci	r25, 0x00	; 0
     9aa:	e1 f7       	brne	.-8      	; 0x9a4 <ds3231_reset+0x26>
     9ac:	00 c0       	rjmp	.+0      	; 0x9ae <ds3231_reset+0x30>
     9ae:	00 00       	nop
     9b0:	0e 94 37 03 	call	0x66e	; 0x66e <i2c_get_status>
     9b4:	0f 90       	pop	r0
     9b6:	0f 90       	pop	r0
     9b8:	0f 90       	pop	r0
     9ba:	df 91       	pop	r29
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <ds3231_disable_32kHz_pin>:
     9c0:	cf 93       	push	r28
     9c2:	df 93       	push	r29
     9c4:	1f 92       	push	r1
     9c6:	cd b7       	in	r28, 0x3d	; 61
     9c8:	de b7       	in	r29, 0x3e	; 62
     9ca:	be 01       	movw	r22, r28
     9cc:	6f 5f       	subi	r22, 0xFF	; 255
     9ce:	7f 4f       	sbci	r23, 0xFF	; 255
     9d0:	8f e0       	ldi	r24, 0x0F	; 15
     9d2:	0e 94 2a 04 	call	0x854	; 0x854 <ds3231_read_register>
     9d6:	88 23       	and	r24, r24
     9d8:	31 f0       	breq	.+12     	; 0x9e6 <ds3231_disable_32kHz_pin+0x26>
     9da:	69 81       	ldd	r22, Y+1	; 0x01
     9dc:	67 7f       	andi	r22, 0xF7	; 247
     9de:	69 83       	std	Y+1, r22	; 0x01
     9e0:	8f e0       	ldi	r24, 0x0F	; 15
     9e2:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     9e6:	0f 90       	pop	r0
     9e8:	df 91       	pop	r29
     9ea:	cf 91       	pop	r28
     9ec:	08 95       	ret

000009ee <ds3231_enable_interrupt_pin>:
     9ee:	cf 93       	push	r28
     9f0:	df 93       	push	r29
     9f2:	1f 92       	push	r1
     9f4:	cd b7       	in	r28, 0x3d	; 61
     9f6:	de b7       	in	r29, 0x3e	; 62
     9f8:	be 01       	movw	r22, r28
     9fa:	6f 5f       	subi	r22, 0xFF	; 255
     9fc:	7f 4f       	sbci	r23, 0xFF	; 255
     9fe:	8e e0       	ldi	r24, 0x0E	; 14
     a00:	0e 94 2a 04 	call	0x854	; 0x854 <ds3231_read_register>
     a04:	88 23       	and	r24, r24
     a06:	31 f0       	breq	.+12     	; 0xa14 <ds3231_enable_interrupt_pin+0x26>
     a08:	69 81       	ldd	r22, Y+1	; 0x01
     a0a:	64 60       	ori	r22, 0x04	; 4
     a0c:	69 83       	std	Y+1, r22	; 0x01
     a0e:	8e e0       	ldi	r24, 0x0E	; 14
     a10:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     a14:	0f 90       	pop	r0
     a16:	df 91       	pop	r29
     a18:	cf 91       	pop	r28
     a1a:	08 95       	ret

00000a1c <ds3231_set_datetime>:
     a1c:	cf 92       	push	r12
     a1e:	df 92       	push	r13
     a20:	ef 92       	push	r14
     a22:	0f 93       	push	r16
     a24:	1f 93       	push	r17
     a26:	cf 93       	push	r28
     a28:	df 93       	push	r29
     a2a:	8c 33       	cpi	r24, 0x3C	; 60
     a2c:	08 f0       	brcs	.+2      	; 0xa30 <ds3231_set_datetime+0x14>
     a2e:	bd c0       	rjmp	.+378    	; 0xbaa <ds3231_set_datetime+0x18e>
     a30:	6c 33       	cpi	r22, 0x3C	; 60
     a32:	08 f0       	brcs	.+2      	; 0xa36 <ds3231_set_datetime+0x1a>
     a34:	bc c0       	rjmp	.+376    	; 0xbae <ds3231_set_datetime+0x192>
     a36:	48 31       	cpi	r20, 0x18	; 24
     a38:	08 f0       	brcs	.+2      	; 0xa3c <ds3231_set_datetime+0x20>
     a3a:	bb c0       	rjmp	.+374    	; 0xbb2 <ds3231_set_datetime+0x196>
     a3c:	9f ef       	ldi	r25, 0xFF	; 255
     a3e:	92 0f       	add	r25, r18
     a40:	97 30       	cpi	r25, 0x07	; 7
     a42:	08 f0       	brcs	.+2      	; 0xa46 <ds3231_set_datetime+0x2a>
     a44:	b8 c0       	rjmp	.+368    	; 0xbb6 <ds3231_set_datetime+0x19a>
     a46:	9f ef       	ldi	r25, 0xFF	; 255
     a48:	90 0f       	add	r25, r16
     a4a:	9f 31       	cpi	r25, 0x1F	; 31
     a4c:	08 f0       	brcs	.+2      	; 0xa50 <ds3231_set_datetime+0x34>
     a4e:	b5 c0       	rjmp	.+362    	; 0xbba <ds3231_set_datetime+0x19e>
     a50:	9f ef       	ldi	r25, 0xFF	; 255
     a52:	9e 0d       	add	r25, r14
     a54:	9c 30       	cpi	r25, 0x0C	; 12
     a56:	08 f0       	brcs	.+2      	; 0xa5a <ds3231_set_datetime+0x3e>
     a58:	b2 c0       	rjmp	.+356    	; 0xbbe <ds3231_set_datetime+0x1a2>
     a5a:	34 e6       	ldi	r19, 0x64	; 100
     a5c:	c3 16       	cp	r12, r19
     a5e:	d1 04       	cpc	r13, r1
     a60:	08 f0       	brcs	.+2      	; 0xa64 <ds3231_set_datetime+0x48>
     a62:	af c0       	rjmp	.+350    	; 0xbc2 <ds3231_set_datetime+0x1a6>
     a64:	12 2f       	mov	r17, r18
     a66:	d4 2f       	mov	r29, r20
     a68:	c6 2f       	mov	r28, r22
     a6a:	9d ec       	ldi	r25, 0xCD	; 205
     a6c:	89 9f       	mul	r24, r25
     a6e:	91 2d       	mov	r25, r1
     a70:	11 24       	eor	r1, r1
     a72:	96 95       	lsr	r25
     a74:	96 95       	lsr	r25
     a76:	96 95       	lsr	r25
     a78:	40 e1       	ldi	r20, 0x10	; 16
     a7a:	94 9f       	mul	r25, r20
     a7c:	b0 01       	movw	r22, r0
     a7e:	11 24       	eor	r1, r1
     a80:	99 0f       	add	r25, r25
     a82:	29 2f       	mov	r18, r25
     a84:	22 0f       	add	r18, r18
     a86:	22 0f       	add	r18, r18
     a88:	92 0f       	add	r25, r18
     a8a:	89 1b       	sub	r24, r25
     a8c:	68 2b       	or	r22, r24
     a8e:	80 e0       	ldi	r24, 0x00	; 0
     a90:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     a94:	88 23       	and	r24, r24
     a96:	09 f4       	brne	.+2      	; 0xa9a <ds3231_set_datetime+0x7e>
     a98:	7c c0       	rjmp	.+248    	; 0xb92 <ds3231_set_datetime+0x176>
     a9a:	8d ec       	ldi	r24, 0xCD	; 205
     a9c:	c8 9f       	mul	r28, r24
     a9e:	81 2d       	mov	r24, r1
     aa0:	11 24       	eor	r1, r1
     aa2:	86 95       	lsr	r24
     aa4:	86 95       	lsr	r24
     aa6:	86 95       	lsr	r24
     aa8:	90 e1       	ldi	r25, 0x10	; 16
     aaa:	89 9f       	mul	r24, r25
     aac:	90 01       	movw	r18, r0
     aae:	11 24       	eor	r1, r1
     ab0:	88 0f       	add	r24, r24
     ab2:	98 2f       	mov	r25, r24
     ab4:	99 0f       	add	r25, r25
     ab6:	99 0f       	add	r25, r25
     ab8:	89 0f       	add	r24, r25
     aba:	6c 2f       	mov	r22, r28
     abc:	68 1b       	sub	r22, r24
     abe:	62 2b       	or	r22, r18
     ac0:	81 e0       	ldi	r24, 0x01	; 1
     ac2:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     ac6:	88 23       	and	r24, r24
     ac8:	09 f4       	brne	.+2      	; 0xacc <ds3231_set_datetime+0xb0>
     aca:	65 c0       	rjmp	.+202    	; 0xb96 <ds3231_set_datetime+0x17a>
     acc:	8d ec       	ldi	r24, 0xCD	; 205
     ace:	d8 9f       	mul	r29, r24
     ad0:	21 2d       	mov	r18, r1
     ad2:	11 24       	eor	r1, r1
     ad4:	92 2f       	mov	r25, r18
     ad6:	92 95       	swap	r25
     ad8:	9f 70       	andi	r25, 0x0F	; 15
     ada:	99 0f       	add	r25, r25
     adc:	99 0f       	add	r25, r25
     ade:	39 2f       	mov	r19, r25
     ae0:	33 0f       	add	r19, r19
     ae2:	33 0f       	add	r19, r19
     ae4:	93 0f       	add	r25, r19
     ae6:	d9 1b       	sub	r29, r25
     ae8:	9d 2f       	mov	r25, r29
     aea:	22 95       	swap	r18
     aec:	2f 70       	andi	r18, 0x0F	; 15
     aee:	40 e4       	ldi	r20, 0x40	; 64
     af0:	24 9f       	mul	r18, r20
     af2:	90 01       	movw	r18, r0
     af4:	11 24       	eor	r1, r1
     af6:	d8 9f       	mul	r29, r24
     af8:	81 2d       	mov	r24, r1
     afa:	11 24       	eor	r1, r1
     afc:	86 95       	lsr	r24
     afe:	86 95       	lsr	r24
     b00:	86 95       	lsr	r24
     b02:	48 2f       	mov	r20, r24
     b04:	44 0f       	add	r20, r20
     b06:	34 2f       	mov	r19, r20
     b08:	33 0f       	add	r19, r19
     b0a:	33 0f       	add	r19, r19
     b0c:	34 0f       	add	r19, r20
     b0e:	93 1b       	sub	r25, r19
     b10:	29 2b       	or	r18, r25
     b12:	30 e2       	ldi	r19, 0x20	; 32
     b14:	83 9f       	mul	r24, r19
     b16:	c0 01       	movw	r24, r0
     b18:	11 24       	eor	r1, r1
     b1a:	62 2f       	mov	r22, r18
     b1c:	68 2b       	or	r22, r24
     b1e:	82 e0       	ldi	r24, 0x02	; 2
     b20:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     b24:	88 23       	and	r24, r24
     b26:	c9 f1       	breq	.+114    	; 0xb9a <ds3231_set_datetime+0x17e>
     b28:	61 2f       	mov	r22, r17
     b2a:	83 e0       	ldi	r24, 0x03	; 3
     b2c:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     b30:	88 23       	and	r24, r24
     b32:	a9 f1       	breq	.+106    	; 0xb9e <ds3231_set_datetime+0x182>
     b34:	80 2f       	mov	r24, r16
     b36:	6a e0       	ldi	r22, 0x0A	; 10
     b38:	0e 94 14 11 	call	0x2228	; 0x2228 <__udivmodqi4>
     b3c:	69 2f       	mov	r22, r25
     b3e:	40 e1       	ldi	r20, 0x10	; 16
     b40:	84 9f       	mul	r24, r20
     b42:	c0 01       	movw	r24, r0
     b44:	11 24       	eor	r1, r1
     b46:	68 2b       	or	r22, r24
     b48:	84 e0       	ldi	r24, 0x04	; 4
     b4a:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     b4e:	88 23       	and	r24, r24
     b50:	41 f1       	breq	.+80     	; 0xba2 <ds3231_set_datetime+0x186>
     b52:	8e 2d       	mov	r24, r14
     b54:	6a e0       	ldi	r22, 0x0A	; 10
     b56:	0e 94 14 11 	call	0x2228	; 0x2228 <__udivmodqi4>
     b5a:	69 2f       	mov	r22, r25
     b5c:	20 e1       	ldi	r18, 0x10	; 16
     b5e:	82 9f       	mul	r24, r18
     b60:	c0 01       	movw	r24, r0
     b62:	11 24       	eor	r1, r1
     b64:	68 2b       	or	r22, r24
     b66:	85 e0       	ldi	r24, 0x05	; 5
     b68:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     b6c:	88 23       	and	r24, r24
     b6e:	d9 f0       	breq	.+54     	; 0xba6 <ds3231_set_datetime+0x18a>
     b70:	c6 01       	movw	r24, r12
     b72:	6a e0       	ldi	r22, 0x0A	; 10
     b74:	70 e0       	ldi	r23, 0x00	; 0
     b76:	0e 94 20 11 	call	0x2240	; 0x2240 <__udivmodhi4>
     b7a:	62 95       	swap	r22
     b7c:	60 7f       	andi	r22, 0xF0	; 240
     b7e:	68 2b       	or	r22, r24
     b80:	86 e0       	ldi	r24, 0x06	; 6
     b82:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     b86:	91 e0       	ldi	r25, 0x01	; 1
     b88:	81 11       	cpse	r24, r1
     b8a:	01 c0       	rjmp	.+2      	; 0xb8e <ds3231_set_datetime+0x172>
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	89 2f       	mov	r24, r25
     b90:	19 c0       	rjmp	.+50     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     b92:	80 e0       	ldi	r24, 0x00	; 0
     b94:	17 c0       	rjmp	.+46     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	15 c0       	rjmp	.+42     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     b9a:	80 e0       	ldi	r24, 0x00	; 0
     b9c:	13 c0       	rjmp	.+38     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     b9e:	80 e0       	ldi	r24, 0x00	; 0
     ba0:	11 c0       	rjmp	.+34     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     ba2:	80 e0       	ldi	r24, 0x00	; 0
     ba4:	0f c0       	rjmp	.+30     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     ba6:	80 e0       	ldi	r24, 0x00	; 0
     ba8:	0d c0       	rjmp	.+26     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     baa:	80 e0       	ldi	r24, 0x00	; 0
     bac:	0b c0       	rjmp	.+22     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	09 c0       	rjmp	.+18     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     bb2:	80 e0       	ldi	r24, 0x00	; 0
     bb4:	07 c0       	rjmp	.+14     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	05 c0       	rjmp	.+10     	; 0xbc4 <ds3231_set_datetime+0x1a8>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	03 c0       	rjmp	.+6      	; 0xbc4 <ds3231_set_datetime+0x1a8>
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	01 c0       	rjmp	.+2      	; 0xbc4 <ds3231_set_datetime+0x1a8>
     bc2:	80 e0       	ldi	r24, 0x00	; 0
     bc4:	df 91       	pop	r29
     bc6:	cf 91       	pop	r28
     bc8:	1f 91       	pop	r17
     bca:	0f 91       	pop	r16
     bcc:	ef 90       	pop	r14
     bce:	df 90       	pop	r13
     bd0:	cf 90       	pop	r12
     bd2:	08 95       	ret

00000bd4 <ds3231_set_alarm_1>:
     bd4:	ef 92       	push	r14
     bd6:	0f 93       	push	r16
     bd8:	1f 93       	push	r17
     bda:	cf 93       	push	r28
     bdc:	df 93       	push	r29
     bde:	c6 2f       	mov	r28, r22
     be0:	14 2f       	mov	r17, r20
     be2:	d2 2f       	mov	r29, r18
     be4:	8c 33       	cpi	r24, 0x3C	; 60
     be6:	08 f0       	brcs	.+2      	; 0xbea <ds3231_set_alarm_1+0x16>
     be8:	b1 c0       	rjmp	.+354    	; 0xd4c <ds3231_set_alarm_1+0x178>
     bea:	6c 33       	cpi	r22, 0x3C	; 60
     bec:	08 f0       	brcs	.+2      	; 0xbf0 <ds3231_set_alarm_1+0x1c>
     bee:	b0 c0       	rjmp	.+352    	; 0xd50 <ds3231_set_alarm_1+0x17c>
     bf0:	48 31       	cpi	r20, 0x18	; 24
     bf2:	08 f0       	brcs	.+2      	; 0xbf6 <ds3231_set_alarm_1+0x22>
     bf4:	af c0       	rjmp	.+350    	; 0xd54 <ds3231_set_alarm_1+0x180>
     bf6:	ee 20       	and	r14, r14
     bf8:	31 f0       	breq	.+12     	; 0xc06 <ds3231_set_alarm_1+0x32>
     bfa:	9f ef       	ldi	r25, 0xFF	; 255
     bfc:	92 0f       	add	r25, r18
     bfe:	97 30       	cpi	r25, 0x07	; 7
     c00:	c8 f0       	brcs	.+50     	; 0xc34 <ds3231_set_alarm_1+0x60>
     c02:	80 e0       	ldi	r24, 0x00	; 0
     c04:	aa c0       	rjmp	.+340    	; 0xd5a <ds3231_set_alarm_1+0x186>
     c06:	9f ef       	ldi	r25, 0xFF	; 255
     c08:	92 0f       	add	r25, r18
     c0a:	9f 31       	cpi	r25, 0x1F	; 31
     c0c:	08 f0       	brcs	.+2      	; 0xc10 <ds3231_set_alarm_1+0x3c>
     c0e:	a4 c0       	rjmp	.+328    	; 0xd58 <ds3231_set_alarm_1+0x184>
     c10:	9d ec       	ldi	r25, 0xCD	; 205
     c12:	29 9f       	mul	r18, r25
     c14:	91 2d       	mov	r25, r1
     c16:	11 24       	eor	r1, r1
     c18:	96 95       	lsr	r25
     c1a:	96 95       	lsr	r25
     c1c:	96 95       	lsr	r25
     c1e:	20 e1       	ldi	r18, 0x10	; 16
     c20:	92 9f       	mul	r25, r18
     c22:	a0 01       	movw	r20, r0
     c24:	11 24       	eor	r1, r1
     c26:	99 0f       	add	r25, r25
     c28:	29 2f       	mov	r18, r25
     c2a:	22 0f       	add	r18, r18
     c2c:	22 0f       	add	r18, r18
     c2e:	92 0f       	add	r25, r18
     c30:	d9 1b       	sub	r29, r25
     c32:	d4 2b       	or	r29, r20
     c34:	2d ec       	ldi	r18, 0xCD	; 205
     c36:	82 9f       	mul	r24, r18
     c38:	21 2d       	mov	r18, r1
     c3a:	11 24       	eor	r1, r1
     c3c:	92 2f       	mov	r25, r18
     c3e:	96 95       	lsr	r25
     c40:	96 95       	lsr	r25
     c42:	96 95       	lsr	r25
     c44:	39 2f       	mov	r19, r25
     c46:	33 0f       	add	r19, r19
     c48:	23 2f       	mov	r18, r19
     c4a:	22 0f       	add	r18, r18
     c4c:	22 0f       	add	r18, r18
     c4e:	23 0f       	add	r18, r19
     c50:	82 1b       	sub	r24, r18
     c52:	40 e8       	ldi	r20, 0x80	; 128
     c54:	04 9f       	mul	r16, r20
     c56:	b0 01       	movw	r22, r0
     c58:	11 24       	eor	r1, r1
     c5a:	86 2b       	or	r24, r22
     c5c:	40 e1       	ldi	r20, 0x10	; 16
     c5e:	94 9f       	mul	r25, r20
     c60:	90 01       	movw	r18, r0
     c62:	11 24       	eor	r1, r1
     c64:	68 2f       	mov	r22, r24
     c66:	62 2b       	or	r22, r18
     c68:	87 e0       	ldi	r24, 0x07	; 7
     c6a:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     c6e:	88 23       	and	r24, r24
     c70:	09 f4       	brne	.+2      	; 0xc74 <ds3231_set_alarm_1+0xa0>
     c72:	66 c0       	rjmp	.+204    	; 0xd40 <ds3231_set_alarm_1+0x16c>
     c74:	60 2f       	mov	r22, r16
     c76:	62 70       	andi	r22, 0x02	; 2
     c78:	62 95       	swap	r22
     c7a:	66 0f       	add	r22, r22
     c7c:	66 0f       	add	r22, r22
     c7e:	60 7c       	andi	r22, 0xC0	; 192
     c80:	8d ec       	ldi	r24, 0xCD	; 205
     c82:	c8 9f       	mul	r28, r24
     c84:	81 2d       	mov	r24, r1
     c86:	11 24       	eor	r1, r1
     c88:	86 95       	lsr	r24
     c8a:	86 95       	lsr	r24
     c8c:	86 95       	lsr	r24
     c8e:	28 2f       	mov	r18, r24
     c90:	22 0f       	add	r18, r18
     c92:	92 2f       	mov	r25, r18
     c94:	99 0f       	add	r25, r25
     c96:	99 0f       	add	r25, r25
     c98:	92 0f       	add	r25, r18
     c9a:	c9 1b       	sub	r28, r25
     c9c:	c6 2b       	or	r28, r22
     c9e:	90 e1       	ldi	r25, 0x10	; 16
     ca0:	89 9f       	mul	r24, r25
     ca2:	b0 01       	movw	r22, r0
     ca4:	11 24       	eor	r1, r1
     ca6:	6c 2b       	or	r22, r28
     ca8:	88 e0       	ldi	r24, 0x08	; 8
     caa:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     cae:	88 23       	and	r24, r24
     cb0:	09 f4       	brne	.+2      	; 0xcb4 <ds3231_set_alarm_1+0xe0>
     cb2:	48 c0       	rjmp	.+144    	; 0xd44 <ds3231_set_alarm_1+0x170>
     cb4:	8d ec       	ldi	r24, 0xCD	; 205
     cb6:	18 9f       	mul	r17, r24
     cb8:	31 2d       	mov	r19, r1
     cba:	11 24       	eor	r1, r1
     cbc:	23 2f       	mov	r18, r19
     cbe:	22 95       	swap	r18
     cc0:	2f 70       	andi	r18, 0x0F	; 15
     cc2:	22 0f       	add	r18, r18
     cc4:	22 0f       	add	r18, r18
     cc6:	92 2f       	mov	r25, r18
     cc8:	99 0f       	add	r25, r25
     cca:	99 0f       	add	r25, r25
     ccc:	29 0f       	add	r18, r25
     cce:	12 1b       	sub	r17, r18
     cd0:	21 2f       	mov	r18, r17
     cd2:	60 2f       	mov	r22, r16
     cd4:	64 70       	andi	r22, 0x04	; 4
     cd6:	62 95       	swap	r22
     cd8:	66 0f       	add	r22, r22
     cda:	60 7e       	andi	r22, 0xE0	; 224
     cdc:	18 9f       	mul	r17, r24
     cde:	81 2d       	mov	r24, r1
     ce0:	11 24       	eor	r1, r1
     ce2:	98 2f       	mov	r25, r24
     ce4:	96 95       	lsr	r25
     ce6:	96 95       	lsr	r25
     ce8:	96 95       	lsr	r25
     cea:	49 2f       	mov	r20, r25
     cec:	44 0f       	add	r20, r20
     cee:	84 2f       	mov	r24, r20
     cf0:	88 0f       	add	r24, r24
     cf2:	88 0f       	add	r24, r24
     cf4:	84 0f       	add	r24, r20
     cf6:	28 1b       	sub	r18, r24
     cf8:	26 2b       	or	r18, r22
     cfa:	32 95       	swap	r19
     cfc:	3f 70       	andi	r19, 0x0F	; 15
     cfe:	40 e4       	ldi	r20, 0x40	; 64
     d00:	34 9f       	mul	r19, r20
     d02:	b0 01       	movw	r22, r0
     d04:	11 24       	eor	r1, r1
     d06:	62 2b       	or	r22, r18
     d08:	20 e2       	ldi	r18, 0x20	; 32
     d0a:	92 9f       	mul	r25, r18
     d0c:	c0 01       	movw	r24, r0
     d0e:	11 24       	eor	r1, r1
     d10:	68 2b       	or	r22, r24
     d12:	89 e0       	ldi	r24, 0x09	; 9
     d14:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     d18:	88 23       	and	r24, r24
     d1a:	b1 f0       	breq	.+44     	; 0xd48 <ds3231_set_alarm_1+0x174>
     d1c:	60 2f       	mov	r22, r16
     d1e:	68 70       	andi	r22, 0x08	; 8
     d20:	62 95       	swap	r22
     d22:	60 7f       	andi	r22, 0xF0	; 240
     d24:	00 71       	andi	r16, 0x10	; 16
     d26:	00 0f       	add	r16, r16
     d28:	00 0f       	add	r16, r16
     d2a:	60 2b       	or	r22, r16
     d2c:	6d 2b       	or	r22, r29
     d2e:	8a e0       	ldi	r24, 0x0A	; 10
     d30:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     d34:	91 e0       	ldi	r25, 0x01	; 1
     d36:	81 11       	cpse	r24, r1
     d38:	01 c0       	rjmp	.+2      	; 0xd3c <ds3231_set_alarm_1+0x168>
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	89 2f       	mov	r24, r25
     d3e:	0d c0       	rjmp	.+26     	; 0xd5a <ds3231_set_alarm_1+0x186>
     d40:	80 e0       	ldi	r24, 0x00	; 0
     d42:	0b c0       	rjmp	.+22     	; 0xd5a <ds3231_set_alarm_1+0x186>
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	09 c0       	rjmp	.+18     	; 0xd5a <ds3231_set_alarm_1+0x186>
     d48:	80 e0       	ldi	r24, 0x00	; 0
     d4a:	07 c0       	rjmp	.+14     	; 0xd5a <ds3231_set_alarm_1+0x186>
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	05 c0       	rjmp	.+10     	; 0xd5a <ds3231_set_alarm_1+0x186>
     d50:	80 e0       	ldi	r24, 0x00	; 0
     d52:	03 c0       	rjmp	.+6      	; 0xd5a <ds3231_set_alarm_1+0x186>
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	01 c0       	rjmp	.+2      	; 0xd5a <ds3231_set_alarm_1+0x186>
     d58:	80 e0       	ldi	r24, 0x00	; 0
     d5a:	df 91       	pop	r29
     d5c:	cf 91       	pop	r28
     d5e:	1f 91       	pop	r17
     d60:	0f 91       	pop	r16
     d62:	ef 90       	pop	r14
     d64:	08 95       	ret

00000d66 <ds3231_enable_alarm_1>:
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <ds3231_enable_alarm>
     d6c:	08 95       	ret

00000d6e <ds3231_disable_alarm_2>:
     d6e:	82 e0       	ldi	r24, 0x02	; 2
     d70:	0e 94 98 04 	call	0x930	; 0x930 <ds3231_disable_alarm>
     d74:	08 95       	ret

00000d76 <ds3231_clear_alarm_flags>:
     d76:	0f 93       	push	r16
     d78:	1f 93       	push	r17
     d7a:	cf 93       	push	r28
     d7c:	df 93       	push	r29
     d7e:	1f 92       	push	r1
     d80:	cd b7       	in	r28, 0x3d	; 61
     d82:	de b7       	in	r29, 0x3e	; 62
     d84:	8c 01       	movw	r16, r24
     d86:	be 01       	movw	r22, r28
     d88:	6f 5f       	subi	r22, 0xFF	; 255
     d8a:	7f 4f       	sbci	r23, 0xFF	; 255
     d8c:	8f e0       	ldi	r24, 0x0F	; 15
     d8e:	0e 94 2a 04 	call	0x854	; 0x854 <ds3231_read_register>
     d92:	88 23       	and	r24, r24
     d94:	91 f0       	breq	.+36     	; 0xdba <ds3231_clear_alarm_flags+0x44>
     d96:	f8 01       	movw	r30, r16
     d98:	10 82       	st	Z, r1
     d9a:	69 81       	ldd	r22, Y+1	; 0x01
     d9c:	60 ff       	sbrs	r22, 0
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <ds3231_clear_alarm_flags+0x2e>
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	80 83       	st	Z, r24
     da4:	61 ff       	sbrs	r22, 1
     da6:	04 c0       	rjmp	.+8      	; 0xdb0 <ds3231_clear_alarm_flags+0x3a>
     da8:	f8 01       	movw	r30, r16
     daa:	80 81       	ld	r24, Z
     dac:	8e 5f       	subi	r24, 0xFE	; 254
     dae:	80 83       	st	Z, r24
     db0:	6c 7f       	andi	r22, 0xFC	; 252
     db2:	69 83       	std	Y+1, r22	; 0x01
     db4:	8f e0       	ldi	r24, 0x0F	; 15
     db6:	0e 94 13 04 	call	0x826	; 0x826 <ds3231_write_register>
     dba:	0f 90       	pop	r0
     dbc:	df 91       	pop	r29
     dbe:	cf 91       	pop	r28
     dc0:	1f 91       	pop	r17
     dc2:	0f 91       	pop	r16
     dc4:	08 95       	ret

00000dc6 <ds18b20_setup>:
     dc6:	f8 94       	cli
     dc8:	0e 94 58 02 	call	0x4b0	; 0x4b0 <onewire_init>
     dcc:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <onewire_reset>
     dd0:	81 11       	cpse	r24, r1
     dd2:	0e 94 de 02 	call	0x5bc	; 0x5bc <onewire_skip_rom>
     dd6:	78 94       	sei
     dd8:	80 e0       	ldi	r24, 0x00	; 0
     dda:	08 95       	ret

00000ddc <ds18b20_start_conversion>:
     ddc:	f8 94       	cli
     dde:	0e 94 58 02 	call	0x4b0	; 0x4b0 <onewire_init>
     de2:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <onewire_reset>
     de6:	88 23       	and	r24, r24
     de8:	39 f0       	breq	.+14     	; 0xdf8 <ds18b20_start_conversion+0x1c>
     dea:	0e 94 de 02 	call	0x5bc	; 0x5bc <onewire_skip_rom>
     dee:	84 e4       	ldi	r24, 0x44	; 68
     df0:	0e 94 71 02 	call	0x4e2	; 0x4e2 <onewire_write>
     df4:	81 e0       	ldi	r24, 0x01	; 1
     df6:	01 c0       	rjmp	.+2      	; 0xdfa <ds18b20_start_conversion+0x1e>
     df8:	80 e0       	ldi	r24, 0x00	; 0
     dfa:	78 94       	sei
     dfc:	08 95       	ret

00000dfe <ds18b20_read_temperature>:
     dfe:	cf 92       	push	r12
     e00:	df 92       	push	r13
     e02:	ef 92       	push	r14
     e04:	ff 92       	push	r15
     e06:	0f 93       	push	r16
     e08:	1f 93       	push	r17
     e0a:	cf 93       	push	r28
     e0c:	df 93       	push	r29
     e0e:	ec 01       	movw	r28, r24
     e10:	f8 94       	cli
     e12:	0e 94 58 02 	call	0x4b0	; 0x4b0 <onewire_init>
     e16:	0e 94 5a 02 	call	0x4b4	; 0x4b4 <onewire_reset>
     e1a:	88 23       	and	r24, r24
     e1c:	09 f4       	brne	.+2      	; 0xe20 <ds18b20_read_temperature+0x22>
     e1e:	42 c0       	rjmp	.+132    	; 0xea4 <ds18b20_read_temperature+0xa6>
     e20:	0e 94 de 02 	call	0x5bc	; 0x5bc <onewire_skip_rom>
     e24:	8e eb       	ldi	r24, 0xBE	; 190
     e26:	0e 94 71 02 	call	0x4e2	; 0x4e2 <onewire_write>
     e2a:	89 e0       	ldi	r24, 0x09	; 9
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	0e 94 97 02 	call	0x52e	; 0x52e <onewire_read>
     e32:	89 e0       	ldi	r24, 0x09	; 9
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	0e 94 be 02 	call	0x57c	; 0x57c <onewire_crc>
     e3a:	81 11       	cpse	r24, r1
     e3c:	33 c0       	rjmp	.+102    	; 0xea4 <ds18b20_read_temperature+0xa6>
     e3e:	05 e2       	ldi	r16, 0x25	; 37
     e40:	11 e0       	ldi	r17, 0x01	; 1
     e42:	f8 01       	movw	r30, r16
     e44:	81 81       	ldd	r24, Z+1	; 0x01
     e46:	90 81       	ld	r25, Z
     e48:	92 95       	swap	r25
     e4a:	9f 70       	andi	r25, 0x0F	; 15
     e4c:	f0 e1       	ldi	r31, 0x10	; 16
     e4e:	8f 9f       	mul	r24, r31
     e50:	b0 01       	movw	r22, r0
     e52:	11 24       	eor	r1, r1
     e54:	69 2b       	or	r22, r25
     e56:	80 7f       	andi	r24, 0xF0	; 240
     e58:	78 2b       	or	r23, r24
     e5a:	07 2e       	mov	r0, r23
     e5c:	00 0c       	add	r0, r0
     e5e:	88 0b       	sbc	r24, r24
     e60:	99 0b       	sbc	r25, r25
     e62:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
     e66:	6b 01       	movw	r12, r22
     e68:	7c 01       	movw	r14, r24
     e6a:	68 83       	st	Y, r22
     e6c:	79 83       	std	Y+1, r23	; 0x01
     e6e:	8a 83       	std	Y+2, r24	; 0x02
     e70:	9b 83       	std	Y+3, r25	; 0x03
     e72:	f8 01       	movw	r30, r16
     e74:	60 81       	ld	r22, Z
     e76:	6f 70       	andi	r22, 0x0F	; 15
     e78:	70 e0       	ldi	r23, 0x00	; 0
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__floatunsisf>
     e82:	20 e0       	ldi	r18, 0x00	; 0
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	40 e8       	ldi	r20, 0x80	; 128
     e88:	5d e3       	ldi	r21, 0x3D	; 61
     e8a:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
     e8e:	a7 01       	movw	r20, r14
     e90:	96 01       	movw	r18, r12
     e92:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__addsf3>
     e96:	68 83       	st	Y, r22
     e98:	79 83       	std	Y+1, r23	; 0x01
     e9a:	8a 83       	std	Y+2, r24	; 0x02
     e9c:	9b 83       	std	Y+3, r25	; 0x03
     e9e:	78 94       	sei
     ea0:	81 e0       	ldi	r24, 0x01	; 1
     ea2:	02 c0       	rjmp	.+4      	; 0xea8 <ds18b20_read_temperature+0xaa>
     ea4:	78 94       	sei
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	df 91       	pop	r29
     eaa:	cf 91       	pop	r28
     eac:	1f 91       	pop	r17
     eae:	0f 91       	pop	r16
     eb0:	ff 90       	pop	r15
     eb2:	ef 90       	pop	r14
     eb4:	df 90       	pop	r13
     eb6:	cf 90       	pop	r12
     eb8:	08 95       	ret

00000eba <ds18b20_get_temperature>:
     eba:	cf 93       	push	r28
     ebc:	df 93       	push	r29
     ebe:	ec 01       	movw	r28, r24
     ec0:	0e 94 ee 06 	call	0xddc	; 0xddc <ds18b20_start_conversion>
     ec4:	88 23       	and	r24, r24
     ec6:	69 f0       	breq	.+26     	; 0xee2 <ds18b20_get_temperature+0x28>
     ec8:	f8 94       	cli
     eca:	0e 94 97 02 	call	0x52e	; 0x52e <onewire_read>
     ece:	8f 3f       	cpi	r24, 0xFF	; 255
     ed0:	e1 f7       	brne	.-8      	; 0xeca <ds18b20_get_temperature+0x10>
     ed2:	ce 01       	movw	r24, r28
     ed4:	0e 94 ff 06 	call	0xdfe	; 0xdfe <ds18b20_read_temperature>
     ed8:	88 23       	and	r24, r24
     eda:	19 f0       	breq	.+6      	; 0xee2 <ds18b20_get_temperature+0x28>
     edc:	78 94       	sei
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <ds18b20_get_temperature+0x2c>
     ee2:	78 94       	sei
     ee4:	80 e0       	ldi	r24, 0x00	; 0
     ee6:	df 91       	pop	r29
     ee8:	cf 91       	pop	r28
     eea:	08 95       	ret

00000eec <sht3x_reset>:
     eec:	cf 93       	push	r28
     eee:	df 93       	push	r29
     ef0:	00 d0       	rcall	.+0      	; 0xef2 <sht3x_reset+0x6>
     ef2:	1f 92       	push	r1
     ef4:	cd b7       	in	r28, 0x3d	; 61
     ef6:	de b7       	in	r29, 0x3e	; 62
     ef8:	88 e8       	ldi	r24, 0x88	; 136
     efa:	89 83       	std	Y+1, r24	; 0x01
     efc:	80 e3       	ldi	r24, 0x30	; 48
     efe:	8a 83       	std	Y+2, r24	; 0x02
     f00:	82 ea       	ldi	r24, 0xA2	; 162
     f02:	8b 83       	std	Y+3, r24	; 0x03
     f04:	63 e0       	ldi	r22, 0x03	; 3
     f06:	ce 01       	movw	r24, r28
     f08:	01 96       	adiw	r24, 0x01	; 1
     f0a:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
     f0e:	8f e3       	ldi	r24, 0x3F	; 63
     f10:	9f e1       	ldi	r25, 0x1F	; 31
     f12:	01 97       	sbiw	r24, 0x01	; 1
     f14:	f1 f7       	brne	.-4      	; 0xf12 <sht3x_reset+0x26>
     f16:	00 c0       	rjmp	.+0      	; 0xf18 <sht3x_reset+0x2c>
     f18:	00 00       	nop
     f1a:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <i2c_status_OK>
     f1e:	0f 90       	pop	r0
     f20:	0f 90       	pop	r0
     f22:	0f 90       	pop	r0
     f24:	df 91       	pop	r29
     f26:	cf 91       	pop	r28
     f28:	08 95       	ret

00000f2a <sht3x_get_command>:
     f2a:	82 30       	cpi	r24, 0x02	; 2
     f2c:	29 f0       	breq	.+10     	; 0xf38 <sht3x_get_command+0xe>
     f2e:	83 30       	cpi	r24, 0x03	; 3
     f30:	31 f0       	breq	.+12     	; 0xf3e <sht3x_get_command+0x14>
     f32:	81 30       	cpi	r24, 0x01	; 1
     f34:	39 f4       	brne	.+14     	; 0xf44 <sht3x_get_command+0x1a>
     f36:	09 c0       	rjmp	.+18     	; 0xf4a <sht3x_get_command+0x20>
     f38:	8b e0       	ldi	r24, 0x0B	; 11
     f3a:	9c e2       	ldi	r25, 0x2C	; 44
     f3c:	08 95       	ret
     f3e:	80 e0       	ldi	r24, 0x00	; 0
     f40:	9c e2       	ldi	r25, 0x2C	; 44
     f42:	08 95       	ret
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	08 95       	ret
     f4a:	86 e1       	ldi	r24, 0x16	; 22
     f4c:	9c e2       	ldi	r25, 0x2C	; 44
     f4e:	08 95       	ret

00000f50 <sht3x_delay>:
     f50:	82 30       	cpi	r24, 0x02	; 2
     f52:	59 f0       	breq	.+22     	; 0xf6a <sht3x_delay+0x1a>
     f54:	83 30       	cpi	r24, 0x03	; 3
     f56:	81 f0       	breq	.+32     	; 0xf78 <sht3x_delay+0x28>
     f58:	81 30       	cpi	r24, 0x01	; 1
     f5a:	a1 f4       	brne	.+40     	; 0xf84 <sht3x_delay+0x34>
     f5c:	8f e3       	ldi	r24, 0x3F	; 63
     f5e:	9f e1       	ldi	r25, 0x1F	; 31
     f60:	01 97       	sbiw	r24, 0x01	; 1
     f62:	f1 f7       	brne	.-4      	; 0xf60 <sht3x_delay+0x10>
     f64:	00 c0       	rjmp	.+0      	; 0xf66 <sht3x_delay+0x16>
     f66:	00 00       	nop
     f68:	08 95       	ret
     f6a:	8f ed       	ldi	r24, 0xDF	; 223
     f6c:	9e e2       	ldi	r25, 0x2E	; 46
     f6e:	01 97       	sbiw	r24, 0x01	; 1
     f70:	f1 f7       	brne	.-4      	; 0xf6e <sht3x_delay+0x1e>
     f72:	00 c0       	rjmp	.+0      	; 0xf74 <sht3x_delay+0x24>
     f74:	00 00       	nop
     f76:	08 95       	ret
     f78:	8f e5       	ldi	r24, 0x5F	; 95
     f7a:	9d e6       	ldi	r25, 0x6D	; 109
     f7c:	01 97       	sbiw	r24, 0x01	; 1
     f7e:	f1 f7       	brne	.-4      	; 0xf7c <sht3x_delay+0x2c>
     f80:	00 c0       	rjmp	.+0      	; 0xf82 <sht3x_delay+0x32>
     f82:	00 00       	nop
     f84:	08 95       	ret

00000f86 <sht3x_check_crc>:
     f86:	8f 92       	push	r8
     f88:	9f 92       	push	r9
     f8a:	af 92       	push	r10
     f8c:	bf 92       	push	r11
     f8e:	cf 92       	push	r12
     f90:	df 92       	push	r13
     f92:	ef 92       	push	r14
     f94:	ff 92       	push	r15
     f96:	0f 93       	push	r16
     f98:	1f 93       	push	r17
     f9a:	cf 93       	push	r28
     f9c:	df 93       	push	r29
     f9e:	fc 01       	movw	r30, r24
     fa0:	20 81       	ld	r18, Z
     fa2:	20 95       	com	r18
     fa4:	90 85       	ldd	r25, Z+8	; 0x08
     fa6:	89 2f       	mov	r24, r25
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	98 2f       	mov	r25, r24
     fac:	88 27       	eor	r24, r24
     fae:	09 2e       	mov	r0, r25
     fb0:	00 0c       	add	r0, r0
     fb2:	aa 0b       	sbc	r26, r26
     fb4:	bb 0b       	sbc	r27, r27
     fb6:	a2 2b       	or	r26, r18
     fb8:	22 81       	ldd	r18, Z+2	; 0x02
     fba:	82 2b       	or	r24, r18
     fbc:	40 e1       	ldi	r20, 0x10	; 16
     fbe:	e0 e1       	ldi	r30, 0x10	; 16
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	6f ef       	ldi	r22, 0xFF	; 255
     fc4:	7f ef       	ldi	r23, 0xFF	; 255
     fc6:	41 50       	subi	r20, 0x01	; 1
     fc8:	04 2f       	mov	r16, r20
     fca:	10 e0       	ldi	r17, 0x00	; 0
     fcc:	6c 01       	movw	r12, r24
     fce:	7d 01       	movw	r14, r26
     fd0:	04 2e       	mov	r0, r20
     fd2:	04 c0       	rjmp	.+8      	; 0xfdc <sht3x_check_crc+0x56>
     fd4:	f6 94       	lsr	r15
     fd6:	e7 94       	ror	r14
     fd8:	d7 94       	ror	r13
     fda:	c7 94       	ror	r12
     fdc:	0a 94       	dec	r0
     fde:	d2 f7       	brpl	.-12     	; 0xfd4 <sht3x_check_crc+0x4e>
     fe0:	96 01       	movw	r18, r12
     fe2:	ef 01       	movw	r28, r30
     fe4:	c0 1b       	sub	r28, r16
     fe6:	d1 0b       	sbc	r29, r17
     fe8:	5b 01       	movw	r10, r22
     fea:	02 c0       	rjmp	.+4      	; 0xff0 <sht3x_check_crc+0x6a>
     fec:	b6 94       	lsr	r11
     fee:	a7 94       	ror	r10
     ff0:	ca 95       	dec	r28
     ff2:	e2 f7       	brpl	.-8      	; 0xfec <sht3x_check_crc+0x66>
     ff4:	45 01       	movw	r8, r10
     ff6:	a1 2c       	mov	r10, r1
     ff8:	b1 2c       	mov	r11, r1
     ffa:	88 22       	and	r8, r24
     ffc:	99 22       	and	r9, r25
     ffe:	aa 22       	and	r10, r26
    1000:	bb 22       	and	r11, r27
    1002:	d6 01       	movw	r26, r12
    1004:	aa 27       	eor	r26, r26
    1006:	b1 70       	andi	r27, 0x01	; 1
    1008:	ab 2b       	or	r26, r27
    100a:	31 f0       	breq	.+12     	; 0x1018 <sht3x_check_crc+0x92>
    100c:	81 e3       	ldi	r24, 0x31	; 49
    100e:	c8 26       	eor	r12, r24
    1010:	81 e0       	ldi	r24, 0x01	; 1
    1012:	d8 26       	eor	r13, r24
    1014:	96 01       	movw	r18, r12
    1016:	31 70       	andi	r19, 0x01	; 1
    1018:	02 c0       	rjmp	.+4      	; 0x101e <sht3x_check_crc+0x98>
    101a:	22 0f       	add	r18, r18
    101c:	33 1f       	adc	r19, r19
    101e:	0a 95       	dec	r16
    1020:	e2 f7       	brpl	.-8      	; 0x101a <sht3x_check_crc+0x94>
    1022:	c9 01       	movw	r24, r18
    1024:	a0 e0       	ldi	r26, 0x00	; 0
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	88 29       	or	r24, r8
    102a:	99 29       	or	r25, r9
    102c:	aa 29       	or	r26, r10
    102e:	bb 29       	or	r27, r11
    1030:	41 11       	cpse	r20, r1
    1032:	c9 cf       	rjmp	.-110    	; 0xfc6 <sht3x_check_crc+0x40>
    1034:	21 e0       	ldi	r18, 0x01	; 1
    1036:	89 2b       	or	r24, r25
    1038:	8a 2b       	or	r24, r26
    103a:	8b 2b       	or	r24, r27
    103c:	09 f0       	breq	.+2      	; 0x1040 <sht3x_check_crc+0xba>
    103e:	20 e0       	ldi	r18, 0x00	; 0
    1040:	82 2f       	mov	r24, r18
    1042:	df 91       	pop	r29
    1044:	cf 91       	pop	r28
    1046:	1f 91       	pop	r17
    1048:	0f 91       	pop	r16
    104a:	ff 90       	pop	r15
    104c:	ef 90       	pop	r14
    104e:	df 90       	pop	r13
    1050:	cf 90       	pop	r12
    1052:	bf 90       	pop	r11
    1054:	af 90       	pop	r10
    1056:	9f 90       	pop	r9
    1058:	8f 90       	pop	r8
    105a:	08 95       	ret

0000105c <sht3x_decode_data>:
    105c:	cf 92       	push	r12
    105e:	df 92       	push	r13
    1060:	ef 92       	push	r14
    1062:	ff 92       	push	r15
    1064:	1f 93       	push	r17
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	ec 01       	movw	r28, r24
    106c:	6a 01       	movw	r12, r20
    106e:	79 01       	movw	r14, r18
    1070:	66 23       	and	r22, r22
    1072:	31 f0       	breq	.+12     	; 0x1080 <sht3x_decode_data+0x24>
    1074:	0e 94 c3 07 	call	0xf86	; 0xf86 <sht3x_check_crc>
    1078:	18 2f       	mov	r17, r24
    107a:	81 11       	cpse	r24, r1
    107c:	0b c0       	rjmp	.+22     	; 0x1094 <sht3x_decode_data+0x38>
    107e:	6e c0       	rjmp	.+220    	; 0x115c <sht3x_decode_data+0x100>
    1080:	0e 94 c3 07 	call	0xf86	; 0xf86 <sht3x_check_crc>
    1084:	18 2f       	mov	r17, r24
    1086:	ce 01       	movw	r24, r28
    1088:	03 96       	adiw	r24, 0x03	; 3
    108a:	0e 94 c3 07 	call	0xf86	; 0xf86 <sht3x_check_crc>
    108e:	18 23       	and	r17, r24
    1090:	29 f5       	brne	.+74     	; 0x10dc <sht3x_decode_data+0x80>
    1092:	64 c0       	rjmp	.+200    	; 0x115c <sht3x_decode_data+0x100>
    1094:	68 81       	ld	r22, Y
    1096:	70 e0       	ldi	r23, 0x00	; 0
    1098:	76 2f       	mov	r23, r22
    109a:	66 27       	eor	r22, r22
    109c:	89 81       	ldd	r24, Y+1	; 0x01
    109e:	68 2b       	or	r22, r24
    10a0:	07 2e       	mov	r0, r23
    10a2:	00 0c       	add	r0, r0
    10a4:	88 0b       	sbc	r24, r24
    10a6:	99 0b       	sbc	r25, r25
    10a8:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
    10ac:	20 e0       	ldi	r18, 0x00	; 0
    10ae:	3f ef       	ldi	r19, 0xFF	; 255
    10b0:	4f e7       	ldi	r20, 0x7F	; 127
    10b2:	57 e4       	ldi	r21, 0x47	; 71
    10b4:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__divsf3>
    10b8:	20 e0       	ldi	r18, 0x00	; 0
    10ba:	30 e0       	ldi	r19, 0x00	; 0
    10bc:	4f e2       	ldi	r20, 0x2F	; 47
    10be:	53 e4       	ldi	r21, 0x43	; 67
    10c0:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    10c4:	20 e0       	ldi	r18, 0x00	; 0
    10c6:	30 e0       	ldi	r19, 0x00	; 0
    10c8:	44 e3       	ldi	r20, 0x34	; 52
    10ca:	52 e4       	ldi	r21, 0x42	; 66
    10cc:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <__subsf3>
    10d0:	f6 01       	movw	r30, r12
    10d2:	60 83       	st	Z, r22
    10d4:	71 83       	std	Z+1, r23	; 0x01
    10d6:	82 83       	std	Z+2, r24	; 0x02
    10d8:	93 83       	std	Z+3, r25	; 0x03
    10da:	40 c0       	rjmp	.+128    	; 0x115c <sht3x_decode_data+0x100>
    10dc:	68 81       	ld	r22, Y
    10de:	70 e0       	ldi	r23, 0x00	; 0
    10e0:	76 2f       	mov	r23, r22
    10e2:	66 27       	eor	r22, r22
    10e4:	89 81       	ldd	r24, Y+1	; 0x01
    10e6:	68 2b       	or	r22, r24
    10e8:	07 2e       	mov	r0, r23
    10ea:	00 0c       	add	r0, r0
    10ec:	88 0b       	sbc	r24, r24
    10ee:	99 0b       	sbc	r25, r25
    10f0:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
    10f4:	20 e0       	ldi	r18, 0x00	; 0
    10f6:	3f ef       	ldi	r19, 0xFF	; 255
    10f8:	4f e7       	ldi	r20, 0x7F	; 127
    10fa:	57 e4       	ldi	r21, 0x47	; 71
    10fc:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__divsf3>
    1100:	20 e0       	ldi	r18, 0x00	; 0
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	4f e2       	ldi	r20, 0x2F	; 47
    1106:	53 e4       	ldi	r21, 0x43	; 67
    1108:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    110c:	20 e0       	ldi	r18, 0x00	; 0
    110e:	30 e0       	ldi	r19, 0x00	; 0
    1110:	44 e3       	ldi	r20, 0x34	; 52
    1112:	52 e4       	ldi	r21, 0x42	; 66
    1114:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <__subsf3>
    1118:	f6 01       	movw	r30, r12
    111a:	60 83       	st	Z, r22
    111c:	71 83       	std	Z+1, r23	; 0x01
    111e:	82 83       	std	Z+2, r24	; 0x02
    1120:	93 83       	std	Z+3, r25	; 0x03
    1122:	6c 81       	ldd	r22, Y+4	; 0x04
    1124:	70 e0       	ldi	r23, 0x00	; 0
    1126:	76 2f       	mov	r23, r22
    1128:	66 27       	eor	r22, r22
    112a:	8d 81       	ldd	r24, Y+5	; 0x05
    112c:	68 2b       	or	r22, r24
    112e:	07 2e       	mov	r0, r23
    1130:	00 0c       	add	r0, r0
    1132:	88 0b       	sbc	r24, r24
    1134:	99 0b       	sbc	r25, r25
    1136:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
    113a:	20 e0       	ldi	r18, 0x00	; 0
    113c:	3f ef       	ldi	r19, 0xFF	; 255
    113e:	4f e7       	ldi	r20, 0x7F	; 127
    1140:	57 e4       	ldi	r21, 0x47	; 71
    1142:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__divsf3>
    1146:	20 e0       	ldi	r18, 0x00	; 0
    1148:	30 e0       	ldi	r19, 0x00	; 0
    114a:	48 ec       	ldi	r20, 0xC8	; 200
    114c:	52 e4       	ldi	r21, 0x42	; 66
    114e:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    1152:	f7 01       	movw	r30, r14
    1154:	60 83       	st	Z, r22
    1156:	71 83       	std	Z+1, r23	; 0x01
    1158:	82 83       	std	Z+2, r24	; 0x02
    115a:	93 83       	std	Z+3, r25	; 0x03
    115c:	81 2f       	mov	r24, r17
    115e:	df 91       	pop	r29
    1160:	cf 91       	pop	r28
    1162:	1f 91       	pop	r17
    1164:	ff 90       	pop	r15
    1166:	ef 90       	pop	r14
    1168:	df 90       	pop	r13
    116a:	cf 90       	pop	r12
    116c:	08 95       	ret

0000116e <sht3x_measurement>:
    116e:	af 92       	push	r10
    1170:	bf 92       	push	r11
    1172:	cf 92       	push	r12
    1174:	df 92       	push	r13
    1176:	ff 92       	push	r15
    1178:	0f 93       	push	r16
    117a:	1f 93       	push	r17
    117c:	cf 93       	push	r28
    117e:	df 93       	push	r29
    1180:	00 d0       	rcall	.+0      	; 0x1182 <sht3x_measurement+0x14>
    1182:	00 d0       	rcall	.+0      	; 0x1184 <sht3x_measurement+0x16>
    1184:	00 d0       	rcall	.+0      	; 0x1186 <sht3x_measurement+0x18>
    1186:	cd b7       	in	r28, 0x3d	; 61
    1188:	de b7       	in	r29, 0x3e	; 62
    118a:	18 2f       	mov	r17, r24
    118c:	6b 01       	movw	r12, r22
    118e:	5a 01       	movw	r10, r20
    1190:	02 2f       	mov	r16, r18
    1192:	0e 94 95 07 	call	0xf2a	; 0xf2a <sht3x_get_command>
    1196:	01 11       	cpse	r16, r1
    1198:	05 c0       	rjmp	.+10     	; 0x11a4 <sht3x_measurement+0x36>
    119a:	0f 2e       	mov	r0, r31
    119c:	f6 e0       	ldi	r31, 0x06	; 6
    119e:	ff 2e       	mov	r15, r31
    11a0:	f0 2d       	mov	r31, r0
    11a2:	04 c0       	rjmp	.+8      	; 0x11ac <sht3x_measurement+0x3e>
    11a4:	0f 2e       	mov	r0, r31
    11a6:	f3 e0       	ldi	r31, 0x03	; 3
    11a8:	ff 2e       	mov	r15, r31
    11aa:	f0 2d       	mov	r31, r0
    11ac:	00 97       	sbiw	r24, 0x00	; 0
    11ae:	d9 f1       	breq	.+118    	; 0x1226 <sht3x_measurement+0xb8>
    11b0:	fe 01       	movw	r30, r28
    11b2:	31 96       	adiw	r30, 0x01	; 1
    11b4:	26 e0       	ldi	r18, 0x06	; 6
    11b6:	df 01       	movw	r26, r30
    11b8:	1d 92       	st	X+, r1
    11ba:	2a 95       	dec	r18
    11bc:	e9 f7       	brne	.-6      	; 0x11b8 <sht3x_measurement+0x4a>
    11be:	28 e8       	ldi	r18, 0x88	; 136
    11c0:	29 83       	std	Y+1, r18	; 0x01
    11c2:	8a 83       	std	Y+2, r24	; 0x02
    11c4:	9b 83       	std	Y+3, r25	; 0x03
    11c6:	63 e0       	ldi	r22, 0x03	; 3
    11c8:	cf 01       	movw	r24, r30
    11ca:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
    11ce:	0e 94 37 03 	call	0x66e	; 0x66e <i2c_get_status>
    11d2:	88 23       	and	r24, r24
    11d4:	21 f1       	breq	.+72     	; 0x121e <sht3x_measurement+0xb0>
    11d6:	81 2f       	mov	r24, r17
    11d8:	0e 94 a8 07 	call	0xf50	; 0xf50 <sht3x_delay>
    11dc:	89 e8       	ldi	r24, 0x89	; 137
    11de:	89 83       	std	Y+1, r24	; 0x01
    11e0:	61 e0       	ldi	r22, 0x01	; 1
    11e2:	6f 0d       	add	r22, r15
    11e4:	ce 01       	movw	r24, r28
    11e6:	01 96       	adiw	r24, 0x01	; 1
    11e8:	0e 94 3f 03 	call	0x67e	; 0x67e <i2c_start_write>
    11ec:	8f ec       	ldi	r24, 0xCF	; 207
    11ee:	97 e0       	ldi	r25, 0x07	; 7
    11f0:	01 97       	sbiw	r24, 0x01	; 1
    11f2:	f1 f7       	brne	.-4      	; 0x11f0 <sht3x_measurement+0x82>
    11f4:	00 c0       	rjmp	.+0      	; 0x11f6 <sht3x_measurement+0x88>
    11f6:	00 00       	nop
    11f8:	6f 2d       	mov	r22, r15
    11fa:	ce 01       	movw	r24, r28
    11fc:	01 96       	adiw	r24, 0x01	; 1
    11fe:	0e 94 78 03 	call	0x6f0	; 0x6f0 <i2c_read_buffer>
    1202:	88 23       	and	r24, r24
    1204:	71 f0       	breq	.+28     	; 0x1222 <sht3x_measurement+0xb4>
    1206:	95 01       	movw	r18, r10
    1208:	a6 01       	movw	r20, r12
    120a:	60 2f       	mov	r22, r16
    120c:	ce 01       	movw	r24, r28
    120e:	01 96       	adiw	r24, 0x01	; 1
    1210:	0e 94 2e 08 	call	0x105c	; 0x105c <sht3x_decode_data>
    1214:	91 e0       	ldi	r25, 0x01	; 1
    1216:	81 11       	cpse	r24, r1
    1218:	07 c0       	rjmp	.+14     	; 0x1228 <sht3x_measurement+0xba>
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	05 c0       	rjmp	.+10     	; 0x1228 <sht3x_measurement+0xba>
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	03 c0       	rjmp	.+6      	; 0x1228 <sht3x_measurement+0xba>
    1222:	90 e0       	ldi	r25, 0x00	; 0
    1224:	01 c0       	rjmp	.+2      	; 0x1228 <sht3x_measurement+0xba>
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	89 2f       	mov	r24, r25
    122a:	26 96       	adiw	r28, 0x06	; 6
    122c:	0f b6       	in	r0, 0x3f	; 63
    122e:	f8 94       	cli
    1230:	de bf       	out	0x3e, r29	; 62
    1232:	0f be       	out	0x3f, r0	; 63
    1234:	cd bf       	out	0x3d, r28	; 61
    1236:	df 91       	pop	r29
    1238:	cf 91       	pop	r28
    123a:	1f 91       	pop	r17
    123c:	0f 91       	pop	r16
    123e:	ff 90       	pop	r15
    1240:	df 90       	pop	r13
    1242:	cf 90       	pop	r12
    1244:	bf 90       	pop	r11
    1246:	af 90       	pop	r10
    1248:	08 95       	ret

0000124a <sht3x_get_measurement>:
    124a:	20 e0       	ldi	r18, 0x00	; 0
    124c:	0e 94 b7 08 	call	0x116e	; 0x116e <sht3x_measurement>
    1250:	08 95       	ret

00001252 <software_uart_init>:
    1252:	54 9a       	sbi	0x0a, 4	; 10
    1254:	5c 9a       	sbi	0x0b, 4	; 11
    1256:	55 98       	cbi	0x0a, 5	; 10
    1258:	5d 9a       	sbi	0x0b, 5	; 11
    125a:	08 95       	ret

0000125c <software_uart_end>:
    125c:	54 98       	cbi	0x0a, 4	; 10
    125e:	5c 98       	cbi	0x0b, 4	; 11
    1260:	5d 98       	cbi	0x0b, 5	; 11
    1262:	08 95       	ret

00001264 <software_uart_write_bytes>:
    1264:	cf 93       	push	r28
    1266:	df 93       	push	r29
    1268:	9c 01       	movw	r18, r24
    126a:	9b b1       	in	r25, 0x0b	; 11
    126c:	9f 7e       	andi	r25, 0xEF	; 239
    126e:	ab b1       	in	r26, 0x0b	; 11
    1270:	a0 61       	ori	r26, 0x10	; 16
    1272:	66 23       	and	r22, r22
    1274:	c1 f1       	breq	.+112    	; 0x12e6 <software_uart_write_bytes+0x82>
    1276:	f9 01       	movw	r30, r18
    1278:	61 50       	subi	r22, 0x01	; 1
    127a:	70 e0       	ldi	r23, 0x00	; 0
    127c:	6f 5f       	subi	r22, 0xFF	; 255
    127e:	7f 4f       	sbci	r23, 0xFF	; 255
    1280:	62 0f       	add	r22, r18
    1282:	73 1f       	adc	r23, r19
    1284:	9b b9       	out	0x0b, r25	; 11
    1286:	cf ec       	ldi	r28, 0xCF	; 207
    1288:	d0 e0       	ldi	r29, 0x00	; 0
    128a:	21 97       	sbiw	r28, 0x01	; 1
    128c:	f1 f7       	brne	.-4      	; 0x128a <software_uart_write_bytes+0x26>
    128e:	00 c0       	rjmp	.+0      	; 0x1290 <software_uart_write_bytes+0x2c>
    1290:	00 00       	nop
    1292:	40 e0       	ldi	r20, 0x00	; 0
    1294:	50 e0       	ldi	r21, 0x00	; 0
    1296:	20 81       	ld	r18, Z
    1298:	30 e0       	ldi	r19, 0x00	; 0
    129a:	04 2e       	mov	r0, r20
    129c:	02 c0       	rjmp	.+4      	; 0x12a2 <software_uart_write_bytes+0x3e>
    129e:	35 95       	asr	r19
    12a0:	27 95       	ror	r18
    12a2:	0a 94       	dec	r0
    12a4:	e2 f7       	brpl	.-8      	; 0x129e <software_uart_write_bytes+0x3a>
    12a6:	21 70       	andi	r18, 0x01	; 1
    12a8:	33 27       	eor	r19, r19
    12aa:	22 95       	swap	r18
    12ac:	32 95       	swap	r19
    12ae:	30 7f       	andi	r19, 0xF0	; 240
    12b0:	32 27       	eor	r19, r18
    12b2:	20 7f       	andi	r18, 0xF0	; 240
    12b4:	32 27       	eor	r19, r18
    12b6:	29 2b       	or	r18, r25
    12b8:	2b b9       	out	0x0b, r18	; 11
    12ba:	cf ec       	ldi	r28, 0xCF	; 207
    12bc:	d0 e0       	ldi	r29, 0x00	; 0
    12be:	21 97       	sbiw	r28, 0x01	; 1
    12c0:	f1 f7       	brne	.-4      	; 0x12be <software_uart_write_bytes+0x5a>
    12c2:	00 c0       	rjmp	.+0      	; 0x12c4 <software_uart_write_bytes+0x60>
    12c4:	00 00       	nop
    12c6:	4f 5f       	subi	r20, 0xFF	; 255
    12c8:	5f 4f       	sbci	r21, 0xFF	; 255
    12ca:	48 30       	cpi	r20, 0x08	; 8
    12cc:	51 05       	cpc	r21, r1
    12ce:	19 f7       	brne	.-58     	; 0x1296 <software_uart_write_bytes+0x32>
    12d0:	ab b9       	out	0x0b, r26	; 11
    12d2:	cf ec       	ldi	r28, 0xCF	; 207
    12d4:	d0 e0       	ldi	r29, 0x00	; 0
    12d6:	21 97       	sbiw	r28, 0x01	; 1
    12d8:	f1 f7       	brne	.-4      	; 0x12d6 <software_uart_write_bytes+0x72>
    12da:	00 c0       	rjmp	.+0      	; 0x12dc <software_uart_write_bytes+0x78>
    12dc:	00 00       	nop
    12de:	31 96       	adiw	r30, 0x01	; 1
    12e0:	6e 17       	cp	r22, r30
    12e2:	7f 07       	cpc	r23, r31
    12e4:	79 f6       	brne	.-98     	; 0x1284 <software_uart_write_bytes+0x20>
    12e6:	df 91       	pop	r29
    12e8:	cf 91       	pop	r28
    12ea:	08 95       	ret

000012ec <software_uart_read_bytes>:
    12ec:	4f 92       	push	r4
    12ee:	5f 92       	push	r5
    12f0:	7f 92       	push	r7
    12f2:	8f 92       	push	r8
    12f4:	9f 92       	push	r9
    12f6:	af 92       	push	r10
    12f8:	bf 92       	push	r11
    12fa:	cf 92       	push	r12
    12fc:	df 92       	push	r13
    12fe:	ef 92       	push	r14
    1300:	ff 92       	push	r15
    1302:	0f 93       	push	r16
    1304:	1f 93       	push	r17
    1306:	cf 93       	push	r28
    1308:	df 93       	push	r29
    130a:	8c 01       	movw	r16, r24
    130c:	f6 2e       	mov	r15, r22
    130e:	9a 01       	movw	r18, r20
    1310:	a8 ee       	ldi	r26, 0xE8	; 232
    1312:	b3 e0       	ldi	r27, 0x03	; 3
    1314:	0e 94 8f 11 	call	0x231e	; 0x231e <__umulhisi3>
    1318:	21 e1       	ldi	r18, 0x11	; 17
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	40 e0       	ldi	r20, 0x00	; 0
    131e:	50 e0       	ldi	r21, 0x00	; 0
    1320:	0e 94 48 11 	call	0x2290	; 0x2290 <__udivmodsi4>
    1324:	49 01       	movw	r8, r18
    1326:	5a 01       	movw	r10, r20
    1328:	6f 2d       	mov	r22, r15
    132a:	70 e0       	ldi	r23, 0x00	; 0
    132c:	16 16       	cp	r1, r22
    132e:	17 06       	cpc	r1, r23
    1330:	0c f0       	brlt	.+2      	; 0x1334 <software_uart_read_bytes+0x48>
    1332:	4d c0       	rjmp	.+154    	; 0x13ce <software_uart_read_bytes+0xe2>
    1334:	41 2c       	mov	r4, r1
    1336:	51 2c       	mov	r5, r1
    1338:	c1 2c       	mov	r12, r1
    133a:	d1 2c       	mov	r13, r1
    133c:	76 01       	movw	r14, r12
    133e:	21 e0       	ldi	r18, 0x01	; 1
    1340:	71 2c       	mov	r7, r1
    1342:	4d 99       	sbic	0x09, 5	; 9
    1344:	2a c0       	rjmp	.+84     	; 0x139a <software_uart_read_bytes+0xae>
    1346:	87 e3       	ldi	r24, 0x37	; 55
    1348:	91 e0       	ldi	r25, 0x01	; 1
    134a:	01 97       	sbiw	r24, 0x01	; 1
    134c:	f1 f7       	brne	.-4      	; 0x134a <software_uart_read_bytes+0x5e>
    134e:	00 c0       	rjmp	.+0      	; 0x1350 <software_uart_read_bytes+0x64>
    1350:	00 00       	nop
    1352:	f8 01       	movw	r30, r16
    1354:	e4 0d       	add	r30, r4
    1356:	f5 1d       	adc	r31, r5
    1358:	10 82       	st	Z, r1
    135a:	80 e0       	ldi	r24, 0x00	; 0
    135c:	90 e0       	ldi	r25, 0x00	; 0
    135e:	39 b1       	in	r19, 0x09	; 9
    1360:	35 fb       	bst	r19, 5
    1362:	33 27       	eor	r19, r19
    1364:	30 f9       	bld	r19, 0
    1366:	c3 2f       	mov	r28, r19
    1368:	a0 e0       	ldi	r26, 0x00	; 0
    136a:	da 2f       	mov	r29, r26
    136c:	ae 01       	movw	r20, r28
    136e:	08 2e       	mov	r0, r24
    1370:	02 c0       	rjmp	.+4      	; 0x1376 <software_uart_read_bytes+0x8a>
    1372:	44 0f       	add	r20, r20
    1374:	55 1f       	adc	r21, r21
    1376:	0a 94       	dec	r0
    1378:	e2 f7       	brpl	.-8      	; 0x1372 <software_uart_read_bytes+0x86>
    137a:	30 81       	ld	r19, Z
    137c:	43 2b       	or	r20, r19
    137e:	40 83       	st	Z, r20
    1380:	af ec       	ldi	r26, 0xCF	; 207
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	11 97       	sbiw	r26, 0x01	; 1
    1386:	f1 f7       	brne	.-4      	; 0x1384 <software_uart_read_bytes+0x98>
    1388:	00 c0       	rjmp	.+0      	; 0x138a <software_uart_read_bytes+0x9e>
    138a:	00 00       	nop
    138c:	01 96       	adiw	r24, 0x01	; 1
    138e:	88 30       	cpi	r24, 0x08	; 8
    1390:	91 05       	cpc	r25, r1
    1392:	29 f7       	brne	.-54     	; 0x135e <software_uart_read_bytes+0x72>
    1394:	bf ef       	ldi	r27, 0xFF	; 255
    1396:	4b 1a       	sub	r4, r27
    1398:	5b 0a       	sbc	r5, r27
    139a:	3f ef       	ldi	r19, 0xFF	; 255
    139c:	c3 1a       	sub	r12, r19
    139e:	d3 0a       	sbc	r13, r19
    13a0:	e3 0a       	sbc	r14, r19
    13a2:	f3 0a       	sbc	r15, r19
    13a4:	8d e2       	ldi	r24, 0x2D	; 45
    13a6:	8a 95       	dec	r24
    13a8:	f1 f7       	brne	.-4      	; 0x13a6 <software_uart_read_bytes+0xba>
    13aa:	00 00       	nop
    13ac:	82 2f       	mov	r24, r18
    13ae:	8c 14       	cp	r8, r12
    13b0:	9d 04       	cpc	r9, r13
    13b2:	ae 04       	cpc	r10, r14
    13b4:	bf 04       	cpc	r11, r15
    13b6:	08 f4       	brcc	.+2      	; 0x13ba <software_uart_read_bytes+0xce>
    13b8:	87 2d       	mov	r24, r7
    13ba:	88 23       	and	r24, r24
    13bc:	51 f0       	breq	.+20     	; 0x13d2 <software_uart_read_bytes+0xe6>
    13be:	82 2f       	mov	r24, r18
    13c0:	46 16       	cp	r4, r22
    13c2:	57 06       	cpc	r5, r23
    13c4:	0c f0       	brlt	.+2      	; 0x13c8 <software_uart_read_bytes+0xdc>
    13c6:	87 2d       	mov	r24, r7
    13c8:	81 11       	cpse	r24, r1
    13ca:	bb cf       	rjmp	.-138    	; 0x1342 <software_uart_read_bytes+0x56>
    13cc:	02 c0       	rjmp	.+4      	; 0x13d2 <software_uart_read_bytes+0xe6>
    13ce:	41 2c       	mov	r4, r1
    13d0:	51 2c       	mov	r5, r1
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	64 15       	cp	r22, r4
    13d6:	75 05       	cpc	r23, r5
    13d8:	09 f0       	breq	.+2      	; 0x13dc <software_uart_read_bytes+0xf0>
    13da:	80 e0       	ldi	r24, 0x00	; 0
    13dc:	df 91       	pop	r29
    13de:	cf 91       	pop	r28
    13e0:	1f 91       	pop	r17
    13e2:	0f 91       	pop	r16
    13e4:	ff 90       	pop	r15
    13e6:	ef 90       	pop	r14
    13e8:	df 90       	pop	r13
    13ea:	cf 90       	pop	r12
    13ec:	bf 90       	pop	r11
    13ee:	af 90       	pop	r10
    13f0:	9f 90       	pop	r9
    13f2:	8f 90       	pop	r8
    13f4:	7f 90       	pop	r7
    13f6:	5f 90       	pop	r5
    13f8:	4f 90       	pop	r4
    13fa:	08 95       	ret

000013fc <sfm10r1_reset>:
    13fc:	57 9a       	sbi	0x0a, 7	; 10
    13fe:	5f 9a       	sbi	0x0b, 7	; 11
    1400:	8f ea       	ldi	r24, 0xAF	; 175
    1402:	94 e0       	ldi	r25, 0x04	; 4
    1404:	01 97       	sbiw	r24, 0x01	; 1
    1406:	f1 f7       	brne	.-4      	; 0x1404 <sfm10r1_reset+0x8>
    1408:	00 c0       	rjmp	.+0      	; 0x140a <sfm10r1_reset+0xe>
    140a:	00 00       	nop
    140c:	5f 98       	cbi	0x0b, 7	; 11
    140e:	92 e0       	ldi	r25, 0x02	; 2
    1410:	9a 95       	dec	r25
    1412:	f1 f7       	brne	.-4      	; 0x1410 <sfm10r1_reset+0x14>
    1414:	00 c0       	rjmp	.+0      	; 0x1416 <sfm10r1_reset+0x1a>
    1416:	5f 9a       	sbi	0x0b, 7	; 11
    1418:	57 98       	cbi	0x0a, 7	; 10
    141a:	08 95       	ret

0000141c <sfm10r1_init>:
    141c:	0e 94 29 09 	call	0x1252	; 0x1252 <software_uart_init>
    1420:	0e 94 fe 09 	call	0x13fc	; 0x13fc <sfm10r1_reset>
    1424:	08 95       	ret

00001426 <sfm10r1_end>:
    1426:	0e 94 fe 09 	call	0x13fc	; 0x13fc <sfm10r1_reset>
    142a:	0e 94 2e 09 	call	0x125c	; 0x125c <software_uart_end>
    142e:	08 95       	ret

00001430 <sfm10r1_ping>:
    1430:	cf 93       	push	r28
    1432:	df 93       	push	r29
    1434:	00 d0       	rcall	.+0      	; 0x1436 <sfm10r1_ping+0x6>
    1436:	00 d0       	rcall	.+0      	; 0x1438 <sfm10r1_ping+0x8>
    1438:	cd b7       	in	r28, 0x3d	; 61
    143a:	de b7       	in	r29, 0x3e	; 62
    143c:	19 82       	std	Y+1, r1	; 0x01
    143e:	1a 82       	std	Y+2, r1	; 0x02
    1440:	1b 82       	std	Y+3, r1	; 0x03
    1442:	1c 82       	std	Y+4, r1	; 0x04
    1444:	81 e4       	ldi	r24, 0x41	; 65
    1446:	89 83       	std	Y+1, r24	; 0x01
    1448:	84 e5       	ldi	r24, 0x54	; 84
    144a:	8a 83       	std	Y+2, r24	; 0x02
    144c:	8d e0       	ldi	r24, 0x0D	; 13
    144e:	8b 83       	std	Y+3, r24	; 0x03
    1450:	63 e0       	ldi	r22, 0x03	; 3
    1452:	ce 01       	movw	r24, r28
    1454:	01 96       	adiw	r24, 0x01	; 1
    1456:	0e 94 32 09 	call	0x1264	; 0x1264 <software_uart_write_bytes>
    145a:	44 ef       	ldi	r20, 0xF4	; 244
    145c:	51 e0       	ldi	r21, 0x01	; 1
    145e:	64 e0       	ldi	r22, 0x04	; 4
    1460:	ce 01       	movw	r24, r28
    1462:	01 96       	adiw	r24, 0x01	; 1
    1464:	0e 94 76 09 	call	0x12ec	; 0x12ec <software_uart_read_bytes>
    1468:	88 23       	and	r24, r24
    146a:	51 f0       	breq	.+20     	; 0x1480 <sfm10r1_ping+0x50>
    146c:	89 81       	ldd	r24, Y+1	; 0x01
    146e:	8f 34       	cpi	r24, 0x4F	; 79
    1470:	31 f4       	brne	.+12     	; 0x147e <sfm10r1_ping+0x4e>
    1472:	81 e0       	ldi	r24, 0x01	; 1
    1474:	9a 81       	ldd	r25, Y+2	; 0x02
    1476:	9b 34       	cpi	r25, 0x4B	; 75
    1478:	19 f0       	breq	.+6      	; 0x1480 <sfm10r1_ping+0x50>
    147a:	80 e0       	ldi	r24, 0x00	; 0
    147c:	01 c0       	rjmp	.+2      	; 0x1480 <sfm10r1_ping+0x50>
    147e:	80 e0       	ldi	r24, 0x00	; 0
    1480:	0f 90       	pop	r0
    1482:	0f 90       	pop	r0
    1484:	0f 90       	pop	r0
    1486:	0f 90       	pop	r0
    1488:	df 91       	pop	r29
    148a:	cf 91       	pop	r28
    148c:	08 95       	ret

0000148e <sfm10r1_send_data>:
    148e:	cf 93       	push	r28
    1490:	df 93       	push	r29
    1492:	cd b7       	in	r28, 0x3d	; 61
    1494:	de b7       	in	r29, 0x3e	; 62
    1496:	a0 97       	sbiw	r28, 0x20	; 32
    1498:	0f b6       	in	r0, 0x3f	; 63
    149a:	f8 94       	cli
    149c:	de bf       	out	0x3e, r29	; 62
    149e:	0f be       	out	0x3f, r0	; 63
    14a0:	cd bf       	out	0x3d, r28	; 61
    14a2:	fe 01       	movw	r30, r28
    14a4:	31 96       	adiw	r30, 0x01	; 1
    14a6:	20 e2       	ldi	r18, 0x20	; 32
    14a8:	df 01       	movw	r26, r30
    14aa:	1d 92       	st	X+, r1
    14ac:	2a 95       	dec	r18
    14ae:	e9 f7       	brne	.-6      	; 0x14aa <sfm10r1_send_data+0x1c>
    14b0:	21 e4       	ldi	r18, 0x41	; 65
    14b2:	29 83       	std	Y+1, r18	; 0x01
    14b4:	24 e5       	ldi	r18, 0x54	; 84
    14b6:	2a 83       	std	Y+2, r18	; 0x02
    14b8:	24 e2       	ldi	r18, 0x24	; 36
    14ba:	2b 83       	std	Y+3, r18	; 0x03
    14bc:	23 e5       	ldi	r18, 0x53	; 83
    14be:	2c 83       	std	Y+4, r18	; 0x04
    14c0:	26 e4       	ldi	r18, 0x46	; 70
    14c2:	2d 83       	std	Y+5, r18	; 0x05
    14c4:	2d e3       	ldi	r18, 0x3D	; 61
    14c6:	2e 83       	std	Y+6, r18	; 0x06
    14c8:	66 23       	and	r22, r22
    14ca:	79 f0       	breq	.+30     	; 0x14ea <sfm10r1_send_data+0x5c>
    14cc:	a8 2f       	mov	r26, r24
    14ce:	b9 2f       	mov	r27, r25
    14d0:	36 96       	adiw	r30, 0x06	; 6
    14d2:	8f ef       	ldi	r24, 0xFF	; 255
    14d4:	86 0f       	add	r24, r22
    14d6:	9e 01       	movw	r18, r28
    14d8:	28 0f       	add	r18, r24
    14da:	31 1d       	adc	r19, r1
    14dc:	28 5f       	subi	r18, 0xF8	; 248
    14de:	3f 4f       	sbci	r19, 0xFF	; 255
    14e0:	8d 91       	ld	r24, X+
    14e2:	81 93       	st	Z+, r24
    14e4:	e2 17       	cp	r30, r18
    14e6:	f3 07       	cpc	r31, r19
    14e8:	d9 f7       	brne	.-10     	; 0x14e0 <sfm10r1_send_data+0x52>
    14ea:	fe 01       	movw	r30, r28
    14ec:	e6 0f       	add	r30, r22
    14ee:	f1 1d       	adc	r31, r1
    14f0:	8d e0       	ldi	r24, 0x0D	; 13
    14f2:	87 83       	std	Z+7, r24	; 0x07
    14f4:	69 5f       	subi	r22, 0xF9	; 249
    14f6:	ce 01       	movw	r24, r28
    14f8:	01 96       	adiw	r24, 0x01	; 1
    14fa:	0e 94 32 09 	call	0x1264	; 0x1264 <software_uart_write_bytes>
    14fe:	48 e9       	ldi	r20, 0x98	; 152
    1500:	5a e3       	ldi	r21, 0x3A	; 58
    1502:	64 e0       	ldi	r22, 0x04	; 4
    1504:	ce 01       	movw	r24, r28
    1506:	01 96       	adiw	r24, 0x01	; 1
    1508:	0e 94 76 09 	call	0x12ec	; 0x12ec <software_uart_read_bytes>
    150c:	88 23       	and	r24, r24
    150e:	51 f0       	breq	.+20     	; 0x1524 <sfm10r1_send_data+0x96>
    1510:	89 81       	ldd	r24, Y+1	; 0x01
    1512:	8f 34       	cpi	r24, 0x4F	; 79
    1514:	31 f4       	brne	.+12     	; 0x1522 <sfm10r1_send_data+0x94>
    1516:	81 e0       	ldi	r24, 0x01	; 1
    1518:	9a 81       	ldd	r25, Y+2	; 0x02
    151a:	9b 34       	cpi	r25, 0x4B	; 75
    151c:	19 f0       	breq	.+6      	; 0x1524 <sfm10r1_send_data+0x96>
    151e:	80 e0       	ldi	r24, 0x00	; 0
    1520:	01 c0       	rjmp	.+2      	; 0x1524 <sfm10r1_send_data+0x96>
    1522:	80 e0       	ldi	r24, 0x00	; 0
    1524:	a0 96       	adiw	r28, 0x20	; 32
    1526:	0f b6       	in	r0, 0x3f	; 63
    1528:	f8 94       	cli
    152a:	de bf       	out	0x3e, r29	; 62
    152c:	0f be       	out	0x3f, r0	; 63
    152e:	cd bf       	out	0x3d, r28	; 61
    1530:	df 91       	pop	r29
    1532:	cf 91       	pop	r28
    1534:	08 95       	ret

00001536 <sfm10r1_get_temperature>:
    1536:	0f 93       	push	r16
    1538:	1f 93       	push	r17
    153a:	cf 93       	push	r28
    153c:	df 93       	push	r29
    153e:	00 d0       	rcall	.+0      	; 0x1540 <sfm10r1_get_temperature+0xa>
    1540:	00 d0       	rcall	.+0      	; 0x1542 <sfm10r1_get_temperature+0xc>
    1542:	00 d0       	rcall	.+0      	; 0x1544 <sfm10r1_get_temperature+0xe>
    1544:	cd b7       	in	r28, 0x3d	; 61
    1546:	de b7       	in	r29, 0x3e	; 62
    1548:	8c 01       	movw	r16, r24
    154a:	86 e0       	ldi	r24, 0x06	; 6
    154c:	e0 e0       	ldi	r30, 0x00	; 0
    154e:	f1 e0       	ldi	r31, 0x01	; 1
    1550:	de 01       	movw	r26, r28
    1552:	11 96       	adiw	r26, 0x01	; 1
    1554:	01 90       	ld	r0, Z+
    1556:	0d 92       	st	X+, r0
    1558:	8a 95       	dec	r24
    155a:	e1 f7       	brne	.-8      	; 0x1554 <sfm10r1_get_temperature+0x1e>
    155c:	66 e0       	ldi	r22, 0x06	; 6
    155e:	ce 01       	movw	r24, r28
    1560:	01 96       	adiw	r24, 0x01	; 1
    1562:	0e 94 32 09 	call	0x1264	; 0x1264 <software_uart_write_bytes>
    1566:	44 ef       	ldi	r20, 0xF4	; 244
    1568:	51 e0       	ldi	r21, 0x01	; 1
    156a:	64 e0       	ldi	r22, 0x04	; 4
    156c:	ce 01       	movw	r24, r28
    156e:	01 96       	adiw	r24, 0x01	; 1
    1570:	0e 94 76 09 	call	0x12ec	; 0x12ec <software_uart_read_bytes>
    1574:	88 23       	and	r24, r24
    1576:	c9 f0       	breq	.+50     	; 0x15aa <sfm10r1_get_temperature+0x74>
    1578:	6a 81       	ldd	r22, Y+2	; 0x02
    157a:	70 e0       	ldi	r23, 0x00	; 0
    157c:	76 2f       	mov	r23, r22
    157e:	66 27       	eor	r22, r22
    1580:	89 81       	ldd	r24, Y+1	; 0x01
    1582:	68 0f       	add	r22, r24
    1584:	71 1d       	adc	r23, r1
    1586:	07 2e       	mov	r0, r23
    1588:	00 0c       	add	r0, r0
    158a:	88 0b       	sbc	r24, r24
    158c:	99 0b       	sbc	r25, r25
    158e:	0e 94 f2 0f 	call	0x1fe4	; 0x1fe4 <__floatsisf>
    1592:	20 e0       	ldi	r18, 0x00	; 0
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	40 e2       	ldi	r20, 0x20	; 32
    1598:	51 e4       	ldi	r21, 0x41	; 65
    159a:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__divsf3>
    159e:	f8 01       	movw	r30, r16
    15a0:	60 83       	st	Z, r22
    15a2:	71 83       	std	Z+1, r23	; 0x01
    15a4:	82 83       	std	Z+2, r24	; 0x02
    15a6:	93 83       	std	Z+3, r25	; 0x03
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	26 96       	adiw	r28, 0x06	; 6
    15ac:	0f b6       	in	r0, 0x3f	; 63
    15ae:	f8 94       	cli
    15b0:	de bf       	out	0x3e, r29	; 62
    15b2:	0f be       	out	0x3f, r0	; 63
    15b4:	cd bf       	out	0x3d, r28	; 61
    15b6:	df 91       	pop	r29
    15b8:	cf 91       	pop	r28
    15ba:	1f 91       	pop	r17
    15bc:	0f 91       	pop	r16
    15be:	08 95       	ret

000015c0 <sfm10r1_set_transmit_repeats>:
    15c0:	cf 93       	push	r28
    15c2:	df 93       	push	r29
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	28 97       	sbiw	r28, 0x08	; 8
    15ca:	0f b6       	in	r0, 0x3f	; 63
    15cc:	f8 94       	cli
    15ce:	de bf       	out	0x3e, r29	; 62
    15d0:	0f be       	out	0x3f, r0	; 63
    15d2:	cd bf       	out	0x3d, r28	; 61
    15d4:	98 e0       	ldi	r25, 0x08	; 8
    15d6:	e3 e1       	ldi	r30, 0x13	; 19
    15d8:	f1 e0       	ldi	r31, 0x01	; 1
    15da:	de 01       	movw	r26, r28
    15dc:	11 96       	adiw	r26, 0x01	; 1
    15de:	01 90       	ld	r0, Z+
    15e0:	0d 92       	st	X+, r0
    15e2:	9a 95       	dec	r25
    15e4:	e1 f7       	brne	.-8      	; 0x15de <sfm10r1_set_transmit_repeats+0x1e>
    15e6:	81 11       	cpse	r24, r1
    15e8:	03 c0       	rjmp	.+6      	; 0x15f0 <sfm10r1_set_transmit_repeats+0x30>
    15ea:	80 e3       	ldi	r24, 0x30	; 48
    15ec:	8f 83       	std	Y+7, r24	; 0x07
    15ee:	09 c0       	rjmp	.+18     	; 0x1602 <sfm10r1_set_transmit_repeats+0x42>
    15f0:	81 30       	cpi	r24, 0x01	; 1
    15f2:	19 f4       	brne	.+6      	; 0x15fa <sfm10r1_set_transmit_repeats+0x3a>
    15f4:	81 e3       	ldi	r24, 0x31	; 49
    15f6:	8f 83       	std	Y+7, r24	; 0x07
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <sfm10r1_set_transmit_repeats+0x42>
    15fa:	82 30       	cpi	r24, 0x02	; 2
    15fc:	c9 f4       	brne	.+50     	; 0x1630 <sfm10r1_set_transmit_repeats+0x70>
    15fe:	82 e3       	ldi	r24, 0x32	; 50
    1600:	8f 83       	std	Y+7, r24	; 0x07
    1602:	68 e0       	ldi	r22, 0x08	; 8
    1604:	ce 01       	movw	r24, r28
    1606:	01 96       	adiw	r24, 0x01	; 1
    1608:	0e 94 32 09 	call	0x1264	; 0x1264 <software_uart_write_bytes>
    160c:	44 ef       	ldi	r20, 0xF4	; 244
    160e:	51 e0       	ldi	r21, 0x01	; 1
    1610:	64 e0       	ldi	r22, 0x04	; 4
    1612:	ce 01       	movw	r24, r28
    1614:	01 96       	adiw	r24, 0x01	; 1
    1616:	0e 94 76 09 	call	0x12ec	; 0x12ec <software_uart_read_bytes>
    161a:	88 23       	and	r24, r24
    161c:	61 f0       	breq	.+24     	; 0x1636 <sfm10r1_set_transmit_repeats+0x76>
    161e:	89 81       	ldd	r24, Y+1	; 0x01
    1620:	8f 34       	cpi	r24, 0x4F	; 79
    1622:	41 f4       	brne	.+16     	; 0x1634 <sfm10r1_set_transmit_repeats+0x74>
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	9a 81       	ldd	r25, Y+2	; 0x02
    1628:	9b 34       	cpi	r25, 0x4B	; 75
    162a:	29 f0       	breq	.+10     	; 0x1636 <sfm10r1_set_transmit_repeats+0x76>
    162c:	80 e0       	ldi	r24, 0x00	; 0
    162e:	03 c0       	rjmp	.+6      	; 0x1636 <sfm10r1_set_transmit_repeats+0x76>
    1630:	80 e0       	ldi	r24, 0x00	; 0
    1632:	01 c0       	rjmp	.+2      	; 0x1636 <sfm10r1_set_transmit_repeats+0x76>
    1634:	80 e0       	ldi	r24, 0x00	; 0
    1636:	28 96       	adiw	r28, 0x08	; 8
    1638:	0f b6       	in	r0, 0x3f	; 63
    163a:	f8 94       	cli
    163c:	de bf       	out	0x3e, r29	; 62
    163e:	0f be       	out	0x3f, r0	; 63
    1640:	cd bf       	out	0x3d, r28	; 61
    1642:	df 91       	pop	r29
    1644:	cf 91       	pop	r28
    1646:	08 95       	ret

00001648 <__vector_1>:

ISR (INT0_vect) // wake up interrupt
{
    1648:	1f 92       	push	r1
    164a:	0f 92       	push	r0
    164c:	0f b6       	in	r0, 0x3f	; 63
    164e:	0f 92       	push	r0
    1650:	11 24       	eor	r1, r1
	// nothing to do here, but executed after each wake up
}
    1652:	0f 90       	pop	r0
    1654:	0f be       	out	0x3f, r0	; 63
    1656:	0f 90       	pop	r0
    1658:	1f 90       	pop	r1
    165a:	18 95       	reti

0000165c <enter_sleep>:

void enter_sleep() {
	/* enter in sleep with power down mode */
	EIMSK = EIMSK | (1 << INT0);
    165c:	e8 9a       	sbi	0x1d, 0	; 29
	set_sleep_mode(SLEEP_MODE_PWR_DOWN);
    165e:	83 b7       	in	r24, 0x33	; 51
    1660:	81 7f       	andi	r24, 0xF1	; 241
    1662:	84 60       	ori	r24, 0x04	; 4
    1664:	83 bf       	out	0x33, r24	; 51
	sei();
    1666:	78 94       	sei
	sleep_mode();
    1668:	83 b7       	in	r24, 0x33	; 51
    166a:	81 60       	ori	r24, 0x01	; 1
    166c:	83 bf       	out	0x33, r24	; 51
    166e:	88 95       	sleep
    1670:	83 b7       	in	r24, 0x33	; 51
    1672:	8e 7f       	andi	r24, 0xFE	; 254
    1674:	83 bf       	out	0x33, r24	; 51
	cli();
    1676:	f8 94       	cli
	EIMSK = EIMSK & ~(1 << INT0);
    1678:	e8 98       	cbi	0x1d, 0	; 29
    167a:	08 95       	ret

0000167c <enter_error_state>:
}

void enter_error_state(uint8_t state) {
    167c:	cf 93       	push	r28
    167e:	c8 2f       	mov	r28, r24
	/* error state */

	// must switch ON peripherals to use LED
	power_on_external_peripherals();
    1680:	0e 94 1a 01 	call	0x234	; 0x234 <power_on_external_peripherals>

	// error during launch sequence
	if (state == 1) {
    1684:	c1 30       	cpi	r28, 0x01	; 1
    1686:	79 f4       	brne	.+30     	; 0x16a6 <enter_error_state+0x2a>
		power_blink_state_led(250, 250, 60000);
    1688:	20 e6       	ldi	r18, 0x60	; 96
    168a:	3a ee       	ldi	r19, 0xEA	; 234
    168c:	40 e0       	ldi	r20, 0x00	; 0
    168e:	50 e0       	ldi	r21, 0x00	; 0
    1690:	6a ef       	ldi	r22, 0xFA	; 250
    1692:	70 e0       	ldi	r23, 0x00	; 0
    1694:	8a ef       	ldi	r24, 0xFA	; 250
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	0e 94 30 01 	call	0x260	; 0x260 <power_blink_state_led>
		power_off_external_peripherals();
    169c:	0e 94 26 01 	call	0x24c	; 0x24c <power_off_external_peripherals>
		enter_sleep();
    16a0:	0e 94 2e 0b 	call	0x165c	; 0x165c <enter_sleep>
    16a4:	10 c0       	rjmp	.+32     	; 0x16c6 <enter_error_state+0x4a>
	}

	// error during the test cycle
	else if (state == 2) {
    16a6:	c2 30       	cpi	r28, 0x02	; 2
    16a8:	71 f4       	brne	.+28     	; 0x16c6 <enter_error_state+0x4a>
		power_blink_state_led(1000, 1000, 60000);
    16aa:	20 e6       	ldi	r18, 0x60	; 96
    16ac:	3a ee       	ldi	r19, 0xEA	; 234
    16ae:	40 e0       	ldi	r20, 0x00	; 0
    16b0:	50 e0       	ldi	r21, 0x00	; 0
    16b2:	68 ee       	ldi	r22, 0xE8	; 232
    16b4:	73 e0       	ldi	r23, 0x03	; 3
    16b6:	88 ee       	ldi	r24, 0xE8	; 232
    16b8:	93 e0       	ldi	r25, 0x03	; 3
    16ba:	0e 94 30 01 	call	0x260	; 0x260 <power_blink_state_led>
		power_off_external_peripherals();
    16be:	0e 94 26 01 	call	0x24c	; 0x24c <power_off_external_peripherals>
		enter_sleep();
    16c2:	0e 94 2e 0b 	call	0x165c	; 0x165c <enter_sleep>
	}
}
    16c6:	cf 91       	pop	r28
    16c8:	08 95       	ret

000016ca <init>:

void init() {
    16ca:	cf 92       	push	r12
    16cc:	df 92       	push	r13
    16ce:	ef 92       	push	r14
    16d0:	0f 93       	push	r16
    16d2:	cf 93       	push	r28
    16d4:	df 93       	push	r29
    16d6:	1f 92       	push	r1
    16d8:	cd b7       	in	r28, 0x3d	; 61
    16da:	de b7       	in	r29, 0x3e	; 62
	/* init sequence */
	uint8_t cleared_ds3231_alarms;

	/* disable global interrupts */
	cli();
    16dc:	f8 94       	cli
	
	/* setup wake up interrupt setting */
	EICRA = 0x00;
    16de:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <__DATA_REGION_ORIGIN__+0x9>

	/* prepare peripherals for the launch sequence */
	power_on_external_peripherals();
    16e2:	0e 94 1a 01 	call	0x234	; 0x234 <power_on_external_peripherals>

	/* power ON state led */
	power_on_state_led();
    16e6:	0e 94 2a 01 	call	0x254	; 0x254 <power_on_state_led>

	/* setup clock system */
	if (!power_setup_clock()) { // if failure
    16ea:	0e 94 99 01 	call	0x332	; 0x332 <power_setup_clock>
    16ee:	81 11       	cpse	r24, r1
    16f0:	03 c0       	rjmp	.+6      	; 0x16f8 <init+0x2e>
		enter_error_state(1);
    16f2:	81 e0       	ldi	r24, 0x01	; 1
    16f4:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	

	/* check battery level */
	if (!power_battery_startup_check()) { // if failure
    16f8:	0e 94 a6 01 	call	0x34c	; 0x34c <power_battery_startup_check>
    16fc:	81 11       	cpse	r24, r1
    16fe:	03 c0       	rjmp	.+6      	; 0x1706 <init+0x3c>
		enter_error_state(1);
    1700:	81 e0       	ldi	r24, 0x01	; 1
    1702:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	

	/* setup DS3231 */
	// start i2c bus
	i2c_init();
    1706:	0e 94 23 03 	call	0x646	; 0x646 <i2c_init>
	// reset ds3231
	if (!ds3231_reset()) { // if failure
    170a:	0e 94 bf 04 	call	0x97e	; 0x97e <ds3231_reset>
    170e:	81 11       	cpse	r24, r1
    1710:	03 c0       	rjmp	.+6      	; 0x1718 <init+0x4e>
		enter_error_state(1);
    1712:	81 e0       	ldi	r24, 0x01	; 1
    1714:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// disable 32kHz pin
	if (!ds3231_disable_32kHz_pin()) { // if failure
    1718:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <ds3231_disable_32kHz_pin>
    171c:	81 11       	cpse	r24, r1
    171e:	03 c0       	rjmp	.+6      	; 0x1726 <init+0x5c>
		enter_error_state(1);
    1720:	81 e0       	ldi	r24, 0x01	; 1
    1722:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// set default date time
	if (!ds3231_set_datetime(0, 0, 0, 7, 3, 1, 21)) { // if failure
    1726:	0f 2e       	mov	r0, r31
    1728:	f5 e1       	ldi	r31, 0x15	; 21
    172a:	cf 2e       	mov	r12, r31
    172c:	d1 2c       	mov	r13, r1
    172e:	f0 2d       	mov	r31, r0
    1730:	ee 24       	eor	r14, r14
    1732:	e3 94       	inc	r14
    1734:	03 e0       	ldi	r16, 0x03	; 3
    1736:	27 e0       	ldi	r18, 0x07	; 7
    1738:	40 e0       	ldi	r20, 0x00	; 0
    173a:	60 e0       	ldi	r22, 0x00	; 0
    173c:	80 e0       	ldi	r24, 0x00	; 0
    173e:	0e 94 0e 05 	call	0xa1c	; 0xa1c <ds3231_set_datetime>
    1742:	81 11       	cpse	r24, r1
    1744:	03 c0       	rjmp	.+6      	; 0x174c <init+0x82>
		enter_error_state(1);
    1746:	81 e0       	ldi	r24, 0x01	; 1
    1748:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// setup alarm 1
	if (!ds3231_set_alarm_1(0, 0, 0, 1, DS3231_ALARM_1_MATCH_SECONDS_MINUTES, 0)) { // if failure
    174c:	e1 2c       	mov	r14, r1
    174e:	0c e0       	ldi	r16, 0x0C	; 12
    1750:	21 e0       	ldi	r18, 0x01	; 1
    1752:	40 e0       	ldi	r20, 0x00	; 0
    1754:	60 e0       	ldi	r22, 0x00	; 0
    1756:	80 e0       	ldi	r24, 0x00	; 0
    1758:	0e 94 ea 05 	call	0xbd4	; 0xbd4 <ds3231_set_alarm_1>
    175c:	81 11       	cpse	r24, r1
    175e:	03 c0       	rjmp	.+6      	; 0x1766 <init+0x9c>
		enter_error_state(1);
    1760:	81 e0       	ldi	r24, 0x01	; 1
    1762:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// enable alarm 1 and enable the use of the interrupt pin for alarm 1
	if (!ds3231_enable_alarm_1()) { // if failure
    1766:	0e 94 b3 06 	call	0xd66	; 0xd66 <ds3231_enable_alarm_1>
    176a:	81 11       	cpse	r24, r1
    176c:	03 c0       	rjmp	.+6      	; 0x1774 <init+0xaa>
		enter_error_state(1);
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// disable alarm 2 and disable the use of the interrupt pin for alarm 2
	if (!ds3231_disable_alarm_2()) { // if failure
    1774:	0e 94 b7 06 	call	0xd6e	; 0xd6e <ds3231_disable_alarm_2>
    1778:	81 11       	cpse	r24, r1
    177a:	03 c0       	rjmp	.+6      	; 0x1782 <init+0xb8>
		enter_error_state(1);
    177c:	81 e0       	ldi	r24, 0x01	; 1
    177e:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// enable alarm interrupt function on INT pin of the DS3231 chip
	if (!ds3231_enable_interrupt_pin()) {
    1782:	0e 94 f7 04 	call	0x9ee	; 0x9ee <ds3231_enable_interrupt_pin>
    1786:	81 11       	cpse	r24, r1
    1788:	03 c0       	rjmp	.+6      	; 0x1790 <init+0xc6>
		enter_error_state(1);
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	// enable interrupt pin of the chip and clear current alarms flags
	if (!ds3231_enable_interrupt_pin() || !ds3231_clear_alarm_flags(&cleared_ds3231_alarms)) { // if failure
    1790:	0e 94 f7 04 	call	0x9ee	; 0x9ee <ds3231_enable_interrupt_pin>
    1794:	88 23       	and	r24, r24
    1796:	31 f0       	breq	.+12     	; 0x17a4 <init+0xda>
    1798:	ce 01       	movw	r24, r28
    179a:	01 96       	adiw	r24, 0x01	; 1
    179c:	0e 94 bb 06 	call	0xd76	; 0xd76 <ds3231_clear_alarm_flags>
    17a0:	81 11       	cpse	r24, r1
    17a2:	03 c0       	rjmp	.+6      	; 0x17aa <init+0xe0>
		enter_error_state(1);
    17a4:	81 e0       	ldi	r24, 0x01	; 1
    17a6:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
  i2c_status_OK = 1;
}

void i2c_end() {
	/* stop i2c transceiver and release pins */
	TWCR = (0<<TWEN)|                                 // Disable TWI-interface and release TWI pins
    17aa:	10 92 bc 00 	sts	0x00BC, r1	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	}
	i2c_end(); // stop i2c bus
	
	/* setup SFM10R1 */
	sfm10r1_init(); // init communication
    17ae:	0e 94 0e 0a 	call	0x141c	; 0x141c <sfm10r1_init>
	if (!sfm10r1_ping()) {
    17b2:	0e 94 18 0a 	call	0x1430	; 0x1430 <sfm10r1_ping>
    17b6:	81 11       	cpse	r24, r1
    17b8:	03 c0       	rjmp	.+6      	; 0x17c0 <init+0xf6>
		enter_error_state(1);
    17ba:	81 e0       	ldi	r24, 0x01	; 1
    17bc:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	if (!sfm10r1_set_transmit_repeats(SIGFOX_TRANSMIT_REPEATS)) {
    17c0:	81 e0       	ldi	r24, 0x01	; 1
    17c2:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <sfm10r1_set_transmit_repeats>
    17c6:	81 11       	cpse	r24, r1
    17c8:	03 c0       	rjmp	.+6      	; 0x17d0 <init+0x106>
		enter_error_state(1);
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
	}
	sfm10r1_end(); // stop communication
    17d0:	0e 94 13 0a 	call	0x1426	; 0x1426 <sfm10r1_end>

	// power off state led, launch sequence is finished
	power_off_state_led();
    17d4:	0e 94 2d 01 	call	0x25a	; 0x25a <power_off_state_led>
}
    17d8:	0f 90       	pop	r0
    17da:	df 91       	pop	r29
    17dc:	cf 91       	pop	r28
    17de:	0f 91       	pop	r16
    17e0:	ef 90       	pop	r14
    17e2:	df 90       	pop	r13
    17e4:	cf 90       	pop	r12
    17e6:	08 95       	ret

000017e8 <measure_cycle>:

void measure_cycle(uint8_t is_test_cycle) {
    17e8:	2f 92       	push	r2
    17ea:	3f 92       	push	r3
    17ec:	4f 92       	push	r4
    17ee:	5f 92       	push	r5
    17f0:	6f 92       	push	r6
    17f2:	7f 92       	push	r7
    17f4:	8f 92       	push	r8
    17f6:	9f 92       	push	r9
    17f8:	af 92       	push	r10
    17fa:	bf 92       	push	r11
    17fc:	cf 92       	push	r12
    17fe:	df 92       	push	r13
    1800:	ef 92       	push	r14
    1802:	ff 92       	push	r15
    1804:	0f 93       	push	r16
    1806:	1f 93       	push	r17
    1808:	cf 93       	push	r28
    180a:	df 93       	push	r29
    180c:	cd b7       	in	r28, 0x3d	; 61
    180e:	de b7       	in	r29, 0x3e	; 62
    1810:	c9 54       	subi	r28, 0x49	; 73
    1812:	d1 09       	sbc	r29, r1
    1814:	0f b6       	in	r0, 0x3f	; 63
    1816:	f8 94       	cli
    1818:	de bf       	out	0x3e, r29	; 62
    181a:	0f be       	out	0x3f, r0	; 63
    181c:	cd bf       	out	0x3d, r28	; 61
    181e:	28 96       	adiw	r28, 0x08	; 8
    1820:	8f af       	std	Y+63, r24	; 0x3f
    1822:	28 97       	sbiw	r28, 0x08	; 8
	uint8_t ds18b20_temperature_processed[2];
	float sfm10r1_temperature;
	uint8_t sfm10r1_temperature_processed[2];

	// power state led for 100ms
	power_on_state_led();
    1824:	0e 94 2a 01 	call	0x254	; 0x254 <power_on_state_led>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1828:	2f ef       	ldi	r18, 0xFF	; 255
    182a:	30 e7       	ldi	r19, 0x70	; 112
    182c:	42 e0       	ldi	r20, 0x02	; 2
    182e:	21 50       	subi	r18, 0x01	; 1
    1830:	30 40       	sbci	r19, 0x00	; 0
    1832:	40 40       	sbci	r20, 0x00	; 0
    1834:	e1 f7       	brne	.-8      	; 0x182e <measure_cycle+0x46>
    1836:	00 c0       	rjmp	.+0      	; 0x1838 <measure_cycle+0x50>
    1838:	00 00       	nop
	_delay_ms(100);
	power_off_state_led();
    183a:	0e 94 2d 01 	call	0x25a	; 0x25a <power_off_state_led>

	/* collect measurements */

	// battery voltage
	battery_voltage = power_get_battery_voltage();
    183e:	0e 94 b4 00 	call	0x168	; 0x168 <power_get_battery_voltage>
    1842:	6b 01       	movw	r12, r22
    1844:	7c 01       	movw	r14, r24

	// solar intensity
	solar_intensity = power_get_solar_intensity();
    1846:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <power_get_solar_intensity>
    184a:	6f ab       	std	Y+55, r22	; 0x37
    184c:	78 af       	std	Y+56, r23	; 0x38
    184e:	89 af       	std	Y+57, r24	; 0x39
    1850:	9a af       	std	Y+58, r25	; 0x3a

	// raw weight
	HX711_init(); // init hx711 chip
    1852:	0e 94 b6 01 	call	0x36c	; 0x36c <HX711_init>
	while(!HX711_is_ready()); // wait until the chip is ready
    1856:	0e 94 c1 01 	call	0x382	; 0x382 <HX711_is_ready>
    185a:	88 23       	and	r24, r24
    185c:	e1 f3       	breq	.-8      	; 0x1856 <measure_cycle+0x6e>
	raw_weight = HX711_multiple_conversion_average(0, 10); // average of 10 conversions using channel A with gain = 128
    185e:	6a e0       	ldi	r22, 0x0A	; 10
    1860:	80 e0       	ldi	r24, 0x00	; 0
    1862:	0e 94 23 02 	call	0x446	; 0x446 <HX711_multiple_conversion_average>
    1866:	76 2e       	mov	r7, r22
    1868:	7b af       	std	Y+59, r23	; 0x3b
    186a:	8d af       	std	Y+61, r24	; 0x3d
    186c:	9f af       	std	Y+63, r25	; 0x3f

	// SHT3x humidity and temperature
	i2c_init();
    186e:	0e 94 23 03 	call	0x646	; 0x646 <i2c_init>
    1872:	8f ec       	ldi	r24, 0xCF	; 207
    1874:	97 e0       	ldi	r25, 0x07	; 7
    1876:	01 97       	sbiw	r24, 0x01	; 1
    1878:	f1 f7       	brne	.-4      	; 0x1876 <measure_cycle+0x8e>
    187a:	00 c0       	rjmp	.+0      	; 0x187c <measure_cycle+0x94>
    187c:	00 00       	nop
	_delay_ms(1); // wait until the chip is ready
	sht3x_reset(); // reset the chip
    187e:	0e 94 76 07 	call	0xeec	; 0xeec <sht3x_reset>
	if (!sht3x_get_measurement(0x03, &sht_humidity, &sht_temperature)) { // collect temperature and humidity
    1882:	ae 01       	movw	r20, r28
    1884:	47 5d       	subi	r20, 0xD7	; 215
    1886:	5f 4f       	sbci	r21, 0xFF	; 255
    1888:	be 01       	movw	r22, r28
    188a:	6b 5d       	subi	r22, 0xDB	; 219
    188c:	7f 4f       	sbci	r23, 0xFF	; 255
    188e:	83 e0       	ldi	r24, 0x03	; 3
    1890:	0e 94 25 09 	call	0x124a	; 0x124a <sht3x_get_measurement>
    1894:	81 11       	cpse	r24, r1
    1896:	0c c0       	rjmp	.+24     	; 0x18b0 <measure_cycle+0xc8>
		// server backend will detect a failure if temperature and humidity have unbelievable values
		sht_humidity = 101;
    1898:	80 e0       	ldi	r24, 0x00	; 0
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	aa ec       	ldi	r26, 0xCA	; 202
    189e:	b2 e4       	ldi	r27, 0x42	; 66
    18a0:	8d a3       	std	Y+37, r24	; 0x25
    18a2:	9e a3       	std	Y+38, r25	; 0x26
    18a4:	af a3       	std	Y+39, r26	; 0x27
    18a6:	b8 a7       	std	Y+40, r27	; 0x28
		sht_temperature = 101;
    18a8:	89 a7       	std	Y+41, r24	; 0x29
    18aa:	9a a7       	std	Y+42, r25	; 0x2a
    18ac:	ab a7       	std	Y+43, r26	; 0x2b
    18ae:	bc a7       	std	Y+44, r27	; 0x2c
    18b0:	10 92 bc 00 	sts	0x00BC, r1	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	}
	i2c_end();

	// DS18B20 temperature
	if (ds18b20_setup(10)) { // setup the chip with the desired resolution
    18b4:	8a e0       	ldi	r24, 0x0A	; 10
    18b6:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <ds18b20_setup>
    18ba:	88 23       	and	r24, r24
    18bc:	79 f0       	breq	.+30     	; 0x18dc <measure_cycle+0xf4>
		if (!ds18b20_get_temperature(&ds18b20_temperature)) { // collect the temperature
    18be:	ce 01       	movw	r24, r28
    18c0:	8d 96       	adiw	r24, 0x2d	; 45
    18c2:	0e 94 5d 07 	call	0xeba	; 0xeba <ds18b20_get_temperature>
    18c6:	81 11       	cpse	r24, r1
    18c8:	11 c0       	rjmp	.+34     	; 0x18ec <measure_cycle+0x104>
			// server backend will detect a failure if temperature has an unbelievable value
			ds18b20_temperature = 101;
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	aa ec       	ldi	r26, 0xCA	; 202
    18d0:	b2 e4       	ldi	r27, 0x42	; 66
    18d2:	8d a7       	std	Y+45, r24	; 0x2d
    18d4:	9e a7       	std	Y+46, r25	; 0x2e
    18d6:	af a7       	std	Y+47, r26	; 0x2f
    18d8:	b8 ab       	std	Y+48, r27	; 0x30
    18da:	08 c0       	rjmp	.+16     	; 0x18ec <measure_cycle+0x104>
		}
	}
	else {
		// server backend will detect a failure if temperature has an unbelievable value
		ds18b20_temperature = 101;
    18dc:	80 e0       	ldi	r24, 0x00	; 0
    18de:	90 e0       	ldi	r25, 0x00	; 0
    18e0:	aa ec       	ldi	r26, 0xCA	; 202
    18e2:	b2 e4       	ldi	r27, 0x42	; 66
    18e4:	8d a7       	std	Y+45, r24	; 0x2d
    18e6:	9e a7       	std	Y+46, r25	; 0x2e
    18e8:	af a7       	std	Y+47, r26	; 0x2f
    18ea:	b8 ab       	std	Y+48, r27	; 0x30
	}

	// SFM10R1 temperature
	sfm10r1_init();
    18ec:	0e 94 0e 0a 	call	0x141c	; 0x141c <sfm10r1_init>
	counter = 0;
    18f0:	10 e0       	ldi	r17, 0x00	; 0
    18f2:	03 c0       	rjmp	.+6      	; 0x18fa <measure_cycle+0x112>
	while (counter < 3 && !sfm10r1_ping()) {
		counter++;
    18f4:	1f 5f       	subi	r17, 0xFF	; 255
	}

	// SFM10R1 temperature
	sfm10r1_init();
	counter = 0;
	while (counter < 3 && !sfm10r1_ping()) {
    18f6:	13 30       	cpi	r17, 0x03	; 3
    18f8:	31 f0       	breq	.+12     	; 0x1906 <measure_cycle+0x11e>
    18fa:	0e 94 18 0a 	call	0x1430	; 0x1430 <sfm10r1_ping>
    18fe:	88 23       	and	r24, r24
    1900:	c9 f3       	breq	.-14     	; 0x18f4 <measure_cycle+0x10c>
		counter++;
	}
	if (counter == 3) {
    1902:	13 30       	cpi	r17, 0x03	; 3
    1904:	49 f4       	brne	.+18     	; 0x1918 <measure_cycle+0x130>
		if (is_test_cycle) {
    1906:	28 96       	adiw	r28, 0x08	; 8
    1908:	9f ad       	ldd	r25, Y+63	; 0x3f
    190a:	28 97       	sbiw	r28, 0x08	; 8
    190c:	99 23       	and	r25, r25
    190e:	09 f4       	brne	.+2      	; 0x1912 <measure_cycle+0x12a>
    1910:	f4 c1       	rjmp	.+1000   	; 0x1cfa <measure_cycle+0x512>
			enter_error_state(2);
    1912:	82 e0       	ldi	r24, 0x02	; 2
    1914:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
		}
		else {
			return; // unexpected error, cannot do anything
		}
	}
	if (!sfm10r1_get_temperature(&sfm10r1_temperature)) {
    1918:	ce 01       	movw	r24, r28
    191a:	c1 96       	adiw	r24, 0x31	; 49
    191c:	0e 94 9b 0a 	call	0x1536	; 0x1536 <sfm10r1_get_temperature>
    1920:	81 11       	cpse	r24, r1
    1922:	08 c0       	rjmp	.+16     	; 0x1934 <measure_cycle+0x14c>
		sfm10r1_temperature = 101;
    1924:	80 e0       	ldi	r24, 0x00	; 0
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	aa ec       	ldi	r26, 0xCA	; 202
    192a:	b2 e4       	ldi	r27, 0x42	; 66
    192c:	89 ab       	std	Y+49, r24	; 0x31
    192e:	9a ab       	std	Y+50, r25	; 0x32
    1930:	ab ab       	std	Y+51, r26	; 0x33
    1932:	bc ab       	std	Y+52, r27	; 0x34
	}

	/* process data */
	// put a 100C offset for each temperature value
	// and put data into a 12 bits format for each temperature value
	sht_temperature = sht_temperature + 100;
    1934:	20 e0       	ldi	r18, 0x00	; 0
    1936:	30 e0       	ldi	r19, 0x00	; 0
    1938:	48 ec       	ldi	r20, 0xC8	; 200
    193a:	52 e4       	ldi	r21, 0x42	; 66
    193c:	69 a5       	ldd	r22, Y+41	; 0x29
    193e:	7a a5       	ldd	r23, Y+42	; 0x2a
    1940:	8b a5       	ldd	r24, Y+43	; 0x2b
    1942:	9c a5       	ldd	r25, Y+44	; 0x2c
    1944:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__addsf3>
    1948:	4b 01       	movw	r8, r22
    194a:	5c 01       	movw	r10, r24
	sht_temperature_processed[0] = (uint8_t) (int) sht_temperature;
    194c:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <__fixsfsi>
    1950:	66 2e       	mov	r6, r22
	sht_temperature = sht_temperature - (float) sht_temperature_processed[0];
    1952:	70 e0       	ldi	r23, 0x00	; 0
    1954:	80 e0       	ldi	r24, 0x00	; 0
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__floatunsisf>
    195c:	9b 01       	movw	r18, r22
    195e:	ac 01       	movw	r20, r24
    1960:	c5 01       	movw	r24, r10
    1962:	b4 01       	movw	r22, r8
    1964:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <__subsf3>
    1968:	69 a7       	std	Y+41, r22	; 0x29
    196a:	7a a7       	std	Y+42, r23	; 0x2a
    196c:	8b a7       	std	Y+43, r24	; 0x2b
    196e:	9c a7       	std	Y+44, r25	; 0x2c
	sht_temperature_processed[1] = (uint8_t) ((int) ((float) 1000)*sht_temperature) / 625;
    1970:	20 e0       	ldi	r18, 0x00	; 0
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	4a e7       	ldi	r20, 0x7A	; 122
    1976:	54 e4       	ldi	r21, 0x44	; 68
    1978:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    197c:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__fixunssfsi>
    1980:	86 2f       	mov	r24, r22
    1982:	90 e0       	ldi	r25, 0x00	; 0
    1984:	01 e7       	ldi	r16, 0x71	; 113
    1986:	12 e0       	ldi	r17, 0x02	; 2
    1988:	b8 01       	movw	r22, r16
    198a:	0e 94 34 11 	call	0x2268	; 0x2268 <__divmodhi4>
    198e:	46 2e       	mov	r4, r22

	ds18b20_temperature = ds18b20_temperature + 100;
    1990:	20 e0       	ldi	r18, 0x00	; 0
    1992:	30 e0       	ldi	r19, 0x00	; 0
    1994:	48 ec       	ldi	r20, 0xC8	; 200
    1996:	52 e4       	ldi	r21, 0x42	; 66
    1998:	6d a5       	ldd	r22, Y+45	; 0x2d
    199a:	7e a5       	ldd	r23, Y+46	; 0x2e
    199c:	8f a5       	ldd	r24, Y+47	; 0x2f
    199e:	98 a9       	ldd	r25, Y+48	; 0x30
    19a0:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__addsf3>
    19a4:	4b 01       	movw	r8, r22
    19a6:	5c 01       	movw	r10, r24
	ds18b20_temperature_processed[0] = (uint8_t) (int) ds18b20_temperature;
    19a8:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <__fixsfsi>
    19ac:	26 2e       	mov	r2, r22
	ds18b20_temperature = ds18b20_temperature - (float) ds18b20_temperature_processed[0];
    19ae:	70 e0       	ldi	r23, 0x00	; 0
    19b0:	80 e0       	ldi	r24, 0x00	; 0
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__floatunsisf>
    19b8:	9b 01       	movw	r18, r22
    19ba:	ac 01       	movw	r20, r24
    19bc:	c5 01       	movw	r24, r10
    19be:	b4 01       	movw	r22, r8
    19c0:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <__subsf3>
    19c4:	6d a7       	std	Y+45, r22	; 0x2d
    19c6:	7e a7       	std	Y+46, r23	; 0x2e
    19c8:	8f a7       	std	Y+47, r24	; 0x2f
    19ca:	98 ab       	std	Y+48, r25	; 0x30
	ds18b20_temperature_processed[1] = (uint8_t) ((int) ((float) 1000)*ds18b20_temperature) / 625;
    19cc:	20 e0       	ldi	r18, 0x00	; 0
    19ce:	30 e0       	ldi	r19, 0x00	; 0
    19d0:	4a e7       	ldi	r20, 0x7A	; 122
    19d2:	54 e4       	ldi	r21, 0x44	; 68
    19d4:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    19d8:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__fixunssfsi>
    19dc:	86 2f       	mov	r24, r22
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	b8 01       	movw	r22, r16
    19e2:	0e 94 34 11 	call	0x2268	; 0x2268 <__divmodhi4>
    19e6:	56 2e       	mov	r5, r22

	sfm10r1_temperature = sfm10r1_temperature + 100;
    19e8:	20 e0       	ldi	r18, 0x00	; 0
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	48 ec       	ldi	r20, 0xC8	; 200
    19ee:	52 e4       	ldi	r21, 0x42	; 66
    19f0:	69 a9       	ldd	r22, Y+49	; 0x31
    19f2:	7a a9       	ldd	r23, Y+50	; 0x32
    19f4:	8b a9       	ldd	r24, Y+51	; 0x33
    19f6:	9c a9       	ldd	r25, Y+52	; 0x34
    19f8:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__addsf3>
    19fc:	4b 01       	movw	r8, r22
    19fe:	5c 01       	movw	r10, r24
	sfm10r1_temperature_processed[0] = (uint8_t) (int) sfm10r1_temperature;
    1a00:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <__fixsfsi>
    1a04:	36 2e       	mov	r3, r22
	sfm10r1_temperature = sfm10r1_temperature - (float) sfm10r1_temperature_processed[0];
    1a06:	70 e0       	ldi	r23, 0x00	; 0
    1a08:	80 e0       	ldi	r24, 0x00	; 0
    1a0a:	90 e0       	ldi	r25, 0x00	; 0
    1a0c:	0e 94 f0 0f 	call	0x1fe0	; 0x1fe0 <__floatunsisf>
    1a10:	9b 01       	movw	r18, r22
    1a12:	ac 01       	movw	r20, r24
    1a14:	c5 01       	movw	r24, r10
    1a16:	b4 01       	movw	r22, r8
    1a18:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <__subsf3>
    1a1c:	69 ab       	std	Y+49, r22	; 0x31
    1a1e:	7a ab       	std	Y+50, r23	; 0x32
    1a20:	8b ab       	std	Y+51, r24	; 0x33
    1a22:	9c ab       	std	Y+52, r25	; 0x34
	sfm10r1_temperature_processed[1] = (uint8_t) ((int) ((float) 1000)*sfm10r1_temperature) / 625;
    1a24:	20 e0       	ldi	r18, 0x00	; 0
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	4a e7       	ldi	r20, 0x7A	; 122
    1a2a:	54 e4       	ldi	r21, 0x44	; 68
    1a2c:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    1a30:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__fixunssfsi>
    1a34:	86 2f       	mov	r24, r22
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	b8 01       	movw	r22, r16
    1a3a:	0e 94 34 11 	call	0x2268	; 0x2268 <__divmodhi4>
    1a3e:	06 2f       	mov	r16, r22

	// humidity is int between 0 and 99
	sht_humidity_processed = (uint8_t) (int) sht_humidity;
    1a40:	6d a1       	ldd	r22, Y+37	; 0x25
    1a42:	7e a1       	ldd	r23, Y+38	; 0x26
    1a44:	8f a1       	ldd	r24, Y+39	; 0x27
    1a46:	98 a5       	ldd	r25, Y+40	; 0x28
    1a48:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <__fixsfsi>
    1a4c:	16 2f       	mov	r17, r22

	// battery voltage
	if (battery_voltage < 2.5) {
    1a4e:	20 e0       	ldi	r18, 0x00	; 0
    1a50:	30 e0       	ldi	r19, 0x00	; 0
    1a52:	40 e2       	ldi	r20, 0x20	; 32
    1a54:	50 e4       	ldi	r21, 0x40	; 64
    1a56:	c7 01       	movw	r24, r14
    1a58:	b6 01       	movw	r22, r12
    1a5a:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <__cmpsf2>
    1a5e:	88 23       	and	r24, r24
    1a60:	9c f0       	brlt	.+38     	; 0x1a88 <measure_cycle+0x2a0>
		battery_voltage = 2.5;
	}
	else if (battery_voltage > 4.5) {
    1a62:	20 e0       	ldi	r18, 0x00	; 0
    1a64:	30 e0       	ldi	r19, 0x00	; 0
    1a66:	40 e9       	ldi	r20, 0x90	; 144
    1a68:	50 e4       	ldi	r21, 0x40	; 64
    1a6a:	c7 01       	movw	r24, r14
    1a6c:	b6 01       	movw	r22, r12
    1a6e:	0e 94 a2 10 	call	0x2144	; 0x2144 <__gesf2>
    1a72:	18 16       	cp	r1, r24
    1a74:	74 f0       	brlt	.+28     	; 0x1a92 <measure_cycle+0x2aa>
		battery_voltage = 4.5;
	}
	else {
		battery_voltage = battery_voltage - 2.5;
    1a76:	20 e0       	ldi	r18, 0x00	; 0
    1a78:	30 e0       	ldi	r19, 0x00	; 0
    1a7a:	40 e2       	ldi	r20, 0x20	; 32
    1a7c:	50 e4       	ldi	r21, 0x40	; 64
    1a7e:	c7 01       	movw	r24, r14
    1a80:	b6 01       	movw	r22, r12
    1a82:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <__subsf3>
    1a86:	09 c0       	rjmp	.+18     	; 0x1a9a <measure_cycle+0x2b2>
	// humidity is int between 0 and 99
	sht_humidity_processed = (uint8_t) (int) sht_humidity;

	// battery voltage
	if (battery_voltage < 2.5) {
		battery_voltage = 2.5;
    1a88:	60 e0       	ldi	r22, 0x00	; 0
    1a8a:	70 e0       	ldi	r23, 0x00	; 0
    1a8c:	80 e2       	ldi	r24, 0x20	; 32
    1a8e:	90 e4       	ldi	r25, 0x40	; 64
    1a90:	04 c0       	rjmp	.+8      	; 0x1a9a <measure_cycle+0x2b2>
	}
	else if (battery_voltage > 4.5) {
		battery_voltage = 4.5;
    1a92:	60 e0       	ldi	r22, 0x00	; 0
    1a94:	70 e0       	ldi	r23, 0x00	; 0
    1a96:	80 e9       	ldi	r24, 0x90	; 144
    1a98:	90 e4       	ldi	r25, 0x40	; 64
	solar_intensity = power_get_solar_intensity();

	// raw weight
	HX711_init(); // init hx711 chip
	while(!HX711_is_ready()); // wait until the chip is ready
	raw_weight = HX711_multiple_conversion_average(0, 10); // average of 10 conversions using channel A with gain = 128
    1a9a:	db ac       	ldd	r13, Y+59	; 0x3b
    1a9c:	cd ac       	ldd	r12, Y+61	; 0x3d
    1a9e:	bf ac       	ldd	r11, Y+63	; 0x3f
		battery_voltage = 4.5;
	}
	else {
		battery_voltage = battery_voltage - 2.5;
	}
	battery_voltage_processed[0] = (((uint16_t) ((float) 512*battery_voltage)) >> 2);
    1aa0:	20 e0       	ldi	r18, 0x00	; 0
    1aa2:	30 e0       	ldi	r19, 0x00	; 0
    1aa4:	40 e0       	ldi	r20, 0x00	; 0
    1aa6:	54 e4       	ldi	r21, 0x44	; 68
    1aa8:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    1aac:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__fixunssfsi>

	// solar intensity
	solar_intensity_processed = (uint8_t) (int) (float) 19*solar_intensity;

	/* create the 12 bytes Sigfox message */
	message[0] = 0x01; // header code for this kind of message
    1ab0:	21 e0       	ldi	r18, 0x01	; 1
    1ab2:	29 83       	std	Y+1, r18	; 0x01
	message[1] = battery_voltage_processed[0]; // battery voltage
    1ab4:	9b 01       	movw	r18, r22
    1ab6:	36 95       	lsr	r19
    1ab8:	27 95       	ror	r18
    1aba:	36 95       	lsr	r19
    1abc:	27 95       	ror	r18
    1abe:	2a 83       	std	Y+2, r18	; 0x02
	message[2] = (battery_voltage_processed[1] << 6) | solar_intensity_processed; // battery voltage + solar  intensity
    1ac0:	63 70       	andi	r22, 0x03	; 3
    1ac2:	e0 e4       	ldi	r30, 0x40	; 64
    1ac4:	6e 9f       	mul	r22, r30
    1ac6:	70 01       	movw	r14, r0
    1ac8:	11 24       	eor	r1, r1
    1aca:	20 e0       	ldi	r18, 0x00	; 0
    1acc:	30 e0       	ldi	r19, 0x00	; 0
    1ace:	48 e9       	ldi	r20, 0x98	; 152
    1ad0:	51 e4       	ldi	r21, 0x41	; 65
    1ad2:	6f a9       	ldd	r22, Y+55	; 0x37
    1ad4:	78 ad       	ldd	r23, Y+56	; 0x38
    1ad6:	89 ad       	ldd	r24, Y+57	; 0x39
    1ad8:	9a ad       	ldd	r25, Y+58	; 0x3a
    1ada:	0e 94 a7 10 	call	0x214e	; 0x214e <__mulsf3>
    1ade:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__fixunssfsi>
    1ae2:	e6 2a       	or	r14, r22
    1ae4:	eb 82       	std	Y+3, r14	; 0x03
	for (counter = 3; counter < 7; counter++) { // weight
		message[counter] = (uint8_t) raw_weight;
    1ae6:	7c 82       	std	Y+4, r7	; 0x04
    1ae8:	dd 82       	std	Y+5, r13	; 0x05
    1aea:	ce 82       	std	Y+6, r12	; 0x06
    1aec:	bf 82       	std	Y+7, r11	; 0x07
		raw_weight = (raw_weight >> 8);
	}
	message[7] = sht_humidity_processed; // humidity
    1aee:	18 87       	std	Y+8, r17	; 0x08
	message[8] = sht_temperature_processed[0]; // SHT temperature
    1af0:	69 86       	std	Y+9, r6	; 0x09
	message[9] = ds18b20_temperature_processed[0]; // DS18B20 temperature
    1af2:	2a 86       	std	Y+10, r2	; 0x0a
	message[10] = sfm10r1_temperature_processed[0]; // SFM10R1 temperature
    1af4:	3b 86       	std	Y+11, r3	; 0x0b
	message[11] = (sht_temperature_processed[1] << 4) | (ds18b20_temperature_processed[1] << 2) | sfm10r1_temperature_processed[1]; // SHT + DS18B20 + SFM10R1 temperatures
    1af6:	84 2d       	mov	r24, r4
    1af8:	82 95       	swap	r24
    1afa:	80 7f       	andi	r24, 0xF0	; 240
    1afc:	95 2d       	mov	r25, r5
    1afe:	99 0f       	add	r25, r25
    1b00:	99 0f       	add	r25, r25
    1b02:	89 2b       	or	r24, r25
    1b04:	08 2b       	or	r16, r24
    1b06:	0c 87       	std	Y+12, r16	; 0x0c
    1b08:	9e 01       	movw	r18, r28
    1b0a:	2f 5f       	subi	r18, 0xFF	; 255
    1b0c:	3f 4f       	sbci	r19, 0xFF	; 255
    1b0e:	27 96       	adiw	r28, 0x07	; 7
    1b10:	3f af       	std	Y+63, r19	; 0x3f
    1b12:	2e af       	std	Y+62, r18	; 0x3e
    1b14:	27 97       	sbiw	r28, 0x07	; 7
    1b16:	24 5f       	subi	r18, 0xF4	; 244
    1b18:	3f 4f       	sbci	r19, 0xFF	; 255
    1b1a:	ae 01       	movw	r20, r28
    1b1c:	4b 5d       	subi	r20, 0xDB	; 219
    1b1e:	5f 4f       	sbci	r21, 0xFF	; 255
    1b20:	5e ab       	std	Y+54, r21	; 0x36
    1b22:	4d ab       	std	Y+53, r20	; 0x35
    1b24:	aa c0       	rjmp	.+340    	; 0x1c7a <measure_cycle+0x492>

	/* convert message from HEX to ASCII HEX (0x1A -> '1' and 'A')*/
	for (counter = 0; counter < 12; counter++) {
		for (counter2 = 0; counter2 < 2; counter2++) {
			switch ( (message[counter] >> (4*(1-counter2))) & 0x0f ) {
    1b26:	25 96       	adiw	r28, 0x05	; 5
    1b28:	ee ad       	ldd	r30, Y+62	; 0x3e
    1b2a:	ff ad       	ldd	r31, Y+63	; 0x3f
    1b2c:	25 97       	sbiw	r28, 0x05	; 5
    1b2e:	08 2e       	mov	r0, r24
    1b30:	02 c0       	rjmp	.+4      	; 0x1b36 <measure_cycle+0x34e>
    1b32:	f5 95       	asr	r31
    1b34:	e7 95       	ror	r30
    1b36:	0a 94       	dec	r0
    1b38:	e2 f7       	brpl	.-8      	; 0x1b32 <measure_cycle+0x34a>
    1b3a:	ef 70       	andi	r30, 0x0F	; 15
    1b3c:	ff 27       	eor	r31, r31
    1b3e:	eb 57       	subi	r30, 0x7B	; 123
    1b40:	ff 4f       	sbci	r31, 0xFF	; 255
    1b42:	0c 94 89 11 	jmp	0x2312	; 0x2312 <__tablejump2__>
				case 0x00:
					message_ascii[2*counter + counter2] = '0';
    1b46:	20 e3       	ldi	r18, 0x30	; 48
    1b48:	ed ad       	ldd	r30, Y+61	; 0x3d
    1b4a:	fe ad       	ldd	r31, Y+62	; 0x3e
    1b4c:	20 83       	st	Z, r18
					break;
    1b4e:	42 c0       	rjmp	.+132    	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x01:
					message_ascii[2*counter + counter2] = '1';
    1b50:	21 e3       	ldi	r18, 0x31	; 49
    1b52:	ef a9       	ldd	r30, Y+55	; 0x37
    1b54:	f8 ad       	ldd	r31, Y+56	; 0x38
    1b56:	20 83       	st	Z, r18
					break;
    1b58:	3d c0       	rjmp	.+122    	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x02:
					message_ascii[2*counter + counter2] = '2';
    1b5a:	22 e3       	ldi	r18, 0x32	; 50
    1b5c:	eb ad       	ldd	r30, Y+59	; 0x3b
    1b5e:	fc ad       	ldd	r31, Y+60	; 0x3c
    1b60:	20 83       	st	Z, r18
					break;
    1b62:	38 c0       	rjmp	.+112    	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x03:
					message_ascii[2*counter + counter2] = '3';
    1b64:	23 e3       	ldi	r18, 0x33	; 51
    1b66:	21 96       	adiw	r28, 0x01	; 1
    1b68:	ee ad       	ldd	r30, Y+62	; 0x3e
    1b6a:	ff ad       	ldd	r31, Y+63	; 0x3f
    1b6c:	21 97       	sbiw	r28, 0x01	; 1
    1b6e:	20 83       	st	Z, r18
					break;
    1b70:	31 c0       	rjmp	.+98     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x04:
					message_ascii[2*counter + counter2] = '4';
    1b72:	24 e3       	ldi	r18, 0x34	; 52
    1b74:	23 96       	adiw	r28, 0x03	; 3
    1b76:	ee ad       	ldd	r30, Y+62	; 0x3e
    1b78:	ff ad       	ldd	r31, Y+63	; 0x3f
    1b7a:	23 97       	sbiw	r28, 0x03	; 3
    1b7c:	20 83       	st	Z, r18
					break;
    1b7e:	2a c0       	rjmp	.+84     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x05:
					message_ascii[2*counter + counter2] = '5';
    1b80:	25 e3       	ldi	r18, 0x35	; 53
    1b82:	f1 01       	movw	r30, r2
    1b84:	20 83       	st	Z, r18
					break;
    1b86:	26 c0       	rjmp	.+76     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x06:
					message_ascii[2*counter + counter2] = '6';
    1b88:	26 e3       	ldi	r18, 0x36	; 54
    1b8a:	f2 01       	movw	r30, r4
    1b8c:	20 83       	st	Z, r18
					break;
    1b8e:	22 c0       	rjmp	.+68     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x07:
					message_ascii[2*counter + counter2] = '7';
    1b90:	27 e3       	ldi	r18, 0x37	; 55
    1b92:	f3 01       	movw	r30, r6
    1b94:	20 83       	st	Z, r18
					break;
    1b96:	1e c0       	rjmp	.+60     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x08:
					message_ascii[2*counter + counter2] = '8';
    1b98:	28 e3       	ldi	r18, 0x38	; 56
    1b9a:	f4 01       	movw	r30, r8
    1b9c:	20 83       	st	Z, r18
					break;
    1b9e:	1a c0       	rjmp	.+52     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x09:
					message_ascii[2*counter + counter2] = '9';
    1ba0:	39 e3       	ldi	r19, 0x39	; 57
    1ba2:	3c 93       	st	X, r19
					break;
    1ba4:	17 c0       	rjmp	.+46     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x0a:
					message_ascii[2*counter + counter2] = 'A';
    1ba6:	21 e4       	ldi	r18, 0x41	; 65
    1ba8:	fa 01       	movw	r30, r20
    1baa:	20 83       	st	Z, r18
					break;
    1bac:	13 c0       	rjmp	.+38     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x0b:
					message_ascii[2*counter + counter2] = 'B';
    1bae:	22 e4       	ldi	r18, 0x42	; 66
    1bb0:	fb 01       	movw	r30, r22
    1bb2:	20 83       	st	Z, r18
					break;
    1bb4:	0f c0       	rjmp	.+30     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x0c:
					message_ascii[2*counter + counter2] = 'C';
    1bb6:	23 e4       	ldi	r18, 0x43	; 67
    1bb8:	f8 01       	movw	r30, r16
    1bba:	20 83       	st	Z, r18
					break;
    1bbc:	0b c0       	rjmp	.+22     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x0d:
					message_ascii[2*counter + counter2] = 'D';
    1bbe:	24 e4       	ldi	r18, 0x44	; 68
    1bc0:	f7 01       	movw	r30, r14
    1bc2:	20 83       	st	Z, r18
					break;
    1bc4:	07 c0       	rjmp	.+14     	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x0e:
					message_ascii[2*counter + counter2] = 'E';
    1bc6:	25 e4       	ldi	r18, 0x45	; 69
    1bc8:	f6 01       	movw	r30, r12
    1bca:	20 83       	st	Z, r18
					break;
    1bcc:	03 c0       	rjmp	.+6      	; 0x1bd4 <measure_cycle+0x3ec>
				case 0x0f:
					message_ascii[2*counter + counter2] = 'F';
    1bce:	26 e4       	ldi	r18, 0x46	; 70
    1bd0:	f5 01       	movw	r30, r10
    1bd2:	20 83       	st	Z, r18
    1bd4:	04 97       	sbiw	r24, 0x04	; 4
    1bd6:	2d ad       	ldd	r18, Y+61	; 0x3d
    1bd8:	3e ad       	ldd	r19, Y+62	; 0x3e
    1bda:	2f 5f       	subi	r18, 0xFF	; 255
    1bdc:	3f 4f       	sbci	r19, 0xFF	; 255
    1bde:	3e af       	std	Y+62, r19	; 0x3e
    1be0:	2d af       	std	Y+61, r18	; 0x3d
    1be2:	2f a9       	ldd	r18, Y+55	; 0x37
    1be4:	38 ad       	ldd	r19, Y+56	; 0x38
    1be6:	2f 5f       	subi	r18, 0xFF	; 255
    1be8:	3f 4f       	sbci	r19, 0xFF	; 255
    1bea:	38 af       	std	Y+56, r19	; 0x38
    1bec:	2f ab       	std	Y+55, r18	; 0x37
    1bee:	2b ad       	ldd	r18, Y+59	; 0x3b
    1bf0:	3c ad       	ldd	r19, Y+60	; 0x3c
    1bf2:	2f 5f       	subi	r18, 0xFF	; 255
    1bf4:	3f 4f       	sbci	r19, 0xFF	; 255
    1bf6:	3c af       	std	Y+60, r19	; 0x3c
    1bf8:	2b af       	std	Y+59, r18	; 0x3b
    1bfa:	21 96       	adiw	r28, 0x01	; 1
    1bfc:	2e ad       	ldd	r18, Y+62	; 0x3e
    1bfe:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c00:	21 97       	sbiw	r28, 0x01	; 1
    1c02:	2f 5f       	subi	r18, 0xFF	; 255
    1c04:	3f 4f       	sbci	r19, 0xFF	; 255
    1c06:	21 96       	adiw	r28, 0x01	; 1
    1c08:	3f af       	std	Y+63, r19	; 0x3f
    1c0a:	2e af       	std	Y+62, r18	; 0x3e
    1c0c:	21 97       	sbiw	r28, 0x01	; 1
    1c0e:	23 96       	adiw	r28, 0x03	; 3
    1c10:	2e ad       	ldd	r18, Y+62	; 0x3e
    1c12:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c14:	23 97       	sbiw	r28, 0x03	; 3
    1c16:	2f 5f       	subi	r18, 0xFF	; 255
    1c18:	3f 4f       	sbci	r19, 0xFF	; 255
    1c1a:	23 96       	adiw	r28, 0x03	; 3
    1c1c:	3f af       	std	Y+63, r19	; 0x3f
    1c1e:	2e af       	std	Y+62, r18	; 0x3e
    1c20:	23 97       	sbiw	r28, 0x03	; 3
    1c22:	3f ef       	ldi	r19, 0xFF	; 255
    1c24:	23 1a       	sub	r2, r19
    1c26:	33 0a       	sbc	r3, r19
    1c28:	ef ef       	ldi	r30, 0xFF	; 255
    1c2a:	4e 1a       	sub	r4, r30
    1c2c:	5e 0a       	sbc	r5, r30
    1c2e:	ff ef       	ldi	r31, 0xFF	; 255
    1c30:	6f 1a       	sub	r6, r31
    1c32:	7f 0a       	sbc	r7, r31
    1c34:	2f ef       	ldi	r18, 0xFF	; 255
    1c36:	82 1a       	sub	r8, r18
    1c38:	92 0a       	sbc	r9, r18
    1c3a:	11 96       	adiw	r26, 0x01	; 1
    1c3c:	4f 5f       	subi	r20, 0xFF	; 255
    1c3e:	5f 4f       	sbci	r21, 0xFF	; 255
    1c40:	6f 5f       	subi	r22, 0xFF	; 255
    1c42:	7f 4f       	sbci	r23, 0xFF	; 255
    1c44:	0f 5f       	subi	r16, 0xFF	; 255
    1c46:	1f 4f       	sbci	r17, 0xFF	; 255
    1c48:	3f ef       	ldi	r19, 0xFF	; 255
    1c4a:	e3 1a       	sub	r14, r19
    1c4c:	f3 0a       	sbc	r15, r19
    1c4e:	ef ef       	ldi	r30, 0xFF	; 255
    1c50:	ce 1a       	sub	r12, r30
    1c52:	de 0a       	sbc	r13, r30
    1c54:	ff ef       	ldi	r31, 0xFF	; 255
    1c56:	af 1a       	sub	r10, r31
    1c58:	bf 0a       	sbc	r11, r31
	message[10] = sfm10r1_temperature_processed[0]; // SFM10R1 temperature
	message[11] = (sht_temperature_processed[1] << 4) | (ds18b20_temperature_processed[1] << 2) | sfm10r1_temperature_processed[1]; // SHT + DS18B20 + SFM10R1 temperatures

	/* convert message from HEX to ASCII HEX (0x1A -> '1' and 'A')*/
	for (counter = 0; counter < 12; counter++) {
		for (counter2 = 0; counter2 < 2; counter2++) {
    1c5a:	8c 3f       	cpi	r24, 0xFC	; 252
    1c5c:	2f ef       	ldi	r18, 0xFF	; 255
    1c5e:	92 07       	cpc	r25, r18
    1c60:	09 f0       	breq	.+2      	; 0x1c64 <measure_cycle+0x47c>
    1c62:	61 cf       	rjmp	.-318    	; 0x1b26 <measure_cycle+0x33e>
    1c64:	2a 96       	adiw	r28, 0x0a	; 10
    1c66:	2e ad       	ldd	r18, Y+62	; 0x3e
    1c68:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c6a:	2a 97       	sbiw	r28, 0x0a	; 10
    1c6c:	2e 5f       	subi	r18, 0xFE	; 254
    1c6e:	3f 4f       	sbci	r19, 0xFF	; 255
	message[9] = ds18b20_temperature_processed[0]; // DS18B20 temperature
	message[10] = sfm10r1_temperature_processed[0]; // SFM10R1 temperature
	message[11] = (sht_temperature_processed[1] << 4) | (ds18b20_temperature_processed[1] << 2) | sfm10r1_temperature_processed[1]; // SHT + DS18B20 + SFM10R1 temperatures

	/* convert message from HEX to ASCII HEX (0x1A -> '1' and 'A')*/
	for (counter = 0; counter < 12; counter++) {
    1c70:	4d a9       	ldd	r20, Y+53	; 0x35
    1c72:	5e a9       	ldd	r21, Y+54	; 0x36
    1c74:	42 17       	cp	r20, r18
    1c76:	53 07       	cpc	r21, r19
    1c78:	79 f1       	breq	.+94     	; 0x1cd8 <measure_cycle+0x4f0>
		for (counter2 = 0; counter2 < 2; counter2++) {
			switch ( (message[counter] >> (4*(1-counter2))) & 0x0f ) {
    1c7a:	27 96       	adiw	r28, 0x07	; 7
    1c7c:	ee ad       	ldd	r30, Y+62	; 0x3e
    1c7e:	ff ad       	ldd	r31, Y+63	; 0x3f
    1c80:	27 97       	sbiw	r28, 0x07	; 7
    1c82:	81 91       	ld	r24, Z+
    1c84:	27 96       	adiw	r28, 0x07	; 7
    1c86:	ff af       	std	Y+63, r31	; 0x3f
    1c88:	ee af       	std	Y+62, r30	; 0x3e
    1c8a:	27 97       	sbiw	r28, 0x07	; 7
    1c8c:	48 2f       	mov	r20, r24
    1c8e:	50 e0       	ldi	r21, 0x00	; 0
    1c90:	25 96       	adiw	r28, 0x05	; 5
    1c92:	5f af       	std	Y+63, r21	; 0x3f
    1c94:	4e af       	std	Y+62, r20	; 0x3e
    1c96:	25 97       	sbiw	r28, 0x05	; 5
    1c98:	59 01       	movw	r10, r18
    1c9a:	69 01       	movw	r12, r18
    1c9c:	79 01       	movw	r14, r18
    1c9e:	89 01       	movw	r16, r18
    1ca0:	b9 01       	movw	r22, r18
    1ca2:	a9 01       	movw	r20, r18
    1ca4:	d9 01       	movw	r26, r18
    1ca6:	49 01       	movw	r8, r18
    1ca8:	39 01       	movw	r6, r18
    1caa:	29 01       	movw	r4, r18
    1cac:	19 01       	movw	r2, r18
    1cae:	23 96       	adiw	r28, 0x03	; 3
    1cb0:	3f af       	std	Y+63, r19	; 0x3f
    1cb2:	2e af       	std	Y+62, r18	; 0x3e
    1cb4:	23 97       	sbiw	r28, 0x03	; 3
    1cb6:	21 96       	adiw	r28, 0x01	; 1
    1cb8:	3f af       	std	Y+63, r19	; 0x3f
    1cba:	2e af       	std	Y+62, r18	; 0x3e
    1cbc:	21 97       	sbiw	r28, 0x01	; 1
    1cbe:	3c af       	std	Y+60, r19	; 0x3c
    1cc0:	2b af       	std	Y+59, r18	; 0x3b
    1cc2:	38 af       	std	Y+56, r19	; 0x38
    1cc4:	2f ab       	std	Y+55, r18	; 0x37
    1cc6:	3e af       	std	Y+62, r19	; 0x3e
    1cc8:	2d af       	std	Y+61, r18	; 0x3d
    1cca:	84 e0       	ldi	r24, 0x04	; 4
    1ccc:	90 e0       	ldi	r25, 0x00	; 0
    1cce:	2a 96       	adiw	r28, 0x0a	; 10
    1cd0:	3f af       	std	Y+63, r19	; 0x3f
    1cd2:	2e af       	std	Y+62, r18	; 0x3e
    1cd4:	2a 97       	sbiw	r28, 0x0a	; 10
    1cd6:	27 cf       	rjmp	.-434    	; 0x1b26 <measure_cycle+0x33e>
			}
		}
	}

	/* send the 12 bytes Sigfox message */
	if (!sfm10r1_send_data(message_ascii, 24)) {
    1cd8:	68 e1       	ldi	r22, 0x18	; 24
    1cda:	ce 01       	movw	r24, r28
    1cdc:	0d 96       	adiw	r24, 0x0d	; 13
    1cde:	0e 94 47 0a 	call	0x148e	; 0x148e <sfm10r1_send_data>
    1ce2:	81 11       	cpse	r24, r1
    1ce4:	08 c0       	rjmp	.+16     	; 0x1cf6 <measure_cycle+0x50e>
		if (is_test_cycle) {
    1ce6:	28 96       	adiw	r28, 0x08	; 8
    1ce8:	5f ad       	ldd	r21, Y+63	; 0x3f
    1cea:	28 97       	sbiw	r28, 0x08	; 8
    1cec:	55 23       	and	r21, r21
    1cee:	29 f0       	breq	.+10     	; 0x1cfa <measure_cycle+0x512>
			enter_error_state(2);
    1cf0:	82 e0       	ldi	r24, 0x02	; 2
    1cf2:	0e 94 3e 0b 	call	0x167c	; 0x167c <enter_error_state>
		}
		else {
			return;
		}
	}
	sfm10r1_end();
    1cf6:	0e 94 13 0a 	call	0x1426	; 0x1426 <sfm10r1_end>
}
    1cfa:	c7 5b       	subi	r28, 0xB7	; 183
    1cfc:	df 4f       	sbci	r29, 0xFF	; 255
    1cfe:	0f b6       	in	r0, 0x3f	; 63
    1d00:	f8 94       	cli
    1d02:	de bf       	out	0x3e, r29	; 62
    1d04:	0f be       	out	0x3f, r0	; 63
    1d06:	cd bf       	out	0x3d, r28	; 61
    1d08:	df 91       	pop	r29
    1d0a:	cf 91       	pop	r28
    1d0c:	1f 91       	pop	r17
    1d0e:	0f 91       	pop	r16
    1d10:	ff 90       	pop	r15
    1d12:	ef 90       	pop	r14
    1d14:	df 90       	pop	r13
    1d16:	cf 90       	pop	r12
    1d18:	bf 90       	pop	r11
    1d1a:	af 90       	pop	r10
    1d1c:	9f 90       	pop	r9
    1d1e:	8f 90       	pop	r8
    1d20:	7f 90       	pop	r7
    1d22:	6f 90       	pop	r6
    1d24:	5f 90       	pop	r5
    1d26:	4f 90       	pop	r4
    1d28:	3f 90       	pop	r3
    1d2a:	2f 90       	pop	r2
    1d2c:	08 95       	ret

00001d2e <clear_hourly_flags>:

void clear_hourly_flags() {
    1d2e:	cf 93       	push	r28
    1d30:	df 93       	push	r29
    1d32:	1f 92       	push	r1
    1d34:	cd b7       	in	r28, 0x3d	; 61
    1d36:	de b7       	in	r29, 0x3e	; 62
	/* clear RTC alarm flags and MCU wake up interrupt flag */
	uint8_t cleared_ds3231_alarms;

	// RTC alarm flags
	i2c_init(); // start i2c bus
    1d38:	0e 94 23 03 	call	0x646	; 0x646 <i2c_init>

	ds3231_clear_alarm_flags(&cleared_ds3231_alarms); // clear flags
    1d3c:	ce 01       	movw	r24, r28
    1d3e:	01 96       	adiw	r24, 0x01	; 1
    1d40:	0e 94 bb 06 	call	0xd76	; 0xd76 <ds3231_clear_alarm_flags>
    1d44:	10 92 bc 00 	sts	0x00BC, r1	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

	i2c_end(); // stop i2c bus
}
    1d48:	0f 90       	pop	r0
    1d4a:	df 91       	pop	r29
    1d4c:	cf 91       	pop	r28
    1d4e:	08 95       	ret

00001d50 <main>:

int main(void)
{
    1d50:	cf 93       	push	r28
    1d52:	df 93       	push	r29
    1d54:	cd b7       	in	r28, 0x3d	; 61
    1d56:	de b7       	in	r29, 0x3e	; 62
    1d58:	28 97       	sbiw	r28, 0x08	; 8
    1d5a:	0f b6       	in	r0, 0x3f	; 63
    1d5c:	f8 94       	cli
    1d5e:	de bf       	out	0x3e, r29	; 62
    1d60:	0f be       	out	0x3f, r0	; 63
    1d62:	cd bf       	out	0x3d, r28	; 61
	
	// test
	serial_init(9600);
    1d64:	60 e8       	ldi	r22, 0x80	; 128
    1d66:	75 e2       	ldi	r23, 0x25	; 37
    1d68:	80 e0       	ldi	r24, 0x00	; 0
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	0e 94 e2 02 	call	0x5c4	; 0x5c4 <serial_init>
	char data[8] = {'S', 'T', 'A', 'R', 'T', '\r', '\n', '\0'};
    1d70:	88 e0       	ldi	r24, 0x08	; 8
    1d72:	eb e1       	ldi	r30, 0x1B	; 27
    1d74:	f1 e0       	ldi	r31, 0x01	; 1
    1d76:	de 01       	movw	r26, r28
    1d78:	11 96       	adiw	r26, 0x01	; 1
    1d7a:	01 90       	ld	r0, Z+
    1d7c:	0d 92       	st	X+, r0
    1d7e:	8a 95       	dec	r24
    1d80:	e1 f7       	brne	.-8      	; 0x1d7a <main+0x2a>
	serial_send(data);
    1d82:	ce 01       	movw	r24, r28
    1d84:	01 96       	adiw	r24, 0x01	; 1
    1d86:	0e 94 12 03 	call	0x624	; 0x624 <serial_send>
	
	init(); // launch and setup sequence
    1d8a:	0e 94 65 0b 	call	0x16ca	; 0x16ca <init>
	
	measure_cycle(1); // do a test cycle and send data
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <measure_cycle>

	while(1) {
		// switch ON peripherals
		power_on_external_peripherals();
    1d94:	0e 94 1a 01 	call	0x234	; 0x234 <power_on_external_peripherals>
		
		// clear hourly flags
		clear_hourly_flags();
    1d98:	0e 94 97 0e 	call	0x1d2e	; 0x1d2e <clear_hourly_flags>
		
		// measure cycle and data transmit
		measure_cycle(0);
    1d9c:	80 e0       	ldi	r24, 0x00	; 0
    1d9e:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <measure_cycle>
		
		// switch OFF peripherals before entering in sleep
		power_off_external_peripherals();
    1da2:	0e 94 26 01 	call	0x24c	; 0x24c <power_off_external_peripherals>
		
		// enter in sleep mode, will wake up by RTC alarm interrupt
		enter_sleep();
    1da6:	0e 94 2e 0b 	call	0x165c	; 0x165c <enter_sleep>
    1daa:	f4 cf       	rjmp	.-24     	; 0x1d94 <main+0x44>

00001dac <__subsf3>:
    1dac:	50 58       	subi	r21, 0x80	; 128

00001dae <__addsf3>:
    1dae:	bb 27       	eor	r27, r27
    1db0:	aa 27       	eor	r26, r26
    1db2:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <__addsf3x>
    1db6:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__fp_round>
    1dba:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <__fp_pscA>
    1dbe:	38 f0       	brcs	.+14     	; 0x1dce <__addsf3+0x20>
    1dc0:	0e 94 61 10 	call	0x20c2	; 0x20c2 <__fp_pscB>
    1dc4:	20 f0       	brcs	.+8      	; 0x1dce <__addsf3+0x20>
    1dc6:	39 f4       	brne	.+14     	; 0x1dd6 <__addsf3+0x28>
    1dc8:	9f 3f       	cpi	r25, 0xFF	; 255
    1dca:	19 f4       	brne	.+6      	; 0x1dd2 <__addsf3+0x24>
    1dcc:	26 f4       	brtc	.+8      	; 0x1dd6 <__addsf3+0x28>
    1dce:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__fp_nan>
    1dd2:	0e f4       	brtc	.+2      	; 0x1dd6 <__addsf3+0x28>
    1dd4:	e0 95       	com	r30
    1dd6:	e7 fb       	bst	r30, 7
    1dd8:	0c 94 51 10 	jmp	0x20a2	; 0x20a2 <__fp_inf>

00001ddc <__addsf3x>:
    1ddc:	e9 2f       	mov	r30, r25
    1dde:	0e 94 79 10 	call	0x20f2	; 0x20f2 <__fp_split3>
    1de2:	58 f3       	brcs	.-42     	; 0x1dba <__addsf3+0xc>
    1de4:	ba 17       	cp	r27, r26
    1de6:	62 07       	cpc	r22, r18
    1de8:	73 07       	cpc	r23, r19
    1dea:	84 07       	cpc	r24, r20
    1dec:	95 07       	cpc	r25, r21
    1dee:	20 f0       	brcs	.+8      	; 0x1df8 <__addsf3x+0x1c>
    1df0:	79 f4       	brne	.+30     	; 0x1e10 <__addsf3x+0x34>
    1df2:	a6 f5       	brtc	.+104    	; 0x1e5c <__addsf3x+0x80>
    1df4:	0c 94 9b 10 	jmp	0x2136	; 0x2136 <__fp_zero>
    1df8:	0e f4       	brtc	.+2      	; 0x1dfc <__addsf3x+0x20>
    1dfa:	e0 95       	com	r30
    1dfc:	0b 2e       	mov	r0, r27
    1dfe:	ba 2f       	mov	r27, r26
    1e00:	a0 2d       	mov	r26, r0
    1e02:	0b 01       	movw	r0, r22
    1e04:	b9 01       	movw	r22, r18
    1e06:	90 01       	movw	r18, r0
    1e08:	0c 01       	movw	r0, r24
    1e0a:	ca 01       	movw	r24, r20
    1e0c:	a0 01       	movw	r20, r0
    1e0e:	11 24       	eor	r1, r1
    1e10:	ff 27       	eor	r31, r31
    1e12:	59 1b       	sub	r21, r25
    1e14:	99 f0       	breq	.+38     	; 0x1e3c <__addsf3x+0x60>
    1e16:	59 3f       	cpi	r21, 0xF9	; 249
    1e18:	50 f4       	brcc	.+20     	; 0x1e2e <__addsf3x+0x52>
    1e1a:	50 3e       	cpi	r21, 0xE0	; 224
    1e1c:	68 f1       	brcs	.+90     	; 0x1e78 <__addsf3x+0x9c>
    1e1e:	1a 16       	cp	r1, r26
    1e20:	f0 40       	sbci	r31, 0x00	; 0
    1e22:	a2 2f       	mov	r26, r18
    1e24:	23 2f       	mov	r18, r19
    1e26:	34 2f       	mov	r19, r20
    1e28:	44 27       	eor	r20, r20
    1e2a:	58 5f       	subi	r21, 0xF8	; 248
    1e2c:	f3 cf       	rjmp	.-26     	; 0x1e14 <__addsf3x+0x38>
    1e2e:	46 95       	lsr	r20
    1e30:	37 95       	ror	r19
    1e32:	27 95       	ror	r18
    1e34:	a7 95       	ror	r26
    1e36:	f0 40       	sbci	r31, 0x00	; 0
    1e38:	53 95       	inc	r21
    1e3a:	c9 f7       	brne	.-14     	; 0x1e2e <__addsf3x+0x52>
    1e3c:	7e f4       	brtc	.+30     	; 0x1e5c <__addsf3x+0x80>
    1e3e:	1f 16       	cp	r1, r31
    1e40:	ba 0b       	sbc	r27, r26
    1e42:	62 0b       	sbc	r22, r18
    1e44:	73 0b       	sbc	r23, r19
    1e46:	84 0b       	sbc	r24, r20
    1e48:	ba f0       	brmi	.+46     	; 0x1e78 <__addsf3x+0x9c>
    1e4a:	91 50       	subi	r25, 0x01	; 1
    1e4c:	a1 f0       	breq	.+40     	; 0x1e76 <__addsf3x+0x9a>
    1e4e:	ff 0f       	add	r31, r31
    1e50:	bb 1f       	adc	r27, r27
    1e52:	66 1f       	adc	r22, r22
    1e54:	77 1f       	adc	r23, r23
    1e56:	88 1f       	adc	r24, r24
    1e58:	c2 f7       	brpl	.-16     	; 0x1e4a <__addsf3x+0x6e>
    1e5a:	0e c0       	rjmp	.+28     	; 0x1e78 <__addsf3x+0x9c>
    1e5c:	ba 0f       	add	r27, r26
    1e5e:	62 1f       	adc	r22, r18
    1e60:	73 1f       	adc	r23, r19
    1e62:	84 1f       	adc	r24, r20
    1e64:	48 f4       	brcc	.+18     	; 0x1e78 <__addsf3x+0x9c>
    1e66:	87 95       	ror	r24
    1e68:	77 95       	ror	r23
    1e6a:	67 95       	ror	r22
    1e6c:	b7 95       	ror	r27
    1e6e:	f7 95       	ror	r31
    1e70:	9e 3f       	cpi	r25, 0xFE	; 254
    1e72:	08 f0       	brcs	.+2      	; 0x1e76 <__addsf3x+0x9a>
    1e74:	b0 cf       	rjmp	.-160    	; 0x1dd6 <__addsf3+0x28>
    1e76:	93 95       	inc	r25
    1e78:	88 0f       	add	r24, r24
    1e7a:	08 f0       	brcs	.+2      	; 0x1e7e <__addsf3x+0xa2>
    1e7c:	99 27       	eor	r25, r25
    1e7e:	ee 0f       	add	r30, r30
    1e80:	97 95       	ror	r25
    1e82:	87 95       	ror	r24
    1e84:	08 95       	ret

00001e86 <__cmpsf2>:
    1e86:	0e 94 2d 10 	call	0x205a	; 0x205a <__fp_cmp>
    1e8a:	08 f4       	brcc	.+2      	; 0x1e8e <__cmpsf2+0x8>
    1e8c:	81 e0       	ldi	r24, 0x01	; 1
    1e8e:	08 95       	ret

00001e90 <__divsf3>:
    1e90:	0e 94 5c 0f 	call	0x1eb8	; 0x1eb8 <__divsf3x>
    1e94:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__fp_round>
    1e98:	0e 94 61 10 	call	0x20c2	; 0x20c2 <__fp_pscB>
    1e9c:	58 f0       	brcs	.+22     	; 0x1eb4 <__divsf3+0x24>
    1e9e:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <__fp_pscA>
    1ea2:	40 f0       	brcs	.+16     	; 0x1eb4 <__divsf3+0x24>
    1ea4:	29 f4       	brne	.+10     	; 0x1eb0 <__divsf3+0x20>
    1ea6:	5f 3f       	cpi	r21, 0xFF	; 255
    1ea8:	29 f0       	breq	.+10     	; 0x1eb4 <__divsf3+0x24>
    1eaa:	0c 94 51 10 	jmp	0x20a2	; 0x20a2 <__fp_inf>
    1eae:	51 11       	cpse	r21, r1
    1eb0:	0c 94 9c 10 	jmp	0x2138	; 0x2138 <__fp_szero>
    1eb4:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__fp_nan>

00001eb8 <__divsf3x>:
    1eb8:	0e 94 79 10 	call	0x20f2	; 0x20f2 <__fp_split3>
    1ebc:	68 f3       	brcs	.-38     	; 0x1e98 <__divsf3+0x8>

00001ebe <__divsf3_pse>:
    1ebe:	99 23       	and	r25, r25
    1ec0:	b1 f3       	breq	.-20     	; 0x1eae <__divsf3+0x1e>
    1ec2:	55 23       	and	r21, r21
    1ec4:	91 f3       	breq	.-28     	; 0x1eaa <__divsf3+0x1a>
    1ec6:	95 1b       	sub	r25, r21
    1ec8:	55 0b       	sbc	r21, r21
    1eca:	bb 27       	eor	r27, r27
    1ecc:	aa 27       	eor	r26, r26
    1ece:	62 17       	cp	r22, r18
    1ed0:	73 07       	cpc	r23, r19
    1ed2:	84 07       	cpc	r24, r20
    1ed4:	38 f0       	brcs	.+14     	; 0x1ee4 <__divsf3_pse+0x26>
    1ed6:	9f 5f       	subi	r25, 0xFF	; 255
    1ed8:	5f 4f       	sbci	r21, 0xFF	; 255
    1eda:	22 0f       	add	r18, r18
    1edc:	33 1f       	adc	r19, r19
    1ede:	44 1f       	adc	r20, r20
    1ee0:	aa 1f       	adc	r26, r26
    1ee2:	a9 f3       	breq	.-22     	; 0x1ece <__divsf3_pse+0x10>
    1ee4:	35 d0       	rcall	.+106    	; 0x1f50 <__divsf3_pse+0x92>
    1ee6:	0e 2e       	mov	r0, r30
    1ee8:	3a f0       	brmi	.+14     	; 0x1ef8 <__divsf3_pse+0x3a>
    1eea:	e0 e8       	ldi	r30, 0x80	; 128
    1eec:	32 d0       	rcall	.+100    	; 0x1f52 <__divsf3_pse+0x94>
    1eee:	91 50       	subi	r25, 0x01	; 1
    1ef0:	50 40       	sbci	r21, 0x00	; 0
    1ef2:	e6 95       	lsr	r30
    1ef4:	00 1c       	adc	r0, r0
    1ef6:	ca f7       	brpl	.-14     	; 0x1eea <__divsf3_pse+0x2c>
    1ef8:	2b d0       	rcall	.+86     	; 0x1f50 <__divsf3_pse+0x92>
    1efa:	fe 2f       	mov	r31, r30
    1efc:	29 d0       	rcall	.+82     	; 0x1f50 <__divsf3_pse+0x92>
    1efe:	66 0f       	add	r22, r22
    1f00:	77 1f       	adc	r23, r23
    1f02:	88 1f       	adc	r24, r24
    1f04:	bb 1f       	adc	r27, r27
    1f06:	26 17       	cp	r18, r22
    1f08:	37 07       	cpc	r19, r23
    1f0a:	48 07       	cpc	r20, r24
    1f0c:	ab 07       	cpc	r26, r27
    1f0e:	b0 e8       	ldi	r27, 0x80	; 128
    1f10:	09 f0       	breq	.+2      	; 0x1f14 <__divsf3_pse+0x56>
    1f12:	bb 0b       	sbc	r27, r27
    1f14:	80 2d       	mov	r24, r0
    1f16:	bf 01       	movw	r22, r30
    1f18:	ff 27       	eor	r31, r31
    1f1a:	93 58       	subi	r25, 0x83	; 131
    1f1c:	5f 4f       	sbci	r21, 0xFF	; 255
    1f1e:	3a f0       	brmi	.+14     	; 0x1f2e <__divsf3_pse+0x70>
    1f20:	9e 3f       	cpi	r25, 0xFE	; 254
    1f22:	51 05       	cpc	r21, r1
    1f24:	78 f0       	brcs	.+30     	; 0x1f44 <__divsf3_pse+0x86>
    1f26:	0c 94 51 10 	jmp	0x20a2	; 0x20a2 <__fp_inf>
    1f2a:	0c 94 9c 10 	jmp	0x2138	; 0x2138 <__fp_szero>
    1f2e:	5f 3f       	cpi	r21, 0xFF	; 255
    1f30:	e4 f3       	brlt	.-8      	; 0x1f2a <__divsf3_pse+0x6c>
    1f32:	98 3e       	cpi	r25, 0xE8	; 232
    1f34:	d4 f3       	brlt	.-12     	; 0x1f2a <__divsf3_pse+0x6c>
    1f36:	86 95       	lsr	r24
    1f38:	77 95       	ror	r23
    1f3a:	67 95       	ror	r22
    1f3c:	b7 95       	ror	r27
    1f3e:	f7 95       	ror	r31
    1f40:	9f 5f       	subi	r25, 0xFF	; 255
    1f42:	c9 f7       	brne	.-14     	; 0x1f36 <__divsf3_pse+0x78>
    1f44:	88 0f       	add	r24, r24
    1f46:	91 1d       	adc	r25, r1
    1f48:	96 95       	lsr	r25
    1f4a:	87 95       	ror	r24
    1f4c:	97 f9       	bld	r25, 7
    1f4e:	08 95       	ret
    1f50:	e1 e0       	ldi	r30, 0x01	; 1
    1f52:	66 0f       	add	r22, r22
    1f54:	77 1f       	adc	r23, r23
    1f56:	88 1f       	adc	r24, r24
    1f58:	bb 1f       	adc	r27, r27
    1f5a:	62 17       	cp	r22, r18
    1f5c:	73 07       	cpc	r23, r19
    1f5e:	84 07       	cpc	r24, r20
    1f60:	ba 07       	cpc	r27, r26
    1f62:	20 f0       	brcs	.+8      	; 0x1f6c <__divsf3_pse+0xae>
    1f64:	62 1b       	sub	r22, r18
    1f66:	73 0b       	sbc	r23, r19
    1f68:	84 0b       	sbc	r24, r20
    1f6a:	ba 0b       	sbc	r27, r26
    1f6c:	ee 1f       	adc	r30, r30
    1f6e:	88 f7       	brcc	.-30     	; 0x1f52 <__divsf3_pse+0x94>
    1f70:	e0 95       	com	r30
    1f72:	08 95       	ret

00001f74 <__fixsfsi>:
    1f74:	0e 94 c1 0f 	call	0x1f82	; 0x1f82 <__fixunssfsi>
    1f78:	68 94       	set
    1f7a:	b1 11       	cpse	r27, r1
    1f7c:	0c 94 9c 10 	jmp	0x2138	; 0x2138 <__fp_szero>
    1f80:	08 95       	ret

00001f82 <__fixunssfsi>:
    1f82:	0e 94 81 10 	call	0x2102	; 0x2102 <__fp_splitA>
    1f86:	88 f0       	brcs	.+34     	; 0x1faa <__fixunssfsi+0x28>
    1f88:	9f 57       	subi	r25, 0x7F	; 127
    1f8a:	98 f0       	brcs	.+38     	; 0x1fb2 <__fixunssfsi+0x30>
    1f8c:	b9 2f       	mov	r27, r25
    1f8e:	99 27       	eor	r25, r25
    1f90:	b7 51       	subi	r27, 0x17	; 23
    1f92:	b0 f0       	brcs	.+44     	; 0x1fc0 <__fixunssfsi+0x3e>
    1f94:	e1 f0       	breq	.+56     	; 0x1fce <__fixunssfsi+0x4c>
    1f96:	66 0f       	add	r22, r22
    1f98:	77 1f       	adc	r23, r23
    1f9a:	88 1f       	adc	r24, r24
    1f9c:	99 1f       	adc	r25, r25
    1f9e:	1a f0       	brmi	.+6      	; 0x1fa6 <__fixunssfsi+0x24>
    1fa0:	ba 95       	dec	r27
    1fa2:	c9 f7       	brne	.-14     	; 0x1f96 <__fixunssfsi+0x14>
    1fa4:	14 c0       	rjmp	.+40     	; 0x1fce <__fixunssfsi+0x4c>
    1fa6:	b1 30       	cpi	r27, 0x01	; 1
    1fa8:	91 f0       	breq	.+36     	; 0x1fce <__fixunssfsi+0x4c>
    1faa:	0e 94 9b 10 	call	0x2136	; 0x2136 <__fp_zero>
    1fae:	b1 e0       	ldi	r27, 0x01	; 1
    1fb0:	08 95       	ret
    1fb2:	0c 94 9b 10 	jmp	0x2136	; 0x2136 <__fp_zero>
    1fb6:	67 2f       	mov	r22, r23
    1fb8:	78 2f       	mov	r23, r24
    1fba:	88 27       	eor	r24, r24
    1fbc:	b8 5f       	subi	r27, 0xF8	; 248
    1fbe:	39 f0       	breq	.+14     	; 0x1fce <__fixunssfsi+0x4c>
    1fc0:	b9 3f       	cpi	r27, 0xF9	; 249
    1fc2:	cc f3       	brlt	.-14     	; 0x1fb6 <__fixunssfsi+0x34>
    1fc4:	86 95       	lsr	r24
    1fc6:	77 95       	ror	r23
    1fc8:	67 95       	ror	r22
    1fca:	b3 95       	inc	r27
    1fcc:	d9 f7       	brne	.-10     	; 0x1fc4 <__fixunssfsi+0x42>
    1fce:	3e f4       	brtc	.+14     	; 0x1fde <__fixunssfsi+0x5c>
    1fd0:	90 95       	com	r25
    1fd2:	80 95       	com	r24
    1fd4:	70 95       	com	r23
    1fd6:	61 95       	neg	r22
    1fd8:	7f 4f       	sbci	r23, 0xFF	; 255
    1fda:	8f 4f       	sbci	r24, 0xFF	; 255
    1fdc:	9f 4f       	sbci	r25, 0xFF	; 255
    1fde:	08 95       	ret

00001fe0 <__floatunsisf>:
    1fe0:	e8 94       	clt
    1fe2:	09 c0       	rjmp	.+18     	; 0x1ff6 <__floatsisf+0x12>

00001fe4 <__floatsisf>:
    1fe4:	97 fb       	bst	r25, 7
    1fe6:	3e f4       	brtc	.+14     	; 0x1ff6 <__floatsisf+0x12>
    1fe8:	90 95       	com	r25
    1fea:	80 95       	com	r24
    1fec:	70 95       	com	r23
    1fee:	61 95       	neg	r22
    1ff0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ff2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ff4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ff6:	99 23       	and	r25, r25
    1ff8:	a9 f0       	breq	.+42     	; 0x2024 <__floatsisf+0x40>
    1ffa:	f9 2f       	mov	r31, r25
    1ffc:	96 e9       	ldi	r25, 0x96	; 150
    1ffe:	bb 27       	eor	r27, r27
    2000:	93 95       	inc	r25
    2002:	f6 95       	lsr	r31
    2004:	87 95       	ror	r24
    2006:	77 95       	ror	r23
    2008:	67 95       	ror	r22
    200a:	b7 95       	ror	r27
    200c:	f1 11       	cpse	r31, r1
    200e:	f8 cf       	rjmp	.-16     	; 0x2000 <__floatsisf+0x1c>
    2010:	fa f4       	brpl	.+62     	; 0x2050 <__floatsisf+0x6c>
    2012:	bb 0f       	add	r27, r27
    2014:	11 f4       	brne	.+4      	; 0x201a <__floatsisf+0x36>
    2016:	60 ff       	sbrs	r22, 0
    2018:	1b c0       	rjmp	.+54     	; 0x2050 <__floatsisf+0x6c>
    201a:	6f 5f       	subi	r22, 0xFF	; 255
    201c:	7f 4f       	sbci	r23, 0xFF	; 255
    201e:	8f 4f       	sbci	r24, 0xFF	; 255
    2020:	9f 4f       	sbci	r25, 0xFF	; 255
    2022:	16 c0       	rjmp	.+44     	; 0x2050 <__floatsisf+0x6c>
    2024:	88 23       	and	r24, r24
    2026:	11 f0       	breq	.+4      	; 0x202c <__floatsisf+0x48>
    2028:	96 e9       	ldi	r25, 0x96	; 150
    202a:	11 c0       	rjmp	.+34     	; 0x204e <__floatsisf+0x6a>
    202c:	77 23       	and	r23, r23
    202e:	21 f0       	breq	.+8      	; 0x2038 <__floatsisf+0x54>
    2030:	9e e8       	ldi	r25, 0x8E	; 142
    2032:	87 2f       	mov	r24, r23
    2034:	76 2f       	mov	r23, r22
    2036:	05 c0       	rjmp	.+10     	; 0x2042 <__floatsisf+0x5e>
    2038:	66 23       	and	r22, r22
    203a:	71 f0       	breq	.+28     	; 0x2058 <__floatsisf+0x74>
    203c:	96 e8       	ldi	r25, 0x86	; 134
    203e:	86 2f       	mov	r24, r22
    2040:	70 e0       	ldi	r23, 0x00	; 0
    2042:	60 e0       	ldi	r22, 0x00	; 0
    2044:	2a f0       	brmi	.+10     	; 0x2050 <__floatsisf+0x6c>
    2046:	9a 95       	dec	r25
    2048:	66 0f       	add	r22, r22
    204a:	77 1f       	adc	r23, r23
    204c:	88 1f       	adc	r24, r24
    204e:	da f7       	brpl	.-10     	; 0x2046 <__floatsisf+0x62>
    2050:	88 0f       	add	r24, r24
    2052:	96 95       	lsr	r25
    2054:	87 95       	ror	r24
    2056:	97 f9       	bld	r25, 7
    2058:	08 95       	ret

0000205a <__fp_cmp>:
    205a:	99 0f       	add	r25, r25
    205c:	00 08       	sbc	r0, r0
    205e:	55 0f       	add	r21, r21
    2060:	aa 0b       	sbc	r26, r26
    2062:	e0 e8       	ldi	r30, 0x80	; 128
    2064:	fe ef       	ldi	r31, 0xFE	; 254
    2066:	16 16       	cp	r1, r22
    2068:	17 06       	cpc	r1, r23
    206a:	e8 07       	cpc	r30, r24
    206c:	f9 07       	cpc	r31, r25
    206e:	c0 f0       	brcs	.+48     	; 0x20a0 <__fp_cmp+0x46>
    2070:	12 16       	cp	r1, r18
    2072:	13 06       	cpc	r1, r19
    2074:	e4 07       	cpc	r30, r20
    2076:	f5 07       	cpc	r31, r21
    2078:	98 f0       	brcs	.+38     	; 0x20a0 <__fp_cmp+0x46>
    207a:	62 1b       	sub	r22, r18
    207c:	73 0b       	sbc	r23, r19
    207e:	84 0b       	sbc	r24, r20
    2080:	95 0b       	sbc	r25, r21
    2082:	39 f4       	brne	.+14     	; 0x2092 <__fp_cmp+0x38>
    2084:	0a 26       	eor	r0, r26
    2086:	61 f0       	breq	.+24     	; 0x20a0 <__fp_cmp+0x46>
    2088:	23 2b       	or	r18, r19
    208a:	24 2b       	or	r18, r20
    208c:	25 2b       	or	r18, r21
    208e:	21 f4       	brne	.+8      	; 0x2098 <__fp_cmp+0x3e>
    2090:	08 95       	ret
    2092:	0a 26       	eor	r0, r26
    2094:	09 f4       	brne	.+2      	; 0x2098 <__fp_cmp+0x3e>
    2096:	a1 40       	sbci	r26, 0x01	; 1
    2098:	a6 95       	lsr	r26
    209a:	8f ef       	ldi	r24, 0xFF	; 255
    209c:	81 1d       	adc	r24, r1
    209e:	81 1d       	adc	r24, r1
    20a0:	08 95       	ret

000020a2 <__fp_inf>:
    20a2:	97 f9       	bld	r25, 7
    20a4:	9f 67       	ori	r25, 0x7F	; 127
    20a6:	80 e8       	ldi	r24, 0x80	; 128
    20a8:	70 e0       	ldi	r23, 0x00	; 0
    20aa:	60 e0       	ldi	r22, 0x00	; 0
    20ac:	08 95       	ret

000020ae <__fp_nan>:
    20ae:	9f ef       	ldi	r25, 0xFF	; 255
    20b0:	80 ec       	ldi	r24, 0xC0	; 192
    20b2:	08 95       	ret

000020b4 <__fp_pscA>:
    20b4:	00 24       	eor	r0, r0
    20b6:	0a 94       	dec	r0
    20b8:	16 16       	cp	r1, r22
    20ba:	17 06       	cpc	r1, r23
    20bc:	18 06       	cpc	r1, r24
    20be:	09 06       	cpc	r0, r25
    20c0:	08 95       	ret

000020c2 <__fp_pscB>:
    20c2:	00 24       	eor	r0, r0
    20c4:	0a 94       	dec	r0
    20c6:	12 16       	cp	r1, r18
    20c8:	13 06       	cpc	r1, r19
    20ca:	14 06       	cpc	r1, r20
    20cc:	05 06       	cpc	r0, r21
    20ce:	08 95       	ret

000020d0 <__fp_round>:
    20d0:	09 2e       	mov	r0, r25
    20d2:	03 94       	inc	r0
    20d4:	00 0c       	add	r0, r0
    20d6:	11 f4       	brne	.+4      	; 0x20dc <__fp_round+0xc>
    20d8:	88 23       	and	r24, r24
    20da:	52 f0       	brmi	.+20     	; 0x20f0 <__fp_round+0x20>
    20dc:	bb 0f       	add	r27, r27
    20de:	40 f4       	brcc	.+16     	; 0x20f0 <__fp_round+0x20>
    20e0:	bf 2b       	or	r27, r31
    20e2:	11 f4       	brne	.+4      	; 0x20e8 <__fp_round+0x18>
    20e4:	60 ff       	sbrs	r22, 0
    20e6:	04 c0       	rjmp	.+8      	; 0x20f0 <__fp_round+0x20>
    20e8:	6f 5f       	subi	r22, 0xFF	; 255
    20ea:	7f 4f       	sbci	r23, 0xFF	; 255
    20ec:	8f 4f       	sbci	r24, 0xFF	; 255
    20ee:	9f 4f       	sbci	r25, 0xFF	; 255
    20f0:	08 95       	ret

000020f2 <__fp_split3>:
    20f2:	57 fd       	sbrc	r21, 7
    20f4:	90 58       	subi	r25, 0x80	; 128
    20f6:	44 0f       	add	r20, r20
    20f8:	55 1f       	adc	r21, r21
    20fa:	59 f0       	breq	.+22     	; 0x2112 <__fp_splitA+0x10>
    20fc:	5f 3f       	cpi	r21, 0xFF	; 255
    20fe:	71 f0       	breq	.+28     	; 0x211c <__fp_splitA+0x1a>
    2100:	47 95       	ror	r20

00002102 <__fp_splitA>:
    2102:	88 0f       	add	r24, r24
    2104:	97 fb       	bst	r25, 7
    2106:	99 1f       	adc	r25, r25
    2108:	61 f0       	breq	.+24     	; 0x2122 <__fp_splitA+0x20>
    210a:	9f 3f       	cpi	r25, 0xFF	; 255
    210c:	79 f0       	breq	.+30     	; 0x212c <__fp_splitA+0x2a>
    210e:	87 95       	ror	r24
    2110:	08 95       	ret
    2112:	12 16       	cp	r1, r18
    2114:	13 06       	cpc	r1, r19
    2116:	14 06       	cpc	r1, r20
    2118:	55 1f       	adc	r21, r21
    211a:	f2 cf       	rjmp	.-28     	; 0x2100 <__fp_split3+0xe>
    211c:	46 95       	lsr	r20
    211e:	f1 df       	rcall	.-30     	; 0x2102 <__fp_splitA>
    2120:	08 c0       	rjmp	.+16     	; 0x2132 <__fp_splitA+0x30>
    2122:	16 16       	cp	r1, r22
    2124:	17 06       	cpc	r1, r23
    2126:	18 06       	cpc	r1, r24
    2128:	99 1f       	adc	r25, r25
    212a:	f1 cf       	rjmp	.-30     	; 0x210e <__fp_splitA+0xc>
    212c:	86 95       	lsr	r24
    212e:	71 05       	cpc	r23, r1
    2130:	61 05       	cpc	r22, r1
    2132:	08 94       	sec
    2134:	08 95       	ret

00002136 <__fp_zero>:
    2136:	e8 94       	clt

00002138 <__fp_szero>:
    2138:	bb 27       	eor	r27, r27
    213a:	66 27       	eor	r22, r22
    213c:	77 27       	eor	r23, r23
    213e:	cb 01       	movw	r24, r22
    2140:	97 f9       	bld	r25, 7
    2142:	08 95       	ret

00002144 <__gesf2>:
    2144:	0e 94 2d 10 	call	0x205a	; 0x205a <__fp_cmp>
    2148:	08 f4       	brcc	.+2      	; 0x214c <__gesf2+0x8>
    214a:	8f ef       	ldi	r24, 0xFF	; 255
    214c:	08 95       	ret

0000214e <__mulsf3>:
    214e:	0e 94 ba 10 	call	0x2174	; 0x2174 <__mulsf3x>
    2152:	0c 94 68 10 	jmp	0x20d0	; 0x20d0 <__fp_round>
    2156:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <__fp_pscA>
    215a:	38 f0       	brcs	.+14     	; 0x216a <__mulsf3+0x1c>
    215c:	0e 94 61 10 	call	0x20c2	; 0x20c2 <__fp_pscB>
    2160:	20 f0       	brcs	.+8      	; 0x216a <__mulsf3+0x1c>
    2162:	95 23       	and	r25, r21
    2164:	11 f0       	breq	.+4      	; 0x216a <__mulsf3+0x1c>
    2166:	0c 94 51 10 	jmp	0x20a2	; 0x20a2 <__fp_inf>
    216a:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__fp_nan>
    216e:	11 24       	eor	r1, r1
    2170:	0c 94 9c 10 	jmp	0x2138	; 0x2138 <__fp_szero>

00002174 <__mulsf3x>:
    2174:	0e 94 79 10 	call	0x20f2	; 0x20f2 <__fp_split3>
    2178:	70 f3       	brcs	.-36     	; 0x2156 <__mulsf3+0x8>

0000217a <__mulsf3_pse>:
    217a:	95 9f       	mul	r25, r21
    217c:	c1 f3       	breq	.-16     	; 0x216e <__mulsf3+0x20>
    217e:	95 0f       	add	r25, r21
    2180:	50 e0       	ldi	r21, 0x00	; 0
    2182:	55 1f       	adc	r21, r21
    2184:	62 9f       	mul	r22, r18
    2186:	f0 01       	movw	r30, r0
    2188:	72 9f       	mul	r23, r18
    218a:	bb 27       	eor	r27, r27
    218c:	f0 0d       	add	r31, r0
    218e:	b1 1d       	adc	r27, r1
    2190:	63 9f       	mul	r22, r19
    2192:	aa 27       	eor	r26, r26
    2194:	f0 0d       	add	r31, r0
    2196:	b1 1d       	adc	r27, r1
    2198:	aa 1f       	adc	r26, r26
    219a:	64 9f       	mul	r22, r20
    219c:	66 27       	eor	r22, r22
    219e:	b0 0d       	add	r27, r0
    21a0:	a1 1d       	adc	r26, r1
    21a2:	66 1f       	adc	r22, r22
    21a4:	82 9f       	mul	r24, r18
    21a6:	22 27       	eor	r18, r18
    21a8:	b0 0d       	add	r27, r0
    21aa:	a1 1d       	adc	r26, r1
    21ac:	62 1f       	adc	r22, r18
    21ae:	73 9f       	mul	r23, r19
    21b0:	b0 0d       	add	r27, r0
    21b2:	a1 1d       	adc	r26, r1
    21b4:	62 1f       	adc	r22, r18
    21b6:	83 9f       	mul	r24, r19
    21b8:	a0 0d       	add	r26, r0
    21ba:	61 1d       	adc	r22, r1
    21bc:	22 1f       	adc	r18, r18
    21be:	74 9f       	mul	r23, r20
    21c0:	33 27       	eor	r19, r19
    21c2:	a0 0d       	add	r26, r0
    21c4:	61 1d       	adc	r22, r1
    21c6:	23 1f       	adc	r18, r19
    21c8:	84 9f       	mul	r24, r20
    21ca:	60 0d       	add	r22, r0
    21cc:	21 1d       	adc	r18, r1
    21ce:	82 2f       	mov	r24, r18
    21d0:	76 2f       	mov	r23, r22
    21d2:	6a 2f       	mov	r22, r26
    21d4:	11 24       	eor	r1, r1
    21d6:	9f 57       	subi	r25, 0x7F	; 127
    21d8:	50 40       	sbci	r21, 0x00	; 0
    21da:	9a f0       	brmi	.+38     	; 0x2202 <__mulsf3_pse+0x88>
    21dc:	f1 f0       	breq	.+60     	; 0x221a <__mulsf3_pse+0xa0>
    21de:	88 23       	and	r24, r24
    21e0:	4a f0       	brmi	.+18     	; 0x21f4 <__mulsf3_pse+0x7a>
    21e2:	ee 0f       	add	r30, r30
    21e4:	ff 1f       	adc	r31, r31
    21e6:	bb 1f       	adc	r27, r27
    21e8:	66 1f       	adc	r22, r22
    21ea:	77 1f       	adc	r23, r23
    21ec:	88 1f       	adc	r24, r24
    21ee:	91 50       	subi	r25, 0x01	; 1
    21f0:	50 40       	sbci	r21, 0x00	; 0
    21f2:	a9 f7       	brne	.-22     	; 0x21de <__mulsf3_pse+0x64>
    21f4:	9e 3f       	cpi	r25, 0xFE	; 254
    21f6:	51 05       	cpc	r21, r1
    21f8:	80 f0       	brcs	.+32     	; 0x221a <__mulsf3_pse+0xa0>
    21fa:	0c 94 51 10 	jmp	0x20a2	; 0x20a2 <__fp_inf>
    21fe:	0c 94 9c 10 	jmp	0x2138	; 0x2138 <__fp_szero>
    2202:	5f 3f       	cpi	r21, 0xFF	; 255
    2204:	e4 f3       	brlt	.-8      	; 0x21fe <__mulsf3_pse+0x84>
    2206:	98 3e       	cpi	r25, 0xE8	; 232
    2208:	d4 f3       	brlt	.-12     	; 0x21fe <__mulsf3_pse+0x84>
    220a:	86 95       	lsr	r24
    220c:	77 95       	ror	r23
    220e:	67 95       	ror	r22
    2210:	b7 95       	ror	r27
    2212:	f7 95       	ror	r31
    2214:	e7 95       	ror	r30
    2216:	9f 5f       	subi	r25, 0xFF	; 255
    2218:	c1 f7       	brne	.-16     	; 0x220a <__mulsf3_pse+0x90>
    221a:	fe 2b       	or	r31, r30
    221c:	88 0f       	add	r24, r24
    221e:	91 1d       	adc	r25, r1
    2220:	96 95       	lsr	r25
    2222:	87 95       	ror	r24
    2224:	97 f9       	bld	r25, 7
    2226:	08 95       	ret

00002228 <__udivmodqi4>:
    2228:	99 1b       	sub	r25, r25
    222a:	79 e0       	ldi	r23, 0x09	; 9
    222c:	04 c0       	rjmp	.+8      	; 0x2236 <__udivmodqi4_ep>

0000222e <__udivmodqi4_loop>:
    222e:	99 1f       	adc	r25, r25
    2230:	96 17       	cp	r25, r22
    2232:	08 f0       	brcs	.+2      	; 0x2236 <__udivmodqi4_ep>
    2234:	96 1b       	sub	r25, r22

00002236 <__udivmodqi4_ep>:
    2236:	88 1f       	adc	r24, r24
    2238:	7a 95       	dec	r23
    223a:	c9 f7       	brne	.-14     	; 0x222e <__udivmodqi4_loop>
    223c:	80 95       	com	r24
    223e:	08 95       	ret

00002240 <__udivmodhi4>:
    2240:	aa 1b       	sub	r26, r26
    2242:	bb 1b       	sub	r27, r27
    2244:	51 e1       	ldi	r21, 0x11	; 17
    2246:	07 c0       	rjmp	.+14     	; 0x2256 <__udivmodhi4_ep>

00002248 <__udivmodhi4_loop>:
    2248:	aa 1f       	adc	r26, r26
    224a:	bb 1f       	adc	r27, r27
    224c:	a6 17       	cp	r26, r22
    224e:	b7 07       	cpc	r27, r23
    2250:	10 f0       	brcs	.+4      	; 0x2256 <__udivmodhi4_ep>
    2252:	a6 1b       	sub	r26, r22
    2254:	b7 0b       	sbc	r27, r23

00002256 <__udivmodhi4_ep>:
    2256:	88 1f       	adc	r24, r24
    2258:	99 1f       	adc	r25, r25
    225a:	5a 95       	dec	r21
    225c:	a9 f7       	brne	.-22     	; 0x2248 <__udivmodhi4_loop>
    225e:	80 95       	com	r24
    2260:	90 95       	com	r25
    2262:	bc 01       	movw	r22, r24
    2264:	cd 01       	movw	r24, r26
    2266:	08 95       	ret

00002268 <__divmodhi4>:
    2268:	97 fb       	bst	r25, 7
    226a:	07 2e       	mov	r0, r23
    226c:	16 f4       	brtc	.+4      	; 0x2272 <__divmodhi4+0xa>
    226e:	00 94       	com	r0
    2270:	07 d0       	rcall	.+14     	; 0x2280 <__divmodhi4_neg1>
    2272:	77 fd       	sbrc	r23, 7
    2274:	09 d0       	rcall	.+18     	; 0x2288 <__divmodhi4_neg2>
    2276:	0e 94 20 11 	call	0x2240	; 0x2240 <__udivmodhi4>
    227a:	07 fc       	sbrc	r0, 7
    227c:	05 d0       	rcall	.+10     	; 0x2288 <__divmodhi4_neg2>
    227e:	3e f4       	brtc	.+14     	; 0x228e <__divmodhi4_exit>

00002280 <__divmodhi4_neg1>:
    2280:	90 95       	com	r25
    2282:	81 95       	neg	r24
    2284:	9f 4f       	sbci	r25, 0xFF	; 255
    2286:	08 95       	ret

00002288 <__divmodhi4_neg2>:
    2288:	70 95       	com	r23
    228a:	61 95       	neg	r22
    228c:	7f 4f       	sbci	r23, 0xFF	; 255

0000228e <__divmodhi4_exit>:
    228e:	08 95       	ret

00002290 <__udivmodsi4>:
    2290:	a1 e2       	ldi	r26, 0x21	; 33
    2292:	1a 2e       	mov	r1, r26
    2294:	aa 1b       	sub	r26, r26
    2296:	bb 1b       	sub	r27, r27
    2298:	fd 01       	movw	r30, r26
    229a:	0d c0       	rjmp	.+26     	; 0x22b6 <__udivmodsi4_ep>

0000229c <__udivmodsi4_loop>:
    229c:	aa 1f       	adc	r26, r26
    229e:	bb 1f       	adc	r27, r27
    22a0:	ee 1f       	adc	r30, r30
    22a2:	ff 1f       	adc	r31, r31
    22a4:	a2 17       	cp	r26, r18
    22a6:	b3 07       	cpc	r27, r19
    22a8:	e4 07       	cpc	r30, r20
    22aa:	f5 07       	cpc	r31, r21
    22ac:	20 f0       	brcs	.+8      	; 0x22b6 <__udivmodsi4_ep>
    22ae:	a2 1b       	sub	r26, r18
    22b0:	b3 0b       	sbc	r27, r19
    22b2:	e4 0b       	sbc	r30, r20
    22b4:	f5 0b       	sbc	r31, r21

000022b6 <__udivmodsi4_ep>:
    22b6:	66 1f       	adc	r22, r22
    22b8:	77 1f       	adc	r23, r23
    22ba:	88 1f       	adc	r24, r24
    22bc:	99 1f       	adc	r25, r25
    22be:	1a 94       	dec	r1
    22c0:	69 f7       	brne	.-38     	; 0x229c <__udivmodsi4_loop>
    22c2:	60 95       	com	r22
    22c4:	70 95       	com	r23
    22c6:	80 95       	com	r24
    22c8:	90 95       	com	r25
    22ca:	9b 01       	movw	r18, r22
    22cc:	ac 01       	movw	r20, r24
    22ce:	bd 01       	movw	r22, r26
    22d0:	cf 01       	movw	r24, r30
    22d2:	08 95       	ret

000022d4 <__divmodsi4>:
    22d4:	05 2e       	mov	r0, r21
    22d6:	97 fb       	bst	r25, 7
    22d8:	1e f4       	brtc	.+6      	; 0x22e0 <__divmodsi4+0xc>
    22da:	00 94       	com	r0
    22dc:	0e 94 81 11 	call	0x2302	; 0x2302 <__negsi2>
    22e0:	57 fd       	sbrc	r21, 7
    22e2:	07 d0       	rcall	.+14     	; 0x22f2 <__divmodsi4_neg2>
    22e4:	0e 94 48 11 	call	0x2290	; 0x2290 <__udivmodsi4>
    22e8:	07 fc       	sbrc	r0, 7
    22ea:	03 d0       	rcall	.+6      	; 0x22f2 <__divmodsi4_neg2>
    22ec:	4e f4       	brtc	.+18     	; 0x2300 <__divmodsi4_exit>
    22ee:	0c 94 81 11 	jmp	0x2302	; 0x2302 <__negsi2>

000022f2 <__divmodsi4_neg2>:
    22f2:	50 95       	com	r21
    22f4:	40 95       	com	r20
    22f6:	30 95       	com	r19
    22f8:	21 95       	neg	r18
    22fa:	3f 4f       	sbci	r19, 0xFF	; 255
    22fc:	4f 4f       	sbci	r20, 0xFF	; 255
    22fe:	5f 4f       	sbci	r21, 0xFF	; 255

00002300 <__divmodsi4_exit>:
    2300:	08 95       	ret

00002302 <__negsi2>:
    2302:	90 95       	com	r25
    2304:	80 95       	com	r24
    2306:	70 95       	com	r23
    2308:	61 95       	neg	r22
    230a:	7f 4f       	sbci	r23, 0xFF	; 255
    230c:	8f 4f       	sbci	r24, 0xFF	; 255
    230e:	9f 4f       	sbci	r25, 0xFF	; 255
    2310:	08 95       	ret

00002312 <__tablejump2__>:
    2312:	ee 0f       	add	r30, r30
    2314:	ff 1f       	adc	r31, r31
    2316:	05 90       	lpm	r0, Z+
    2318:	f4 91       	lpm	r31, Z
    231a:	e0 2d       	mov	r30, r0
    231c:	09 94       	ijmp

0000231e <__umulhisi3>:
    231e:	a2 9f       	mul	r26, r18
    2320:	b0 01       	movw	r22, r0
    2322:	b3 9f       	mul	r27, r19
    2324:	c0 01       	movw	r24, r0
    2326:	a3 9f       	mul	r26, r19
    2328:	70 0d       	add	r23, r0
    232a:	81 1d       	adc	r24, r1
    232c:	11 24       	eor	r1, r1
    232e:	91 1d       	adc	r25, r1
    2330:	b2 9f       	mul	r27, r18
    2332:	70 0d       	add	r23, r0
    2334:	81 1d       	adc	r24, r1
    2336:	11 24       	eor	r1, r1
    2338:	91 1d       	adc	r25, r1
    233a:	08 95       	ret

0000233c <_exit>:
    233c:	f8 94       	cli

0000233e <__stop_program>:
    233e:	ff cf       	rjmp	.-2      	; 0x233e <__stop_program>
