Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Admin/Desktop/A09/tb_isim_beh.exe -prj C:/Users/Admin/Desktop/A09/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Admin/Desktop/A09/Adder4bit.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/xor123.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/out8bit.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/multiplier.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/divider.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/and8bit.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/adder_sub.vhd" into library work
Parsing VHDL file "C:/Users/Admin/Desktop/A09/alu.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Admin/Desktop/A09/alu.vhd" Line 100: Actual for formal port b is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Admin/Desktop/A09/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity and8bit [and8bit_default]
Compiling architecture behavioral of entity or8bit [or8bit_default]
Compiling architecture behavioral of entity xor123 [xor123_default]
Compiling architecture rtl of entity adder_sub [adder_sub_default]
Compiling architecture behavioral of entity Adder4bit [adder4bit_default]
Compiling architecture behavioral of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity division [division_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable C:/Users/Admin/Desktop/A09/tb_isim_beh.exe
Fuse Memory Usage: 37976 KB
Fuse CPU Usage: 389 ms
