
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Mon Apr 19 18:54:36 2021
Host:		ensc-esil-17 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ../../Part2/BE_045/results/aes128keyWrapper.lef ../../Part1/vhdl/SRAM_Lib/SRAM.lef}
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_verilog inputs/ensc450.ref.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/19 18:55:08, mem=418.6M)
#% End Load MMMC data ... (date=04/19 18:55:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=418.7M, current mem=418.7M)
nangate45nm_caps

Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

Loading LEF file ../../Part2/BE_045/results/aes128keyWrapper.lef ...

Loading LEF file ../../Part1/vhdl/SRAM_Lib/SRAM.lef ...

viaInitial starts at Mon Apr 19 18:55:08 2021
viaInitial ends at Mon Apr 19 18:55:08 2021
Loading view definition file from Default.view
Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate45nm_ls timing library '/ensc/cmc_homedirs/escmc29/ensc450/ENSC450finalproject/Part2/BE_045/results/aes128keyWrapper_slow.lib' ...
Read 1 cells in library 'aes128keyWrapper' 
Reading nangate45nm_ls timing library '/ensc/cmc_homedirs/escmc29/ensc450/ENSC450finalproject/Part1/vhdl/SRAM_Lib/SRAM.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /ensc/cmc_homedirs/escmc29/ensc450/ENSC450finalproject/Part1/vhdl/SRAM_Lib/SRAM.lib, Line 37)
Read 1 cells in library 'SRAM' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=9.6M, fe_cpu=0.19min, fe_real=0.53min, fe_mem=594.8M) ***
#% Begin Load netlist data ... (date=04/19 18:55:08, mem=431.6M)
*** Begin netlist parsing (mem=594.8M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SRAM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SRAM' is defined in LEF but not in the timing library.
Created 136 new cells from 3 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'inputs/ensc450.ref.v'

*** Memory Usage v#1 (Current mem = 597.773M, initial mem = 251.465M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=597.8M) ***
#% End Load netlist data ... (date=04/19 18:55:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=437.9M, current mem=437.9M)
Top level cell is ensc450.
Hooked 136 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ensc450 ...
*** Netlist is unique.
** info: there are 151 modules.
** info: there are 3108 stdCell insts.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 629.195M, initial mem = 251.465M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: ensc_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'inputs/ensc450.sdc' ...
Current (total cpu=0:00:11.7, real=0:00:33.0, peak res=574.9M, current mem=574.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/ensc450.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/ensc450.sdc, Line 44).

INFO (CTE): Reading of timing constraints file inputs/ensc450.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=616.9M, current mem=616.9M)
Current (total cpu=0:00:11.8, real=0:00:33.0, peak res=616.9M, current mem=616.9M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
WARNING   TECHLIB-1177         1  'index_%d' defined in '%s' group should ...
*** Message Summary: 25 warning(s), 2 error(s)

<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -d 630 480 5 5 5 5
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 5.0 -pin {resetn EXT_BUSY EXT_MR EXT_MW {EXT_ADDRBUS[0]} {EXT_ADDRBUS[1]} {EXT_ADDRBUS[2]} {EXT_ADDRBUS[3]} {EXT_ADDRBUS[4]} {EXT_ADDRBUS[5]} {EXT_ADDRBUS[6]} {EXT_ADDRBUS[7]} {EXT_ADDRBUS[8]} {EXT_ADDRBUS[9]} {EXT_ADDRBUS[10]} {EXT_ADDRBUS[11]} {EXT_ADDRBUS[12]} {EXT_ADDRBUS[13]} {EXT_ADDRBUS[14]} {EXT_ADDRBUS[15]} {EXT_ADDRBUS[16]} {EXT_ADDRBUS[17]} {EXT_ADDRBUS[18]} {EXT_ADDRBUS[19]} {EXT_ADDRBUS[20]} {EXT_ADDRBUS[21]} {EXT_ADDRBUS[22]} {EXT_ADDRBUS[23]} {EXT_ADDRBUS[24]} {EXT_ADDRBUS[25]} {EXT_ADDRBUS[26]} {EXT_ADDRBUS[27]} {EXT_ADDRBUS[28]} {EXT_ADDRBUS[29]} {EXT_ADDRBUS[30]} {EXT_ADDRBUS[31]} {EXT_WDATABUS[0]} {EXT_WDATABUS[1]} {EXT_WDATABUS[2]} {EXT_WDATABUS[3]} {EXT_WDATABUS[4]} {EXT_WDATABUS[5]} {EXT_WDATABUS[6]} {EXT_WDATABUS[7]} {EXT_WDATABUS[8]} {EXT_WDATABUS[9]} {EXT_WDATABUS[10]} {EXT_WDATABUS[11]} {EXT_WDATABUS[12]} {EXT_WDATABUS[13]} {EXT_WDATABUS[14]} {EXT_WDATABUS[15]} {EXT_WDATABUS[16]} {EXT_WDATABUS[17]} {EXT_WDATABUS[18]} {EXT_WDATABUS[19]} {EXT_WDATABUS[20]} {EXT_WDATABUS[21]} {EXT_WDATABUS[22]} {EXT_WDATABUS[23]} {EXT_WDATABUS[24]} {EXT_WDATABUS[25]} {EXT_WDATABUS[26]} {EXT_WDATABUS[27]} {EXT_WDATABUS[28]} {EXT_WDATABUS[29]} {EXT_WDATABUS[30]} {EXT_WDATABUS[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [68] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 848.6M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Bottom -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {EXT_NREADY {EXT_RDATABUS[0]} {EXT_RDATABUS[1]} {EXT_RDATABUS[2]} {EXT_RDATABUS[3]} {EXT_RDATABUS[4]} {EXT_RDATABUS[5]} {EXT_RDATABUS[6]} {EXT_RDATABUS[7]} {EXT_RDATABUS[8]} {EXT_RDATABUS[9]} {EXT_RDATABUS[10]} {EXT_RDATABUS[11]} {EXT_RDATABUS[12]} {EXT_RDATABUS[13]} {EXT_RDATABUS[14]} {EXT_RDATABUS[15]} {EXT_RDATABUS[16]} {EXT_RDATABUS[17]} {EXT_RDATABUS[18]} {EXT_RDATABUS[19]} {EXT_RDATABUS[20]} {EXT_RDATABUS[21]} {EXT_RDATABUS[22]} {EXT_RDATABUS[23]} {EXT_RDATABUS[24]} {EXT_RDATABUS[25]} {EXT_RDATABUS[26]} {EXT_RDATABUS[27]} {EXT_RDATABUS[28]} {EXT_RDATABUS[29]} {EXT_RDATABUS[30]} {EXT_RDATABUS[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 848.6M).
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/19 18:55:18, mem=660.9M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/19 18:55:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.5M, current mem=662.5M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 17.5
#% Begin addStripe (date=04/19 18:55:18, mem=662.5M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 94 wires.
ViaGen created 144 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       94       |       NA       |
|  via6  |       144      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/19 18:55:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=663.3M, current mem=663.3M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 17.5
#% Begin addStripe (date=04/19 18:55:18, mem=663.3M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 75 wires.
ViaGen created 1821 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      1821      |        0       |
| metal7 |       75       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/19 18:55:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=663.5M, current mem=663.5M)
<CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/19 18:55:18, mem=663.5M)
*** Begin SPECIAL ROUTE on Mon Apr 19 18:55:18 2021 ***
SPECIAL ROUTE ran on directory: /ensc/cmc_homedirs/escmc29/ensc450/ENSC450finalproject/Part3/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-17 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.78Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1582.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 136 macros, 42 used
Read in 42 components
  40 core components: 40 unplaced, 0 placed, 0 fixed
  2 block/ring components: 0 unplaced, 0 placed, 2 fixed
Read in 101 physical pins
  101 physical pins: 0 unplaced, 0 placed, 101 fixed
Read in 1 logical pins
Read in 1 blockages
Read in 102 nets
Read in 2 special nets, 2 routed
Read in 101 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Stripe ports routed: 75
  Number of Core ports routed: 868  open: 240
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 554
End power routing: cpu: 0:00:05, real: 0:00:05, peak: 1651.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 101 io pins ...
 Updating DB with 20 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Apr 19 18:55:23 2021
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Apr 19 18:55:23 2021

sroute post-processing starts at Mon Apr 19 18:55:23 2021
The viaGen is rebuilding shadow vias for net VDD.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (117.55, 75.94) (117.91, 76.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (117.55, 145.94) (117.91, 146.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (117.55, 215.94) (117.91, 216.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (306.77, 75.94) (307.13, 76.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (306.77, 145.94) (307.13, 146.34).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (306.77, 215.94) (307.13, 216.34).
sroute post-processing ends at Mon Apr 19 18:55:24 2021
sroute created 1693 wires.
ViaGen created 56596 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |      1233      |       NA       |
|  via1  |      11191     |        0       |
| metal2 |       31       |       NA       |
|  via2  |      11179     |        0       |
| metal3 |       10       |       NA       |
|  via3  |      11177     |        0       |
| metal4 |       17       |       NA       |
|  via4  |      11174     |        0       |
| metal5 |       263      |       NA       |
|  via5  |      11210     |        0       |
| metal6 |       26       |       NA       |
|  via6  |       319      |        0       |
| metal7 |       73       |       NA       |
|  via7  |       346      |        0       |
| metal8 |       40       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=04/19 18:55:24, total cpu=0:00:05.4, real=0:00:06.0, peak res=728.8M, current mem=728.8M)
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> defOut -floorplan -noStdCells results/ensc450_floor.def
Writing DEF file 'results/ensc450_floor.def', current time is Mon Apr 19 18:55:24 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/ensc450_floor.def' is written, current time is Mon Apr 19 18:55:24 2021 ...
<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (3660) did not have valid net lengths.
Analyze timing ... 
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=921.621 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 46 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.26801 -from {0xd1 0xd4} -to 0xd5 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.26801 -from {0xd8 0xdb} -to 0xdc -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.26801 -from 0xde -to 0xdf
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.26801 -from 0xe2 -to 0xe3
<CMD> setPathGroupOptions reg2reg_tmp.26801 -effortLevel high
Effort level <high> specified for reg2reg_tmp.26801 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=956.832)
Total number of fetched objects 3780
End delay calculation. (MEM=1048.07 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1036.53 CPU=0:00:00.4 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.26801
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.26801
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.26801
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.26801
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1022.4M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1022.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1022.4M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=3062 (0 fixed + 3062 movable) #block=2 (0 floating + 2 preplaced)
#ioInst=0 #net=3534 #term=11499 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=101, #floatPin=1
stdCell: 3062 single + 0 double + 0 multi
Total standard cell length = 3.8238 (mm), area = 0.0054 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.022.
Density for the design = 0.022.
       = stdcell_area 20125 sites (5353 um^2) / alloc_area 906865 sites (241226 um^2).
Pin Density = 0.01052.
            = total # of pins 11499 / total area 1093440.
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 9.681e+04 (3.00e+04 6.68e+04)
              Est.  stn bbox = 1.023e+05 (3.21e+04 7.02e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1008.2M
Iteration  2: Total net bbox = 9.681e+04 (3.00e+04 6.68e+04)
              Est.  stn bbox = 1.023e+05 (3.21e+04 7.02e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1008.2M
Iteration  3: Total net bbox = 9.043e+04 (2.88e+04 6.16e+04)
              Est.  stn bbox = 9.835e+04 (3.20e+04 6.63e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1024.2M
Active setup views:
    ensc_av
Iteration  4: Total net bbox = 8.608e+04 (2.83e+04 5.78e+04)
              Est.  stn bbox = 9.354e+04 (3.14e+04 6.22e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1024.2M
Iteration  5: Total net bbox = 7.608e+04 (2.72e+04 4.89e+04)
              Est.  stn bbox = 8.238e+04 (3.00e+04 5.24e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1024.2M
Iteration  6: Total net bbox = 7.812e+04 (2.96e+04 4.85e+04)
              Est.  stn bbox = 8.562e+04 (3.31e+04 5.25e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1024.2M
Iteration  7: Total net bbox = 7.943e+04 (3.07e+04 4.87e+04)
              Est.  stn bbox = 8.750e+04 (3.46e+04 5.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1024.2M
Iteration  8: Total net bbox = 7.943e+04 (3.07e+04 4.87e+04)
              Est.  stn bbox = 8.750e+04 (3.46e+04 5.29e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1038.4M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 8.593e+04 (3.46e+04 5.13e+04)
              Est.  stn bbox = 9.709e+04 (3.99e+04 5.72e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1042.4M
Iteration 10: Total net bbox = 8.593e+04 (3.46e+04 5.13e+04)
              Est.  stn bbox = 9.709e+04 (3.99e+04 5.72e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1042.4M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 11: Total net bbox = 8.752e+04 (3.57e+04 5.18e+04)
              Est.  stn bbox = 9.858e+04 (4.10e+04 5.76e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1042.4M
Iteration 12: Total net bbox = 8.752e+04 (3.57e+04 5.18e+04)
              Est.  stn bbox = 9.858e+04 (4.10e+04 5.76e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1042.4M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 13: Total net bbox = 8.831e+04 (3.62e+04 5.21e+04)
              Est.  stn bbox = 9.946e+04 (4.16e+04 5.78e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1046.4M
Iteration 14: Total net bbox = 8.831e+04 (3.62e+04 5.21e+04)
              Est.  stn bbox = 9.946e+04 (4.16e+04 5.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1046.4M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 15: Total net bbox = 9.007e+04 (3.71e+04 5.29e+04)
              Est.  stn bbox = 1.013e+05 (4.26e+04 5.87e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1066.4M
Iteration 16: Total net bbox = 9.007e+04 (3.71e+04 5.29e+04)
              Est.  stn bbox = 1.013e+05 (4.26e+04 5.87e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1066.4M
Iteration 17: Total net bbox = 9.231e+04 (3.83e+04 5.40e+04)
              Est.  stn bbox = 1.036e+05 (4.38e+04 5.98e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1066.4M
Iteration 18: Total net bbox = 9.231e+04 (3.83e+04 5.40e+04)
              Est.  stn bbox = 1.036e+05 (4.38e+04 5.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1066.4M
*** cost = 9.231e+04 (3.83e+04 5.40e+04) (cpu for global=0:00:09.7) real=0:00:11.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
net ignore based on current view = 0
Solver runtime cpu: 0:00:04.0 real: 0:00:03.9
Core Placement runtime cpu: 0:00:05.9 real: 0:00:08.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:29.6 mem=1066.4M) ***
Total net bbox length = 9.231e+04 (3.827e+04 5.404e+04) (ext = 1.855e+04)
Move report: Detail placement moves 3062 insts, mean move: 0.95 um, max move: 11.42 um
	Max move on inst (My_bus/U292): (333.79, 383.85) --> (331.36, 392.84)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1066.4MB
Summary Report:
Instances move: 3062 (out of 3062 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 11.42 um (Instance: My_bus/U292) (333.79, 383.853) -> (331.36, 392.84)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Total net bbox length = 9.127e+04 (3.714e+04 5.413e+04) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1066.4MB
*** Finished refinePlace (0:00:29.8 mem=1066.4M) ***
*** End of Placement (cpu=0:00:10.7, real=0:00:11.0, mem=1066.4M) ***
default core: bins with density > 0.750 = 15.75 % ( 241 / 1530 )
Density distribution unevenness ratio = 75.783%
*** Free Virtual Timing Model ...(mem=1066.4M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3534  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3534 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3534 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.982560e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        21( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal3  (3)        86( 0.07%)         2( 0.00%)        12( 0.01%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]  metal4  (4)        11( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        34( 0.02%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              159( 0.01%)         4( 0.00%)        12( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1052.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11221
[NR-eGR] metal2  (2V) length: 1.832930e+04um, number of vias: 14986
[NR-eGR] metal3  (3H) length: 2.746331e+04um, number of vias: 5858
[NR-eGR] metal4  (4V) length: 2.419410e+04um, number of vias: 624
[NR-eGR] metal5  (5H) length: 1.394424e+04um, number of vias: 538
[NR-eGR] metal6  (6V) length: 1.698267e+04um, number of vias: 30
[NR-eGR] metal7  (7H) length: 1.055050e+03um, number of vias: 20
[NR-eGR] metal8  (8V) length: 4.158000e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.023845e+05um, number of vias: 33277
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.309845e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.06 seconds, mem = 1015.8M
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 1015.8M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=1015.8M, init mem=1015.8M)
*info: Placed = 3064           (Fixed = 2)
*info: Unplaced = 0           
Placement Density:2.22%(5353/241640)
Placement Density (including fixed std cells):2.22%(5353/241640)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1015.8M)
<CMD> saveNetlist results/verilog/ensc450.place.v
Writing Netlist "results/verilog/ensc450.place.v" ...
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1015.8M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.32% H + 0.38% V (0:00:00.1 1022.7M)

Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 1022.7M)

Phase 1l Overflow: 0.01% H + 0.02% V (0:00:00.1 1030.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	1	 0.00%	1	 0.00%
 -1:	5	 0.01%	12	 0.01%
--------------------------------------
  0:	49	 0.05%	126	 0.13%
  1:	11	 0.01%	41	 0.04%
  2:	19	 0.02%	120	 0.12%
  3:	169	 0.17%	145	 0.15%
  4:	337	 0.34%	805	 0.81%
  5:	99104	99.41%	98444	98.75%


Total length: 1.027e+05um, number of vias: 21511
M1(H) length: 1.642e+03um, number of vias: 11220
M2(V) length: 3.683e+04um, number of vias: 8865
M3(H) length: 2.776e+04um, number of vias: 958
M4(V) length: 1.863e+04um, number of vias: 245
M5(H) length: 1.187e+04um, number of vias: 161
M6(V) length: 4.249e+03um, number of vias: 35
M7(H) length: 7.641e+02um, number of vias: 21
M8(V) length: 7.140e+02um, number of vias: 4
M9(H) length: 4.704e+01um, number of vias: 2
M10(V) length: 2.336e+02um

**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1030.7M 
*** Finished trialRoute (cpu=0:00:00.4 mem=1030.7M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3064 and nets=3800 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1030.680M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1038.16)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 3780
End delay calculation. (MEM=1101.85 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1101.85 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:31.8 mem=1101.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.420  |  0.420  |  0.657  |  0.705  |  6.902  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.420  |  0.420  |  0.657  |  0.705  |  6.902  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    106 (106)     |   -0.075   |    106 (106)     |
|   max_tran     |    171 (738)     |   -0.854   |    171 (738)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.216%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 1.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 1054.148438 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1052.2M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.32% H + 0.38% V (0:00:00.0 1061.1M)

Phase 1e-1h Overflow: 0.00% H + 0.00% V (0:00:00.0 1061.1M)

Phase 1l Overflow: 0.01% H + 0.01% V (0:00:00.1 1069.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	1	 0.00%	1	 0.00%
 -1:	5	 0.01%	10	 0.01%
--------------------------------------
  0:	49	 0.05%	125	 0.13%
  1:	11	 0.01%	42	 0.04%
  2:	19	 0.02%	119	 0.12%
  3:	169	 0.17%	146	 0.15%
  4:	337	 0.34%	806	 0.81%
  5:	99104	99.41%	98445	98.75%


Total length: 1.028e+05um, number of vias: 21504
M1(H) length: 1.660e+03um, number of vias: 11220
M2(V) length: 3.684e+04um, number of vias: 8866
M3(H) length: 2.777e+04um, number of vias: 958
M4(V) length: 1.865e+04um, number of vias: 244
M5(H) length: 1.187e+04um, number of vias: 160
M6(V) length: 4.334e+03um, number of vias: 32
M7(H) length: 7.610e+02um, number of vias: 18
M8(V) length: 5.947e+02um, number of vias: 4
M9(H) length: 4.704e+01um, number of vias: 2
M10(V) length: 2.336e+02um

**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1069.1M 
*** Finished trialRoute (cpu=0:00:00.4 mem=1069.1M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3064 and nets=3800 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1055.008M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 758.0M, totSessionCpu=0:00:33 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1038.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3534  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3534 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3534 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.003436e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        24( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal3  (3)        41( 0.03%)         2( 0.00%)        12( 0.01%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]  metal4  (4)        13( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        44( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              129( 0.01%)         2( 0.00%)        12( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11221
[NR-eGR] metal2  (2V) length: 1.849328e+04um, number of vias: 15020
[NR-eGR] metal3  (3H) length: 2.786929e+04um, number of vias: 5908
[NR-eGR] metal4  (4V) length: 2.447230e+04um, number of vias: 601
[NR-eGR] metal5  (5H) length: 1.383216e+04um, number of vias: 521
[NR-eGR] metal6  (6V) length: 1.673994e+04um, number of vias: 33
[NR-eGR] metal7  (7H) length: 1.083334e+03um, number of vias: 23
[NR-eGR] metal8  (8V) length: 4.737600e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.029641e+05um, number of vias: 33327
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.433535e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1047.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'ensc450' of instances=3064 and nets=3800 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1045.336M)
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1066.25)
Total number of fetched objects 3780
End delay calculation. (MEM=1113.95 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1113.95 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:35.1 mem=1113.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.438  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   519   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    107 (107)     |   -0.076   |    107 (107)     |
|   max_tran     |    171 (732)     |   -0.837   |    171 (732)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.216%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 787.1M, totSessionCpu=0:00:35 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1068.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1068.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 74 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     2.19%|        -|   0.000|   0.000|   0:00:00.0| 1176.4M|
|     2.19%|        -|   0.000|   0.000|   0:00:00.0| 1176.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1176.4M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   219|   904|    -0.94|   146|   146|    -0.06|     0|     0|     0|     0|     0.52|     0.00|       0|       0|       0|   2.19|          |         |
|    69|   114|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|     183|       0|      33|   2.28| 0:00:01.0|  1223.6M|
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.66|     0.00|      68|       0|       1|   2.31| 0:00:00.0|  1223.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 68 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=1223.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 889.2M, totSessionCpu=0:00:39 **

Active setup views:
 ensc_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 268 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
|   0.000|   0.000|     2.31%|   0:00:00.0| 1194.6M|   ensc_av|       NA| NA                                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1194.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1194.6M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3783  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3783 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3783 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.960720e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        28( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal3  (3)       108( 0.08%)         4( 0.00%)         7( 0.01%)         7( 0.01%)   ( 0.10%) 
[NR-eGR]  metal4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        21( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              177( 0.02%)         4( 0.00%)         7( 0.00%)         7( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 1176.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  8: Total net bbox = 8.611e+04 (3.49e+04 5.12e+04)
              Est.  stn bbox = 9.528e+04 (3.94e+04 5.59e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1200.2M
Iteration  9: Total net bbox = 8.413e+04 (3.35e+04 5.06e+04)
              Est.  stn bbox = 9.249e+04 (3.74e+04 5.50e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1202.2M
Iteration 10: Total net bbox = 8.492e+04 (3.39e+04 5.10e+04)
              Est.  stn bbox = 9.328e+04 (3.78e+04 5.55e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1202.2M
Iteration 11: Total net bbox = 8.687e+04 (3.48e+04 5.21e+04)
              Est.  stn bbox = 9.527e+04 (3.87e+04 5.66e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1202.2M
Iteration 12: Total net bbox = 8.779e+04 (3.54e+04 5.24e+04)
              Est.  stn bbox = 9.625e+04 (3.93e+04 5.69e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1206.2M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1192.1M)
SKP cleared!

*** Starting refinePlace (0:00:49.2 mem=1160.1M) ***
Total net bbox length = 8.852e+04 (3.602e+04 5.250e+04) (ext = 8.613e+03)
Move report: Detail placement moves 3239 insts, mean move: 0.57 um, max move: 5.59 um
	Max move on inst (My_DMA/sub_117_S2_aco/U104): (284.35, 392.48) --> (279.11, 392.84)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1160.1MB
Summary Report:
Instances move: 3239 (out of 3239 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 5.59 um (Instance: My_DMA/sub_117_S2_aco/U104) (284.345, 392.485) -> (279.11, 392.84)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
Total net bbox length = 8.745e+04 (3.478e+04 5.267e+04) (ext = 8.591e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1160.1MB
*** Finished refinePlace (0:00:49.6 mem=1160.1M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3783  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3783 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3783 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.401000e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)        96( 0.07%)        23( 0.02%)         4( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        20( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              132( 0.01%)        23( 0.00%)         4( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1160.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11572
[NR-eGR] metal2  (2V) length: 1.965997e+04um, number of vias: 15119
[NR-eGR] metal3  (3H) length: 2.442383e+04um, number of vias: 5353
[NR-eGR] metal4  (4V) length: 2.330301e+04um, number of vias: 708
[NR-eGR] metal5  (5H) length: 1.383667e+04um, number of vias: 633
[NR-eGR] metal6  (6V) length: 1.400325e+04um, number of vias: 44
[NR-eGR] metal7  (7H) length: 6.770450e+02um, number of vias: 30
[NR-eGR] metal8  (8V) length: 9.461900e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.684997e+04um, number of vias: 33459
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.151365e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.06 seconds, mem = 1132.9M

*** Finished incrementalPlace (cpu=0:00:08.5, real=0:00:09.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1132.9M)
Extraction called for design 'ensc450' of instances=3241 and nets=4051 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1132.949M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 857.8M, totSessionCpu=0:00:50 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1147.08)
Total number of fetched objects 3957
End delay calculation. (MEM=1194.78 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1194.78 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    72|    76|    -0.60|     2|     2|    -0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0|   2.31|          |         |
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       1|       0|       4|   2.31| 0:00:00.0|  1214.9M|
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0|   2.31| 0:00:01.0|  1214.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 68 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    68 net(s): Could not be fixed because the solution degraded timing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1214.9M) ***

*** Starting refinePlace (0:00:52.6 mem=1230.9M) ***
Total net bbox length = 8.745e+04 (3.478e+04 5.267e+04) (ext = 8.591e+03)
Move report: Detail placement moves 1 insts, mean move: 0.38 um, max move: 0.38 um
	Max move on inst (My_bus/FE_OFC142_n56): (320.72, 388.64) --> (321.10, 388.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1230.9MB
Summary Report:
Instances move: 1 (out of 3240 movable)
Instances flipped: 0
Mean displacement: 0.38 um
Max displacement: 0.38 um (Instance: My_bus/FE_OFC142_n56) (320.72, 388.64) -> (321.1, 388.64)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X2
Total net bbox length = 8.745e+04 (3.478e+04 5.267e+04) (ext = 8.591e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1230.9MB
*** Finished refinePlace (0:00:52.6 mem=1230.9M) ***
*** maximum move = 0.38 um ***
*** Finished re-routing un-routed nets (1230.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1230.9M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1153.1M)                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.716  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   519   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.310%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 897.0M, totSessionCpu=0:00:53 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     2.31%|        -|   0.000|   0.000|   0:00:00.0| 1172.2M|
|     2.31%|        0|   0.000|   0.000|   0:00:00.0| 1172.2M|
|     2.28%|       72|   0.000|   0.000|   0:00:00.0| 1210.3M|
|     2.27%|       16|   0.000|   0.000|   0:00:00.0| 1210.3M|
|     2.11%|      790|   0.000|   0.000|   0:00:01.0| 1210.3M|
|     2.11%|        0|   0.000|   0.000|   0:00:00.0| 1210.3M|
|     2.11%|        0|   0.000|   0.000|   0:00:00.0| 1210.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.11
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:54.5 mem=1226.3M) ***
Total net bbox length = 8.763e+04 (3.495e+04 5.269e+04) (ext = 1.037e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1226.3MB
Summary Report:
Instances move: 0 (out of 3152 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.763e+04 (3.495e+04 5.269e+04) (ext = 1.037e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1226.3MB
*** Finished refinePlace (0:00:54.5 mem=1226.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1226.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1226.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1153.10M, totSessionCpu=0:00:55).

Active setup views:
 ensc_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ensc450' of instances=3154 and nets=3964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1136.957M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3696  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3696 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3696 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.420460e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)        91( 0.07%)        28( 0.02%)         4( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              127( 0.01%)        28( 0.00%)         4( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1145.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1157.43)
Total number of fetched objects 3870
End delay calculation. (MEM=1205.12 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1205.12 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:55.7 mem=1205.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 903.8M, totSessionCpu=0:00:56 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.724  |  0.724  |  0.909  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 902.0M, totSessionCpu=0:00:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:23, real = 0:00:23, mem = 1064.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665           2  %s : Net has unplaced terms or is connec...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> endECO
<CMD> saveNetlist results/verilog/ensc450.postplaceopt.v
Writing Netlist "results/verilog/ensc450.postplaceopt.v" ...
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1064.32)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 3870
End delay calculation. (MEM=1110.02 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1110.02 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:57.0 mem=1110.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.724  |  0.909  |  0.724  |  1.463  |  6.961  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.724  |  0.909  |  0.724  |  1.463  |  6.961  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.114%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 1.11 sec
Total Real time: 1.0 sec
Total Memory Usage: 1064.316406 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...

Reading clock tree spec file 'inputs/ensc450.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View ensc_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View ensc_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 ensc_av
Default Analysis Views is ensc_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1074.3M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=1074.3M) ***
<CMD> clockDesign -specFile inputs/ensc450.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  my_Mem/clk  my_aes/clock  My_bus/c2_op_reg[OP][0]/CK  My_bus/c2_op_reg[MASTER][1]/CK  My_bus/c2_op_reg[SLAVE][2]/CK  My_bus/c2_op_reg[MASTER][0]/CK  My_bus/c2_op_reg[SLAVE][1]/CK  My_bus/c2_op_reg[SLAVE][0]/CK  My_bus/c2_op_reg[OP][1]/CK  My_DMA/count_reg_reg[0]/CK  My_DMA/count_reg_reg[31]/CK  My_DMA/DMA_State_reg[0]/CK  My_DMA/DMA_State_reg[1]/CK  My_DMA/data_reg_reg[31]/CK  My_DMA/data_reg_reg[30]/CK  My_DMA/data_reg_reg[29]/CK  My_DMA/data_reg_reg[28]/CK  My_DMA/data_reg_reg[27]/CK  My_DMA/data_reg_reg[26]/CK  My_DMA/data_reg_reg[25]/CK  My_DMA/data_reg_reg[24]/CK  My_DMA/data_reg_reg[23]/CK  My_DMA/data_reg_reg[22]/CK  My_DMA/data_reg_reg[21]/CK  My_DMA/data_reg_reg[20]/CK  My_DMA/data_reg_reg[19]/CK  My_DMA/data_reg_reg[18]/CK  My_DMA/data_reg_reg[17]/CK  My_DMA/data_reg_reg[16]/CK  My_DMA/data_reg_reg[15]/CK  My_DMA/data_reg_reg[14]/CK  My_DMA/data_reg_reg[13]/CK  My_DMA/data_reg_reg[12]/CK  My_DMA/data_reg_reg[11]/CK  My_DMA/data_reg_reg[10]/CK  My_DMA/data_reg_reg[9]/CK  My_DMA/data_reg_reg[8]/CK  My_DMA/data_reg_reg[7]/CK  My_DMA/data_reg_reg[6]/CK  My_DMA/data_reg_reg[5]/CK  My_DMA/data_reg_reg[4]/CK  My_DMA/data_reg_reg[3]/CK  My_DMA/data_reg_reg[2]/CK  My_DMA/data_reg_reg[1]/CK  My_DMA/data_reg_reg[0]/CK  My_DMA/count_reg_reg[1]/CK  My_DMA/count_reg_reg[2]/CK  My_DMA/count_reg_reg[3]/CK  My_DMA/count_reg_reg[4]/CK  My_DMA/count_reg_reg[5]/CK  My_DMA/count_reg_reg[6]/CK  My_DMA/count_reg_reg[7]/CK  My_DMA/count_reg_reg[8]/CK  My_DMA/count_reg_reg[9]/CK  My_DMA/count_reg_reg[10]/CK  My_DMA/count_reg_reg[11]/CK  My_DMA/count_reg_reg[12]/CK  My_DMA/count_reg_reg[13]/CK  My_DMA/count_reg_reg[14]/CK  My_DMA/count_reg_reg[15]/CK  My_DMA/count_reg_reg[16]/CK  My_DMA/count_reg_reg[17]/CK  My_DMA/count_reg_reg[18]/CK  My_DMA/count_reg_reg[19]/CK  My_DMA/count_reg_reg[20]/CK  My_DMA/count_reg_reg[21]/CK  My_DMA/count_reg_reg[22]/CK  My_DMA/count_reg_reg[23]/CK  My_DMA/count_reg_reg[24]/CK  My_DMA/count_reg_reg[25]/CK  My_DMA/count_reg_reg[26]/CK  My_DMA/count_reg_reg[27]/CK  My_DMA/count_reg_reg[28]/CK  My_DMA/count_reg_reg[29]/CK  My_DMA/count_reg_reg[30]/CK  My_DMA/rstart_reg_reg[31]/CK  My_DMA/rstart_reg_reg[30]/CK  My_DMA/rstart_reg_reg[29]/CK  My_DMA/rstart_reg_reg[28]/CK  My_DMA/rstart_reg_reg[27]/CK  My_DMA/rstart_reg_reg[26]/CK  My_DMA/rstart_reg_reg[25]/CK  My_DMA/rstart_reg_reg[24]/CK  My_DMA/rstart_reg_reg[23]/CK  My_DMA/rstart_reg_reg[22]/CK  My_DMA/rstart_reg_reg[21]/CK  My_DMA/rstart_reg_reg[20]/CK  My_DMA/rstart_reg_reg[19]/CK  My_DMA/rstart_reg_reg[18]/CK  My_DMA/rstart_reg_reg[17]/CK  My_DMA/rstart_reg_reg[16]/CK  My_DMA/rstart_reg_reg[15]/CK  My_DMA/rstart_reg_reg[14]/CK  My_DMA/rstart_reg_reg[13]/CK  My_DMA/rstart_reg_reg[12]/CK  My_DMA/rstart_reg_reg[11]/CK  My_DMA/rstart_reg_reg[10]/CK  My_DMA/rstart_reg_reg[9]/CK  My_DMA/rstart_reg_reg[8]/CK  My_DMA/rstart_reg_reg[7]/CK  My_DMA/rstart_reg_reg[6]/CK  My_DMA/rstart_reg_reg[5]/CK  My_DMA/rstart_reg_reg[4]/CK  My_DMA/rstart_reg_reg[3]/CK  My_DMA/rstart_reg_reg[2]/CK  My_DMA/rstart_reg_reg[1]/CK  My_DMA/rstart_reg_reg[0]/CK  My_DMA/rstep_reg_reg[31]/CK  My_DMA/rstep_reg_reg[30]/CK  My_DMA/rstep_reg_reg[29]/CK  My_DMA/rstep_reg_reg[28]/CK  My_DMA/rstep_reg_reg[27]/CK  My_DMA/rstep_reg_reg[26]/CK  My_DMA/rstep_reg_reg[25]/CK  My_DMA/rstep_reg_reg[24]/CK  My_DMA/rstep_reg_reg[23]/CK  My_DMA/rstep_reg_reg[22]/CK  My_DMA/rstep_reg_reg[21]/CK  My_DMA/rstep_reg_reg[20]/CK  My_DMA/rstep_reg_reg[19]/CK  My_DMA/rstep_reg_reg[18]/CK  My_DMA/rstep_reg_reg[17]/CK  My_DMA/rstep_reg_reg[16]/CK  My_DMA/rstep_reg_reg[15]/CK  My_DMA/rstep_reg_reg[14]/CK  My_DMA/rstep_reg_reg[13]/CK  My_DMA/rstep_reg_reg[12]/CK  My_DMA/rstep_reg_reg[11]/CK  My_DMA/rstep_reg_reg[10]/CK  My_DMA/rstep_reg_reg[9]/CK  My_DMA/rstep_reg_reg[8]/CK  My_DMA/rstep_reg_reg[7]/CK  My_DMA/rstep_reg_reg[6]/CK  My_DMA/rstep_reg_reg[5]/CK  My_DMA/rstep_reg_reg[4]/CK  My_DMA/rstep_reg_reg[3]/CK  My_DMA/rstep_reg_reg[2]/CK  My_DMA/rstep_reg_reg[1]/CK  My_DMA/rstep_reg_reg[0]/CK  My_DMA/wstart_reg_reg[31]/CK  My_DMA/wstart_reg_reg[30]/CK  My_DMA/wstart_reg_reg[29]/CK  My_DMA/wstart_reg_reg[28]/CK  My_DMA/wstart_reg_reg[27]/CK  My_DMA/wstart_reg_reg[26]/CK  My_DMA/wstart_reg_reg[25]/CK  My_DMA/wstart_reg_reg[24]/CK  My_DMA/wstart_reg_reg[23]/CK  My_DMA/wstart_reg_reg[22]/CK  My_DMA/wstart_reg_reg[21]/CK  My_DMA/wstart_reg_reg[20]/CK  My_DMA/wstart_reg_reg[19]/CK  My_DMA/wstart_reg_reg[18]/CK  My_DMA/wstart_reg_reg[17]/CK  My_DMA/wstart_reg_reg[16]/CK  My_DMA/wstart_reg_reg[15]/CK  My_DMA/wstart_reg_reg[14]/CK  My_DMA/wstart_reg_reg[13]/CK  My_DMA/wstart_reg_reg[12]/CK  My_DMA/wstart_reg_reg[11]/CK  My_DMA/wstart_reg_reg[10]/CK  My_DMA/wstart_reg_reg[9]/CK  My_DMA/wstart_reg_reg[8]/CK  My_DMA/wstart_reg_reg[7]/CK  My_DMA/wstart_reg_reg[6]/CK  My_DMA/wstart_reg_reg[5]/CK  My_DMA/wstart_reg_reg[4]/CK  My_DMA/wstart_reg_reg[3]/CK  My_DMA/wstart_reg_reg[2]/CK  My_DMA/wstart_reg_reg[1]/CK  My_DMA/wstart_reg_reg[0]/CK  My_DMA/wstep_reg_reg[31]/CK  My_DMA/wstep_reg_reg[30]/CK  My_DMA/wstep_reg_reg[29]/CK  My_DMA/wstep_reg_reg[28]/CK  My_DMA/wstep_reg_reg[27]/CK  My_DMA/wstep_reg_reg[26]/CK  My_DMA/wstep_reg_reg[25]/CK  My_DMA/wstep_reg_reg[24]/CK  My_DMA/wstep_reg_reg[23]/CK  My_DMA/wstep_reg_reg[22]/CK  My_DMA/wstep_reg_reg[21]/CK  My_DMA/wstep_reg_reg[20]/CK  My_DMA/wstep_reg_reg[19]/CK  My_DMA/wstep_reg_reg[18]/CK  My_DMA/wstep_reg_reg[17]/CK  My_DMA/wstep_reg_reg[16]/CK  My_DMA/wstep_reg_reg[15]/CK  My_DMA/wstep_reg_reg[14]/CK  My_DMA/wstep_reg_reg[13]/CK  My_DMA/wstep_reg_reg[12]/CK  My_DMA/wstep_reg_reg[11]/CK  My_DMA/wstep_reg_reg[10]/CK  My_DMA/wstep_reg_reg[9]/CK  My_DMA/wstep_reg_reg[8]/CK  My_DMA/wstep_reg_reg[7]/CK  My_DMA/wstep_reg_reg[6]/CK  My_DMA/wstep_reg_reg[5]/CK  My_DMA/wstep_reg_reg[4]/CK  My_DMA/wstep_reg_reg[3]/CK  My_DMA/wstep_reg_reg[2]/CK  My_DMA/wstep_reg_reg[1]/CK  My_DMA/wstep_reg_reg[0]/CK  My_DMA/waddr_reg_reg[0]/CK  My_DMA/waddr_reg_reg[1]/CK  My_DMA/waddr_reg_reg[2]/CK  My_DMA/waddr_reg_reg[3]/CK  My_DMA/waddr_reg_reg[4]/CK  My_DMA/waddr_reg_reg[5]/CK  My_DMA/waddr_reg_reg[6]/CK  My_DMA/waddr_reg_reg[7]/CK  My_DMA/waddr_reg_reg[8]/CK  My_DMA/waddr_reg_reg[9]/CK  My_DMA/waddr_reg_reg[10]/CK  My_DMA/waddr_reg_reg[11]/CK  My_DMA/waddr_reg_reg[12]/CK  My_DMA/waddr_reg_reg[13]/CK  My_DMA/waddr_reg_reg[14]/CK  My_DMA/waddr_reg_reg[15]/CK  My_DMA/waddr_reg_reg[16]/CK  My_DMA/waddr_reg_reg[17]/CK  My_DMA/waddr_reg_reg[18]/CK  My_DMA/waddr_reg_reg[19]/CK  My_DMA/waddr_reg_reg[20]/CK  My_DMA/waddr_reg_reg[21]/CK  My_DMA/waddr_reg_reg[22]/CK  My_DMA/waddr_reg_reg[23]/CK  My_DMA/waddr_reg_reg[24]/CK  My_DMA/waddr_reg_reg[25]/CK  My_DMA/waddr_reg_reg[26]/CK  My_DMA/waddr_reg_reg[27]/CK  My_DMA/waddr_reg_reg[28]/CK  My_DMA/waddr_reg_reg[29]/CK  My_DMA/waddr_reg_reg[30]/CK  My_DMA/waddr_reg_reg[31]/CK  My_DMA/raddr_reg_reg[0]/CK  My_DMA/raddr_reg_reg[1]/CK  My_DMA/raddr_reg_reg[2]/CK  My_DMA/raddr_reg_reg[3]/CK  My_DMA/raddr_reg_reg[4]/CK  My_DMA/raddr_reg_reg[5]/CK  My_DMA/raddr_reg_reg[6]/CK  My_DMA/raddr_reg_reg[7]/CK  My_DMA/raddr_reg_reg[8]/CK  My_DMA/raddr_reg_reg[9]/CK  My_DMA/raddr_reg_reg[10]/CK  My_DMA/raddr_reg_reg[11]/CK  My_DMA/raddr_reg_reg[12]/CK  My_DMA/raddr_reg_reg[13]/CK  My_DMA/raddr_reg_reg[14]/CK  My_DMA/raddr_reg_reg[15]/CK  My_DMA/raddr_reg_reg[16]/CK  My_DMA/raddr_reg_reg[17]/CK  My_DMA/raddr_reg_reg[18]/CK  My_DMA/raddr_reg_reg[19]/CK  My_DMA/raddr_reg_reg[20]/CK  My_DMA/raddr_reg_reg[21]/CK  My_DMA/raddr_reg_reg[22]/CK  My_DMA/raddr_reg_reg[23]/CK  My_DMA/raddr_reg_reg[24]/CK  My_DMA/raddr_reg_reg[25]/CK  My_DMA/raddr_reg_reg[26]/CK  My_DMA/raddr_reg_reg[27]/CK  My_DMA/raddr_reg_reg[28]/CK  My_DMA/raddr_reg_reg[29]/CK  My_DMA/raddr_reg_reg[30]/CK  My_DMA/raddr_reg_reg[31]/CK  My_DMA/ck_S1_ADDRBUS_reg[3]/CK  My_DMA/ck_S1_ADDRBUS_reg[2]/CK  My_DMA/ck_S1_ADDRBUS_reg[1]/CK  My_DMA/ck_S1_ADDRBUS_reg[0]/CK  my_Counter/cstate_reg[0][1]/CK  my_Counter/cstate_reg[0][0]/CK  my_Counter/count_reg[0][0]/CK  my_Counter/count_reg[0][1]/CK  my_Counter/count_reg[0][31]/CK  my_Counter/count_reg[0][2]/CK  my_Counter/count_reg[0][3]/CK  my_Counter/count_reg[0][4]/CK  my_Counter/count_reg[0][5]/CK  my_Counter/count_reg[0][6]/CK  my_Counter/count_reg[0][7]/CK  my_Counter/count_reg[0][8]/CK  my_Counter/count_reg[0][9]/CK  my_Counter/count_reg[0][10]/CK  my_Counter/count_reg[0][11]/CK  my_Counter/count_reg[0][12]/CK  my_Counter/count_reg[0][13]/CK  my_Counter/count_reg[0][14]/CK  my_Counter/count_reg[0][15]/CK  my_Counter/count_reg[0][16]/CK  my_Counter/count_reg[0][17]/CK  my_Counter/count_reg[0][18]/CK  my_Counter/count_reg[0][19]/CK  my_Counter/count_reg[0][20]/CK  my_Counter/count_reg[0][21]/CK  my_Counter/count_reg[0][22]/CK  my_Counter/count_reg[0][23]/CK  my_Counter/count_reg[0][24]/CK  my_Counter/count_reg[0][25]/CK  my_Counter/count_reg[0][26]/CK  my_Counter/count_reg[0][27]/CK  my_Counter/count_reg[0][28]/CK  my_Counter/count_reg[0][29]/CK  my_Counter/count_reg[0][30]/CK  my_Counter/cstate_reg[1][1]/CK  my_Counter/cstate_reg[1][0]/CK  my_Counter/count_reg[1][0]/CK  my_Counter/count_reg[1][1]/CK  my_Counter/count_reg[1][31]/CK  my_Counter/count_reg[1][2]/CK  my_Counter/count_reg[1][3]/CK  my_Counter/count_reg[1][4]/CK  my_Counter/count_reg[1][5]/CK  my_Counter/count_reg[1][6]/CK  my_Counter/count_reg[1][7]/CK  my_Counter/count_reg[1][8]/CK  my_Counter/count_reg[1][9]/CK  my_Counter/count_reg[1][10]/CK  my_Counter/count_reg[1][11]/CK  my_Counter/count_reg[1][12]/CK  my_Counter/count_reg[1][13]/CK  my_Counter/count_reg[1][14]/CK  my_Counter/count_reg[1][15]/CK  my_Counter/count_reg[1][16]/CK  my_Counter/count_reg[1][17]/CK  my_Counter/count_reg[1][18]/CK  my_Counter/count_reg[1][19]/CK  my_Counter/count_reg[1][20]/CK  my_Counter/count_reg[1][21]/CK  my_Counter/count_reg[1][22]/CK  my_Counter/count_reg[1][23]/CK  my_Counter/count_reg[1][24]/CK  my_Counter/count_reg[1][25]/CK  my_Counter/count_reg[1][26]/CK  my_Counter/count_reg[1][27]/CK  my_Counter/count_reg[1][28]/CK  my_Counter/count_reg[1][29]/CK  my_Counter/count_reg[1][30]/CK  my_Counter/cstate_reg[2][1]/CK  my_Counter/cstate_reg[2][0]/CK  my_Counter/count_reg[2][0]/CK  my_Counter/count_reg[2][1]/CK  my_Counter/count_reg[2][31]/CK  my_Counter/count_reg[2][2]/CK  my_Counter/count_reg[2][3]/CK  my_Counter/count_reg[2][4]/CK  my_Counter/count_reg[2][5]/CK  my_Counter/count_reg[2][6]/CK  my_Counter/count_reg[2][7]/CK  my_Counter/count_reg[2][8]/CK  my_Counter/count_reg[2][9]/CK  my_Counter/count_reg[2][10]/CK  my_Counter/count_reg[2][11]/CK  my_Counter/count_reg[2][12]/CK  my_Counter/count_reg[2][13]/CK  my_Counter/count_reg[2][14]/CK  my_Counter/count_reg[2][15]/CK  my_Counter/count_reg[2][16]/CK  my_Counter/count_reg[2][17]/CK  my_Counter/count_reg[2][18]/CK  my_Counter/count_reg[2][19]/CK  my_Counter/count_reg[2][20]/CK  my_Counter/count_reg[2][21]/CK  my_Counter/count_reg[2][22]/CK  my_Counter/count_reg[2][23]/CK  my_Counter/count_reg[2][24]/CK  my_Counter/count_reg[2][25]/CK  my_Counter/count_reg[2][26]/CK  my_Counter/count_reg[2][27]/CK  my_Counter/count_reg[2][28]/CK  my_Counter/count_reg[2][29]/CK  my_Counter/count_reg[2][30]/CK  my_Counter/cstate_reg[3][1]/CK  my_Counter/cstate_reg[3][0]/CK  my_Counter/count_reg[3][0]/CK  my_Counter/count_reg[3][1]/CK  my_Counter/count_reg[3][31]/CK  my_Counter/count_reg[3][2]/CK  my_Counter/count_reg[3][3]/CK  my_Counter/count_reg[3][4]/CK  my_Counter/count_reg[3][5]/CK  my_Counter/count_reg[3][6]/CK  my_Counter/count_reg[3][7]/CK  my_Counter/count_reg[3][8]/CK  my_Counter/count_reg[3][9]/CK  my_Counter/count_reg[3][10]/CK  my_Counter/count_reg[3][11]/CK  my_Counter/count_reg[3][12]/CK  my_Counter/count_reg[3][13]/CK  my_Counter/count_reg[3][14]/CK  my_Counter/count_reg[3][15]/CK  my_Counter/count_reg[3][16]/CK  my_Counter/count_reg[3][17]/CK  my_Counter/count_reg[3][18]/CK  my_Counter/count_reg[3][19]/CK  my_Counter/count_reg[3][20]/CK  my_Counter/count_reg[3][21]/CK  my_Counter/count_reg[3][22]/CK  my_Counter/count_reg[3][23]/CK  my_Counter/count_reg[3][24]/CK  my_Counter/count_reg[3][25]/CK  my_Counter/count_reg[3][26]/CK  my_Counter/count_reg[3][27]/CK  my_Counter/count_reg[3][28]/CK  my_Counter/count_reg[3][29]/CK  my_Counter/count_reg[3][30]/CK  my_Counter/read_addr_reg[1]/CK  my_Counter/read_addr_reg[0]/CK )
Level 1 (Total=409	Sink=409)
Total Sinks		: 409

# Analysis View: ensc_av
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 409
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 1000(ps)
Root Fall Input Tran           : 1000(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): my_Mem/clk 1515.3(ps)
Min trig. edge delay at sink(R): my_aes/clock 594.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 594.1~1515.3(ps)       200~3000(ps)        
Fall Phase Delay               : 594.1~1515.3(ps)       200~3000(ps)        
Trig. Edge Skew                : 921.2(ps)              400(ps)             
Rise Skew                      : 921.2(ps)              
Fall Skew                      : 921.2(ps)              
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 2157.9(ps)             200(ps)             
Max. Fall Sink Tran.           : 2157.9(ps)             200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 1503.3(ps)             0(ps)               
Min. Fall Sink Tran.           : 1503.3(ps)             0(ps)               

view ensc_av : skew = 921.2ps (required = 400ps)


Generating Clock Analysis Report results/ensc450.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.1)


*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1082.3M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveNetlist results/verilog/ensc450.cts.v
Writing Netlist "results/verilog/ensc450.cts.v" ...
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1070.3M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.32% H + 0.01% V (0:00:00.0 1078.2M)

Phase 1e-1h Overflow: 0.00% H + 0.00% V (0:00:00.0 1078.2M)

Phase 1l Overflow: 0.01% H + 0.02% V (0:00:00.1 1086.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	1	 0.00%	6	 0.01%
 -1:	4	 0.00%	5	 0.01%
--------------------------------------
  0:	49	 0.05%	28	 0.03%
  1:	9	 0.01%	53	 0.05%
  2:	14	 0.01%	133	 0.13%
  3:	188	 0.19%	178	 0.18%
  4:	302	 0.30%	738	 0.74%
  5:	99128	99.43%	98552	98.85%


Total length: 9.758e+04um, number of vias: 21769
M1(H) length: 1.616e+03um, number of vias: 11400
M2(V) length: 3.439e+04um, number of vias: 8383
M3(H) length: 2.524e+04um, number of vias: 1354
M4(V) length: 1.722e+04um, number of vias: 329
M5(H) length: 1.118e+04um, number of vias: 253
M6(V) length: 6.880e+03um, number of vias: 28
M7(H) length: 6.835e+02um, number of vias: 18
M8(V) length: 3.545e+02um, number of vias: 4
M9(H) length: 2.772e+01um, number of vias: 0
M10(V) length: 0.000e+00um

**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1086.2M 
*** Finished trialRoute (cpu=0:00:00.4 mem=1086.2M) ***

<CMD> extractRC
Extraction called for design 'ensc450' of instances=3154 and nets=3964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1072.020M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1070.96)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net FE_OFN97_resetn. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 3870
End delay calculation. (MEM=1116.16 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1116.16 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:59.1 mem=1116.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.000  |  0.214  |  0.746  |  0.791  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.214  |  0.000  |  0.214  |  0.746  |  0.791  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 2.114%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 0.88 sec
Total Real time: 1.0 sec
Total Memory Usage: 1070.457031 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1070.46)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 3870
End delay calculation. (MEM=1118.16 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1118.16 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:00 mem=1118.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.708  |  0.892  |  0.708  |  1.424  |  6.960  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.708  |  0.892  |  0.708  |  1.424  |  6.960  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.114%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 1.12 sec
Total Real time: 2.0 sec
Total Memory Usage: 1070.457031 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1068.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.32% H + 0.01% V (0:00:00.1 1077.4M)

Phase 1e-1h Overflow: 0.00% H + 0.00% V (0:00:00.0 1077.4M)

Phase 1l Overflow: 0.01% H + 0.02% V (0:00:00.1 1085.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	1	 0.00%
 -2:	1	 0.00%	6	 0.01%
 -1:	4	 0.00%	5	 0.01%
--------------------------------------
  0:	49	 0.05%	28	 0.03%
  1:	9	 0.01%	53	 0.05%
  2:	14	 0.01%	133	 0.13%
  3:	188	 0.19%	178	 0.18%
  4:	302	 0.30%	738	 0.74%
  5:	99128	99.43%	98552	98.85%


Total length: 9.758e+04um, number of vias: 21769
M1(H) length: 1.616e+03um, number of vias: 11400
M2(V) length: 3.439e+04um, number of vias: 8383
M3(H) length: 2.524e+04um, number of vias: 1354
M4(V) length: 1.722e+04um, number of vias: 329
M5(H) length: 1.118e+04um, number of vias: 253
M6(V) length: 6.880e+03um, number of vias: 28
M7(H) length: 6.835e+02um, number of vias: 18
M8(V) length: 3.545e+02um, number of vias: 4
M9(H) length: 2.772e+01um, number of vias: 0
M10(V) length: 0.000e+00um

**WARN: (IMPTR-7102):	There are 3 unplaced pins or pins without metal layer geometry or M0 terms without V01. Router cannot connect to such terms.
Physical geometry is required for a pin and these pins need to be placed in the design for the router to make connections.
Peak Memory Usage was 1085.4M 
*** Finished trialRoute (cpu=0:00:00.4 mem=1085.4M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3154 and nets=3964 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1071.316M)
<CMD> optDesign -postCTS
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	FE_OFN97_resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 804.0M, totSessionCpu=0:01:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1060.5M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1240.24)
Total number of fetched objects 3870
End delay calculation. (MEM=1240.24 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1240.24 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:03 mem=1240.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.716  |  0.716  |  0.857  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.114%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 898.8M, totSessionCpu=0:01:03 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1152.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1152.3M) ***
*** Starting optimizing excluded clock nets MEM= 1152.3M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1152.3M) ***
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    76|    87|    -0.60|     4|     4|    -0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0|   2.11|          |         |
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       2|       0|       7|   2.12| 0:00:01.0|  1224.6M|
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.72|     0.00|       0|       0|       0|   2.12| 0:00:00.0|  1224.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 68 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    68 net(s): Could not be fixed because the solution degraded timing.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1224.6M) ***

*** Starting refinePlace (0:01:05 mem=1240.6M) ***
Total net bbox length = 8.763e+04 (3.495e+04 5.269e+04) (ext = 1.037e+04)
Move report: Detail placement moves 2 insts, mean move: 0.95 um, max move: 0.95 um
	Max move on inst (My_bus/FE_OFC252_YOUR_RDATABUS_19): (311.98, 332.64) --> (311.03, 332.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1240.6MB
Summary Report:
Instances move: 2 (out of 3154 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 0.95 um (Instance: My_bus/FE_OFC252_YOUR_RDATABUS_19) (311.98, 332.64) -> (311.03, 332.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
Total net bbox length = 8.763e+04 (3.495e+04 5.269e+04) (ext = 1.037e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1240.6MB
*** Finished refinePlace (0:01:05 mem=1240.6M) ***
*** maximum move = 0.95 um ***
*** Finished re-routing un-routed nets (1240.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1240.6M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=1164.3M)                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.716  |  0.716  |  0.862  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.116%
Routing Overflow: 0.01% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 911.0M, totSessionCpu=0:01:06 **
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 2.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     2.12%|        -|   0.066|   0.000|   0:00:00.0| 1199.4M|
|     2.12%|        2|   0.066|   0.000|   0:00:01.0| 1237.5M|
|     2.12%|        0|   0.066|   0.000|   0:00:00.0| 1237.5M|
|     2.11%|       14|   0.066|   0.000|   0:00:00.0| 1237.5M|
|     2.11%|        0|   0.066|   0.000|   0:00:00.0| 1237.5M|
|     2.11%|        3|   0.066|   0.000|   0:00:00.0| 1237.5M|
|     2.11%|        0|   0.066|   0.000|   0:00:00.0| 1237.5M|
|     2.11%|        0|   0.066|   0.000|   0:00:00.0| 1237.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 2.11
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:07 mem=1237.5M) ***
Total net bbox length = 8.763e+04 (3.494e+04 5.269e+04) (ext = 1.101e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1237.5MB
Summary Report:
Instances move: 0 (out of 3140 movable)
Instances flipped: 2
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.763e+04 (3.494e+04 5.269e+04) (ext = 1.101e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1237.5MB
*** Finished refinePlace (0:01:07 mem=1237.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1237.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1237.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1164.31M, totSessionCpu=0:01:07).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3684  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3684 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3684 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.418780e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)        49( 0.04%)        71( 0.05%)         4( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total               84( 0.01%)        71( 0.01%)         4( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 11371
[NR-eGR] metal2  (2V) length: 1.921190e+04um, number of vias: 14907
[NR-eGR] metal3  (3H) length: 2.426399e+04um, number of vias: 5346
[NR-eGR] metal4  (4V) length: 2.287888e+04um, number of vias: 737
[NR-eGR] metal5  (5H) length: 1.409407e+04um, number of vias: 655
[NR-eGR] metal6  (6V) length: 1.505864e+04um, number of vias: 41
[NR-eGR] metal7  (7H) length: 7.352350e+02um, number of vias: 27
[NR-eGR] metal8  (8V) length: 7.724500e+02um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 9.701516e+04um, number of vias: 33084
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.148715e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1150.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
Extraction called for design 'ensc450' of instances=3142 and nets=3952 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1150.668M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1162.8)
Total number of fetched objects 3858
End delay calculation. (MEM=1210.5 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1210.5 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    73|    79|    -0.60|     9|     9|    -0.01|     0|     0|     0|     0|     0.73|     0.00|       0|       0|       0|   2.11|          |         |
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.73|     0.00|       5|       0|       5|   2.12| 0:00:01.0|  1227.1M|
|    68|    68|    -0.60|     0|     0|     0.00|     0|     0|     0|     0|     0.73|     0.00|       0|       0|       0|   2.12| 0:00:00.0|  1227.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 68 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    68 net(s): Could not be fixed because the solution degraded timing.


*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1227.1M) ***

*** Starting refinePlace (0:01:10 mem=1243.1M) ***
Total net bbox length = 8.763e+04 (3.495e+04 5.269e+04) (ext = 1.101e+04)
Move report: Detail placement moves 8 insts, mean move: 1.24 um, max move: 1.97 um
	Max move on inst (My_bus/U109): (288.04, 279.44) --> (287.47, 278.04)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1246.1MB
Summary Report:
Instances move: 8 (out of 3145 movable)
Instances flipped: 0
Mean displacement: 1.24 um
Max displacement: 1.97 um (Instance: My_bus/U109) (288.04, 279.44) -> (287.47, 278.04)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 8.764e+04 (3.495e+04 5.269e+04) (ext = 1.101e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1246.1MB
*** Finished refinePlace (0:01:10 mem=1246.1M) ***
*** maximum move = 1.97 um ***
*** Finished re-routing un-routed nets (1246.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1246.1M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.380%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 ensc_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ensc450' of instances=3147 and nets=3957 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1149.160M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3689  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3689 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3689 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.420460e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)        66( 0.05%)        53( 0.04%)         4( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              106( 0.01%)        53( 0.00%)         4( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1157.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.25 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1169.98)
Total number of fetched objects 3863
End delay calculation. (MEM=1217.68 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1217.68 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:12 mem=1217.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 919.1M, totSessionCpu=0:01:12 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.733  |  0.733  |  0.980  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.118%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 919.3M, totSessionCpu=0:01:12 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3147 and nets=3957 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/ensc450_26801_9cxFd5.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1083.3M)
Extracted 10.005% (CPU Time= 0:00:00.2  MEM= 1222.7M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1222.7M)
Extracted 30.005% (CPU Time= 0:00:00.3  MEM= 1246.7M)
Extracted 40.005% (CPU Time= 0:00:00.3  MEM= 1246.7M)
Extracted 50.005% (CPU Time= 0:00:00.3  MEM= 1246.7M)
Extracted 60.005% (CPU Time= 0:00:00.3  MEM= 1246.7M)
Extracted 70.005% (CPU Time= 0:00:00.4  MEM= 1246.7M)
Extracted 80.005% (CPU Time= 0:00:00.4  MEM= 1246.7M)
Extracted 90.005% (CPU Time= 0:00:00.4  MEM= 1246.7M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1246.7M)
Number of Extracted Resistors     : 73565
Number of Extracted Ground Cap.   : 76808
Number of Extracted Coupling Cap. : 189408
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1206.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1206.711M)
<CMD> optDesign -postCTS -hold
**WARN: (IMPOPT-576):	2 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	FE_OFN97_resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 811.3M, totSessionCpu=0:01:14 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1075.9M)
Extraction called for design 'ensc450' of instances=3147 and nets=3957 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1069.855M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:14 mem=1069.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=14.9961)
Total number of fetched objects 3863
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 ensc_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1090)
Total number of fetched objects 3863
End delay calculation. (MEM=1137.68 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1137.68 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:15 mem=1137.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:15 mem=1137.7M ***
Restoring Auto Hold Views:  ensc_av
Restoring Active Hold Views:  ensc_av 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: ensc_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av
Hold  views included:
 ensc_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.733  |  0.733  |  0.980  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.213  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   452   |   452   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.118%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 826.2M, totSessionCpu=0:01:15 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 ensc_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1161.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 106532 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=228 numPGBlocks=106532 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3689  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3689 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3689 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.420460e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal3  (3)        66( 0.05%)        53( 0.04%)         4( 0.00%)   ( 0.10%) 
[NR-eGR]  metal4  (4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5  (5)        22( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              106( 0.01%)        53( 0.00%)         4( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1170.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 927.6M, totSessionCpu=0:01:16 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0.769531)
Total number of fetched objects 3863
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 
Hold  views included:
 ensc_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.733  |  0.733  |  0.980  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.213  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   452   |   452   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.118%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 927.7M, totSessionCpu=0:01:16 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/ensc450.postcts.v
Writing Netlist "results/verilog/ensc450.postcts.v" ...
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3147 and nets=3957 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/ensc450_26801_9cxFd5.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1095.0M)
Extracted 10.005% (CPU Time= 0:00:00.2  MEM= 1234.4M)
Extracted 20.005% (CPU Time= 0:00:00.2  MEM= 1234.4M)
Extracted 30.005% (CPU Time= 0:00:00.3  MEM= 1258.5M)
Extracted 40.005% (CPU Time= 0:00:00.3  MEM= 1258.5M)
Extracted 50.005% (CPU Time= 0:00:00.3  MEM= 1258.5M)
Extracted 60.005% (CPU Time= 0:00:00.3  MEM= 1258.5M)
Extracted 70.005% (CPU Time= 0:00:00.4  MEM= 1258.5M)
Extracted 80.005% (CPU Time= 0:00:00.4  MEM= 1258.5M)
Extracted 90.005% (CPU Time= 0:00:00.4  MEM= 1258.5M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1258.5M)
Number of Extracted Resistors     : 73565
Number of Extracted Ground Cap.   : 76808
Number of Extracted Coupling Cap. : 189408
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1218.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1218.438M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1093.24)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3863
End delay calculation. (MEM=1140.93 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1140.93 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:18 mem=1140.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |  0.792  |  0.763  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.215  |  0.000  |  0.215  |  0.792  |  0.763  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 2.118%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
Total CPU time: 0.95 sec
Total Real time: 1.0 sec
Total Memory Usage: 1095.222656 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1095.23)
Total number of fetched objects 3863
End delay calculation. (MEM=1142.93 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1142.93 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:19 mem=1142.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.684  |  0.958  |  0.684  |  1.396  |  6.933  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.684  |  0.958  |  0.684  |  1.396  |  6.933  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |     69 (70)      |   -0.500   |     69 (70)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.118%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
Total CPU time: 1.04 sec
Total Real time: 2.0 sec
Total Memory Usage: 1095.222656 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
<CMD> setAttribute -net clk -avoid_detour true
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -quiet -routeAntennaCellName VDD
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=04/19 18:56:31, mem=831.7M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeAntennaCellName "VDD"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 10
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Apr 19 18:56:31 2021
#
#Generating timing data, please wait...
#3690 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 3863
End delay calculation. (MEM=1147.83 CPU=0:00:00.4 REAL=0:00:00.0)
#Current view: ensc_av 
ensc450
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 790.06 (MB), peak = 949.70 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-629) NanoRoute cannot route PIN clock of INST my_aes for NET clk. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN reset of INST my_aes for NET FE_OFN97_resetn. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#Start reading timing information from file .timing_file_26801.tif.gz ...
#Read in timing information for 102 ports, 3147 instances from timing file .timing_file_26801.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Apr 19 18:56:33 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 170 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.950] has 3786 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.32 (MB), peak = 949.70 (MB)
#Merging special wires...
#
#Finished routing data preparation on Mon Apr 19 18:56:33 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.93 (MB)
#Total memory = 810.55 (MB)
#Peak memory = 949.70 (MB)
#
#
#Start global routing on Mon Apr 19 18:56:33 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Apr 19 18:56:33 2021
#
#Start routing resource analysis on Mon Apr 19 18:56:33 2021
#
#Routing resource analysis is done on Mon Apr 19 18:56:33 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        2876         553       68700    18.33%
#  metal2         V        2780         536       68700    16.13%
#  metal3         H        2876         553       68700    16.04%
#  metal4         V        1886         364       68700    16.13%
#  metal5         H        1517         195       68700    11.14%
#  metal6         V        1742         508       68700    12.13%
#  metal7         H         428         141       68700    19.79%
#  metal8         V         662          86       68700    11.42%
#  metal9         H         203          27       68700    11.71%
#  metal10        V         266          35       68700    11.41%
#  --------------------------------------------------------------
#  Total                  15238      15.78%      687000    14.42%
#
#
#
#
#Global routing data preparation is done on Mon Apr 19 18:56:33 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 820.54 (MB), peak = 949.70 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 821.83 (MB), peak = 949.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.80 (MB), peak = 949.70 (MB)
#
#start global routing iteration 2...
#Initial_route: 0.56946
#Reroute: 1.63437
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 847.64 (MB), peak = 949.70 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 847.93 (MB), peak = 949.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 268 (skipped).
#Total number of routable nets = 3689.
#Total number of nets in the design = 3957.
#
#3689 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1            3688  
#------------------------------------------
#        Total            1            3688  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1            3688  
#------------------------------------------
#        Total            1            3688  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        6(0.01%)   (0.01%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      6(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 92973 um.
#Total half perimeter of net bounding box = 89677 um.
#Total wire length on LAYER metal1 = 5256 um.
#Total wire length on LAYER metal2 = 33939 um.
#Total wire length on LAYER metal3 = 26062 um.
#Total wire length on LAYER metal4 = 14306 um.
#Total wire length on LAYER metal5 = 6983 um.
#Total wire length on LAYER metal6 = 6330 um.
#Total wire length on LAYER metal7 = 38 um.
#Total wire length on LAYER metal8 = 59 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20643
#Up-Via Summary (total 20643):
#           
#-----------------------
# metal1          11301
# metal2           7365
# metal3           1468
# metal4            308
# metal5            193
# metal6              6
# metal7              2
#-----------------------
#                 20643 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 37.56 (MB)
#Total memory = 848.21 (MB)
#Peak memory = 949.70 (MB)
#
#Finished global routing on Mon Apr 19 18:56:37 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.20 (MB), peak = 949.70 (MB)
#Start Track Assignment.
#Done with 5322 horizontal wires in 2 hboxes and 5638 vertical wires in 3 hboxes.
#Done with 1253 horizontal wires in 2 hboxes and 1297 vertical wires in 3 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      5245.98 	  0.00%  	  0.00% 	  0.00%
# metal2     33900.71 	  0.89%  	  0.00% 	  0.85%
# metal3     25862.87 	  0.03%  	  0.00% 	  0.00%
# metal4     14345.86 	  0.03%  	  0.00% 	  0.00%
# metal5      6998.41 	  0.00%  	  0.00% 	  0.00%
# metal6      6331.27 	  0.00%  	  0.00% 	  0.00%
# metal7        38.00 	  0.00%  	  0.00% 	  0.00%
# metal8        59.20 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       92782.30  	  0.34% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 95255 um.
#Total half perimeter of net bounding box = 89677 um.
#Total wire length on LAYER metal1 = 6823 um.
#Total wire length on LAYER metal2 = 33923 um.
#Total wire length on LAYER metal3 = 26684 um.
#Total wire length on LAYER metal4 = 14374 um.
#Total wire length on LAYER metal5 = 7003 um.
#Total wire length on LAYER metal6 = 6350 um.
#Total wire length on LAYER metal7 = 39 um.
#Total wire length on LAYER metal8 = 60 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 20643
#Up-Via Summary (total 20643):
#           
#-----------------------
# metal1          11301
# metal2           7365
# metal3           1468
# metal4            308
# metal5            193
# metal6              6
# metal7              2
#-----------------------
#                 20643 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 831.13 (MB), peak = 949.70 (MB)
#
#number of short segments in preferred routing layers
#	metal2    metal3    Total 
#	199       168       367       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 31.59 (MB)
#Total memory = 831.18 (MB)
#Peak memory = 949.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 865.13 (MB), peak = 949.70 (MB)
#Complete Detail Routing.
#Total wire length = 95774 um.
#Total half perimeter of net bounding box = 89677 um.
#Total wire length on LAYER metal1 = 7376 um.
#Total wire length on LAYER metal2 = 35393 um.
#Total wire length on LAYER metal3 = 24701 um.
#Total wire length on LAYER metal4 = 13996 um.
#Total wire length on LAYER metal5 = 7386 um.
#Total wire length on LAYER metal6 = 6814 um.
#Total wire length on LAYER metal7 = 37 um.
#Total wire length on LAYER metal8 = 71 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 24890
#Up-Via Summary (total 24890):
#           
#-----------------------
# metal1          12089
# metal2          10160
# metal3           1940
# metal4            434
# metal5            259
# metal6              6
# metal7              2
#-----------------------
#                 24890 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -0.74 (MB)
#Total memory = 830.45 (MB)
#Peak memory = 949.70 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -0.74 (MB)
#Total memory = 830.45 (MB)
#Peak memory = 949.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = -1.65 (MB)
#Total memory = 830.02 (MB)
#Peak memory = 949.70 (MB)
#Number of warnings = 40
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Apr 19 18:56:46 2021
#
#% End globalDetailRoute (date=04/19 18:56:46, total cpu=0:00:15.1, real=0:00:15.0, peak res=847.4M, current mem=829.8M)
<CMD> saveNetlist results/verilog/ensc450.route.v
Writing Netlist "results/verilog/ensc450.route.v" ...
<CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
#% Begin save design ... (date=04/19 18:56:46, mem=829.8M)
% Begin Save ccopt configuration ... (date=04/19 18:56:46, mem=829.8M)
% End Save ccopt configuration ... (date=04/19 18:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=830.6M, current mem=830.6M)
% Begin Save clock tree specification data ... (date=04/19 18:56:46, mem=830.6M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/19 18:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=831.6M, current mem=831.6M)
% Begin Save netlist data ... (date=04/19 18:56:46, mem=831.6M)
Writing Binary DB to ./DBS/08-route.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/19 18:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.0M, current mem=832.0M)
Saving congestion map file ./DBS/08-route.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/19 18:56:46, mem=832.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/19 18:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.6M, current mem=832.6M)
% Begin Save clock tree data ... (date=04/19 18:56:46, mem=836.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/08-route.enc.dat.tmp/ensc450.ctstch' ...
% End Save clock tree data ... (date=04/19 18:56:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.2M, current mem=836.2M)
Saving preference file ./DBS/08-route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/19 18:56:46, mem=836.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/19 18:56:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=836.4M, current mem=836.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/19 18:56:47, mem=836.4M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/19 18:56:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.5M, current mem=836.5M)
% Begin Save routing data ... (date=04/19 18:56:47, mem=836.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1076.3M) ***
% End Save routing data ... (date=04/19 18:56:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.5M, current mem=837.5M)
Saving property file ./DBS/08-route.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1076.3M) ***
#Saving pin access data to file ./DBS/08-route.enc.dat.tmp/ensc450.apa ...
#
% Begin Save power constraints data ... (date=04/19 18:56:47, mem=837.8M)
% End Save power constraints data ... (date=04/19 18:56:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.8M, current mem=837.8M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 08-route.enc.dat.tmp
#% End save design ... (date=04/19 18:56:47, total cpu=0:00:00.5, real=0:00:01.0, peak res=839.2M, current mem=839.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3147 and nets=3957 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/ensc450_26801_9cxFd5.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1110.7M)
Extracted 10.0051% (CPU Time= 0:00:00.3  MEM= 1274.1M)
Extracted 20.0062% (CPU Time= 0:00:00.3  MEM= 1274.1M)
Extracted 30.0074% (CPU Time= 0:00:00.3  MEM= 1274.1M)
Extracted 40.0047% (CPU Time= 0:00:00.3  MEM= 1274.1M)
Extracted 50.0058% (CPU Time= 0:00:00.3  MEM= 1274.1M)
Extracted 60.007% (CPU Time= 0:00:00.3  MEM= 1274.1M)
Extracted 70.0043% (CPU Time= 0:00:00.4  MEM= 1274.1M)
Extracted 80.0055% (CPU Time= 0:00:00.4  MEM= 1274.1M)
Extracted 90.0066% (CPU Time= 0:00:00.4  MEM= 1274.1M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1274.1M)
Number of Extracted Resistors     : 50679
Number of Extracted Ground Cap.   : 54294
Number of Extracted Coupling Cap. : 182892
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1234.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1234.133M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1137.12)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3863
End delay calculation. (MEM=1184.8 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1184.8 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:37 mem=1184.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |  0.746  |  0.766  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.215  |  0.000  |  0.215  |  0.746  |  0.766  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 2.118%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
Total CPU time: 1.04 sec
Total Real time: 1.0 sec
Total Memory Usage: 1143.097656 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1142.85)
Total number of fetched objects 3863
End delay calculation. (MEM=1190.54 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1190.54 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:38 mem=1190.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.774  |  1.082  |  0.774  |  1.577  |  7.046  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.774  |  1.082  |  0.774  |  1.577  |  7.046  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.118%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
Total CPU time: 1.02 sec
Total Real time: 1.0 sec
Total Memory Usage: 1142.839844 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
<CMD> summaryReport -outfile results/summary/08-route.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-route.rpt.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 26861 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 602 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 899 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 1842 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 5435 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 35639 filler insts added - prefix FILL (CPU: 0:00:00.6).
For 35639 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 1.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:01.6  MEM: 138.4M)


Info: fillNotch is completed.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Apr 19 18:56:53 2021

Design Name: ensc450
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (630.0400, 480.0600)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: has an unconnected terminal, has special routes with opens.
Net VSS: has an unconnected terminal, has special routes with opens.

Begin Summary 
    8 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    10 total info(s) created.
End Summary

End Time: Mon Apr 19 18:56:54 2021
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 10 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 1282.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.1  MEM: 6.8M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=38786 and nets=3957 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/ensc450_26801_9cxFd5.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1162.5M)
Extracted 10.0051% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 20.0062% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 30.0074% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 40.0047% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 50.0058% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 60.007% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 70.0043% (CPU Time= 0:00:00.4  MEM= 1326.0M)
Extracted 80.0055% (CPU Time= 0:00:00.4  MEM= 1326.0M)
Extracted 90.0066% (CPU Time= 0:00:00.4  MEM= 1326.0M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1326.0M)
Number of Extracted Resistors     : 50679
Number of Extracted Ground Cap.   : 54294
Number of Extracted Coupling Cap. : 182892
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1286.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1285.984M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1164.55)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3863
End delay calculation. (MEM=1212.23 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1212.23 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:45 mem=1212.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.215  |  0.000  |  0.215  |  0.746  |  0.766  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.215  |  0.000  |  0.215  |  0.746  |  0.766  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 2.118%
       (100.010% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
Total CPU time: 1.07 sec
Total Real time: 2.0 sec
Total Memory Usage: 1166.527344 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1166.54)
Total number of fetched objects 3863
End delay calculation. (MEM=1214.23 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1214.23 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:46 mem=1214.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.774  |  1.082  |  0.774  |  1.577  |  7.046  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc_av             |  0.774  |  1.082  |  0.774  |  1.577  |  7.046  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     68 (68)      |   -0.500   |     68 (68)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.118%
       (100.010% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
Total CPU time: 1.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 1166.527344 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/ensc450.def
Writing DEF file 'results/ensc450.def', current time is Mon Apr 19 18:57:00 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/ensc450.def' is written, current time is Mon Apr 19 18:57:00 2021 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/ensc450.phys.v
Writing Netlist "results/verilog/ensc450.phys.v" ...
Warning (Quiet mode): There are 2 nets not connected to  global special net.
**WARN: (IMPVL-503):	Logical pg nets are not connected to global pg nets.
Warning (Quiet mode): There are 32 terms not connected to  global special net.
**WARN: (IMPVL-504):	Tie-hi/low terms are not connected to global pg nets.
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell results/verilog/ensc450.final.v
Writing Netlist "results/verilog/ensc450.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=38786 and nets=3957 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/ensc450_26801_9cxFd5.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1162.5M)
Extracted 10.0051% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 20.0062% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 30.0074% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 40.0047% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 50.0058% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 60.007% (CPU Time= 0:00:00.3  MEM= 1326.0M)
Extracted 70.0043% (CPU Time= 0:00:00.4  MEM= 1326.0M)
Extracted 80.0055% (CPU Time= 0:00:00.4  MEM= 1326.0M)
Extracted 90.0066% (CPU Time= 0:00:00.4  MEM= 1326.0M)
Extracted 100% (CPU Time= 0:00:00.7  MEM= 1326.0M)
Number of Extracted Resistors     : 50679
Number of Extracted Ground Cap.   : 54294
Number of Extracted Coupling Cap. : 182892
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1286.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1285.984M)
<CMD> rcOut -spef results/ensc450.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1271.9M)
<CMD> summaryReport -outfile results/summary/09-finishing.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/09-finishing.rpt.
<CMD> set_analysis_view -setup {ensc_av} -hold {ensc_av}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: ensc_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/.mmmc6ZkVJJ/modes/ensc_cm/ensc_cm.sdc' ...
Current (total cpu=0:01:48, real=0:02:26, peak res=1034.7M, current mem=819.4M)
ensc450
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=829.4M, current mem=829.4M)
Current (total cpu=0:01:48, real=0:02:26, peak res=1034.7M, current mem=829.4M)
Reading latency file '/tmp/innovus_temp_26801_ensc-esil-17_escmc29_1pgGFq/.mmmc6ZkVJJ/views/ensc_av/latency.sdc' ...
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> do_extract_model results/${TOP}_slow.lib -view ensc_av
AAE DB initialization (MEM=1130.49 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1143.58)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3863
End delay calculation. (MEM=1204.8 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1193.26 CPU=0:00:00.7 REAL=0:00:00.0)
TAMODEL Cpu User Time =    4.6 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD> globalNetConnect -help

Usage: globalNetConnect [-help] [<globalNetName>] [-all] [-autoTie] [-disconnect] [-hierarchicalInstance <string>]
                        [-instanceBasename <string>] [-net <string>] [-netlistOverride] [-nonHierarchical] [-override]
                        [-pin <string>] [-powerDomain <string>] [-region {x1 y1 x2 y2}] [-singleInstance <string>]
                        [-type {pgpin tiehi tielo net}] [-verbose]

-help                             # Prints out the command usage
<globalNetName>                   # Name of the global net to be connected. (string, optional)
-all                              # apply to all specified nets/pins (bool, optional)
-autoTie                          # automatically tie off specified P/G pins (bool, optional)
-disconnect                       # disconnect p/g net connection, this option only works with
                                  # -singleInstance/-hierarchicalInstance/-instanceBasename, -type pgpin and -pin options.
                                  # (bool, optional)
-hierarchicalInstance <string>    # hierarchical instance name (string, optional)
-instanceBasename <string>        # cell instance basename pattern (string, optional)
-net <string>                     # net basename pattern (string, optional)
-netlistOverride                  # override netlist connections (bool, optional)
-nonHierarchical                  # non hierarchical cell instance (bool, optional)
-override                         # override existing setting (bool, optional)
-pin <string>                     # pin name pattern (string, optional)
-powerDomain <string>             # power domain name (string, optional)
-region {x1 y1 x2 y2}             # region (box, optional)
-singleInstance <string>          # cell instance name (string, optional)
-type {pgpin tiehi tielo net}     # global net type (enum, optional)
-verbose                          # turn verbose on (bool, optional)


<CMD> man globalNetConnect
<CMD_INTERNAL> violationBrowserClose

--------------------------------------------------------------------------------
Exiting Innovus on Mon Apr 19 19:17:49 2021
  Total CPU time:     0:03:09
  Total real time:    0:23:16
  Peak memory (main): 900.81MB


*** Memory Usage v#1 (Current mem = 1131.473M, initial mem = 251.465M) ***
*** Message Summary: 103 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=0:03:01, real=0:23:13, mem=1131.5M) ---
