{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":25
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":27
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":28
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":29
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":30
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":26
      , "parent":"25"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":31
      , "parent":"25"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":32
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":33
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":34
      , "parent":"25"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":35
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"32"
              , "Latency":"1 cycle"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"optimized"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc"
                , "line":57
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":27
      , "to":26
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":28
      , "to":26
    }
    , {
      "from":26
      , "to":28
    }
    , {
      "from":29
      , "to":26
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":30
      , "to":26
    }
    , {
      "from":26
      , "to":30
    }
    , {
      "from":33
      , "to":32
    }
    , {
      "from":32
      , "to":26
    }
    , {
      "from":35
      , "to":33
    }
  ]
}
