Analysis & Synthesis report for c4
Mon Nov  4 17:59:29 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |c4|core:CORE|s2
 11. State Machine - |c4|core:CORE|s1
 12. State Machine - |c4|core:CORE|fnext
 13. State Machine - |c4|core:CORE|fn
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated
 20. Parameter Settings for User Entity Instance: pll:UPLL|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: vga:UVGA
 22. Parameter Settings for User Entity Instance: memory:MEM|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: core:CORE|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: core:CORE|lpm_mult:Mult1
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "core:CORE"
 29. Port Connectivity Checks: "memory:MEM"
 30. Port Connectivity Checks: "pll:UPLL"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov  4 17:59:29 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; c4                                          ;
; Top-level Entity Name              ; c4                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,151                                       ;
;     Total combinational functions  ; 5,074                                       ;
;     Dedicated logic registers      ; 541                                         ;
; Total registers                    ; 541                                         ;
; Total pins                         ; 86                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; c4                 ; c4                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 16                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; c4.v                             ; yes             ; User Verilog HDL File        ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v                                 ;         ;
; ../core.v                        ; yes             ; Auto-Found Verilog HDL File  ; /home/fox/dev/03_x86/01_16bit_fubuki/core.v                                     ;         ;
; pll.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v                                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/pll_altpll.v                      ;         ;
; vga.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v                                ;         ;
; memory.v                         ; yes             ; Auto-Found Verilog HDL File  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_ual2.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf               ;         ;
; db/decode_msa.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/decode_msa.tdf                    ;         ;
; db/decode_f8a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/decode_f8a.tdf                    ;         ;
; db/mux_6nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/mux_6nb.tdf                       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_76t.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/mult_76t.tdf                      ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_6dh.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/add_sub_6dh.tdf                   ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,151                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 5074                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 3160                                                                        ;
;     -- 3 input functions                    ; 1230                                                                        ;
;     -- <=2 input functions                  ; 684                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 4305                                                                        ;
;     -- arithmetic mode                      ; 769                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 541                                                                         ;
;     -- Dedicated logic registers            ; 541                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 86                                                                          ;
; Total memory bits                           ; 262144                                                                      ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 2                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:UPLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 668                                                                         ;
; Total fan-out                               ; 20635                                                                       ;
; Average fan-out                             ; 3.53                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |c4                                            ; 5074 (1)            ; 541 (0)                   ; 262144      ; 2            ; 0       ; 1         ; 86   ; 0            ; |c4                                                                                                             ; c4              ; work         ;
;    |core:CORE|                                 ; 4950 (4904)         ; 502 (502)                 ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |c4|core:CORE                                                                                                   ; core            ; work         ;
;       |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult0                                                                                    ; lpm_mult        ; work         ;
;          |mult_76t:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult0|mult_76t:auto_generated                                                            ; mult_76t        ; work         ;
;       |lpm_mult:Mult1|                         ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult1                                                                                    ; lpm_mult        ; work         ;
;          |multcore:mult_core|                  ; 46 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult1|multcore:mult_core                                                                 ; multcore        ; work         ;
;             |mpar_add:padder|                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_6dh:auto_generated| ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|core:CORE|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6dh:auto_generated ; add_sub_6dh     ; work         ;
;    |memory:MEM|                                ; 44 (0)              ; 4 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM                                                                                                  ; memory          ; work         ;
;       |altsyncram:altsyncram_component|        ; 44 (0)              ; 4 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component                                                                  ; altsyncram      ; work         ;
;          |altsyncram_ual2:auto_generated|      ; 44 (0)              ; 4 (4)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated                                   ; altsyncram_ual2 ; work         ;
;             |decode_f8a:rden_decode_a|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_f8a:rden_decode_a          ; decode_f8a      ; work         ;
;             |decode_f8a:rden_decode_b|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_f8a:rden_decode_b          ; decode_f8a      ; work         ;
;             |decode_msa:decode2|               ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_msa:decode2                ; decode_msa      ; work         ;
;             |mux_6nb:mux4|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|mux_6nb:mux4                      ; mux_6nb         ; work         ;
;             |mux_6nb:mux5|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|mux_6nb:mux5                      ; mux_6nb         ; work         ;
;    |pll:UPLL|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|pll:UPLL                                                                                                    ; pll             ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|pll:UPLL|altpll:altpll_component                                                                            ; altpll          ; work         ;
;          |pll_altpll:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|pll:UPLL|altpll:altpll_component|pll_altpll:auto_generated                                                  ; pll_altpll      ; work         ;
;    |vga:UVGA|                                  ; 79 (79)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |c4|vga:UVGA                                                                                                    ; vga             ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |c4|core:CORE|s2                                                        ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; Name    ; s2.0111 ; s2.0110 ; s2.0101 ; s2.0100 ; s2.0011 ; s2.0010 ; s2.0001 ; s2.0000 ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+
; s2.0000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; s2.0001 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; s2.0010 ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; s2.0011 ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; s2.0100 ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; s2.0101 ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; s2.0110 ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; s2.0111 ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |c4|core:CORE|s1                                    ;
+---------+---------+---------+---------+---------+---------+---------+
; Name    ; s1.0101 ; s1.0100 ; s1.0011 ; s1.0010 ; s1.0001 ; s1.0000 ;
+---------+---------+---------+---------+---------+---------+---------+
; s1.0000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; s1.0001 ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; s1.0010 ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; s1.0011 ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; s1.0100 ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; s1.0101 ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |c4|core:CORE|fnext                  ;
+-------------+-------------+------------+-------------+
; Name        ; fnext.START ; fnext.INTR ; fnext.INSTR ;
+-------------+-------------+------------+-------------+
; fnext.START ; 0           ; 0          ; 0           ;
; fnext.INSTR ; 1           ; 0          ; 1           ;
; fnext.INTR  ; 1           ; 1          ; 0           ;
+-------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |c4|core:CORE|fn                                                                                ;
+----------+----------+--------+--------+---------+----------+---------+----------+----------+---------+----------+
; Name     ; fn.UNDEF ; fn.DIV ; fn.POP ; fn.PUSH ; fn.WBACK ; fn.INTR ; fn.INSTR ; fn.MODRM ; fn.LOAD ; fn.START ;
+----------+----------+--------+--------+---------+----------+---------+----------+----------+---------+----------+
; fn.START ; 0        ; 0      ; 0      ; 0       ; 0        ; 0       ; 0        ; 0        ; 0       ; 0        ;
; fn.LOAD  ; 0        ; 0      ; 0      ; 0       ; 0        ; 0       ; 0        ; 0        ; 1       ; 1        ;
; fn.MODRM ; 0        ; 0      ; 0      ; 0       ; 0        ; 0       ; 0        ; 1        ; 0       ; 1        ;
; fn.INSTR ; 0        ; 0      ; 0      ; 0       ; 0        ; 0       ; 1        ; 0        ; 0       ; 1        ;
; fn.INTR  ; 0        ; 0      ; 0      ; 0       ; 0        ; 1       ; 0        ; 0        ; 0       ; 1        ;
; fn.WBACK ; 0        ; 0      ; 0      ; 0       ; 1        ; 0       ; 0        ; 0        ; 0       ; 1        ;
; fn.PUSH  ; 0        ; 0      ; 0      ; 1       ; 0        ; 0       ; 0        ; 0        ; 0       ; 1        ;
; fn.POP   ; 0        ; 0      ; 1      ; 0       ; 0        ; 0       ; 0        ; 0        ; 0       ; 1        ;
; fn.DIV   ; 0        ; 1      ; 0      ; 0       ; 0        ; 0       ; 0        ; 0        ; 0       ; 1        ;
; fn.UNDEF ; 1        ; 0      ; 0      ; 0       ; 0        ; 0       ; 0        ; 0        ; 0       ; 1        ;
+----------+----------+--------+--------+---------+----------+---------+----------+----------+---------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; core:CORE|rot_r[6]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[1]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[3]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[5]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[4]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[2]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[0]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[12]                                 ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[10]                                 ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[8]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[14]                                 ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[15]                                 ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[9]                                  ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[11]                                 ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[13]                                 ; core:CORE|Equal16   ; yes                    ;
; core:CORE|rot_r[7]                                  ; core:CORE|Equal16   ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------+----------------------------------------+
; vga:UVGA|g                                                               ; Stuck at GND due to stuck port data_in ;
; vga:UVGA|r                                                               ; Stuck at GND due to stuck port data_in ;
; pll:UPLL|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC due to stuck port data_in ;
; core:CORE|divb[18..31]                                                   ; Merged with core:CORE|divb[17]         ;
; core:CORE|iack                                                           ; Stuck at GND due to stuck port data_in ;
; core:CORE|s2~2                                                           ; Lost fanout                            ;
; core:CORE|s2~3                                                           ; Lost fanout                            ;
; core:CORE|s2~4                                                           ; Lost fanout                            ;
; core:CORE|s2~5                                                           ; Lost fanout                            ;
; core:CORE|s1~2                                                           ; Lost fanout                            ;
; core:CORE|s1~3                                                           ; Lost fanout                            ;
; core:CORE|s1~4                                                           ; Lost fanout                            ;
; core:CORE|s1~5                                                           ; Lost fanout                            ;
; core:CORE|fnext~6                                                        ; Lost fanout                            ;
; core:CORE|fnext~8                                                        ; Lost fanout                            ;
; core:CORE|fn~11                                                          ; Lost fanout                            ;
; core:CORE|fn~12                                                          ; Lost fanout                            ;
; core:CORE|fn~13                                                          ; Lost fanout                            ;
; core:CORE|fn~14                                                          ; Lost fanout                            ;
; vga:UVGA|ax[0]                                                           ; Merged with vga:UVGA|X[0]              ;
; Total Number of Removed Registers = 33                                   ;                                        ;
+--------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+--------------------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------------------------------------------+---------------------------+----------------------------------------+
; pll:UPLL|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC              ; core:CORE|iack                         ;
;                                                                          ; due to stuck port data_in ;                                        ;
+--------------------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 541   ;
; Number of registers using Synchronous Clear  ; 221   ;
; Number of registers using Synchronous Load   ; 140   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 483   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |c4|core:CORE|divb[6]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |c4|core:CORE|bp[4]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |c4|core:CORE|bx[0]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |c4|core:CORE|divb[9]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |c4|core:CORE|divb[16]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |c4|core:CORE|divb[8]      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |c4|core:CORE|diva[3]      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |c4|core:CORE|divr[25]     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |c4|core:CORE|bx[13]       ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 32 LEs               ; 2704 LEs               ; Yes        ; |c4|core:CORE|gs[11]       ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 32 LEs               ; 2704 LEs               ; Yes        ; |c4|core:CORE|fs[9]        ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 32 LEs               ; 2704 LEs               ; Yes        ; |c4|core:CORE|ss[0]        ;
; 38:1               ; 3 bits    ; 75 LEs        ; 6 LEs                ; 69 LEs                 ; Yes        ; |c4|core:CORE|modrm[3]     ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 16 LEs               ; 1352 LEs               ; Yes        ; |c4|core:CORE|ds[0]        ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 16 LEs               ; 1352 LEs               ; Yes        ; |c4|core:CORE|ds[14]       ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 16 LEs               ; 1352 LEs               ; Yes        ; |c4|core:CORE|es[1]        ;
; 257:1              ; 8 bits    ; 1368 LEs      ; 16 LEs               ; 1352 LEs               ; Yes        ; |c4|core:CORE|es[11]       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |c4|core:CORE|dx[3]        ;
; 135:1              ; 16 bits   ; 1440 LEs      ; 32 LEs               ; 1408 LEs               ; Yes        ; |c4|core:CORE|si[4]        ;
; 135:1              ; 5 bits    ; 450 LEs       ; 5 LEs                ; 445 LEs                ; Yes        ; |c4|core:CORE|intr[6]      ;
; 136:1              ; 16 bits   ; 1440 LEs      ; 32 LEs               ; 1408 LEs               ; Yes        ; |c4|core:CORE|di[7]        ;
; 23:1               ; 8 bits    ; 120 LEs       ; 32 LEs               ; 88 LEs                 ; Yes        ; |c4|core:CORE|dx[11]       ;
; 265:1              ; 15 bits   ; 2640 LEs      ; 60 LEs               ; 2580 LEs               ; Yes        ; |c4|core:CORE|sp[7]        ;
; 262:1              ; 8 bits    ; 1392 LEs      ; 24 LEs               ; 1368 LEs               ; Yes        ; |c4|core:CORE|cs[7]        ;
; 262:1              ; 8 bits    ; 1392 LEs      ; 16 LEs               ; 1376 LEs               ; Yes        ; |c4|core:CORE|cs[10]       ;
; 140:1              ; 4 bits    ; 372 LEs       ; 8 LEs                ; 364 LEs                ; Yes        ; |c4|core:CORE|cx[7]        ;
; 134:1              ; 2 bits    ; 178 LEs       ; 4 LEs                ; 174 LEs                ; Yes        ; |c4|core:CORE|flags[3]     ;
; 133:1              ; 2 bits    ; 176 LEs       ; 6 LEs                ; 170 LEs                ; Yes        ; |c4|core:CORE|flags[2]     ;
; 262:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |c4|core:CORE|intr[0]      ;
; 34:1               ; 3 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |c4|core:CORE|cx[0]        ;
; 149:1              ; 6 bits    ; 594 LEs       ; 18 LEs               ; 576 LEs                ; Yes        ; |c4|core:CORE|cx[9]        ;
; 149:1              ; 2 bits    ; 198 LEs       ; 6 LEs                ; 192 LEs                ; Yes        ; |c4|core:CORE|cx[8]        ;
; 142:1              ; 8 bits    ; 752 LEs       ; 24 LEs               ; 728 LEs                ; Yes        ; |c4|core:CORE|out[6]       ;
; 210:1              ; 7 bits    ; 980 LEs       ; 63 LEs               ; 917 LEs                ; Yes        ; |c4|core:CORE|ax[10]       ;
; 184:1              ; 16 bits   ; 1952 LEs      ; 96 LEs               ; 1856 LEs               ; Yes        ; |c4|core:CORE|segment[4]   ;
; 139:1              ; 8 bits    ; 736 LEs       ; 56 LEs               ; 680 LEs                ; Yes        ; |c4|core:CORE|ax[7]        ;
; 263:1              ; 6 bits    ; 1050 LEs      ; 36 LEs               ; 1014 LEs               ; Yes        ; |c4|core:CORE|ip[10]       ;
; 202:1              ; 7 bits    ; 938 LEs       ; 42 LEs               ; 896 LEs                ; Yes        ; |c4|core:CORE|ip[7]        ;
; 140:1              ; 8 bits    ; 744 LEs       ; 112 LEs              ; 632 LEs                ; Yes        ; |c4|core:CORE|wb[7]        ;
; 145:1              ; 3 bits    ; 288 LEs       ; 51 LEs               ; 237 LEs                ; Yes        ; |c4|core:CORE|wb[12]       ;
; 145:1              ; 4 bits    ; 384 LEs       ; 64 LEs               ; 320 LEs                ; Yes        ; |c4|core:CORE|wb[11]       ;
; 312:1              ; 6 bits    ; 1248 LEs      ; 102 LEs              ; 1146 LEs               ; Yes        ; |c4|core:CORE|ea[6]        ;
; 314:1              ; 6 bits    ; 1254 LEs      ; 114 LEs              ; 1140 LEs               ; Yes        ; |c4|core:CORE|ea[14]       ;
; 314:1              ; 2 bits    ; 418 LEs       ; 40 LEs               ; 378 LEs                ; Yes        ; |c4|core:CORE|ea[8]        ;
; 315:1              ; 6 bits    ; 1260 LEs      ; 72 LEs               ; 1188 LEs               ; Yes        ; |c4|core:CORE|op1[7]       ;
; 317:1              ; 2 bits    ; 422 LEs       ; 24 LEs               ; 398 LEs                ; Yes        ; |c4|core:CORE|op1[2]       ;
; 322:1              ; 8 bits    ; 1712 LEs      ; 112 LEs              ; 1600 LEs               ; Yes        ; |c4|core:CORE|op1[14]      ;
; 94:1               ; 4 bits    ; 248 LEs       ; 32 LEs               ; 216 LEs                ; Yes        ; |c4|core:CORE|op2[5]       ;
; 96:1               ; 4 bits    ; 256 LEs       ; 40 LEs               ; 216 LEs                ; Yes        ; |c4|core:CORE|op2[0]       ;
; 105:1              ; 8 bits    ; 560 LEs       ; 96 LEs               ; 464 LEs                ; Yes        ; |c4|core:CORE|op2[8]       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |c4|core:CORE|Selector101  ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; No         ; |c4|core:CORE|alu_r[1]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |c4|core:CORE|Mux334       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |c4|core:CORE|Mux341       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c4|core:CORE|Mux335       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |c4|core:CORE|Mux332       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c4|core:CORE|Mux326       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |c4|core:CORE|Selector269  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |c4|core:CORE|rot_f        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |c4|core:CORE|rot_f        ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |c4|core:CORE|rin[0]       ;
; 265:1              ; 2 bits    ; 352 LEs       ; 8 LEs                ; 344 LEs                ; No         ; |c4|core:CORE|fnext        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:UPLL|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:UVGA ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; hzv            ; 640   ; Signed Integer               ;
; hzf            ; 16    ; Signed Integer               ;
; hzs            ; 96    ; Signed Integer               ;
; hzb            ; 48    ; Signed Integer               ;
; hzw            ; 800   ; Signed Integer               ;
; vtv            ; 400   ; Signed Integer               ;
; vtf            ; 12    ; Signed Integer               ;
; vts            ; 2     ; Signed Integer               ;
; vtb            ; 35    ; Signed Integer               ;
; vtw            ; 449   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:MEM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Signed Integer              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; mem.mif              ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ual2      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:CORE|lpm_mult:Mult0           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 34           ; Untyped             ;
; LPM_WIDTHR                                     ; 34           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:CORE|lpm_mult:Mult1           ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 2            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:UPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; memory:MEM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 32768                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 32768                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 2                        ;
; Entity Instance                       ; core:CORE|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                       ;
;     -- LPM_WIDTHB                     ; 17                       ;
;     -- LPM_WIDTHP                     ; 34                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; core:CORE|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 2                        ;
;     -- LPM_WIDTHB                     ; 16                       ;
;     -- LPM_WIDTHP                     ; 18                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE"                                                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ce              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; cfg_ip0         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; address[19..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; m0              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; port_a          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; port_w          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; port_r          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; port_i          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; port_o          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ax              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; bx              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cx              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dx              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sp              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; bp              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; si              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; di              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; es              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cs              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ss              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ds              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; fs              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; gs              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ip              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; flags           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; irq_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:MEM"                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; dx   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wx   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:UPLL"                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 86                          ;
; cycloneiii_ff         ; 541                         ;
;     ENA               ; 226                         ;
;     ENA SCLR          ; 121                         ;
;     ENA SCLR SLD      ; 81                          ;
;     ENA SLD           ; 55                          ;
;     SCLR              ; 19                          ;
;     SLD               ; 4                           ;
;     plain             ; 35                          ;
; cycloneiii_io_obuf    ; 27                          ;
; cycloneiii_lcell_comb ; 5075                        ;
;     arith             ; 769                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 294                         ;
;         3 data inputs ; 473                         ;
;     normal            ; 4306                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 354                         ;
;         3 data inputs ; 757                         ;
;         4 data inputs ; 3160                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 20.50                       ;
; Average LUT depth     ; 8.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Nov  4 17:58:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c4 -c c4
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (10275): Verilog HDL Module Instantiation warning at c4.v(69): ignored dangling comma in List of Port Connections File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 69
Warning (10275): Verilog HDL Module Instantiation warning at c4.v(88): ignored dangling comma in List of Port Connections File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 88
Info (12021): Found 2 design units, including 2 entities, in source file c4.v
    Info (12023): Found entity 1: c4 File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 1
    Info (12023): Found entity 2: core File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 10
Info (12127): Elaborating entity "c4" for the top level hierarchy
Warning (10034): Output port "LED" at c4.v(6) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 6
Warning (10034): Output port "SEG" at c4.v(23) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
Warning (10034): Output port "SDRAM_A" at c4.v(29) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
Warning (10034): Output port "SDRAM_B" at c4.v(30) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 30
Warning (10034): Output port "TX" at c4.v(9) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 9
Warning (10034): Output port "SCL" at c4.v(10) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 10
Warning (10034): Output port "I2C_SCL" at c4.v(12) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 12
Warning (10034): Output port "PS2_CLK" at c4.v(14) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 14
Warning (10034): Output port "LCD_E" at c4.v(25) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 25
Warning (10034): Output port "LCD_RW" at c4.v(26) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 26
Warning (10034): Output port "LCD_RS" at c4.v(27) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 27
Warning (10034): Output port "SDRAM_RAS" at c4.v(31) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 31
Warning (10034): Output port "SDRAM_CAS" at c4.v(32) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 32
Warning (10034): Output port "SDRAM_WE" at c4.v(33) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 33
Warning (10034): Output port "SDRAM_L" at c4.v(34) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 34
Warning (10034): Output port "SDRAM_U" at c4.v(35) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 35
Warning (10034): Output port "SDRAM_CKE" at c4.v(36) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 36
Warning (10034): Output port "SDRAM_CLK" at c4.v(37) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 37
Warning (10034): Output port "SDRAM_CS" at c4.v(39) has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 39
Warning (12125): Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v Line: 5
Info (12128): Elaborating entity "pll" for hierarchy "pll:UPLL" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 53
Info (12128): Elaborating entity "altpll" for hierarchy "pll:UPLL|altpll:altpll_component" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v Line: 57
Info (12130): Elaborated megafunction instantiation "pll:UPLL|altpll:altpll_component" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v Line: 57
Info (12133): Instantiated megafunction "pll:UPLL|altpll:altpll_component" with the following parameter: File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v Line: 57
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:UPLL|altpll:altpll_component|pll_altpll:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file vga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v Line: 1
Info (12128): Elaborating entity "vga" for hierarchy "vga:UVGA" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 69
Warning (10230): Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10) File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v Line: 27
Warning (10230): Verilog HDL assignment warning at vga.v(28): truncated value with size 32 to match size of target (10) File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v Line: 28
Warning (10230): Verilog HDL assignment warning at vga.v(37): truncated value with size 32 to match size of target (10) File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v Line: 37
Warning (10230): Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (10) File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v Line: 38
Warning (10230): Verilog HDL assignment warning at vga.v(40): truncated value with size 32 to match size of target (15) File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/vga.v Line: 40
Warning (12125): Using design file memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v Line: 5
Info (12128): Elaborating entity "memory" for hierarchy "memory:MEM" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:MEM|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v Line: 46
Info (12130): Elaborated megafunction instantiation "memory:MEM|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v Line: 46
Info (12133): Instantiated megafunction "memory:MEM|altsyncram:altsyncram_component" with the following parameter: File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/memory.v Line: 46
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M10K blocks -- using available memory blocks File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf Line: 1346
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ual2.tdf
    Info (12023): Found entity 1: altsyncram_ual2 File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ual2" for hierarchy "memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/decode_msa.tdf Line: 22
Info (12128): Elaborating entity "decode_msa" for hierarchy "memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_msa:decode2" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/decode_f8a.tdf Line: 22
Info (12128): Elaborating entity "decode_f8a" for hierarchy "memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|decode_f8a:rden_decode_a" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/mux_6nb.tdf Line: 22
Info (12128): Elaborating entity "mux_6nb" for hierarchy "memory:MEM|altsyncram:altsyncram_component|altsyncram_ual2:auto_generated|mux_6nb:mux4" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/altsyncram_ual2.tdf Line: 52
Info (12128): Elaborating entity "core" for hierarchy "core:CORE" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 101
Warning (10230): Verilog HDL assignment warning at core.v(91): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 91
Warning (10230): Verilog HDL assignment warning at core.v(92): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 92
Warning (10230): Verilog HDL assignment warning at core.v(97): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 97
Warning (10230): Verilog HDL assignment warning at core.v(202): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 202
Warning (10230): Verilog HDL assignment warning at core.v(238): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 238
Warning (10230): Verilog HDL assignment warning at core.v(280): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 280
Warning (10230): Verilog HDL assignment warning at core.v(289): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 289
Warning (10230): Verilog HDL assignment warning at core.v(312): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 312
Warning (10230): Verilog HDL assignment warning at core.v(322): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 322
Warning (10230): Verilog HDL assignment warning at core.v(324): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 324
Warning (10230): Verilog HDL assignment warning at core.v(352): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 352
Warning (10230): Verilog HDL assignment warning at core.v(361): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 361
Warning (10935): Verilog HDL Casex/Casez warning at core.v(245): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 245
Warning (10935): Verilog HDL Casex/Casez warning at core.v(258): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 258
Warning (10935): Verilog HDL Casex/Casez warning at core.v(317): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 317
Warning (10230): Verilog HDL assignment warning at core.v(387): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 387
Warning (10230): Verilog HDL assignment warning at core.v(421): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 421
Warning (10935): Verilog HDL Casex/Casez warning at core.v(437): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 437
Warning (10230): Verilog HDL assignment warning at core.v(450): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 450
Warning (10230): Verilog HDL assignment warning at core.v(459): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 459
Warning (10230): Verilog HDL assignment warning at core.v(463): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 463
Warning (10230): Verilog HDL assignment warning at core.v(476): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 476
Warning (10230): Verilog HDL assignment warning at core.v(488): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 488
Warning (10230): Verilog HDL assignment warning at core.v(500): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 500
Warning (10230): Verilog HDL assignment warning at core.v(513): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 513
Warning (10230): Verilog HDL assignment warning at core.v(518): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 518
Warning (10230): Verilog HDL assignment warning at core.v(528): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 528
Info (10264): Verilog HDL Case Statement information at core.v(505): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 505
Warning (10230): Verilog HDL assignment warning at core.v(546): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 546
Warning (10230): Verilog HDL assignment warning at core.v(558): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 558
Info (10264): Verilog HDL Case Statement information at core.v(536): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 536
Warning (10230): Verilog HDL assignment warning at core.v(574): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 574
Warning (10230): Verilog HDL assignment warning at core.v(580): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 580
Info (10264): Verilog HDL Case Statement information at core.v(569): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 569
Warning (10230): Verilog HDL assignment warning at core.v(596): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 596
Warning (10230): Verilog HDL assignment warning at core.v(627): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 627
Warning (10230): Verilog HDL assignment warning at core.v(633): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 633
Info (10264): Verilog HDL Case Statement information at core.v(621): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 621
Warning (10230): Verilog HDL assignment warning at core.v(650): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 650
Warning (10230): Verilog HDL assignment warning at core.v(654): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 654
Warning (10230): Verilog HDL assignment warning at core.v(663): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 663
Info (10264): Verilog HDL Case Statement information at core.v(646): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 646
Warning (10230): Verilog HDL assignment warning at core.v(673): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 673
Warning (10230): Verilog HDL assignment warning at core.v(674): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 674
Warning (10230): Verilog HDL assignment warning at core.v(678): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 678
Warning (10230): Verilog HDL assignment warning at core.v(682): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 682
Info (10264): Verilog HDL Case Statement information at core.v(670): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 670
Info (10264): Verilog HDL Case Statement information at core.v(692): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 692
Warning (10230): Verilog HDL assignment warning at core.v(717): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 717
Warning (10230): Verilog HDL assignment warning at core.v(723): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 723
Warning (10230): Verilog HDL assignment warning at core.v(723): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 723
Warning (10230): Verilog HDL assignment warning at core.v(726): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 726
Info (10264): Verilog HDL Case Statement information at core.v(720): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 720
Warning (10230): Verilog HDL assignment warning at core.v(737): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 737
Warning (10230): Verilog HDL assignment warning at core.v(742): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 742
Warning (10230): Verilog HDL assignment warning at core.v(743): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 743
Info (10264): Verilog HDL Case Statement information at core.v(740): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 740
Warning (10230): Verilog HDL assignment warning at core.v(749): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 749
Warning (10230): Verilog HDL assignment warning at core.v(750): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 750
Warning (10230): Verilog HDL assignment warning at core.v(751): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 751
Info (10264): Verilog HDL Case Statement information at core.v(746): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 746
Warning (10230): Verilog HDL assignment warning at core.v(757): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 757
Warning (10230): Verilog HDL assignment warning at core.v(758): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 758
Info (10264): Verilog HDL Case Statement information at core.v(755): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 755
Warning (10230): Verilog HDL assignment warning at core.v(769): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 769
Info (10264): Verilog HDL Case Statement information at core.v(767): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 767
Warning (10230): Verilog HDL assignment warning at core.v(775): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 775
Info (10264): Verilog HDL Case Statement information at core.v(773): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 773
Warning (10230): Verilog HDL assignment warning at core.v(783): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 783
Info (10264): Verilog HDL Case Statement information at core.v(779): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 779
Warning (10230): Verilog HDL assignment warning at core.v(810): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 810
Warning (10230): Verilog HDL assignment warning at core.v(811): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 811
Warning (10230): Verilog HDL assignment warning at core.v(812): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 812
Warning (10230): Verilog HDL assignment warning at core.v(813): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 813
Info (10264): Verilog HDL Case Statement information at core.v(808): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 808
Warning (10230): Verilog HDL assignment warning at core.v(823): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 823
Warning (10230): Verilog HDL assignment warning at core.v(826): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 826
Info (10264): Verilog HDL Case Statement information at core.v(818): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 818
Info (10264): Verilog HDL Case Statement information at core.v(839): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 839
Warning (10230): Verilog HDL assignment warning at core.v(847): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 847
Warning (10230): Verilog HDL assignment warning at core.v(848): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 848
Info (10264): Verilog HDL Case Statement information at core.v(845): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 845
Warning (10230): Verilog HDL assignment warning at core.v(862): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 862
Warning (10230): Verilog HDL assignment warning at core.v(877): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 877
Warning (10230): Verilog HDL assignment warning at core.v(878): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 878
Warning (10230): Verilog HDL assignment warning at core.v(890): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 890
Info (10264): Verilog HDL Case Statement information at core.v(866): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 866
Warning (10230): Verilog HDL assignment warning at core.v(903): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 903
Warning (10230): Verilog HDL assignment warning at core.v(921): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 921
Info (10264): Verilog HDL Case Statement information at core.v(895): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 895
Warning (10230): Verilog HDL assignment warning at core.v(937): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 937
Warning (10230): Verilog HDL assignment warning at core.v(943): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 943
Info (10264): Verilog HDL Case Statement information at core.v(927): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 927
Warning (10230): Verilog HDL assignment warning at core.v(956): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 956
Warning (10230): Verilog HDL assignment warning at core.v(957): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 957
Warning (10230): Verilog HDL assignment warning at core.v(958): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 958
Info (10264): Verilog HDL Case Statement information at core.v(954): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 954
Warning (10230): Verilog HDL assignment warning at core.v(969): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 969
Warning (10230): Verilog HDL assignment warning at core.v(970): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 970
Info (10264): Verilog HDL Case Statement information at core.v(967): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 967
Info (10264): Verilog HDL Case Statement information at core.v(975): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 975
Warning (10230): Verilog HDL assignment warning at core.v(1008): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1008
Info (10264): Verilog HDL Case Statement information at core.v(1000): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1000
Warning (10230): Verilog HDL assignment warning at core.v(1044): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1044
Warning (10230): Verilog HDL assignment warning at core.v(1045): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1045
Info (10264): Verilog HDL Case Statement information at core.v(1042): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1042
Warning (10230): Verilog HDL assignment warning at core.v(1061): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1061
Warning (10230): Verilog HDL assignment warning at core.v(1062): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1062
Info (10264): Verilog HDL Case Statement information at core.v(1059): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1059
Warning (10230): Verilog HDL assignment warning at core.v(1075): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1075
Warning (10230): Verilog HDL assignment warning at core.v(1076): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1076
Info (10264): Verilog HDL Case Statement information at core.v(1073): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1073
Warning (10230): Verilog HDL assignment warning at core.v(1096): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1096
Warning (10230): Verilog HDL assignment warning at core.v(1112): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1112
Warning (10230): Verilog HDL assignment warning at core.v(1114): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1114
Info (10264): Verilog HDL Case Statement information at core.v(1087): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1087
Warning (10230): Verilog HDL assignment warning at core.v(1127): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1127
Warning (10230): Verilog HDL assignment warning at core.v(1128): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1128
Info (10264): Verilog HDL Case Statement information at core.v(1121): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1121
Warning (10230): Verilog HDL assignment warning at core.v(1145): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1145
Warning (10230): Verilog HDL assignment warning at core.v(1163): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1163
Info (10264): Verilog HDL Case Statement information at core.v(1136): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1136
Warning (10230): Verilog HDL assignment warning at core.v(1186): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1186
Warning (10230): Verilog HDL assignment warning at core.v(1197): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1197
Info (10264): Verilog HDL Case Statement information at core.v(1180): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1180
Warning (10230): Verilog HDL assignment warning at core.v(1223): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1223
Info (10264): Verilog HDL Case Statement information at core.v(1215): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1215
Warning (10935): Verilog HDL Casex/Casez warning at core.v(692): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 692
Warning (10763): Verilog HDL warning at core.v(496): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 496
Warning (10230): Verilog HDL assignment warning at core.v(1254): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1254
Warning (10230): Verilog HDL assignment warning at core.v(1255): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1255
Warning (10230): Verilog HDL assignment warning at core.v(1256): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1256
Warning (10230): Verilog HDL assignment warning at core.v(1257): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1257
Warning (10230): Verilog HDL assignment warning at core.v(1293): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1293
Info (10264): Verilog HDL Case Statement information at core.v(1263): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1263
Warning (10230): Verilog HDL assignment warning at core.v(1302): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1302
Warning (10230): Verilog HDL assignment warning at core.v(1303): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1303
Warning (10230): Verilog HDL assignment warning at core.v(1304): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1304
Info (10264): Verilog HDL Case Statement information at core.v(1300): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1300
Warning (10230): Verilog HDL assignment warning at core.v(1313): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1313
Warning (10230): Verilog HDL assignment warning at core.v(1314): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1314
Info (10264): Verilog HDL Case Statement information at core.v(1310): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1310
Warning (10230): Verilog HDL assignment warning at core.v(1325): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1325
Info (10264): Verilog HDL Case Statement information at core.v(155): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 155
Warning (10230): Verilog HDL assignment warning at core.v(1371): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1371
Warning (10027): Verilog HDL or VHDL warning at the core.v(1378): index expression is not wide enough to address all of the elements in the array File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1378
Warning (10027): Verilog HDL or VHDL warning at the core.v(1381): index expression is not wide enough to address all of the elements in the array File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1381
Warning (10272): Verilog HDL Case Statement warning at core.v(1415): case item expression covers a value already covered by a previous case item File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1415
Warning (10270): Verilog HDL Case Statement warning at core.v(1407): incomplete case statement has no default case item File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1407
Warning (10240): Verilog HDL Always Construct warning at core.v(1405): inferring latch(es) for variable "rot_r", which holds its previous value in one or more paths through the always construct File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[0]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[1]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[2]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[3]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[4]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[5]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[6]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[7]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[8]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[9]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[10]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[11]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[12]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[13]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[14]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Info (10041): Inferred latch for "rot_r[15]" at core.v(1405) File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
Warning (12030): Port "clk" on the entity instantiation of "altpll_component" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/pll.v Line: 57
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:CORE|Mult0" File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 86
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:CORE|Mult1" File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 97
Info (12130): Elaborated megafunction instantiation "core:CORE|lpm_mult:Mult0" File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 86
Info (12133): Instantiated megafunction "core:CORE|lpm_mult:Mult0" with the following parameter: File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 86
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/mult_76t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "core:CORE|lpm_mult:Mult1" File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 97
Info (12133): Instantiated megafunction "core:CORE|lpm_mult:Mult1" with the following parameter: File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 97
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "core:CORE|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "core:CORE|lpm_mult:Mult1" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf Line: 323
Info (12131): Elaborated megafunction instantiation "core:CORE|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "core:CORE|lpm_mult:Mult1" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/multcore.tdf Line: 282
Info (12131): Elaborated megafunction instantiation "core:CORE|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "core:CORE|lpm_mult:Mult1" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6dh.tdf
    Info (12023): Found entity 1: add_sub_6dh File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/db/add_sub_6dh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "core:CORE|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "core:CORE|lpm_mult:Mult1" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "core:CORE|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][15]" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/multcore.tdf Line: 251
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDA" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 11
    Warning (13040): bidirectional pin "I2C_SDA" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 13
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 15
    Warning (13040): bidirectional pin "LCD_D[0]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[1]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[2]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[3]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[4]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[5]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[6]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "LCD_D[7]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 24
    Warning (13040): bidirectional pin "SDRAM_DQ[0]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[1]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[2]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[3]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[4]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[5]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[6]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[7]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[8]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[9]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[10]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[11]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[12]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[13]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[14]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
    Warning (13040): bidirectional pin "SDRAM_DQ[15]" has no driver File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 28
Warning (13012): Latch core:CORE|rot_r[6] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[1] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[3] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[5] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[4] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[2] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[0] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[12] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[10] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[8] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[14] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[15] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[9] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[11] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[13] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13012): Latch core:CORE|rot_r[7] has unsafe behavior File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 1405
    Warning (13013): Ports D and ENA on the latch are fed by the same signal core:CORE|alu[0] File: /home/fox/dev/03_x86/01_16bit_fubuki/core.v Line: 126
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 6
    Warning (13410): Pin "LED[1]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 6
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 6
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 6
    Warning (13410): Pin "BUZZ" is stuck at VCC File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 7
    Warning (13410): Pin "TX" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 9
    Warning (13410): Pin "SCL" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 10
    Warning (13410): Pin "I2C_SCL" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 12
    Warning (13410): Pin "PS2_CLK" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 14
    Warning (13410): Pin "VGA_R" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 17
    Warning (13410): Pin "VGA_G" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 18
    Warning (13410): Pin "DIG[0]" is stuck at VCC File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 22
    Warning (13410): Pin "DIG[1]" is stuck at VCC File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 22
    Warning (13410): Pin "DIG[2]" is stuck at VCC File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 22
    Warning (13410): Pin "DIG[3]" is stuck at VCC File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 22
    Warning (13410): Pin "SEG[0]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[1]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[2]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[3]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[4]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[5]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[6]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "SEG[7]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 23
    Warning (13410): Pin "LCD_E" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 25
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 26
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 27
    Warning (13410): Pin "SDRAM_A[0]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[1]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[2]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[3]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[4]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[5]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[6]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[7]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[8]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[9]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[10]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_A[11]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 29
    Warning (13410): Pin "SDRAM_B[0]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 30
    Warning (13410): Pin "SDRAM_B[1]" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 30
    Warning (13410): Pin "SDRAM_RAS" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 31
    Warning (13410): Pin "SDRAM_CAS" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 32
    Warning (13410): Pin "SDRAM_WE" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 33
    Warning (13410): Pin "SDRAM_L" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 34
    Warning (13410): Pin "SDRAM_U" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 35
    Warning (13410): Pin "SDRAM_CKE" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 36
    Warning (13410): Pin "SDRAM_CLK" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 37
    Warning (13410): Pin "SDRAM_CS" is stuck at GND File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/output_files/c4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RESET_N" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 5
    Warning (15610): No output dependent on input pin "RX" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 8
    Warning (15610): No output dependent on input pin "IR" File: /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/c4.v Line: 16
Info (21057): Implemented 5356 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 27 bidirectional pins
    Info (21061): Implemented 5235 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings
    Info: Peak virtual memory: 1109 megabytes
    Info: Processing ended: Mon Nov  4 17:59:29 2024
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/fox/dev/03_x86/01_16bit_fubuki/c4e10/output_files/c4.map.smsg.


