# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 09:31:59  May 05, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Final_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Top_Module
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:31:59  MAY 05, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name VERILOG_FILE Top_Module.v
set_global_assignment -name VERILOG_FILE segment_7.v
set_global_assignment -name VERILOG_FILE debounce_explicit.v
set_global_assignment -name VERILOG_FILE counter.v
set_global_assignment -name VERILOG_FILE BTN_Control.v
set_global_assignment -name VERILOG_FILE alu.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_location_assignment PIN_M24 -to LED_OUT1[6]
set_location_assignment PIN_Y22 -to LED_OUT1[5]
set_location_assignment PIN_W21 -to LED_OUT1[4]
set_location_assignment PIN_W22 -to LED_OUT1[3]
set_location_assignment PIN_W25 -to LED_OUT1[2]
set_location_assignment PIN_U24 -to LED_OUT1[0]
set_location_assignment PIN_U23 -to LED_OUT1[1]
set_location_assignment PIN_AA25 -to LED_OUT2[6]
set_location_assignment PIN_AA26 -to LED_OUT2[5]
set_location_assignment PIN_Y25 -to LED_OUT2[4]
set_location_assignment PIN_W26 -to LED_OUT2[3]
set_location_assignment PIN_Y26 -to LED_OUT2[2]
set_location_assignment PIN_W27 -to LED_OUT2[1]
set_location_assignment PIN_W28 -to LED_OUT2[0]
set_location_assignment PIN_M23 -to btn_sel
set_location_assignment PIN_AB28 -to sw_data_2[0]
set_location_assignment PIN_AC28 -to sw_data_2[1]
set_location_assignment PIN_AC27 -to sw_data_2[2]
set_location_assignment PIN_AD27 -to sw_data_2[3]
set_location_assignment PIN_AB27 -to sw_data_1[0]
set_location_assignment PIN_AC26 -to sw_data_1[1]
set_location_assignment PIN_AD26 -to sw_data_1[2]
set_location_assignment PIN_AB26 -to sw_data_1[3]
set_location_assignment PIN_Y2 -to clk
set_location_assignment PIN_AE18 -to LED_OUT4[0]
set_location_assignment PIN_AF19 -to LED_OUT4[1]
set_location_assignment PIN_AE19 -to LED_OUT4[2]
set_location_assignment PIN_AH21 -to LED_OUT4[3]
set_location_assignment PIN_AG21 -to LED_OUT4[4]
set_location_assignment PIN_AA19 -to LED_OUT4[5]
set_location_assignment PIN_AB19 -to LED_OUT4[6]
set_location_assignment PIN_AH18 -to LED_OUT5[0]
set_location_assignment PIN_AF18 -to LED_OUT5[1]
set_location_assignment PIN_AG19 -to LED_OUT5[2]
set_location_assignment PIN_AH19 -to LED_OUT5[3]
set_location_assignment PIN_AB18 -to LED_OUT5[4]
set_location_assignment PIN_AC18 -to LED_OUT5[5]
set_location_assignment PIN_AD18 -to LED_OUT5[6]
set_location_assignment PIN_AC17 -to LED_OUT6[0]
set_location_assignment PIN_AA15 -to LED_OUT6[1]
set_location_assignment PIN_AB15 -to LED_OUT6[2]
set_location_assignment PIN_AB17 -to LED_OUT6[3]
set_location_assignment PIN_AA16 -to LED_OUT6[4]
set_location_assignment PIN_AB16 -to LED_OUT6[5]
set_location_assignment PIN_AA17 -to LED_OUT6[6]
set_location_assignment PIN_AA14 -to LED_OUT7[0]
set_location_assignment PIN_AG18 -to LED_OUT7[1]
set_location_assignment PIN_AF17 -to LED_OUT7[2]
set_location_assignment PIN_AH17 -to LED_OUT7[3]
set_location_assignment PIN_AG17 -to LED_OUT7[4]
set_location_assignment PIN_AE17 -to LED_OUT7[5]
set_location_assignment PIN_AD17 -to LED_OUT7[6]
set_location_assignment PIN_H22 -to LED_OUT0[0]
set_location_assignment PIN_J22 -to LED_OUT0[1]
set_location_assignment PIN_L25 -to LED_OUT0[2]
set_location_assignment PIN_L26 -to LED_OUT0[3]
set_location_assignment PIN_E17 -to LED_OUT0[4]
set_location_assignment PIN_F22 -to LED_OUT0[5]
set_location_assignment PIN_G18 -to LED_OUT0[6]
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Waveform.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top