#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x556cfaa9bef0 .scope module, "fifoTestbench" "fifoTestbench" 2 3;
 .timescale -12 -12;
v0x556cfaac8280_0 .var "clock", 0 0;
v0x556cfaac8340_0 .var/i "idx", 31 0;
v0x556cfaac8420_0 .var "reset", 0 0;
v0x556cfaac84c0_0 .net "s_empty", 0 0, L_0x556cfaad97a0;  1 drivers
v0x556cfaac8560_0 .net "s_full", 0 0, L_0x556cfaa906b0;  1 drivers
v0x556cfaac8600_0 .var "s_pop", 0 0;
v0x556cfaac86a0_0 .net "s_popData", 7 0, v0x556cfaac6550_0;  1 drivers
v0x556cfaac8790_0 .var "s_push", 0 0;
v0x556cfaac8830_0 .var "s_pushData", 7 0;
E_0x556cfaaa31a0 .event negedge, v0x556cfaa92e10_0;
E_0x556cfaaa2cb0 .event negedge, v0x556cfaa90850_0;
S_0x556cfaa9c080 .scope module, "DUT" "fifo" 2 20, 3 1 0, S_0x556cfaa9bef0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "pushData";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 8 "popData";
P_0x556cfaa8f1c0 .param/l "bitWidth" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x556cfaa8f200 .param/l "nrOfEntries" 0 3 2, +C4<00000000000000000000000000001000>;
L_0x556cfaa92cb0 .functor NOT 1, L_0x556cfaad9050, C4<0>, C4<0>, C4<0>;
L_0x556cfaa93230 .functor AND 1, v0x556cfaac8790_0, L_0x556cfaa92cb0, C4<1>, C4<1>;
L_0x556cfaa8f930 .functor NOT 1, L_0x556cfaad93e0, C4<0>, C4<0>, C4<0>;
L_0x556cfaa8fce0 .functor AND 1, v0x556cfaac8600_0, L_0x556cfaa8f930, C4<1>, C4<1>;
L_0x556cfaa906b0 .functor BUFZ 1, L_0x556cfaad9050, C4<0>, C4<0>, C4<0>;
L_0x556cfaad97a0 .functor BUFZ 1, L_0x556cfaad93e0, C4<0>, C4<0>, C4<0>;
v0x556cfaac6870_0 .net *"_ivl_0", 31 0, L_0x556cfaac8960;  1 drivers
v0x556cfaac6970_0 .net *"_ivl_10", 31 0, L_0x556cfaad8c30;  1 drivers
v0x556cfaac6a50_0 .net *"_ivl_12", 31 0, L_0x556cfaad8da0;  1 drivers
L_0x7f84c68710f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cfaac6b10_0 .net *"_ivl_15", 28 0, L_0x7f84c68710f0;  1 drivers
v0x556cfaac6bf0_0 .net *"_ivl_16", 0 0, L_0x556cfaad8ec0;  1 drivers
L_0x7f84c6871138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556cfaac6cb0_0 .net/2u *"_ivl_18", 0 0, L_0x7f84c6871138;  1 drivers
L_0x7f84c6871180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556cfaac6d90_0 .net/2u *"_ivl_20", 0 0, L_0x7f84c6871180;  1 drivers
v0x556cfaac6e70_0 .net *"_ivl_24", 0 0, L_0x556cfaad9220;  1 drivers
L_0x7f84c68711c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556cfaac6f30_0 .net/2u *"_ivl_26", 0 0, L_0x7f84c68711c8;  1 drivers
L_0x7f84c6871210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556cfaac70a0_0 .net/2u *"_ivl_28", 0 0, L_0x7f84c6871210;  1 drivers
L_0x7f84c6871018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556cfaac7180_0 .net *"_ivl_3", 28 0, L_0x7f84c6871018;  1 drivers
v0x556cfaac7260_0 .net *"_ivl_32", 0 0, L_0x556cfaa92cb0;  1 drivers
v0x556cfaac7340_0 .net *"_ivl_36", 0 0, L_0x556cfaa8f930;  1 drivers
L_0x7f84c6871060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556cfaac7420_0 .net/2u *"_ivl_4", 31 0, L_0x7f84c6871060;  1 drivers
v0x556cfaac7500_0 .net *"_ivl_6", 31 0, L_0x556cfaad8ac0;  1 drivers
L_0x7f84c68710a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x556cfaac75e0_0 .net/2u *"_ivl_8", 31 0, L_0x7f84c68710a8;  1 drivers
v0x556cfaac76c0_0 .net "clock", 0 0, v0x556cfaac8280_0;  1 drivers
v0x556cfaac7760_0 .net "do_pop", 0 0, L_0x556cfaa8fce0;  1 drivers
v0x556cfaac7800_0 .net "do_push", 0 0, L_0x556cfaa93230;  1 drivers
v0x556cfaac78a0_0 .net "empty", 0 0, L_0x556cfaad97a0;  alias, 1 drivers
v0x556cfaac7940_0 .net "full", 0 0, L_0x556cfaa906b0;  alias, 1 drivers
v0x556cfaac7a00_0 .net "isEmptyCounter", 0 0, L_0x556cfaad93e0;  1 drivers
v0x556cfaac7ac0_0 .net "isFullCounter", 0 0, L_0x556cfaad9050;  1 drivers
v0x556cfaac7b80_0 .net "pop", 0 0, v0x556cfaac8600_0;  1 drivers
v0x556cfaac7c40_0 .net "popData", 7 0, v0x556cfaac6550_0;  alias, 1 drivers
v0x556cfaac7d00_0 .net "push", 0 0, v0x556cfaac8790_0;  1 drivers
v0x556cfaac7da0_0 .net "pushData", 7 0, v0x556cfaac8830_0;  1 drivers
v0x556cfaac7e90_0 .net "readAddress", 2 0, v0x556cfaa933d0_0;  1 drivers
v0x556cfaac7f30_0 .net "reset", 0 0, v0x556cfaac8420_0;  1 drivers
v0x556cfaac8020_0 .net "writeAddress", 2 0, v0x556cfaac56c0_0;  1 drivers
L_0x556cfaac8960 .concat [ 3 29 0 0], v0x556cfaac56c0_0, L_0x7f84c6871018;
L_0x556cfaad8ac0 .arith/sum 32, L_0x556cfaac8960, L_0x7f84c6871060;
L_0x556cfaad8c30 .arith/mod 32, L_0x556cfaad8ac0, L_0x7f84c68710a8;
L_0x556cfaad8da0 .concat [ 3 29 0 0], v0x556cfaa933d0_0, L_0x7f84c68710f0;
L_0x556cfaad8ec0 .cmp/eq 32, L_0x556cfaad8c30, L_0x556cfaad8da0;
L_0x556cfaad9050 .functor MUXZ 1, L_0x7f84c6871180, L_0x7f84c6871138, L_0x556cfaad8ec0, C4<>;
L_0x556cfaad9220 .cmp/eq 3, v0x556cfaac56c0_0, v0x556cfaa933d0_0;
L_0x556cfaad93e0 .functor MUXZ 1, L_0x7f84c6871210, L_0x7f84c68711c8, L_0x556cfaad9220, C4<>;
S_0x556cfaaa4020 .scope module, "counterPop" "counter" 3 58, 4 1 0, S_0x556cfaa9c080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 3 "counterValue";
P_0x556cfaaa41b0 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000000011>;
v0x556cfaa92e10_0 .net "clock", 0 0, v0x556cfaac8280_0;  alias, 1 drivers
v0x556cfaa933d0_0 .var "counterValue", 2 0;
L_0x7f84c68712a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556cfaa8fa00_0 .net "direction", 0 0, L_0x7f84c68712a0;  1 drivers
v0x556cfaa8fe00_0 .net "enable", 0 0, L_0x556cfaa8fce0;  alias, 1 drivers
v0x556cfaa90850_0 .net "reset", 0 0, v0x556cfaac8420_0;  alias, 1 drivers
E_0x556cfaaa2a80 .event posedge, v0x556cfaa92e10_0;
S_0x556cfaac5380 .scope module, "counterPush" "counter" 3 47, 4 1 0, S_0x556cfaa9c080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "direction";
    .port_info 4 /OUTPUT 3 "counterValue";
P_0x556cfaac5580 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000000011>;
v0x556cfaac5620_0 .net "clock", 0 0, v0x556cfaac8280_0;  alias, 1 drivers
v0x556cfaac56c0_0 .var "counterValue", 2 0;
L_0x7f84c6871258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556cfaac5780_0 .net "direction", 0 0, L_0x7f84c6871258;  1 drivers
v0x556cfaac5850_0 .net "enable", 0 0, L_0x556cfaa93230;  alias, 1 drivers
v0x556cfaac5910_0 .net "reset", 0 0, v0x556cfaac8420_0;  alias, 1 drivers
S_0x556cfaac5ab0 .scope module, "fifoMemory" "semiDualPortSSRAM" 3 32, 5 1 0, S_0x556cfaa9c080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 3 "addressA";
    .port_info 4 /INPUT 3 "addressB";
    .port_info 5 /INPUT 8 "dataIn";
    .port_info 6 /OUTPUT 8 "dataOutA";
    .port_info 7 /OUTPUT 8 "dataOutB";
P_0x556cfaac5c90 .param/l "bitwidth" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x556cfaac5cd0 .param/l "nrOfEntries" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x556cfaac5d10 .param/l "readAfterWrite" 0 5 4, +C4<00000000000000000000000000000001>;
v0x556cfaac6000_0 .net "addressA", 2 0, v0x556cfaac56c0_0;  alias, 1 drivers
v0x556cfaac60f0_0 .net "addressB", 2 0, v0x556cfaa933d0_0;  alias, 1 drivers
v0x556cfaac61c0_0 .net "clockA", 0 0, v0x556cfaac8280_0;  alias, 1 drivers
v0x556cfaac62e0_0 .net "clockB", 0 0, v0x556cfaac8280_0;  alias, 1 drivers
v0x556cfaac6380_0 .net "dataIn", 7 0, v0x556cfaac8830_0;  alias, 1 drivers
v0x556cfaac6470_0 .var "dataOutA", 7 0;
v0x556cfaac6550_0 .var "dataOutB", 7 0;
v0x556cfaac6630 .array "memoryContent", 0 7, 7 0;
v0x556cfaac66f0_0 .net "writeEnable", 0 0, L_0x556cfaa93230;  alias, 1 drivers
    .scope S_0x556cfaac5ab0;
T_0 ;
    %wait E_0x556cfaaa2a80;
    %load/vec4 v0x556cfaac6000_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556cfaac6630, 4;
    %store/vec4 v0x556cfaac6470_0, 0, 8;
    %load/vec4 v0x556cfaac66f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x556cfaac6380_0;
    %load/vec4 v0x556cfaac6000_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x556cfaac6630, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556cfaac5ab0;
T_1 ;
    %wait E_0x556cfaaa2a80;
    %load/vec4 v0x556cfaac60f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556cfaac6630, 4;
    %store/vec4 v0x556cfaac6550_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556cfaac5380;
T_2 ;
    %wait E_0x556cfaaa2a80;
    %load/vec4 v0x556cfaac5910_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x556cfaac5850_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x556cfaac56c0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x556cfaac5780_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_2.4, 10;
    %load/vec4 v0x556cfaac56c0_0;
    %addi 1, 0, 3;
    %jmp/1 T_2.5, 10;
T_2.4 ; End of true expr.
    %load/vec4 v0x556cfaac56c0_0;
    %subi 1, 0, 3;
    %jmp/0 T_2.5, 10;
 ; End of false expr.
    %blend;
T_2.5;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0x556cfaac56c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556cfaaa4020;
T_3 ;
    %wait E_0x556cfaaa2a80;
    %load/vec4 v0x556cfaa90850_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x556cfaa8fe00_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x556cfaa933d0_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x556cfaa8fa00_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x556cfaa933d0_0;
    %addi 1, 0, 3;
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x556cfaa933d0_0;
    %subi 1, 0, 3;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x556cfaa933d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556cfaa9bef0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cfaac8420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cfaac8280_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x556cfaac8280_0;
    %inv;
    %store/vec4 v0x556cfaac8280_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cfaac8420_0, 0, 1;
T_4.2 ;
    %delay 5, 0;
    %load/vec4 v0x556cfaac8280_0;
    %inv;
    %store/vec4 v0x556cfaac8280_0, 0, 1;
    %jmp T_4.2;
    %end;
    .thread T_4;
    .scope S_0x556cfaa9bef0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cfaac8790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556cfaac8600_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x556cfaac8830_0, 0, 8;
    %wait E_0x556cfaaa2cb0;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556cfaaa31a0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cfaac8790_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556cfaaa31a0;
    %load/vec4 v0x556cfaac8830_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556cfaac8830_0, 0, 8;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556cfaac8600_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556cfaaa31a0;
    %load/vec4 v0x556cfaac8830_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556cfaac8830_0, 0, 8;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x556cfaa9bef0;
T_6 ;
    %vpi_call 2 49 "$dumpfile", "fifoSignals.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x556cfaa9c080 {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x556cfaac5ab0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556cfaac8340_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x556cfaac8340_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x556cfaac6630, v0x556cfaac8340_0 > {0 0 0};
    %load/vec4 v0x556cfaac8340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556cfaac8340_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
    "counter.v";
    "ssram.v";
