[submodule "rtl/uart"]
	path = rtl/uart
	url = https://github.com/radiolok/SystemVerilog_UART.git
