{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570477644070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570477644072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  7 13:47:23 2019 " "Processing started: Mon Oct  7 13:47:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570477644072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477644072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ripple_carry_adder -c ripple_carry_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ripple_carry_adder -c ripple_carry_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477644072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570477644266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570477644266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_top.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_top " "Found entity 1: adder_top" {  } { { "adder_top.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/ripple_carry_adder/adder_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477655595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477655595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_testbench " "Found entity 1: ripple_carry_adder_testbench" {  } { { "ripple_carry_adder_testbench.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/ripple_carry_adder/ripple_carry_adder_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477655602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477655602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/ripple_carry_adder/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477655609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477655609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_rpc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_rpc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_rpc_adder " "Found entity 1: one_bit_rpc_adder" {  } { { "one_bit_rpc_adder.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/ripple_carry_adder/one_bit_rpc_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570477655615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477655615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_top " "Elaborating entity \"adder_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570477655653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ripple_carry_adder:rpc " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ripple_carry_adder:rpc\"" {  } { { "adder_top.v" "rpc" { Text "/home/tck290/engr-ece/CME433/lab2/ripple_carry_adder/adder_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570477655678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_rpc_adder ripple_carry_adder:rpc\|one_bit_rpc_adder:adder0 " "Elaborating entity \"one_bit_rpc_adder\" for hierarchy \"ripple_carry_adder:rpc\|one_bit_rpc_adder:adder0\"" {  } { { "ripple_carry_adder.v" "adder0" { Text "/home/tck290/engr-ece/CME433/lab2/ripple_carry_adder/ripple_carry_adder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570477655698 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570477656296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570477656751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570477656751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570477656846 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570477656846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570477656846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570477656846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570477656873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  7 13:47:36 2019 " "Processing ended: Mon Oct  7 13:47:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570477656873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570477656873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570477656873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570477656873 ""}
