{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366052329477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366052329480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 19:58:49 2013 " "Processing started: Mon Apr 15 19:58:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366052329480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366052329480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add -c add " "Command: quartus_map --read_settings_files=on --write_settings_files=off add -c add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366052329481 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366052329954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 2 2 " "Found 2 design units, including 2 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366052330086 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366052330086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366052330086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add " "Elaborating entity \"add\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366052330175 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clock_switch add.v(35) " "Verilog HDL Always Construct warning at add.v(35): inferring latch(es) for variable \"clock_switch\", which holds its previous value in one or more paths through the always construct" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add.v(51) " "Verilog HDL assignment warning at add.v(51): truncated value with size 32 to match size of target (4)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 add.v(54) " "Verilog HDL assignment warning at add.v(54): truncated value with size 32 to match size of target (4)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(72) " "Verilog HDL assignment warning at add.v(72): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(73) " "Verilog HDL assignment warning at add.v(73): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(74) " "Verilog HDL assignment warning at add.v(74): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(75) " "Verilog HDL assignment warning at add.v(75): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330184 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(81) " "Verilog HDL assignment warning at add.v(81): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(82) " "Verilog HDL assignment warning at add.v(82): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(83) " "Verilog HDL assignment warning at add.v(83): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 add.v(84) " "Verilog HDL assignment warning at add.v(84): truncated value with size 32 to match size of target (5)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 add.v(91) " "Verilog HDL assignment warning at add.v(91): truncated value with size 32 to match size of target (3)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[6\]\[7\] 0 add.v(10) " "Net \"data\[6\]\[7\]\" at add.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[2\]\[7\] 0 add.v(10) " "Net \"data\[2\]\[7\]\" at add.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "kkk add.v(2) " "Output port \"kkk\" at add.v(2) has no driver" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_switch add.v(35) " "Inferred latch for \"clock_switch\" at add.v(35)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366052330185 "|add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "add.v" "c1" { Text "/home/pavel/FPGA/add/add.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366052330189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 add.v(120) " "Verilog HDL assignment warning at add.v(120): truncated value with size 32 to match size of target (16)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330191 "|add|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 add.v(132) " "Verilog HDL assignment warning at add.v(132): truncated value with size 32 to match size of target (25)" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1366052330191 "|add|counter:c1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "kkk\[0\] GND " "Pin \"kkk\[0\]\" is stuck at GND" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366052331362 "|add|kkk[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "kkk\[1\] GND " "Pin \"kkk\[1\]\" is stuck at GND" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366052331362 "|add|kkk[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366052331362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366052331968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366052331968 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366052332041 "|add|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "add.v" "" { Text "/home/pavel/FPGA/add/add.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366052332041 "|add|sw2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366052332041 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366052332042 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366052332042 ""} { "Info" "ICUT_CUT_TM_LCELLS" "316 " "Implemented 316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1366052332042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366052332042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366052332057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 19:58:52 2013 " "Processing ended: Mon Apr 15 19:58:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366052332057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366052332057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366052332057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366052332057 ""}
