#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 30 09:00:25 2023
# Process ID: 24308
# Current directory: C:/Users/User/Desktop/project_A/project_A/project_A.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/User/Desktop/project_A/project_A/project_A.runs/synth_1/TOP.vds
# Journal file: C:/Users/User/Desktop/project_A/project_A/project_A.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5916
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1032.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/TOP.vhd:33]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:26' bound to instance 'keyboard_int' of component 'ps2_keyboard_to_ascii' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/TOP.vhd:74]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:37]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 9 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:53]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard.vhd:23' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:73]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard.vhd:36]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (1#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (2#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:37]
INFO: [Synth 8-3491] module 'encryption' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:34' bound to instance 'encrypt' of component 'encryption' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/TOP.vhd:81]
INFO: [Synth 8-638] synthesizing module 'encryption' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:40]
	Parameter index bound to: 1407 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'round1' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:77]
INFO: [Synth 8-638] synthesizing module 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 1407 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey' (3#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 1279 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round2' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:78]
INFO: [Synth 8-638] synthesizing module 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 1279 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-638] synthesizing module 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:18]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:9]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sbox' (4#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:9]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/sbox.vhd:4' bound to instance 'subb' of component 'sbox' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'subbyte' (5#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:18]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-638] synthesizing module 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:9]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'shiftrow' (6#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:9]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
INFO: [Synth 8-638] synthesizing module 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:10]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:13]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mixcolumn' (7#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:10]
	Parameter index bound to: 1279 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized1' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 1279 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized1' (7#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 1151 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round3' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized1' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 1151 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 1151 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized3' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 1151 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized3' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized1' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 1023 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round4' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized3' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 1023 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 1023 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized5' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 1023 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized5' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized3' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 895 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round5' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:81]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized5' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 895 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 895 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized7' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 895 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized7' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized5' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 767 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round6' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:82]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized7' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 767 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 767 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized9' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 767 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized9' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized7' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 639 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round7' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized9' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 639 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 639 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized11' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 639 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized11' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized9' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 511 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round8' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized11' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 511 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 511 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized13' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 511 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized13' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized11' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 383 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round9' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized13' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 383 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 383 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized15' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 383 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized15' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized13' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'mainRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:34' bound to instance 'round10' of component 'mainRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:86]
INFO: [Synth 8-638] synthesizing module 'mainRound__parameterized15' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
	Parameter index bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:76]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:77]
INFO: [Synth 8-3491] module 'mixcolumn' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mixcolumn.vhd:5' bound to instance 'm' of component 'mixcolumn' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:78]
	Parameter index bound to: 255 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:79]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized17' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized17' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mainRound__parameterized15' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/mainRound.vhd:42]
INFO: [Synth 8-3491] module 'finalRound' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/finalRound.vhd:34' bound to instance 'round11' of component 'finalRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:87]
INFO: [Synth 8-638] synthesizing module 'finalRound' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/finalRound.vhd:39]
INFO: [Synth 8-3491] module 'subbyte' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/subbyte.vhd:13' bound to instance 's' of component 'subbyte' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/finalRound.vhd:67]
INFO: [Synth 8-3491] module 'shiftrow' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/shiftrow.vhd:4' bound to instance 'r' of component 'shiftrow' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/finalRound.vhd:68]
	Parameter index bound to: 127 - type: integer 
INFO: [Synth 8-3491] module 'addkey' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:5' bound to instance 'k' of component 'addkey' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/finalRound.vhd:69]
INFO: [Synth 8-638] synthesizing module 'addkey__parameterized19' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
	Parameter index bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addkey__parameterized19' (8#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/addkey.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'finalRound' (9#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/finalRound.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'encryption' (10#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/encryption.vhd:40]
	Parameter BAUD_RATE bound to: 10416 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX3' declared at 'C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/UART_TX3.vhd:23' bound to instance 'transmission' of component 'UART_TX3' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/TOP.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UART_TX3' [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/UART_TX3.vhd:37]
	Parameter BAUD_RATE bound to: 10416 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/UART_TX3.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'UART_TX3' (11#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/UART_TX3.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TOP' (12#1) [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/sources_1/new/TOP.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1064.770 ; gain = 32.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.770 ; gain = 32.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.770 ; gain = 32.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1064.770 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/constrs_1/new/BoardA.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'LEDs' is not supported in the xdc constraint file. [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/constrs_1/new/BoardA.xdc:46]
Finished Parsing XDC File [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/constrs_1/new/BoardA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Desktop/project_A/project_A/project_A.srcs/constrs_1/new/BoardA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1193.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1193.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.086 ; gain = 160.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.086 ; gain = 160.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1193.086 ; gain = 160.500
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_TX3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_TX3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1193.086 ; gain = 160.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 11    
	   2 Input      8 Bit         XORs := 216   
	   3 Input      8 Bit         XORs := 72    
	   5 Input      8 Bit         XORs := 36    
	   4 Input      8 Bit         XORs := 36    
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 158   
	   3 Input    8 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 4     
	  35 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  34 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	  33 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1193.086 ; gain = 160.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|sbox        | outval                | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[0].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[1].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[2].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[3].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[4].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[5].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[6].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[7].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[8].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[9].subb/outval  | 256x8         | LUT            | 
|mainRound   | s/sub[10].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[11].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[12].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[13].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[14].subb/outval | 256x8         | LUT            | 
|mainRound   | s/sub[15].subb/outval | 256x8         | LUT            | 
|finalRound  | s/sub[1].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[2].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[3].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[0].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[6].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[7].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[4].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[5].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[11].subb/outval | 256x8         | LUT            | 
|finalRound  | s/sub[8].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[9].subb/outval  | 256x8         | LUT            | 
|finalRound  | s/sub[10].subb/outval | 256x8         | LUT            | 
|finalRound  | s/sub[12].subb/outval | 256x8         | LUT            | 
|finalRound  | s/sub[13].subb/outval | 256x8         | LUT            | 
|finalRound  | s/sub[14].subb/outval | 256x8         | LUT            | 
|finalRound  | s/sub[15].subb/outval | 256x8         | LUT            | 
+------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1208.824 ; gain = 176.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:11 . Memory (MB): peak = 1217.738 ; gain = 185.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:16 . Memory (MB): peak = 1328.102 ; gain = 295.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:20 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:20 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:21 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |   194|
|5     |LUT3   |    32|
|6     |LUT4   |   192|
|7     |LUT5   |   573|
|8     |LUT6   |  6248|
|9     |MUXF7  |  1511|
|10    |MUXF8  |   730|
|11    |FDRE   |   320|
|12    |IBUF   |     4|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 1334.836 ; gain = 302.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:19 . Memory (MB): peak = 1334.836 ; gain = 173.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:23 . Memory (MB): peak = 1334.836 ; gain = 302.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1334.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1334.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
151 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:34 . Memory (MB): peak = 1334.836 ; gain = 302.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/project_A/project_A/project_A.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 30 09:02:09 2023...
