============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 09 2025  12:38:48 pm
  Module:                 carry_bypass8_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module     Cell-Count  Cell-Area  Net-Area   Total-Area 
----------------------------------------------------------------------------------
carry_bypass8_32bits  NA                    383   3110.483  1930.431     5040.914 
  BPS1                bypass8                84    694.416   284.291      978.707 
    FA1               full_adder              6     55.053    15.228       70.281 
    FA2               full_adder_96          12     77.574    40.551      118.125 
    FA3               full_adder_95          11     77.574    37.157      114.732 
    FA4               full_adder_94           7     65.062    16.969       82.031 
    FA5               full_adder_93           7     65.062    16.969       82.031 
    FA6               full_adder_92           7     65.062    16.969       82.031 
    FA7               full_adder_91           8     68.816    22.016       90.832 
    FA8               full_adder_90           7     65.062    16.969       82.031 
  bypass_loop[1].BPS2 bypass8_7              77    679.402   255.575      934.977 
    FA1               full_adder_89           8     68.816    22.016       90.832 
    FA2               full_adder_88           8     68.816    22.016       90.832 
    FA3               full_adder_87           8     68.816    22.016       90.832 
    FA4               full_adder_86           8     68.816    22.016       90.832 
    FA5               full_adder_85           8     68.816    22.016       90.832 
    FA6               full_adder_84           8     68.816    22.016       90.832 
    FA7               full_adder_83           8     68.816    22.016       90.832 
    FA8               full_adder_82           7     65.062    16.969       82.031 
  bypass_loop[2].BPS2 bypass8_6              71    694.416   235.212      929.628 
    FA1               full_adder_81           8     68.816    22.016       90.832 
    FA2               full_adder_80           8     68.816    22.016       90.832 
    FA3               full_adder_79           7     71.318    18.622       89.940 
    FA4               full_adder_78           7     71.318    18.622       89.940 
    FA5               full_adder_77           7     71.318    18.622       89.940 
    FA6               full_adder_76           7     71.318    18.622       89.940 
    FA7               full_adder_75           7     71.318    18.622       89.940 
    FA8               full_adder_74           6     67.565    13.575       81.140 
  bypass_loop[3].BPS2 bypass8_5              81    754.474   284.030     1038.504 
    FA1               full_adder_73           7     66.314    20.275       86.589 
    FA2               full_adder_72           7     66.314    20.275       86.589 
    FA3               full_adder_71           7     71.318    20.275       91.594 
    FA4               full_adder_70           7     67.565    20.275       87.840 
    FA5               full_adder_69           7     67.565    20.275       87.840 
    FA6               full_adder_68          11     82.579    33.850      116.430 
    FA7               full_adder_67          11    103.850    33.850      137.700 
    FA8               full_adder_66           9     85.082    25.410      110.491 
