
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1375.023 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_0_1/design_1_axi_mm2s_mapper_0_1.dcp' for cell 'design_1_i/axi_mm2s_mapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_1_1/design_1_axi_mm2s_mapper_1_1.dcp' for cell 'design_1_i/axi_mm2s_mapper_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_mm2s_mapper_2_1/design_1_axi_mm2s_mapper_2_1.dcp' for cell 'design_1_i/axi_mm2s_mapper_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_cmp_conv_wrapper_0_0/design_1_cmp_conv_wrapper_0_0.dcp' for cell 'design_1_i/cmp_conv_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.dcp' for cell 'design_1_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.880 . Memory (MB): peak = 1375.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3723 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'in_clk'. [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.srcs/constrs_1/new/zybo.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports in_clk]'. [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.srcs/constrs_1/new/zybo.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.srcs/constrs_1/new/zybo.xdc]
INFO: [Project 1-1714] 72 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1375.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 185 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances

19 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1375.023 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1375.023 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d1a2b440

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1907.828 ; gain = 532.805

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mm2s_mapper_0/inst/u_transaction_counter_aw_to_b/num_active_trans[3]_i_1__0 into driver instance design_1_i/axi_mm2s_mapper_0/inst/u_transaction_counter_aw_to_b/num_active_trans[3]_i_3__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mm2s_mapper_1/inst/u_transaction_counter_aw_to_b/num_active_trans[3]_i_1__0 into driver instance design_1_i/axi_mm2s_mapper_1/inst/u_transaction_counter_aw_to_b/num_active_trans[3]_i_3__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg[-1]_i_131 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg[-1]_i_95, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg[-1]_i_344 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_add_3_clk_inst/out_data_reg[-1]_i_46, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-11]_i_4 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_19, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-11]_i_5 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_21, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-11]_i_6 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-13]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-11]_i_7 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-14]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-15]_i_4 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_10, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-15]_i_5 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-16]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-15]_i_6 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_20, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-15]_i_7 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-18]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_10 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_11, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_11 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-22]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_7 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_8 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-19]_i_9 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-20]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_60 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_18, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_61 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-3]_i_4 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_8, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-3]_i_5 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_14, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-3]_i_6 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_16, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-3]_i_7 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_9, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_4 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_17, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_5 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_13, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_6 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-1]_i_15, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-7]_i_7 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-10]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_103 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_6, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_108 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_30, which resulted in an inversion of 50 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[7]_i_109 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[-23]_i_29, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10008 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9996, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10012 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4805, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10135 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7159, which resulted in an inversion of 116 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10151 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7214, which resulted in an inversion of 50 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10153 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7213, which resulted in an inversion of 43 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10154 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7165, which resulted in an inversion of 50 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1165 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_529, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1166 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_530, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1167 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_520, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1168 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_519, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1170 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_581, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1171 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_582, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1172 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_583, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1173 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_584, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1174 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_521, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1175 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_522, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1176 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_534, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1177 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_533, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1178 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_225, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1179 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_532, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1180 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_531, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1181 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_601, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_1182 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_600, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13014 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9762, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13023 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12971, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13024 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12972, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13032 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9785, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13033 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9784, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13038 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9787, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13039 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9788, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13040 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12977, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13080 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12987, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13081 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12988, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13082 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9809, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13083 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9810, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13092 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6853, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13093 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6840, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13094 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9667, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13095 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9814, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13099 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9666, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13100 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6839, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13101 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_6841, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13102 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9691, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13103 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9690, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13104 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9819, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13105 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9824, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13108 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9668, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13110 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9688, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13112 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9829, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13113 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9826, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13114 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9822, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13120 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9827, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13121 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9665, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13122 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9664, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13123 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9663, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13244 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_9894, which resulted in an inversion of 45 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13392 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13414, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13397 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10111, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16326 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12902, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16427 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13048, which resulted in an inversion of 35 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16736 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10118, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16824 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7169, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16826 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_7171, which resulted in an inversion of 28 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19265 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_4476, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19443 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_12893, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19540 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16274, which resulted in an inversion of 42 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19541 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16282, which resulted in an inversion of 36 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19542 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_16281, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19596 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_13056, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_19996 into driver instance design_1_i/cmp_conv_wrapper_0/U0/cmp_pix_out_proc_inst/cmp_line_engine_inst/cmp_line_proc_inst/PIX_1_PROC/res_data[8]_i_10119, which resulted in an inversion of 2 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 31 inverter(s) to 199 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5ea1e02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2221.684 ; gain = 0.145
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 839 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 17 inverter(s) to 40 load pin(s).
Phase 2 Constant propagation | Checksum: 181f9310e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2221.684 ; gain = 0.145
INFO: [Opt 31-389] Phase Constant propagation created 618 cells and removed 3824 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bf265a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.684 ; gain = 0.145
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 44659 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bf265a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.684 ; gain = 0.145
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bf265a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.684 ; gain = 0.145
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bf265a4e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.684 ; gain = 0.145
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |             839  |                                             60  |
|  Constant propagation         |             618  |            3824  |                                             80  |
|  Sweep                        |               0  |           44659  |                                            100  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2221.684 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17dbd7ed1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.684 ; gain = 0.145

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17dbd7ed1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2221.684 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17dbd7ed1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2221.684 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2221.684 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17dbd7ed1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2221.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2221.684 ; gain = 846.660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2221.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b702f9e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2247.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6360c73e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f3c0e0a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f3c0e0a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f3c0e0a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1485a177a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ef30f9bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ef30f9bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 520 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 205 nets or LUTs. Breaked 0 LUT, combined 205 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2247.816 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            205  |                   205  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            205  |                   205  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 71645228

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 773deeb9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 2 Global Placement | Checksum: 773deeb9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1595a5e4d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 193eb9ec3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 129fdf36e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d09cc449

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17dcf9156

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16ad2cc3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1bfb90a9d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bfb90a9d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10d56f9ad

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.787 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1028a11f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 2247.816 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b11f316e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.399 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10d56f9ad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.787. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1be586290

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1be586290

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1be586290

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1be586290

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1be586290

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2247.816 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1de2a4153

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000
Ending Placer Task | Checksum: 10a368b40

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2247.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.903 . Memory (MB): peak = 2247.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2247.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2247.816 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.918 . Memory (MB): peak = 2251.652 ; gain = 3.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d1876ca6 ConstDB: 0 ShapeSum: 38af1e9a RouteDB: 0
Post Restoration Checksum: NetGraph: 46a9e8b6 NumContArr: e8e026ec Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12f8a0fa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2327.145 ; gain = 75.492

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12f8a0fa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2334.594 ; gain = 82.941

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12f8a0fa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2334.594 ; gain = 82.941
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cd7098d5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2359.137 ; gain = 107.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.971  | TNS=0.000  | WHS=-0.197 | THS=-249.658|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7342
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7342
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2003f87e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2003f87e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2359.137 ; gain = 107.484
Phase 3 Initial Routing | Checksum: 197e0e24e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 685
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.420  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 221b7d3c7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.540  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10b6d86e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484
Phase 4 Rip-up And Reroute | Checksum: 10b6d86e4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c5d730f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.707  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c5d730f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c5d730f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484
Phase 5 Delay and Skew Optimization | Checksum: 1c5d730f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dad6f10b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2359.137 ; gain = 107.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.707  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 170b35a1b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2359.137 ; gain = 107.484
Phase 6 Post Hold Fix | Checksum: 170b35a1b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.00533 %
  Global Horizontal Routing Utilization  = 1.29978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e5243629

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e5243629

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1893d3ca0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2359.137 ; gain = 107.484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.707  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1893d3ca0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2359.137 ; gain = 107.484
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2359.137 ; gain = 107.484

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2359.137 ; gain = 107.484
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.700 . Memory (MB): peak = 2375.008 ; gain = 15.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/rolland/Documents/GIT/A-Eye/A-Eye_FPGA/vivado_project/conv_v2/conv_v2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
213 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2852.047 ; gain = 459.828
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 13:58:25 2022...
