
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/software/xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/mnt/software/xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'spouget' on host 'amx2' (Linux_x86_64 version 5.15.0-119-generic) on Tue Sep 17 02:21:13 PDT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'vitis.tcl'
INFO: [HLS 200-1510] Running: source vitis.tcl
INFO: [HLS 200-1510] Running: open_project kernel_nlp 
INFO: [HLS 200-10] Creating and opening project '/home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp'.
INFO: [HLS 200-1510] Running: set_top kernel_nlp 
INFO: [HLS 200-1510] Running: add_files code_generated.cpp -cflags  -O3 -D XILINX  
INFO: [HLS 200-10] Adding design file 'code_generated.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb csim.cpp 
INFO: [HLS 200-10] Adding test bench file 'csim.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.879 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:134:38)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:134:56)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:134:73)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:134:91)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:134:109)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:134:127)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:134:145)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:153:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:153:94)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:153:111)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:153:129)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:153:147)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:153:165)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:153:183)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:178:38)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:178:56)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:178:73)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:178:91)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:178:109)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:178:127)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:178:145)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:197:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:197:94)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:197:111)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:197:129)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:197:147)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:197:165)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:197:183)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:222:38)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:222:56)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:222:73)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:222:91)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:222:109)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:222:127)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:222:145)
WARNING: [HLS 207-5292] unused parameter 'vE' (code_generated.cpp:241:76)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:241:94)
WARNING: [HLS 207-5292] unused parameter 'vB' (code_generated.cpp:241:111)
WARNING: [HLS 207-5292] unused parameter 'vF' (code_generated.cpp:241:129)
WARNING: [HLS 207-5292] unused parameter 'vC' (code_generated.cpp:241:147)
WARNING: [HLS 207-5292] unused parameter 'vD' (code_generated.cpp:241:165)
WARNING: [HLS 207-5292] unused parameter 'vG' (code_generated.cpp:241:183)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.19 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.35 seconds; current allocated memory: 247.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,393 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,779 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,538 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,357 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,217 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 2,917,213 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,282 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,417 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,384 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,398 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,377 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,377 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,377 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,414 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52,491 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/3mm_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_250_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:250:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_251_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:251:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:252:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_229_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:229:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:230:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_206_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:206:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_207_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:207:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_208_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:208:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:185:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_186_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:186:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:162:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:163:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:164:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_4' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:141:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:142:39)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_5' (code_generated.cpp:250:20) in function 'task5' completely with a factor of 1 (code_generated.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_251_6' (code_generated.cpp:251:47) in function 'task5' completely with a factor of 210 (code_generated.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_7' (code_generated.cpp:252:43) in function 'task5' completely with a factor of 2 (code_generated.cpp:241:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_4' (code_generated.cpp:229:20) in function 'task4' completely with a factor of 4 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_5' (code_generated.cpp:230:39) in function 'task4' completely with a factor of 210 (code_generated.cpp:222:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_5' (code_generated.cpp:206:20) in function 'task3' completely with a factor of 210 (code_generated.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_207_6' (code_generated.cpp:207:47) in function 'task3' completely with a factor of 1 (code_generated.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_208_7' (code_generated.cpp:208:39) in function 'task3' completely with a factor of 4 (code_generated.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_4' (code_generated.cpp:185:20) in function 'task2' completely with a factor of 210 (code_generated.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_186_5' (code_generated.cpp:186:39) in function 'task2' completely with a factor of 2 (code_generated.cpp:178:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_5' (code_generated.cpp:162:20) in function 'task1' completely with a factor of 190 (code_generated.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_6' (code_generated.cpp:163:47) in function 'task1' completely with a factor of 3 (code_generated.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_7' (code_generated.cpp:164:43) in function 'task1' completely with a factor of 2 (code_generated.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_4' (code_generated.cpp:141:20) in function 'task0' completely with a factor of 190 (code_generated.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_5' (code_generated.cpp:142:39) in function 'task0' completely with a factor of 3 (code_generated.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 2ul>::_S_ref(float const (&) [2], unsigned long)' into 'std::array<float, 2ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_E(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 8ul>::_S_ref(float const (&) [8], unsigned long)' into 'std::array<float, 8ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 8ul>::operator[](unsigned long)' into 'load_A(float (*) [200], hls::vector<float, 8ul>*)' (code_generated.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_B(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_F(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C(float (*) [220], hls::vector<float, 4ul>*)' (code_generated.cpp:62:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_D(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'load_G(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_E(float (*) [190], hls::vector<float, 2ul>*)' (code_generated.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_F(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 2ul>::operator[](unsigned long)' into 'store_G(float (*) [210], hls::vector<float, 2ul>*)' (code_generated.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:284:8)
INFO: [HLS 214-248] Applying array_partition to 'F': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:285:11)
INFO: [HLS 214-248] Applying array_partition to 'E': Cyclic partitioning with factor 3 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:286:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (code_generated.cpp:287:11)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 4 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:288:11)
INFO: [HLS 214-248] Applying array_partition to 'G': Cyclic partitioning with factor 4 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:289:11)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:290:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vE' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 256-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vB' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vF' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vD' with compact=none mode in 64-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vG' with compact=none mode in 64-bits
INFO: [HLS 214-115] Multiple burst reads of length 17100 and bit width 64 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_E'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 4500 and bit width 256 in loop 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:25:19)
INFO: [HLS 214-115] Multiple burst reads of length 19000 and bit width 64 in loop 'VITIS_LOOP_42_1'(code_generated.cpp:42:19) has been inferred on bundle 'kernel_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:42:19)
INFO: [HLS 214-115] Multiple burst reads of length 19950 and bit width 64 in loop 'VITIS_LOOP_53_1'(code_generated.cpp:53:19) has been inferred on bundle 'kernel_F'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:53:19)
INFO: [HLS 214-115] Multiple burst reads of length 10450 and bit width 128 in loop 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) has been inferred on bundle 'kernel_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:64:19)
INFO: [HLS 214-115] Multiple burst reads of length 23100 and bit width 64 in loop 'VITIS_LOOP_77_1'(code_generated.cpp:77:19) has been inferred on bundle 'kernel_D'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:77:19)
INFO: [HLS 214-115] Multiple burst reads of length 18900 and bit width 64 in loop 'VITIS_LOOP_88_1'(code_generated.cpp:88:19) has been inferred on bundle 'kernel_G'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:88:19)
INFO: [HLS 214-115] Multiple burst writes of length 17100 and bit width 64 in loop 'VITIS_LOOP_99_1'(code_generated.cpp:99:19) has been inferred on bundle 'kernel_E'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:99:19)
INFO: [HLS 214-115] Multiple burst writes of length 19950 and bit width 64 in loop 'VITIS_LOOP_111_1'(code_generated.cpp:111:20) has been inferred on bundle 'kernel_F'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:111:20)
INFO: [HLS 214-115] Multiple burst writes of length 18900 and bit width 64 in loop 'VITIS_LOOP_123_1'(code_generated.cpp:123:20) has been inferred on bundle 'kernel_G'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:123:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 840.69 seconds. CPU system time: 4.58 seconds. Elapsed time: 876.38 seconds; current allocated memory: 268.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 268.684 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 59.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 59.37 seconds; current allocated memory: 312.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 31.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 33.21 seconds; current allocated memory: 388.609 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 173.56 seconds. CPU system time: 0.12 seconds. Elapsed time: 174.34 seconds; current allocated memory: 438.844 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_246_2'(code_generated.cpp:246:27) and 'VITIS_LOOP_248_4'(code_generated.cpp:248:35) in function 'task5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_225_1'(code_generated.cpp:225:23) and 'VITIS_LOOP_227_3'(code_generated.cpp:227:31) in function 'task4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_201_1'(code_generated.cpp:201:23) and 'VITIS_LOOP_204_4'(code_generated.cpp:204:35) in function 'task3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_158_2'(code_generated.cpp:158:27) and 'VITIS_LOOP_160_4'(code_generated.cpp:160:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_138_2'(code_generated.cpp:138:27) and 'VITIS_LOOP_139_3'(code_generated.cpp:139:31) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_123_1'(code_generated.cpp:123:20) and 'VITIS_LOOP_124_2'(code_generated.cpp:124:27) in function 'store_G' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_111_1'(code_generated.cpp:111:20) and 'VITIS_LOOP_112_2'(code_generated.cpp:112:27) in function 'store_F' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_99_1'(code_generated.cpp:99:19) and 'VITIS_LOOP_100_2'(code_generated.cpp:100:27) in function 'store_E' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_88_1'(code_generated.cpp:88:19) and 'VITIS_LOOP_89_2'(code_generated.cpp:89:26) in function 'load_G' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_1'(code_generated.cpp:53:19) and 'VITIS_LOOP_54_2'(code_generated.cpp:54:26) in function 'load_F' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_E' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_1'(code_generated.cpp:77:19) and 'VITIS_LOOP_78_2'(code_generated.cpp:78:26) in function 'load_D' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_64_1'(code_generated.cpp:64:19) and 'VITIS_LOOP_65_2'(code_generated.cpp:65:26) in function 'load_C' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_42_1'(code_generated.cpp:42:19) and 'VITIS_LOOP_43_2'(code_generated.cpp:43:26) in function 'load_B' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(code_generated.cpp:25:19) and 'VITIS_LOOP_26_2'(code_generated.cpp:26:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_246_2' (code_generated.cpp:246:27) in function 'task5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_1' (code_generated.cpp:225:23) in function 'task4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_201_1' (code_generated.cpp:201:23) in function 'task3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_2' (code_generated.cpp:158:27) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_2' (code_generated.cpp:138:27) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_123_1' (code_generated.cpp:123:20) in function 'store_G'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_111_1' (code_generated.cpp:111:20) in function 'store_F'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_1' (code_generated.cpp:99:19) in function 'store_E'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_1' (code_generated.cpp:88:19) in function 'load_G'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (code_generated.cpp:53:19) in function 'load_F'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_E'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (code_generated.cpp:77:19) in function 'load_D'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (code_generated.cpp:64:19) in function 'load_C'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (code_generated.cpp:42:19) in function 'load_B'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (code_generated.cpp:25:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 192.66 seconds. CPU system time: 0.27 seconds. Elapsed time: 206.93 seconds; current allocated memory: 886.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [582]  (0.387 ns)
	'load' operation 7 bit ('indvar_load', code_generated.cpp:15) on local variable 'indvar' [586]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln15', code_generated.cpp:15) [598]  (0.706 ns)
	'select' operation 8 bit ('select_ln14_1', code_generated.cpp:14) [600]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln14', code_generated.cpp:14) [602]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.8 seconds. CPU system time: 0.18 seconds. Elapsed time: 29.11 seconds; current allocated memory: 983.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.56 seconds; current allocated memory: 983.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.84 seconds; current allocated memory: 983.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 983.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.097 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [24]  (0.387 ns)
	'load' operation 5 bit ('indvar_load', code_generated.cpp:26) on local variable 'indvar' [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', code_generated.cpp:26) [40]  (0.707 ns)
	'select' operation 8 bit ('select_ln25_1', code_generated.cpp:25) [42]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln25', code_generated.cpp:25) [44]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 3.45 seconds; current allocated memory: 983.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.59 seconds; current allocated memory: 983.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 983.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 983.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.91 seconds; current allocated memory: 985.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 985.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 985.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 985.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_53_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.69 seconds; current allocated memory: 997.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.24 seconds; current allocated memory: 997.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.34 seconds; current allocated memory: 997.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.73 seconds; current allocated memory: 997.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln68) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 4.77 seconds; current allocated memory: 997.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 997.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.5 seconds; current allocated memory: 997.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.78 seconds; current allocated memory: 997.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_1_VITIS_LOOP_78_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.55 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.74 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.13 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1_VITIS_LOOP_89_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_1_VITIS_LOOP_89_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.73 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.45 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.45 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 6.51 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_2_VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_138_2_VITIS_LOOP_139_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.17 seconds. CPU system time: 0 seconds. Elapsed time: 14.96 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_2_VITIS_LOOP_160_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, loop 'VITIS_LOOP_158_2_VITIS_LOOP_160_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 19.53 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.05 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_183_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.36 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln212) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_1_VITIS_LOOP_204_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 38, loop 'VITIS_LOOP_201_1_VITIS_LOOP_204_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 34.69 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.58 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1_VITIS_LOOP_227_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_225_1_VITIS_LOOP_227_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.19 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_246_2_VITIS_LOOP_248_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 31, loop 'VITIS_LOOP_246_2_VITIS_LOOP_248_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2643.2 seconds. CPU system time: 0.78 seconds. Elapsed time: 2644.23 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.67 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1_VITIS_LOOP_100_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_99_1_VITIS_LOOP_100_2'
WARNING: [HLS 200-871] Estimated clock period (3.096 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' consists of the following:
	'store' operation 0 bit ('indvar_write_ln0') of constant 0 on local variable 'indvar' [582]  (0.387 ns)
	'load' operation 7 bit ('indvar_load', code_generated.cpp:100) on local variable 'indvar' [592]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln100', code_generated.cpp:100) [598]  (0.706 ns)
	'select' operation 8 bit ('select_ln99_1', code_generated.cpp:99) [600]  (0.303 ns)
	'mul' operation 17 bit ('mul_ln99', code_generated.cpp:99) [602]  (1.700 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.57 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.83 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 6.88 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_111_1_VITIS_LOOP_112_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.98 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 6.39 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.89 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1_VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.84 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 2 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.09 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2/m_axi_kernel_E_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2' is 21660 from HDL expression: ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_E_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_E' is 22800 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_E'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_43_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2/m_axi_kernel_B_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' is 14820 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_B' is 15580 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_54_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2/m_axi_kernel_F_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2' is 16380 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_F_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_F' is 17220 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_F'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2/m_axi_kernel_C_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_78_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2/m_axi_kernel_D_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2' is 31920 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_D' is 33600 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' pipeline 'VITIS_LOOP_88_1_VITIS_LOOP_89_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2/m_axi_kernel_G_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2' is 31920 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_G_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_89_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_G' is 33600 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 21660 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_158_2_VITIS_LOOP_160_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 352386 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1140 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1140 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_6ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.44 seconds. CPU system time: 0.14 seconds. Elapsed time: 5.91 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 16380 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.6 seconds. CPU system time: 0.25 seconds. Elapsed time: 10.95 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task3' pipeline 'VITIS_LOOP_201_1_VITIS_LOOP_204_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task3' is 566777 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 840 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 840 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.71 seconds. CPU system time: 0.19 seconds. Elapsed time: 28.08 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'task4' is 31920 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'task4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.97 seconds. CPU system time: 0.28 seconds. Elapsed time: 10.87 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task5' pipeline 'VITIS_LOOP_246_2_VITIS_LOOP_248_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task5' is 445395 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 420 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 420 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_191_7_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 210 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.41 seconds. CPU system time: 0.19 seconds. Elapsed time: 19.6 seconds; current allocated memory: 2.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2' pipeline 'VITIS_LOOP_99_1_VITIS_LOOP_100_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2/m_axi_kernel_E_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_191_8_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_E_Pipeline_VITIS_LOOP_99_1_VITIS_LOOP_100_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.69 seconds. CPU system time: 0.26 seconds. Elapsed time: 11.64 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_E' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_E'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2' pipeline 'VITIS_LOOP_111_1_VITIS_LOOP_112_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2/m_axi_kernel_F_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_211_8_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_F_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_F' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_F'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_123_1_VITIS_LOOP_124_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2/m_axi_kernel_G_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2' is 5040 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_211_8_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_G_Pipeline_VITIS_LOOP_123_1_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.580 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_G' is 5880 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_G'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.08 seconds; current allocated memory: 2.629 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_E' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_F' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_D' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_G' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vE' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vF' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vD' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vE', 'vA', 'vB', 'vF', 'vC', 'vD', 'vG' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 104746 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 420 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 420 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_F_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_E_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_D_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_G_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_B_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.21 seconds. CPU system time: 0.74 seconds. Elapsed time: 27.17 seconds; current allocated memory: 2.928 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.92 seconds. CPU system time: 0.97 seconds. Elapsed time: 13.21 seconds; current allocated memory: 3.062 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 24.17 seconds. CPU system time: 0.26 seconds. Elapsed time: 25.32 seconds; current allocated memory: 3.252 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4174.96 seconds. CPU system time: 12.09 seconds. Elapsed time: 4543.18 seconds; current allocated memory: 3.015 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.375 ; gain = 8.930 ; free physical = 41820 ; free virtual = 380231
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_nlp_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/software/xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 03:43:08 2024...
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 352.65 seconds. CPU system time: 3.49 seconds. Elapsed time: 379.83 seconds; current allocated memory: 20.609 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 4530.46 seconds. Total CPU system time: 16.44 seconds. Total elapsed time: 4928.74 seconds; peak allocated memory: 3.272 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep 17 03:43:21 2024...
