This project describes a simulator that performs dynamic instruction scheduling sing the Tomasulo algorithm. The entire processor pipeline is considered in the simulator and the instruction fetching can be made superscalar up to any degree the user desires.

