/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   C:/Users/samburner/zephyrproject/board_test_cli/modules/mimxrt685/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE\dts\bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /arduino-connector
 *   3   /chosen
 *   4   /cpus
 *   5   /cpus/power-states
 *   6   /cpus/power-states/idle
 *   7   /cpus/power-states/suspend
 *   8   /cpus/cpu@0
 *   9   /cpus/cpu@0/mpu@e000ed90
 *   10  /soc
 *   11  /soc/peripheral@50000000
 *   12  /soc/peripheral@50000000/gpio@100000
 *   13  /soc/peripheral@50000000/gpio@100000/gpio@0
 *   14  /soc/peripheral@50000000/gpio@100000/gpio@1
 *   15  /gpio_keys
 *   16  /gpio_keys/button_0
 *   17  /gpio_keys/button_1
 *   18  /leds
 *   19  /leds/led_1
 *   20  /leds/led_2
 *   21  /leds/led_3
 *   22  /soc/interrupt-controller@e000e100
 *   23  /soc/peripheral@50000000/clkctl@21000
 *   24  /soc/peripheral@50000000/iocon@4000
 *   25  /soc/peripheral@50000000/iocon@4000/pinctrl
 *   26  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer
 *   27  /soc/peripheral@50000000/pwm@146000
 *   28  /pwmleds
 *   29  /pwmleds/blue_pwm_led
 *   30  /pwmleds/green_pwm_led
 *   31  /pwmleds/red_pwm_led
 *   32  /soc/timer@e000e010
 *   33  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0
 *   34  /soc/peripheral@50000000/adc@13a000
 *   35  /soc/peripheral@50000000/ctimer@28000
 *   36  /soc/peripheral@50000000/ctimer@29000
 *   37  /soc/peripheral@50000000/ctimer@2a000
 *   38  /soc/peripheral@50000000/ctimer@2b000
 *   39  /soc/peripheral@50000000/ctimer@2c000
 *   40  /soc/peripheral@50000000/dma-controller@105000
 *   41  /soc/peripheral@50000000/dma-controller@104000
 *   42  /soc/peripheral@50000000/reset@20000
 *   43  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart
 *   44  /soc/peripheral@50000000/flexcomm@106000
 *   45  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s
 *   46  /soc/peripheral@50000000/flexcomm@107000
 *   47  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s
 *   48  /soc/peripheral@50000000/flexcomm@109000
 *   49  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart
 *   50  /soc/peripheral@50000000/flexcomm@122000
 *   51  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi
 *   52  /soc/peripheral@50000000/flexcomm@123000
 *   53  /soc/peripheral@50000000/flexcomm@124000
 *   54  /soc/peripheral@50000000/flexcomm@125000
 *   55  /soc/peripheral@50000000/pint@25000
 *   56  /soc/peripheral@50000000/random@138000
 *   57  /soc/peripheral@50000000/reset@0
 *   58  /soc/peripheral@50000000/spi@126000
 *   59  /soc/peripheral@50000000/timers@113000
 *   60  /soc/peripheral@50000000/usbphy@13b000
 *   61  /soc/peripheral@50000000/usbhs@144000
 *   62  /soc/peripheral@50000000/usdhc@137000
 *   63  /soc/peripheral@50000000/uuid@2f50
 *   64  /soc/peripheral@50000000/watchdog@e000
 *   65  /soc/peripheral@50000000/watchdog@2e000
 *   66  /soc/peripheral@50000000/clkctl@1000
 *   67  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0
 *   68  /soc/peripheral@50000000/dmic@121000
 *   69  /soc/peripheral@50000000/dmic@121000/dmic-channel@0
 *   70  /soc/peripheral@50000000/dmic@121000/dmic-channel@1
 *   71  /soc/peripheral@50000000/dmic@121000/dmic-channel@2
 *   72  /soc/peripheral@50000000/dmic@121000/dmic-channel@3
 *   73  /soc/peripheral@50000000/dmic@121000/dmic-channel@4
 *   74  /soc/peripheral@50000000/dmic@121000/dmic-channel@5
 *   75  /soc/peripheral@50000000/dmic@121000/dmic-channel@6
 *   76  /soc/peripheral@50000000/dmic@121000/dmic-channel@7
 *   77  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c
 *   78  /soc/peripheral@50000000/flexcomm@108000
 *   79  /soc/peripheral@50000000/flexcomm@108000/fxos8700@1e
 *   80  /soc/peripheral@50000000/gpio@100000/gpio@3
 *   81  /soc/peripheral@50000000/gpio@100000/gpio@4
 *   82  /soc/peripheral@50000000/gpio@100000/gpio@7
 *   83  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c
 *   84  /soc/peripheral@50000000/i2c@127000
 *   85  /soc/peripheral@50000000/i2c@127000/pca9420@61
 *   86  /soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK1
 *   87  /soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK2
 *   88  /soc/peripheral@50000000/i2c@127000/pca9420@61/LDO1
 *   89  /soc/peripheral@50000000/i2c@127000/pca9420@61/LDO2
 *   90  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c
 *   91  /soc/peripheral@50000000/i3c@36000
 *   92  /soc/peripheral@50000000/i3c@36000/wm8904@1a0000000000000000
 *   93  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm
 *   94  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0
 *   95  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0/group0
 *   96  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0
 *   97  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1
 *   98  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0
 *   99  /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0
 *   100 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0
 *   101 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0
 *   102 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1
 *   103 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0
 *   104 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi
 *   105 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0
 *   106 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1
 *   107 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0
 *   108 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1
 *   109 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0
 *   110 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0
 *   111 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0
 *   112 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc
 *   113 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0
 *   114 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1
 *   115 /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2
 *   116 /soc/peripheral@50000000/mrt@2d000
 *   117 /soc/peripheral@50000000/mrt@2d000/mrt_channel@0
 *   118 /soc/peripheral@50000000/mrt@2d000/mrt_channel@1
 *   119 /soc/peripheral@50000000/mrt@2d000/mrt_channel@2
 *   120 /soc/peripheral@50000000/mrt@2d000/mrt_channel@3
 *   121 /soc/peripheral@50000000/rtc@30000
 *   122 /soc/peripheral@50000000/rtc@30000/rtc_highres
 *   123 /soc/peripheral@50000000/spi@134000
 *   124 /soc/peripheral@50000000/spi@134000/mx25um51345g@2
 *   125 /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions
 *   126 /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@0
 *   127 /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@20000
 *   128 /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@323000
 *   129 /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@623000
 *   130 /soc/peripheral@50000000/gpio@100000/gpio@2
 *   131 /soc/peripheral@50000000/usdhc@136000
 *   132 /soc/peripheral@50000000/usdhc@136000/sdmmc
 *   133 /soc/sram@30000000
 *   134 /soc/sram@30000000/memory@1b000
 *   135 /soc/sram@30000000/memory@180000
 *   136 /soc/sram@30000000/memory@40140000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 8
#define DT_N_CHILD_NUM_STATUS_OKAY 8
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_soc) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_gpio_keys) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_arduino_connector)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_gpio_keys) fn(DT_N_S_leds) fn(DT_N_S_pwmleds) fn(DT_N_S_arduino_connector)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_arduino_connector, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /arduino-connector */ \
	3, /* /chosen */ \
	4, /* /cpus */ \
	10, /* /soc */ \
	15, /* /gpio_keys */ \
	18, /* /leds */ \
	28, /* /pwmleds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp_mimxrt685 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_nxp_mimxrt685 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "mimxrt685"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp,mimxrt685"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "nxp,mimxrt685"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nxp,mimxrt685
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nxp_mimxrt685
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MIMXRT685
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /arduino-connector
 *
 * Node identifier: DT_N_S_arduino_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE\dts\bindings\gpio\arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_arduino_connector_PATH "/arduino-connector"

/* Node's name with unit-address: */
#define DT_N_S_arduino_connector_FULL_NAME "arduino-connector"
#define DT_N_S_arduino_connector_FULL_NAME_UNQUOTED arduino-connector
#define DT_N_S_arduino_connector_FULL_NAME_TOKEN arduino_connector
#define DT_N_S_arduino_connector_FULL_NAME_UPPER_TOKEN ARDUINO_CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_arduino_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_arduino_connector_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_arduino_connector_NODELABEL_NUM 1
#define DT_N_S_arduino_connector_FOREACH_NODELABEL(fn) fn(arduino_header)
#define DT_N_S_arduino_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_header, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_arduino_connector_CHILD_NUM 0
#define DT_N_S_arduino_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_arduino_connector_FOREACH_CHILD(fn) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_arduino_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_arduino_connector_ORD 2
#define DT_N_S_arduino_connector_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_arduino_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_arduino_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_arduino_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_arduino_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_arduino_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_arduino_connector_REG_NUM 0
#define DT_N_S_arduino_connector_RANGES_NUM 0
#define DT_N_S_arduino_connector_FOREACH_RANGE(fn) 
#define DT_N_S_arduino_connector_IRQ_NUM 0
#define DT_N_S_arduino_connector_IRQ_LEVEL 0
#define DT_N_S_arduino_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_arduino_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_arduino_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_arduino_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_arduino_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_arduino_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_arduino_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_arduino_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_arduino_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_arduino_connector, compatible, 0)
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_arduino_connector, compatible, 0)
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_arduino_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_arduino_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_arduino_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_arduino_connector_P_compatible_LEN 1
#define DT_N_S_arduino_connector_P_compatible_EXISTS 1
#define DT_N_S_arduino_connector_P_zephyr_deferred_init 0
#define DT_N_S_arduino_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_arduino_connector_P_wakeup_source 0
#define DT_N_S_arduino_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_arduino_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_arduino_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 3
#define DT_N_S_chosen_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 2
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 4
#define DT_N_S_cpus_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	5, /* /cpus/power-states */ \
	8, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states
 *
 * Node identifier: DT_N_S_cpus_S_power_states
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_PATH "/cpus/power-states"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_FULL_NAME "power-states"
#define DT_N_S_cpus_S_power_states_FULL_NAME_UNQUOTED power-states
#define DT_N_S_cpus_S_power_states_FULL_NAME_TOKEN power_states
#define DT_N_S_cpus_S_power_states_FULL_NAME_UPPER_TOKEN POWER_STATES

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_power_states_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_NODELABEL_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_power_states_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_CHILD_NUM 2
#define DT_N_S_cpus_S_power_states_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_ORD 5
#define DT_N_S_cpus_S_power_states_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_REQUIRES_ORDS \
	4, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_SUPPORTS_ORDS \
	6, /* /cpus/power-states/idle */ \
	7, /* /cpus/power-states/suspend */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_REG_NUM 0
#define DT_N_S_cpus_S_power_states_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/power-states/idle
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_idle
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_idle_PATH "/cpus/power-states/idle"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME "idle"
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_UNQUOTED idle
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_TOKEN idle
#define DT_N_S_cpus_S_power_states_S_idle_FULL_NAME_UPPER_TOKEN IDLE

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_idle_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_idle_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_NODELABEL(fn) fn(idle)
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_NODELABEL_VARGS(fn, ...) fn(idle, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_idle_ORD 6
#define DT_N_S_cpus_S_power_states_S_idle_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_idle_REQUIRES_ORDS \
	5, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_idle_SUPPORTS_ORDS \
	8, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_idle_EXISTS 1
#define DT_N_INST_0_zephyr_power_state DT_N_S_cpus_S_power_states_S_idle
#define DT_N_NODELABEL_idle            DT_N_S_cpus_S_power_states_S_idle

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_idle_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_idle_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_idle_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_idle_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UNQUOTED runtime-idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_TOKEN runtime_idle
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_STRING_UPPER_TOKEN RUNTIME_IDLE
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0 "runtime-idle"
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_ENUM_IDX 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_IDX_0_ENUM_VAL_runtime_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_idle, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_idle_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us 10
#define DT_N_S_cpus_S_power_states_S_idle_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_idle_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_idle_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/power-states/suspend
 *
 * Node identifier: DT_N_S_cpus_S_power_states_S_suspend
 *
 * Binding (compatible = zephyr,power-state):
 *   $ZEPHYR_BASE\dts\bindings\power\zephyr,power-state.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_power_states_S_suspend_PATH "/cpus/power-states/suspend"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME "suspend"
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME_UNQUOTED suspend
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME_TOKEN suspend
#define DT_N_S_cpus_S_power_states_S_suspend_FULL_NAME_UPPER_TOKEN SUSPEND

/* Node parent (/cpus/power-states) identifier: */
#define DT_N_S_cpus_S_power_states_S_suspend_PARENT DT_N_S_cpus_S_power_states

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_power_states_S_suspend_NODELABEL_NUM 1
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_NODELABEL(fn) fn(suspend)
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_NODELABEL_VARGS(fn, ...) fn(suspend, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_power_states_S_suspend_ORD 7
#define DT_N_S_cpus_S_power_states_S_suspend_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_power_states_S_suspend_REQUIRES_ORDS \
	5, /* /cpus/power-states */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_power_states_S_suspend_SUPPORTS_ORDS \
	8, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_power_states_S_suspend_EXISTS 1
#define DT_N_INST_1_zephyr_power_state DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_NODELABEL_suspend         DT_N_S_cpus_S_power_states_S_suspend

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_power_states_S_suspend_REG_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_RANGES_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_power_states_S_suspend_IRQ_NUM 0
#define DT_N_S_cpus_S_power_states_S_suspend_IRQ_LEVEL 0
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MATCHES_zephyr_power_state 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_COMPAT_MODEL_IDX_0 "power-state"
#define DT_N_S_cpus_S_power_states_S_suspend_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_power_states_S_suspend_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_UNQUOTED suspend-to-idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_TOKEN suspend_to_idle
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_STRING_UPPER_TOKEN SUSPEND_TO_IDLE
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0 "suspend-to-idle"
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_ENUM_IDX 2
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_IDX_0_ENUM_VAL_suspend_to_idle_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_power_states_S_suspend, power_state_name, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_LEN 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_power_state_name_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_min_residency_us 1000
#define DT_N_S_cpus_S_power_states_S_suspend_P_min_residency_us_EXISTS 1
#define DT_N_S_cpus_S_power_states_S_suspend_P_zephyr_pm_device_disabled 0
#define DT_N_S_cpus_S_power_states_S_suspend_P_zephyr_pm_device_disabled_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33f):
 *   $ZEPHYR_BASE\dts\bindings\cpu\arm,cortex-m33f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 8
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	4, /* /cpus */ \
	6, /* /cpus/power-states/idle */ \
	7, /* /cpus/power-states/suspend */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	9, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0         DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0 DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_PH DT_N_S_cpus_S_power_states_S_idle
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1 DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_PH DT_N_S_cpus_S_power_states_S_suspend
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_cpus_S_cpu_0, cpu_power_states, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_LEN 2
#define DT_N_S_cpus_S_cpu_0_P_cpu_power_states_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33F
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE\dts\bindings\mmu_mpu\arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 9
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	8, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 4
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 10
#define DT_N_S_soc_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	32, /* /soc/timer@e000e010 */ \
	133, /* /soc/sram@30000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_PATH "/soc/peripheral@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME "peripheral@50000000"
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UNQUOTED peripheral@50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_TOKEN peripheral_50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UPPER_TOKEN PERIPHERAL_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL(fn) fn(peripheral)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(peripheral, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM 40
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM_STATUS_OKAY 34
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_ORD 11
#define DT_N_S_soc_S_peripheral_50000000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_SUPPORTS_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	24, /* /soc/peripheral@50000000/iocon@4000 */ \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	34, /* /soc/peripheral@50000000/adc@13a000 */ \
	35, /* /soc/peripheral@50000000/ctimer@28000 */ \
	36, /* /soc/peripheral@50000000/ctimer@29000 */ \
	37, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	38, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	39, /* /soc/peripheral@50000000/ctimer@2c000 */ \
	40, /* /soc/peripheral@50000000/dma-controller@105000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	44, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	46, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	48, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	50, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	52, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	53, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	54, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	55, /* /soc/peripheral@50000000/pint@25000 */ \
	56, /* /soc/peripheral@50000000/random@138000 */ \
	57, /* /soc/peripheral@50000000/reset@0 */ \
	58, /* /soc/peripheral@50000000/spi@126000 */ \
	59, /* /soc/peripheral@50000000/timers@113000 */ \
	60, /* /soc/peripheral@50000000/usbphy@13b000 */ \
	61, /* /soc/peripheral@50000000/usbhs@144000 */ \
	62, /* /soc/peripheral@50000000/usdhc@137000 */ \
	63, /* /soc/peripheral@50000000/uuid@2f50 */ \
	64, /* /soc/peripheral@50000000/watchdog@e000 */ \
	65, /* /soc/peripheral@50000000/watchdog@2e000 */ \
	66, /* /soc/peripheral@50000000/clkctl@1000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */ \
	78, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	84, /* /soc/peripheral@50000000/i2c@127000 */ \
	91, /* /soc/peripheral@50000000/i3c@36000 */ \
	116, /* /soc/peripheral@50000000/mrt@2d000 */ \
	121, /* /soc/peripheral@50000000/rtc@30000 */ \
	123, /* /soc/peripheral@50000000/spi@134000 */ \
	131, /* /soc/peripheral@50000000/usdhc@136000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_EXISTS 1
#define DT_N_NODELABEL_peripheral DT_N_S_soc_S_peripheral_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_LENGTH 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000
 *
 * Binding (compatible = nxp,lpc-gpio):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_PATH "/soc/peripheral@50000000/gpio@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FULL_NAME "gpio@100000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FULL_NAME_UNQUOTED gpio@100000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FULL_NAME_TOKEN gpio_100000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FULL_NAME_UPPER_TOKEN GPIO_100000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_NODELABEL(fn) fn(gpio)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_CHILD_NUM 6
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_CHILD_NUM_STATUS_OKAY 6
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_ORD 12
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_SUPPORTS_ORDS \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */ \
	14, /* /soc/peripheral@50000000/gpio@100000/gpio@1 */ \
	80, /* /soc/peripheral@50000000/gpio@100000/gpio@3 */ \
	81, /* /soc/peripheral@50000000/gpio@100000/gpio@4 */ \
	82, /* /soc/peripheral@50000000/gpio@100000/gpio@7 */ \
	130, /* /soc/peripheral@50000000/gpio@100000/gpio@2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_100000
#define DT_N_NODELABEL_gpio      DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_REG_IDX_0_VAL_ADDRESS 1343225856 /* 0x50100000 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_REG_IDX_0_VAL_SIZE 10116 /* 0x2784 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_COMPAT_MATCHES_nxp_lpc_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_COMPAT_MODEL_IDX_0 "lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_reg {1048576 /* 0x100000 */, 10116 /* 0x2784 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_reg_IDX_1 10116
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible {"nxp,lpc-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_IDX_0 "nxp,lpc-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000/gpio@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_PATH "/soc/peripheral@50000000/gpio@100000/gpio@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FULL_NAME "gpio@0"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FULL_NAME_UNQUOTED gpio@0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FULL_NAME_TOKEN gpio_0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FULL_NAME_UPPER_TOKEN GPIO_0

/* Node parent (/soc/peripheral@50000000/gpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_ORD 13
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_SUPPORTS_ORDS \
	15, /* /gpio_keys */ \
	17, /* /gpio_keys/button_1 */ \
	18, /* /leds */ \
	19, /* /leds/led_1 */ \
	20, /* /leds/led_2 */ \
	21, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_EXISTS 1
#define DT_N_INST_0_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0
#define DT_N_NODELABEL_gpio0          DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_STRING_UNQUOTED pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_STRING_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_STRING_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_IDX_0_ENUM_VAL_pint_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000/gpio@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_PATH "/soc/peripheral@50000000/gpio@100000/gpio@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FULL_NAME "gpio@1"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FULL_NAME_UNQUOTED gpio@1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FULL_NAME_TOKEN gpio_1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FULL_NAME_UPPER_TOKEN GPIO_1

/* Node parent (/soc/peripheral@50000000/gpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_NODELABEL(fn) fn(gpio1)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_ORD 14
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_SUPPORTS_ORDS \
	15, /* /gpio_keys */ \
	16, /* /gpio_keys/button_0 */ \
	79, /* /soc/peripheral@50000000/flexcomm@108000/fxos8700@1e */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_EXISTS 1
#define DT_N_INST_1_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1
#define DT_N_NODELABEL_gpio1          DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_STRING_UNQUOTED pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_STRING_TOKEN pint
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_STRING_UPPER_TOKEN PINT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_IDX_0_ENUM_VAL_pint_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE\dts\bindings\input\gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 2
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 15
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */ \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */ \
	14, /* /soc/peripheral@50000000/gpio@100000/gpio@1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	16, /* /gpio_keys/button_0 */ \
	17, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UNQUOTED button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_TOKEN button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UPPER_TOKEN BUTTON_0

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_0_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL(fn) fn(user_button_1)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 16
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/gpio@100000/gpio@1 */ \
	15, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_0
#define DT_N_ALIAS_mcuboot_button0   DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_1 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User SW1"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UNQUOTED User SW1
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User_SW1
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER_SW1
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0 "User SW1"
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UNQUOTED button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_TOKEN button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UPPER_TOKEN BUTTON_1

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_1_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL(fn) fn(user_button_2)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 17
#define DT_N_S_gpio_keys_S_button_1_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */ \
	15, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_2 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 10
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User SW2"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UNQUOTED User SW2
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_SW2
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_SW2
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0 "User SW2"
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code 2
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 1
#define DT_N_S_leds_FOREACH_NODELABEL(fn) fn(leds)
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) fn(leds, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 18
#define DT_N_S_leds_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	19, /* /leds/led_1 */ \
	20, /* /leds/led_2 */ \
	21, /* /leds/led_3 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds
#define DT_N_NODELABEL_leds   DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(green_led)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 19
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */ \
	18, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 14
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LED_GREEN"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED User LED_GREEN
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LED_GREEN
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LED_GREEN
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "User LED_GREEN"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"
#define DT_N_S_leds_S_led_2_FULL_NAME_UNQUOTED led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_TOKEN led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_UPPER_TOKEN LED_2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL(fn) fn(blue_led)
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 20
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */ \
	18, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led1         DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 26
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LED_BLUE"
#define DT_N_S_leds_S_led_2_P_label_STRING_UNQUOTED User LED_BLUE
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN User_LED_BLUE
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN USER_LED_BLUE
#define DT_N_S_leds_S_led_2_P_label_IDX_0 "User LED_BLUE"
#define DT_N_S_leds_S_led_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_LEN 1
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node identifier: DT_N_S_leds_S_led_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_3_PATH "/leds/led_3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_3_FULL_NAME "led_3"
#define DT_N_S_leds_S_led_3_FULL_NAME_UNQUOTED led_3
#define DT_N_S_leds_S_led_3_FULL_NAME_TOKEN led_3
#define DT_N_S_leds_S_led_3_FULL_NAME_UPPER_TOKEN LED_3

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL(fn) fn(red_led)
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_3_CHILD_NUM 0
#define DT_N_S_leds_S_led_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_3_ORD 21
#define DT_N_S_leds_S_led_3_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_3_REQUIRES_ORDS \
	13, /* /soc/peripheral@50000000/gpio@100000/gpio@0 */ \
	18, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_ALIAS_led2        DT_N_S_leds_S_led_3
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_RANGES_NUM 0
#define DT_N_S_leds_S_led_3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 31
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "User LED_RED"
#define DT_N_S_leds_S_led_3_P_label_STRING_UNQUOTED User LED_RED
#define DT_N_S_leds_S_led_3_P_label_STRING_TOKEN User_LED_RED
#define DT_N_S_leds_S_led_3_P_label_STRING_UPPER_TOKEN USER_LED_RED
#define DT_N_S_leds_S_led_3_P_label_IDX_0 "User LED_RED"
#define DT_N_S_leds_S_led_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_LEN 1
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 22
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	34, /* /soc/peripheral@50000000/adc@13a000 */ \
	35, /* /soc/peripheral@50000000/ctimer@28000 */ \
	36, /* /soc/peripheral@50000000/ctimer@29000 */ \
	37, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	38, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	39, /* /soc/peripheral@50000000/ctimer@2c000 */ \
	40, /* /soc/peripheral@50000000/dma-controller@105000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	44, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	46, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	48, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	50, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	52, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	53, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	54, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	55, /* /soc/peripheral@50000000/pint@25000 */ \
	56, /* /soc/peripheral@50000000/random@138000 */ \
	58, /* /soc/peripheral@50000000/spi@126000 */ \
	59, /* /soc/peripheral@50000000/timers@113000 */ \
	61, /* /soc/peripheral@50000000/usbhs@144000 */ \
	62, /* /soc/peripheral@50000000/usdhc@137000 */ \
	64, /* /soc/peripheral@50000000/watchdog@e000 */ \
	65, /* /soc/peripheral@50000000/watchdog@2e000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */ \
	78, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	84, /* /soc/peripheral@50000000/i2c@127000 */ \
	91, /* /soc/peripheral@50000000/i3c@36000 */ \
	116, /* /soc/peripheral@50000000/mrt@2d000 */ \
	121, /* /soc/peripheral@50000000/rtc@30000 */ \
	123, /* /soc/peripheral@50000000/spi@134000 */ \
	131, /* /soc/peripheral@50000000/usdhc@136000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clkctl@21000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PATH "/soc/peripheral@50000000/clkctl@21000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME "clkctl@21000"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME_UNQUOTED clkctl@21000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME_TOKEN clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FULL_NAME_UPPER_TOKEN CLKCTL_21000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_NODELABEL(fn) fn(clkctl1)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkctl1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_ORD 23
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_SUPPORTS_ORDS \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	34, /* /soc/peripheral@50000000/adc@13a000 */ \
	35, /* /soc/peripheral@50000000/ctimer@28000 */ \
	36, /* /soc/peripheral@50000000/ctimer@29000 */ \
	37, /* /soc/peripheral@50000000/ctimer@2a000 */ \
	38, /* /soc/peripheral@50000000/ctimer@2b000 */ \
	39, /* /soc/peripheral@50000000/ctimer@2c000 */ \
	44, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	46, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	48, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	50, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	52, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	53, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	54, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	58, /* /soc/peripheral@50000000/spi@126000 */ \
	62, /* /soc/peripheral@50000000/usdhc@137000 */ \
	78, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	84, /* /soc/peripheral@50000000/i2c@127000 */ \
	91, /* /soc/peripheral@50000000/i3c@36000 */ \
	116, /* /soc/peripheral@50000000/mrt@2d000 */ \
	123, /* /soc/peripheral@50000000/spi@134000 */ \
	131, /* /soc/peripheral@50000000/usdhc@136000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_NODELABEL_clkctl1     DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_VAL_ADDRESS 1342312448 /* 0x50021000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg {135168 /* 0x21000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_0 135168
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000
 *
 * Binding (compatible = nxp,lpc-iocon):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,lpc-iocon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_PATH "/soc/peripheral@50000000/iocon@4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FULL_NAME "iocon@4000"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FULL_NAME_UNQUOTED iocon@4000
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FULL_NAME_TOKEN iocon_4000
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FULL_NAME_UPPER_TOKEN IOCON_4000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_NODELABEL(fn) fn(iocon)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iocon, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_ORD 24
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_SUPPORTS_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_iocon DT_N_S_soc_S_peripheral_50000000_S_iocon_4000
#define DT_N_NODELABEL_iocon      DT_N_S_soc_S_peripheral_50000000_S_iocon_4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_IDX_0_VAL_ADDRESS 1342193664 /* 0x50004000 */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_MATCHES_nxp_lpc_iocon 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_COMPAT_MODEL_IDX_0 "lpc-iocon"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg {16384 /* 0x4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_0 16384
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible {"nxp,lpc-iocon"}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0 "nxp,lpc-iocon"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-iocon
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_iocon
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_IOCON
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl
 *
 * Binding (compatible = nxp,rt-iocon-pinctrl):
 *   $ZEPHYR_BASE\dts\bindings\pinctrl\nxp,rt-iocon-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FULL_NAME "pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FULL_NAME_UNQUOTED pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FULL_NAME_TOKEN pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FULL_NAME_UPPER_TOKEN PINCTRL

/* Node parent (/soc/peripheral@50000000/iocon@4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_CHILD_NUM 14
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_CHILD_NUM_STATUS_OKAY 14
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_ORD 25
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_REQUIRES_ORDS \
	24, /* /soc/peripheral@50000000/iocon@4000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_SUPPORTS_ORDS \
	26, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer */ \
	33, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0 */ \
	43, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */ \
	45, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s */ \
	47, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s */ \
	49, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */ \
	51, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi */ \
	67, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0 */ \
	77, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c */ \
	83, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c */ \
	90, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */ \
	93, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm */ \
	104, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */ \
	112, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_rt_iocon_pinctrl DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl
#define DT_N_NODELABEL_pinctrl           DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_MATCHES_nxp_rt_iocon_pinctrl 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_COMPAT_MODEL_IDX_0 "rt-iocon-pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible {"nxp,rt-iocon-pinctrl"}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0 "nxp,rt-iocon-pinctrl"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,rt-iocon-pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_rt_iocon_pinctrl
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RT_IOCON_PINCTRL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FULL_NAME "pinmux_sctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FULL_NAME_UNQUOTED pinmux_sctimer
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FULL_NAME_TOKEN pinmux_sctimer
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FULL_NAME_UPPER_TOKEN PINMUX_SCTIMER

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_NODELABEL(fn) fn(pinmux_sctimer)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_sctimer, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_ORD 26
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_SUPPORTS_ORDS \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	111, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_EXISTS 1
#define DT_N_NODELABEL_pinmux_sctimer DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/pwm@146000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
 *
 * Binding (compatible = nxp,sctimer-pwm):
 *   $ZEPHYR_BASE\dts\bindings\pwm\nxp,sctimer-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PATH "/soc/peripheral@50000000/pwm@146000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME "pwm@146000"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME_UNQUOTED pwm@146000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME_TOKEN pwm_146000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FULL_NAME_UPPER_TOKEN PWM_146000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_NODELABEL(fn) fn(sc_timer)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sc_timer, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_ORD 27
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	26, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_SUPPORTS_ORDS \
	28, /* /pwmleds */ \
	29, /* /pwmleds/blue_pwm_led */ \
	30, /* /pwmleds/green_pwm_led */ \
	31, /* /pwmleds/red_pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_EXISTS 1
#define DT_N_ALIAS_pwm_0            DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_INST_0_nxp_sctimer_pwm DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_NODELABEL_sc_timer     DT_N_S_soc_S_peripheral_50000000_S_pwm_146000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_VAL_ADDRESS 1343512576 /* 0x50146000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MATCHES_nxp_sctimer_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_COMPAT_MODEL_IDX_0 "sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler 8
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible {"nxp,sctimer-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0 "nxp,sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_UNQUOTED nxp,sctimer-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_TOKEN nxp_sctimer_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SCTIMER_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg {1335296 /* 0x146000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_0 1335296
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts {12 /* 0xc */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_VAL_name 2304
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_146000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pwmleds
 *
 * Node identifier: DT_N_S_pwmleds
 *
 * Binding (compatible = pwm-leds):
 *   $ZEPHYR_BASE\dts\bindings\led\pwm-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_PATH "/pwmleds"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_FULL_NAME "pwmleds"
#define DT_N_S_pwmleds_FULL_NAME_UNQUOTED pwmleds
#define DT_N_S_pwmleds_FULL_NAME_TOKEN pwmleds
#define DT_N_S_pwmleds_FULL_NAME_UPPER_TOKEN PWMLEDS

/* Node parent (/) identifier: */
#define DT_N_S_pwmleds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_NODELABEL_NUM 0
#define DT_N_S_pwmleds_FOREACH_NODELABEL(fn) 
#define DT_N_S_pwmleds_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_CHILD_NUM 3
#define DT_N_S_pwmleds_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pwmleds_FOREACH_CHILD(fn) fn(DT_N_S_pwmleds_S_green_pwm_led) fn(DT_N_S_pwmleds_S_blue_pwm_led) fn(DT_N_S_pwmleds_S_red_pwm_led)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_pwm_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_pwm_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_red_pwm_led)
#define DT_N_S_pwmleds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_red_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_red_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pwmleds_S_green_pwm_led) fn(DT_N_S_pwmleds_S_blue_pwm_led)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_pwm_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_pwm_led)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__)
#define DT_N_S_pwmleds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_ORD 28
#define DT_N_S_pwmleds_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_REQUIRES_ORDS \
	0, /* / */ \
	27, /* /soc/peripheral@50000000/pwm@146000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_SUPPORTS_ORDS \
	29, /* /pwmleds/blue_pwm_led */ \
	30, /* /pwmleds/green_pwm_led */ \
	31, /* /pwmleds/red_pwm_led */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_EXISTS 1
#define DT_N_INST_0_pwm_leds DT_N_S_pwmleds

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_REG_NUM 0
#define DT_N_S_pwmleds_RANGES_NUM 0
#define DT_N_S_pwmleds_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_IRQ_NUM 0
#define DT_N_S_pwmleds_IRQ_LEVEL 0
#define DT_N_S_pwmleds_COMPAT_MATCHES_pwm_leds 1
#define DT_N_S_pwmleds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_P_compatible {"pwm-leds"}
#define DT_N_S_pwmleds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_P_compatible_IDX_0 "pwm-leds"
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UNQUOTED pwm-leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_TOKEN pwm_leds
#define DT_N_S_pwmleds_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_LEDS
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds, compatible, 0)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds, compatible, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_P_compatible_LEN 1
#define DT_N_S_pwmleds_P_compatible_EXISTS 1

/*
 * Devicetree node: /pwmleds/blue_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_blue_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_blue_pwm_led_PATH "/pwmleds/blue_pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_blue_pwm_led_FULL_NAME "blue_pwm_led"
#define DT_N_S_pwmleds_S_blue_pwm_led_FULL_NAME_UNQUOTED blue_pwm_led
#define DT_N_S_pwmleds_S_blue_pwm_led_FULL_NAME_TOKEN blue_pwm_led
#define DT_N_S_pwmleds_S_blue_pwm_led_FULL_NAME_UPPER_TOKEN BLUE_PWM_LED

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_blue_pwm_led_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_blue_pwm_led_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_blue_pwm_led_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_NODELABEL(fn) fn(blue_pwm_led)
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_pwm_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_blue_pwm_led_CHILD_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_blue_pwm_led_ORD 29
#define DT_N_S_pwmleds_S_blue_pwm_led_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_blue_pwm_led_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	28, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_blue_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_blue_pwm_led_EXISTS 1
#define DT_N_ALIAS_blue_pwm_led     DT_N_S_pwmleds_S_blue_pwm_led
#define DT_N_NODELABEL_blue_pwm_led DT_N_S_pwmleds_S_blue_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_blue_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_RANGES_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_blue_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_blue_pwm_led_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_blue_pwm_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_blue_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_channel 6
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_blue_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_blue_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_blue_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_blue_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label "Blue PWM LED"
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_STRING_UNQUOTED Blue PWM LED
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_STRING_TOKEN Blue_PWM_LED
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_STRING_UPPER_TOKEN BLUE_PWM_LED
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_IDX_0 "Blue PWM LED"
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 0)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 0)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_blue_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_LEN 1
#define DT_N_S_pwmleds_S_blue_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds/green_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_green_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_green_pwm_led_PATH "/pwmleds/green_pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_green_pwm_led_FULL_NAME "green_pwm_led"
#define DT_N_S_pwmleds_S_green_pwm_led_FULL_NAME_UNQUOTED green_pwm_led
#define DT_N_S_pwmleds_S_green_pwm_led_FULL_NAME_TOKEN green_pwm_led
#define DT_N_S_pwmleds_S_green_pwm_led_FULL_NAME_UPPER_TOKEN GREEN_PWM_LED

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_green_pwm_led_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_green_pwm_led_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_green_pwm_led_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_NODELABEL(fn) fn(green_pwm_led)
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_pwm_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_green_pwm_led_CHILD_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_green_pwm_led_ORD 30
#define DT_N_S_pwmleds_S_green_pwm_led_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_green_pwm_led_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	28, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_green_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_green_pwm_led_EXISTS 1
#define DT_N_ALIAS_pwm_led0          DT_N_S_pwmleds_S_green_pwm_led
#define DT_N_ALIAS_green_pwm_led     DT_N_S_pwmleds_S_green_pwm_led
#define DT_N_NODELABEL_green_pwm_led DT_N_S_pwmleds_S_green_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_green_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_RANGES_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_green_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_green_pwm_led_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_green_pwm_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_green_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_channel 0
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_green_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_label "Green PWM LED"
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_STRING_UNQUOTED Green PWM LED
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_STRING_TOKEN Green_PWM_LED
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_STRING_UPPER_TOKEN GREEN_PWM_LED
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_IDX_0 "Green PWM LED"
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_green_pwm_led, label, 0)
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_green_pwm_led, label, 0)
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_green_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_LEN 1
#define DT_N_S_pwmleds_S_green_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /pwmleds/red_pwm_led
 *
 * Node identifier: DT_N_S_pwmleds_S_red_pwm_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pwmleds_S_red_pwm_led_PATH "/pwmleds/red_pwm_led"

/* Node's name with unit-address: */
#define DT_N_S_pwmleds_S_red_pwm_led_FULL_NAME "red_pwm_led"
#define DT_N_S_pwmleds_S_red_pwm_led_FULL_NAME_UNQUOTED red_pwm_led
#define DT_N_S_pwmleds_S_red_pwm_led_FULL_NAME_TOKEN red_pwm_led
#define DT_N_S_pwmleds_S_red_pwm_led_FULL_NAME_UPPER_TOKEN RED_PWM_LED

/* Node parent (/pwmleds) identifier: */
#define DT_N_S_pwmleds_S_red_pwm_led_PARENT DT_N_S_pwmleds

/* Node's index in its parent's list of children: */
#define DT_N_S_pwmleds_S_red_pwm_led_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pwmleds_S_red_pwm_led_NODELABEL_NUM 1
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_NODELABEL(fn) fn(red_pwm_led)
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_pwm_led, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pwmleds_S_red_pwm_led_CHILD_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD(fn) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_pwmleds_S_red_pwm_led_ORD 31
#define DT_N_S_pwmleds_S_red_pwm_led_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pwmleds_S_red_pwm_led_REQUIRES_ORDS \
	27, /* /soc/peripheral@50000000/pwm@146000 */ \
	28, /* /pwmleds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pwmleds_S_red_pwm_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pwmleds_S_red_pwm_led_EXISTS 1
#define DT_N_ALIAS_red_pwm_led     DT_N_S_pwmleds_S_red_pwm_led
#define DT_N_NODELABEL_red_pwm_led DT_N_S_pwmleds_S_red_pwm_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_pwmleds_S_red_pwm_led_REG_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_RANGES_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_FOREACH_RANGE(fn) 
#define DT_N_S_pwmleds_S_red_pwm_led_IRQ_NUM 0
#define DT_N_S_pwmleds_S_red_pwm_led_IRQ_LEVEL 0
#define DT_N_S_pwmleds_S_red_pwm_led_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pwmleds_S_red_pwm_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pwm_146000
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_channel 6
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_period 20000000
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_red_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_red_pwm_led, pwms, 0)
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, pwms, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_LEN 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_pwms_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_label "Red PWM LED"
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_STRING_UNQUOTED Red PWM LED
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_STRING_TOKEN Red_PWM_LED
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_STRING_UPPER_TOKEN RED_PWM_LED
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_IDX_0 "Red PWM LED"
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pwmleds_S_red_pwm_led, label, 0)
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pwmleds_S_red_pwm_led, label, 0)
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pwmleds_S_red_pwm_led, label, 0, __VA_ARGS__)
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_LEN 1
#define DT_N_S_pwmleds_S_red_pwm_led_P_label_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE\dts\bindings\timer\arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 32
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FULL_NAME "pinmux_lpadc0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_UNQUOTED pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_TOKEN pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_UPPER_TOKEN PINMUX_LPADC0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_NODELABEL(fn) fn(pinmux_lpadc0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpadc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_ORD 33
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_SUPPORTS_ORDS \
	34, /* /soc/peripheral@50000000/adc@13a000 */ \
	109, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpadc0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/adc@13a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_adc_13a000
 *
 * Binding (compatible = nxp,lpc-lpadc):
 *   $ZEPHYR_BASE\dts\bindings\adc\nxp,lpc-lpadc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PATH "/soc/peripheral@50000000/adc@13a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FULL_NAME "adc@13a000"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FULL_NAME_UNQUOTED adc@13a000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FULL_NAME_TOKEN adc_13a000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FULL_NAME_UPPER_TOKEN ADC_13A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_NODELABEL(fn) fn(lpadc0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpadc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_ORD 34
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	33, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_lpadc DT_N_S_soc_S_peripheral_50000000_S_adc_13a000
#define DT_N_NODELABEL_lpadc0     DT_N_S_soc_S_peripheral_50000000_S_adc_13a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_REG_IDX_0_VAL_ADDRESS 1343463424 /* 0x5013a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_REG_IDX_0_VAL_SIZE 772 /* 0x304 */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_VAL_irq 22
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_COMPAT_MATCHES_nxp_lpc_lpadc 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_COMPAT_MODEL_IDX_0 "lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_reg {1286144 /* 0x13a000 */, 772 /* 0x304 */}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_reg_IDX_0 1286144
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_reg_IDX_1 772
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_interrupts {22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_interrupts_IDX_0 22
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clk_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_voltage_ref 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_voltage_ref_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_voltage_ref_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_voltage_ref_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_voltage_ref_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_calibration_average 128
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_calibration_average_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_calibration_average_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_calibration_average_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_calibration_average_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_no_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_no_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_power_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_power_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_offset_value_a 10
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_offset_value_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_offset_value_b 10
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_offset_value_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible {"nxp,lpc-lpadc"}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_IDX_0 "nxp,lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_LPADC
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_IDX_0_VAL_name 3840
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_13a000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@28000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PATH "/soc/peripheral@50000000/ctimer@28000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME "ctimer@28000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME_UNQUOTED ctimer@28000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME_TOKEN ctimer_28000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FULL_NAME_UPPER_TOKEN CTIMER_28000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_NODELABEL(fn) fn(ctimer0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_ORD 35
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000
#define DT_N_NODELABEL_ctimer0     DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_VAL_ADDRESS 1342341120 /* 0x50028000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg {163840 /* 0x28000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_0 163840
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@29000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PATH "/soc/peripheral@50000000/ctimer@29000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME "ctimer@29000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME_UNQUOTED ctimer@29000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME_TOKEN ctimer_29000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FULL_NAME_UPPER_TOKEN CTIMER_29000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_NODELABEL(fn) fn(ctimer1)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_ORD 36
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000
#define DT_N_NODELABEL_ctimer1     DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_VAL_ADDRESS 1342345216 /* 0x50029000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg {167936 /* 0x29000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_0 167936
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PATH "/soc/peripheral@50000000/ctimer@2a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME "ctimer@2a000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME_UNQUOTED ctimer@2a000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME_TOKEN ctimer_2a000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FULL_NAME_UPPER_TOKEN CTIMER_2A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_NODELABEL(fn) fn(ctimer2)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_ORD 37
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_EXISTS 1
#define DT_N_INST_2_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000
#define DT_N_NODELABEL_ctimer2     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_VAL_ADDRESS 1342349312 /* 0x5002a000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg {172032 /* 0x2a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_0 172032
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PATH "/soc/peripheral@50000000/ctimer@2b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME "ctimer@2b000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME_UNQUOTED ctimer@2b000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME_TOKEN ctimer_2b000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FULL_NAME_UPPER_TOKEN CTIMER_2B000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_NODELABEL(fn) fn(ctimer3)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_ORD 38
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_EXISTS 1
#define DT_N_INST_3_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000
#define DT_N_NODELABEL_ctimer3     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_VAL_ADDRESS 1342353408 /* 0x5002b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg {176128 /* 0x2b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_0 176128
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts {13 /* 0xd */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_VAL_name 3
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@2c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_PATH "/soc/peripheral@50000000/ctimer@2c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FULL_NAME "ctimer@2c000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FULL_NAME_UNQUOTED ctimer@2c000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FULL_NAME_TOKEN ctimer_2c000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FULL_NAME_UPPER_TOKEN CTIMER_2C000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_NODELABEL(fn) fn(ctimer4)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_ORD 39
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_EXISTS 1
#define DT_N_INST_4_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000
#define DT_N_NODELABEL_ctimer4     DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_IDX_0_VAL_ADDRESS 1342357504 /* 0x5002c000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg {180224 /* 0x2c000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_0 180224
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts {40 /* 0x28 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_VAL_name 4
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@105000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000
 *
 * Binding (compatible = nxp,lpc-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\nxp,lpc-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_PATH "/soc/peripheral@50000000/dma-controller@105000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FULL_NAME "dma-controller@105000"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FULL_NAME_UNQUOTED dma-controller@105000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FULL_NAME_TOKEN dma_controller_105000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FULL_NAME_UPPER_TOKEN DMA_CONTROLLER_105000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_NODELABEL(fn) fn(dma1)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_ORD 40
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_dma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000
#define DT_N_NODELABEL_dma1     DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_IDX_0_VAL_ADDRESS 1343246336 /* 0x50105000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_MATCHES_nxp_lpc_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_COMPAT_MODEL_IDX_0 "lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg {1069056 /* 0x105000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_0 1069056
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_dma_channels 33
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible {"nxp,lpc-dma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0 "nxp,lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_DMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@104000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
 *
 * Binding (compatible = nxp,lpc-dma):
 *   $ZEPHYR_BASE\dts\bindings\dma\nxp,lpc-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PATH "/soc/peripheral@50000000/dma-controller@104000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME "dma-controller@104000"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME_UNQUOTED dma-controller@104000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME_TOKEN dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FULL_NAME_UPPER_TOKEN DMA_CONTROLLER_104000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_NODELABEL(fn) fn(dma0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_ORD 41
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_SUPPORTS_ORDS \
	44, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	46, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	48, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	50, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	52, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	69, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@0 */ \
	70, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@1 */ \
	71, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@2 */ \
	72, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@3 */ \
	73, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@4 */ \
	74, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@5 */ \
	75, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@6 */ \
	76, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@7 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_dma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_NODELABEL_dma0     DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_VAL_ADDRESS 1343242240 /* 0x50104000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MATCHES_nxp_lpc_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_COMPAT_MODEL_IDX_0 "lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg {1064960 /* 0x104000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_0 1064960
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_dma_channels 33
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible {"nxp,lpc-dma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0 "nxp,lpc-dma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_dma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_DMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/reset@20000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_reset_20000
 *
 * Binding (compatible = nxp,rstctl):
 *   $ZEPHYR_BASE\dts\bindings\reset\nxp,rstctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_PATH "/soc/peripheral@50000000/reset@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME "reset@20000"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME_UNQUOTED reset@20000
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME_TOKEN reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FULL_NAME_UPPER_TOKEN RESET_20000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_NODELABEL(fn) fn(rstctl1)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rstctl1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_ORD 42
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_SUPPORTS_ORDS \
	44, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	46, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	48, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	50, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	52, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	53, /* /soc/peripheral@50000000/flexcomm@124000 */ \
	54, /* /soc/peripheral@50000000/flexcomm@125000 */ \
	58, /* /soc/peripheral@50000000/spi@126000 */ \
	78, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	84, /* /soc/peripheral@50000000/i2c@127000 */ \
	116, /* /soc/peripheral@50000000/mrt@2d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_EXISTS 1
#define DT_N_INST_1_nxp_rstctl DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_NODELABEL_rstctl1 DT_N_S_soc_S_peripheral_50000000_S_reset_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_IDX_0_VAL_ADDRESS 1342308352 /* 0x50020000 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_MATCHES_nxp_rstctl 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_COMPAT_MODEL_IDX_0 "rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg {131072 /* 0x20000 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_IDX_1 128
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible {"nxp,rstctl"}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0 "nxp,rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_STRING_UNQUOTED nxp,rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_STRING_TOKEN nxp_rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RSTCTL
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_20000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FULL_NAME "pinmux_flexcomm0_usart"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FULL_NAME_UNQUOTED pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FULL_NAME_TOKEN pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM0_USART

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm0_usart)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm0_usart, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_ORD 43
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_SUPPORTS_ORDS \
	44, /* /soc/peripheral@50000000/flexcomm@106000 */ \
	96, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0 */ \
	97, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm0_usart DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@106000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
 *
 * Binding (compatible = nxp,lpc-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpc-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PATH "/soc/peripheral@50000000/flexcomm@106000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME "flexcomm@106000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME_UNQUOTED flexcomm@106000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME_TOKEN flexcomm_106000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FULL_NAME_UPPER_TOKEN FLEXCOMM_106000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_NODELABEL(fn) fn(flexcomm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_ORD 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	43, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_EXISTS 1
#define DT_N_ALIAS_usart_0        DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_N_INST_0_nxp_lpc_usart DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_N_NODELABEL_flexcomm0  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_VAL_ADDRESS 1343250432 /* 0x50106000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MATCHES_nxp_lpc_usart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_COMPAT_MODEL_IDX_0 "lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible {"nxp,lpc-usart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0 "nxp,lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_USART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg {1073152 /* 0x106000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_0 1073152
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_VAL_name 256
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_VAL_channel 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_VAL_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_VAL_id 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FULL_NAME "pinmux_flexcomm1_i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FULL_NAME_UNQUOTED pinmux_flexcomm1_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FULL_NAME_TOKEN pinmux_flexcomm1_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM1_I2S

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm1_i2s)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm1_i2s, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_ORD 45
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_SUPPORTS_ORDS \
	46, /* /soc/peripheral@50000000/flexcomm@107000 */ \
	98, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm1_i2s DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@107000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
 *
 * Binding (compatible = nxp,lpc-i2s):
 *   $ZEPHYR_BASE\dts\bindings\i2s\nxp,lpc-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PATH "/soc/peripheral@50000000/flexcomm@107000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME "flexcomm@107000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME_UNQUOTED flexcomm@107000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME_TOKEN flexcomm_107000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FULL_NAME_UPPER_TOKEN FLEXCOMM_107000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_NODELABEL(fn) fn(flexcomm1) fn(i2s0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm1, __VA_ARGS__) fn(i2s0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_ORD 46
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	45, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_i2s  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
#define DT_N_NODELABEL_flexcomm1 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000
#define DT_N_NODELABEL_i2s0      DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_VAL_ADDRESS 1343254528 /* 0x50107000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MATCHES_nxp_lpc_i2s 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_COMPAT_MODEL_IDX_0 "lpc-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible {"nxp,lpc-i2s"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0 "nxp,lpc-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2S
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg {1077248 /* 0x107000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_0 1077248
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts {15 /* 0xf */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_VAL_name 257
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_VAL_channel 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names {"rx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_VAL_id 9
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FULL_NAME "pinmux_flexcomm3_i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FULL_NAME_UNQUOTED pinmux_flexcomm3_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FULL_NAME_TOKEN pinmux_flexcomm3_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM3_I2S

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm3_i2s)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm3_i2s, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_ORD 47
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_SUPPORTS_ORDS \
	48, /* /soc/peripheral@50000000/flexcomm@109000 */ \
	100, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm3_i2s DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@109000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
 *
 * Binding (compatible = nxp,lpc-i2s):
 *   $ZEPHYR_BASE\dts\bindings\i2s\nxp,lpc-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PATH "/soc/peripheral@50000000/flexcomm@109000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME "flexcomm@109000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME_UNQUOTED flexcomm@109000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME_TOKEN flexcomm_109000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FULL_NAME_UPPER_TOKEN FLEXCOMM_109000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_NODELABEL(fn) fn(flexcomm3) fn(i2s1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm3, __VA_ARGS__) fn(i2s1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_ORD 48
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	47, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_i2s  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_N_NODELABEL_flexcomm3 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000
#define DT_N_NODELABEL_i2s1      DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_VAL_ADDRESS 1343262720 /* 0x50109000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MATCHES_nxp_lpc_i2s 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_COMPAT_MODEL_IDX_0 "lpc-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible {"nxp,lpc-i2s"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0 "nxp,lpc-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2S
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg {1085440 /* 0x109000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_0 1085440
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts {17 /* 0x11 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_VAL_name 259
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names {"tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_VAL_id 11
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FULL_NAME "pinmux_flexcomm4_usart"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FULL_NAME_UNQUOTED pinmux_flexcomm4_usart
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FULL_NAME_TOKEN pinmux_flexcomm4_usart
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM4_USART

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm4_usart)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm4_usart, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_ORD 49
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_SUPPORTS_ORDS \
	50, /* /soc/peripheral@50000000/flexcomm@122000 */ \
	101, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0 */ \
	102, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm4_usart DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@122000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000
 *
 * Binding (compatible = nxp,lpc-usart):
 *   $ZEPHYR_BASE\dts\bindings\serial\nxp,lpc-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PATH "/soc/peripheral@50000000/flexcomm@122000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FULL_NAME "flexcomm@122000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FULL_NAME_UNQUOTED flexcomm@122000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FULL_NAME_TOKEN flexcomm_122000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FULL_NAME_UPPER_TOKEN FLEXCOMM_122000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_NODELABEL(fn) fn(flexcomm4) fn(arduino_serial)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm4, __VA_ARGS__) fn(arduino_serial, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_ORD 50
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	49, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_usart     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000
#define DT_N_NODELABEL_flexcomm4      DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_IDX_0_VAL_ADDRESS 1343365120 /* 0x50122000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_MATCHES_nxp_lpc_usart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_COMPAT_MODEL_IDX_0 "lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible {"nxp,lpc-usart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0 "nxp,lpc-usart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_USART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg {1187840 /* 0x122000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_0 1187840
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_VAL_name 260
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_0_VAL_channel 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_1_VAL_channel 9
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_IDX_0_VAL_id 12
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FULL_NAME "pinmux_flexcomm5_spi"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FULL_NAME_UNQUOTED pinmux_flexcomm5_spi
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FULL_NAME_TOKEN pinmux_flexcomm5_spi
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM5_SPI

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm5_spi)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm5_spi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_ORD 51
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_SUPPORTS_ORDS \
	52, /* /soc/peripheral@50000000/flexcomm@123000 */ \
	103, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm5_spi DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@123000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000
 *
 * Binding (compatible = nxp,lpc-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpc-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PATH "/soc/peripheral@50000000/flexcomm@123000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FULL_NAME "flexcomm@123000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FULL_NAME_UNQUOTED flexcomm@123000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FULL_NAME_TOKEN flexcomm_123000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FULL_NAME_UPPER_TOKEN FLEXCOMM_123000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_NODELABEL(fn) fn(flexcomm5) fn(arduino_spi)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm5, __VA_ARGS__) fn(arduino_spi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_ORD 52
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	51, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_spi    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000
#define DT_N_NODELABEL_flexcomm5   DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000
#define DT_N_NODELABEL_arduino_spi DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_IDX_0_VAL_ADDRESS 1343369216 /* 0x50123000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_MATCHES_nxp_lpc_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_COMPAT_MODEL_IDX_0 "lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible {"nxp,lpc-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0 "nxp,lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg {1191936 /* 0x123000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_0 1191936
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_VAL_name 261
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_VAL_channel 10
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_VAL_channel 11
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_IDX_0_VAL_id 13
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@124000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_PATH "/soc/peripheral@50000000/flexcomm@124000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FULL_NAME "flexcomm@124000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FULL_NAME_UNQUOTED flexcomm@124000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FULL_NAME_TOKEN flexcomm_124000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FULL_NAME_UPPER_TOKEN FLEXCOMM_124000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_NODELABEL(fn) fn(flexcomm6)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm6, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_ORD 53
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000
#define DT_N_NODELABEL_flexcomm6     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_IDX_0_VAL_ADDRESS 1343373312 /* 0x50124000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg {1196032 /* 0x124000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_0 1196032
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_VAL_name 262
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_IDX_0_VAL_id 14
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@125000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000
 *
 * Binding (compatible = nxp,lpc-flexcomm):
 *   $ZEPHYR_BASE\dts\bindings\arm\nxp,lpc-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_PATH "/soc/peripheral@50000000/flexcomm@125000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FULL_NAME "flexcomm@125000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FULL_NAME_UNQUOTED flexcomm@125000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FULL_NAME_TOKEN flexcomm_125000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FULL_NAME_UPPER_TOKEN FLEXCOMM_125000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_NODELABEL(fn) fn(flexcomm7)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_ORD 54
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000
#define DT_N_NODELABEL_flexcomm7     DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_IDX_0_VAL_ADDRESS 1343377408 /* 0x50125000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_MATCHES_nxp_lpc_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_COMPAT_MODEL_IDX_0 "lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg {1200128 /* 0x125000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_0 1200128
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible {"nxp,lpc-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0 "nxp,lpc-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_VAL_name 263
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_IDX_0_VAL_id 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pint@25000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pint_25000
 *
 * Binding (compatible = nxp,pint):
 *   $ZEPHYR_BASE\dts\bindings\interrupt-controller\nxp,pint.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PATH "/soc/peripheral@50000000/pint@25000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME "pint@25000"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME_UNQUOTED pint@25000
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME_TOKEN pint_25000
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FULL_NAME_UPPER_TOKEN PINT_25000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_NODELABEL(fn) fn(pint)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pint, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_ORD 55
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_EXISTS 1
#define DT_N_INST_0_nxp_pint DT_N_S_soc_S_peripheral_50000000_S_pint_25000
#define DT_N_NODELABEL_pint  DT_N_S_soc_S_peripheral_50000000_S_pint_25000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_VAL_ADDRESS 1342328832 /* 0x50025000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_NUM 8
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_irq 35
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_irq 36
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_irq 37
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_irq 38
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_priority 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MATCHES_nxp_pint 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_COMPAT_MODEL_IDX_0 "pint"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg {151552 /* 0x25000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_0 151552
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts {4 /* 0x4 */, 2 /* 0x2 */, 5 /* 0x5 */, 2 /* 0x2 */, 6 /* 0x6 */, 2 /* 0x2 */, 7 /* 0x7 */, 2 /* 0x2 */, 35 /* 0x23 */, 2 /* 0x2 */, 36 /* 0x24 */, 2 /* 0x2 */, 37 /* 0x25 */, 2 /* 0x2 */, 38 /* 0x26 */, 2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_1 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_3 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_5 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_7 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_8 35
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_9 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_10 36
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_11 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_12 37
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_13 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_14 38
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_IDX_15 2
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_lines 8
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_lines_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_inputs 64
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_num_inputs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible {"nxp,pint"}
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0 "nxp,pint"
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_UNQUOTED nxp,pint
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_TOKEN nxp_pint
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PINT
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupt_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_pint_25000_P_interrupt_controller_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/random@138000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_random_138000
 *
 * Binding (compatible = nxp,kinetis-trng):
 *   $ZEPHYR_BASE\dts\bindings\rng\nxp,kinetis-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_PATH "/soc/peripheral@50000000/random@138000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FULL_NAME "random@138000"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FULL_NAME_UNQUOTED random@138000
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FULL_NAME_TOKEN random_138000
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FULL_NAME_UPPER_TOKEN RANDOM_138000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_ORD 56
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_trng DT_N_S_soc_S_peripheral_50000000_S_random_138000
#define DT_N_NODELABEL_trng          DT_N_S_soc_S_peripheral_50000000_S_random_138000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_IDX_0_VAL_ADDRESS 1343455232 /* 0x50138000 */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_MATCHES_nxp_kinetis_trng 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_COMPAT_MODEL_IDX_0 "kinetis-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg {1277952 /* 0x138000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_0 1277952
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible {"nxp,kinetis-trng"}
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0 "nxp,kinetis-trng"
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-trng
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_trng
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_TRNG
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_random_138000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/reset@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_reset_0
 *
 * Binding (compatible = nxp,rstctl):
 *   $ZEPHYR_BASE\dts\bindings\reset\nxp,rstctl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_PATH "/soc/peripheral@50000000/reset@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME "reset@0"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME_UNQUOTED reset@0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME_TOKEN reset_0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FULL_NAME_UPPER_TOKEN RESET_0

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_NODELABEL(fn) fn(rstctl0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(rstctl0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_ORD 57
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_EXISTS 1
#define DT_N_INST_0_nxp_rstctl DT_N_S_soc_S_peripheral_50000000_S_reset_0
#define DT_N_NODELABEL_rstctl0 DT_N_S_soc_S_peripheral_50000000_S_reset_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_MATCHES_nxp_rstctl 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_COMPAT_MODEL_IDX_0 "rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg {0 /* 0x0 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_IDX_1 128
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible {"nxp,rstctl"}
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0 "nxp,rstctl"
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_STRING_TOKEN nxp_rstctl
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_RSTCTL
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_reset_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@126000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_126000
 *
 * Binding (compatible = nxp,lpc-spi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,lpc-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_PATH "/soc/peripheral@50000000/spi@126000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FULL_NAME "spi@126000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FULL_NAME_UNQUOTED spi@126000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FULL_NAME_TOKEN spi_126000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FULL_NAME_UPPER_TOKEN SPI_126000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_NODELABEL(fn) fn(hs_lspi)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_NODELABEL_VARGS(fn, ...) fn(hs_lspi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_ORD 58
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_spi DT_N_S_soc_S_peripheral_50000000_S_spi_126000
#define DT_N_NODELABEL_hs_lspi  DT_N_S_soc_S_peripheral_50000000_S_spi_126000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_IDX_0_VAL_ADDRESS 1343381504 /* 0x50126000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_MATCHES_nxp_lpc_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_COMPAT_MODEL_IDX_0 "lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible {"nxp,lpc-spi"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0 "nxp,lpc-spi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-spi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_spi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SPI
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg {1204224 /* 0x126000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_0 1204224
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_VAL_name 270
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_IDX_0_VAL_id 22
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_126000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timers@113000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timers_113000
 *
 * Binding (compatible = nxp,os-timer):
 *   $ZEPHYR_BASE\dts\bindings\timer\nxp,os-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_PATH "/soc/peripheral@50000000/timers@113000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FULL_NAME "timers@113000"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FULL_NAME_UNQUOTED timers@113000
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FULL_NAME_TOKEN timers_113000
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FULL_NAME_UPPER_TOKEN TIMERS_113000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_NODELABEL(fn) fn(os_timer)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_NODELABEL_VARGS(fn, ...) fn(os_timer, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_ORD 59
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_EXISTS 1
#define DT_N_INST_0_nxp_os_timer DT_N_S_soc_S_peripheral_50000000_S_timers_113000
#define DT_N_NODELABEL_os_timer  DT_N_S_soc_S_peripheral_50000000_S_timers_113000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_IDX_0_VAL_ADDRESS 1343303680 /* 0x50113000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_MATCHES_nxp_os_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_COMPAT_MODEL_IDX_0 "os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg {1126400 /* 0x113000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_0 1126400
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible {"nxp,os-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0 "nxp,os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_STRING_UNQUOTED nxp,os-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_STRING_TOKEN nxp_os_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_OS_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_wakeup_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_113000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbphy@13b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000
 *
 * Binding (compatible = nxp,usbphy):
 *   $ZEPHYR_BASE\dts\bindings\usb\nxp,usbphy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_PATH "/soc/peripheral@50000000/usbphy@13b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FULL_NAME "usbphy@13b000"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FULL_NAME_UNQUOTED usbphy@13b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FULL_NAME_TOKEN usbphy_13b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FULL_NAME_UPPER_TOKEN USBPHY_13B000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_NODELABEL(fn) fn(usbphy)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbphy, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_ORD 60
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_SUPPORTS_ORDS \
	61, /* /soc/peripheral@50000000/usbhs@144000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_EXISTS 1
#define DT_N_INST_0_nxp_usbphy DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000
#define DT_N_NODELABEL_usbphy  DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_REG_IDX_0_VAL_ADDRESS 1343467520 /* 0x5013b000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_COMPAT_MATCHES_nxp_usbphy 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_COMPAT_MODEL_IDX_0 "usbphy"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_tx_d_cal 12
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_tx_d_cal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_tx_cal_45_dp_ohms 6
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_tx_cal_45_dp_ohms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_tx_cal_45_dm_ohms 6
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_tx_cal_45_dm_ohms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible {"nxp,usbphy"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_IDX_0 "nxp,usbphy"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,usbphy
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_IDX_0_STRING_TOKEN nxp_usbphy
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_USBPHY
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_reg {1290240 /* 0x13b000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_reg_IDX_0 1290240
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbhs@144000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000
 *
 * Binding (compatible = nxp,lpcip3511):
 *   $ZEPHYR_BASE\dts\bindings\usb\nxp,lpcip3511.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_PATH "/soc/peripheral@50000000/usbhs@144000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FULL_NAME "usbhs@144000"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FULL_NAME_UNQUOTED usbhs@144000
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FULL_NAME_TOKEN usbhs_144000
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FULL_NAME_UPPER_TOKEN USBHS_144000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_NODELABEL(fn) fn(usbhs) fn(zephyr_udc0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_ORD 61
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	60, /* /soc/peripheral@50000000/usbphy@13b000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_EXISTS 1
#define DT_N_INST_0_nxp_lpcip3511  DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000
#define DT_N_NODELABEL_usbhs       DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_IDX_0_VAL_ADDRESS 1343504384 /* 0x50144000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_MATCHES_nxp_lpcip3511 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_COMPAT_MODEL_IDX_0 "lpcip3511"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg {1327104 /* 0x144000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_0 1327104
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts {50 /* 0x32 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_num_bidir_endpoints 6
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible {"nxp,lpcip3511"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0 "nxp,lpcip3511"
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpcip3511
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_STRING_TOKEN nxp_lpcip3511
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPCIP3511
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@137000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000
 *
 * Binding (compatible = nxp,imx-usdhc):
 *   $ZEPHYR_BASE\dts\bindings\sdhc\nxp,imx-usdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_PATH "/soc/peripheral@50000000/usdhc@137000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FULL_NAME "usdhc@137000"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FULL_NAME_UNQUOTED usdhc@137000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FULL_NAME_TOKEN usdhc_137000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FULL_NAME_UPPER_TOKEN USDHC_137000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_NODELABEL(fn) fn(usdhc1)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usdhc1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_ORD 62
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_EXISTS 1
#define DT_N_INST_1_nxp_imx_usdhc DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000
#define DT_N_NODELABEL_usdhc1     DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_IDX_0_VAL_ADDRESS 1343451136 /* 0x50137000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_MATCHES_nxp_imx_usdhc 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_COMPAT_MODEL_IDX_0 "imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg {1273856 /* 0x137000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_0 1273856
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_data_timeout 15
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_data_timeout_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_read_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_read_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_write_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_write_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_330 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_VAL_name 513
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_no_1_8_v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_no_1_8_v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_detect_dat3 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_detect_dat3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_detect_cd 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_detect_cd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_300 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_180 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_bus_freq 208000000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_min_bus_freq 400000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_power_delay_ms 500
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible {"nxp,imx-usdhc"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0 "nxp,imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_USDHC
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts {46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/uuid@2f50
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50
 *
 * Binding (compatible = nxp,lpc-uid):
 *   $ZEPHYR_BASE\dts\bindings\hwinfo\nxp,lpc-uid.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_PATH "/soc/peripheral@50000000/uuid@2f50"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FULL_NAME "uuid@2f50"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FULL_NAME_UNQUOTED uuid@2f50
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FULL_NAME_TOKEN uuid_2f50
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FULL_NAME_UPPER_TOKEN UUID_2F50

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_NODELABEL(fn) fn(uuid)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_NODELABEL_VARGS(fn, ...) fn(uuid, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_ORD 63
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_EXISTS 1
#define DT_N_INST_0_nxp_lpc_uid DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50
#define DT_N_NODELABEL_uuid     DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_IDX_0_VAL_ADDRESS 1342189392 /* 0x50002f50 */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_MATCHES_nxp_lpc_uid 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_COMPAT_MODEL_IDX_0 "lpc-uid"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg {12112 /* 0x2f50 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_0 12112
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_IDX_1 16
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible {"nxp,lpc-uid"}
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0 "nxp,lpc-uid"
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-uid
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_uid
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_UID
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
 *
 * Binding (compatible = nxp,lpc-wwdt):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,lpc-wwdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PATH "/soc/peripheral@50000000/watchdog@e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME "watchdog@e000"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME_UNQUOTED watchdog@e000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME_TOKEN watchdog_e000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FULL_NAME_UPPER_TOKEN WATCHDOG_E000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_NODELABEL(fn) fn(wwdt0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wwdt0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_ORD 64
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_EXISTS 1
#define DT_N_ALIAS_watchdog0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
#define DT_N_INST_0_nxp_lpc_wwdt DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000
#define DT_N_NODELABEL_wwdt0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_VAL_ADDRESS 1342234624 /* 0x5000e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MATCHES_nxp_lpc_wwdt 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_COMPAT_MODEL_IDX_0 "lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg {57344 /* 0xe000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_0 57344
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts {0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible {"nxp,lpc-wwdt"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0 "nxp,lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_WWDT
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@2e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000
 *
 * Binding (compatible = nxp,lpc-wwdt):
 *   $ZEPHYR_BASE\dts\bindings\watchdog\nxp,lpc-wwdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_PATH "/soc/peripheral@50000000/watchdog@2e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FULL_NAME "watchdog@2e000"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FULL_NAME_UNQUOTED watchdog@2e000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FULL_NAME_TOKEN watchdog_2e000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FULL_NAME_UPPER_TOKEN WATCHDOG_2E000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_NODELABEL(fn) fn(wwdt1)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wwdt1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_ORD 65
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_wwdt DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000
#define DT_N_NODELABEL_wwdt1     DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_IDX_0_VAL_ADDRESS 1342365696 /* 0x5002e000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_MATCHES_nxp_lpc_wwdt 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_COMPAT_MODEL_IDX_0 "lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg {188416 /* 0x2e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_0 188416
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible {"nxp,lpc-wwdt"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0 "nxp,lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_WWDT
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/clkctl@1000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE\dts\bindings\clock\nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PATH "/soc/peripheral@50000000/clkctl@1000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME "clkctl@1000"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME_UNQUOTED clkctl@1000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME_TOKEN clkctl_1000
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FULL_NAME_UPPER_TOKEN CLKCTL_1000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_NODELABEL(fn) fn(clkctl0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkctl0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_ORD 66
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_SUPPORTS_ORDS \
	68, /* /soc/peripheral@50000000/dmic@121000 */ \
	92, /* /soc/peripheral@50000000/i3c@36000/wm8904@1a0000000000000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
#define DT_N_NODELABEL_clkctl0     DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_VAL_ADDRESS 1342181376 /* 0x50001000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg {4096 /* 0x1000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_0 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FULL_NAME "pinmux_dmic0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FULL_NAME_UNQUOTED pinmux_dmic0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FULL_NAME_TOKEN pinmux_dmic0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FULL_NAME_UPPER_TOKEN PINMUX_DMIC0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_NODELABEL(fn) fn(pinmux_dmic0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_dmic0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_ORD 67
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_SUPPORTS_ORDS \
	68, /* /soc/peripheral@50000000/dmic@121000 */ \
	95, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_EXISTS 1
#define DT_N_NODELABEL_pinmux_dmic0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000
 *
 * Binding (compatible = nxp,dmic):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PATH "/soc/peripheral@50000000/dmic@121000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME "dmic@121000"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME_UNQUOTED dmic@121000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME_TOKEN dmic_121000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FULL_NAME_UPPER_TOKEN DMIC_121000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_NODELABEL(fn) fn(dmic0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dmic0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_CHILD_NUM 8
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_ORD 68
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	66, /* /soc/peripheral@50000000/clkctl@1000 */ \
	67, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_SUPPORTS_ORDS \
	69, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@0 */ \
	70, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@1 */ \
	71, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@2 */ \
	72, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@3 */ \
	73, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@4 */ \
	74, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@5 */ \
	75, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@6 */ \
	76, /* /soc/peripheral@50000000/dmic@121000/dmic-channel@7 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_EXISTS 1
#define DT_N_ALIAS_dmic_dev  DT_N_S_soc_S_peripheral_50000000_S_dmic_121000
#define DT_N_INST_0_nxp_dmic DT_N_S_soc_S_peripheral_50000000_S_dmic_121000
#define DT_N_NODELABEL_dmic0 DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_IDX_0_VAL_ADDRESS 1343361024 /* 0x50121000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_MATCHES_nxp_dmic 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_COMPAT_MODEL_IDX_0 "dmic"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg {1183744 /* 0x121000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_0 1183744
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_VAL_name 2560
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_use2fs 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_use2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible {"nxp,dmic"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0 "nxp,dmic"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_STRING_TOKEN nxp_dmic
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME "dmic-channel@0"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME_UNQUOTED dmic-channel@0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME_TOKEN dmic_channel_0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_0

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_NODELABEL(fn) fn(pdmc0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_ORD 69
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_EXISTS 1
#define DT_N_INST_0_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0
#define DT_N_NODELABEL_pdmc0         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_VAL_channel 16
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_gainshift 3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff "155hz"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_STRING_UNQUOTED 155hz
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_STRING_TOKEN 155hz
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_STRING_UPPER_TOKEN 155HZ
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0 "155hz"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_IDX_0_ENUM_VAL_155hz_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_gain 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME "dmic-channel@1"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME_UNQUOTED dmic-channel@1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME_TOKEN dmic_channel_1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_1

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_NODELABEL(fn) fn(pdmc1)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_ORD 70
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_EXISTS 1
#define DT_N_INST_1_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1
#define DT_N_NODELABEL_pdmc1         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_VAL_channel 17
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_gainshift 3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff "155hz"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_STRING_UNQUOTED 155hz
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_STRING_TOKEN 155hz
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_STRING_UPPER_TOKEN 155HZ
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0 "155hz"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_IDX_0_ENUM_VAL_155hz_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_gain 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME "dmic-channel@2"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME_UNQUOTED dmic-channel@2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME_TOKEN dmic_channel_2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_2

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_NODELABEL(fn) fn(pdmc2)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_ORD 71
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_EXISTS 1
#define DT_N_INST_2_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2
#define DT_N_NODELABEL_pdmc2         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_VAL_channel 18
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME "dmic-channel@3"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME_UNQUOTED dmic-channel@3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME_TOKEN dmic_channel_3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_3

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_NODELABEL(fn) fn(pdmc3)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_ORD 72
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_EXISTS 1
#define DT_N_INST_3_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3
#define DT_N_NODELABEL_pdmc3         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_VAL_channel 19
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@4
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FULL_NAME "dmic-channel@4"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FULL_NAME_UNQUOTED dmic-channel@4
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FULL_NAME_TOKEN dmic_channel_4
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_4

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_NODELABEL(fn) fn(pdmc4)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_ORD 73
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_EXISTS 1
#define DT_N_INST_4_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4
#define DT_N_NODELABEL_pdmc4         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_REG_IDX_0_VAL_ADDRESS 4 /* 0x4 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_reg {4 /* 0x4 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_reg_IDX_0 4
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_IDX_0_VAL_channel 20
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@5
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FULL_NAME "dmic-channel@5"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FULL_NAME_UNQUOTED dmic-channel@5
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FULL_NAME_TOKEN dmic_channel_5
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_5

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_NODELABEL(fn) fn(pdmc5)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc5, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_ORD 74
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_EXISTS 1
#define DT_N_INST_5_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5
#define DT_N_NODELABEL_pdmc5         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_REG_IDX_0_VAL_ADDRESS 5 /* 0x5 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_reg {5 /* 0x5 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_reg_IDX_0 5
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_IDX_0_VAL_channel 21
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@6
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FULL_NAME "dmic-channel@6"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FULL_NAME_UNQUOTED dmic-channel@6
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FULL_NAME_TOKEN dmic_channel_6
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_6

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_NODELABEL(fn) fn(pdmc6)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc6, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_ORD 75
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_EXISTS 1
#define DT_N_INST_6_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6
#define DT_N_NODELABEL_pdmc6         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_REG_IDX_0_VAL_ADDRESS 6 /* 0x6 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_reg {6 /* 0x6 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_reg_IDX_0 6
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_IDX_0_VAL_channel 22
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dmic@121000/dmic-channel@7
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7
 *
 * Binding (compatible = nxp,dmic-channel):
 *   $ZEPHYR_BASE\dts\bindings\audio\nxp,dmic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_PATH "/soc/peripheral@50000000/dmic@121000/dmic-channel@7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FULL_NAME "dmic-channel@7"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FULL_NAME_UNQUOTED dmic-channel@7
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FULL_NAME_TOKEN dmic_channel_7
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FULL_NAME_UPPER_TOKEN DMIC_CHANNEL_7

/* Node parent (/soc/peripheral@50000000/dmic@121000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_PARENT DT_N_S_soc_S_peripheral_50000000_S_dmic_121000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_NODELABEL(fn) fn(pdmc7)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdmc7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_ORD 76
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_REQUIRES_ORDS \
	41, /* /soc/peripheral@50000000/dma-controller@104000 */ \
	68, /* /soc/peripheral@50000000/dmic@121000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_EXISTS 1
#define DT_N_INST_7_nxp_dmic_channel DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7
#define DT_N_NODELABEL_pdmc7         DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_REG_IDX_0_VAL_ADDRESS 7 /* 0x7 */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_COMPAT_MATCHES_nxp_dmic_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_COMPAT_MODEL_IDX_0 "dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_reg {7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_reg_IDX_0 7
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_IDX_0_VAL_channel 23
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_gainshift 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_gainshift_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_2fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_2fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_2fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_STRING_UNQUOTED zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_STRING_TOKEN zero
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_STRING_UPPER_TOKEN ZERO
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_IDX_0 "zero"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_IDX_0_ENUM_VAL_zero_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_4fs, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compensation_4fs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compensation_4fs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_STRING_UNQUOTED flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_STRING_TOKEN flat
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_STRING_UPPER_TOKEN FLAT
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_IDX_0 "flat"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_IDX_0_ENUM_VAL_flat_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dc_cutoff, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, dc_cutoff, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_cutoff_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_gain 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_dc_gain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible {"nxp,dmic-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_IDX_0 "nxp,dmic-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_IDX_0_STRING_UNQUOTED nxp,dmic-channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_IDX_0_STRING_TOKEN nxp_dmic_channel
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DMIC_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FULL_NAME "pinmux_flexcomm2_i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FULL_NAME_UNQUOTED pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FULL_NAME_TOKEN pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM2_I2C

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm2_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm2_i2c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_ORD 77
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_SUPPORTS_ORDS \
	78, /* /soc/peripheral@50000000/flexcomm@108000 */ \
	99, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm2_i2c DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@108000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
 *
 * Binding (compatible = nxp,lpc-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,lpc-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PATH "/soc/peripheral@50000000/flexcomm@108000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME "flexcomm@108000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME_UNQUOTED flexcomm@108000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME_TOKEN flexcomm_108000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FULL_NAME_UPPER_TOKEN FLEXCOMM_108000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_NODELABEL(fn) fn(flexcomm2) fn(arduino_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm2, __VA_ARGS__) fn(arduino_i2c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_ORD 78
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	77, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_SUPPORTS_ORDS \
	79, /* /soc/peripheral@50000000/flexcomm@108000/fxos8700@1e */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_i2c    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
#define DT_N_NODELABEL_flexcomm2   DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000
#define DT_N_NODELABEL_arduino_i2c DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_VAL_ADDRESS 1343258624 /* 0x50108000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MATCHES_nxp_lpc_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_COMPAT_MODEL_IDX_0 "lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clock_frequency 400000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible {"nxp,lpc-i2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0 "nxp,lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg {1081344 /* 0x108000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_0 1081344
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts {16 /* 0x10 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_VAL_name 258
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_VAL_id 10
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@108000/fxos8700@1e
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e
 *
 * Binding (compatible = nxp,fxos8700):
 *   $ZEPHYR_BASE\dts\bindings\sensor\nxp,fxos8700-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_PATH "/soc/peripheral@50000000/flexcomm@108000/fxos8700@1e"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FULL_NAME "fxos8700@1e"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FULL_NAME_UNQUOTED fxos8700@1e
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FULL_NAME_TOKEN fxos8700_1e
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FULL_NAME_UPPER_TOKEN FXOS8700_1E

/* Node parent (/soc/peripheral@50000000/flexcomm@108000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_NODELABEL(fn) fn(fxos8700)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_NODELABEL_VARGS(fn, ...) fn(fxos8700, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_ORD 79
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_REQUIRES_ORDS \
	14, /* /soc/peripheral@50000000/gpio@100000/gpio@1 */ \
	78, /* /soc/peripheral@50000000/flexcomm@108000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_EXISTS 1
#define DT_N_ALIAS_magn0         DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e
#define DT_N_ALIAS_accel0        DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e
#define DT_N_INST_0_nxp_fxos8700 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e
#define DT_N_NODELABEL_fxos8700  DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e

/* Bus info (controller: '/soc/peripheral@50000000/flexcomm@108000', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_BUS DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_REG_IDX_0_VAL_ADDRESS 30 /* 0x1e */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_COMPAT_MATCHES_nxp_fxos8700 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_COMPAT_MODEL_IDX_0 "fxos8700"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reg {30 /* 0x1e */}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reg_IDX_0 30
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible {"nxp,fxos8700"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_IDX_0 "nxp,fxos8700"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_IDX_0_STRING_UNQUOTED nxp,fxos8700
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_IDX_0_STRING_TOKEN nxp_fxos8700
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FXOS8700
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_IDX_0_VAL_pin 5
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, int1_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, int1_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, int1_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_int1_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_range 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_range_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_range_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_range_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_range_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_power_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_power_mode_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_power_mode_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_power_mode_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_power_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_cfg 63
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_cfg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_thsx 32
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_thsx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_thsy 32
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_thsy_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_thsz 64
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_thsz_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_tmlt 24
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_tmlt_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_ltcy 40
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_ltcy_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_wind 60
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_pulse_wind_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_mag_vecm_cfg 78
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_mag_vecm_cfg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_mag_vecm_ths_msb 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_mag_vecm_ths_msb_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_mag_vecm_ths_lsb 90
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e_P_mag_vecm_ths_lsb_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000/gpio@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_PATH "/soc/peripheral@50000000/gpio@100000/gpio@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FULL_NAME "gpio@3"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FULL_NAME_UNQUOTED gpio@3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FULL_NAME_TOKEN gpio_3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FULL_NAME_UPPER_TOKEN GPIO_3

/* Node parent (/soc/peripheral@50000000/gpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_NODELABEL(fn) fn(gpio3)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_ORD 80
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_EXISTS 1
#define DT_N_INST_3_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3
#define DT_N_NODELABEL_gpio3          DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000/gpio@4
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_PATH "/soc/peripheral@50000000/gpio@100000/gpio@4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FULL_NAME "gpio@4"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FULL_NAME_UNQUOTED gpio@4
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FULL_NAME_TOKEN gpio_4
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FULL_NAME_UPPER_TOKEN GPIO_4

/* Node parent (/soc/peripheral@50000000/gpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_PARENT DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_NODELABEL(fn) fn(gpio4)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio4, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_ORD 81
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_EXISTS 1
#define DT_N_INST_4_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4
#define DT_N_NODELABEL_gpio4          DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_REG_IDX_0_VAL_ADDRESS 4 /* 0x4 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_reg {4 /* 0x4 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_reg_IDX_0 4
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000/gpio@7
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_PATH "/soc/peripheral@50000000/gpio@100000/gpio@7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FULL_NAME "gpio@7"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FULL_NAME_UNQUOTED gpio@7
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FULL_NAME_TOKEN gpio_7
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FULL_NAME_UPPER_TOKEN GPIO_7

/* Node parent (/soc/peripheral@50000000/gpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_PARENT DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_NODELABEL(fn) fn(gpio7)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio7, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_ORD 82
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_EXISTS 1
#define DT_N_INST_5_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7
#define DT_N_NODELABEL_gpio7          DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_REG_IDX_0_VAL_ADDRESS 7 /* 0x7 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_reg {7 /* 0x7 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_reg_IDX_0 7
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FULL_NAME "pinmux_pmic_i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FULL_NAME_UNQUOTED pinmux_pmic_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FULL_NAME_TOKEN pinmux_pmic_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FULL_NAME_UPPER_TOKEN PINMUX_PMIC_I2C

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_NODELABEL(fn) fn(pinmux_pmic_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_pmic_i2c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_ORD 83
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_SUPPORTS_ORDS \
	84, /* /soc/peripheral@50000000/i2c@127000 */ \
	110, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_pmic_i2c DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000
 *
 * Binding (compatible = nxp,lpc-i2c):
 *   $ZEPHYR_BASE\dts\bindings\i2c\nxp,lpc-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PATH "/soc/peripheral@50000000/i2c@127000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FULL_NAME "i2c@127000"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FULL_NAME_UNQUOTED i2c@127000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FULL_NAME_TOKEN i2c_127000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FULL_NAME_UPPER_TOKEN I2C_127000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_NODELABEL(fn) fn(pmic_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pmic_i2c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_ORD 84
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */ \
	83, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_SUPPORTS_ORDS \
	85, /* /soc/peripheral@50000000/i2c@127000/pca9420@61 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_i2c DT_N_S_soc_S_peripheral_50000000_S_i2c_127000
#define DT_N_NODELABEL_pmic_i2c DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_IDX_0_VAL_ADDRESS 1343385600 /* 0x50127000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_MATCHES_nxp_lpc_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_COMPAT_MODEL_IDX_0 "lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clock_frequency 400000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible {"nxp,lpc-i2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0 "nxp,lpc-i2c"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-i2c
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_I2C
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg {1208320 /* 0x127000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_0 1208320
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts {21 /* 0x15 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_VAL_name 271
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_IDX_0_VAL_id 23
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000/pca9420@61
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61
 *
 * Binding (compatible = nxp,pca9420):
 *   $ZEPHYR_BASE\dts\bindings\regulator\nxp,pca9420.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_PATH "/soc/peripheral@50000000/i2c@127000/pca9420@61"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FULL_NAME "pca9420@61"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FULL_NAME_UNQUOTED pca9420@61
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FULL_NAME_TOKEN pca9420_61
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FULL_NAME_UPPER_TOKEN PCA9420_61

/* Node parent (/soc/peripheral@50000000/i2c@127000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_PARENT DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_NODELABEL(fn) fn(pca9420)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_NODELABEL_VARGS(fn, ...) fn(pca9420, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_ORD 85
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_REQUIRES_ORDS \
	84, /* /soc/peripheral@50000000/i2c@127000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_SUPPORTS_ORDS \
	86, /* /soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK1 */ \
	87, /* /soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK2 */ \
	88, /* /soc/peripheral@50000000/i2c@127000/pca9420@61/LDO1 */ \
	89, /* /soc/peripheral@50000000/i2c@127000/pca9420@61/LDO2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_EXISTS 1
#define DT_N_INST_0_nxp_pca9420 DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61
#define DT_N_NODELABEL_pca9420  DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61

/* Bus info (controller: '/soc/peripheral@50000000/i2c@127000', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_BUS DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_REG_IDX_0_VAL_ADDRESS 97 /* 0x61 */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_COMPAT_MATCHES_nxp_pca9420 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_COMPAT_MODEL_IDX_0 "pca9420"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_enable_modesel_pins 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_enable_modesel_pins_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_vin_ilim_microamp 425000
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_vin_ilim_microamp_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_vin_ilim_microamp_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_vin_ilim_microamp_IDX_0_ENUM_VAL_425000_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_vin_ilim_microamp_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_asys_uvlo_sel_millivolt 2700
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_asys_uvlo_sel_millivolt_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_asys_uvlo_sel_millivolt_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_asys_uvlo_sel_millivolt_IDX_0_ENUM_VAL_2700_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_nxp_asys_uvlo_sel_millivolt_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible {"nxp,pca9420"}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_IDX_0 "nxp,pca9420"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_IDX_0_STRING_UNQUOTED nxp,pca9420
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_IDX_0_STRING_TOKEN nxp_pca9420
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PCA9420
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_reg {97 /* 0x61 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_reg_IDX_0 97
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_PATH "/soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FULL_NAME "BUCK1"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FULL_NAME_UNQUOTED BUCK1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FULL_NAME_TOKEN BUCK1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FULL_NAME_UPPER_TOKEN BUCK1

/* Node parent (/soc/peripheral@50000000/i2c@127000/pca9420@61) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_PARENT DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_NODELABEL(fn) fn(buck1)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_NODELABEL_VARGS(fn, ...) fn(buck1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_ORD 86
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_REQUIRES_ORDS \
	85, /* /soc/peripheral@50000000/i2c@127000/pca9420@61 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_EXISTS 1
#define DT_N_NODELABEL_buck1 DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1

/* Bus info (controller: '/soc/peripheral@50000000/i2c@127000', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_BUS DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_P_enable_inverted 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_P_enable_inverted_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_P_regulator_always_on 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_P_regulator_always_on_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_P_regulator_boot_on 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1_P_regulator_boot_on_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_PATH "/soc/peripheral@50000000/i2c@127000/pca9420@61/BUCK2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FULL_NAME "BUCK2"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FULL_NAME_UNQUOTED BUCK2
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FULL_NAME_TOKEN BUCK2
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FULL_NAME_UPPER_TOKEN BUCK2

/* Node parent (/soc/peripheral@50000000/i2c@127000/pca9420@61) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_PARENT DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_NODELABEL(fn) fn(buck2)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_NODELABEL_VARGS(fn, ...) fn(buck2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_ORD 87
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_REQUIRES_ORDS \
	85, /* /soc/peripheral@50000000/i2c@127000/pca9420@61 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_EXISTS 1
#define DT_N_NODELABEL_buck2 DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2

/* Bus info (controller: '/soc/peripheral@50000000/i2c@127000', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_BUS DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_P_enable_inverted 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_P_enable_inverted_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_P_regulator_always_on 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_P_regulator_always_on_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_P_regulator_boot_on 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2_P_regulator_boot_on_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000/pca9420@61/LDO1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_PATH "/soc/peripheral@50000000/i2c@127000/pca9420@61/LDO1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FULL_NAME "LDO1"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FULL_NAME_UNQUOTED LDO1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FULL_NAME_TOKEN LDO1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FULL_NAME_UPPER_TOKEN LDO1

/* Node parent (/soc/peripheral@50000000/i2c@127000/pca9420@61) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_PARENT DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_NODELABEL(fn) fn(ldo1)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_NODELABEL_VARGS(fn, ...) fn(ldo1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_ORD 88
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_REQUIRES_ORDS \
	85, /* /soc/peripheral@50000000/i2c@127000/pca9420@61 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_EXISTS 1
#define DT_N_NODELABEL_ldo1 DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1

/* Bus info (controller: '/soc/peripheral@50000000/i2c@127000', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_BUS DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_P_enable_inverted 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_P_enable_inverted_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_P_regulator_always_on 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_P_regulator_always_on_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_P_regulator_boot_on 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1_P_regulator_boot_on_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i2c@127000/pca9420@61/LDO2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_PATH "/soc/peripheral@50000000/i2c@127000/pca9420@61/LDO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FULL_NAME "LDO2"
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FULL_NAME_UNQUOTED LDO2
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FULL_NAME_TOKEN LDO2
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FULL_NAME_UPPER_TOKEN LDO2

/* Node parent (/soc/peripheral@50000000/i2c@127000/pca9420@61) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_PARENT DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_NODELABEL(fn) fn(ldo2)
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_NODELABEL_VARGS(fn, ...) fn(ldo2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_ORD 89
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_REQUIRES_ORDS \
	85, /* /soc/peripheral@50000000/i2c@127000/pca9420@61 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_EXISTS 1
#define DT_N_NODELABEL_ldo2 DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2

/* Bus info (controller: '/soc/peripheral@50000000/i2c@127000', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_BUS DT_N_S_soc_S_peripheral_50000000_S_i2c_127000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_P_enable_inverted 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_P_enable_inverted_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_P_regulator_always_on 0
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_P_regulator_always_on_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_P_regulator_boot_on 1
#define DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2_P_regulator_boot_on_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FULL_NAME "pinmux_i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FULL_NAME_UNQUOTED pinmux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FULL_NAME_TOKEN pinmux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FULL_NAME_UPPER_TOKEN PINMUX_I3C

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_NODELABEL(fn) fn(pinmux_i3c)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_i3c, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_ORD 90
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_SUPPORTS_ORDS \
	91, /* /soc/peripheral@50000000/i3c@36000 */ \
	107, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0 */ \
	108, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_EXISTS 1
#define DT_N_NODELABEL_pinmux_i3c DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@36000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_36000
 *
 * Binding (compatible = nxp,mcux-i3c):
 *   $ZEPHYR_BASE\dts\bindings\i3c\nxp,mcux-i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PATH "/soc/peripheral@50000000/i3c@36000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FULL_NAME "i3c@36000"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FULL_NAME_UNQUOTED i3c@36000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FULL_NAME_TOKEN i3c_36000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FULL_NAME_UPPER_TOKEN I3C_36000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_NODELABEL(fn) fn(i3c0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_ORD 91
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	90, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_SUPPORTS_ORDS \
	92, /* /soc/peripheral@50000000/i3c@36000/wm8904@1a0000000000000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_i3c DT_N_S_soc_S_peripheral_50000000_S_i3c_36000
#define DT_N_NODELABEL_i3c0      DT_N_S_soc_S_peripheral_50000000_S_i3c_36000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_IDX_0_VAL_ADDRESS 1342398464 /* 0x50036000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_MATCHES_nxp_mcux_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_COMPAT_MODEL_IDX_0 "mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg {221184 /* 0x36000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_0 221184
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider 2
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_tc 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_tc_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_slow 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clk_divider_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_disable_open_drain_high_pp 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_disable_open_drain_high_pp_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible {"nxp,mcux-i3c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0 "nxp,mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_I3C
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_VAL_name 1536
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@36000/wm8904@1a0000000000000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000
 *
 * Binding (compatible = wolfson,wm8904):
 *   $ZEPHYR_BASE\dts\bindings\audio\wolfson,wm8904.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_PATH "/soc/peripheral@50000000/i3c@36000/wm8904@1a0000000000000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FULL_NAME "wm8904@1a0000000000000000"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FULL_NAME_UNQUOTED wm8904@1a0000000000000000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FULL_NAME_TOKEN wm8904_1a0000000000000000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FULL_NAME_UPPER_TOKEN WM8904_1A0000000000000000

/* Node parent (/soc/peripheral@50000000/i3c@36000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_PARENT DT_N_S_soc_S_peripheral_50000000_S_i3c_36000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_NODELABEL(fn) fn(audio_codec)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(audio_codec, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_ORD 92
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_REQUIRES_ORDS \
	66, /* /soc/peripheral@50000000/clkctl@1000 */ \
	91, /* /soc/peripheral@50000000/i3c@36000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_EXISTS 1
#define DT_N_INST_0_wolfson_wm8904 DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000
#define DT_N_NODELABEL_audio_codec DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000

/* Bus info (controller: '/soc/peripheral@50000000/i3c@36000', type: '['i3c', 'i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_BUS_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_BUS DT_N_S_soc_S_peripheral_50000000_S_i3c_36000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_REG_IDX_0_VAL_ADDRESS 479615345916448342016 /* 0x1a0000000000000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_COMPAT_MATCHES_wolfson_wm8904 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_COMPAT_VENDOR_IDX_0 "Cirrus Logic, Inc. (formerly Wolfson Microelectronics plc)"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_COMPAT_MODEL_IDX_0 "wm8904"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg {26 /* 0x1a */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_IDX_0 26
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_IDX_2 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source "MCLK"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_STRING_UNQUOTED MCLK
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_STRING_TOKEN MCLK
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_IDX_0 "MCLK"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_IDX_0_ENUM_VAL_MCLK_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible {"wolfson,wm8904"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_IDX_0 "wolfson,wm8904"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_IDX_0_STRING_UNQUOTED wolfson,wm8904
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_IDX_0_STRING_TOKEN wolfson_wm8904
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_IDX_0_STRING_UPPER_TOKEN WOLFSON_WM8904
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_IDX_0_VAL_name 4608
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_IDX_0_NAME "mclk"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_NAME_mclk_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_NAME_mclk_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_NAME_mclk_VAL_name DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_IDX_0_VAL_name
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_NAME_mclk_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names {"mclk"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_IDX_0 "mclk"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_IDX_0_STRING_UNQUOTED mclk
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_IDX_0_STRING_TOKEN mclk
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_IDX_0_STRING_UPPER_TOKEN MCLK
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FULL_NAME "pinmux_ctimer2_pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FULL_NAME_UNQUOTED pinmux_ctimer2_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FULL_NAME_TOKEN pinmux_ctimer2_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FULL_NAME_UPPER_TOKEN PINMUX_CTIMER2_PWM

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_NODELABEL(fn) fn(pinmux_ctimer2_pwm)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_ctimer2_pwm, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_ORD 93
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_SUPPORTS_ORDS \
	94, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_EXISTS 1
#define DT_N_NODELABEL_pinmux_ctimer2_pwm DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_ORD 94
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_REQUIRES_ORDS \
	93, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_ctimer2_pwm */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux {14680068 /* 0xe00004 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_IDX_0 14680068
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_ORD 95
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_REQUIRES_ORDS \
	67, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_dmic0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux {89128961 /* 0x5500001 */, 88080385 /* 0x5400001 */, 83886081 /* 0x5000001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_IDX_0 89128961
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_IDX_1 88080385
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_IDX_2 83886081
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_ORD 96
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_REQUIRES_ORDS \
	43, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux {2097153 /* 0x200001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_IDX_0 2097153
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_ORD 97
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_REQUIRES_ORDS \
	43, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm0_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux {1048577 /* 0x100001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_IDX_0 1048577
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_ORD 98
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_REQUIRES_ORDS \
	45, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm1_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux {9437185 /* 0x900001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_IDX_0 9437185
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_ORD 99
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_REQUIRES_ORDS \
	77, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm2_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux {17825793 /* 0x1100001 */, 18874369 /* 0x1200001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_0 17825793
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_IDX_1 18874369
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_open_drain 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_ORD 100
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_REQUIRES_ORDS \
	47, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm3_i2s */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux {24117249 /* 0x1700001 */, 23068673 /* 0x1600001 */, 22020097 /* 0x1500001 */, 44040193 /* 0x2a00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_0 24117249
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_1 23068673
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_2 22020097
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_IDX_3 44040193
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_ORD 101
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_REQUIRES_ORDS \
	49, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux {31457281 /* 0x1e00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_IDX_0 31457281
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_ORD 102
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_REQUIRES_ORDS \
	49, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm4_usart */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux {30408705 /* 0x1d00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_IDX_0 30408705
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_ORD 103
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_REQUIRES_ORDS \
	51, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexcomm5_spi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux {36700161 /* 0x2300001 */, 37748737 /* 0x2400001 */, 38797313 /* 0x2500001 */, 39845889 /* 0x2600001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_0 36700161
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_1 37748737
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_2 38797313
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_IDX_3 39845889
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FULL_NAME "pinmux_flexspi"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FULL_NAME_UNQUOTED pinmux_flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FULL_NAME_TOKEN pinmux_flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FULL_NAME_UPPER_TOKEN PINMUX_FLEXSPI

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_NODELABEL(fn) fn(pinmux_flexspi)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexspi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_ORD 104
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_SUPPORTS_ORDS \
	105, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0 */ \
	106, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1 */ \
	123, /* /soc/peripheral@50000000/spi@134000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexspi DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_ORD 105
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_REQUIRES_ORDS \
	104, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux {45088774 /* 0x2b00006 */, 46137350 /* 0x2c00006 */, 47185926 /* 0x2d00006 */, 48234502 /* 0x2e00006 */, 63963141 /* 0x3d00005 */, 84934662 /* 0x5100006 */, 85983238 /* 0x5200006 */, 87031814 /* 0x5300006 */, 90177542 /* 0x5600006 */, 91226118 /* 0x5700006 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_0 45088774
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_1 46137350
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_2 47185926
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_3 48234502
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_4 63963141
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_5 84934662
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_6 85983238
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_7 87031814
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_8 90177542
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_9 91226118
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_LEN 10
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_ORD 106
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_REQUIRES_ORDS \
	104, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux {79691776 /* 0x4c00000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_0 79691776
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_ORD 107
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_REQUIRES_ORDS \
	90, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux {97517569 /* 0x5d00001 */, 98566145 /* 0x5e00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_0 97517569
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_IDX_1 98566145
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_ORD 108
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_REQUIRES_ORDS \
	90, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_i3c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux {99614721 /* 0x5f00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_IDX_0 99614721
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD 109
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_REQUIRES_ORDS \
	33, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_lpadc0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux {5242880 /* 0x500000 */, 6291456 /* 0x600000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0 5242880
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1 6291456
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_analog_mode 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_ORD 110
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_REQUIRES_ORDS \
	83, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_pmic_i2c */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux {268435456 /* 0x10000000 */, 269484032 /* 0x10100000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_0 268435456
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_IDX_1 269484032
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_open_drain 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_ORD 111
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_REQUIRES_ORDS \
	26, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_sctimer */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux {28311555 /* 0x1b00003 */, 14680067 /* 0xe00003 */, 27262979 /* 0x1a00003 */, 32505859 /* 0x1f00003 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_0 28311555
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_1 14680067
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_2 27262979
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_3 32505859
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_LEN 4
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FULL_NAME "pinmux_usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FULL_NAME_UNQUOTED pinmux_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FULL_NAME_TOKEN pinmux_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FULL_NAME_UPPER_TOKEN PINMUX_USDHC

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_NODELABEL(fn) fn(pinmux_usdhc)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_usdhc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_ORD 112
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_REQUIRES_ORDS \
	25, /* /soc/peripheral@50000000/iocon@4000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_SUPPORTS_ORDS \
	113, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0 */ \
	114, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1 */ \
	115, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2 */ \
	131, /* /soc/peripheral@50000000/usdhc@136000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_EXISTS 1
#define DT_N_NODELABEL_pinmux_usdhc DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_ORD 113
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_REQUIRES_ORDS \
	112, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux {66060289 /* 0x3f00001 */, 67108865 /* 0x4000001 */, 68157441 /* 0x4100001 */, 69206017 /* 0x4200001 */, 70254593 /* 0x4300001 */, 76546048 /* 0x4900000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_0 66060289
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_1 67108865
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_2 68157441
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_3 69206017
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_4 70254593
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_IDX_5 76546048
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_LEN 6
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_ORD 114
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_REQUIRES_ORDS \
	112, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux {65011713 /* 0x3e00001 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_IDX_0 65011713
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_input_enable 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_PATH "/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_PARENT DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_ORD 115
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_REQUIRES_ORDS \
	112, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux {77594624 /* 0x4a00000 */, 71303168 /* 0x4400000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_0 77594624
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_IDX_1 71303168
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_STRING_UNQUOTED normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_STRING_TOKEN normal
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_STRING_UPPER_TOKEN NORMAL
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_IDX_0 "normal"
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_IDX_0_ENUM_VAL_normal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_analog_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_nxp_analog_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_down 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_input_enable 0
#define DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000
 *
 * Binding (compatible = nxp,mrt):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_PATH "/soc/peripheral@50000000/mrt@2d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME "mrt@2d000"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME_UNQUOTED mrt@2d000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME_TOKEN mrt_2d000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FULL_NAME_UPPER_TOKEN MRT_2D000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_NODELABEL(fn) fn(mrt)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_ORD 116
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	42, /* /soc/peripheral@50000000/reset@20000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_SUPPORTS_ORDS \
	117, /* /soc/peripheral@50000000/mrt@2d000/mrt_channel@0 */ \
	118, /* /soc/peripheral@50000000/mrt@2d000/mrt_channel@1 */ \
	119, /* /soc/peripheral@50000000/mrt@2d000/mrt_channel@2 */ \
	120, /* /soc/peripheral@50000000/mrt@2d000/mrt_channel@3 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_EXISTS 1
#define DT_N_INST_0_nxp_mrt DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000
#define DT_N_NODELABEL_mrt  DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_IDX_0_VAL_ADDRESS 1342361600 /* 0x5002d000 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_MATCHES_nxp_mrt 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_COMPAT_MODEL_IDX_0 "mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg {184320 /* 0x2d000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_0 184320
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_IDX_1 256
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_channels 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_bits 24
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_num_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_VAL_name 2816
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible {"nxp,mrt"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0 "nxp,mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_STRING_TOKEN nxp_mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_reset_20000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_VAL_id 131080
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt_channel@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_PATH "/soc/peripheral@50000000/mrt@2d000/mrt_channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FULL_NAME "mrt_channel@0"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FULL_NAME_UNQUOTED mrt_channel@0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FULL_NAME_TOKEN mrt_channel_0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FULL_NAME_UPPER_TOKEN MRT_CHANNEL_0

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_NODELABEL(fn) fn(mrt_channel0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt_channel0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_ORD 117
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_REQUIRES_ORDS \
	116, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_EXISTS 1
#define DT_N_INST_0_nxp_mrt_channel DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0
#define DT_N_NODELABEL_mrt_channel0 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt_channel@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_PATH "/soc/peripheral@50000000/mrt@2d000/mrt_channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FULL_NAME "mrt_channel@1"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FULL_NAME_UNQUOTED mrt_channel@1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FULL_NAME_TOKEN mrt_channel_1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FULL_NAME_UPPER_TOKEN MRT_CHANNEL_1

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_NODELABEL(fn) fn(mrt_channel1)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt_channel1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_ORD 118
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_REQUIRES_ORDS \
	116, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_EXISTS 1
#define DT_N_INST_1_nxp_mrt_channel DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1
#define DT_N_NODELABEL_mrt_channel1 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt_channel@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_PATH "/soc/peripheral@50000000/mrt@2d000/mrt_channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FULL_NAME "mrt_channel@2"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FULL_NAME_UNQUOTED mrt_channel@2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FULL_NAME_TOKEN mrt_channel_2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FULL_NAME_UPPER_TOKEN MRT_CHANNEL_2

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_NODELABEL(fn) fn(mrt_channel2)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt_channel2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_ORD 119
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_REQUIRES_ORDS \
	116, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_EXISTS 1
#define DT_N_INST_2_nxp_mrt_channel DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2
#define DT_N_NODELABEL_mrt_channel2 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@2d000/mrt_channel@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_PATH "/soc/peripheral@50000000/mrt@2d000/mrt_channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FULL_NAME "mrt_channel@3"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FULL_NAME_UNQUOTED mrt_channel@3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FULL_NAME_TOKEN mrt_channel_3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FULL_NAME_UPPER_TOKEN MRT_CHANNEL_3

/* Node parent (/soc/peripheral@50000000/mrt@2d000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_NODELABEL(fn) fn(mrt_channel3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt_channel3, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_ORD 120
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_REQUIRES_ORDS \
	116, /* /soc/peripheral@50000000/mrt@2d000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_EXISTS 1
#define DT_N_INST_3_nxp_mrt_channel DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3
#define DT_N_NODELABEL_mrt_channel3 DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_REG_IDX_0_VAL_ADDRESS 3 /* 0x3 */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_reg {3 /* 0x3 */}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/rtc@30000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_rtc_30000
 *
 * Binding (compatible = nxp,lpc-rtc):
 *   $ZEPHYR_BASE\dts\bindings\rtc\nxp,lpc-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_PATH "/soc/peripheral@50000000/rtc@30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FULL_NAME "rtc@30000"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FULL_NAME_UNQUOTED rtc@30000
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FULL_NAME_TOKEN rtc_30000
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FULL_NAME_UPPER_TOKEN RTC_30000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_NODELABEL(fn) fn(rtc)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_ORD 121
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_SUPPORTS_ORDS \
	122, /* /soc/peripheral@50000000/rtc@30000/rtc_highres */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_rtc DT_N_S_soc_S_peripheral_50000000_S_rtc_30000
#define DT_N_NODELABEL_rtc      DT_N_S_soc_S_peripheral_50000000_S_rtc_30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_IDX_0_VAL_ADDRESS 1342373888 /* 0x50030000 */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_MATCHES_nxp_lpc_rtc 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_COMPAT_MODEL_IDX_0 "lpc-rtc"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg {196608 /* 0x30000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_0 196608
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible {"nxp,lpc-rtc"}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0 "nxp,lpc-rtc"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-rtc
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_rtc
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_RTC
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts {32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/rtc@30000/rtc_highres
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres
 *
 * Binding (compatible = nxp,lpc-rtc-highres):
 *   $ZEPHYR_BASE\dts\bindings\counter\nxp,lpc-rtc-highres.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_PATH "/soc/peripheral@50000000/rtc@30000/rtc_highres"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FULL_NAME "rtc_highres"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FULL_NAME_UNQUOTED rtc_highres
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FULL_NAME_TOKEN rtc_highres
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FULL_NAME_UPPER_TOKEN RTC_HIGHRES

/* Node parent (/soc/peripheral@50000000/rtc@30000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_PARENT DT_N_S_soc_S_peripheral_50000000_S_rtc_30000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_NODELABEL(fn) fn(rtc_highres)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc_highres, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_ORD 122
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_REQUIRES_ORDS \
	121, /* /soc/peripheral@50000000/rtc@30000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_EXISTS 1
#define DT_N_INST_0_nxp_lpc_rtc_highres DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres
#define DT_N_NODELABEL_rtc_highres      DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_COMPAT_MATCHES_nxp_lpc_rtc_highres 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_COMPAT_MODEL_IDX_0 "lpc-rtc-highres"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible {"nxp,lpc-rtc-highres"}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_IDX_0 "nxp,lpc-rtc-highres"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-rtc-highres
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_rtc_highres
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_RTC_HIGHRES
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000
 *
 * Binding (compatible = nxp,imx-flexspi):
 *   $ZEPHYR_BASE\dts\bindings\spi\nxp,imx-flexspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PATH "/soc/peripheral@50000000/spi@134000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME "spi@134000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME_UNQUOTED spi@134000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME_TOKEN spi_134000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FULL_NAME_UPPER_TOKEN SPI_134000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_NODELABEL(fn) fn(flexspi)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexspi, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_ORD 123
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	104, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_flexspi */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_SUPPORTS_ORDS \
	124, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi DT_N_S_soc_S_peripheral_50000000_S_spi_134000
#define DT_N_NODELABEL_flexspi      DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_0_VAL_ADDRESS 1343438848 /* 0x50134000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_1_VAL_ADDRESS 402653184 /* 0x18000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_REG_IDX_1_VAL_SIZE 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_MATCHES_nxp_imx_flexspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_COMPAT_MODEL_IDX_0 "imx-flexspi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg {1261568 /* 0x134000 */, 4096 /* 0x1000 */, 402653184 /* 0x18000000 */, 134217728 /* 0x8000000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_0 1261568
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_2 402653184
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_IDX_3 134217728
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts {42 /* 0x2a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_bufferable 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_bufferable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_cacheable 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_cacheable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_prefetch 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_prefetch_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_read_addr_opt 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_read_addr_opt_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_combination_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_combination_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_sck_differential_clock 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_sck_differential_clock_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_rx_clock_source_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary "no-boundary"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_STRING_UNQUOTED no-boundary
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_STRING_TOKEN no_boundary
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_STRING_UPPER_TOKEN NO_BOUNDARY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0 "no-boundary"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_IDX_0_ENUM_VAL_no_boundary_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, ahb_boundary, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_ahb_boundary_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible {"nxp,imx-flexspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0 "nxp,imx-flexspi"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_VAL_name 2560
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/mx25um51345g@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2
 *
 * Binding (compatible = nxp,imx-flexspi-mx25um51345g):
 *   $ZEPHYR_BASE\dts\bindings\mtd\nxp,imx-flexspi-mx25um51345g.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_PATH "/soc/peripheral@50000000/spi@134000/mx25um51345g@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FULL_NAME "mx25um51345g@2"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FULL_NAME_UNQUOTED mx25um51345g@2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FULL_NAME_TOKEN mx25um51345g_2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FULL_NAME_UPPER_TOKEN MX25UM51345G_2

/* Node parent (/soc/peripheral@50000000/spi@134000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_NODELABEL(fn) fn(mx25um51345g)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(mx25um51345g, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_ORD 124
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_REQUIRES_ORDS \
	123, /* /soc/peripheral@50000000/spi@134000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_SUPPORTS_ORDS \
	125, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi_mx25um51345g DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2
#define DT_N_NODELABEL_mx25um51345g              DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2

/* Bus info (controller: '/soc/peripheral@50000000/spi@134000', type: '['spi']') */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_BUS_spi 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_BUS DT_N_S_soc_S_peripheral_50000000_S_spi_134000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_COMPAT_MATCHES_nxp_imx_flexspi_mx25um51345g 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_COMPAT_MODEL_IDX_0 "imx-flexspi-mx25um51345g"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval_unit 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval_unit_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval_unit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_interval_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_setup_time 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_setup_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_hold_time 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_cs_hold_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_data_valid_time 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_data_valid_time_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_column_space 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_column_space_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_word_addressable 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_word_addressable_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_unit 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_unit_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_unit_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_interval 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_ahb_write_wait_interval_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_max_frequency 200000000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_duplex 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_duplex_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_frame_format 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_cpol 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_cpha 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_hold_cs 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible {"nxp,imx-flexspi-mx25um51345g"}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_IDX_0 "nxp,imx-flexspi-mx25um51345g"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi-mx25um51345g
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi_mx25um51345g
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI_MX25UM51345G
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id {194 /* 0xc2 */, 129 /* 0x81 */, 58 /* 0x3a */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_IDX_0 194
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_IDX_1 129
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_IDX_2 58
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_jedec_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_size 536870912
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_erase_block_size 4096
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_write_block_size 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE\dts\bindings\mtd\fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_PATH "/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/peripheral@50000000/spi@134000/mx25um51345g@2) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_ORD 125
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_REQUIRES_ORDS \
	124, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_SUPPORTS_ORDS \
	126, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@0 */ \
	127, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@20000 */ \
	128, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@323000 */ \
	129, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@623000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_PATH "/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_ORD 126
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_REQUIRES_ORDS \
	125, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_reg_IDX_1 131072
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@20000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_PATH "/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@20000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FULL_NAME "partition@20000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FULL_NAME_UNQUOTED partition@20000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FULL_NAME_TOKEN partition_20000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FULL_NAME_UPPER_TOKEN PARTITION_20000

/* Node parent (/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_ORD 127
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_REQUIRES_ORDS \
	125, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_REG_IDX_0_VAL_ADDRESS 131072 /* 0x20000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_REG_IDX_0_VAL_SIZE 3153920 /* 0x302000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label "image-0"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_reg {131072 /* 0x20000 */, 3153920 /* 0x302000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_reg_IDX_0 131072
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_reg_IDX_1 3153920
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@323000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_PATH "/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@323000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FULL_NAME "partition@323000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FULL_NAME_UNQUOTED partition@323000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FULL_NAME_TOKEN partition_323000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FULL_NAME_UPPER_TOKEN PARTITION_323000

/* Node parent (/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_ORD 128
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_REQUIRES_ORDS \
	125, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_REG_IDX_0_VAL_ADDRESS 3289088 /* 0x323000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_REG_IDX_0_VAL_SIZE 3145728 /* 0x300000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label "image-1"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_reg {3289088 /* 0x323000 */, 3145728 /* 0x300000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_reg_IDX_0 3289088
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_reg_IDX_1 3145728
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@623000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_PATH "/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions/partition@623000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FULL_NAME "partition@623000"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FULL_NAME_UNQUOTED partition@623000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FULL_NAME_TOKEN partition_623000
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FULL_NAME_UPPER_TOKEN PARTITION_623000

/* Node parent (/soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_PARENT DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_ORD 129
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_REQUIRES_ORDS \
	125, /* /soc/peripheral@50000000/spi@134000/mx25um51345g@2/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_REG_IDX_0_VAL_ADDRESS 6434816 /* 0x623000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_REG_IDX_0_VAL_SIZE 60678144 /* 0x39de000 */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label "storage"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_reg {6434816 /* 0x623000 */, 60678144 /* 0x39de000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_reg_IDX_0 6434816
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_reg_IDX_1 60678144
#define DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@100000/gpio@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2
 *
 * Binding (compatible = nxp,lpc-gpio-port):
 *   $ZEPHYR_BASE\dts\bindings\gpio\nxp,lpc-gpio-port.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_PATH "/soc/peripheral@50000000/gpio@100000/gpio@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FULL_NAME "gpio@2"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FULL_NAME_UNQUOTED gpio@2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FULL_NAME_TOKEN gpio_2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FULL_NAME_UPPER_TOKEN GPIO_2

/* Node parent (/soc/peripheral@50000000/gpio@100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_gpio_100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_NODELABEL(fn) fn(gpio2)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio2, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_ORD 130
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_REQUIRES_ORDS \
	12, /* /soc/peripheral@50000000/gpio@100000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_SUPPORTS_ORDS \
	131, /* /soc/peripheral@50000000/usdhc@136000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_EXISTS 1
#define DT_N_INST_2_nxp_lpc_gpio_port DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2
#define DT_N_NODELABEL_gpio2          DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_COMPAT_MATCHES_nxp_lpc_gpio_port 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_COMPAT_MODEL_IDX_0 "lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, int_source, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, int_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_int_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible {"nxp,lpc-gpio-port"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_IDX_0 "nxp,lpc-gpio-port"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-gpio-port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_gpio_port
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_GPIO_PORT
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@136000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000
 *
 * Binding (compatible = nxp,imx-usdhc):
 *   $ZEPHYR_BASE\dts\bindings\sdhc\nxp,imx-usdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PATH "/soc/peripheral@50000000/usdhc@136000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FULL_NAME "usdhc@136000"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FULL_NAME_UNQUOTED usdhc@136000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FULL_NAME_TOKEN usdhc_136000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FULL_NAME_UPPER_TOKEN USDHC_136000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_NODELABEL(fn) fn(usdhc0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usdhc0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_ORD 131
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REQUIRES_ORDS \
	11, /* /soc/peripheral@50000000 */ \
	22, /* /soc/interrupt-controller@e000e100 */ \
	23, /* /soc/peripheral@50000000/clkctl@21000 */ \
	112, /* /soc/peripheral@50000000/iocon@4000/pinctrl/pinmux_usdhc */ \
	130, /* /soc/peripheral@50000000/gpio@100000/gpio@2 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_SUPPORTS_ORDS \
	132, /* /soc/peripheral@50000000/usdhc@136000/sdmmc */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_EXISTS 1
#define DT_N_ALIAS_sdhc0          DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000
#define DT_N_INST_0_nxp_imx_usdhc DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000
#define DT_N_NODELABEL_usdhc0     DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_IDX_0_VAL_ADDRESS 1343447040 /* 0x50136000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_MATCHES_nxp_imx_usdhc 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_COMPAT_MODEL_IDX_0 "imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg {1269760 /* 0x136000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_0 1269760
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_data_timeout 15
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_data_timeout_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_read_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_read_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_write_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_write_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_330 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_VAL_name 512
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_IDX_0_VAL_pin 10
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pwr_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pwr_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pwr_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pwr_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pwr_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_IDX_0_VAL_pin 9
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, cd_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, cd_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, cd_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, cd_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_cd_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_no_1_8_v 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_no_1_8_v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_detect_dat3 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_detect_dat3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_detect_cd 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_detect_cd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_300 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_180 1020
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_bus_freq 208000000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_min_bus_freq 400000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_power_delay_ms 500
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible {"nxp,imx-usdhc"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0 "nxp,imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_USDHC
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@136000/sdmmc
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc
 *
 * Binding (compatible = zephyr,sdmmc-disk):
 *   $ZEPHYR_BASE\dts\bindings\sd\zephyr,sdmmc-disk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_PATH "/soc/peripheral@50000000/usdhc@136000/sdmmc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FULL_NAME "sdmmc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FULL_NAME_UNQUOTED sdmmc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FULL_NAME_TOKEN sdmmc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FULL_NAME_UPPER_TOKEN SDMMC

/* Node parent (/soc/peripheral@50000000/usdhc@136000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_PARENT DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_NODELABEL_VARGS(fn, ...) 

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_ORD 132
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_REQUIRES_ORDS \
	131, /* /soc/peripheral@50000000/usdhc@136000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_EXISTS 1
#define DT_N_INST_0_zephyr_sdmmc_disk DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc

/* Bus info (controller: '/soc/peripheral@50000000/usdhc@136000', type: '['sd']') */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_BUS_sd 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_BUS DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_COMPAT_MATCHES_zephyr_sdmmc_disk 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_COMPAT_MODEL_IDX_0 "sdmmc-disk"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name "SD"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_STRING_UNQUOTED SD
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_STRING_TOKEN SD
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_STRING_UPPER_TOKEN SD
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_IDX_0 "SD"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, disk_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, disk_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_disk_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible {"zephyr,sdmmc-disk"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_IDX_0 "zephyr,sdmmc-disk"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_IDX_0_STRING_UNQUOTED zephyr,sdmmc-disk
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_IDX_0_STRING_TOKEN zephyr_sdmmc_disk
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_SDMMC_DISK
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_PATH "/soc/sram@30000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_FULL_NAME "sram@30000000"
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UNQUOTED sram@30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_TOKEN sram_30000000
#define DT_N_S_soc_S_sram_30000000_FULL_NAME_UPPER_TOKEN SRAM_30000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_30000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL(fn) fn(sram)
#define DT_N_S_soc_S_sram_30000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM 3
#define DT_N_S_soc_S_sram_30000000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_ORD 133
#define DT_N_S_soc_S_sram_30000000_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_REQUIRES_ORDS \
	10, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_SUPPORTS_ORDS \
	134, /* /soc/sram@30000000/memory@1b000 */ \
	135, /* /soc/sram@30000000/memory@180000 */ \
	136, /* /soc/sram@30000000/memory@40140000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_EXISTS 1
#define DT_N_NODELABEL_sram DT_N_S_soc_S_sram_30000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_REG_NUM 0
#define DT_N_S_soc_S_sram_30000000_RANGES_NUM 2
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 805306368 /* 0x30000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_0_VAL_LENGTH 5242880 /* 0x500000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_VAL_CHILD_BUS_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_VAL_PARENT_BUS_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_sram_30000000_RANGES_IDX_1_VAL_LENGTH 5242880 /* 0x500000 */
#define DT_N_S_soc_S_sram_30000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_30000000, 0) fn(DT_N_S_soc_S_sram_30000000, 1)
#define DT_N_S_soc_S_sram_30000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@1b000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_1b000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_PATH "/soc/sram@30000000/memory@1b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FULL_NAME "memory@1b000"
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FULL_NAME_UNQUOTED memory@1b000
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FULL_NAME_TOKEN memory_1b000
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FULL_NAME_UPPER_TOKEN MEMORY_1B000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_NODELABEL(fn) fn(sram_code)
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram_code, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_ORD 134
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_REQUIRES_ORDS \
	133, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_EXISTS 1
#define DT_N_INST_0_mmio_sram    DT_N_S_soc_S_sram_30000000_S_memory_1b000
#define DT_N_NODELABEL_sram_code DT_N_S_soc_S_sram_30000000_S_memory_1b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_REG_IDX_0_VAL_ADDRESS 268546048 /* 0x1001b000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_REG_IDX_0_VAL_SIZE 1462272 /* 0x165000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_reg {110592 /* 0x1b000 */, 1462272 /* 0x165000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_reg_IDX_0 110592
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_reg_IDX_1 1462272
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_1b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@180000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_180000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE\dts\bindings\sram\mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_PATH "/soc/sram@30000000/memory@180000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FULL_NAME "memory@180000"
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FULL_NAME_UNQUOTED memory@180000
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FULL_NAME_TOKEN memory_180000
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FULL_NAME_UPPER_TOKEN MEMORY_180000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_ORD 135
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_REQUIRES_ORDS \
	133, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_soc_S_sram_30000000_S_memory_180000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_sram_30000000_S_memory_180000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_REG_IDX_0_VAL_ADDRESS 270008320 /* 0x10180000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_REG_IDX_0_VAL_SIZE 3145728 /* 0x300000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_reg {1572864 /* 0x180000 */, 3145728 /* 0x300000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_reg_IDX_0 1572864
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_reg_IDX_1 3145728
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, compatible, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_180000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@30000000/memory@40140000
 *
 * Node identifier: DT_N_S_soc_S_sram_30000000_S_memory_40140000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE\dts\bindings\base\zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_PATH "/soc/sram@30000000/memory@40140000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FULL_NAME "memory@40140000"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FULL_NAME_UNQUOTED memory@40140000
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FULL_NAME_TOKEN memory_40140000
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FULL_NAME_UPPER_TOKEN MEMORY_40140000

/* Node parent (/soc/sram@30000000) identifier: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_PARENT DT_N_S_soc_S_sram_30000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_NODELABEL(fn) fn(sram1)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram1, __VA_ARGS__)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_ORD 136
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_REQUIRES_ORDS \
	133, /* /soc/sram@30000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_soc_S_sram_30000000_S_memory_40140000
#define DT_N_INST_2_mmio_sram            DT_N_S_soc_S_sram_30000000_S_memory_40140000
#define DT_N_NODELABEL_sram1             DT_N_S_soc_S_sram_30000000_S_memory_40140000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_REG_NUM 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_REG_IDX_0_VAL_ADDRESS 1075052544 /* 0x40140000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_REG_IDX_0_VAL_SIZE 16384 /* 0x4000 */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region "SRAM1"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_STRING_UNQUOTED SRAM1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_STRING_TOKEN SRAM1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_IDX_0 "SRAM1"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status "okay"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, status, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, status, 0)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_LEN 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_status_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 1)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_reg {1075052544 /* 0x40140000 */, 16384 /* 0x4000 */}
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_reg_IDX_0 1075052544
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_attr 1048576
#define DT_N_S_soc_S_sram_30000000_S_memory_40140000_P_zephyr_memory_attr_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_peripheral_50000000_S_random_138000
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_uart_mcumgr             DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_CHOSEN_zephyr_uart_mcumgr_EXISTS      1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_sram_30000000_S_memory_180000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_soc) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_green_pwm_led) fn(DT_N_S_pwmleds_S_blue_pwm_led) fn(DT_N_S_pwmleds_S_red_pwm_led) fn(DT_N_S_arduino_connector)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_soc) fn(DT_N_S_soc_S_sram_30000000) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_cpus_S_power_states) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_pwmleds) fn(DT_N_S_pwmleds_S_green_pwm_led) fn(DT_N_S_pwmleds_S_blue_pwm_led) fn(DT_N_S_arduino_connector)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_124000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_125000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_126000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_5, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_6, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000_S_rtc_highres, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_2e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_137000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000_S_mrt_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_red_pwm_led, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm0_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm1_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm2_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm3_i2s_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm4_usart_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexcomm5_spi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_dmic0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_pmic_i2c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_usdhc_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_i3c_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl_S_pinmux_ctimer2_pwm_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_buck2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61_S_ldo2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_pwmleds, __VA_ARGS__) fn(DT_N_S_pwmleds_S_green_pwm_led, __VA_ARGS__) fn(DT_N_S_pwmleds_S_blue_pwm_led, __VA_ARGS__) fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_20000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_323000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions_S_partition_623000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp_mimxrt685 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi_mx25um51345g 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_syscon 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_iocon 1
#define DT_COMPAT_HAS_OKAY_nxp_rt_iocon_pinctrl 1
#define DT_COMPAT_HAS_OKAY_nxp_rstctl 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_uid 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_gpio 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_gpio_port 1
#define DT_COMPAT_HAS_OKAY_nxp_pint 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_usart 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_i2s 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_i2c 1
#define DT_COMPAT_HAS_OKAY_nxp_fxos8700 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_spi 1
#define DT_COMPAT_HAS_OKAY_nxp_pca9420 1
#define DT_COMPAT_HAS_OKAY_nxp_lpcip3511 1
#define DT_COMPAT_HAS_OKAY_nxp_usbphy 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_dma 1
#define DT_COMPAT_HAS_OKAY_nxp_dmic 1
#define DT_COMPAT_HAS_OKAY_nxp_dmic_channel 1
#define DT_COMPAT_HAS_OKAY_nxp_os_timer 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_rtc 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_trng 1
#define DT_COMPAT_HAS_OKAY_nxp_sctimer_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_wwdt 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_usdhc 1
#define DT_COMPAT_HAS_OKAY_zephyr_sdmmc_disk 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_lpadc 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_ctimer 1
#define DT_COMPAT_HAS_OKAY_nxp_mcux_i3c 1
#define DT_COMPAT_HAS_OKAY_wolfson_wm8904 1
#define DT_COMPAT_HAS_OKAY_nxp_mrt 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33f 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_zephyr_power_state 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_pwm_leds 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_mimxrt685_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 3
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_nxp_imx_flexspi_NUM_OKAY 1
#define DT_N_INST_nxp_imx_flexspi_mx25um51345g_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_syscon_NUM_OKAY 2
#define DT_N_INST_nxp_lpc_iocon_NUM_OKAY 1
#define DT_N_INST_nxp_rt_iocon_pinctrl_NUM_OKAY 1
#define DT_N_INST_nxp_rstctl_NUM_OKAY 2
#define DT_N_INST_nxp_lpc_uid_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_gpio_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_gpio_port_NUM_OKAY 6
#define DT_N_INST_nxp_pint_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_usart_NUM_OKAY 2
#define DT_N_INST_nxp_lpc_i2s_NUM_OKAY 2
#define DT_N_INST_nxp_lpc_i2c_NUM_OKAY 2
#define DT_N_INST_nxp_fxos8700_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_spi_NUM_OKAY 1
#define DT_N_INST_nxp_pca9420_NUM_OKAY 1
#define DT_N_INST_nxp_lpcip3511_NUM_OKAY 1
#define DT_N_INST_nxp_usbphy_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_dma_NUM_OKAY 1
#define DT_N_INST_nxp_dmic_NUM_OKAY 1
#define DT_N_INST_nxp_dmic_channel_NUM_OKAY 2
#define DT_N_INST_nxp_os_timer_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_rtc_NUM_OKAY 1
#define DT_N_INST_nxp_kinetis_trng_NUM_OKAY 1
#define DT_N_INST_nxp_sctimer_pwm_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_wwdt_NUM_OKAY 1
#define DT_N_INST_nxp_imx_usdhc_NUM_OKAY 1
#define DT_N_INST_zephyr_sdmmc_disk_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_lpadc_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_ctimer_NUM_OKAY 5
#define DT_N_INST_nxp_mcux_i3c_NUM_OKAY 1
#define DT_N_INST_wolfson_wm8904_NUM_OKAY 1
#define DT_N_INST_nxp_mrt_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33f_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_zephyr_power_state_NUM_OKAY 2
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_pwm_leds_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp_mimxrt685(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mimxrt685(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mimxrt685(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mimxrt685(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_1b000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_180000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_sram_30000000_S_memory_40140000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi_mx25um51345g(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi_mx25um51345g(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi_mx25um51345g(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi_mx25um51345g(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_spi_134000_S_mx25um51345g_2_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_syscon(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_syscon(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_1000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_clkctl_21000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_syscon(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_syscon(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_iocon(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_iocon(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_iocon(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_iocon(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rt_iocon_pinctrl(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_rt_iocon_pinctrl(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_iocon_4000_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rt_iocon_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rt_iocon_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_rstctl(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000)
#define DT_FOREACH_OKAY_VARGS_nxp_rstctl(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_reset_20000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_rstctl(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_rstctl(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_uid(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_uid(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_uuid_2f50, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_uid(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_uid(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_gpio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_gpio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_gpio_port(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_gpio_port(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_4, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_100000_S_gpio_7, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_gpio_port(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_gpio_port(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_pint(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000)
#define DT_FOREACH_OKAY_VARGS_nxp_pint(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pint_25000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_pint(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_pint(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_usart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_usart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_122000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_usart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_usart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_i2s(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_i2s(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_107000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_109000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_i2s(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_i2s(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_i2c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_i2c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_i2c(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_i2c(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_fxos8700(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e)
#define DT_FOREACH_OKAY_VARGS_nxp_fxos8700(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_108000_S_fxos8700_1e, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_fxos8700(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_fxos8700(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_spi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_spi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_123000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_pca9420(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61)
#define DT_FOREACH_OKAY_VARGS_nxp_pca9420(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i2c_127000_S_pca9420_61, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_pca9420(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_pca9420(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpcip3511(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpcip3511(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbhs_144000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpcip3511(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpcip3511(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_usbphy(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000)
#define DT_FOREACH_OKAY_VARGS_nxp_usbphy(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_13b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_usbphy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_usbphy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_dma(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_dma(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_104000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_dma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_dma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_dmic(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000)
#define DT_FOREACH_OKAY_VARGS_nxp_dmic(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_dmic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_dmic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_dmic_channel(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1)
#define DT_FOREACH_OKAY_VARGS_nxp_dmic_channel(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dmic_121000_S_dmic_channel_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_dmic_channel(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_dmic_channel(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_os_timer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000)
#define DT_FOREACH_OKAY_VARGS_nxp_os_timer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_113000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_os_timer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_os_timer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_rtc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_rtc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_30000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_rtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_trng(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_trng(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_random_138000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_sctimer_pwm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000)
#define DT_FOREACH_OKAY_VARGS_nxp_sctimer_pwm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_146000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_sctimer_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_sctimer_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_wwdt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_wwdt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_wwdt(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_wwdt(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_usdhc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_usdhc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_usdhc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_usdhc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_sdmmc_disk(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc)
#define DT_FOREACH_OKAY_VARGS_zephyr_sdmmc_disk(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_136000_S_sdmmc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_sdmmc_disk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_sdmmc_disk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_lpadc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_lpadc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_13a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_lpadc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_lpadc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_ctimer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_ctimer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_28000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_29000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_2c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_ctimer(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_ctimer(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcux_i3c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000)
#define DT_FOREACH_OKAY_VARGS_nxp_mcux_i3c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcux_i3c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcux_i3c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_wolfson_wm8904(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000)
#define DT_FOREACH_OKAY_VARGS_wolfson_wm8904(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_36000_S_wm8904_1a0000000000000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_wolfson_wm8904(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_wolfson_wm8904(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mrt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000)
#define DT_FOREACH_OKAY_VARGS_nxp_mrt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_2d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mrt(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mrt(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_power_state(fn) fn(DT_N_S_cpus_S_power_states_S_idle) fn(DT_N_S_cpus_S_power_states_S_suspend)
#define DT_FOREACH_OKAY_VARGS_zephyr_power_state(fn, ...) fn(DT_N_S_cpus_S_power_states_S_idle, __VA_ARGS__) fn(DT_N_S_cpus_S_power_states_S_suspend, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_power_state(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_power_state(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_leds(fn) fn(DT_N_S_pwmleds)
#define DT_FOREACH_OKAY_VARGS_pwm_leds(fn, ...) fn(DT_N_S_pwmleds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_arduino_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_arduino_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_nxp_imx_flexspi_mx25um51345g_BUS_spi 1
#define DT_COMPAT_nxp_fxos8700_BUS_i2c 1
#define DT_COMPAT_nxp_pca9420_BUS_i2c 1
#define DT_COMPAT_zephyr_sdmmc_disk_BUS_sd 1
#define DT_COMPAT_wolfson_wm8904_BUS_i3c 1
#define DT_COMPAT_wolfson_wm8904_BUS_i2c 1
