#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 12 20:24:50 2021
# Process ID: 2388
# Current directory: D:/SPEX projects/rover_firmware/urc_rover/urc_rover.runs/synth_1
# Command line: vivado.exe -log urcRover.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source urcRover.tcl
# Log file: D:/SPEX projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/urcRover.vds
# Journal file: D:/SPEX projects/rover_firmware/urc_rover/urc_rover.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source urcRover.tcl -notrace
Command: synth_design -top urcRover -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13840
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'urcRover' [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
	Parameter SYSCLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/SPEX projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/.Xil/Vivado-2388-Alex-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/SPEX projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/.Xil/Vivado-2388-Alex-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'serialController' [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/serialController.sv:24]
	Parameter CLKFREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serialController' (2#1) [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/serialController.sv:24]
INFO: [Synth 8-6157] synthesizing module 'uartBlaster' [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:2]
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:97]
WARNING: [Synth 8-88] always_ff block has no event control: cannot infer flip-flops [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'uartBlaster' (3#1) [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/uartBlaster.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'urcRover' (4#1) [D:/SPEX projects/rover_firmware/urc_rover/src/hdl/urcRover.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.922 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1014.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/SPEX projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Finished Parsing XDC File [d:/SPEX projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [D:/SPEX projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]
Finished Parsing XDC File [D:/SPEX projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/SPEX projects/rover_firmware/urc_rover/src/constraints/cmod_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/urcRover_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/urcRover_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1037.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.844 ; gain = 22.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.844 ; gain = 22.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for OSCCLK. (constraint file  {d:/SPEX projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for OSCCLK. (constraint file  {d:/SPEX projects/rover_firmware/urc_rover/urc_rover.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clkgen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.844 ; gain = 22.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uartBlaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uartBlaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.844 ; gain = 22.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1037.844 ; gain = 22.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1040.645 ; gain = 25.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.199 ; gain = 47.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |     8|
|3     |LUT1    |     2|
|4     |LUT4    |     4|
|5     |LUT5    |    39|
|6     |LUT6    |     1|
|7     |FDRE    |    47|
|8     |IBUF    |     1|
|9     |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1071.875 ; gain = 34.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1071.875 ; gain = 56.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1081.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1081.730 ; gain = 66.809
INFO: [Common 17-1381] The checkpoint 'D:/SPEX projects/rover_firmware/urc_rover/urc_rover.runs/synth_1/urcRover.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file urcRover_utilization_synth.rpt -pb urcRover_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 12 20:25:24 2021...
