// Seed: 2836359836
module module_0 #(
    parameter id_8 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_1._id_3 = 0;
  output wire id_1;
  wire _id_8;
  wire [-1 : id_8] id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd53,
    parameter id_4 = 32'd86
) (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply1 _id_3,
    input supply1 _id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    output logic id_8,
    output uwire id_9,
    output tri1 id_10,
    output tri0 id_11,
    input wire id_12
);
  localparam id_14 = 1;
  always @(id_4 or posedge -1);
  always_ff @(1);
  assign id_9 = -1;
  logic [1 : 1] id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  always @(posedge id_2) begin : LABEL_0
    if (id_14[id_4 : id_3]) id_8 <= 1;
  end
  assign id_10 = 1;
endmodule
