INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/reports/package
	Log files: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/logs/package
INFO: [v++ 60-1548] Creating build summary session with primary output /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin.package_summary, at Fri Dec 31 12:52:51 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec 31 12:52:51 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/_x/reports/package/v++_package_ro_guidance.html', at Fri Dec 31 12:52:52 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/xilinx_u2_gen3x4_xdma_gc_2_202110_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u2_gen3x4_xdma_gc_2_202110_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/./build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/aee38/Documents/vitis_accel_examples/rtl_kernels/rtl_ro/build_dir.hw.xilinx_u2_gen3x4_xdma_gc_2_202110_1/ro.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 15s
INFO: [v++ 60-1653] Closing dispatch client.
