verilog_tex repo
Zafar M. Takhirov (zafar@bu.edu)
Schuyler Eldridge (schuyler.eldridge@gmail.com)
Boston University 2012

The intent of verilog.tex and the additional example code is to
provide a single resource for students in basic and advanced logic
design and computer architecture courses utilizing the Verilog HDL.