# Individual task

*Please, create testbench for full project verivication by your own (a hometask for **spring semester 2025**) and submit it with your report*!

Complete solution for this testbench (tb `.vhd` and `.do` script for Active-HDL SE) will be published after task dedline.
