// Seed: 3217693975
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    output uwire id_5
);
  logic [-1 : -1] id_7;
  assign id_5 = id_0;
  logic id_8;
  wire  id_9;
  logic id_10;
  ;
  tri0 id_11 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd10
) (
    output tri1 _id_0,
    output wor id_1,
    output supply1 id_2,
    input tri1 id_3
);
  wire id_5;
  wire [-1 : 1] id_6;
  logic [id_0 : 1 'b0] id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2
  );
endmodule
