// Seed: 3297985407
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply0 id_2,
    input wire id_3,
    output wand id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 id_7
);
  assign id_4 = id_0;
  tri0 id_9 = id_6;
  wand id_10, id_11, id_12, id_13, id_14;
  assign id_7 = ~id_12;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output tri  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4,
      id_1,
      id_4
  );
  assign modCall_1.id_10 = 0;
  assign id_4 = (1'h0 > id_1);
  assign id_4 = id_1;
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9, id_10;
endmodule
