* Missing features:

- Timing config for instruction_handler
- Conflict handling
- Amplitude calibration
- DDS switching off
- Error handling
- Stack for subroutines (in VHDL ???)

* Missing tests

- Pulse Shaping
- TTL subsystem
- finite loops (bdec,ldc)
- Additional label/subroutine/loop testing
- Test on physical PCP
- Additional tests for the LVDS Bus
- Wait insn
- phase coherent switching
- High level functions for the DAC,DDS

* Important DDS registers:

0x00  Control Register 1
   Autoclr Phase

0x01  Control Register 2
   PDCLK enable
   Parallel data port enable

0x07 Frequency Tuning Word

0x08 Phase Offset Word

0x0E Single Tone Profile 0
...
...
0x15 Single Tone Profile 7

0x16 RAM
