
Week10-SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008254  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000250  080083f8  080083f8  000183f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008648  08008648  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008648  08008648  00018648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008650  08008650  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008650  08008650  00018650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008654  08008654  00018654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  20000078  080086cc  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  080086cc  000203d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011805  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c7  00000000  00000000  000318a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00033c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  00034c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018358  00000000  00000000  00035bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000114a0  00000000  00000000  0004df30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c8bb  00000000  00000000  0005f3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fbc8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d20  00000000  00000000  000fbce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080083dc 	.word	0x080083dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	080083dc 	.word	0x080083dc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_frsub>:
 8000c6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c70:	e002      	b.n	8000c78 <__addsf3>
 8000c72:	bf00      	nop

08000c74 <__aeabi_fsub>:
 8000c74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c78 <__addsf3>:
 8000c78:	0042      	lsls	r2, r0, #1
 8000c7a:	bf1f      	itttt	ne
 8000c7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c80:	ea92 0f03 	teqne	r2, r3
 8000c84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c8c:	d06a      	beq.n	8000d64 <__addsf3+0xec>
 8000c8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c96:	bfc1      	itttt	gt
 8000c98:	18d2      	addgt	r2, r2, r3
 8000c9a:	4041      	eorgt	r1, r0
 8000c9c:	4048      	eorgt	r0, r1
 8000c9e:	4041      	eorgt	r1, r0
 8000ca0:	bfb8      	it	lt
 8000ca2:	425b      	neglt	r3, r3
 8000ca4:	2b19      	cmp	r3, #25
 8000ca6:	bf88      	it	hi
 8000ca8:	4770      	bxhi	lr
 8000caa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cb6:	bf18      	it	ne
 8000cb8:	4240      	negne	r0, r0
 8000cba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cbe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cc2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cc6:	bf18      	it	ne
 8000cc8:	4249      	negne	r1, r1
 8000cca:	ea92 0f03 	teq	r2, r3
 8000cce:	d03f      	beq.n	8000d50 <__addsf3+0xd8>
 8000cd0:	f1a2 0201 	sub.w	r2, r2, #1
 8000cd4:	fa41 fc03 	asr.w	ip, r1, r3
 8000cd8:	eb10 000c 	adds.w	r0, r0, ip
 8000cdc:	f1c3 0320 	rsb	r3, r3, #32
 8000ce0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ce4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__addsf3+0x78>
 8000cea:	4249      	negs	r1, r1
 8000cec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cf0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cf4:	d313      	bcc.n	8000d1e <__addsf3+0xa6>
 8000cf6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cfa:	d306      	bcc.n	8000d0a <__addsf3+0x92>
 8000cfc:	0840      	lsrs	r0, r0, #1
 8000cfe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d02:	f102 0201 	add.w	r2, r2, #1
 8000d06:	2afe      	cmp	r2, #254	; 0xfe
 8000d08:	d251      	bcs.n	8000dae <__addsf3+0x136>
 8000d0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d12:	bf08      	it	eq
 8000d14:	f020 0001 	biceq.w	r0, r0, #1
 8000d18:	ea40 0003 	orr.w	r0, r0, r3
 8000d1c:	4770      	bx	lr
 8000d1e:	0049      	lsls	r1, r1, #1
 8000d20:	eb40 0000 	adc.w	r0, r0, r0
 8000d24:	3a01      	subs	r2, #1
 8000d26:	bf28      	it	cs
 8000d28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d2c:	d2ed      	bcs.n	8000d0a <__addsf3+0x92>
 8000d2e:	fab0 fc80 	clz	ip, r0
 8000d32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d36:	ebb2 020c 	subs.w	r2, r2, ip
 8000d3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d3e:	bfaa      	itet	ge
 8000d40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d44:	4252      	neglt	r2, r2
 8000d46:	4318      	orrge	r0, r3
 8000d48:	bfbc      	itt	lt
 8000d4a:	40d0      	lsrlt	r0, r2
 8000d4c:	4318      	orrlt	r0, r3
 8000d4e:	4770      	bx	lr
 8000d50:	f092 0f00 	teq	r2, #0
 8000d54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d58:	bf06      	itte	eq
 8000d5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d5e:	3201      	addeq	r2, #1
 8000d60:	3b01      	subne	r3, #1
 8000d62:	e7b5      	b.n	8000cd0 <__addsf3+0x58>
 8000d64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d6c:	bf18      	it	ne
 8000d6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d72:	d021      	beq.n	8000db8 <__addsf3+0x140>
 8000d74:	ea92 0f03 	teq	r2, r3
 8000d78:	d004      	beq.n	8000d84 <__addsf3+0x10c>
 8000d7a:	f092 0f00 	teq	r2, #0
 8000d7e:	bf08      	it	eq
 8000d80:	4608      	moveq	r0, r1
 8000d82:	4770      	bx	lr
 8000d84:	ea90 0f01 	teq	r0, r1
 8000d88:	bf1c      	itt	ne
 8000d8a:	2000      	movne	r0, #0
 8000d8c:	4770      	bxne	lr
 8000d8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d92:	d104      	bne.n	8000d9e <__addsf3+0x126>
 8000d94:	0040      	lsls	r0, r0, #1
 8000d96:	bf28      	it	cs
 8000d98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d9c:	4770      	bx	lr
 8000d9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000da2:	bf3c      	itt	cc
 8000da4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000da8:	4770      	bxcc	lr
 8000daa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000db2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db6:	4770      	bx	lr
 8000db8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dbc:	bf16      	itet	ne
 8000dbe:	4608      	movne	r0, r1
 8000dc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dc4:	4601      	movne	r1, r0
 8000dc6:	0242      	lsls	r2, r0, #9
 8000dc8:	bf06      	itte	eq
 8000dca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dce:	ea90 0f01 	teqeq	r0, r1
 8000dd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_ui2f>:
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e004      	b.n	8000de8 <__aeabi_i2f+0x8>
 8000dde:	bf00      	nop

08000de0 <__aeabi_i2f>:
 8000de0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000de4:	bf48      	it	mi
 8000de6:	4240      	negmi	r0, r0
 8000de8:	ea5f 0c00 	movs.w	ip, r0
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000df4:	4601      	mov	r1, r0
 8000df6:	f04f 0000 	mov.w	r0, #0
 8000dfa:	e01c      	b.n	8000e36 <__aeabi_l2f+0x2a>

08000dfc <__aeabi_ul2f>:
 8000dfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000e00:	bf08      	it	eq
 8000e02:	4770      	bxeq	lr
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	e00a      	b.n	8000e20 <__aeabi_l2f+0x14>
 8000e0a:	bf00      	nop

08000e0c <__aeabi_l2f>:
 8000e0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000e10:	bf08      	it	eq
 8000e12:	4770      	bxeq	lr
 8000e14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e18:	d502      	bpl.n	8000e20 <__aeabi_l2f+0x14>
 8000e1a:	4240      	negs	r0, r0
 8000e1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e20:	ea5f 0c01 	movs.w	ip, r1
 8000e24:	bf02      	ittt	eq
 8000e26:	4684      	moveq	ip, r0
 8000e28:	4601      	moveq	r1, r0
 8000e2a:	2000      	moveq	r0, #0
 8000e2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e30:	bf08      	it	eq
 8000e32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e3a:	fabc f28c 	clz	r2, ip
 8000e3e:	3a08      	subs	r2, #8
 8000e40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e44:	db10      	blt.n	8000e68 <__aeabi_l2f+0x5c>
 8000e46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4a:	4463      	add	r3, ip
 8000e4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e50:	f1c2 0220 	rsb	r2, r2, #32
 8000e54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	eb43 0002 	adc.w	r0, r3, r2
 8000e60:	bf08      	it	eq
 8000e62:	f020 0001 	biceq.w	r0, r0, #1
 8000e66:	4770      	bx	lr
 8000e68:	f102 0220 	add.w	r2, r2, #32
 8000e6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e70:	f1c2 0220 	rsb	r2, r2, #32
 8000e74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e78:	fa21 f202 	lsr.w	r2, r1, r2
 8000e7c:	eb43 0002 	adc.w	r0, r3, r2
 8000e80:	bf08      	it	eq
 8000e82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e86:	4770      	bx	lr

08000e88 <__aeabi_uldivmod>:
 8000e88:	b953      	cbnz	r3, 8000ea0 <__aeabi_uldivmod+0x18>
 8000e8a:	b94a      	cbnz	r2, 8000ea0 <__aeabi_uldivmod+0x18>
 8000e8c:	2900      	cmp	r1, #0
 8000e8e:	bf08      	it	eq
 8000e90:	2800      	cmpeq	r0, #0
 8000e92:	bf1c      	itt	ne
 8000e94:	f04f 31ff 	movne.w	r1, #4294967295
 8000e98:	f04f 30ff 	movne.w	r0, #4294967295
 8000e9c:	f000 b96e 	b.w	800117c <__aeabi_idiv0>
 8000ea0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ea4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ea8:	f000 f806 	bl	8000eb8 <__udivmoddi4>
 8000eac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eb4:	b004      	add	sp, #16
 8000eb6:	4770      	bx	lr

08000eb8 <__udivmoddi4>:
 8000eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ebc:	9d08      	ldr	r5, [sp, #32]
 8000ebe:	4604      	mov	r4, r0
 8000ec0:	468c      	mov	ip, r1
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f040 8083 	bne.w	8000fce <__udivmoddi4+0x116>
 8000ec8:	428a      	cmp	r2, r1
 8000eca:	4617      	mov	r7, r2
 8000ecc:	d947      	bls.n	8000f5e <__udivmoddi4+0xa6>
 8000ece:	fab2 f282 	clz	r2, r2
 8000ed2:	b142      	cbz	r2, 8000ee6 <__udivmoddi4+0x2e>
 8000ed4:	f1c2 0020 	rsb	r0, r2, #32
 8000ed8:	fa24 f000 	lsr.w	r0, r4, r0
 8000edc:	4091      	lsls	r1, r2
 8000ede:	4097      	lsls	r7, r2
 8000ee0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ee4:	4094      	lsls	r4, r2
 8000ee6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000eea:	0c23      	lsrs	r3, r4, #16
 8000eec:	fbbc f6f8 	udiv	r6, ip, r8
 8000ef0:	fa1f fe87 	uxth.w	lr, r7
 8000ef4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ef8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efc:	fb06 f10e 	mul.w	r1, r6, lr
 8000f00:	4299      	cmp	r1, r3
 8000f02:	d909      	bls.n	8000f18 <__udivmoddi4+0x60>
 8000f04:	18fb      	adds	r3, r7, r3
 8000f06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000f0a:	f080 8119 	bcs.w	8001140 <__udivmoddi4+0x288>
 8000f0e:	4299      	cmp	r1, r3
 8000f10:	f240 8116 	bls.w	8001140 <__udivmoddi4+0x288>
 8000f14:	3e02      	subs	r6, #2
 8000f16:	443b      	add	r3, r7
 8000f18:	1a5b      	subs	r3, r3, r1
 8000f1a:	b2a4      	uxth	r4, r4
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3310 	mls	r3, r8, r0, r3
 8000f24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f2c:	45a6      	cmp	lr, r4
 8000f2e:	d909      	bls.n	8000f44 <__udivmoddi4+0x8c>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f36:	f080 8105 	bcs.w	8001144 <__udivmoddi4+0x28c>
 8000f3a:	45a6      	cmp	lr, r4
 8000f3c:	f240 8102 	bls.w	8001144 <__udivmoddi4+0x28c>
 8000f40:	3802      	subs	r0, #2
 8000f42:	443c      	add	r4, r7
 8000f44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f48:	eba4 040e 	sub.w	r4, r4, lr
 8000f4c:	2600      	movs	r6, #0
 8000f4e:	b11d      	cbz	r5, 8000f58 <__udivmoddi4+0xa0>
 8000f50:	40d4      	lsrs	r4, r2
 8000f52:	2300      	movs	r3, #0
 8000f54:	e9c5 4300 	strd	r4, r3, [r5]
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	b902      	cbnz	r2, 8000f62 <__udivmoddi4+0xaa>
 8000f60:	deff      	udf	#255	; 0xff
 8000f62:	fab2 f282 	clz	r2, r2
 8000f66:	2a00      	cmp	r2, #0
 8000f68:	d150      	bne.n	800100c <__udivmoddi4+0x154>
 8000f6a:	1bcb      	subs	r3, r1, r7
 8000f6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f70:	fa1f f887 	uxth.w	r8, r7
 8000f74:	2601      	movs	r6, #1
 8000f76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f7a:	0c21      	lsrs	r1, r4, #16
 8000f7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f84:	fb08 f30c 	mul.w	r3, r8, ip
 8000f88:	428b      	cmp	r3, r1
 8000f8a:	d907      	bls.n	8000f9c <__udivmoddi4+0xe4>
 8000f8c:	1879      	adds	r1, r7, r1
 8000f8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000f92:	d202      	bcs.n	8000f9a <__udivmoddi4+0xe2>
 8000f94:	428b      	cmp	r3, r1
 8000f96:	f200 80e9 	bhi.w	800116c <__udivmoddi4+0x2b4>
 8000f9a:	4684      	mov	ip, r0
 8000f9c:	1ac9      	subs	r1, r1, r3
 8000f9e:	b2a3      	uxth	r3, r4
 8000fa0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fa4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000fac:	fb08 f800 	mul.w	r8, r8, r0
 8000fb0:	45a0      	cmp	r8, r4
 8000fb2:	d907      	bls.n	8000fc4 <__udivmoddi4+0x10c>
 8000fb4:	193c      	adds	r4, r7, r4
 8000fb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fba:	d202      	bcs.n	8000fc2 <__udivmoddi4+0x10a>
 8000fbc:	45a0      	cmp	r8, r4
 8000fbe:	f200 80d9 	bhi.w	8001174 <__udivmoddi4+0x2bc>
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	eba4 0408 	sub.w	r4, r4, r8
 8000fc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000fcc:	e7bf      	b.n	8000f4e <__udivmoddi4+0x96>
 8000fce:	428b      	cmp	r3, r1
 8000fd0:	d909      	bls.n	8000fe6 <__udivmoddi4+0x12e>
 8000fd2:	2d00      	cmp	r5, #0
 8000fd4:	f000 80b1 	beq.w	800113a <__udivmoddi4+0x282>
 8000fd8:	2600      	movs	r6, #0
 8000fda:	e9c5 0100 	strd	r0, r1, [r5]
 8000fde:	4630      	mov	r0, r6
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	fab3 f683 	clz	r6, r3
 8000fea:	2e00      	cmp	r6, #0
 8000fec:	d14a      	bne.n	8001084 <__udivmoddi4+0x1cc>
 8000fee:	428b      	cmp	r3, r1
 8000ff0:	d302      	bcc.n	8000ff8 <__udivmoddi4+0x140>
 8000ff2:	4282      	cmp	r2, r0
 8000ff4:	f200 80b8 	bhi.w	8001168 <__udivmoddi4+0x2b0>
 8000ff8:	1a84      	subs	r4, r0, r2
 8000ffa:	eb61 0103 	sbc.w	r1, r1, r3
 8000ffe:	2001      	movs	r0, #1
 8001000:	468c      	mov	ip, r1
 8001002:	2d00      	cmp	r5, #0
 8001004:	d0a8      	beq.n	8000f58 <__udivmoddi4+0xa0>
 8001006:	e9c5 4c00 	strd	r4, ip, [r5]
 800100a:	e7a5      	b.n	8000f58 <__udivmoddi4+0xa0>
 800100c:	f1c2 0320 	rsb	r3, r2, #32
 8001010:	fa20 f603 	lsr.w	r6, r0, r3
 8001014:	4097      	lsls	r7, r2
 8001016:	fa01 f002 	lsl.w	r0, r1, r2
 800101a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800101e:	40d9      	lsrs	r1, r3
 8001020:	4330      	orrs	r0, r6
 8001022:	0c03      	lsrs	r3, r0, #16
 8001024:	fbb1 f6fe 	udiv	r6, r1, lr
 8001028:	fa1f f887 	uxth.w	r8, r7
 800102c:	fb0e 1116 	mls	r1, lr, r6, r1
 8001030:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001034:	fb06 f108 	mul.w	r1, r6, r8
 8001038:	4299      	cmp	r1, r3
 800103a:	fa04 f402 	lsl.w	r4, r4, r2
 800103e:	d909      	bls.n	8001054 <__udivmoddi4+0x19c>
 8001040:	18fb      	adds	r3, r7, r3
 8001042:	f106 3cff 	add.w	ip, r6, #4294967295
 8001046:	f080 808d 	bcs.w	8001164 <__udivmoddi4+0x2ac>
 800104a:	4299      	cmp	r1, r3
 800104c:	f240 808a 	bls.w	8001164 <__udivmoddi4+0x2ac>
 8001050:	3e02      	subs	r6, #2
 8001052:	443b      	add	r3, r7
 8001054:	1a5b      	subs	r3, r3, r1
 8001056:	b281      	uxth	r1, r0
 8001058:	fbb3 f0fe 	udiv	r0, r3, lr
 800105c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001064:	fb00 f308 	mul.w	r3, r0, r8
 8001068:	428b      	cmp	r3, r1
 800106a:	d907      	bls.n	800107c <__udivmoddi4+0x1c4>
 800106c:	1879      	adds	r1, r7, r1
 800106e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001072:	d273      	bcs.n	800115c <__udivmoddi4+0x2a4>
 8001074:	428b      	cmp	r3, r1
 8001076:	d971      	bls.n	800115c <__udivmoddi4+0x2a4>
 8001078:	3802      	subs	r0, #2
 800107a:	4439      	add	r1, r7
 800107c:	1acb      	subs	r3, r1, r3
 800107e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001082:	e778      	b.n	8000f76 <__udivmoddi4+0xbe>
 8001084:	f1c6 0c20 	rsb	ip, r6, #32
 8001088:	fa03 f406 	lsl.w	r4, r3, r6
 800108c:	fa22 f30c 	lsr.w	r3, r2, ip
 8001090:	431c      	orrs	r4, r3
 8001092:	fa20 f70c 	lsr.w	r7, r0, ip
 8001096:	fa01 f306 	lsl.w	r3, r1, r6
 800109a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800109e:	fa21 f10c 	lsr.w	r1, r1, ip
 80010a2:	431f      	orrs	r7, r3
 80010a4:	0c3b      	lsrs	r3, r7, #16
 80010a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80010aa:	fa1f f884 	uxth.w	r8, r4
 80010ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80010b2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80010b6:	fb09 fa08 	mul.w	sl, r9, r8
 80010ba:	458a      	cmp	sl, r1
 80010bc:	fa02 f206 	lsl.w	r2, r2, r6
 80010c0:	fa00 f306 	lsl.w	r3, r0, r6
 80010c4:	d908      	bls.n	80010d8 <__udivmoddi4+0x220>
 80010c6:	1861      	adds	r1, r4, r1
 80010c8:	f109 30ff 	add.w	r0, r9, #4294967295
 80010cc:	d248      	bcs.n	8001160 <__udivmoddi4+0x2a8>
 80010ce:	458a      	cmp	sl, r1
 80010d0:	d946      	bls.n	8001160 <__udivmoddi4+0x2a8>
 80010d2:	f1a9 0902 	sub.w	r9, r9, #2
 80010d6:	4421      	add	r1, r4
 80010d8:	eba1 010a 	sub.w	r1, r1, sl
 80010dc:	b2bf      	uxth	r7, r7
 80010de:	fbb1 f0fe 	udiv	r0, r1, lr
 80010e2:	fb0e 1110 	mls	r1, lr, r0, r1
 80010e6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80010ea:	fb00 f808 	mul.w	r8, r0, r8
 80010ee:	45b8      	cmp	r8, r7
 80010f0:	d907      	bls.n	8001102 <__udivmoddi4+0x24a>
 80010f2:	19e7      	adds	r7, r4, r7
 80010f4:	f100 31ff 	add.w	r1, r0, #4294967295
 80010f8:	d22e      	bcs.n	8001158 <__udivmoddi4+0x2a0>
 80010fa:	45b8      	cmp	r8, r7
 80010fc:	d92c      	bls.n	8001158 <__udivmoddi4+0x2a0>
 80010fe:	3802      	subs	r0, #2
 8001100:	4427      	add	r7, r4
 8001102:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001106:	eba7 0708 	sub.w	r7, r7, r8
 800110a:	fba0 8902 	umull	r8, r9, r0, r2
 800110e:	454f      	cmp	r7, r9
 8001110:	46c6      	mov	lr, r8
 8001112:	4649      	mov	r1, r9
 8001114:	d31a      	bcc.n	800114c <__udivmoddi4+0x294>
 8001116:	d017      	beq.n	8001148 <__udivmoddi4+0x290>
 8001118:	b15d      	cbz	r5, 8001132 <__udivmoddi4+0x27a>
 800111a:	ebb3 020e 	subs.w	r2, r3, lr
 800111e:	eb67 0701 	sbc.w	r7, r7, r1
 8001122:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001126:	40f2      	lsrs	r2, r6
 8001128:	ea4c 0202 	orr.w	r2, ip, r2
 800112c:	40f7      	lsrs	r7, r6
 800112e:	e9c5 2700 	strd	r2, r7, [r5]
 8001132:	2600      	movs	r6, #0
 8001134:	4631      	mov	r1, r6
 8001136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113a:	462e      	mov	r6, r5
 800113c:	4628      	mov	r0, r5
 800113e:	e70b      	b.n	8000f58 <__udivmoddi4+0xa0>
 8001140:	4606      	mov	r6, r0
 8001142:	e6e9      	b.n	8000f18 <__udivmoddi4+0x60>
 8001144:	4618      	mov	r0, r3
 8001146:	e6fd      	b.n	8000f44 <__udivmoddi4+0x8c>
 8001148:	4543      	cmp	r3, r8
 800114a:	d2e5      	bcs.n	8001118 <__udivmoddi4+0x260>
 800114c:	ebb8 0e02 	subs.w	lr, r8, r2
 8001150:	eb69 0104 	sbc.w	r1, r9, r4
 8001154:	3801      	subs	r0, #1
 8001156:	e7df      	b.n	8001118 <__udivmoddi4+0x260>
 8001158:	4608      	mov	r0, r1
 800115a:	e7d2      	b.n	8001102 <__udivmoddi4+0x24a>
 800115c:	4660      	mov	r0, ip
 800115e:	e78d      	b.n	800107c <__udivmoddi4+0x1c4>
 8001160:	4681      	mov	r9, r0
 8001162:	e7b9      	b.n	80010d8 <__udivmoddi4+0x220>
 8001164:	4666      	mov	r6, ip
 8001166:	e775      	b.n	8001054 <__udivmoddi4+0x19c>
 8001168:	4630      	mov	r0, r6
 800116a:	e74a      	b.n	8001002 <__udivmoddi4+0x14a>
 800116c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001170:	4439      	add	r1, r7
 8001172:	e713      	b.n	8000f9c <__udivmoddi4+0xe4>
 8001174:	3802      	subs	r0, #2
 8001176:	443c      	add	r4, r7
 8001178:	e724      	b.n	8000fc4 <__udivmoddi4+0x10c>
 800117a:	bf00      	nop

0800117c <__aeabi_idiv0>:
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001184:	ed2d 8b02 	vpush	{d8}
 8001188:	b094      	sub	sp, #80	; 0x50
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800118c:	f001 fbf4 	bl	8002978 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001190:	f000 f9ee 	bl	8001570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001194:	f000 fbb6 	bl	8001904 <MX_GPIO_Init>
  MX_DMA_Init();
 8001198:	f000 fb76 	bl	8001888 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800119c:	f000 fb4a 	bl	8001834 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80011a0:	f000 faa0 	bl	80016e4 <MX_SPI3_Init>
  MX_ADC1_Init();
 80011a4:	f000 fa4c 	bl	8001640 <MX_ADC1_Init>
  MX_TIM3_Init();
 80011a8:	f000 fad4 	bl	8001754 <MX_TIM3_Init>
  MX_TIM11_Init();
 80011ac:	f000 fb1e 	bl	80017ec <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 80011b0:	48c9      	ldr	r0, [pc, #804]	; (80014d8 <main+0x358>)
 80011b2:	f004 f8db 	bl	800536c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 80011b6:	48c9      	ldr	r0, [pc, #804]	; (80014dc <main+0x35c>)
 80011b8:	f004 f932 	bl	8005420 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 80011bc:	2201      	movs	r2, #1
 80011be:	49c8      	ldr	r1, [pc, #800]	; (80014e0 <main+0x360>)
 80011c0:	48c8      	ldr	r0, [pc, #800]	; (80014e4 <main+0x364>)
 80011c2:	f001 fdcf 	bl	8002d64 <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011cc:	48c6      	ldr	r0, [pc, #792]	; (80014e8 <main+0x368>)
 80011ce:	f003 f84b 	bl	8004268 <HAL_GPIO_WritePin>

	UART2.huart = &huart2;
 80011d2:	4bc6      	ldr	r3, [pc, #792]	; (80014ec <main+0x36c>)
 80011d4:	4ac6      	ldr	r2, [pc, #792]	; (80014f0 <main+0x370>)
 80011d6:	601a      	str	r2, [r3, #0]
	UART2.RxLen = 255;
 80011d8:	4ac4      	ldr	r2, [pc, #784]	; (80014ec <main+0x36c>)
 80011da:	23ff      	movs	r3, #255	; 0xff
 80011dc:	80d3      	strh	r3, [r2, #6]
	UART2.TxLen = 255;
 80011de:	4ac3      	ldr	r2, [pc, #780]	; (80014ec <main+0x36c>)
 80011e0:	23ff      	movs	r3, #255	; 0xff
 80011e2:	8093      	strh	r3, [r2, #4]
	UARTInit(&UART2);
 80011e4:	48c1      	ldr	r0, [pc, #772]	; (80014ec <main+0x36c>)
 80011e6:	f000 fc2d 	bl	8001a44 <UARTInit>
	UARTResetStart(&UART2);
 80011ea:	48c0      	ldr	r0, [pc, #768]	; (80014ec <main+0x36c>)
 80011ec:	f000 fc52 	bl	8001a94 <UARTResetStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		int16_t inputChar = UARTReadChar(&UART2);
 80011f0:	48be      	ldr	r0, [pc, #760]	; (80014ec <main+0x36c>)
 80011f2:	f000 fc73 	bl	8001adc <UARTReadChar>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		if (inputChar != -1)
 80011fc:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8001200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001204:	d01a      	beq.n	800123c <main+0xbc>
		{
			char temp[32];
			sprintf(temp, "Recived [%d]\r\n", inputChar);
 8001206:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800120a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800120e:	461a      	mov	r2, r3
 8001210:	49b8      	ldr	r1, [pc, #736]	; (80014f4 <main+0x374>)
 8001212:	f005 fcf7 	bl	8006c04 <siprintf>
			UARTTxWrite(&UART2, (uint8_t*) temp, strlen(temp));
 8001216:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800121a:	4618      	mov	r0, r3
 800121c:	f7fe ffe0 	bl	80001e0 <strlen>
 8001220:	4603      	mov	r3, r0
 8001222:	b29b      	uxth	r3, r3
 8001224:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001228:	461a      	mov	r2, r3
 800122a:	48b0      	ldr	r0, [pc, #704]	; (80014ec <main+0x36c>)
 800122c:	f000 fcd0 	bl	8001bd0 <UARTTxWrite>
			TinFGProtocol(inputChar, &TinFG);
 8001230:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8001234:	49b0      	ldr	r1, [pc, #704]	; (80014f8 <main+0x378>)
 8001236:	4618      	mov	r0, r3
 8001238:	f000 fd12 	bl	8001c60 <TinFGProtocol>


		static uint64_t timestamp = 0;
		static uint64_t timestamp2 = 0;

			if (micros() - timestamp >= 100)
 800123c:	f001 f8ae 	bl	800239c <micros>
 8001240:	4bae      	ldr	r3, [pc, #696]	; (80014fc <main+0x37c>)
 8001242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001246:	ebb0 0a02 	subs.w	sl, r0, r2
 800124a:	eb61 0b03 	sbc.w	fp, r1, r3
 800124e:	f1bb 0f00 	cmp.w	fp, #0
 8001252:	bf08      	it	eq
 8001254:	f1ba 0f64 	cmpeq.w	sl, #100	; 0x64
 8001258:	f0c0 817a 	bcc.w	8001550 <main+0x3d0>
			{
				timestamp = micros();
 800125c:	f001 f89e 	bl	800239c <micros>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	49a5      	ldr	r1, [pc, #660]	; (80014fc <main+0x37c>)
 8001266:	e9c1 2300 	strd	r2, r3, [r1]
				if (TinFG.Function_GEN_Setting == 1)
 800126a:	4ba3      	ldr	r3, [pc, #652]	; (80014f8 <main+0x378>)
 800126c:	8a1b      	ldrh	r3, [r3, #16]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d109      	bne.n	8001286 <main+0x106>
				{
					timestamp2 = micros();
 8001272:	f001 f893 	bl	800239c <micros>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	49a1      	ldr	r1, [pc, #644]	; (8001500 <main+0x380>)
 800127c:	e9c1 2300 	strd	r2, r3, [r1]
					TinFG.Function_GEN_Setting = 0;
 8001280:	4a9d      	ldr	r2, [pc, #628]	; (80014f8 <main+0x378>)
 8001282:	2300      	movs	r3, #0
 8001284:	8213      	strh	r3, [r2, #16]
				}

			if ((micros()-timestamp2) >= TinFG.Function_GEN_Period_ms)
 8001286:	f001 f889 	bl	800239c <micros>
 800128a:	4b9d      	ldr	r3, [pc, #628]	; (8001500 <main+0x380>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	1a84      	subs	r4, r0, r2
 8001292:	623c      	str	r4, [r7, #32]
 8001294:	eb61 0303 	sbc.w	r3, r1, r3
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
 800129a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800129e:	f7ff fdad 	bl	8000dfc <__aeabi_ul2f>
 80012a2:	ee07 0a10 	vmov	s14, r0
 80012a6:	4b94      	ldr	r3, [pc, #592]	; (80014f8 <main+0x378>)
 80012a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80012ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b4:	db06      	blt.n	80012c4 <main+0x144>
				{
				 timestamp2 = micros();
 80012b6:	f001 f871 	bl	800239c <micros>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4990      	ldr	r1, [pc, #576]	; (8001500 <main+0x380>)
 80012c0:	e9c1 2300 	strd	r2, r3, [r1]
				}

			if ( TinFG.Function_GEN_Period_ms > 0)
 80012c4:	4b8c      	ldr	r3, [pc, #560]	; (80014f8 <main+0x378>)
 80012c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80012ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d2:	f340 8127 	ble.w	8001524 <main+0x3a4>
			{
				switch (TinFG.Function_GEN_Mode)
 80012d6:	4b88      	ldr	r3, [pc, #544]	; (80014f8 <main+0x378>)
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	2b03      	cmp	r3, #3
 80012dc:	f200 8122 	bhi.w	8001524 <main+0x3a4>
 80012e0:	a201      	add	r2, pc, #4	; (adr r2, 80012e8 <main+0x168>)
 80012e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e6:	bf00      	nop
 80012e8:	080012f9 	.word	0x080012f9
 80012ec:	0800130f 	.word	0x0800130f
 80012f0:	080013c1 	.word	0x080013c1
 80012f4:	08001467 	.word	0x08001467
				{
					case 0: //DC
						dataOut = TinFG.Function_GEN_Vpmax;
 80012f8:	4b7f      	ldr	r3, [pc, #508]	; (80014f8 <main+0x378>)
 80012fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80012fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001302:	ee17 3a90 	vmov	r3, s15
 8001306:	b29b      	uxth	r3, r3
 8001308:	4a7e      	ldr	r2, [pc, #504]	; (8001504 <main+0x384>)
 800130a:	8013      	strh	r3, [r2, #0]
					break;
 800130c:	e10a      	b.n	8001524 <main+0x3a4>

					case 1: //Saw tooth
						if(TinFG.Function_GEN_SlopeType == 0)
 800130e:	4b7a      	ldr	r3, [pc, #488]	; (80014f8 <main+0x378>)
 8001310:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001314:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131c:	d121      	bne.n	8001362 <main+0x1e2>
						{
							dataOut = (TinFG.Function_GEN_Slope)*(micros()-timestamp2) + TinFG.Function_GEN_Vpmin;
 800131e:	4b76      	ldr	r3, [pc, #472]	; (80014f8 <main+0x378>)
 8001320:	ed93 8a06 	vldr	s16, [r3, #24]
 8001324:	f001 f83a 	bl	800239c <micros>
 8001328:	4b75      	ldr	r3, [pc, #468]	; (8001500 <main+0x380>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	1a84      	subs	r4, r0, r2
 8001330:	61bc      	str	r4, [r7, #24]
 8001332:	eb61 0303 	sbc.w	r3, r1, r3
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800133c:	f7ff fd5e 	bl	8000dfc <__aeabi_ul2f>
 8001340:	ee07 0a90 	vmov	s15, r0
 8001344:	ee28 7a27 	vmul.f32	s14, s16, s15
 8001348:	4b6b      	ldr	r3, [pc, #428]	; (80014f8 <main+0x378>)
 800134a:	edd3 7a02 	vldr	s15, [r3, #8]
 800134e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001352:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001356:	ee17 3a90 	vmov	r3, s15
 800135a:	b29b      	uxth	r3, r3
 800135c:	4a69      	ldr	r2, [pc, #420]	; (8001504 <main+0x384>)
 800135e:	8013      	strh	r3, [r2, #0]
						}
						else if (TinFG.Function_GEN_SlopeType == 1)
						{
							dataOut = (-1*(TinFG.Function_GEN_Slope)*(micros()-timestamp2)) + TinFG.Function_GEN_Vpmax;
						}
					break;
 8001360:	e0df      	b.n	8001522 <main+0x3a2>
						else if (TinFG.Function_GEN_SlopeType == 1)
 8001362:	4b65      	ldr	r3, [pc, #404]	; (80014f8 <main+0x378>)
 8001364:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001368:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800136c:	eef4 7a47 	vcmp.f32	s15, s14
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	f040 80d5 	bne.w	8001522 <main+0x3a2>
							dataOut = (-1*(TinFG.Function_GEN_Slope)*(micros()-timestamp2)) + TinFG.Function_GEN_Vpmax;
 8001378:	4b5f      	ldr	r3, [pc, #380]	; (80014f8 <main+0x378>)
 800137a:	edd3 7a06 	vldr	s15, [r3, #24]
 800137e:	eeb1 8a67 	vneg.f32	s16, s15
 8001382:	f001 f80b 	bl	800239c <micros>
 8001386:	4b5e      	ldr	r3, [pc, #376]	; (8001500 <main+0x380>)
 8001388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138c:	1a84      	subs	r4, r0, r2
 800138e:	613c      	str	r4, [r7, #16]
 8001390:	eb61 0303 	sbc.w	r3, r1, r3
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800139a:	f7ff fd2f 	bl	8000dfc <__aeabi_ul2f>
 800139e:	ee07 0a90 	vmov	s15, r0
 80013a2:	ee28 7a27 	vmul.f32	s14, s16, s15
 80013a6:	4b54      	ldr	r3, [pc, #336]	; (80014f8 <main+0x378>)
 80013a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80013ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b4:	ee17 3a90 	vmov	r3, s15
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	4a52      	ldr	r2, [pc, #328]	; (8001504 <main+0x384>)
 80013bc:	8013      	strh	r3, [r2, #0]
					break;
 80013be:	e0b0      	b.n	8001522 <main+0x3a2>

					case 2: //Sine wave
						dataOut =  (TinFG.Function_GEN_Amplitude*(sin((2*3.141*(micros()-timestamp2)) / TinFG.Function_GEN_Period_ms))) + TinFG.Function_GEN_Offset;
 80013c0:	4b4d      	ldr	r3, [pc, #308]	; (80014f8 <main+0x378>)
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff f8c7 	bl	8000558 <__aeabi_f2d>
 80013ca:	4680      	mov	r8, r0
 80013cc:	4689      	mov	r9, r1
 80013ce:	f000 ffe5 	bl	800239c <micros>
 80013d2:	4b4b      	ldr	r3, [pc, #300]	; (8001500 <main+0x380>)
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	1a84      	subs	r4, r0, r2
 80013da:	60bc      	str	r4, [r7, #8]
 80013dc:	eb61 0303 	sbc.w	r3, r1, r3
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013e6:	f7ff f8d9 	bl	800059c <__aeabi_ul2d>
 80013ea:	a339      	add	r3, pc, #228	; (adr r3, 80014d0 <main+0x350>)
 80013ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f0:	f7ff f90a 	bl	8000608 <__aeabi_dmul>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4614      	mov	r4, r2
 80013fa:	461d      	mov	r5, r3
 80013fc:	4b3e      	ldr	r3, [pc, #248]	; (80014f8 <main+0x378>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff f8a9 	bl	8000558 <__aeabi_f2d>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4620      	mov	r0, r4
 800140c:	4629      	mov	r1, r5
 800140e:	f7ff fa25 	bl	800085c <__aeabi_ddiv>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	ec43 2b17 	vmov	d7, r2, r3
 800141a:	eeb0 0a47 	vmov.f32	s0, s14
 800141e:	eef0 0a67 	vmov.f32	s1, s15
 8001422:	f005 ffa5 	bl	8007370 <sin>
 8001426:	ec53 2b10 	vmov	r2, r3, d0
 800142a:	4640      	mov	r0, r8
 800142c:	4649      	mov	r1, r9
 800142e:	f7ff f8eb 	bl	8000608 <__aeabi_dmul>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4614      	mov	r4, r2
 8001438:	461d      	mov	r5, r3
 800143a:	4b2f      	ldr	r3, [pc, #188]	; (80014f8 <main+0x378>)
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff f88a 	bl	8000558 <__aeabi_f2d>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	4620      	mov	r0, r4
 800144a:	4629      	mov	r1, r5
 800144c:	f7fe ff26 	bl	800029c <__adddf3>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f7ff fb98 	bl	8000b8c <__aeabi_d2uiz>
 800145c:	4603      	mov	r3, r0
 800145e:	b29b      	uxth	r3, r3
 8001460:	4a28      	ldr	r2, [pc, #160]	; (8001504 <main+0x384>)
 8001462:	8013      	strh	r3, [r2, #0]
					break;
 8001464:	e05e      	b.n	8001524 <main+0x3a4>

					case 3: //Square wave
						if ((micros()-timestamp2) <= ((TinFG.Function_GEN_Dutycycle*TinFG.Function_GEN_Period_ms)/100.0))
 8001466:	f000 ff99 	bl	800239c <micros>
 800146a:	4b25      	ldr	r3, [pc, #148]	; (8001500 <main+0x380>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	1a84      	subs	r4, r0, r2
 8001472:	603c      	str	r4, [r7, #0]
 8001474:	eb61 0303 	sbc.w	r3, r1, r3
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800147e:	f7ff f88d 	bl	800059c <__aeabi_ul2d>
 8001482:	4604      	mov	r4, r0
 8001484:	460d      	mov	r5, r1
 8001486:	4b1c      	ldr	r3, [pc, #112]	; (80014f8 <main+0x378>)
 8001488:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800148c:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <main+0x378>)
 800148e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001496:	ee17 0a90 	vmov	r0, s15
 800149a:	f7ff f85d 	bl	8000558 <__aeabi_f2d>
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	4b19      	ldr	r3, [pc, #100]	; (8001508 <main+0x388>)
 80014a4:	f7ff f9da 	bl	800085c <__aeabi_ddiv>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	4620      	mov	r0, r4
 80014ae:	4629      	mov	r1, r5
 80014b0:	f7ff fb26 	bl	8000b00 <__aeabi_dcmple>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d028      	beq.n	800150c <main+0x38c>
						{
							dataOut = TinFG.Function_GEN_Vpmax;
 80014ba:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <main+0x378>)
 80014bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80014c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014c4:	ee17 3a90 	vmov	r3, s15
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <main+0x384>)
 80014cc:	8013      	strh	r3, [r2, #0]
						}
						else
						{
							dataOut = TinFG.Function_GEN_Vpmin;
						}
					break;
 80014ce:	e029      	b.n	8001524 <main+0x3a4>
 80014d0:	9ba5e354 	.word	0x9ba5e354
 80014d4:	401920c4 	.word	0x401920c4
 80014d8:	20000188 	.word	0x20000188
 80014dc:	200002d0 	.word	0x200002d0
 80014e0:	20000094 	.word	0x20000094
 80014e4:	20000228 	.word	0x20000228
 80014e8:	40020000 	.word	0x40020000
 80014ec:	200000a4 	.word	0x200000a4
 80014f0:	20000378 	.word	0x20000378
 80014f4:	080083f8 	.word	0x080083f8
 80014f8:	200000bc 	.word	0x200000bc
 80014fc:	200000f0 	.word	0x200000f0
 8001500:	200000f8 	.word	0x200000f8
 8001504:	200000a0 	.word	0x200000a0
 8001508:	40590000 	.word	0x40590000
							dataOut = TinFG.Function_GEN_Vpmin;
 800150c:	4b12      	ldr	r3, [pc, #72]	; (8001558 <main+0x3d8>)
 800150e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001516:	ee17 3a90 	vmov	r3, s15
 800151a:	b29b      	uxth	r3, r3
 800151c:	4a0f      	ldr	r2, [pc, #60]	; (800155c <main+0x3dc>)
 800151e:	8013      	strh	r3, [r2, #0]
					break;
 8001520:	e000      	b.n	8001524 <main+0x3a4>
					break;
 8001522:	bf00      	nop
				}
			}
			if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)== GPIO_PIN_SET)
 8001524:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <main+0x3e0>)
 8001526:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b01      	cmp	r3, #1
 800152e:	d10f      	bne.n	8001550 <main+0x3d0>
 8001530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001534:	480b      	ldr	r0, [pc, #44]	; (8001564 <main+0x3e4>)
 8001536:	f002 fe7f 	bl	8004238 <HAL_GPIO_ReadPin>
 800153a:	4603      	mov	r3, r0
 800153c:	2b01      	cmp	r3, #1
 800153e:	d107      	bne.n	8001550 <main+0x3d0>
			{
				MCP4922SetOutput(DACConfig, dataOut);
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <main+0x3e8>)
 8001542:	781a      	ldrb	r2, [r3, #0]
 8001544:	4b05      	ldr	r3, [pc, #20]	; (800155c <main+0x3dc>)
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	4610      	mov	r0, r2
 800154c:	f000 fecc 	bl	80022e8 <MCP4922SetOutput>
			}
		}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		UARTTxDumpBuffer(&UART2);
 8001550:	4806      	ldr	r0, [pc, #24]	; (800156c <main+0x3ec>)
 8001552:	f000 faed 	bl	8001b30 <UARTTxDumpBuffer>
	{
 8001556:	e64b      	b.n	80011f0 <main+0x70>
 8001558:	200000bc 	.word	0x200000bc
 800155c:	200000a0 	.word	0x200000a0
 8001560:	200001d0 	.word	0x200001d0
 8001564:	40020400 	.word	0x40020400
 8001568:	20000000 	.word	0x20000000
 800156c:	200000a4 	.word	0x200000a4

08001570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b094      	sub	sp, #80	; 0x50
 8001574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001576:	f107 0320 	add.w	r3, r7, #32
 800157a:	2230      	movs	r2, #48	; 0x30
 800157c:	2100      	movs	r1, #0
 800157e:	4618      	mov	r0, r3
 8001580:	f005 fabe 	bl	8006b00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001584:	f107 030c 	add.w	r3, r7, #12
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001594:	2300      	movs	r3, #0
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	4b27      	ldr	r3, [pc, #156]	; (8001638 <SystemClock_Config+0xc8>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159c:	4a26      	ldr	r2, [pc, #152]	; (8001638 <SystemClock_Config+0xc8>)
 800159e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a2:	6413      	str	r3, [r2, #64]	; 0x40
 80015a4:	4b24      	ldr	r3, [pc, #144]	; (8001638 <SystemClock_Config+0xc8>)
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b0:	2300      	movs	r3, #0
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <SystemClock_Config+0xcc>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a20      	ldr	r2, [pc, #128]	; (800163c <SystemClock_Config+0xcc>)
 80015ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b1e      	ldr	r3, [pc, #120]	; (800163c <SystemClock_Config+0xcc>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015cc:	2302      	movs	r3, #2
 80015ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015d0:	2301      	movs	r3, #1
 80015d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015d4:	2310      	movs	r3, #16
 80015d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015d8:	2302      	movs	r3, #2
 80015da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015dc:	2300      	movs	r3, #0
 80015de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015e0:	2308      	movs	r3, #8
 80015e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80015e4:	2364      	movs	r3, #100	; 0x64
 80015e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015e8:	2302      	movs	r3, #2
 80015ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f0:	f107 0320 	add.w	r3, r7, #32
 80015f4:	4618      	mov	r0, r3
 80015f6:	f002 fe51 	bl	800429c <HAL_RCC_OscConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001600:	f000 fee6 	bl	80023d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001604:	230f      	movs	r3, #15
 8001606:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001608:	2302      	movs	r3, #2
 800160a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001610:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001614:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800161a:	f107 030c 	add.w	r3, r7, #12
 800161e:	2103      	movs	r1, #3
 8001620:	4618      	mov	r0, r3
 8001622:	f003 f8b3 	bl	800478c <HAL_RCC_ClockConfig>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800162c:	f000 fed0 	bl	80023d0 <Error_Handler>
  }
}
 8001630:	bf00      	nop
 8001632:	3750      	adds	r7, #80	; 0x50
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40023800 	.word	0x40023800
 800163c:	40007000 	.word	0x40007000

08001640 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001646:	463b      	mov	r3, r7
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001652:	4b22      	ldr	r3, [pc, #136]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001654:	4a22      	ldr	r2, [pc, #136]	; (80016e0 <MX_ADC1_Init+0xa0>)
 8001656:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001658:	4b20      	ldr	r3, [pc, #128]	; (80016dc <MX_ADC1_Init+0x9c>)
 800165a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800165e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001660:	4b1e      	ldr	r3, [pc, #120]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001666:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001668:	2201      	movs	r2, #1
 800166a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800166c:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <MX_ADC1_Init+0x9c>)
 800166e:	2200      	movs	r2, #0
 8001670:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800167a:	4b18      	ldr	r3, [pc, #96]	; (80016dc <MX_ADC1_Init+0x9c>)
 800167c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001680:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001682:	4b16      	ldr	r3, [pc, #88]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001684:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001688:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800168a:	4b14      	ldr	r3, [pc, #80]	; (80016dc <MX_ADC1_Init+0x9c>)
 800168c:	2200      	movs	r2, #0
 800168e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001692:	2201      	movs	r2, #1
 8001694:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <MX_ADC1_Init+0x9c>)
 8001698:	2201      	movs	r2, #1
 800169a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800169e:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <MX_ADC1_Init+0x9c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016a4:	480d      	ldr	r0, [pc, #52]	; (80016dc <MX_ADC1_Init+0x9c>)
 80016a6:	f001 f9d9 	bl	8002a5c <HAL_ADC_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80016b0:	f000 fe8e 	bl	80023d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <MX_ADC1_Init+0x9c>)
 80016c6:	f001 fc65 	bl	8002f94 <HAL_ADC_ConfigChannel>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80016d0:	f000 fe7e 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20000228 	.word	0x20000228
 80016e0:	40012000 	.word	0x40012000

080016e4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80016e8:	4b18      	ldr	r3, [pc, #96]	; (800174c <MX_SPI3_Init+0x68>)
 80016ea:	4a19      	ldr	r2, [pc, #100]	; (8001750 <MX_SPI3_Init+0x6c>)
 80016ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80016ee:	4b17      	ldr	r3, [pc, #92]	; (800174c <MX_SPI3_Init+0x68>)
 80016f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80016f6:	4b15      	ldr	r3, [pc, #84]	; (800174c <MX_SPI3_Init+0x68>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80016fc:	4b13      	ldr	r3, [pc, #76]	; (800174c <MX_SPI3_Init+0x68>)
 80016fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001702:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001704:	4b11      	ldr	r3, [pc, #68]	; (800174c <MX_SPI3_Init+0x68>)
 8001706:	2200      	movs	r2, #0
 8001708:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800170a:	4b10      	ldr	r3, [pc, #64]	; (800174c <MX_SPI3_Init+0x68>)
 800170c:	2200      	movs	r2, #0
 800170e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001710:	4b0e      	ldr	r3, [pc, #56]	; (800174c <MX_SPI3_Init+0x68>)
 8001712:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001716:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <MX_SPI3_Init+0x68>)
 800171a:	2220      	movs	r2, #32
 800171c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <MX_SPI3_Init+0x68>)
 8001720:	2200      	movs	r2, #0
 8001722:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <MX_SPI3_Init+0x68>)
 8001726:	2200      	movs	r2, #0
 8001728:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <MX_SPI3_Init+0x68>)
 800172c:	2200      	movs	r2, #0
 800172e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <MX_SPI3_Init+0x68>)
 8001732:	220a      	movs	r2, #10
 8001734:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <MX_SPI3_Init+0x68>)
 8001738:	f003 fa24 	bl	8004b84 <HAL_SPI_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8001742:	f000 fe45 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200001d0 	.word	0x200001d0
 8001750:	40003c00 	.word	0x40003c00

08001754 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	f107 0308 	add.w	r3, r7, #8
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001768:	463b      	mov	r3, r7
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001770:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <MX_TIM3_Init+0x90>)
 8001772:	4a1d      	ldr	r2, [pc, #116]	; (80017e8 <MX_TIM3_Init+0x94>)
 8001774:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100;
 8001776:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <MX_TIM3_Init+0x90>)
 8001778:	2264      	movs	r2, #100	; 0x64
 800177a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <MX_TIM3_Init+0x90>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8001782:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <MX_TIM3_Init+0x90>)
 8001784:	2264      	movs	r2, #100	; 0x64
 8001786:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001788:	4b16      	ldr	r3, [pc, #88]	; (80017e4 <MX_TIM3_Init+0x90>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <MX_TIM3_Init+0x90>)
 8001790:	2200      	movs	r2, #0
 8001792:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001794:	4813      	ldr	r0, [pc, #76]	; (80017e4 <MX_TIM3_Init+0x90>)
 8001796:	f003 fd99 	bl	80052cc <HAL_TIM_Base_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80017a0:	f000 fe16 	bl	80023d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017aa:	f107 0308 	add.w	r3, r7, #8
 80017ae:	4619      	mov	r1, r3
 80017b0:	480c      	ldr	r0, [pc, #48]	; (80017e4 <MX_TIM3_Init+0x90>)
 80017b2:	f003 ff9f 	bl	80056f4 <HAL_TIM_ConfigClockSource>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80017bc:	f000 fe08 	bl	80023d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80017c0:	2320      	movs	r3, #32
 80017c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017c8:	463b      	mov	r3, r7
 80017ca:	4619      	mov	r1, r3
 80017cc:	4805      	ldr	r0, [pc, #20]	; (80017e4 <MX_TIM3_Init+0x90>)
 80017ce:	f004 f997 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80017d8:	f000 fdfa 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017dc:	bf00      	nop
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000188 	.word	0x20000188
 80017e8:	40000400 	.word	0x40000400

080017ec <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80017f0:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_TIM11_Init+0x40>)
 80017f2:	4a0f      	ldr	r2, [pc, #60]	; (8001830 <MX_TIM11_Init+0x44>)
 80017f4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <MX_TIM11_Init+0x40>)
 80017f8:	2263      	movs	r2, #99	; 0x63
 80017fa:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017fc:	4b0b      	ldr	r3, [pc, #44]	; (800182c <MX_TIM11_Init+0x40>)
 80017fe:	2200      	movs	r2, #0
 8001800:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001802:	4b0a      	ldr	r3, [pc, #40]	; (800182c <MX_TIM11_Init+0x40>)
 8001804:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001808:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <MX_TIM11_Init+0x40>)
 800180c:	2200      	movs	r2, #0
 800180e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_TIM11_Init+0x40>)
 8001812:	2200      	movs	r2, #0
 8001814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_TIM11_Init+0x40>)
 8001818:	f003 fd58 	bl	80052cc <HAL_TIM_Base_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001822:	f000 fdd5 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200002d0 	.word	0x200002d0
 8001830:	40014800 	.word	0x40014800

08001834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 800183a:	4a12      	ldr	r2, [pc, #72]	; (8001884 <MX_USART2_UART_Init+0x50>)
 800183c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800183e:	4b10      	ldr	r3, [pc, #64]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 8001840:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 800185a:	220c      	movs	r2, #12
 800185c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 8001866:	2200      	movs	r2, #0
 8001868:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_USART2_UART_Init+0x4c>)
 800186c:	f004 f9ca 	bl	8005c04 <HAL_UART_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001876:	f000 fdab 	bl	80023d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000378 	.word	0x20000378
 8001884:	40004400 	.word	0x40004400

08001888 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	4b1b      	ldr	r3, [pc, #108]	; (8001900 <MX_DMA_Init+0x78>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a1a      	ldr	r2, [pc, #104]	; (8001900 <MX_DMA_Init+0x78>)
 8001898:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b18      	ldr	r3, [pc, #96]	; (8001900 <MX_DMA_Init+0x78>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	4b14      	ldr	r3, [pc, #80]	; (8001900 <MX_DMA_Init+0x78>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a13      	ldr	r2, [pc, #76]	; (8001900 <MX_DMA_Init+0x78>)
 80018b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_DMA_Init+0x78>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	2010      	movs	r0, #16
 80018cc:	f001 fef7 	bl	80036be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80018d0:	2010      	movs	r0, #16
 80018d2:	f001 ff10 	bl	80036f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	2011      	movs	r0, #17
 80018dc:	f001 feef 	bl	80036be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80018e0:	2011      	movs	r0, #17
 80018e2:	f001 ff08 	bl	80036f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	2038      	movs	r0, #56	; 0x38
 80018ec:	f001 fee7 	bl	80036be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018f0:	2038      	movs	r0, #56	; 0x38
 80018f2:	f001 ff00 	bl	80036f6 <HAL_NVIC_EnableIRQ>

}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800

08001904 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	; 0x28
 8001908:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	613b      	str	r3, [r7, #16]
 800191e:	4b44      	ldr	r3, [pc, #272]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a43      	ldr	r2, [pc, #268]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001924:	f043 0304 	orr.w	r3, r3, #4
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b41      	ldr	r3, [pc, #260]	; (8001a30 <MX_GPIO_Init+0x12c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0304 	and.w	r3, r3, #4
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <MX_GPIO_Init+0x12c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	4a3c      	ldr	r2, [pc, #240]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001944:	6313      	str	r3, [r2, #48]	; 0x30
 8001946:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60bb      	str	r3, [r7, #8]
 8001956:	4b36      	ldr	r3, [pc, #216]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a35      	ldr	r2, [pc, #212]	; (8001a30 <MX_GPIO_Init+0x12c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b33      	ldr	r3, [pc, #204]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b2f      	ldr	r3, [pc, #188]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a2e      	ldr	r2, [pc, #184]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001978:	f043 0302 	orr.w	r3, r3, #2
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b2c      	ldr	r3, [pc, #176]	; (8001a30 <MX_GPIO_Init+0x12c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	2120      	movs	r1, #32
 800198e:	4829      	ldr	r0, [pc, #164]	; (8001a34 <MX_GPIO_Init+0x130>)
 8001990:	f002 fc6a 	bl	8004268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800199a:	4827      	ldr	r0, [pc, #156]	; (8001a38 <MX_GPIO_Init+0x134>)
 800199c:	f002 fc64 	bl	8004268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 80019a0:	2201      	movs	r2, #1
 80019a2:	2180      	movs	r1, #128	; 0x80
 80019a4:	4825      	ldr	r0, [pc, #148]	; (8001a3c <MX_GPIO_Init+0x138>)
 80019a6:	f002 fc5f 	bl	8004268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 80019aa:	2201      	movs	r2, #1
 80019ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019b0:	4820      	ldr	r0, [pc, #128]	; (8001a34 <MX_GPIO_Init+0x130>)
 80019b2:	f002 fc59 	bl	8004268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019bc:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <MX_GPIO_Init+0x13c>)
 80019be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4619      	mov	r1, r3
 80019ca:	481c      	ldr	r0, [pc, #112]	; (8001a3c <MX_GPIO_Init+0x138>)
 80019cc:	f002 fab0 	bl	8003f30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 80019d0:	f44f 7308 	mov.w	r3, #544	; 0x220
 80019d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d6:	2301      	movs	r3, #1
 80019d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019de:	2300      	movs	r3, #0
 80019e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e2:	f107 0314 	add.w	r3, r7, #20
 80019e6:	4619      	mov	r1, r3
 80019e8:	4812      	ldr	r0, [pc, #72]	; (8001a34 <MX_GPIO_Init+0x130>)
 80019ea:	f002 faa1 	bl	8003f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 80019ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	4619      	mov	r1, r3
 8001a06:	480c      	ldr	r0, [pc, #48]	; (8001a38 <MX_GPIO_Init+0x134>)
 8001a08:	f002 fa92 	bl	8003f30 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a10:	2301      	movs	r3, #1
 8001a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 8001a1c:	f107 0314 	add.w	r3, r7, #20
 8001a20:	4619      	mov	r1, r3
 8001a22:	4806      	ldr	r0, [pc, #24]	; (8001a3c <MX_GPIO_Init+0x138>)
 8001a24:	f002 fa84 	bl	8003f30 <HAL_GPIO_Init>

}
 8001a28:	bf00      	nop
 8001a2a:	3728      	adds	r7, #40	; 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020000 	.word	0x40020000
 8001a38:	40020400 	.word	0x40020400
 8001a3c:	40020800 	.word	0x40020800
 8001a40:	10210000 	.word	0x10210000

08001a44 <UARTInit>:

/* USER CODE BEGIN 4 */

void UARTInit(UARTStucrture *uart)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8001a4c:	4b10      	ldr	r3, [pc, #64]	; (8001a90 <UARTInit+0x4c>)
 8001a4e:	88db      	ldrh	r3, [r3, #6]
 8001a50:	4619      	mov	r1, r3
 8001a52:	2001      	movs	r0, #1
 8001a54:	f005 f814 	bl	8006a80 <calloc>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <UARTInit+0x4c>)
 8001a62:	889b      	ldrh	r3, [r3, #4]
 8001a64:	4619      	mov	r1, r3
 8001a66:	2001      	movs	r0, #1
 8001a68:	f005 f80a 	bl	8006a80 <calloc>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	461a      	mov	r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	81da      	strh	r2, [r3, #14]

}
 8001a86:	bf00      	nop
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200000a4 	.word	0x200000a4

08001a94 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6818      	ldr	r0, [r3, #0]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6919      	ldr	r1, [r3, #16]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	88db      	ldrh	r3, [r3, #6]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	f004 f965 	bl	8005d78 <HAL_UART_Receive_DMA>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <UARTGetRxHead>:

uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	88db      	ldrh	r3, [r3, #6]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	1ad3      	subs	r3, r2, r3
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <UARTReadChar>:

int16_t UARTReadChar(UARTStucrture *uart)
{
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b085      	sub	sp, #20
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 8001ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae8:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	8a9b      	ldrh	r3, [r3, #20]
 8001aee:	461c      	mov	r4, r3
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7ff ffe0 	bl	8001ab6 <UARTGetRxHead>
 8001af6:	4603      	mov	r3, r0
 8001af8:	429c      	cmp	r4, r3
 8001afa:	d013      	beq.n	8001b24 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691b      	ldr	r3, [r3, #16]
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	8a92      	ldrh	r2, [r2, #20]
 8001b04:	4413      	add	r3, r2
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	8a9b      	ldrh	r3, [r3, #20]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	88d2      	ldrh	r2, [r2, #6]
 8001b14:	fb93 f1f2 	sdiv	r1, r3, r2
 8001b18:	fb02 f201 	mul.w	r2, r2, r1
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8001b24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3714      	adds	r7, #20
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd90      	pop	{r4, r7, pc}

08001b30 <UARTTxDumpBuffer>:

void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b20      	cmp	r3, #32
 8001b44:	d13d      	bne.n	8001bc2 <UARTTxDumpBuffer+0x92>
 8001b46:	4b21      	ldr	r3, [pc, #132]	; (8001bcc <UARTTxDumpBuffer+0x9c>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d139      	bne.n	8001bc2 <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8001b4e:	4b1f      	ldr	r3, [pc, #124]	; (8001bcc <UARTTxDumpBuffer+0x9c>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	89da      	ldrh	r2, [r3, #14]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	899b      	ldrh	r3, [r3, #12]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d02d      	beq.n	8001bbc <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	89da      	ldrh	r2, [r3, #14]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d906      	bls.n	8001b7a <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	89da      	ldrh	r2, [r3, #14]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	e005      	b.n	8001b86 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	889a      	ldrh	r2, [r3, #4]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6818      	ldr	r0, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	8992      	ldrh	r2, [r2, #12]
 8001b94:	4413      	add	r3, r2
 8001b96:	89fa      	ldrh	r2, [r7, #14]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f004 f881 	bl	8005ca0 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	899b      	ldrh	r3, [r3, #12]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	89fb      	ldrh	r3, [r7, #14]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	8892      	ldrh	r2, [r2, #4]
 8001bac:	fb93 f1f2 	sdiv	r1, r3, r2
 8001bb0:	fb02 f201 	mul.w	r2, r2, r1
 8001bb4:	1a9b      	subs	r3, r3, r2
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <UARTTxDumpBuffer+0x9c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
	}
}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000100 	.word	0x20000100

08001bd0 <UARTTxWrite>:

void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	889b      	ldrh	r3, [r3, #4]
 8001be2:	88fa      	ldrh	r2, [r7, #6]
 8001be4:	4293      	cmp	r3, r2
 8001be6:	bf28      	it	cs
 8001be8:	4613      	movcs	r3, r2
 8001bea:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8001bec:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	889b      	ldrh	r3, [r3, #4]
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	89db      	ldrh	r3, [r3, #14]
 8001bf8:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	bfa8      	it	ge
 8001bfe:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8001c00:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	89d2      	ldrh	r2, [r2, #14]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	8aba      	ldrh	r2, [r7, #20]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f004 ff67 	bl	8006ae4 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	89db      	ldrh	r3, [r3, #14]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	8afb      	ldrh	r3, [r7, #22]
 8001c1e:	4413      	add	r3, r2
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	8892      	ldrh	r2, [r2, #4]
 8001c24:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c28:	fb02 f201 	mul.w	r2, r2, r1
 8001c2c:	1a9b      	subs	r3, r3, r2
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8001c34:	8afa      	ldrh	r2, [r7, #22]
 8001c36:	8abb      	ldrh	r3, [r7, #20]
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d00a      	beq.n	8001c52 <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6898      	ldr	r0, [r3, #8]
 8001c40:	8abb      	ldrh	r3, [r7, #20]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8001c46:	8afa      	ldrh	r2, [r7, #22]
 8001c48:	8abb      	ldrh	r3, [r7, #20]
 8001c4a:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	f004 ff49 	bl	8006ae4 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f7ff ff6c 	bl	8001b30 <UARTTxDumpBuffer>
}
 8001c58:	bf00      	nop
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <TinFGProtocol>:

void TinFGProtocol(int16_t dataIn, TinFGStructure *var)
	{
 8001c60:	b5b0      	push	{r4, r5, r7, lr}
 8001c62:	b08a      	sub	sp, #40	; 0x28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	6039      	str	r1, [r7, #0]
 8001c6a:	80fb      	strh	r3, [r7, #6]
		static float Vmin = 0;
		static float Freq = 0;
		static float GenMode = 0;
		static float Slopemode = 0;
		static float DutyCycle = 0;
		var->Function_GEN_Setting = 0;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	821a      	strh	r2, [r3, #16]

		switch (State)
 8001c72:	4bc9      	ldr	r3, [pc, #804]	; (8001f98 <TinFGProtocol+0x338>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	f200 8274 	bhi.w	8002164 <TinFGProtocol+0x504>
 8001c7c:	a201      	add	r2, pc, #4	; (adr r2, 8001c84 <TinFGProtocol+0x24>)
 8001c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c82:	bf00      	nop
 8001c84:	08001cd1 	.word	0x08001cd1
 8001c88:	08001ce3 	.word	0x08001ce3
 8001c8c:	08001cfb 	.word	0x08001cfb
 8001c90:	08001d2f 	.word	0x08001d2f
 8001c94:	08001d75 	.word	0x08001d75
 8001c98:	08001db9 	.word	0x08001db9
 8001c9c:	08001e01 	.word	0x08001e01
 8001ca0:	08001e3f 	.word	0x08001e3f
 8001ca4:	08001e85 	.word	0x08001e85
 8001ca8:	08001ec9 	.word	0x08001ec9
 8001cac:	08001f11 	.word	0x08001f11
 8001cb0:	08001f4f 	.word	0x08001f4f
 8001cb4:	08001fad 	.word	0x08001fad
 8001cb8:	08001feb 	.word	0x08001feb
 8001cbc:	0800204d 	.word	0x0800204d
 8001cc0:	08002081 	.word	0x08002081
 8001cc4:	080020c5 	.word	0x080020c5
 8001cc8:	0800210d 	.word	0x0800210d
 8001ccc:	0800214b 	.word	0x0800214b
		{
			case FG_1stHeader:
				if (dataIn == 'f')
 8001cd0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cd4:	2b66      	cmp	r3, #102	; 0x66
 8001cd6:	f040 8244 	bne.w	8002162 <TinFGProtocol+0x502>
				{State = FG_2ndHeader;}
 8001cda:	4baf      	ldr	r3, [pc, #700]	; (8001f98 <TinFGProtocol+0x338>)
 8001cdc:	2201      	movs	r2, #1
 8001cde:	701a      	strb	r2, [r3, #0]
				break;
 8001ce0:	e23f      	b.n	8002162 <TinFGProtocol+0x502>
			case FG_2ndHeader:
				if (dataIn == 'g')
 8001ce2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ce6:	2b67      	cmp	r3, #103	; 0x67
 8001ce8:	d103      	bne.n	8001cf2 <TinFGProtocol+0x92>
				{State = FG_ModeSelect;}
 8001cea:	4bab      	ldr	r3, [pc, #684]	; (8001f98 <TinFGProtocol+0x338>)
 8001cec:	2202      	movs	r2, #2
 8001cee:	701a      	strb	r2, [r3, #0]
				else
				{State = FG_1stHeader;}
				break;
 8001cf0:	e238      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001cf2:	4ba9      	ldr	r3, [pc, #676]	; (8001f98 <TinFGProtocol+0x338>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
				break;
 8001cf8:	e234      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_ModeSelect:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 3))
 8001cfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cfe:	2b2f      	cmp	r3, #47	; 0x2f
 8001d00:	dd11      	ble.n	8001d26 <TinFGProtocol+0xc6>
 8001d02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d06:	2b33      	cmp	r3, #51	; 0x33
 8001d08:	dc0d      	bgt.n	8001d26 <TinFGProtocol+0xc6>
				{
				GenMode = (dataIn-48);
 8001d0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d0e:	3b30      	subs	r3, #48	; 0x30
 8001d10:	ee07 3a90 	vmov	s15, r3
 8001d14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d18:	4ba0      	ldr	r3, [pc, #640]	; (8001f9c <TinFGProtocol+0x33c>)
 8001d1a:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmax_1;
 8001d1e:	4b9e      	ldr	r3, [pc, #632]	; (8001f98 <TinFGProtocol+0x338>)
 8001d20:	2203      	movs	r2, #3
 8001d22:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001d24:	e21e      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001d26:	4b9c      	ldr	r3, [pc, #624]	; (8001f98 <TinFGProtocol+0x338>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	701a      	strb	r2, [r3, #0]
				break;
 8001d2c:	e21a      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmax_1:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d32:	2b2f      	cmp	r3, #47	; 0x2f
 8001d34:	dd1a      	ble.n	8001d6c <TinFGProtocol+0x10c>
 8001d36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d3a:	2b39      	cmp	r3, #57	; 0x39
 8001d3c:	dc16      	bgt.n	8001d6c <TinFGProtocol+0x10c>
				{
				Vmax += (dataIn-48)*1000;
 8001d3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d42:	3b30      	subs	r3, #48	; 0x30
 8001d44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d48:	fb02 f303 	mul.w	r3, r2, r3
 8001d4c:	ee07 3a90 	vmov	s15, r3
 8001d50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d54:	4b92      	ldr	r3, [pc, #584]	; (8001fa0 <TinFGProtocol+0x340>)
 8001d56:	edd3 7a00 	vldr	s15, [r3]
 8001d5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d5e:	4b90      	ldr	r3, [pc, #576]	; (8001fa0 <TinFGProtocol+0x340>)
 8001d60:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmax_2;
 8001d64:	4b8c      	ldr	r3, [pc, #560]	; (8001f98 <TinFGProtocol+0x338>)
 8001d66:	2204      	movs	r2, #4
 8001d68:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001d6a:	e1fb      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001d6c:	4b8a      	ldr	r3, [pc, #552]	; (8001f98 <TinFGProtocol+0x338>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]
				break;
 8001d72:	e1f7      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmax_2:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001d74:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d78:	2b2f      	cmp	r3, #47	; 0x2f
 8001d7a:	dd19      	ble.n	8001db0 <TinFGProtocol+0x150>
 8001d7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d80:	2b39      	cmp	r3, #57	; 0x39
 8001d82:	dc15      	bgt.n	8001db0 <TinFGProtocol+0x150>
				{
				Vmax += (dataIn-48)*100;
 8001d84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d88:	3b30      	subs	r3, #48	; 0x30
 8001d8a:	2264      	movs	r2, #100	; 0x64
 8001d8c:	fb02 f303 	mul.w	r3, r2, r3
 8001d90:	ee07 3a90 	vmov	s15, r3
 8001d94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d98:	4b81      	ldr	r3, [pc, #516]	; (8001fa0 <TinFGProtocol+0x340>)
 8001d9a:	edd3 7a00 	vldr	s15, [r3]
 8001d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da2:	4b7f      	ldr	r3, [pc, #508]	; (8001fa0 <TinFGProtocol+0x340>)
 8001da4:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmax_3;
 8001da8:	4b7b      	ldr	r3, [pc, #492]	; (8001f98 <TinFGProtocol+0x338>)
 8001daa:	2205      	movs	r2, #5
 8001dac:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
			break;
 8001dae:	e1d9      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001db0:	4b79      	ldr	r3, [pc, #484]	; (8001f98 <TinFGProtocol+0x338>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
			break;
 8001db6:	e1d5      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmax_3:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001db8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dbc:	2b2f      	cmp	r3, #47	; 0x2f
 8001dbe:	dd1b      	ble.n	8001df8 <TinFGProtocol+0x198>
 8001dc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dc4:	2b39      	cmp	r3, #57	; 0x39
 8001dc6:	dc17      	bgt.n	8001df8 <TinFGProtocol+0x198>
				{
				Vmax += (dataIn-48)*10;
 8001dc8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dcc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4413      	add	r3, r2
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	ee07 3a90 	vmov	s15, r3
 8001ddc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001de0:	4b6f      	ldr	r3, [pc, #444]	; (8001fa0 <TinFGProtocol+0x340>)
 8001de2:	edd3 7a00 	vldr	s15, [r3]
 8001de6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dea:	4b6d      	ldr	r3, [pc, #436]	; (8001fa0 <TinFGProtocol+0x340>)
 8001dec:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmax_4;
 8001df0:	4b69      	ldr	r3, [pc, #420]	; (8001f98 <TinFGProtocol+0x338>)
 8001df2:	2206      	movs	r2, #6
 8001df4:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001df6:	e1b5      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001df8:	4b67      	ldr	r3, [pc, #412]	; (8001f98 <TinFGProtocol+0x338>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	701a      	strb	r2, [r3, #0]
				break;
 8001dfe:	e1b1      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmax_4:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001e00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e04:	2b2f      	cmp	r3, #47	; 0x2f
 8001e06:	dd16      	ble.n	8001e36 <TinFGProtocol+0x1d6>
 8001e08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e0c:	2b39      	cmp	r3, #57	; 0x39
 8001e0e:	dc12      	bgt.n	8001e36 <TinFGProtocol+0x1d6>
				{
				Vmax += (dataIn-48)*1;
 8001e10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e14:	3b30      	subs	r3, #48	; 0x30
 8001e16:	ee07 3a90 	vmov	s15, r3
 8001e1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e1e:	4b60      	ldr	r3, [pc, #384]	; (8001fa0 <TinFGProtocol+0x340>)
 8001e20:	edd3 7a00 	vldr	s15, [r3]
 8001e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e28:	4b5d      	ldr	r3, [pc, #372]	; (8001fa0 <TinFGProtocol+0x340>)
 8001e2a:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmin_1;
 8001e2e:	4b5a      	ldr	r3, [pc, #360]	; (8001f98 <TinFGProtocol+0x338>)
 8001e30:	2207      	movs	r2, #7
 8001e32:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001e34:	e196      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001e36:	4b58      	ldr	r3, [pc, #352]	; (8001f98 <TinFGProtocol+0x338>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	701a      	strb	r2, [r3, #0]
				break;
 8001e3c:	e192      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmin_1:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001e3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e42:	2b2f      	cmp	r3, #47	; 0x2f
 8001e44:	dd1a      	ble.n	8001e7c <TinFGProtocol+0x21c>
 8001e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4a:	2b39      	cmp	r3, #57	; 0x39
 8001e4c:	dc16      	bgt.n	8001e7c <TinFGProtocol+0x21c>
				{
				Vmin += (dataIn-48)*1000;
 8001e4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e52:	3b30      	subs	r3, #48	; 0x30
 8001e54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e58:	fb02 f303 	mul.w	r3, r2, r3
 8001e5c:	ee07 3a90 	vmov	s15, r3
 8001e60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e64:	4b4f      	ldr	r3, [pc, #316]	; (8001fa4 <TinFGProtocol+0x344>)
 8001e66:	edd3 7a00 	vldr	s15, [r3]
 8001e6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e6e:	4b4d      	ldr	r3, [pc, #308]	; (8001fa4 <TinFGProtocol+0x344>)
 8001e70:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmin_2;
 8001e74:	4b48      	ldr	r3, [pc, #288]	; (8001f98 <TinFGProtocol+0x338>)
 8001e76:	2208      	movs	r2, #8
 8001e78:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001e7a:	e173      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001e7c:	4b46      	ldr	r3, [pc, #280]	; (8001f98 <TinFGProtocol+0x338>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	701a      	strb	r2, [r3, #0]
				break;
 8001e82:	e16f      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmin_2:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001e84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e88:	2b2f      	cmp	r3, #47	; 0x2f
 8001e8a:	dd19      	ble.n	8001ec0 <TinFGProtocol+0x260>
 8001e8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e90:	2b39      	cmp	r3, #57	; 0x39
 8001e92:	dc15      	bgt.n	8001ec0 <TinFGProtocol+0x260>
				{
				Vmin += (dataIn-48)*100;
 8001e94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e98:	3b30      	subs	r3, #48	; 0x30
 8001e9a:	2264      	movs	r2, #100	; 0x64
 8001e9c:	fb02 f303 	mul.w	r3, r2, r3
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea8:	4b3e      	ldr	r3, [pc, #248]	; (8001fa4 <TinFGProtocol+0x344>)
 8001eaa:	edd3 7a00 	vldr	s15, [r3]
 8001eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eb2:	4b3c      	ldr	r3, [pc, #240]	; (8001fa4 <TinFGProtocol+0x344>)
 8001eb4:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmin_3;
 8001eb8:	4b37      	ldr	r3, [pc, #220]	; (8001f98 <TinFGProtocol+0x338>)
 8001eba:	2209      	movs	r2, #9
 8001ebc:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001ebe:	e151      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001ec0:	4b35      	ldr	r3, [pc, #212]	; (8001f98 <TinFGProtocol+0x338>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
				break;
 8001ec6:	e14d      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmin_3:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001ec8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ecc:	2b2f      	cmp	r3, #47	; 0x2f
 8001ece:	dd1b      	ble.n	8001f08 <TinFGProtocol+0x2a8>
 8001ed0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ed4:	2b39      	cmp	r3, #57	; 0x39
 8001ed6:	dc17      	bgt.n	8001f08 <TinFGProtocol+0x2a8>
				{
				Vmin += (dataIn-48)*10;
 8001ed8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001edc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	ee07 3a90 	vmov	s15, r3
 8001eec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ef0:	4b2c      	ldr	r3, [pc, #176]	; (8001fa4 <TinFGProtocol+0x344>)
 8001ef2:	edd3 7a00 	vldr	s15, [r3]
 8001ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efa:	4b2a      	ldr	r3, [pc, #168]	; (8001fa4 <TinFGProtocol+0x344>)
 8001efc:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Vmin_4;
 8001f00:	4b25      	ldr	r3, [pc, #148]	; (8001f98 <TinFGProtocol+0x338>)
 8001f02:	220a      	movs	r2, #10
 8001f04:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001f06:	e12d      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001f08:	4b23      	ldr	r3, [pc, #140]	; (8001f98 <TinFGProtocol+0x338>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	701a      	strb	r2, [r3, #0]
				break;
 8001f0e:	e129      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Vmin_4:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001f10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f14:	2b2f      	cmp	r3, #47	; 0x2f
 8001f16:	dd16      	ble.n	8001f46 <TinFGProtocol+0x2e6>
 8001f18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f1c:	2b39      	cmp	r3, #57	; 0x39
 8001f1e:	dc12      	bgt.n	8001f46 <TinFGProtocol+0x2e6>
				{
				Vmin += (dataIn-48)*1;
 8001f20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f24:	3b30      	subs	r3, #48	; 0x30
 8001f26:	ee07 3a90 	vmov	s15, r3
 8001f2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <TinFGProtocol+0x344>)
 8001f30:	edd3 7a00 	vldr	s15, [r3]
 8001f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f38:	4b1a      	ldr	r3, [pc, #104]	; (8001fa4 <TinFGProtocol+0x344>)
 8001f3a:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Freq_1;
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <TinFGProtocol+0x338>)
 8001f40:	220b      	movs	r2, #11
 8001f42:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001f44:	e10e      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001f46:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <TinFGProtocol+0x338>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
				break;
 8001f4c:	e10a      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Freq_1:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f52:	2b2f      	cmp	r3, #47	; 0x2f
 8001f54:	dd1b      	ble.n	8001f8e <TinFGProtocol+0x32e>
 8001f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f5a:	2b39      	cmp	r3, #57	; 0x39
 8001f5c:	dc17      	bgt.n	8001f8e <TinFGProtocol+0x32e>
				{
				Freq += (dataIn-48)*10;
 8001f5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f62:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001f66:	4613      	mov	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	4413      	add	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <TinFGProtocol+0x348>)
 8001f78:	edd3 7a00 	vldr	s15, [r3]
 8001f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <TinFGProtocol+0x348>)
 8001f82:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Freq_2;
 8001f86:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <TinFGProtocol+0x338>)
 8001f88:	220c      	movs	r2, #12
 8001f8a:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001f8c:	e0ea      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001f8e:	4b02      	ldr	r3, [pc, #8]	; (8001f98 <TinFGProtocol+0x338>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
				break;
 8001f94:	e0e6      	b.n	8002164 <TinFGProtocol+0x504>
 8001f96:	bf00      	nop
 8001f98:	200000e8 	.word	0x200000e8
 8001f9c:	20000104 	.word	0x20000104
 8001fa0:	20000108 	.word	0x20000108
 8001fa4:	2000010c 	.word	0x2000010c
 8001fa8:	20000110 	.word	0x20000110
			case FG_Freq_2:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001fac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fb0:	2b2f      	cmp	r3, #47	; 0x2f
 8001fb2:	dd16      	ble.n	8001fe2 <TinFGProtocol+0x382>
 8001fb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fb8:	2b39      	cmp	r3, #57	; 0x39
 8001fba:	dc12      	bgt.n	8001fe2 <TinFGProtocol+0x382>
				{
				Freq += (dataIn-48)*1;
 8001fbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fc0:	3b30      	subs	r3, #48	; 0x30
 8001fc2:	ee07 3a90 	vmov	s15, r3
 8001fc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fca:	4bbb      	ldr	r3, [pc, #748]	; (80022b8 <TinFGProtocol+0x658>)
 8001fcc:	edd3 7a00 	vldr	s15, [r3]
 8001fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd4:	4bb8      	ldr	r3, [pc, #736]	; (80022b8 <TinFGProtocol+0x658>)
 8001fd6:	edc3 7a00 	vstr	s15, [r3]
				State = FG_Freq_3;
 8001fda:	4bb8      	ldr	r3, [pc, #736]	; (80022bc <TinFGProtocol+0x65c>)
 8001fdc:	220d      	movs	r2, #13
 8001fde:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8001fe0:	e0c0      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8001fe2:	4bb6      	ldr	r3, [pc, #728]	; (80022bc <TinFGProtocol+0x65c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
				break;
 8001fe8:	e0bc      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_Freq_3:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 8001fea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fee:	2b2f      	cmp	r3, #47	; 0x2f
 8001ff0:	dd28      	ble.n	8002044 <TinFGProtocol+0x3e4>
 8001ff2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ff6:	2b39      	cmp	r3, #57	; 0x39
 8001ff8:	dc24      	bgt.n	8002044 <TinFGProtocol+0x3e4>
				{
				Freq += (dataIn-48)*0.1;
 8001ffa:	4baf      	ldr	r3, [pc, #700]	; (80022b8 <TinFGProtocol+0x658>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7fe faaa 	bl	8000558 <__aeabi_f2d>
 8002004:	4604      	mov	r4, r0
 8002006:	460d      	mov	r5, r1
 8002008:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800200c:	3b30      	subs	r3, #48	; 0x30
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fa90 	bl	8000534 <__aeabi_i2d>
 8002014:	a3a6      	add	r3, pc, #664	; (adr r3, 80022b0 <TinFGProtocol+0x650>)
 8002016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201a:	f7fe faf5 	bl	8000608 <__aeabi_dmul>
 800201e:	4602      	mov	r2, r0
 8002020:	460b      	mov	r3, r1
 8002022:	4620      	mov	r0, r4
 8002024:	4629      	mov	r1, r5
 8002026:	f7fe f939 	bl	800029c <__adddf3>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	4610      	mov	r0, r2
 8002030:	4619      	mov	r1, r3
 8002032:	f7fe fdcb 	bl	8000bcc <__aeabi_d2f>
 8002036:	4603      	mov	r3, r0
 8002038:	4a9f      	ldr	r2, [pc, #636]	; (80022b8 <TinFGProtocol+0x658>)
 800203a:	6013      	str	r3, [r2, #0]
				State = FG_SlopeSet;
 800203c:	4b9f      	ldr	r3, [pc, #636]	; (80022bc <TinFGProtocol+0x65c>)
 800203e:	220e      	movs	r2, #14
 8002040:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8002042:	e08f      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8002044:	4b9d      	ldr	r3, [pc, #628]	; (80022bc <TinFGProtocol+0x65c>)
 8002046:	2200      	movs	r2, #0
 8002048:	701a      	strb	r2, [r3, #0]
				break;
 800204a:	e08b      	b.n	8002164 <TinFGProtocol+0x504>

			case FG_SlopeSet:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 1))
 800204c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002050:	2b2f      	cmp	r3, #47	; 0x2f
 8002052:	dd11      	ble.n	8002078 <TinFGProtocol+0x418>
 8002054:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002058:	2b31      	cmp	r3, #49	; 0x31
 800205a:	dc0d      	bgt.n	8002078 <TinFGProtocol+0x418>
				{
				Slopemode = (dataIn-48);
 800205c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002060:	3b30      	subs	r3, #48	; 0x30
 8002062:	ee07 3a90 	vmov	s15, r3
 8002066:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800206a:	4b95      	ldr	r3, [pc, #596]	; (80022c0 <TinFGProtocol+0x660>)
 800206c:	edc3 7a00 	vstr	s15, [r3]
				State = FG_DutyCycleSet1;
 8002070:	4b92      	ldr	r3, [pc, #584]	; (80022bc <TinFGProtocol+0x65c>)
 8002072:	220f      	movs	r2, #15
 8002074:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8002076:	e075      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8002078:	4b90      	ldr	r3, [pc, #576]	; (80022bc <TinFGProtocol+0x65c>)
 800207a:	2200      	movs	r2, #0
 800207c:	701a      	strb	r2, [r3, #0]
				break;
 800207e:	e071      	b.n	8002164 <TinFGProtocol+0x504>

			case FG_DutyCycleSet1:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 1))
 8002080:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002084:	2b2f      	cmp	r3, #47	; 0x2f
 8002086:	dd19      	ble.n	80020bc <TinFGProtocol+0x45c>
 8002088:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800208c:	2b31      	cmp	r3, #49	; 0x31
 800208e:	dc15      	bgt.n	80020bc <TinFGProtocol+0x45c>
				{
				DutyCycle += (dataIn-48)*100;
 8002090:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002094:	3b30      	subs	r3, #48	; 0x30
 8002096:	2264      	movs	r2, #100	; 0x64
 8002098:	fb02 f303 	mul.w	r3, r2, r3
 800209c:	ee07 3a90 	vmov	s15, r3
 80020a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020a4:	4b87      	ldr	r3, [pc, #540]	; (80022c4 <TinFGProtocol+0x664>)
 80020a6:	edd3 7a00 	vldr	s15, [r3]
 80020aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020ae:	4b85      	ldr	r3, [pc, #532]	; (80022c4 <TinFGProtocol+0x664>)
 80020b0:	edc3 7a00 	vstr	s15, [r3]
				State = FG_DutyCycleSet2;
 80020b4:	4b81      	ldr	r3, [pc, #516]	; (80022bc <TinFGProtocol+0x65c>)
 80020b6:	2210      	movs	r2, #16
 80020b8:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 80020ba:	e053      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 80020bc:	4b7f      	ldr	r3, [pc, #508]	; (80022bc <TinFGProtocol+0x65c>)
 80020be:	2200      	movs	r2, #0
 80020c0:	701a      	strb	r2, [r3, #0]
				break;
 80020c2:	e04f      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_DutyCycleSet2:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 80020c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020c8:	2b2f      	cmp	r3, #47	; 0x2f
 80020ca:	dd1b      	ble.n	8002104 <TinFGProtocol+0x4a4>
 80020cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020d0:	2b39      	cmp	r3, #57	; 0x39
 80020d2:	dc17      	bgt.n	8002104 <TinFGProtocol+0x4a4>
				{
				DutyCycle += (dataIn-48)*10;
 80020d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	ee07 3a90 	vmov	s15, r3
 80020e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020ec:	4b75      	ldr	r3, [pc, #468]	; (80022c4 <TinFGProtocol+0x664>)
 80020ee:	edd3 7a00 	vldr	s15, [r3]
 80020f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020f6:	4b73      	ldr	r3, [pc, #460]	; (80022c4 <TinFGProtocol+0x664>)
 80020f8:	edc3 7a00 	vstr	s15, [r3]
				State = FG_DutyCycleSet3;
 80020fc:	4b6f      	ldr	r3, [pc, #444]	; (80022bc <TinFGProtocol+0x65c>)
 80020fe:	2211      	movs	r2, #17
 8002100:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8002102:	e02f      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8002104:	4b6d      	ldr	r3, [pc, #436]	; (80022bc <TinFGProtocol+0x65c>)
 8002106:	2200      	movs	r2, #0
 8002108:	701a      	strb	r2, [r3, #0]
				break;
 800210a:	e02b      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_DutyCycleSet3:
				if ((dataIn-48 >= 0) &&  (dataIn-48 <= 9))
 800210c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002110:	2b2f      	cmp	r3, #47	; 0x2f
 8002112:	dd16      	ble.n	8002142 <TinFGProtocol+0x4e2>
 8002114:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002118:	2b39      	cmp	r3, #57	; 0x39
 800211a:	dc12      	bgt.n	8002142 <TinFGProtocol+0x4e2>
				{
				DutyCycle += (dataIn-48)*1;
 800211c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002120:	3b30      	subs	r3, #48	; 0x30
 8002122:	ee07 3a90 	vmov	s15, r3
 8002126:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800212a:	4b66      	ldr	r3, [pc, #408]	; (80022c4 <TinFGProtocol+0x664>)
 800212c:	edd3 7a00 	vldr	s15, [r3]
 8002130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002134:	4b63      	ldr	r3, [pc, #396]	; (80022c4 <TinFGProtocol+0x664>)
 8002136:	edc3 7a00 	vstr	s15, [r3]
				State = FG_END;
 800213a:	4b60      	ldr	r3, [pc, #384]	; (80022bc <TinFGProtocol+0x65c>)
 800213c:	2212      	movs	r2, #18
 800213e:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8002140:	e010      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 8002142:	4b5e      	ldr	r3, [pc, #376]	; (80022bc <TinFGProtocol+0x65c>)
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
				break;
 8002148:	e00c      	b.n	8002164 <TinFGProtocol+0x504>
			case FG_END:
				if (dataIn == 'e')
 800214a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800214e:	2b65      	cmp	r3, #101	; 0x65
 8002150:	d103      	bne.n	800215a <TinFGProtocol+0x4fa>
				{
				State = FG_Execute;
 8002152:	4b5a      	ldr	r3, [pc, #360]	; (80022bc <TinFGProtocol+0x65c>)
 8002154:	2213      	movs	r2, #19
 8002156:	701a      	strb	r2, [r3, #0]
				}
				else
				{State = FG_1stHeader;}
				break;
 8002158:	e004      	b.n	8002164 <TinFGProtocol+0x504>
				{State = FG_1stHeader;}
 800215a:	4b58      	ldr	r3, [pc, #352]	; (80022bc <TinFGProtocol+0x65c>)
 800215c:	2200      	movs	r2, #0
 800215e:	701a      	strb	r2, [r3, #0]
				break;
 8002160:	e000      	b.n	8002164 <TinFGProtocol+0x504>
				break;
 8002162:	bf00      	nop
		}

		if (State == FG_Execute)
 8002164:	4b55      	ldr	r3, [pc, #340]	; (80022bc <TinFGProtocol+0x65c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	2b13      	cmp	r3, #19
 800216a:	f040 809d 	bne.w	80022a8 <TinFGProtocol+0x648>
		{
			State = FG_1stHeader;
 800216e:	4b53      	ldr	r3, [pc, #332]	; (80022bc <TinFGProtocol+0x65c>)
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
			///Setting
			var->Function_GEN_Mode = GenMode;
 8002174:	4b54      	ldr	r3, [pc, #336]	; (80022c8 <TinFGProtocol+0x668>)
 8002176:	edd3 7a00 	vldr	s15, [r3]
 800217a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800217e:	ee17 3a90 	vmov	r3, s15
 8002182:	b29a      	uxth	r2, r3
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	801a      	strh	r2, [r3, #0]
			var->Function_GEN_Vpmax = (Vmax*4096)/3300.0;
 8002188:	4b50      	ldr	r3, [pc, #320]	; (80022cc <TinFGProtocol+0x66c>)
 800218a:	edd3 7a00 	vldr	s15, [r3]
 800218e:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80022d0 <TinFGProtocol+0x670>
 8002192:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002196:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80022d4 <TinFGProtocol+0x674>
 800219a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	edc3 7a01 	vstr	s15, [r3, #4]
			var->Function_GEN_Vpmin = (Vmin*4096)/3300.0;
 80021a4:	4b4c      	ldr	r3, [pc, #304]	; (80022d8 <TinFGProtocol+0x678>)
 80021a6:	edd3 7a00 	vldr	s15, [r3]
 80021aa:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80022d0 <TinFGProtocol+0x670>
 80021ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021b2:	eddf 6a48 	vldr	s13, [pc, #288]	; 80022d4 <TinFGProtocol+0x674>
 80021b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	edc3 7a02 	vstr	s15, [r3, #8]
			var->Function_GEN_Period_ms = 1000000/Freq;
 80021c0:	4b3d      	ldr	r3, [pc, #244]	; (80022b8 <TinFGProtocol+0x658>)
 80021c2:	ed93 7a00 	vldr	s14, [r3]
 80021c6:	eddf 6a45 	vldr	s13, [pc, #276]	; 80022dc <TinFGProtocol+0x67c>
 80021ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	edc3 7a03 	vstr	s15, [r3, #12]

			var->Function_GEN_SlopeType = Slopemode;
 80021d4:	4b3a      	ldr	r3, [pc, #232]	; (80022c0 <TinFGProtocol+0x660>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	629a      	str	r2, [r3, #40]	; 0x28
			var->Function_GEN_Dutycycle = DutyCycle;
 80021dc:	4b39      	ldr	r3, [pc, #228]	; (80022c4 <TinFGProtocol+0x664>)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	625a      	str	r2, [r3, #36]	; 0x24

			var->Function_GEN_Vdpp = (var->Function_GEN_Vpmax) - (var->Function_GEN_Vpmin);
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	ed93 7a01 	vldr	s14, [r3, #4]
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80021f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	edc3 7a05 	vstr	s15, [r3, #20]
			var->Function_GEN_Slope = (var->Function_GEN_Vdpp)/(var->Function_GEN_Period_ms);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	edd3 6a05 	vldr	s13, [r3, #20]
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	ed93 7a03 	vldr	s14, [r3, #12]
 8002206:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	edc3 7a06 	vstr	s15, [r3, #24]
			var->Function_GEN_Offset = ((var->Function_GEN_Vpmax) + (var->Function_GEN_Vpmin))/2.0;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	ed93 7a01 	vldr	s14, [r3, #4]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	edd3 7a02 	vldr	s15, [r3, #8]
 800221c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002220:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002224:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	edc3 7a07 	vstr	s15, [r3, #28]
			var->Function_GEN_Amplitude = ((var->Function_GEN_Vpmax) - (var->Function_GEN_Vpmin))/2.0;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	ed93 7a01 	vldr	s14, [r3, #4]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	edd3 7a02 	vldr	s15, [r3, #8]
 800223a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800223e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002242:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	edc3 7a08 	vstr	s15, [r3, #32]

			var->Function_GEN_Setting = 1;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	2201      	movs	r2, #1
 8002250:	821a      	strh	r2, [r3, #16]


			char temp[32];
			sprintf(temp, "FFFFFFFFFF\r\n");
 8002252:	f107 0308 	add.w	r3, r7, #8
 8002256:	4922      	ldr	r1, [pc, #136]	; (80022e0 <TinFGProtocol+0x680>)
 8002258:	4618      	mov	r0, r3
 800225a:	f004 fcd3 	bl	8006c04 <siprintf>
			UARTTxWrite(&UART2, (uint8_t*) temp, strlen(temp));
 800225e:	f107 0308 	add.w	r3, r7, #8
 8002262:	4618      	mov	r0, r3
 8002264:	f7fd ffbc 	bl	80001e0 <strlen>
 8002268:	4603      	mov	r3, r0
 800226a:	b29a      	uxth	r2, r3
 800226c:	f107 0308 	add.w	r3, r7, #8
 8002270:	4619      	mov	r1, r3
 8002272:	481c      	ldr	r0, [pc, #112]	; (80022e4 <TinFGProtocol+0x684>)
 8002274:	f7ff fcac 	bl	8001bd0 <UARTTxWrite>

			///Reset Var
			GenMode = 0;
 8002278:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <TinFGProtocol+0x668>)
 800227a:	f04f 0200 	mov.w	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
			Vmax = 0;
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <TinFGProtocol+0x66c>)
 8002282:	f04f 0200 	mov.w	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
			Vmin = 0;
 8002288:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <TinFGProtocol+0x678>)
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
			DutyCycle = 0;
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <TinFGProtocol+0x664>)
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
			Slopemode = 0;
 8002298:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <TinFGProtocol+0x660>)
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
			Freq = 0;
 80022a0:	4b05      	ldr	r3, [pc, #20]	; (80022b8 <TinFGProtocol+0x658>)
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
		}

	}
 80022a8:	bf00      	nop
 80022aa:	3728      	adds	r7, #40	; 0x28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bdb0      	pop	{r4, r5, r7, pc}
 80022b0:	9999999a 	.word	0x9999999a
 80022b4:	3fb99999 	.word	0x3fb99999
 80022b8:	20000110 	.word	0x20000110
 80022bc:	200000e8 	.word	0x200000e8
 80022c0:	20000114 	.word	0x20000114
 80022c4:	20000118 	.word	0x20000118
 80022c8:	20000104 	.word	0x20000104
 80022cc:	20000108 	.word	0x20000108
 80022d0:	45800000 	.word	0x45800000
 80022d4:	454e4000 	.word	0x454e4000
 80022d8:	2000010c 	.word	0x2000010c
 80022dc:	49742400 	.word	0x49742400
 80022e0:	08008408 	.word	0x08008408
 80022e4:	200000a4 	.word	0x200000a4

080022e8 <MCP4922SetOutput>:



void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	460a      	mov	r2, r1
 80022f2:	71fb      	strb	r3, [r7, #7]
 80022f4:	4613      	mov	r3, r2
 80022f6:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 80022f8:	88bb      	ldrh	r3, [r7, #4]
 80022fa:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	031b      	lsls	r3, r3, #12
 8002302:	b29b      	uxth	r3, r3
 8002304:	4313      	orrs	r3, r2
 8002306:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 8002308:	2200      	movs	r2, #0
 800230a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800230e:	4807      	ldr	r0, [pc, #28]	; (800232c <MCP4922SetOutput+0x44>)
 8002310:	f001 ffaa 	bl	8004268 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 8002314:	f107 030c 	add.w	r3, r7, #12
 8002318:	2201      	movs	r2, #1
 800231a:	4619      	mov	r1, r3
 800231c:	4804      	ldr	r0, [pc, #16]	; (8002330 <MCP4922SetOutput+0x48>)
 800231e:	f002 fcbb 	bl	8004c98 <HAL_SPI_Transmit_IT>
}
 8002322:	bf00      	nop
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40020400 	.word	0x40020400
 8002330:	200001d0 	.word	0x200001d0

08002334 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a06      	ldr	r2, [pc, #24]	; (8002358 <HAL_SPI_TxCpltCallback+0x24>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d105      	bne.n	8002350 <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8002344:	2201      	movs	r2, #1
 8002346:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800234a:	4804      	ldr	r0, [pc, #16]	; (800235c <HAL_SPI_TxCpltCallback+0x28>)
 800234c:	f001 ff8c 	bl	8004268 <HAL_GPIO_WritePin>
	}
}
 8002350:	bf00      	nop
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	200001d0 	.word	0x200001d0
 800235c:	40020400 	.word	0x40020400

08002360 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002360:	b4b0      	push	{r4, r5, r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a0a      	ldr	r2, [pc, #40]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d10c      	bne.n	800238a <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 8002370:	4b09      	ldr	r3, [pc, #36]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002376:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800237a:	f04f 0100 	mov.w	r1, #0
 800237e:	1814      	adds	r4, r2, r0
 8002380:	eb43 0501 	adc.w	r5, r3, r1
 8002384:	4b04      	ldr	r3, [pc, #16]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002386:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bcb0      	pop	{r4, r5, r7}
 8002392:	4770      	bx	lr
 8002394:	200002d0 	.word	0x200002d0
 8002398:	20000098 	.word	0x20000098

0800239c <micros>:

inline uint64_t micros()
{
 800239c:	b4b0      	push	{r4, r5, r7}
 800239e:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 80023a0:	4b09      	ldr	r3, [pc, #36]	; (80023c8 <micros+0x2c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	4618      	mov	r0, r3
 80023a8:	f04f 0100 	mov.w	r1, #0
 80023ac:	4b07      	ldr	r3, [pc, #28]	; (80023cc <micros+0x30>)
 80023ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b2:	1884      	adds	r4, r0, r2
 80023b4:	eb41 0503 	adc.w	r5, r1, r3
 80023b8:	4622      	mov	r2, r4
 80023ba:	462b      	mov	r3, r5
}
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bcb0      	pop	{r4, r5, r7}
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	200002d0 	.word	0x200002d0
 80023cc:	20000098 	.word	0x20000098

080023d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023d4:	b672      	cpsid	i
}
 80023d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80023d8:	e7fe      	b.n	80023d8 <Error_Handler+0x8>
	...

080023dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <HAL_MspInit+0x4c>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	4a0f      	ldr	r2, [pc, #60]	; (8002428 <HAL_MspInit+0x4c>)
 80023ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023f0:	6453      	str	r3, [r2, #68]	; 0x44
 80023f2:	4b0d      	ldr	r3, [pc, #52]	; (8002428 <HAL_MspInit+0x4c>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023fa:	607b      	str	r3, [r7, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	603b      	str	r3, [r7, #0]
 8002402:	4b09      	ldr	r3, [pc, #36]	; (8002428 <HAL_MspInit+0x4c>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	4a08      	ldr	r2, [pc, #32]	; (8002428 <HAL_MspInit+0x4c>)
 8002408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800240c:	6413      	str	r3, [r2, #64]	; 0x40
 800240e:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_MspInit+0x4c>)
 8002410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002416:	603b      	str	r3, [r7, #0]
 8002418:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800241a:	2007      	movs	r0, #7
 800241c:	f001 f944 	bl	80036a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	40023800 	.word	0x40023800

0800242c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b08a      	sub	sp, #40	; 0x28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a33      	ldr	r2, [pc, #204]	; (8002518 <HAL_ADC_MspInit+0xec>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d15f      	bne.n	800250e <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	4b32      	ldr	r3, [pc, #200]	; (800251c <HAL_ADC_MspInit+0xf0>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	4a31      	ldr	r2, [pc, #196]	; (800251c <HAL_ADC_MspInit+0xf0>)
 8002458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245c:	6453      	str	r3, [r2, #68]	; 0x44
 800245e:	4b2f      	ldr	r3, [pc, #188]	; (800251c <HAL_ADC_MspInit+0xf0>)
 8002460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	4b2b      	ldr	r3, [pc, #172]	; (800251c <HAL_ADC_MspInit+0xf0>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a2a      	ldr	r2, [pc, #168]	; (800251c <HAL_ADC_MspInit+0xf0>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b28      	ldr	r3, [pc, #160]	; (800251c <HAL_ADC_MspInit+0xf0>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002486:	2301      	movs	r3, #1
 8002488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800248a:	2303      	movs	r3, #3
 800248c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	2300      	movs	r3, #0
 8002490:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002492:	f107 0314 	add.w	r3, r7, #20
 8002496:	4619      	mov	r1, r3
 8002498:	4821      	ldr	r0, [pc, #132]	; (8002520 <HAL_ADC_MspInit+0xf4>)
 800249a:	f001 fd49 	bl	8003f30 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800249e:	4b21      	ldr	r3, [pc, #132]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024a0:	4a21      	ldr	r2, [pc, #132]	; (8002528 <HAL_ADC_MspInit+0xfc>)
 80024a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80024a4:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024aa:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b0:	4b1c      	ldr	r3, [pc, #112]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024bc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024be:	4b19      	ldr	r3, [pc, #100]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024c4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024c6:	4b17      	ldr	r3, [pc, #92]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024cc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80024ce:	4b15      	ldr	r3, [pc, #84]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024d4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80024d6:	4b13      	ldr	r3, [pc, #76]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024d8:	2200      	movs	r2, #0
 80024da:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024dc:	4b11      	ldr	r3, [pc, #68]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024de:	2200      	movs	r2, #0
 80024e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80024e2:	4810      	ldr	r0, [pc, #64]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024e4:	f001 f922 	bl	800372c <HAL_DMA_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80024ee:	f7ff ff6f 	bl	80023d0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a0b      	ldr	r2, [pc, #44]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024f6:	639a      	str	r2, [r3, #56]	; 0x38
 80024f8:	4a0a      	ldr	r2, [pc, #40]	; (8002524 <HAL_ADC_MspInit+0xf8>)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80024fe:	2200      	movs	r2, #0
 8002500:	2100      	movs	r1, #0
 8002502:	2012      	movs	r0, #18
 8002504:	f001 f8db 	bl	80036be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002508:	2012      	movs	r0, #18
 800250a:	f001 f8f4 	bl	80036f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800250e:	bf00      	nop
 8002510:	3728      	adds	r7, #40	; 0x28
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40012000 	.word	0x40012000
 800251c:	40023800 	.word	0x40023800
 8002520:	40020000 	.word	0x40020000
 8002524:	20000318 	.word	0x20000318
 8002528:	40026410 	.word	0x40026410

0800252c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08a      	sub	sp, #40	; 0x28
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002534:	f107 0314 	add.w	r3, r7, #20
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	605a      	str	r2, [r3, #4]
 800253e:	609a      	str	r2, [r3, #8]
 8002540:	60da      	str	r2, [r3, #12]
 8002542:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a1d      	ldr	r2, [pc, #116]	; (80025c0 <HAL_SPI_MspInit+0x94>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d133      	bne.n	80025b6 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	4b1c      	ldr	r3, [pc, #112]	; (80025c4 <HAL_SPI_MspInit+0x98>)
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	4a1b      	ldr	r2, [pc, #108]	; (80025c4 <HAL_SPI_MspInit+0x98>)
 8002558:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800255c:	6413      	str	r3, [r2, #64]	; 0x40
 800255e:	4b19      	ldr	r3, [pc, #100]	; (80025c4 <HAL_SPI_MspInit+0x98>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <HAL_SPI_MspInit+0x98>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a14      	ldr	r2, [pc, #80]	; (80025c4 <HAL_SPI_MspInit+0x98>)
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <HAL_SPI_MspInit+0x98>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002586:	2338      	movs	r3, #56	; 0x38
 8002588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258a:	2302      	movs	r3, #2
 800258c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002592:	2303      	movs	r3, #3
 8002594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002596:	2306      	movs	r3, #6
 8002598:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259a:	f107 0314 	add.w	r3, r7, #20
 800259e:	4619      	mov	r1, r3
 80025a0:	4809      	ldr	r0, [pc, #36]	; (80025c8 <HAL_SPI_MspInit+0x9c>)
 80025a2:	f001 fcc5 	bl	8003f30 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80025a6:	2200      	movs	r2, #0
 80025a8:	2100      	movs	r1, #0
 80025aa:	2033      	movs	r0, #51	; 0x33
 80025ac:	f001 f887 	bl	80036be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80025b0:	2033      	movs	r0, #51	; 0x33
 80025b2:	f001 f8a0 	bl	80036f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80025b6:	bf00      	nop
 80025b8:	3728      	adds	r7, #40	; 0x28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40003c00 	.word	0x40003c00
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40020400 	.word	0x40020400

080025cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a18      	ldr	r2, [pc, #96]	; (800263c <HAL_TIM_Base_MspInit+0x70>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d10e      	bne.n	80025fc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	4b17      	ldr	r3, [pc, #92]	; (8002640 <HAL_TIM_Base_MspInit+0x74>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	4a16      	ldr	r2, [pc, #88]	; (8002640 <HAL_TIM_Base_MspInit+0x74>)
 80025e8:	f043 0302 	orr.w	r3, r3, #2
 80025ec:	6413      	str	r3, [r2, #64]	; 0x40
 80025ee:	4b14      	ldr	r3, [pc, #80]	; (8002640 <HAL_TIM_Base_MspInit+0x74>)
 80025f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	60fb      	str	r3, [r7, #12]
 80025f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80025fa:	e01a      	b.n	8002632 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a10      	ldr	r2, [pc, #64]	; (8002644 <HAL_TIM_Base_MspInit+0x78>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d115      	bne.n	8002632 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <HAL_TIM_Base_MspInit+0x74>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260e:	4a0c      	ldr	r2, [pc, #48]	; (8002640 <HAL_TIM_Base_MspInit+0x74>)
 8002610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002614:	6453      	str	r3, [r2, #68]	; 0x44
 8002616:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <HAL_TIM_Base_MspInit+0x74>)
 8002618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800261e:	60bb      	str	r3, [r7, #8]
 8002620:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002622:	2200      	movs	r2, #0
 8002624:	2100      	movs	r1, #0
 8002626:	201a      	movs	r0, #26
 8002628:	f001 f849 	bl	80036be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800262c:	201a      	movs	r0, #26
 800262e:	f001 f862 	bl	80036f6 <HAL_NVIC_EnableIRQ>
}
 8002632:	bf00      	nop
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40000400 	.word	0x40000400
 8002640:	40023800 	.word	0x40023800
 8002644:	40014800 	.word	0x40014800

08002648 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b08a      	sub	sp, #40	; 0x28
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002650:	f107 0314 	add.w	r3, r7, #20
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	605a      	str	r2, [r3, #4]
 800265a:	609a      	str	r2, [r3, #8]
 800265c:	60da      	str	r2, [r3, #12]
 800265e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a4c      	ldr	r2, [pc, #304]	; (8002798 <HAL_UART_MspInit+0x150>)
 8002666:	4293      	cmp	r3, r2
 8002668:	f040 8091 	bne.w	800278e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800266c:	2300      	movs	r3, #0
 800266e:	613b      	str	r3, [r7, #16]
 8002670:	4b4a      	ldr	r3, [pc, #296]	; (800279c <HAL_UART_MspInit+0x154>)
 8002672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002674:	4a49      	ldr	r2, [pc, #292]	; (800279c <HAL_UART_MspInit+0x154>)
 8002676:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800267a:	6413      	str	r3, [r2, #64]	; 0x40
 800267c:	4b47      	ldr	r3, [pc, #284]	; (800279c <HAL_UART_MspInit+0x154>)
 800267e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002688:	2300      	movs	r3, #0
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	4b43      	ldr	r3, [pc, #268]	; (800279c <HAL_UART_MspInit+0x154>)
 800268e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002690:	4a42      	ldr	r2, [pc, #264]	; (800279c <HAL_UART_MspInit+0x154>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6313      	str	r3, [r2, #48]	; 0x30
 8002698:	4b40      	ldr	r3, [pc, #256]	; (800279c <HAL_UART_MspInit+0x154>)
 800269a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80026a4:	230c      	movs	r3, #12
 80026a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a8:	2302      	movs	r3, #2
 80026aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b0:	2303      	movs	r3, #3
 80026b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026b4:	2307      	movs	r3, #7
 80026b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	4619      	mov	r1, r3
 80026be:	4838      	ldr	r0, [pc, #224]	; (80027a0 <HAL_UART_MspInit+0x158>)
 80026c0:	f001 fc36 	bl	8003f30 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80026c4:	4b37      	ldr	r3, [pc, #220]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026c6:	4a38      	ldr	r2, [pc, #224]	; (80027a8 <HAL_UART_MspInit+0x160>)
 80026c8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80026ca:	4b36      	ldr	r3, [pc, #216]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026d0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026d2:	4b34      	ldr	r3, [pc, #208]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026d4:	2240      	movs	r2, #64	; 0x40
 80026d6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026d8:	4b32      	ldr	r3, [pc, #200]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026da:	2200      	movs	r2, #0
 80026dc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026de:	4b31      	ldr	r3, [pc, #196]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026e4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026e6:	4b2f      	ldr	r3, [pc, #188]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026ec:	4b2d      	ldr	r3, [pc, #180]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80026f2:	4b2c      	ldr	r3, [pc, #176]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026f8:	4b2a      	ldr	r3, [pc, #168]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026fe:	4b29      	ldr	r3, [pc, #164]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 8002700:	2200      	movs	r2, #0
 8002702:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002704:	4827      	ldr	r0, [pc, #156]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 8002706:	f001 f811 	bl	800372c <HAL_DMA_Init>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002710:	f7ff fe5e 	bl	80023d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a23      	ldr	r2, [pc, #140]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 8002718:	635a      	str	r2, [r3, #52]	; 0x34
 800271a:	4a22      	ldr	r2, [pc, #136]	; (80027a4 <HAL_UART_MspInit+0x15c>)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002720:	4b22      	ldr	r3, [pc, #136]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002722:	4a23      	ldr	r2, [pc, #140]	; (80027b0 <HAL_UART_MspInit+0x168>)
 8002724:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002726:	4b21      	ldr	r3, [pc, #132]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002728:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800272c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800272e:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002730:	2200      	movs	r2, #0
 8002732:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002734:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002736:	2200      	movs	r2, #0
 8002738:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800273a:	4b1c      	ldr	r3, [pc, #112]	; (80027ac <HAL_UART_MspInit+0x164>)
 800273c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002740:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002742:	4b1a      	ldr	r3, [pc, #104]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002744:	2200      	movs	r2, #0
 8002746:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002748:	4b18      	ldr	r3, [pc, #96]	; (80027ac <HAL_UART_MspInit+0x164>)
 800274a:	2200      	movs	r2, #0
 800274c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800274e:	4b17      	ldr	r3, [pc, #92]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002754:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002756:	4b15      	ldr	r3, [pc, #84]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002758:	2200      	movs	r2, #0
 800275a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800275c:	4b13      	ldr	r3, [pc, #76]	; (80027ac <HAL_UART_MspInit+0x164>)
 800275e:	2200      	movs	r2, #0
 8002760:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002762:	4812      	ldr	r0, [pc, #72]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002764:	f000 ffe2 	bl	800372c <HAL_DMA_Init>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800276e:	f7ff fe2f 	bl	80023d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a0d      	ldr	r2, [pc, #52]	; (80027ac <HAL_UART_MspInit+0x164>)
 8002776:	639a      	str	r2, [r3, #56]	; 0x38
 8002778:	4a0c      	ldr	r2, [pc, #48]	; (80027ac <HAL_UART_MspInit+0x164>)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800277e:	2200      	movs	r2, #0
 8002780:	2100      	movs	r1, #0
 8002782:	2026      	movs	r0, #38	; 0x26
 8002784:	f000 ff9b 	bl	80036be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002788:	2026      	movs	r0, #38	; 0x26
 800278a:	f000 ffb4 	bl	80036f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800278e:	bf00      	nop
 8002790:	3728      	adds	r7, #40	; 0x28
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40004400 	.word	0x40004400
 800279c:	40023800 	.word	0x40023800
 80027a0:	40020000 	.word	0x40020000
 80027a4:	20000270 	.word	0x20000270
 80027a8:	400260a0 	.word	0x400260a0
 80027ac:	20000128 	.word	0x20000128
 80027b0:	40026088 	.word	0x40026088

080027b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027b8:	e7fe      	b.n	80027b8 <NMI_Handler+0x4>

080027ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027ba:	b480      	push	{r7}
 80027bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027be:	e7fe      	b.n	80027be <HardFault_Handler+0x4>

080027c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027c4:	e7fe      	b.n	80027c4 <MemManage_Handler+0x4>

080027c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027c6:	b480      	push	{r7}
 80027c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027ca:	e7fe      	b.n	80027ca <BusFault_Handler+0x4>

080027cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027d0:	e7fe      	b.n	80027d0 <UsageFault_Handler+0x4>

080027d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027e4:	bf00      	nop
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027ee:	b480      	push	{r7}
 80027f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027f2:	bf00      	nop
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002800:	f000 f90c 	bl	8002a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	bd80      	pop	{r7, pc}

08002808 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800280c:	4802      	ldr	r0, [pc, #8]	; (8002818 <DMA1_Stream5_IRQHandler+0x10>)
 800280e:	f001 f925 	bl	8003a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000128 	.word	0x20000128

0800281c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002820:	4802      	ldr	r0, [pc, #8]	; (800282c <DMA1_Stream6_IRQHandler+0x10>)
 8002822:	f001 f91b 	bl	8003a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000270 	.word	0x20000270

08002830 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002834:	4802      	ldr	r0, [pc, #8]	; (8002840 <ADC_IRQHandler+0x10>)
 8002836:	f000 f954 	bl	8002ae2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000228 	.word	0x20000228

08002844 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002848:	4802      	ldr	r0, [pc, #8]	; (8002854 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800284a:	f002 fe4b 	bl	80054e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	200002d0 	.word	0x200002d0

08002858 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800285c:	4802      	ldr	r0, [pc, #8]	; (8002868 <USART2_IRQHandler+0x10>)
 800285e:	f003 fabb 	bl	8005dd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	20000378 	.word	0x20000378

0800286c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002870:	4802      	ldr	r0, [pc, #8]	; (800287c <SPI3_IRQHandler+0x10>)
 8002872:	f002 fa9b 	bl	8004dac <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200001d0 	.word	0x200001d0

08002880 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002884:	4802      	ldr	r0, [pc, #8]	; (8002890 <DMA2_Stream0_IRQHandler+0x10>)
 8002886:	f001 f8e9 	bl	8003a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000318 	.word	0x20000318

08002894 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800289c:	4a14      	ldr	r2, [pc, #80]	; (80028f0 <_sbrk+0x5c>)
 800289e:	4b15      	ldr	r3, [pc, #84]	; (80028f4 <_sbrk+0x60>)
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028a8:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <_sbrk+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d102      	bne.n	80028b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <_sbrk+0x64>)
 80028b2:	4a12      	ldr	r2, [pc, #72]	; (80028fc <_sbrk+0x68>)
 80028b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028b6:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <_sbrk+0x64>)
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4413      	add	r3, r2
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d207      	bcs.n	80028d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028c4:	f004 f8e4 	bl	8006a90 <__errno>
 80028c8:	4603      	mov	r3, r0
 80028ca:	220c      	movs	r2, #12
 80028cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ce:	f04f 33ff 	mov.w	r3, #4294967295
 80028d2:	e009      	b.n	80028e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028d4:	4b08      	ldr	r3, [pc, #32]	; (80028f8 <_sbrk+0x64>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028da:	4b07      	ldr	r3, [pc, #28]	; (80028f8 <_sbrk+0x64>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4413      	add	r3, r2
 80028e2:	4a05      	ldr	r2, [pc, #20]	; (80028f8 <_sbrk+0x64>)
 80028e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028e6:	68fb      	ldr	r3, [r7, #12]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20020000 	.word	0x20020000
 80028f4:	00000400 	.word	0x00000400
 80028f8:	2000011c 	.word	0x2000011c
 80028fc:	200003d0 	.word	0x200003d0

08002900 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002904:	4b06      	ldr	r3, [pc, #24]	; (8002920 <SystemInit+0x20>)
 8002906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290a:	4a05      	ldr	r2, [pc, #20]	; (8002920 <SystemInit+0x20>)
 800290c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002910:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	e000ed00 	.word	0xe000ed00

08002924 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002924:	f8df d034 	ldr.w	sp, [pc, #52]	; 800295c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002928:	480d      	ldr	r0, [pc, #52]	; (8002960 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800292a:	490e      	ldr	r1, [pc, #56]	; (8002964 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800292c:	4a0e      	ldr	r2, [pc, #56]	; (8002968 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800292e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002930:	e002      	b.n	8002938 <LoopCopyDataInit>

08002932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002936:	3304      	adds	r3, #4

08002938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800293a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800293c:	d3f9      	bcc.n	8002932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800293e:	4a0b      	ldr	r2, [pc, #44]	; (800296c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002940:	4c0b      	ldr	r4, [pc, #44]	; (8002970 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002944:	e001      	b.n	800294a <LoopFillZerobss>

08002946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002948:	3204      	adds	r2, #4

0800294a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800294a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800294c:	d3fb      	bcc.n	8002946 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800294e:	f7ff ffd7 	bl	8002900 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002952:	f004 f8a3 	bl	8006a9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002956:	f7fe fc13 	bl	8001180 <main>
  bx  lr    
 800295a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800295c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002964:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002968:	08008658 	.word	0x08008658
  ldr r2, =_sbss
 800296c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002970:	200003d0 	.word	0x200003d0

08002974 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002974:	e7fe      	b.n	8002974 <DMA1_Stream0_IRQHandler>
	...

08002978 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800297c:	4b0e      	ldr	r3, [pc, #56]	; (80029b8 <HAL_Init+0x40>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a0d      	ldr	r2, [pc, #52]	; (80029b8 <HAL_Init+0x40>)
 8002982:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002986:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002988:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <HAL_Init+0x40>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a0a      	ldr	r2, [pc, #40]	; (80029b8 <HAL_Init+0x40>)
 800298e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002992:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002994:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <HAL_Init+0x40>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a07      	ldr	r2, [pc, #28]	; (80029b8 <HAL_Init+0x40>)
 800299a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800299e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029a0:	2003      	movs	r0, #3
 80029a2:	f000 fe81 	bl	80036a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029a6:	2000      	movs	r0, #0
 80029a8:	f000 f808 	bl	80029bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029ac:	f7ff fd16 	bl	80023dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	40023c00 	.word	0x40023c00

080029bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029c4:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <HAL_InitTick+0x54>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <HAL_InitTick+0x58>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	4619      	mov	r1, r3
 80029ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 fe99 	bl	8003712 <HAL_SYSTICK_Config>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e00e      	b.n	8002a08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2b0f      	cmp	r3, #15
 80029ee:	d80a      	bhi.n	8002a06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029f0:	2200      	movs	r2, #0
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	f04f 30ff 	mov.w	r0, #4294967295
 80029f8:	f000 fe61 	bl	80036be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029fc:	4a06      	ldr	r2, [pc, #24]	; (8002a18 <HAL_InitTick+0x5c>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
 8002a04:	e000      	b.n	8002a08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	20000004 	.word	0x20000004
 8002a14:	2000000c 	.word	0x2000000c
 8002a18:	20000008 	.word	0x20000008

08002a1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <HAL_IncTick+0x20>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	461a      	mov	r2, r3
 8002a26:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_IncTick+0x24>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	4a04      	ldr	r2, [pc, #16]	; (8002a40 <HAL_IncTick+0x24>)
 8002a2e:	6013      	str	r3, [r2, #0]
}
 8002a30:	bf00      	nop
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	2000000c 	.word	0x2000000c
 8002a40:	200003bc 	.word	0x200003bc

08002a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  return uwTick;
 8002a48:	4b03      	ldr	r3, [pc, #12]	; (8002a58 <HAL_GetTick+0x14>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	200003bc 	.word	0x200003bc

08002a5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e033      	b.n	8002ada <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff fcd6 	bl	800242c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	f003 0310 	and.w	r3, r3, #16
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d118      	bne.n	8002acc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002aa2:	f023 0302 	bic.w	r3, r3, #2
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 fba2 	bl	80031f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f023 0303 	bic.w	r3, r3, #3
 8002ac2:	f043 0201 	orr.w	r2, r3, #1
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	641a      	str	r2, [r3, #64]	; 0x40
 8002aca:	e001      	b.n	8002ad0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0320 	and.w	r3, r3, #32
 8002b12:	2b20      	cmp	r3, #32
 8002b14:	bf0c      	ite	eq
 8002b16:	2301      	moveq	r3, #1
 8002b18:	2300      	movne	r3, #0
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d049      	beq.n	8002bb8 <HAL_ADC_IRQHandler+0xd6>
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d046      	beq.n	8002bb8 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	f003 0310 	and.w	r3, r3, #16
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d105      	bne.n	8002b42 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d12b      	bne.n	8002ba8 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d127      	bne.n	8002ba8 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d006      	beq.n	8002b74 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d119      	bne.n	8002ba8 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0220 	bic.w	r2, r2, #32
 8002b82:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d105      	bne.n	8002ba8 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	f043 0201 	orr.w	r2, r3, #1
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f9cb 	bl	8002f44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f06f 0212 	mvn.w	r2, #18
 8002bb6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	bf0c      	ite	eq
 8002bc6:	2301      	moveq	r3, #1
 8002bc8:	2300      	movne	r3, #0
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bd8:	2b80      	cmp	r3, #128	; 0x80
 8002bda:	bf0c      	ite	eq
 8002bdc:	2301      	moveq	r3, #1
 8002bde:	2300      	movne	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d057      	beq.n	8002c9a <HAL_ADC_IRQHandler+0x1b8>
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d054      	beq.n	8002c9a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d105      	bne.n	8002c08 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c00:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d139      	bne.n	8002c8a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c1c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d006      	beq.n	8002c32 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d12b      	bne.n	8002c8a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d124      	bne.n	8002c8a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d11d      	bne.n	8002c8a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d119      	bne.n	8002c8a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c64:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d105      	bne.n	8002c8a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	f043 0201 	orr.w	r2, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fc32 	bl	80034f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f06f 020c 	mvn.w	r2, #12
 8002c98:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	bf0c      	ite	eq
 8002ca8:	2301      	moveq	r3, #1
 8002caa:	2300      	movne	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cba:	2b40      	cmp	r3, #64	; 0x40
 8002cbc:	bf0c      	ite	eq
 8002cbe:	2301      	moveq	r3, #1
 8002cc0:	2300      	movne	r3, #0
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d017      	beq.n	8002cfc <HAL_ADC_IRQHandler+0x21a>
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d014      	beq.n	8002cfc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d10d      	bne.n	8002cfc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 f93d 	bl	8002f6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f06f 0201 	mvn.w	r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0320 	and.w	r3, r3, #32
 8002d06:	2b20      	cmp	r3, #32
 8002d08:	bf0c      	ite	eq
 8002d0a:	2301      	moveq	r3, #1
 8002d0c:	2300      	movne	r3, #0
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d20:	bf0c      	ite	eq
 8002d22:	2301      	moveq	r3, #1
 8002d24:	2300      	movne	r3, #0
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d015      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x27a>
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d012      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3a:	f043 0202 	orr.w	r2, r3, #2
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f06f 0220 	mvn.w	r2, #32
 8002d4a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f000 f917 	bl	8002f80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f06f 0220 	mvn.w	r2, #32
 8002d5a:	601a      	str	r2, [r3, #0]
  }
}
 8002d5c:	bf00      	nop
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002d70:	2300      	movs	r3, #0
 8002d72:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_ADC_Start_DMA+0x1e>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e0ce      	b.n	8002f20 <HAL_ADC_Start_DMA+0x1bc>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d018      	beq.n	8002dca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689a      	ldr	r2, [r3, #8]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0201 	orr.w	r2, r2, #1
 8002da6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002da8:	4b5f      	ldr	r3, [pc, #380]	; (8002f28 <HAL_ADC_Start_DMA+0x1c4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a5f      	ldr	r2, [pc, #380]	; (8002f2c <HAL_ADC_Start_DMA+0x1c8>)
 8002dae:	fba2 2303 	umull	r2, r3, r2, r3
 8002db2:	0c9a      	lsrs	r2, r3, #18
 8002db4:	4613      	mov	r3, r2
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	4413      	add	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002dbc:	e002      	b.n	8002dc4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f9      	bne.n	8002dbe <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dd8:	d107      	bne.n	8002dea <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002de8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	f040 8086 	bne.w	8002f06 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e02:	f023 0301 	bic.w	r3, r3, #1
 8002e06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d007      	beq.n	8002e2c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e24:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e38:	d106      	bne.n	8002e48 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	f023 0206 	bic.w	r2, r3, #6
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	645a      	str	r2, [r3, #68]	; 0x44
 8002e46:	e002      	b.n	8002e4e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e56:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <HAL_ADC_Start_DMA+0x1cc>)
 8002e58:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e5e:	4a35      	ldr	r2, [pc, #212]	; (8002f34 <HAL_ADC_Start_DMA+0x1d0>)
 8002e60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e66:	4a34      	ldr	r2, [pc, #208]	; (8002f38 <HAL_ADC_Start_DMA+0x1d4>)
 8002e68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6e:	4a33      	ldr	r2, [pc, #204]	; (8002f3c <HAL_ADC_Start_DMA+0x1d8>)
 8002e70:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002e7a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002e8a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e9a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	334c      	adds	r3, #76	; 0x4c
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f000 fcec 	bl	8003888 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10f      	bne.n	8002edc <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d129      	bne.n	8002f1e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ed8:	609a      	str	r2, [r3, #8]
 8002eda:	e020      	b.n	8002f1e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a17      	ldr	r2, [pc, #92]	; (8002f40 <HAL_ADC_Start_DMA+0x1dc>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d11b      	bne.n	8002f1e <HAL_ADC_Start_DMA+0x1ba>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d114      	bne.n	8002f1e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	e00b      	b.n	8002f1e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f043 0210 	orr.w	r2, r3, #16
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f16:	f043 0201 	orr.w	r2, r3, #1
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002f1e:	2300      	movs	r3, #0
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	20000004 	.word	0x20000004
 8002f2c:	431bde83 	.word	0x431bde83
 8002f30:	40012300 	.word	0x40012300
 8002f34:	080033f1 	.word	0x080033f1
 8002f38:	080034ab 	.word	0x080034ab
 8002f3c:	080034c7 	.word	0x080034c7
 8002f40:	40012000 	.word	0x40012000

08002f44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b085      	sub	sp, #20
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d101      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x1c>
 8002fac:	2302      	movs	r3, #2
 8002fae:	e113      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x244>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b09      	cmp	r3, #9
 8002fbe:	d925      	bls.n	800300c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68d9      	ldr	r1, [r3, #12]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	4613      	mov	r3, r2
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	4413      	add	r3, r2
 8002fd4:	3b1e      	subs	r3, #30
 8002fd6:	2207      	movs	r2, #7
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43da      	mvns	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	400a      	ands	r2, r1
 8002fe4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68d9      	ldr	r1, [r3, #12]
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4403      	add	r3, r0
 8002ffe:	3b1e      	subs	r3, #30
 8003000:	409a      	lsls	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	60da      	str	r2, [r3, #12]
 800300a:	e022      	b.n	8003052 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6919      	ldr	r1, [r3, #16]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	b29b      	uxth	r3, r3
 8003018:	461a      	mov	r2, r3
 800301a:	4613      	mov	r3, r2
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	4413      	add	r3, r2
 8003020:	2207      	movs	r2, #7
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43da      	mvns	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	400a      	ands	r2, r1
 800302e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	6919      	ldr	r1, [r3, #16]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	b29b      	uxth	r3, r3
 8003040:	4618      	mov	r0, r3
 8003042:	4603      	mov	r3, r0
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	4403      	add	r3, r0
 8003048:	409a      	lsls	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b06      	cmp	r3, #6
 8003058:	d824      	bhi.n	80030a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685a      	ldr	r2, [r3, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	3b05      	subs	r3, #5
 800306c:	221f      	movs	r2, #31
 800306e:	fa02 f303 	lsl.w	r3, r2, r3
 8003072:	43da      	mvns	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	400a      	ands	r2, r1
 800307a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	b29b      	uxth	r3, r3
 8003088:	4618      	mov	r0, r3
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	4613      	mov	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	3b05      	subs	r3, #5
 8003096:	fa00 f203 	lsl.w	r2, r0, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	635a      	str	r2, [r3, #52]	; 0x34
 80030a2:	e04c      	b.n	800313e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b0c      	cmp	r3, #12
 80030aa:	d824      	bhi.n	80030f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	3b23      	subs	r3, #35	; 0x23
 80030be:	221f      	movs	r2, #31
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43da      	mvns	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	400a      	ands	r2, r1
 80030cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	3b23      	subs	r3, #35	; 0x23
 80030e8:	fa00 f203 	lsl.w	r2, r0, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	631a      	str	r2, [r3, #48]	; 0x30
 80030f4:	e023      	b.n	800313e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	4613      	mov	r3, r2
 8003102:	009b      	lsls	r3, r3, #2
 8003104:	4413      	add	r3, r2
 8003106:	3b41      	subs	r3, #65	; 0x41
 8003108:	221f      	movs	r2, #31
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43da      	mvns	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	400a      	ands	r2, r1
 8003116:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	b29b      	uxth	r3, r3
 8003124:	4618      	mov	r0, r3
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685a      	ldr	r2, [r3, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	3b41      	subs	r3, #65	; 0x41
 8003132:	fa00 f203 	lsl.w	r2, r0, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	430a      	orrs	r2, r1
 800313c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800313e:	4b29      	ldr	r3, [pc, #164]	; (80031e4 <HAL_ADC_ConfigChannel+0x250>)
 8003140:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a28      	ldr	r2, [pc, #160]	; (80031e8 <HAL_ADC_ConfigChannel+0x254>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d10f      	bne.n	800316c <HAL_ADC_ConfigChannel+0x1d8>
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b12      	cmp	r3, #18
 8003152:	d10b      	bne.n	800316c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a1d      	ldr	r2, [pc, #116]	; (80031e8 <HAL_ADC_ConfigChannel+0x254>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d12b      	bne.n	80031ce <HAL_ADC_ConfigChannel+0x23a>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a1c      	ldr	r2, [pc, #112]	; (80031ec <HAL_ADC_ConfigChannel+0x258>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d003      	beq.n	8003188 <HAL_ADC_ConfigChannel+0x1f4>
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2b11      	cmp	r3, #17
 8003186:	d122      	bne.n	80031ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a11      	ldr	r2, [pc, #68]	; (80031ec <HAL_ADC_ConfigChannel+0x258>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d111      	bne.n	80031ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <HAL_ADC_ConfigChannel+0x25c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a11      	ldr	r2, [pc, #68]	; (80031f4 <HAL_ADC_ConfigChannel+0x260>)
 80031b0:	fba2 2303 	umull	r2, r3, r2, r3
 80031b4:	0c9a      	lsrs	r2, r3, #18
 80031b6:	4613      	mov	r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	4413      	add	r3, r2
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80031c0:	e002      	b.n	80031c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	3b01      	subs	r3, #1
 80031c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1f9      	bne.n	80031c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	40012300 	.word	0x40012300
 80031e8:	40012000 	.word	0x40012000
 80031ec:	10000012 	.word	0x10000012
 80031f0:	20000004 	.word	0x20000004
 80031f4:	431bde83 	.word	0x431bde83

080031f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003200:	4b79      	ldr	r3, [pc, #484]	; (80033e8 <ADC_Init+0x1f0>)
 8003202:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	685a      	ldr	r2, [r3, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	431a      	orrs	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800322c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6859      	ldr	r1, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	021a      	lsls	r2, r3, #8
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003250:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6859      	ldr	r1, [r3, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689a      	ldr	r2, [r3, #8]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003272:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6899      	ldr	r1, [r3, #8]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328a:	4a58      	ldr	r2, [pc, #352]	; (80033ec <ADC_Init+0x1f4>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d022      	beq.n	80032d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	689a      	ldr	r2, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800329e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6899      	ldr	r1, [r3, #8]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6899      	ldr	r1, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	430a      	orrs	r2, r1
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	e00f      	b.n	80032f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689a      	ldr	r2, [r3, #8]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0202 	bic.w	r2, r2, #2
 8003304:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6899      	ldr	r1, [r3, #8]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	7e1b      	ldrb	r3, [r3, #24]
 8003310:	005a      	lsls	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d01b      	beq.n	800335c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003332:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003342:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6859      	ldr	r1, [r3, #4]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334e:	3b01      	subs	r3, #1
 8003350:	035a      	lsls	r2, r3, #13
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	e007      	b.n	800336c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800336a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800337a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	3b01      	subs	r3, #1
 8003388:	051a      	lsls	r2, r3, #20
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80033a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6899      	ldr	r1, [r3, #8]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033ae:	025a      	lsls	r2, r3, #9
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6899      	ldr	r1, [r3, #8]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	695b      	ldr	r3, [r3, #20]
 80033d2:	029a      	lsls	r2, r3, #10
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	609a      	str	r2, [r3, #8]
}
 80033dc:	bf00      	nop
 80033de:	3714      	adds	r7, #20
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	40012300 	.word	0x40012300
 80033ec:	0f000001 	.word	0x0f000001

080033f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003406:	2b00      	cmp	r3, #0
 8003408:	d13c      	bne.n	8003484 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d12b      	bne.n	800347c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003428:	2b00      	cmp	r3, #0
 800342a:	d127      	bne.n	800347c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003436:	2b00      	cmp	r3, #0
 8003438:	d006      	beq.n	8003448 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003444:	2b00      	cmp	r3, #0
 8003446:	d119      	bne.n	800347c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 0220 	bic.w	r2, r2, #32
 8003456:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d105      	bne.n	800347c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f043 0201 	orr.w	r2, r3, #1
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800347c:	68f8      	ldr	r0, [r7, #12]
 800347e:	f7ff fd61 	bl	8002f44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003482:	e00e      	b.n	80034a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	f003 0310 	and.w	r3, r3, #16
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f7ff fd75 	bl	8002f80 <HAL_ADC_ErrorCallback>
}
 8003496:	e004      	b.n	80034a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4798      	blx	r3
}
 80034a2:	bf00      	nop
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b084      	sub	sp, #16
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80034b8:	68f8      	ldr	r0, [r7, #12]
 80034ba:	f7ff fd4d 	bl	8002f58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b084      	sub	sp, #16
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2240      	movs	r2, #64	; 0x40
 80034d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034de:	f043 0204 	orr.w	r2, r3, #4
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f7ff fd4a 	bl	8002f80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034ec:	bf00      	nop
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <__NVIC_SetPriorityGrouping+0x44>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003524:	4013      	ands	r3, r2
 8003526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003530:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003534:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800353a:	4a04      	ldr	r2, [pc, #16]	; (800354c <__NVIC_SetPriorityGrouping+0x44>)
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	60d3      	str	r3, [r2, #12]
}
 8003540:	bf00      	nop
 8003542:	3714      	adds	r7, #20
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	e000ed00 	.word	0xe000ed00

08003550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003554:	4b04      	ldr	r3, [pc, #16]	; (8003568 <__NVIC_GetPriorityGrouping+0x18>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	0a1b      	lsrs	r3, r3, #8
 800355a:	f003 0307 	and.w	r3, r3, #7
}
 800355e:	4618      	mov	r0, r3
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	4603      	mov	r3, r0
 8003574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	2b00      	cmp	r3, #0
 800357c:	db0b      	blt.n	8003596 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800357e:	79fb      	ldrb	r3, [r7, #7]
 8003580:	f003 021f 	and.w	r2, r3, #31
 8003584:	4907      	ldr	r1, [pc, #28]	; (80035a4 <__NVIC_EnableIRQ+0x38>)
 8003586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	2001      	movs	r0, #1
 800358e:	fa00 f202 	lsl.w	r2, r0, r2
 8003592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003596:	bf00      	nop
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	e000e100 	.word	0xe000e100

080035a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	6039      	str	r1, [r7, #0]
 80035b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	db0a      	blt.n	80035d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	490c      	ldr	r1, [pc, #48]	; (80035f4 <__NVIC_SetPriority+0x4c>)
 80035c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c6:	0112      	lsls	r2, r2, #4
 80035c8:	b2d2      	uxtb	r2, r2
 80035ca:	440b      	add	r3, r1
 80035cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035d0:	e00a      	b.n	80035e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	4908      	ldr	r1, [pc, #32]	; (80035f8 <__NVIC_SetPriority+0x50>)
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	3b04      	subs	r3, #4
 80035e0:	0112      	lsls	r2, r2, #4
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	440b      	add	r3, r1
 80035e6:	761a      	strb	r2, [r3, #24]
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	e000e100 	.word	0xe000e100
 80035f8:	e000ed00 	.word	0xe000ed00

080035fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b089      	sub	sp, #36	; 0x24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	f1c3 0307 	rsb	r3, r3, #7
 8003616:	2b04      	cmp	r3, #4
 8003618:	bf28      	it	cs
 800361a:	2304      	movcs	r3, #4
 800361c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	3304      	adds	r3, #4
 8003622:	2b06      	cmp	r3, #6
 8003624:	d902      	bls.n	800362c <NVIC_EncodePriority+0x30>
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	3b03      	subs	r3, #3
 800362a:	e000      	b.n	800362e <NVIC_EncodePriority+0x32>
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003630:	f04f 32ff 	mov.w	r2, #4294967295
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43da      	mvns	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	401a      	ands	r2, r3
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003644:	f04f 31ff 	mov.w	r1, #4294967295
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	fa01 f303 	lsl.w	r3, r1, r3
 800364e:	43d9      	mvns	r1, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003654:	4313      	orrs	r3, r2
         );
}
 8003656:	4618      	mov	r0, r3
 8003658:	3724      	adds	r7, #36	; 0x24
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
	...

08003664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3b01      	subs	r3, #1
 8003670:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003674:	d301      	bcc.n	800367a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003676:	2301      	movs	r3, #1
 8003678:	e00f      	b.n	800369a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800367a:	4a0a      	ldr	r2, [pc, #40]	; (80036a4 <SysTick_Config+0x40>)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3b01      	subs	r3, #1
 8003680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003682:	210f      	movs	r1, #15
 8003684:	f04f 30ff 	mov.w	r0, #4294967295
 8003688:	f7ff ff8e 	bl	80035a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800368c:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <SysTick_Config+0x40>)
 800368e:	2200      	movs	r2, #0
 8003690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003692:	4b04      	ldr	r3, [pc, #16]	; (80036a4 <SysTick_Config+0x40>)
 8003694:	2207      	movs	r2, #7
 8003696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	e000e010 	.word	0xe000e010

080036a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f7ff ff29 	bl	8003508 <__NVIC_SetPriorityGrouping>
}
 80036b6:	bf00      	nop
 80036b8:	3708      	adds	r7, #8
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036be:	b580      	push	{r7, lr}
 80036c0:	b086      	sub	sp, #24
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	4603      	mov	r3, r0
 80036c6:	60b9      	str	r1, [r7, #8]
 80036c8:	607a      	str	r2, [r7, #4]
 80036ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036d0:	f7ff ff3e 	bl	8003550 <__NVIC_GetPriorityGrouping>
 80036d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	68b9      	ldr	r1, [r7, #8]
 80036da:	6978      	ldr	r0, [r7, #20]
 80036dc:	f7ff ff8e 	bl	80035fc <NVIC_EncodePriority>
 80036e0:	4602      	mov	r2, r0
 80036e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e6:	4611      	mov	r1, r2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff ff5d 	bl	80035a8 <__NVIC_SetPriority>
}
 80036ee:	bf00      	nop
 80036f0:	3718      	adds	r7, #24
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b082      	sub	sp, #8
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	4603      	mov	r3, r0
 80036fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff ff31 	bl	800356c <__NVIC_EnableIRQ>
}
 800370a:	bf00      	nop
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff ffa2 	bl	8003664 <SysTick_Config>
 8003720:	4603      	mov	r3, r0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
	...

0800372c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003738:	f7ff f984 	bl	8002a44 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e099      	b.n	800387c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 0201 	bic.w	r2, r2, #1
 8003766:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003768:	e00f      	b.n	800378a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800376a:	f7ff f96b 	bl	8002a44 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b05      	cmp	r3, #5
 8003776:	d908      	bls.n	800378a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2220      	movs	r2, #32
 800377c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2203      	movs	r2, #3
 8003782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e078      	b.n	800387c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1e8      	bne.n	800376a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	4b38      	ldr	r3, [pc, #224]	; (8003884 <HAL_DMA_Init+0x158>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685a      	ldr	r2, [r3, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a1b      	ldr	r3, [r3, #32]
 80037d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037d6:	697a      	ldr	r2, [r7, #20]
 80037d8:	4313      	orrs	r3, r2
 80037da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	2b04      	cmp	r3, #4
 80037e2:	d107      	bne.n	80037f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ec:	4313      	orrs	r3, r2
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f023 0307 	bic.w	r3, r3, #7
 800380a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	4313      	orrs	r3, r2
 8003814:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	2b04      	cmp	r3, #4
 800381c:	d117      	bne.n	800384e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003822:	697a      	ldr	r2, [r7, #20]
 8003824:	4313      	orrs	r3, r2
 8003826:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00e      	beq.n	800384e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 fb01 	bl	8003e38 <DMA_CheckFifoParam>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d008      	beq.n	800384e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2240      	movs	r2, #64	; 0x40
 8003840:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800384a:	2301      	movs	r3, #1
 800384c:	e016      	b.n	800387c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fab8 	bl	8003dcc <DMA_CalcBaseAndBitshift>
 800385c:	4603      	mov	r3, r0
 800385e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003864:	223f      	movs	r2, #63	; 0x3f
 8003866:	409a      	lsls	r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2201      	movs	r2, #1
 8003876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	f010803f 	.word	0xf010803f

08003888 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
 8003894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d101      	bne.n	80038ae <HAL_DMA_Start_IT+0x26>
 80038aa:	2302      	movs	r3, #2
 80038ac:	e040      	b.n	8003930 <HAL_DMA_Start_IT+0xa8>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d12f      	bne.n	8003922 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	68b9      	ldr	r1, [r7, #8]
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fa4a 	bl	8003d70 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e0:	223f      	movs	r2, #63	; 0x3f
 80038e2:	409a      	lsls	r2, r3
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f042 0216 	orr.w	r2, r2, #22
 80038f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d007      	beq.n	8003910 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0208 	orr.w	r2, r2, #8
 800390e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	e005      	b.n	800392e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800392a:	2302      	movs	r3, #2
 800392c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800392e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003930:	4618      	mov	r0, r3
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003944:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003946:	f7ff f87d 	bl	8002a44 <HAL_GetTick>
 800394a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d008      	beq.n	800396a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2280      	movs	r2, #128	; 0x80
 800395c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e052      	b.n	8003a10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0216 	bic.w	r2, r2, #22
 8003978:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695a      	ldr	r2, [r3, #20]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003988:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	d103      	bne.n	800399a <HAL_DMA_Abort+0x62>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003996:	2b00      	cmp	r3, #0
 8003998:	d007      	beq.n	80039aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 0208 	bic.w	r2, r2, #8
 80039a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0201 	bic.w	r2, r2, #1
 80039b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039ba:	e013      	b.n	80039e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039bc:	f7ff f842 	bl	8002a44 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b05      	cmp	r3, #5
 80039c8:	d90c      	bls.n	80039e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2220      	movs	r2, #32
 80039ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2203      	movs	r2, #3
 80039dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e015      	b.n	8003a10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1e4      	bne.n	80039bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f6:	223f      	movs	r2, #63	; 0x3f
 80039f8:	409a      	lsls	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d004      	beq.n	8003a36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2280      	movs	r2, #128	; 0x80
 8003a30:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e00c      	b.n	8003a50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2205      	movs	r2, #5
 8003a3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0201 	bic.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a68:	4b92      	ldr	r3, [pc, #584]	; (8003cb4 <HAL_DMA_IRQHandler+0x258>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a92      	ldr	r2, [pc, #584]	; (8003cb8 <HAL_DMA_IRQHandler+0x25c>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0a9b      	lsrs	r3, r3, #10
 8003a74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a86:	2208      	movs	r2, #8
 8003a88:	409a      	lsls	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d01a      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d013      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0204 	bic.w	r2, r2, #4
 8003aae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab4:	2208      	movs	r2, #8
 8003ab6:	409a      	lsls	r2, r3
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac0:	f043 0201 	orr.w	r2, r3, #1
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003acc:	2201      	movs	r2, #1
 8003ace:	409a      	lsls	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d012      	beq.n	8003afe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aea:	2201      	movs	r2, #1
 8003aec:	409a      	lsls	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af6:	f043 0202 	orr.w	r2, r3, #2
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b02:	2204      	movs	r2, #4
 8003b04:	409a      	lsls	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d012      	beq.n	8003b34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00b      	beq.n	8003b34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b20:	2204      	movs	r2, #4
 8003b22:	409a      	lsls	r2, r3
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2c:	f043 0204 	orr.w	r2, r3, #4
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b38:	2210      	movs	r2, #16
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d043      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d03c      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b56:	2210      	movs	r2, #16
 8003b58:	409a      	lsls	r2, r3
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d018      	beq.n	8003b9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d108      	bne.n	8003b8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d024      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	4798      	blx	r3
 8003b8a:	e01f      	b.n	8003bcc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d01b      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	4798      	blx	r3
 8003b9c:	e016      	b.n	8003bcc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d107      	bne.n	8003bbc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0208 	bic.w	r2, r2, #8
 8003bba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d003      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	409a      	lsls	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 808e 	beq.w	8003cfa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	f000 8086 	beq.w	8003cfa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	409a      	lsls	r2, r3
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	2b05      	cmp	r3, #5
 8003c04:	d136      	bne.n	8003c74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f022 0216 	bic.w	r2, r2, #22
 8003c14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695a      	ldr	r2, [r3, #20]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d103      	bne.n	8003c36 <HAL_DMA_IRQHandler+0x1da>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d007      	beq.n	8003c46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0208 	bic.w	r2, r2, #8
 8003c44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c4a:	223f      	movs	r2, #63	; 0x3f
 8003c4c:	409a      	lsls	r2, r3
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d07d      	beq.n	8003d66 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	4798      	blx	r3
        }
        return;
 8003c72:	e078      	b.n	8003d66 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d01c      	beq.n	8003cbc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d108      	bne.n	8003ca2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d030      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	4798      	blx	r3
 8003ca0:	e02b      	b.n	8003cfa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d027      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	4798      	blx	r3
 8003cb2:	e022      	b.n	8003cfa <HAL_DMA_IRQHandler+0x29e>
 8003cb4:	20000004 	.word	0x20000004
 8003cb8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10f      	bne.n	8003cea <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0210 	bic.w	r2, r2, #16
 8003cd8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d032      	beq.n	8003d68 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d022      	beq.n	8003d54 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2205      	movs	r2, #5
 8003d12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f022 0201 	bic.w	r2, r2, #1
 8003d24:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d307      	bcc.n	8003d42 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d1f2      	bne.n	8003d26 <HAL_DMA_IRQHandler+0x2ca>
 8003d40:	e000      	b.n	8003d44 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003d42:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d005      	beq.n	8003d68 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	4798      	blx	r3
 8003d64:	e000      	b.n	8003d68 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003d66:	bf00      	nop
    }
  }
}
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop

08003d70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003d8c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	2b40      	cmp	r3, #64	; 0x40
 8003d9c:	d108      	bne.n	8003db0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003dae:	e007      	b.n	8003dc0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68ba      	ldr	r2, [r7, #8]
 8003db6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	60da      	str	r2, [r3, #12]
}
 8003dc0:	bf00      	nop
 8003dc2:	3714      	adds	r7, #20
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	3b10      	subs	r3, #16
 8003ddc:	4a14      	ldr	r2, [pc, #80]	; (8003e30 <DMA_CalcBaseAndBitshift+0x64>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	091b      	lsrs	r3, r3, #4
 8003de4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003de6:	4a13      	ldr	r2, [pc, #76]	; (8003e34 <DMA_CalcBaseAndBitshift+0x68>)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	4413      	add	r3, r2
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	461a      	mov	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d909      	bls.n	8003e0e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e02:	f023 0303 	bic.w	r3, r3, #3
 8003e06:	1d1a      	adds	r2, r3, #4
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	659a      	str	r2, [r3, #88]	; 0x58
 8003e0c:	e007      	b.n	8003e1e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003e16:	f023 0303 	bic.w	r3, r3, #3
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr
 8003e2e:	bf00      	nop
 8003e30:	aaaaaaab 	.word	0xaaaaaaab
 8003e34:	08008430 	.word	0x08008430

08003e38 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b085      	sub	sp, #20
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e48:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d11f      	bne.n	8003e92 <DMA_CheckFifoParam+0x5a>
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	2b03      	cmp	r3, #3
 8003e56:	d856      	bhi.n	8003f06 <DMA_CheckFifoParam+0xce>
 8003e58:	a201      	add	r2, pc, #4	; (adr r2, 8003e60 <DMA_CheckFifoParam+0x28>)
 8003e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e5e:	bf00      	nop
 8003e60:	08003e71 	.word	0x08003e71
 8003e64:	08003e83 	.word	0x08003e83
 8003e68:	08003e71 	.word	0x08003e71
 8003e6c:	08003f07 	.word	0x08003f07
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d046      	beq.n	8003f0a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e80:	e043      	b.n	8003f0a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e86:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e8a:	d140      	bne.n	8003f0e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e90:	e03d      	b.n	8003f0e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e9a:	d121      	bne.n	8003ee0 <DMA_CheckFifoParam+0xa8>
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b03      	cmp	r3, #3
 8003ea0:	d837      	bhi.n	8003f12 <DMA_CheckFifoParam+0xda>
 8003ea2:	a201      	add	r2, pc, #4	; (adr r2, 8003ea8 <DMA_CheckFifoParam+0x70>)
 8003ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea8:	08003eb9 	.word	0x08003eb9
 8003eac:	08003ebf 	.word	0x08003ebf
 8003eb0:	08003eb9 	.word	0x08003eb9
 8003eb4:	08003ed1 	.word	0x08003ed1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	73fb      	strb	r3, [r7, #15]
      break;
 8003ebc:	e030      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d025      	beq.n	8003f16 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ece:	e022      	b.n	8003f16 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ed8:	d11f      	bne.n	8003f1a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ede:	e01c      	b.n	8003f1a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d903      	bls.n	8003eee <DMA_CheckFifoParam+0xb6>
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2b03      	cmp	r3, #3
 8003eea:	d003      	beq.n	8003ef4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003eec:	e018      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef2:	e015      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00e      	beq.n	8003f1e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	73fb      	strb	r3, [r7, #15]
      break;
 8003f04:	e00b      	b.n	8003f1e <DMA_CheckFifoParam+0xe6>
      break;
 8003f06:	bf00      	nop
 8003f08:	e00a      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      break;
 8003f0a:	bf00      	nop
 8003f0c:	e008      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      break;
 8003f0e:	bf00      	nop
 8003f10:	e006      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      break;
 8003f12:	bf00      	nop
 8003f14:	e004      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      break;
 8003f16:	bf00      	nop
 8003f18:	e002      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f1a:	bf00      	nop
 8003f1c:	e000      	b.n	8003f20 <DMA_CheckFifoParam+0xe8>
      break;
 8003f1e:	bf00      	nop
    }
  } 
  
  return status; 
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop

08003f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b089      	sub	sp, #36	; 0x24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f46:	2300      	movs	r3, #0
 8003f48:	61fb      	str	r3, [r7, #28]
 8003f4a:	e159      	b.n	8004200 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	f040 8148 	bne.w	80041fa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d005      	beq.n	8003f82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d130      	bne.n	8003fe4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4013      	ands	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	69ba      	ldr	r2, [r7, #24]
 8003fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fb8:	2201      	movs	r2, #1
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	091b      	lsrs	r3, r3, #4
 8003fce:	f003 0201 	and.w	r2, r3, #1
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 0303 	and.w	r3, r3, #3
 8003fec:	2b03      	cmp	r3, #3
 8003fee:	d017      	beq.n	8004020 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	2203      	movs	r2, #3
 8003ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8004000:	43db      	mvns	r3, r3
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4013      	ands	r3, r2
 8004006:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	689a      	ldr	r2, [r3, #8]
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	4313      	orrs	r3, r2
 8004018:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 0303 	and.w	r3, r3, #3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d123      	bne.n	8004074 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	08da      	lsrs	r2, r3, #3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3208      	adds	r2, #8
 8004034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004038:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800403a:	69fb      	ldr	r3, [r7, #28]
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	220f      	movs	r2, #15
 8004044:	fa02 f303 	lsl.w	r3, r2, r3
 8004048:	43db      	mvns	r3, r3
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	4013      	ands	r3, r2
 800404e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	691a      	ldr	r2, [r3, #16]
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	4313      	orrs	r3, r2
 8004064:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	08da      	lsrs	r2, r3, #3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3208      	adds	r2, #8
 800406e:	69b9      	ldr	r1, [r7, #24]
 8004070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	2203      	movs	r2, #3
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	4013      	ands	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 0203 	and.w	r2, r3, #3
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	fa02 f303 	lsl.w	r3, r2, r3
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	4313      	orrs	r3, r2
 80040a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	69ba      	ldr	r2, [r7, #24]
 80040a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 80a2 	beq.w	80041fa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040b6:	2300      	movs	r3, #0
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	4b57      	ldr	r3, [pc, #348]	; (8004218 <HAL_GPIO_Init+0x2e8>)
 80040bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040be:	4a56      	ldr	r2, [pc, #344]	; (8004218 <HAL_GPIO_Init+0x2e8>)
 80040c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040c4:	6453      	str	r3, [r2, #68]	; 0x44
 80040c6:	4b54      	ldr	r3, [pc, #336]	; (8004218 <HAL_GPIO_Init+0x2e8>)
 80040c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040ce:	60fb      	str	r3, [r7, #12]
 80040d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040d2:	4a52      	ldr	r2, [pc, #328]	; (800421c <HAL_GPIO_Init+0x2ec>)
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	089b      	lsrs	r3, r3, #2
 80040d8:	3302      	adds	r3, #2
 80040da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	220f      	movs	r2, #15
 80040ea:	fa02 f303 	lsl.w	r3, r2, r3
 80040ee:	43db      	mvns	r3, r3
 80040f0:	69ba      	ldr	r2, [r7, #24]
 80040f2:	4013      	ands	r3, r2
 80040f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a49      	ldr	r2, [pc, #292]	; (8004220 <HAL_GPIO_Init+0x2f0>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d019      	beq.n	8004132 <HAL_GPIO_Init+0x202>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a48      	ldr	r2, [pc, #288]	; (8004224 <HAL_GPIO_Init+0x2f4>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d013      	beq.n	800412e <HAL_GPIO_Init+0x1fe>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a47      	ldr	r2, [pc, #284]	; (8004228 <HAL_GPIO_Init+0x2f8>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00d      	beq.n	800412a <HAL_GPIO_Init+0x1fa>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a46      	ldr	r2, [pc, #280]	; (800422c <HAL_GPIO_Init+0x2fc>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d007      	beq.n	8004126 <HAL_GPIO_Init+0x1f6>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a45      	ldr	r2, [pc, #276]	; (8004230 <HAL_GPIO_Init+0x300>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d101      	bne.n	8004122 <HAL_GPIO_Init+0x1f2>
 800411e:	2304      	movs	r3, #4
 8004120:	e008      	b.n	8004134 <HAL_GPIO_Init+0x204>
 8004122:	2307      	movs	r3, #7
 8004124:	e006      	b.n	8004134 <HAL_GPIO_Init+0x204>
 8004126:	2303      	movs	r3, #3
 8004128:	e004      	b.n	8004134 <HAL_GPIO_Init+0x204>
 800412a:	2302      	movs	r3, #2
 800412c:	e002      	b.n	8004134 <HAL_GPIO_Init+0x204>
 800412e:	2301      	movs	r3, #1
 8004130:	e000      	b.n	8004134 <HAL_GPIO_Init+0x204>
 8004132:	2300      	movs	r3, #0
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	f002 0203 	and.w	r2, r2, #3
 800413a:	0092      	lsls	r2, r2, #2
 800413c:	4093      	lsls	r3, r2
 800413e:	69ba      	ldr	r2, [r7, #24]
 8004140:	4313      	orrs	r3, r2
 8004142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004144:	4935      	ldr	r1, [pc, #212]	; (800421c <HAL_GPIO_Init+0x2ec>)
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	089b      	lsrs	r3, r3, #2
 800414a:	3302      	adds	r3, #2
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004152:	4b38      	ldr	r3, [pc, #224]	; (8004234 <HAL_GPIO_Init+0x304>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	43db      	mvns	r3, r3
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	4013      	ands	r3, r2
 8004160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	4313      	orrs	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004176:	4a2f      	ldr	r2, [pc, #188]	; (8004234 <HAL_GPIO_Init+0x304>)
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800417c:	4b2d      	ldr	r3, [pc, #180]	; (8004234 <HAL_GPIO_Init+0x304>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	43db      	mvns	r3, r3
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	4013      	ands	r3, r2
 800418a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	4313      	orrs	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041a0:	4a24      	ldr	r2, [pc, #144]	; (8004234 <HAL_GPIO_Init+0x304>)
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041a6:	4b23      	ldr	r3, [pc, #140]	; (8004234 <HAL_GPIO_Init+0x304>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	43db      	mvns	r3, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4013      	ands	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041ca:	4a1a      	ldr	r2, [pc, #104]	; (8004234 <HAL_GPIO_Init+0x304>)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041d0:	4b18      	ldr	r3, [pc, #96]	; (8004234 <HAL_GPIO_Init+0x304>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	43db      	mvns	r3, r3
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4013      	ands	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041f4:	4a0f      	ldr	r2, [pc, #60]	; (8004234 <HAL_GPIO_Init+0x304>)
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	3301      	adds	r3, #1
 80041fe:	61fb      	str	r3, [r7, #28]
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	2b0f      	cmp	r3, #15
 8004204:	f67f aea2 	bls.w	8003f4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004208:	bf00      	nop
 800420a:	bf00      	nop
 800420c:	3724      	adds	r7, #36	; 0x24
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop
 8004218:	40023800 	.word	0x40023800
 800421c:	40013800 	.word	0x40013800
 8004220:	40020000 	.word	0x40020000
 8004224:	40020400 	.word	0x40020400
 8004228:	40020800 	.word	0x40020800
 800422c:	40020c00 	.word	0x40020c00
 8004230:	40021000 	.word	0x40021000
 8004234:	40013c00 	.word	0x40013c00

08004238 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	460b      	mov	r3, r1
 8004242:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	691a      	ldr	r2, [r3, #16]
 8004248:	887b      	ldrh	r3, [r7, #2]
 800424a:	4013      	ands	r3, r2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d002      	beq.n	8004256 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004250:	2301      	movs	r3, #1
 8004252:	73fb      	strb	r3, [r7, #15]
 8004254:	e001      	b.n	800425a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004256:	2300      	movs	r3, #0
 8004258:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800425a:	7bfb      	ldrb	r3, [r7, #15]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3714      	adds	r7, #20
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	807b      	strh	r3, [r7, #2]
 8004274:	4613      	mov	r3, r2
 8004276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004278:	787b      	ldrb	r3, [r7, #1]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800427e:	887a      	ldrh	r2, [r7, #2]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004284:	e003      	b.n	800428e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004286:	887b      	ldrh	r3, [r7, #2]
 8004288:	041a      	lsls	r2, r3, #16
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	619a      	str	r2, [r3, #24]
}
 800428e:	bf00      	nop
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
	...

0800429c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e264      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d075      	beq.n	80043a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042ba:	4ba3      	ldr	r3, [pc, #652]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 030c 	and.w	r3, r3, #12
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d00c      	beq.n	80042e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042c6:	4ba0      	ldr	r3, [pc, #640]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042ce:	2b08      	cmp	r3, #8
 80042d0:	d112      	bne.n	80042f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042d2:	4b9d      	ldr	r3, [pc, #628]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042de:	d10b      	bne.n	80042f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e0:	4b99      	ldr	r3, [pc, #612]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d05b      	beq.n	80043a4 <HAL_RCC_OscConfig+0x108>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d157      	bne.n	80043a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e23f      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004300:	d106      	bne.n	8004310 <HAL_RCC_OscConfig+0x74>
 8004302:	4b91      	ldr	r3, [pc, #580]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a90      	ldr	r2, [pc, #576]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	e01d      	b.n	800434c <HAL_RCC_OscConfig+0xb0>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004318:	d10c      	bne.n	8004334 <HAL_RCC_OscConfig+0x98>
 800431a:	4b8b      	ldr	r3, [pc, #556]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a8a      	ldr	r2, [pc, #552]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	4b88      	ldr	r3, [pc, #544]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a87      	ldr	r2, [pc, #540]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800432c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004330:	6013      	str	r3, [r2, #0]
 8004332:	e00b      	b.n	800434c <HAL_RCC_OscConfig+0xb0>
 8004334:	4b84      	ldr	r3, [pc, #528]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a83      	ldr	r2, [pc, #524]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800433a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800433e:	6013      	str	r3, [r2, #0]
 8004340:	4b81      	ldr	r3, [pc, #516]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a80      	ldr	r2, [pc, #512]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800434a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d013      	beq.n	800437c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fe fb76 	bl	8002a44 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800435c:	f7fe fb72 	bl	8002a44 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b64      	cmp	r3, #100	; 0x64
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e204      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436e:	4b76      	ldr	r3, [pc, #472]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0f0      	beq.n	800435c <HAL_RCC_OscConfig+0xc0>
 800437a:	e014      	b.n	80043a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437c:	f7fe fb62 	bl	8002a44 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004384:	f7fe fb5e 	bl	8002a44 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b64      	cmp	r3, #100	; 0x64
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e1f0      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004396:	4b6c      	ldr	r3, [pc, #432]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f0      	bne.n	8004384 <HAL_RCC_OscConfig+0xe8>
 80043a2:	e000      	b.n	80043a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d063      	beq.n	800447a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043b2:	4b65      	ldr	r3, [pc, #404]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 030c 	and.w	r3, r3, #12
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00b      	beq.n	80043d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043be:	4b62      	ldr	r3, [pc, #392]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d11c      	bne.n	8004404 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ca:	4b5f      	ldr	r3, [pc, #380]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d116      	bne.n	8004404 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043d6:	4b5c      	ldr	r3, [pc, #368]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d005      	beq.n	80043ee <HAL_RCC_OscConfig+0x152>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d001      	beq.n	80043ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e1c4      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ee:	4b56      	ldr	r3, [pc, #344]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	4952      	ldr	r1, [pc, #328]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004402:	e03a      	b.n	800447a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d020      	beq.n	800444e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800440c:	4b4f      	ldr	r3, [pc, #316]	; (800454c <HAL_RCC_OscConfig+0x2b0>)
 800440e:	2201      	movs	r2, #1
 8004410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004412:	f7fe fb17 	bl	8002a44 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004418:	e008      	b.n	800442c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800441a:	f7fe fb13 	bl	8002a44 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e1a5      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800442c:	4b46      	ldr	r3, [pc, #280]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004438:	4b43      	ldr	r3, [pc, #268]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	4940      	ldr	r1, [pc, #256]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004448:	4313      	orrs	r3, r2
 800444a:	600b      	str	r3, [r1, #0]
 800444c:	e015      	b.n	800447a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800444e:	4b3f      	ldr	r3, [pc, #252]	; (800454c <HAL_RCC_OscConfig+0x2b0>)
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004454:	f7fe faf6 	bl	8002a44 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800445c:	f7fe faf2 	bl	8002a44 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e184      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800446e:	4b36      	ldr	r3, [pc, #216]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d030      	beq.n	80044e8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d016      	beq.n	80044bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <HAL_RCC_OscConfig+0x2b4>)
 8004490:	2201      	movs	r2, #1
 8004492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004494:	f7fe fad6 	bl	8002a44 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800449a:	e008      	b.n	80044ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800449c:	f7fe fad2 	bl	8002a44 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e164      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044ae:	4b26      	ldr	r3, [pc, #152]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80044b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d0f0      	beq.n	800449c <HAL_RCC_OscConfig+0x200>
 80044ba:	e015      	b.n	80044e8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044bc:	4b24      	ldr	r3, [pc, #144]	; (8004550 <HAL_RCC_OscConfig+0x2b4>)
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c2:	f7fe fabf 	bl	8002a44 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ca:	f7fe fabb 	bl	8002a44 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e14d      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044dc:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80044de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1f0      	bne.n	80044ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 80a0 	beq.w	8004636 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f6:	2300      	movs	r3, #0
 80044f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044fa:	4b13      	ldr	r3, [pc, #76]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80044fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10f      	bne.n	8004526 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004506:	2300      	movs	r3, #0
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	4a0e      	ldr	r2, [pc, #56]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004514:	6413      	str	r3, [r2, #64]	; 0x40
 8004516:	4b0c      	ldr	r3, [pc, #48]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451e:	60bb      	str	r3, [r7, #8]
 8004520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004522:	2301      	movs	r3, #1
 8004524:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <HAL_RCC_OscConfig+0x2b8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800452e:	2b00      	cmp	r3, #0
 8004530:	d121      	bne.n	8004576 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004532:	4b08      	ldr	r3, [pc, #32]	; (8004554 <HAL_RCC_OscConfig+0x2b8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a07      	ldr	r2, [pc, #28]	; (8004554 <HAL_RCC_OscConfig+0x2b8>)
 8004538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800453c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800453e:	f7fe fa81 	bl	8002a44 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	e011      	b.n	800456a <HAL_RCC_OscConfig+0x2ce>
 8004546:	bf00      	nop
 8004548:	40023800 	.word	0x40023800
 800454c:	42470000 	.word	0x42470000
 8004550:	42470e80 	.word	0x42470e80
 8004554:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004558:	f7fe fa74 	bl	8002a44 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e106      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456a:	4b85      	ldr	r3, [pc, #532]	; (8004780 <HAL_RCC_OscConfig+0x4e4>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004572:	2b00      	cmp	r3, #0
 8004574:	d0f0      	beq.n	8004558 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d106      	bne.n	800458c <HAL_RCC_OscConfig+0x2f0>
 800457e:	4b81      	ldr	r3, [pc, #516]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004582:	4a80      	ldr	r2, [pc, #512]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004584:	f043 0301 	orr.w	r3, r3, #1
 8004588:	6713      	str	r3, [r2, #112]	; 0x70
 800458a:	e01c      	b.n	80045c6 <HAL_RCC_OscConfig+0x32a>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2b05      	cmp	r3, #5
 8004592:	d10c      	bne.n	80045ae <HAL_RCC_OscConfig+0x312>
 8004594:	4b7b      	ldr	r3, [pc, #492]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004598:	4a7a      	ldr	r2, [pc, #488]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 800459a:	f043 0304 	orr.w	r3, r3, #4
 800459e:	6713      	str	r3, [r2, #112]	; 0x70
 80045a0:	4b78      	ldr	r3, [pc, #480]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a4:	4a77      	ldr	r2, [pc, #476]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	6713      	str	r3, [r2, #112]	; 0x70
 80045ac:	e00b      	b.n	80045c6 <HAL_RCC_OscConfig+0x32a>
 80045ae:	4b75      	ldr	r3, [pc, #468]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b2:	4a74      	ldr	r2, [pc, #464]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ba:	4b72      	ldr	r3, [pc, #456]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045be:	4a71      	ldr	r2, [pc, #452]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045c0:	f023 0304 	bic.w	r3, r3, #4
 80045c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d015      	beq.n	80045fa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ce:	f7fe fa39 	bl	8002a44 <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d4:	e00a      	b.n	80045ec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045d6:	f7fe fa35 	bl	8002a44 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d901      	bls.n	80045ec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e0c5      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ec:	4b65      	ldr	r3, [pc, #404]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0ee      	beq.n	80045d6 <HAL_RCC_OscConfig+0x33a>
 80045f8:	e014      	b.n	8004624 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fa:	f7fe fa23 	bl	8002a44 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004600:	e00a      	b.n	8004618 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004602:	f7fe fa1f 	bl	8002a44 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004610:	4293      	cmp	r3, r2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e0af      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004618:	4b5a      	ldr	r3, [pc, #360]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 800461a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ee      	bne.n	8004602 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004624:	7dfb      	ldrb	r3, [r7, #23]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d105      	bne.n	8004636 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462a:	4b56      	ldr	r3, [pc, #344]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	4a55      	ldr	r2, [pc, #340]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004630:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004634:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 809b 	beq.w	8004776 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004640:	4b50      	ldr	r3, [pc, #320]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 030c 	and.w	r3, r3, #12
 8004648:	2b08      	cmp	r3, #8
 800464a:	d05c      	beq.n	8004706 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	2b02      	cmp	r3, #2
 8004652:	d141      	bne.n	80046d8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004654:	4b4c      	ldr	r3, [pc, #304]	; (8004788 <HAL_RCC_OscConfig+0x4ec>)
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fe f9f3 	bl	8002a44 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004660:	e008      	b.n	8004674 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004662:	f7fe f9ef 	bl	8002a44 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e081      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004674:	4b43      	ldr	r3, [pc, #268]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f0      	bne.n	8004662 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	69da      	ldr	r2, [r3, #28]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	019b      	lsls	r3, r3, #6
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004696:	085b      	lsrs	r3, r3, #1
 8004698:	3b01      	subs	r3, #1
 800469a:	041b      	lsls	r3, r3, #16
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	061b      	lsls	r3, r3, #24
 80046a4:	4937      	ldr	r1, [pc, #220]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046aa:	4b37      	ldr	r3, [pc, #220]	; (8004788 <HAL_RCC_OscConfig+0x4ec>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fe f9c8 	bl	8002a44 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b8:	f7fe f9c4 	bl	8002a44 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e056      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ca:	4b2e      	ldr	r3, [pc, #184]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0f0      	beq.n	80046b8 <HAL_RCC_OscConfig+0x41c>
 80046d6:	e04e      	b.n	8004776 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046d8:	4b2b      	ldr	r3, [pc, #172]	; (8004788 <HAL_RCC_OscConfig+0x4ec>)
 80046da:	2200      	movs	r2, #0
 80046dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046de:	f7fe f9b1 	bl	8002a44 <HAL_GetTick>
 80046e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e4:	e008      	b.n	80046f8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046e6:	f7fe f9ad 	bl	8002a44 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e03f      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f8:	4b22      	ldr	r3, [pc, #136]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1f0      	bne.n	80046e6 <HAL_RCC_OscConfig+0x44a>
 8004704:	e037      	b.n	8004776 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e032      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004712:	4b1c      	ldr	r3, [pc, #112]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d028      	beq.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800472a:	429a      	cmp	r2, r3
 800472c:	d121      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004738:	429a      	cmp	r2, r3
 800473a:	d11a      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004742:	4013      	ands	r3, r2
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004748:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800474a:	4293      	cmp	r3, r2
 800474c:	d111      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	085b      	lsrs	r3, r3, #1
 800475a:	3b01      	subs	r3, #1
 800475c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800475e:	429a      	cmp	r2, r3
 8004760:	d107      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800476e:	429a      	cmp	r2, r3
 8004770:	d001      	beq.n	8004776 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3718      	adds	r7, #24
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	40007000 	.word	0x40007000
 8004784:	40023800 	.word	0x40023800
 8004788:	42470060 	.word	0x42470060

0800478c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0cc      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047a0:	4b68      	ldr	r3, [pc, #416]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d90c      	bls.n	80047c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ae:	4b65      	ldr	r3, [pc, #404]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b6:	4b63      	ldr	r3, [pc, #396]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d001      	beq.n	80047c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0b8      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d020      	beq.n	8004816 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d005      	beq.n	80047ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047e0:	4b59      	ldr	r3, [pc, #356]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	4a58      	ldr	r2, [pc, #352]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047f8:	4b53      	ldr	r3, [pc, #332]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	4a52      	ldr	r2, [pc, #328]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004802:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004804:	4b50      	ldr	r3, [pc, #320]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	494d      	ldr	r1, [pc, #308]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	4313      	orrs	r3, r2
 8004814:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d044      	beq.n	80048ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482a:	4b47      	ldr	r3, [pc, #284]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d119      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e07f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d003      	beq.n	800484a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004846:	2b03      	cmp	r3, #3
 8004848:	d107      	bne.n	800485a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484a:	4b3f      	ldr	r3, [pc, #252]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d109      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e06f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800485a:	4b3b      	ldr	r3, [pc, #236]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e067      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800486a:	4b37      	ldr	r3, [pc, #220]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f023 0203 	bic.w	r2, r3, #3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	4934      	ldr	r1, [pc, #208]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004878:	4313      	orrs	r3, r2
 800487a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800487c:	f7fe f8e2 	bl	8002a44 <HAL_GetTick>
 8004880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004882:	e00a      	b.n	800489a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004884:	f7fe f8de 	bl	8002a44 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004892:	4293      	cmp	r3, r2
 8004894:	d901      	bls.n	800489a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e04f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489a:	4b2b      	ldr	r3, [pc, #172]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 020c 	and.w	r2, r3, #12
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d1eb      	bne.n	8004884 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048ac:	4b25      	ldr	r3, [pc, #148]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0307 	and.w	r3, r3, #7
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d20c      	bcs.n	80048d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ba:	4b22      	ldr	r3, [pc, #136]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	b2d2      	uxtb	r2, r2
 80048c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c2:	4b20      	ldr	r3, [pc, #128]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d001      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e032      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d008      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e0:	4b19      	ldr	r3, [pc, #100]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4916      	ldr	r1, [pc, #88]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d009      	beq.n	8004912 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048fe:	4b12      	ldr	r3, [pc, #72]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	490e      	ldr	r1, [pc, #56]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	4313      	orrs	r3, r2
 8004910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004912:	f000 f821 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 8004916:	4602      	mov	r2, r0
 8004918:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	490a      	ldr	r1, [pc, #40]	; (800494c <HAL_RCC_ClockConfig+0x1c0>)
 8004924:	5ccb      	ldrb	r3, [r1, r3]
 8004926:	fa22 f303 	lsr.w	r3, r2, r3
 800492a:	4a09      	ldr	r2, [pc, #36]	; (8004950 <HAL_RCC_ClockConfig+0x1c4>)
 800492c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800492e:	4b09      	ldr	r3, [pc, #36]	; (8004954 <HAL_RCC_ClockConfig+0x1c8>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7fe f842 	bl	80029bc <HAL_InitTick>

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	40023c00 	.word	0x40023c00
 8004948:	40023800 	.word	0x40023800
 800494c:	08008418 	.word	0x08008418
 8004950:	20000004 	.word	0x20000004
 8004954:	20000008 	.word	0x20000008

08004958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004958:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004960:	2300      	movs	r3, #0
 8004962:	607b      	str	r3, [r7, #4]
 8004964:	2300      	movs	r3, #0
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	2300      	movs	r3, #0
 800496a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004970:	4b67      	ldr	r3, [pc, #412]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 030c 	and.w	r3, r3, #12
 8004978:	2b08      	cmp	r3, #8
 800497a:	d00d      	beq.n	8004998 <HAL_RCC_GetSysClockFreq+0x40>
 800497c:	2b08      	cmp	r3, #8
 800497e:	f200 80bd 	bhi.w	8004afc <HAL_RCC_GetSysClockFreq+0x1a4>
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <HAL_RCC_GetSysClockFreq+0x34>
 8004986:	2b04      	cmp	r3, #4
 8004988:	d003      	beq.n	8004992 <HAL_RCC_GetSysClockFreq+0x3a>
 800498a:	e0b7      	b.n	8004afc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800498c:	4b61      	ldr	r3, [pc, #388]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800498e:	60bb      	str	r3, [r7, #8]
       break;
 8004990:	e0b7      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004992:	4b61      	ldr	r3, [pc, #388]	; (8004b18 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004994:	60bb      	str	r3, [r7, #8]
      break;
 8004996:	e0b4      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004998:	4b5d      	ldr	r3, [pc, #372]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049a2:	4b5b      	ldr	r3, [pc, #364]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d04d      	beq.n	8004a4a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049ae:	4b58      	ldr	r3, [pc, #352]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	099b      	lsrs	r3, r3, #6
 80049b4:	461a      	mov	r2, r3
 80049b6:	f04f 0300 	mov.w	r3, #0
 80049ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80049be:	f04f 0100 	mov.w	r1, #0
 80049c2:	ea02 0800 	and.w	r8, r2, r0
 80049c6:	ea03 0901 	and.w	r9, r3, r1
 80049ca:	4640      	mov	r0, r8
 80049cc:	4649      	mov	r1, r9
 80049ce:	f04f 0200 	mov.w	r2, #0
 80049d2:	f04f 0300 	mov.w	r3, #0
 80049d6:	014b      	lsls	r3, r1, #5
 80049d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80049dc:	0142      	lsls	r2, r0, #5
 80049de:	4610      	mov	r0, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	ebb0 0008 	subs.w	r0, r0, r8
 80049e6:	eb61 0109 	sbc.w	r1, r1, r9
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	018b      	lsls	r3, r1, #6
 80049f4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80049f8:	0182      	lsls	r2, r0, #6
 80049fa:	1a12      	subs	r2, r2, r0
 80049fc:	eb63 0301 	sbc.w	r3, r3, r1
 8004a00:	f04f 0000 	mov.w	r0, #0
 8004a04:	f04f 0100 	mov.w	r1, #0
 8004a08:	00d9      	lsls	r1, r3, #3
 8004a0a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a0e:	00d0      	lsls	r0, r2, #3
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	eb12 0208 	adds.w	r2, r2, r8
 8004a18:	eb43 0309 	adc.w	r3, r3, r9
 8004a1c:	f04f 0000 	mov.w	r0, #0
 8004a20:	f04f 0100 	mov.w	r1, #0
 8004a24:	0259      	lsls	r1, r3, #9
 8004a26:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004a2a:	0250      	lsls	r0, r2, #9
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	460b      	mov	r3, r1
 8004a30:	4610      	mov	r0, r2
 8004a32:	4619      	mov	r1, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	461a      	mov	r2, r3
 8004a38:	f04f 0300 	mov.w	r3, #0
 8004a3c:	f7fc fa24 	bl	8000e88 <__aeabi_uldivmod>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4613      	mov	r3, r2
 8004a46:	60fb      	str	r3, [r7, #12]
 8004a48:	e04a      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a4a:	4b31      	ldr	r3, [pc, #196]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	099b      	lsrs	r3, r3, #6
 8004a50:	461a      	mov	r2, r3
 8004a52:	f04f 0300 	mov.w	r3, #0
 8004a56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a5a:	f04f 0100 	mov.w	r1, #0
 8004a5e:	ea02 0400 	and.w	r4, r2, r0
 8004a62:	ea03 0501 	and.w	r5, r3, r1
 8004a66:	4620      	mov	r0, r4
 8004a68:	4629      	mov	r1, r5
 8004a6a:	f04f 0200 	mov.w	r2, #0
 8004a6e:	f04f 0300 	mov.w	r3, #0
 8004a72:	014b      	lsls	r3, r1, #5
 8004a74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a78:	0142      	lsls	r2, r0, #5
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	1b00      	subs	r0, r0, r4
 8004a80:	eb61 0105 	sbc.w	r1, r1, r5
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	018b      	lsls	r3, r1, #6
 8004a8e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a92:	0182      	lsls	r2, r0, #6
 8004a94:	1a12      	subs	r2, r2, r0
 8004a96:	eb63 0301 	sbc.w	r3, r3, r1
 8004a9a:	f04f 0000 	mov.w	r0, #0
 8004a9e:	f04f 0100 	mov.w	r1, #0
 8004aa2:	00d9      	lsls	r1, r3, #3
 8004aa4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004aa8:	00d0      	lsls	r0, r2, #3
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	1912      	adds	r2, r2, r4
 8004ab0:	eb45 0303 	adc.w	r3, r5, r3
 8004ab4:	f04f 0000 	mov.w	r0, #0
 8004ab8:	f04f 0100 	mov.w	r1, #0
 8004abc:	0299      	lsls	r1, r3, #10
 8004abe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004ac2:	0290      	lsls	r0, r2, #10
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4610      	mov	r0, r2
 8004aca:	4619      	mov	r1, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	f7fc f9d8 	bl	8000e88 <__aeabi_uldivmod>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4613      	mov	r3, r2
 8004ade:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	0c1b      	lsrs	r3, r3, #16
 8004ae6:	f003 0303 	and.w	r3, r3, #3
 8004aea:	3301      	adds	r3, #1
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af8:	60bb      	str	r3, [r7, #8]
      break;
 8004afa:	e002      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004afc:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004afe:	60bb      	str	r3, [r7, #8]
      break;
 8004b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b02:	68bb      	ldr	r3, [r7, #8]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3710      	adds	r7, #16
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004b0e:	bf00      	nop
 8004b10:	40023800 	.word	0x40023800
 8004b14:	00f42400 	.word	0x00f42400
 8004b18:	007a1200 	.word	0x007a1200

08004b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b20:	4b03      	ldr	r3, [pc, #12]	; (8004b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b22:	681b      	ldr	r3, [r3, #0]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20000004 	.word	0x20000004

08004b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b38:	f7ff fff0 	bl	8004b1c <HAL_RCC_GetHCLKFreq>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	0a9b      	lsrs	r3, r3, #10
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	4903      	ldr	r1, [pc, #12]	; (8004b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b4a:	5ccb      	ldrb	r3, [r1, r3]
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40023800 	.word	0x40023800
 8004b58:	08008428 	.word	0x08008428

08004b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b60:	f7ff ffdc 	bl	8004b1c <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b05      	ldr	r3, [pc, #20]	; (8004b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	0b5b      	lsrs	r3, r3, #13
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4903      	ldr	r1, [pc, #12]	; (8004b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40023800 	.word	0x40023800
 8004b80:	08008428 	.word	0x08008428

08004b84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e07b      	b.n	8004c8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d108      	bne.n	8004bb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ba6:	d009      	beq.n	8004bbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	61da      	str	r2, [r3, #28]
 8004bae:	e005      	b.n	8004bbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f7fd fca8 	bl	800252c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bf2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c04:	431a      	orrs	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	f003 0302 	and.w	r3, r3, #2
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c40:	ea42 0103 	orr.w	r1, r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c48:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	0c1b      	lsrs	r3, r3, #16
 8004c5a:	f003 0104 	and.w	r1, r3, #4
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c62:	f003 0210 	and.w	r2, r3, #16
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	69da      	ldr	r2, [r3, #28]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
	...

08004c98 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d101      	bne.n	8004cb8 <HAL_SPI_Transmit_IT+0x20>
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	e06f      	b.n	8004d98 <HAL_SPI_Transmit_IT+0x100>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d002      	beq.n	8004ccc <HAL_SPI_Transmit_IT+0x34>
 8004cc6:	88fb      	ldrh	r3, [r7, #6]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d102      	bne.n	8004cd2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004cd0:	e05d      	b.n	8004d8e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d002      	beq.n	8004ce4 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8004cde:	2302      	movs	r3, #2
 8004ce0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ce2:	e054      	b.n	8004d8e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2203      	movs	r2, #3
 8004ce8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	88fa      	ldrh	r2, [r7, #6]
 8004cfc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	88fa      	ldrh	r2, [r7, #6]
 8004d02:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	4a1f      	ldr	r2, [pc, #124]	; (8004da4 <HAL_SPI_Transmit_IT+0x10c>)
 8004d28:	645a      	str	r2, [r3, #68]	; 0x44
 8004d2a:	e002      	b.n	8004d32 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	4a1e      	ldr	r2, [pc, #120]	; (8004da8 <HAL_SPI_Transmit_IT+0x110>)
 8004d30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d3a:	d10f      	bne.n	8004d5c <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8004d6a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d76:	2b40      	cmp	r3, #64	; 0x40
 8004d78:	d008      	beq.n	8004d8c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d88:	601a      	str	r2, [r3, #0]
 8004d8a:	e000      	b.n	8004d8e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8004d8c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	371c      	adds	r7, #28
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	0800502f 	.word	0x0800502f
 8004da8:	08004fe9 	.word	0x08004fe9

08004dac <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	099b      	lsrs	r3, r3, #6
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10f      	bne.n	8004df0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00a      	beq.n	8004df0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	099b      	lsrs	r3, r3, #6
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	4798      	blx	r3
    return;
 8004dee:	e0d7      	b.n	8004fa0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	f003 0301 	and.w	r3, r3, #1
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d00a      	beq.n	8004e12 <HAL_SPI_IRQHandler+0x66>
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	09db      	lsrs	r3, r3, #7
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d004      	beq.n	8004e12 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	4798      	blx	r3
    return;
 8004e10:	e0c6      	b.n	8004fa0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	095b      	lsrs	r3, r3, #5
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10c      	bne.n	8004e38 <HAL_SPI_IRQHandler+0x8c>
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	099b      	lsrs	r3, r3, #6
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d106      	bne.n	8004e38 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	0a1b      	lsrs	r3, r3, #8
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 80b4 	beq.w	8004fa0 <HAL_SPI_IRQHandler+0x1f4>
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80ad 	beq.w	8004fa0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	099b      	lsrs	r3, r3, #6
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d023      	beq.n	8004e9a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d011      	beq.n	8004e82 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e62:	f043 0204 	orr.w	r2, r3, #4
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	e00b      	b.n	8004e9a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e82:	2300      	movs	r3, #0
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	613b      	str	r3, [r7, #16]
 8004e96:	693b      	ldr	r3, [r7, #16]
        return;
 8004e98:	e082      	b.n	8004fa0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	095b      	lsrs	r3, r3, #5
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d014      	beq.n	8004ed0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eaa:	f043 0201 	orr.w	r2, r3, #1
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60fb      	str	r3, [r7, #12]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	0a1b      	lsrs	r3, r3, #8
 8004ed4:	f003 0301 	and.w	r3, r3, #1
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00c      	beq.n	8004ef6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee0:	f043 0208 	orr.w	r2, r3, #8
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004ee8:	2300      	movs	r3, #0
 8004eea:	60bb      	str	r3, [r7, #8]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	60bb      	str	r3, [r7, #8]
 8004ef4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d04f      	beq.n	8004f9e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685a      	ldr	r2, [r3, #4]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f0c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d104      	bne.n	8004f2a <HAL_SPI_IRQHandler+0x17e>
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f003 0301 	and.w	r3, r3, #1
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d034      	beq.n	8004f94 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0203 	bic.w	r2, r2, #3
 8004f38:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d011      	beq.n	8004f66 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f46:	4a18      	ldr	r2, [pc, #96]	; (8004fa8 <HAL_SPI_IRQHandler+0x1fc>)
 8004f48:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7fe fd62 	bl	8003a18 <HAL_DMA_Abort_IT>
 8004f54:	4603      	mov	r3, r0
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d005      	beq.n	8004f66 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d016      	beq.n	8004f9c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f72:	4a0d      	ldr	r2, [pc, #52]	; (8004fa8 <HAL_SPI_IRQHandler+0x1fc>)
 8004f74:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fe fd4c 	bl	8003a18 <HAL_DMA_Abort_IT>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004f92:	e003      	b.n	8004f9c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f809 	bl	8004fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004f9a:	e000      	b.n	8004f9e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004f9c:	bf00      	nop
    return;
 8004f9e:	bf00      	nop
  }
}
 8004fa0:	3720      	adds	r7, #32
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	08004fc1 	.word	0x08004fc1

08004fac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fcc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004fda:	68f8      	ldr	r0, [r7, #12]
 8004fdc:	f7ff ffe6 	bl	8004fac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004fe0:	bf00      	nop
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	330c      	adds	r3, #12
 8004ffa:	7812      	ldrb	r2, [r2, #0]
 8004ffc:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800500c:	b29b      	uxth	r3, r3
 800500e:	3b01      	subs	r3, #1
 8005010:	b29a      	uxth	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	d102      	bne.n	8005026 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f8f1 	bl	8005208 <SPI_CloseTx_ISR>
  }
}
 8005026:	bf00      	nop
 8005028:	3708      	adds	r7, #8
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b082      	sub	sp, #8
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503a:	881a      	ldrh	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	1c9a      	adds	r2, r3, #2
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005050:	b29b      	uxth	r3, r3
 8005052:	3b01      	subs	r3, #1
 8005054:	b29a      	uxth	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	d102      	bne.n	800506a <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f8cf 	bl	8005208 <SPI_CloseTx_ISR>
  }
}
 800506a:	bf00      	nop
 800506c:	3708      	adds	r7, #8
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
	...

08005074 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b088      	sub	sp, #32
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005084:	f7fd fcde 	bl	8002a44 <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508c:	1a9b      	subs	r3, r3, r2
 800508e:	683a      	ldr	r2, [r7, #0]
 8005090:	4413      	add	r3, r2
 8005092:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005094:	f7fd fcd6 	bl	8002a44 <HAL_GetTick>
 8005098:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800509a:	4b39      	ldr	r3, [pc, #228]	; (8005180 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	015b      	lsls	r3, r3, #5
 80050a0:	0d1b      	lsrs	r3, r3, #20
 80050a2:	69fa      	ldr	r2, [r7, #28]
 80050a4:	fb02 f303 	mul.w	r3, r2, r3
 80050a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050aa:	e054      	b.n	8005156 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b2:	d050      	beq.n	8005156 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050b4:	f7fd fcc6 	bl	8002a44 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d902      	bls.n	80050ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d13d      	bne.n	8005146 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685a      	ldr	r2, [r3, #4]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050e2:	d111      	bne.n	8005108 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050ec:	d004      	beq.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050f6:	d107      	bne.n	8005108 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005106:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005110:	d10f      	bne.n	8005132 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005130:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e017      	b.n	8005176 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800514c:	2300      	movs	r3, #0
 800514e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	3b01      	subs	r3, #1
 8005154:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	4013      	ands	r3, r2
 8005160:	68ba      	ldr	r2, [r7, #8]
 8005162:	429a      	cmp	r2, r3
 8005164:	bf0c      	ite	eq
 8005166:	2301      	moveq	r3, #1
 8005168:	2300      	movne	r3, #0
 800516a:	b2db      	uxtb	r3, r3
 800516c:	461a      	mov	r2, r3
 800516e:	79fb      	ldrb	r3, [r7, #7]
 8005170:	429a      	cmp	r2, r3
 8005172:	d19b      	bne.n	80050ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3720      	adds	r7, #32
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	20000004 	.word	0x20000004

08005184 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005190:	4b1b      	ldr	r3, [pc, #108]	; (8005200 <SPI_EndRxTxTransaction+0x7c>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a1b      	ldr	r2, [pc, #108]	; (8005204 <SPI_EndRxTxTransaction+0x80>)
 8005196:	fba2 2303 	umull	r2, r3, r2, r3
 800519a:	0d5b      	lsrs	r3, r3, #21
 800519c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80051a0:	fb02 f303 	mul.w	r3, r2, r3
 80051a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051ae:	d112      	bne.n	80051d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2200      	movs	r2, #0
 80051b8:	2180      	movs	r1, #128	; 0x80
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f7ff ff5a 	bl	8005074 <SPI_WaitFlagStateUntilTimeout>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d016      	beq.n	80051f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ca:	f043 0220 	orr.w	r2, r3, #32
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e00f      	b.n	80051f6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d00a      	beq.n	80051f2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	3b01      	subs	r3, #1
 80051e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ec:	2b80      	cmp	r3, #128	; 0x80
 80051ee:	d0f2      	beq.n	80051d6 <SPI_EndRxTxTransaction+0x52>
 80051f0:	e000      	b.n	80051f4 <SPI_EndRxTxTransaction+0x70>
        break;
 80051f2:	bf00      	nop
  }

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	20000004 	.word	0x20000004
 8005204:	165e9f81 	.word	0x165e9f81

08005208 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005210:	4b2c      	ldr	r3, [pc, #176]	; (80052c4 <SPI_CloseTx_ISR+0xbc>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a2c      	ldr	r2, [pc, #176]	; (80052c8 <SPI_CloseTx_ISR+0xc0>)
 8005216:	fba2 2303 	umull	r2, r3, r2, r3
 800521a:	0a5b      	lsrs	r3, r3, #9
 800521c:	2264      	movs	r2, #100	; 0x64
 800521e:	fb02 f303 	mul.w	r3, r2, r3
 8005222:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005224:	f7fd fc0e 	bl	8002a44 <HAL_GetTick>
 8005228:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d106      	bne.n	800523e <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005234:	f043 0220 	orr.w	r2, r3, #32
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800523c:	e009      	b.n	8005252 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	3b01      	subs	r3, #1
 8005242:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d0eb      	beq.n	800522a <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005260:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	2164      	movs	r1, #100	; 0x64
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7ff ff8c 	bl	8005184 <SPI_EndRxTxTransaction>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d005      	beq.n	800527e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005276:	f043 0220 	orr.w	r2, r3, #32
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10a      	bne.n	800529c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005286:	2300      	movs	r3, #0
 8005288:	60fb      	str	r3, [r7, #12]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	60fb      	str	r3, [r7, #12]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	60fb      	str	r3, [r7, #12]
 800529a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f7ff fe7d 	bl	8004fac <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80052b2:	e002      	b.n	80052ba <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f7fd f83d 	bl	8002334 <HAL_SPI_TxCpltCallback>
}
 80052ba:	bf00      	nop
 80052bc:	3718      	adds	r7, #24
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	20000004 	.word	0x20000004
 80052c8:	057619f1 	.word	0x057619f1

080052cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e041      	b.n	8005362 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d106      	bne.n	80052f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7fd f96a 	bl	80025cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3304      	adds	r3, #4
 8005308:	4619      	mov	r1, r3
 800530a:	4610      	mov	r0, r2
 800530c:	f000 fade 	bl	80058cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	d001      	beq.n	8005384 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e03c      	b.n	80053fe <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a1e      	ldr	r2, [pc, #120]	; (800540c <HAL_TIM_Base_Start+0xa0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d018      	beq.n	80053c8 <HAL_TIM_Base_Start+0x5c>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800539e:	d013      	beq.n	80053c8 <HAL_TIM_Base_Start+0x5c>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a1a      	ldr	r2, [pc, #104]	; (8005410 <HAL_TIM_Base_Start+0xa4>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d00e      	beq.n	80053c8 <HAL_TIM_Base_Start+0x5c>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a19      	ldr	r2, [pc, #100]	; (8005414 <HAL_TIM_Base_Start+0xa8>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d009      	beq.n	80053c8 <HAL_TIM_Base_Start+0x5c>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a17      	ldr	r2, [pc, #92]	; (8005418 <HAL_TIM_Base_Start+0xac>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d004      	beq.n	80053c8 <HAL_TIM_Base_Start+0x5c>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a16      	ldr	r2, [pc, #88]	; (800541c <HAL_TIM_Base_Start+0xb0>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d111      	bne.n	80053ec <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 0307 	and.w	r3, r3, #7
 80053d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2b06      	cmp	r3, #6
 80053d8:	d010      	beq.n	80053fc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f042 0201 	orr.w	r2, r2, #1
 80053e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ea:	e007      	b.n	80053fc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f042 0201 	orr.w	r2, r2, #1
 80053fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40010000 	.word	0x40010000
 8005410:	40000400 	.word	0x40000400
 8005414:	40000800 	.word	0x40000800
 8005418:	40000c00 	.word	0x40000c00
 800541c:	40014000 	.word	0x40014000

08005420 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d001      	beq.n	8005438 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e044      	b.n	80054c2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68da      	ldr	r2, [r3, #12]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a1e      	ldr	r2, [pc, #120]	; (80054d0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d018      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005462:	d013      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a1a      	ldr	r2, [pc, #104]	; (80054d4 <HAL_TIM_Base_Start_IT+0xb4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d00e      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a19      	ldr	r2, [pc, #100]	; (80054d8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d009      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a17      	ldr	r2, [pc, #92]	; (80054dc <HAL_TIM_Base_Start_IT+0xbc>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d004      	beq.n	800548c <HAL_TIM_Base_Start_IT+0x6c>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a16      	ldr	r2, [pc, #88]	; (80054e0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d111      	bne.n	80054b0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 0307 	and.w	r3, r3, #7
 8005496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2b06      	cmp	r3, #6
 800549c:	d010      	beq.n	80054c0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0201 	orr.w	r2, r2, #1
 80054ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ae:	e007      	b.n	80054c0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f042 0201 	orr.w	r2, r2, #1
 80054be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	40010000 	.word	0x40010000
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40000800 	.word	0x40000800
 80054dc:	40000c00 	.word	0x40000c00
 80054e0:	40014000 	.word	0x40014000

080054e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f003 0302 	and.w	r3, r3, #2
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d122      	bne.n	8005540 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b02      	cmp	r3, #2
 8005506:	d11b      	bne.n	8005540 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f06f 0202 	mvn.w	r2, #2
 8005510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2201      	movs	r2, #1
 8005516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	f003 0303 	and.w	r3, r3, #3
 8005522:	2b00      	cmp	r3, #0
 8005524:	d003      	beq.n	800552e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f9b2 	bl	8005890 <HAL_TIM_IC_CaptureCallback>
 800552c:	e005      	b.n	800553a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f9a4 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 f9b5 	bl	80058a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	f003 0304 	and.w	r3, r3, #4
 800554a:	2b04      	cmp	r3, #4
 800554c:	d122      	bne.n	8005594 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	2b04      	cmp	r3, #4
 800555a:	d11b      	bne.n	8005594 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f06f 0204 	mvn.w	r2, #4
 8005564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2202      	movs	r2, #2
 800556a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f988 	bl	8005890 <HAL_TIM_IC_CaptureCallback>
 8005580:	e005      	b.n	800558e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 f97a 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f98b 	bl	80058a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b08      	cmp	r3, #8
 80055a0:	d122      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	2b08      	cmp	r3, #8
 80055ae:	d11b      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f06f 0208 	mvn.w	r2, #8
 80055b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2204      	movs	r2, #4
 80055be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f95e 	bl	8005890 <HAL_TIM_IC_CaptureCallback>
 80055d4:	e005      	b.n	80055e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f950 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f000 f961 	bl	80058a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f003 0310 	and.w	r3, r3, #16
 80055f2:	2b10      	cmp	r3, #16
 80055f4:	d122      	bne.n	800563c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b10      	cmp	r3, #16
 8005602:	d11b      	bne.n	800563c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0210 	mvn.w	r2, #16
 800560c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2208      	movs	r2, #8
 8005612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f934 	bl	8005890 <HAL_TIM_IC_CaptureCallback>
 8005628:	e005      	b.n	8005636 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f926 	bl	800587c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f937 	bl	80058a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b01      	cmp	r3, #1
 8005648:	d10e      	bne.n	8005668 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b01      	cmp	r3, #1
 8005656:	d107      	bne.n	8005668 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f06f 0201 	mvn.w	r2, #1
 8005660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fc fe7c 	bl	8002360 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005672:	2b80      	cmp	r3, #128	; 0x80
 8005674:	d10e      	bne.n	8005694 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005680:	2b80      	cmp	r3, #128	; 0x80
 8005682:	d107      	bne.n	8005694 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800568c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 faae 	bl	8005bf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800569e:	2b40      	cmp	r3, #64	; 0x40
 80056a0:	d10e      	bne.n	80056c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	d107      	bne.n	80056c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f8fc 	bl	80058b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	f003 0320 	and.w	r3, r3, #32
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d10e      	bne.n	80056ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b20      	cmp	r3, #32
 80056da:	d107      	bne.n	80056ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f06f 0220 	mvn.w	r2, #32
 80056e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 fa78 	bl	8005bdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056ec:	bf00      	nop
 80056ee:	3708      	adds	r7, #8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005704:	2b01      	cmp	r3, #1
 8005706:	d101      	bne.n	800570c <HAL_TIM_ConfigClockSource+0x18>
 8005708:	2302      	movs	r3, #2
 800570a:	e0b3      	b.n	8005874 <HAL_TIM_ConfigClockSource+0x180>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2202      	movs	r2, #2
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800572a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005732:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005744:	d03e      	beq.n	80057c4 <HAL_TIM_ConfigClockSource+0xd0>
 8005746:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800574a:	f200 8087 	bhi.w	800585c <HAL_TIM_ConfigClockSource+0x168>
 800574e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005752:	f000 8085 	beq.w	8005860 <HAL_TIM_ConfigClockSource+0x16c>
 8005756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800575a:	d87f      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 800575c:	2b70      	cmp	r3, #112	; 0x70
 800575e:	d01a      	beq.n	8005796 <HAL_TIM_ConfigClockSource+0xa2>
 8005760:	2b70      	cmp	r3, #112	; 0x70
 8005762:	d87b      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 8005764:	2b60      	cmp	r3, #96	; 0x60
 8005766:	d050      	beq.n	800580a <HAL_TIM_ConfigClockSource+0x116>
 8005768:	2b60      	cmp	r3, #96	; 0x60
 800576a:	d877      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 800576c:	2b50      	cmp	r3, #80	; 0x50
 800576e:	d03c      	beq.n	80057ea <HAL_TIM_ConfigClockSource+0xf6>
 8005770:	2b50      	cmp	r3, #80	; 0x50
 8005772:	d873      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 8005774:	2b40      	cmp	r3, #64	; 0x40
 8005776:	d058      	beq.n	800582a <HAL_TIM_ConfigClockSource+0x136>
 8005778:	2b40      	cmp	r3, #64	; 0x40
 800577a:	d86f      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 800577c:	2b30      	cmp	r3, #48	; 0x30
 800577e:	d064      	beq.n	800584a <HAL_TIM_ConfigClockSource+0x156>
 8005780:	2b30      	cmp	r3, #48	; 0x30
 8005782:	d86b      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 8005784:	2b20      	cmp	r3, #32
 8005786:	d060      	beq.n	800584a <HAL_TIM_ConfigClockSource+0x156>
 8005788:	2b20      	cmp	r3, #32
 800578a:	d867      	bhi.n	800585c <HAL_TIM_ConfigClockSource+0x168>
 800578c:	2b00      	cmp	r3, #0
 800578e:	d05c      	beq.n	800584a <HAL_TIM_ConfigClockSource+0x156>
 8005790:	2b10      	cmp	r3, #16
 8005792:	d05a      	beq.n	800584a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005794:	e062      	b.n	800585c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6818      	ldr	r0, [r3, #0]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6899      	ldr	r1, [r3, #8]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	f000 f98b 	bl	8005ac0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80057b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	609a      	str	r2, [r3, #8]
      break;
 80057c2:	e04e      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6818      	ldr	r0, [r3, #0]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	6899      	ldr	r1, [r3, #8]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f000 f974 	bl	8005ac0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057e6:	609a      	str	r2, [r3, #8]
      break;
 80057e8:	e03b      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6818      	ldr	r0, [r3, #0]
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	6859      	ldr	r1, [r3, #4]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	461a      	mov	r2, r3
 80057f8:	f000 f8e8 	bl	80059cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2150      	movs	r1, #80	; 0x50
 8005802:	4618      	mov	r0, r3
 8005804:	f000 f941 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 8005808:	e02b      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6818      	ldr	r0, [r3, #0]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	6859      	ldr	r1, [r3, #4]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	461a      	mov	r2, r3
 8005818:	f000 f907 	bl	8005a2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2160      	movs	r1, #96	; 0x60
 8005822:	4618      	mov	r0, r3
 8005824:	f000 f931 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 8005828:	e01b      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6818      	ldr	r0, [r3, #0]
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	6859      	ldr	r1, [r3, #4]
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	461a      	mov	r2, r3
 8005838:	f000 f8c8 	bl	80059cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2140      	movs	r1, #64	; 0x40
 8005842:	4618      	mov	r0, r3
 8005844:	f000 f921 	bl	8005a8a <TIM_ITRx_SetConfig>
      break;
 8005848:	e00b      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4619      	mov	r1, r3
 8005854:	4610      	mov	r0, r2
 8005856:	f000 f918 	bl	8005a8a <TIM_ITRx_SetConfig>
        break;
 800585a:	e002      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800585c:	bf00      	nop
 800585e:	e000      	b.n	8005862 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005860:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80058ac:	bf00      	nop
 80058ae:	370c      	adds	r7, #12
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a34      	ldr	r2, [pc, #208]	; (80059b0 <TIM_Base_SetConfig+0xe4>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00f      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ea:	d00b      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a31      	ldr	r2, [pc, #196]	; (80059b4 <TIM_Base_SetConfig+0xe8>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d007      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a30      	ldr	r2, [pc, #192]	; (80059b8 <TIM_Base_SetConfig+0xec>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d003      	beq.n	8005904 <TIM_Base_SetConfig+0x38>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a2f      	ldr	r2, [pc, #188]	; (80059bc <TIM_Base_SetConfig+0xf0>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d108      	bne.n	8005916 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800590a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a25      	ldr	r2, [pc, #148]	; (80059b0 <TIM_Base_SetConfig+0xe4>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d01b      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005924:	d017      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a22      	ldr	r2, [pc, #136]	; (80059b4 <TIM_Base_SetConfig+0xe8>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d013      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a21      	ldr	r2, [pc, #132]	; (80059b8 <TIM_Base_SetConfig+0xec>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d00f      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a20      	ldr	r2, [pc, #128]	; (80059bc <TIM_Base_SetConfig+0xf0>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d00b      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a1f      	ldr	r2, [pc, #124]	; (80059c0 <TIM_Base_SetConfig+0xf4>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d007      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a1e      	ldr	r2, [pc, #120]	; (80059c4 <TIM_Base_SetConfig+0xf8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d003      	beq.n	8005956 <TIM_Base_SetConfig+0x8a>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1d      	ldr	r2, [pc, #116]	; (80059c8 <TIM_Base_SetConfig+0xfc>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d108      	bne.n	8005968 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800595c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4313      	orrs	r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68fa      	ldr	r2, [r7, #12]
 800597a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a08      	ldr	r2, [pc, #32]	; (80059b0 <TIM_Base_SetConfig+0xe4>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d103      	bne.n	800599c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	691a      	ldr	r2, [r3, #16]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2201      	movs	r2, #1
 80059a0:	615a      	str	r2, [r3, #20]
}
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40010000 	.word	0x40010000
 80059b4:	40000400 	.word	0x40000400
 80059b8:	40000800 	.word	0x40000800
 80059bc:	40000c00 	.word	0x40000c00
 80059c0:	40014000 	.word	0x40014000
 80059c4:	40014400 	.word	0x40014400
 80059c8:	40014800 	.word	0x40014800

080059cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a1b      	ldr	r3, [r3, #32]
 80059dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	f023 0201 	bic.w	r2, r3, #1
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	699b      	ldr	r3, [r3, #24]
 80059ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	693a      	ldr	r2, [r7, #16]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f023 030a 	bic.w	r3, r3, #10
 8005a08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	693a      	ldr	r2, [r7, #16]
 8005a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	621a      	str	r2, [r3, #32]
}
 8005a1e:	bf00      	nop
 8005a20:	371c      	adds	r7, #28
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b087      	sub	sp, #28
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	f023 0210 	bic.w	r2, r3, #16
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	031b      	lsls	r3, r3, #12
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	011b      	lsls	r3, r3, #4
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	621a      	str	r2, [r3, #32]
}
 8005a7e:	bf00      	nop
 8005a80:	371c      	adds	r7, #28
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b085      	sub	sp, #20
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
 8005a92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	f043 0307 	orr.w	r3, r3, #7
 8005aac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	609a      	str	r2, [r3, #8]
}
 8005ab4:	bf00      	nop
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b087      	sub	sp, #28
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
 8005acc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ada:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	021a      	lsls	r2, r3, #8
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	697a      	ldr	r2, [r7, #20]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	609a      	str	r2, [r3, #8]
}
 8005af4:	bf00      	nop
 8005af6:	371c      	adds	r7, #28
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e050      	b.n	8005bba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1c      	ldr	r2, [pc, #112]	; (8005bc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d018      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b64:	d013      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a18      	ldr	r2, [pc, #96]	; (8005bcc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00e      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a16      	ldr	r2, [pc, #88]	; (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a15      	ldr	r2, [pc, #84]	; (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a13      	ldr	r2, [pc, #76]	; (8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d10c      	bne.n	8005ba8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68ba      	ldr	r2, [r7, #8]
 8005ba6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3714      	adds	r7, #20
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40010000 	.word	0x40010000
 8005bcc:	40000400 	.word	0x40000400
 8005bd0:	40000800 	.word	0x40000800
 8005bd4:	40000c00 	.word	0x40000c00
 8005bd8:	40014000 	.word	0x40014000

08005bdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e03f      	b.n	8005c96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d106      	bne.n	8005c30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7fc fd0c 	bl	8002648 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2224      	movs	r2, #36	; 0x24
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	68da      	ldr	r2, [r3, #12]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fd51 	bl	80066f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	691a      	ldr	r2, [r3, #16]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	695a      	ldr	r2, [r3, #20]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68da      	ldr	r2, [r3, #12]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2220      	movs	r2, #32
 8005c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2220      	movs	r2, #32
 8005c90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c94:	2300      	movs	r3, #0
}
 8005c96:	4618      	mov	r0, r3
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
	...

08005ca0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	4613      	mov	r3, r2
 8005cac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b20      	cmp	r3, #32
 8005cb8:	d153      	bne.n	8005d62 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d002      	beq.n	8005cc6 <HAL_UART_Transmit_DMA+0x26>
 8005cc0:	88fb      	ldrh	r3, [r7, #6]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d101      	bne.n	8005cca <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e04c      	b.n	8005d64 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d101      	bne.n	8005cd8 <HAL_UART_Transmit_DMA+0x38>
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	e045      	b.n	8005d64 <HAL_UART_Transmit_DMA+0xc4>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	88fa      	ldrh	r2, [r7, #6]
 8005cea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	88fa      	ldrh	r2, [r7, #6]
 8005cf0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2221      	movs	r2, #33	; 0x21
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d04:	4a19      	ldr	r2, [pc, #100]	; (8005d6c <HAL_UART_Transmit_DMA+0xcc>)
 8005d06:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d0c:	4a18      	ldr	r2, [pc, #96]	; (8005d70 <HAL_UART_Transmit_DMA+0xd0>)
 8005d0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d14:	4a17      	ldr	r2, [pc, #92]	; (8005d74 <HAL_UART_Transmit_DMA+0xd4>)
 8005d16:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8005d20:	f107 0308 	add.w	r3, r7, #8
 8005d24:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	6819      	ldr	r1, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	3304      	adds	r3, #4
 8005d34:	461a      	mov	r2, r3
 8005d36:	88fb      	ldrh	r3, [r7, #6]
 8005d38:	f7fd fda6 	bl	8003888 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d44:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	695a      	ldr	r2, [r3, #20]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d5c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	e000      	b.n	8005d64 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8005d62:	2302      	movs	r3, #2
  }
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3718      	adds	r7, #24
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	080061ad 	.word	0x080061ad
 8005d70:	080061ff 	.word	0x080061ff
 8005d74:	080062e7 	.word	0x080062e7

08005d78 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	4613      	mov	r3, r2
 8005d84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b20      	cmp	r3, #32
 8005d90:	d11d      	bne.n	8005dce <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d002      	beq.n	8005d9e <HAL_UART_Receive_DMA+0x26>
 8005d98:	88fb      	ldrh	r3, [r7, #6]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e016      	b.n	8005dd0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d101      	bne.n	8005db0 <HAL_UART_Receive_DMA+0x38>
 8005dac:	2302      	movs	r3, #2
 8005dae:	e00f      	b.n	8005dd0 <HAL_UART_Receive_DMA+0x58>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8005dbe:	88fb      	ldrh	r3, [r7, #6]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	68b9      	ldr	r1, [r7, #8]
 8005dc4:	68f8      	ldr	r0, [r7, #12]
 8005dc6:	f000 fad9 	bl	800637c <UART_Start_Receive_DMA>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	e000      	b.n	8005dd0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005dce:	2302      	movs	r3, #2
  }
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08a      	sub	sp, #40	; 0x28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005e08:	69bb      	ldr	r3, [r7, #24]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10d      	bne.n	8005e2a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d008      	beq.n	8005e2a <HAL_UART_IRQHandler+0x52>
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	f003 0320 	and.w	r3, r3, #32
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 fbcd 	bl	80065c2 <UART_Receive_IT>
      return;
 8005e28:	e17c      	b.n	8006124 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005e2a:	69bb      	ldr	r3, [r7, #24]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 80b1 	beq.w	8005f94 <HAL_UART_IRQHandler+0x1bc>
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	f003 0301 	and.w	r3, r3, #1
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d105      	bne.n	8005e48 <HAL_UART_IRQHandler+0x70>
 8005e3c:	6a3b      	ldr	r3, [r7, #32]
 8005e3e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 80a6 	beq.w	8005f94 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00a      	beq.n	8005e68 <HAL_UART_IRQHandler+0x90>
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d005      	beq.n	8005e68 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e60:	f043 0201 	orr.w	r2, r3, #1
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6a:	f003 0304 	and.w	r3, r3, #4
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <HAL_UART_IRQHandler+0xb0>
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d005      	beq.n	8005e88 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e80:	f043 0202 	orr.w	r2, r3, #2
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e8a:	f003 0302 	and.w	r3, r3, #2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00a      	beq.n	8005ea8 <HAL_UART_IRQHandler+0xd0>
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	f003 0301 	and.w	r3, r3, #1
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d005      	beq.n	8005ea8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea0:	f043 0204 	orr.w	r2, r3, #4
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eaa:	f003 0308 	and.w	r3, r3, #8
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00f      	beq.n	8005ed2 <HAL_UART_IRQHandler+0xfa>
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	f003 0320 	and.w	r3, r3, #32
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d104      	bne.n	8005ec6 <HAL_UART_IRQHandler+0xee>
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d005      	beq.n	8005ed2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eca:	f043 0208 	orr.w	r2, r3, #8
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f000 811f 	beq.w	800611a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d007      	beq.n	8005ef6 <HAL_UART_IRQHandler+0x11e>
 8005ee6:	6a3b      	ldr	r3, [r7, #32]
 8005ee8:	f003 0320 	and.w	r3, r3, #32
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d002      	beq.n	8005ef6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 fb66 	bl	80065c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f00:	2b40      	cmp	r3, #64	; 0x40
 8005f02:	bf0c      	ite	eq
 8005f04:	2301      	moveq	r3, #1
 8005f06:	2300      	movne	r3, #0
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f10:	f003 0308 	and.w	r3, r3, #8
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d102      	bne.n	8005f1e <HAL_UART_IRQHandler+0x146>
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d031      	beq.n	8005f82 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 faa6 	bl	8006470 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f2e:	2b40      	cmp	r3, #64	; 0x40
 8005f30:	d123      	bne.n	8005f7a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	695a      	ldr	r2, [r3, #20]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f40:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d013      	beq.n	8005f72 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4e:	4a77      	ldr	r2, [pc, #476]	; (800612c <HAL_UART_IRQHandler+0x354>)
 8005f50:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fd fd5e 	bl	8003a18 <HAL_DMA_Abort_IT>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d016      	beq.n	8005f90 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f6c:	4610      	mov	r0, r2
 8005f6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f70:	e00e      	b.n	8005f90 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 f904 	bl	8006180 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f78:	e00a      	b.n	8005f90 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 f900 	bl	8006180 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f80:	e006      	b.n	8005f90 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 f8fc 	bl	8006180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f8e:	e0c4      	b.n	800611a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f90:	bf00      	nop
    return;
 8005f92:	e0c2      	b.n	800611a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	f040 80a2 	bne.w	80060e2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa0:	f003 0310 	and.w	r3, r3, #16
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 809c 	beq.w	80060e2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	f003 0310 	and.w	r3, r3, #16
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 8096 	beq.w	80060e2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	60fb      	str	r3, [r7, #12]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	60fb      	str	r3, [r7, #12]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd6:	2b40      	cmp	r3, #64	; 0x40
 8005fd8:	d14f      	bne.n	800607a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005fe4:	8a3b      	ldrh	r3, [r7, #16]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 8099 	beq.w	800611e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ff0:	8a3a      	ldrh	r2, [r7, #16]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	f080 8093 	bcs.w	800611e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	8a3a      	ldrh	r2, [r7, #16]
 8005ffc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006008:	d02b      	beq.n	8006062 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68da      	ldr	r2, [r3, #12]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006018:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	695a      	ldr	r2, [r3, #20]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0201 	bic.w	r2, r2, #1
 8006028:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	695a      	ldr	r2, [r3, #20]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006038:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2220      	movs	r2, #32
 800603e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68da      	ldr	r2, [r3, #12]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0210 	bic.w	r2, r2, #16
 8006056:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605c:	4618      	mov	r0, r3
 800605e:	f7fd fc6b 	bl	8003938 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800606a:	b29b      	uxth	r3, r3
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	b29b      	uxth	r3, r3
 8006070:	4619      	mov	r1, r3
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f88e 	bl	8006194 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006078:	e051      	b.n	800611e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006082:	b29b      	uxth	r3, r3
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d047      	beq.n	8006122 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8006092:	8a7b      	ldrh	r3, [r7, #18]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d044      	beq.n	8006122 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68da      	ldr	r2, [r3, #12]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80060a6:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	695a      	ldr	r2, [r3, #20]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f022 0201 	bic.w	r2, r2, #1
 80060b6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2220      	movs	r2, #32
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68da      	ldr	r2, [r3, #12]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0210 	bic.w	r2, r2, #16
 80060d4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80060d6:	8a7b      	ldrh	r3, [r7, #18]
 80060d8:	4619      	mov	r1, r3
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f85a 	bl	8006194 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80060e0:	e01f      	b.n	8006122 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80060e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d008      	beq.n	80060fe <HAL_UART_IRQHandler+0x326>
 80060ec:	6a3b      	ldr	r3, [r7, #32]
 80060ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f9fb 	bl	80064f2 <UART_Transmit_IT>
    return;
 80060fc:	e012      	b.n	8006124 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80060fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006104:	2b00      	cmp	r3, #0
 8006106:	d00d      	beq.n	8006124 <HAL_UART_IRQHandler+0x34c>
 8006108:	6a3b      	ldr	r3, [r7, #32]
 800610a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800610e:	2b00      	cmp	r3, #0
 8006110:	d008      	beq.n	8006124 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fa3d 	bl	8006592 <UART_EndTransmit_IT>
    return;
 8006118:	e004      	b.n	8006124 <HAL_UART_IRQHandler+0x34c>
    return;
 800611a:	bf00      	nop
 800611c:	e002      	b.n	8006124 <HAL_UART_IRQHandler+0x34c>
      return;
 800611e:	bf00      	nop
 8006120:	e000      	b.n	8006124 <HAL_UART_IRQHandler+0x34c>
      return;
 8006122:	bf00      	nop
  }
}
 8006124:	3728      	adds	r7, #40	; 0x28
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	080064cb 	.word	0x080064cb

08006130 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800614c:	bf00      	nop
 800614e:	370c      	adds	r7, #12
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	460b      	mov	r3, r1
 800619e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80061a0:	bf00      	nop
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d113      	bne.n	80061f0 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	695a      	ldr	r2, [r3, #20]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061dc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68da      	ldr	r2, [r3, #12]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061ec:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80061ee:	e002      	b.n	80061f6 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80061f0:	68f8      	ldr	r0, [r7, #12]
 80061f2:	f7ff ff9d 	bl	8006130 <HAL_UART_TxCpltCallback>
}
 80061f6:	bf00      	nop
 80061f8:	3710      	adds	r7, #16
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}

080061fe <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b084      	sub	sp, #16
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f7ff ff99 	bl	8006144 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006212:	bf00      	nop
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b084      	sub	sp, #16
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006226:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006232:	2b00      	cmp	r3, #0
 8006234:	d12a      	bne.n	800628c <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800624a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695a      	ldr	r2, [r3, #20]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0201 	bic.w	r2, r2, #1
 800625a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800626a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2220      	movs	r2, #32
 8006270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006278:	2b01      	cmp	r3, #1
 800627a:	d107      	bne.n	800628c <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68da      	ldr	r2, [r3, #12]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0210 	bic.w	r2, r2, #16
 800628a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006290:	2b01      	cmp	r3, #1
 8006292:	d106      	bne.n	80062a2 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006298:	4619      	mov	r1, r3
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f7ff ff7a 	bl	8006194 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062a0:	e002      	b.n	80062a8 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f7ff ff58 	bl	8006158 <HAL_UART_RxCpltCallback>
}
 80062a8:	bf00      	nop
 80062aa:	3710      	adds	r7, #16
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d108      	bne.n	80062d8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062ca:	085b      	lsrs	r3, r3, #1
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	4619      	mov	r1, r3
 80062d0:	68f8      	ldr	r0, [r7, #12]
 80062d2:	f7ff ff5f 	bl	8006194 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80062d6:	e002      	b.n	80062de <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f7ff ff47 	bl	800616c <HAL_UART_RxHalfCpltCallback>
}
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b084      	sub	sp, #16
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006302:	2b80      	cmp	r3, #128	; 0x80
 8006304:	bf0c      	ite	eq
 8006306:	2301      	moveq	r3, #1
 8006308:	2300      	movne	r3, #0
 800630a:	b2db      	uxtb	r3, r3
 800630c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b21      	cmp	r3, #33	; 0x21
 8006318:	d108      	bne.n	800632c <UART_DMAError+0x46>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d005      	beq.n	800632c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	2200      	movs	r2, #0
 8006324:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006326:	68b8      	ldr	r0, [r7, #8]
 8006328:	f000 f88c 	bl	8006444 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	695b      	ldr	r3, [r3, #20]
 8006332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006336:	2b40      	cmp	r3, #64	; 0x40
 8006338:	bf0c      	ite	eq
 800633a:	2301      	moveq	r3, #1
 800633c:	2300      	movne	r3, #0
 800633e:	b2db      	uxtb	r3, r3
 8006340:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006348:	b2db      	uxtb	r3, r3
 800634a:	2b22      	cmp	r3, #34	; 0x22
 800634c:	d108      	bne.n	8006360 <UART_DMAError+0x7a>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d005      	beq.n	8006360 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	2200      	movs	r2, #0
 8006358:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800635a:	68b8      	ldr	r0, [r7, #8]
 800635c:	f000 f888 	bl	8006470 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006364:	f043 0210 	orr.w	r2, r3, #16
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800636c:	68b8      	ldr	r0, [r7, #8]
 800636e:	f7ff ff07 	bl	8006180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006372:	bf00      	nop
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
	...

0800637c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b086      	sub	sp, #24
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	4613      	mov	r3, r2
 8006388:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	88fa      	ldrh	r2, [r7, #6]
 8006394:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2222      	movs	r2, #34	; 0x22
 80063a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a8:	4a23      	ldr	r2, [pc, #140]	; (8006438 <UART_Start_Receive_DMA+0xbc>)
 80063aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b0:	4a22      	ldr	r2, [pc, #136]	; (800643c <UART_Start_Receive_DMA+0xc0>)
 80063b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b8:	4a21      	ldr	r2, [pc, #132]	; (8006440 <UART_Start_Receive_DMA+0xc4>)
 80063ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c0:	2200      	movs	r2, #0
 80063c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80063c4:	f107 0308 	add.w	r3, r7, #8
 80063c8:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3304      	adds	r3, #4
 80063d4:	4619      	mov	r1, r3
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	88fb      	ldrh	r3, [r7, #6]
 80063dc:	f7fd fa54 	bl	8003888 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80063e0:	2300      	movs	r3, #0
 80063e2:	613b      	str	r3, [r7, #16]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	613b      	str	r3, [r7, #16]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	613b      	str	r3, [r7, #16]
 80063f4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68da      	ldr	r2, [r3, #12]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800640c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	695a      	ldr	r2, [r3, #20]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f042 0201 	orr.w	r2, r2, #1
 800641c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	695a      	ldr	r2, [r3, #20]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800642c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3718      	adds	r7, #24
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	0800621b 	.word	0x0800621b
 800643c:	080062b1 	.word	0x080062b1
 8006440:	080062e7 	.word	0x080062e7

08006444 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006444:	b480      	push	{r7}
 8006446:	b083      	sub	sp, #12
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	68da      	ldr	r2, [r3, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800645a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2220      	movs	r2, #32
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006486:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	695a      	ldr	r2, [r3, #20]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 0201 	bic.w	r2, r2, #1
 8006496:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649c:	2b01      	cmp	r3, #1
 800649e:	d107      	bne.n	80064b0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68da      	ldr	r2, [r3, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0210 	bic.w	r2, r2, #16
 80064ae:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2220      	movs	r2, #32
 80064b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064be:	bf00      	nop
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b084      	sub	sp, #16
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f7ff fe4b 	bl	8006180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064ea:	bf00      	nop
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}

080064f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064f2:	b480      	push	{r7}
 80064f4:	b085      	sub	sp, #20
 80064f6:	af00      	add	r7, sp, #0
 80064f8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b21      	cmp	r3, #33	; 0x21
 8006504:	d13e      	bne.n	8006584 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800650e:	d114      	bne.n	800653a <UART_Transmit_IT+0x48>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d110      	bne.n	800653a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	881b      	ldrh	r3, [r3, #0]
 8006522:	461a      	mov	r2, r3
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800652c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	1c9a      	adds	r2, r3, #2
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	621a      	str	r2, [r3, #32]
 8006538:	e008      	b.n	800654c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a1b      	ldr	r3, [r3, #32]
 800653e:	1c59      	adds	r1, r3, #1
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	6211      	str	r1, [r2, #32]
 8006544:	781a      	ldrb	r2, [r3, #0]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006550:	b29b      	uxth	r3, r3
 8006552:	3b01      	subs	r3, #1
 8006554:	b29b      	uxth	r3, r3
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	4619      	mov	r1, r3
 800655a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10f      	bne.n	8006580 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68da      	ldr	r2, [r3, #12]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800656e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68da      	ldr	r2, [r3, #12]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800657e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	e000      	b.n	8006586 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006584:	2302      	movs	r3, #2
  }
}
 8006586:	4618      	mov	r0, r3
 8006588:	3714      	adds	r7, #20
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2220      	movs	r2, #32
 80065ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7ff fdbc 	bl	8006130 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3708      	adds	r7, #8
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}

080065c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b084      	sub	sp, #16
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b22      	cmp	r3, #34	; 0x22
 80065d4:	f040 8087 	bne.w	80066e6 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e0:	d117      	bne.n	8006612 <UART_Receive_IT+0x50>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d113      	bne.n	8006612 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f2:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006600:	b29a      	uxth	r2, r3
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660a:	1c9a      	adds	r2, r3, #2
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	629a      	str	r2, [r3, #40]	; 0x28
 8006610:	e026      	b.n	8006660 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006616:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006618:	2300      	movs	r3, #0
 800661a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006624:	d007      	beq.n	8006636 <UART_Receive_IT+0x74>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10a      	bne.n	8006644 <UART_Receive_IT+0x82>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d106      	bne.n	8006644 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	b2da      	uxtb	r2, r3
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e008      	b.n	8006656 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	b2db      	uxtb	r3, r3
 800664c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006650:	b2da      	uxtb	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665a:	1c5a      	adds	r2, r3, #1
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006664:	b29b      	uxth	r3, r3
 8006666:	3b01      	subs	r3, #1
 8006668:	b29b      	uxth	r3, r3
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	4619      	mov	r1, r3
 800666e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006670:	2b00      	cmp	r3, #0
 8006672:	d136      	bne.n	80066e2 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68da      	ldr	r2, [r3, #12]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 0220 	bic.w	r2, r2, #32
 8006682:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68da      	ldr	r2, [r3, #12]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006692:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	695a      	ldr	r2, [r3, #20]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2220      	movs	r2, #32
 80066a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d10e      	bne.n	80066d2 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68da      	ldr	r2, [r3, #12]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f022 0210 	bic.w	r2, r2, #16
 80066c2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066c8:	4619      	mov	r1, r3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7ff fd62 	bl	8006194 <HAL_UARTEx_RxEventCallback>
 80066d0:	e002      	b.n	80066d8 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f7ff fd40 	bl	8006158 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	e002      	b.n	80066e8 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80066e2:	2300      	movs	r3, #0
 80066e4:	e000      	b.n	80066e8 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80066e6:	2302      	movs	r3, #2
  }
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	b09f      	sub	sp, #124	; 0x7c
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006706:	68d9      	ldr	r1, [r3, #12]
 8006708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	ea40 0301 	orr.w	r3, r0, r1
 8006710:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006714:	689a      	ldr	r2, [r3, #8]
 8006716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	431a      	orrs	r2, r3
 800671c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	431a      	orrs	r2, r3
 8006722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	4313      	orrs	r3, r2
 8006728:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800672a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006734:	f021 010c 	bic.w	r1, r1, #12
 8006738:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800673e:	430b      	orrs	r3, r1
 8006740:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006742:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	695b      	ldr	r3, [r3, #20]
 8006748:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800674c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800674e:	6999      	ldr	r1, [r3, #24]
 8006750:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	ea40 0301 	orr.w	r3, r0, r1
 8006758:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800675a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	4bc5      	ldr	r3, [pc, #788]	; (8006a74 <UART_SetConfig+0x384>)
 8006760:	429a      	cmp	r2, r3
 8006762:	d004      	beq.n	800676e <UART_SetConfig+0x7e>
 8006764:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	4bc3      	ldr	r3, [pc, #780]	; (8006a78 <UART_SetConfig+0x388>)
 800676a:	429a      	cmp	r2, r3
 800676c:	d103      	bne.n	8006776 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800676e:	f7fe f9f5 	bl	8004b5c <HAL_RCC_GetPCLK2Freq>
 8006772:	6778      	str	r0, [r7, #116]	; 0x74
 8006774:	e002      	b.n	800677c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006776:	f7fe f9dd 	bl	8004b34 <HAL_RCC_GetPCLK1Freq>
 800677a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800677c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006784:	f040 80b6 	bne.w	80068f4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006788:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800678a:	461c      	mov	r4, r3
 800678c:	f04f 0500 	mov.w	r5, #0
 8006790:	4622      	mov	r2, r4
 8006792:	462b      	mov	r3, r5
 8006794:	1891      	adds	r1, r2, r2
 8006796:	6439      	str	r1, [r7, #64]	; 0x40
 8006798:	415b      	adcs	r3, r3
 800679a:	647b      	str	r3, [r7, #68]	; 0x44
 800679c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067a0:	1912      	adds	r2, r2, r4
 80067a2:	eb45 0303 	adc.w	r3, r5, r3
 80067a6:	f04f 0000 	mov.w	r0, #0
 80067aa:	f04f 0100 	mov.w	r1, #0
 80067ae:	00d9      	lsls	r1, r3, #3
 80067b0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067b4:	00d0      	lsls	r0, r2, #3
 80067b6:	4602      	mov	r2, r0
 80067b8:	460b      	mov	r3, r1
 80067ba:	1911      	adds	r1, r2, r4
 80067bc:	6639      	str	r1, [r7, #96]	; 0x60
 80067be:	416b      	adcs	r3, r5
 80067c0:	667b      	str	r3, [r7, #100]	; 0x64
 80067c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	461a      	mov	r2, r3
 80067c8:	f04f 0300 	mov.w	r3, #0
 80067cc:	1891      	adds	r1, r2, r2
 80067ce:	63b9      	str	r1, [r7, #56]	; 0x38
 80067d0:	415b      	adcs	r3, r3
 80067d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80067d8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80067dc:	f7fa fb54 	bl	8000e88 <__aeabi_uldivmod>
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	4ba5      	ldr	r3, [pc, #660]	; (8006a7c <UART_SetConfig+0x38c>)
 80067e6:	fba3 2302 	umull	r2, r3, r3, r2
 80067ea:	095b      	lsrs	r3, r3, #5
 80067ec:	011e      	lsls	r6, r3, #4
 80067ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067f0:	461c      	mov	r4, r3
 80067f2:	f04f 0500 	mov.w	r5, #0
 80067f6:	4622      	mov	r2, r4
 80067f8:	462b      	mov	r3, r5
 80067fa:	1891      	adds	r1, r2, r2
 80067fc:	6339      	str	r1, [r7, #48]	; 0x30
 80067fe:	415b      	adcs	r3, r3
 8006800:	637b      	str	r3, [r7, #52]	; 0x34
 8006802:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006806:	1912      	adds	r2, r2, r4
 8006808:	eb45 0303 	adc.w	r3, r5, r3
 800680c:	f04f 0000 	mov.w	r0, #0
 8006810:	f04f 0100 	mov.w	r1, #0
 8006814:	00d9      	lsls	r1, r3, #3
 8006816:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800681a:	00d0      	lsls	r0, r2, #3
 800681c:	4602      	mov	r2, r0
 800681e:	460b      	mov	r3, r1
 8006820:	1911      	adds	r1, r2, r4
 8006822:	65b9      	str	r1, [r7, #88]	; 0x58
 8006824:	416b      	adcs	r3, r5
 8006826:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006828:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	461a      	mov	r2, r3
 800682e:	f04f 0300 	mov.w	r3, #0
 8006832:	1891      	adds	r1, r2, r2
 8006834:	62b9      	str	r1, [r7, #40]	; 0x28
 8006836:	415b      	adcs	r3, r3
 8006838:	62fb      	str	r3, [r7, #44]	; 0x2c
 800683a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800683e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006842:	f7fa fb21 	bl	8000e88 <__aeabi_uldivmod>
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	4b8c      	ldr	r3, [pc, #560]	; (8006a7c <UART_SetConfig+0x38c>)
 800684c:	fba3 1302 	umull	r1, r3, r3, r2
 8006850:	095b      	lsrs	r3, r3, #5
 8006852:	2164      	movs	r1, #100	; 0x64
 8006854:	fb01 f303 	mul.w	r3, r1, r3
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	3332      	adds	r3, #50	; 0x32
 800685e:	4a87      	ldr	r2, [pc, #540]	; (8006a7c <UART_SetConfig+0x38c>)
 8006860:	fba2 2303 	umull	r2, r3, r2, r3
 8006864:	095b      	lsrs	r3, r3, #5
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800686c:	441e      	add	r6, r3
 800686e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006870:	4618      	mov	r0, r3
 8006872:	f04f 0100 	mov.w	r1, #0
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	1894      	adds	r4, r2, r2
 800687c:	623c      	str	r4, [r7, #32]
 800687e:	415b      	adcs	r3, r3
 8006880:	627b      	str	r3, [r7, #36]	; 0x24
 8006882:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006886:	1812      	adds	r2, r2, r0
 8006888:	eb41 0303 	adc.w	r3, r1, r3
 800688c:	f04f 0400 	mov.w	r4, #0
 8006890:	f04f 0500 	mov.w	r5, #0
 8006894:	00dd      	lsls	r5, r3, #3
 8006896:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800689a:	00d4      	lsls	r4, r2, #3
 800689c:	4622      	mov	r2, r4
 800689e:	462b      	mov	r3, r5
 80068a0:	1814      	adds	r4, r2, r0
 80068a2:	653c      	str	r4, [r7, #80]	; 0x50
 80068a4:	414b      	adcs	r3, r1
 80068a6:	657b      	str	r3, [r7, #84]	; 0x54
 80068a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	461a      	mov	r2, r3
 80068ae:	f04f 0300 	mov.w	r3, #0
 80068b2:	1891      	adds	r1, r2, r2
 80068b4:	61b9      	str	r1, [r7, #24]
 80068b6:	415b      	adcs	r3, r3
 80068b8:	61fb      	str	r3, [r7, #28]
 80068ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068be:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80068c2:	f7fa fae1 	bl	8000e88 <__aeabi_uldivmod>
 80068c6:	4602      	mov	r2, r0
 80068c8:	460b      	mov	r3, r1
 80068ca:	4b6c      	ldr	r3, [pc, #432]	; (8006a7c <UART_SetConfig+0x38c>)
 80068cc:	fba3 1302 	umull	r1, r3, r3, r2
 80068d0:	095b      	lsrs	r3, r3, #5
 80068d2:	2164      	movs	r1, #100	; 0x64
 80068d4:	fb01 f303 	mul.w	r3, r1, r3
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	00db      	lsls	r3, r3, #3
 80068dc:	3332      	adds	r3, #50	; 0x32
 80068de:	4a67      	ldr	r2, [pc, #412]	; (8006a7c <UART_SetConfig+0x38c>)
 80068e0:	fba2 2303 	umull	r2, r3, r2, r3
 80068e4:	095b      	lsrs	r3, r3, #5
 80068e6:	f003 0207 	and.w	r2, r3, #7
 80068ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4432      	add	r2, r6
 80068f0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068f2:	e0b9      	b.n	8006a68 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068f6:	461c      	mov	r4, r3
 80068f8:	f04f 0500 	mov.w	r5, #0
 80068fc:	4622      	mov	r2, r4
 80068fe:	462b      	mov	r3, r5
 8006900:	1891      	adds	r1, r2, r2
 8006902:	6139      	str	r1, [r7, #16]
 8006904:	415b      	adcs	r3, r3
 8006906:	617b      	str	r3, [r7, #20]
 8006908:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800690c:	1912      	adds	r2, r2, r4
 800690e:	eb45 0303 	adc.w	r3, r5, r3
 8006912:	f04f 0000 	mov.w	r0, #0
 8006916:	f04f 0100 	mov.w	r1, #0
 800691a:	00d9      	lsls	r1, r3, #3
 800691c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006920:	00d0      	lsls	r0, r2, #3
 8006922:	4602      	mov	r2, r0
 8006924:	460b      	mov	r3, r1
 8006926:	eb12 0804 	adds.w	r8, r2, r4
 800692a:	eb43 0905 	adc.w	r9, r3, r5
 800692e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	4618      	mov	r0, r3
 8006934:	f04f 0100 	mov.w	r1, #0
 8006938:	f04f 0200 	mov.w	r2, #0
 800693c:	f04f 0300 	mov.w	r3, #0
 8006940:	008b      	lsls	r3, r1, #2
 8006942:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006946:	0082      	lsls	r2, r0, #2
 8006948:	4640      	mov	r0, r8
 800694a:	4649      	mov	r1, r9
 800694c:	f7fa fa9c 	bl	8000e88 <__aeabi_uldivmod>
 8006950:	4602      	mov	r2, r0
 8006952:	460b      	mov	r3, r1
 8006954:	4b49      	ldr	r3, [pc, #292]	; (8006a7c <UART_SetConfig+0x38c>)
 8006956:	fba3 2302 	umull	r2, r3, r3, r2
 800695a:	095b      	lsrs	r3, r3, #5
 800695c:	011e      	lsls	r6, r3, #4
 800695e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006960:	4618      	mov	r0, r3
 8006962:	f04f 0100 	mov.w	r1, #0
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	1894      	adds	r4, r2, r2
 800696c:	60bc      	str	r4, [r7, #8]
 800696e:	415b      	adcs	r3, r3
 8006970:	60fb      	str	r3, [r7, #12]
 8006972:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006976:	1812      	adds	r2, r2, r0
 8006978:	eb41 0303 	adc.w	r3, r1, r3
 800697c:	f04f 0400 	mov.w	r4, #0
 8006980:	f04f 0500 	mov.w	r5, #0
 8006984:	00dd      	lsls	r5, r3, #3
 8006986:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800698a:	00d4      	lsls	r4, r2, #3
 800698c:	4622      	mov	r2, r4
 800698e:	462b      	mov	r3, r5
 8006990:	1814      	adds	r4, r2, r0
 8006992:	64bc      	str	r4, [r7, #72]	; 0x48
 8006994:	414b      	adcs	r3, r1
 8006996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006998:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	4618      	mov	r0, r3
 800699e:	f04f 0100 	mov.w	r1, #0
 80069a2:	f04f 0200 	mov.w	r2, #0
 80069a6:	f04f 0300 	mov.w	r3, #0
 80069aa:	008b      	lsls	r3, r1, #2
 80069ac:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80069b0:	0082      	lsls	r2, r0, #2
 80069b2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80069b6:	f7fa fa67 	bl	8000e88 <__aeabi_uldivmod>
 80069ba:	4602      	mov	r2, r0
 80069bc:	460b      	mov	r3, r1
 80069be:	4b2f      	ldr	r3, [pc, #188]	; (8006a7c <UART_SetConfig+0x38c>)
 80069c0:	fba3 1302 	umull	r1, r3, r3, r2
 80069c4:	095b      	lsrs	r3, r3, #5
 80069c6:	2164      	movs	r1, #100	; 0x64
 80069c8:	fb01 f303 	mul.w	r3, r1, r3
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	011b      	lsls	r3, r3, #4
 80069d0:	3332      	adds	r3, #50	; 0x32
 80069d2:	4a2a      	ldr	r2, [pc, #168]	; (8006a7c <UART_SetConfig+0x38c>)
 80069d4:	fba2 2303 	umull	r2, r3, r2, r3
 80069d8:	095b      	lsrs	r3, r3, #5
 80069da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069de:	441e      	add	r6, r3
 80069e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80069e2:	4618      	mov	r0, r3
 80069e4:	f04f 0100 	mov.w	r1, #0
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	1894      	adds	r4, r2, r2
 80069ee:	603c      	str	r4, [r7, #0]
 80069f0:	415b      	adcs	r3, r3
 80069f2:	607b      	str	r3, [r7, #4]
 80069f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069f8:	1812      	adds	r2, r2, r0
 80069fa:	eb41 0303 	adc.w	r3, r1, r3
 80069fe:	f04f 0400 	mov.w	r4, #0
 8006a02:	f04f 0500 	mov.w	r5, #0
 8006a06:	00dd      	lsls	r5, r3, #3
 8006a08:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a0c:	00d4      	lsls	r4, r2, #3
 8006a0e:	4622      	mov	r2, r4
 8006a10:	462b      	mov	r3, r5
 8006a12:	eb12 0a00 	adds.w	sl, r2, r0
 8006a16:	eb43 0b01 	adc.w	fp, r3, r1
 8006a1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f04f 0100 	mov.w	r1, #0
 8006a24:	f04f 0200 	mov.w	r2, #0
 8006a28:	f04f 0300 	mov.w	r3, #0
 8006a2c:	008b      	lsls	r3, r1, #2
 8006a2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a32:	0082      	lsls	r2, r0, #2
 8006a34:	4650      	mov	r0, sl
 8006a36:	4659      	mov	r1, fp
 8006a38:	f7fa fa26 	bl	8000e88 <__aeabi_uldivmod>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4b0e      	ldr	r3, [pc, #56]	; (8006a7c <UART_SetConfig+0x38c>)
 8006a42:	fba3 1302 	umull	r1, r3, r3, r2
 8006a46:	095b      	lsrs	r3, r3, #5
 8006a48:	2164      	movs	r1, #100	; 0x64
 8006a4a:	fb01 f303 	mul.w	r3, r1, r3
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	011b      	lsls	r3, r3, #4
 8006a52:	3332      	adds	r3, #50	; 0x32
 8006a54:	4a09      	ldr	r2, [pc, #36]	; (8006a7c <UART_SetConfig+0x38c>)
 8006a56:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5a:	095b      	lsrs	r3, r3, #5
 8006a5c:	f003 020f 	and.w	r2, r3, #15
 8006a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4432      	add	r2, r6
 8006a66:	609a      	str	r2, [r3, #8]
}
 8006a68:	bf00      	nop
 8006a6a:	377c      	adds	r7, #124	; 0x7c
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a72:	bf00      	nop
 8006a74:	40011000 	.word	0x40011000
 8006a78:	40011400 	.word	0x40011400
 8006a7c:	51eb851f 	.word	0x51eb851f

08006a80 <calloc>:
 8006a80:	4b02      	ldr	r3, [pc, #8]	; (8006a8c <calloc+0xc>)
 8006a82:	460a      	mov	r2, r1
 8006a84:	4601      	mov	r1, r0
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	f000 b842 	b.w	8006b10 <_calloc_r>
 8006a8c:	20000010 	.word	0x20000010

08006a90 <__errno>:
 8006a90:	4b01      	ldr	r3, [pc, #4]	; (8006a98 <__errno+0x8>)
 8006a92:	6818      	ldr	r0, [r3, #0]
 8006a94:	4770      	bx	lr
 8006a96:	bf00      	nop
 8006a98:	20000010 	.word	0x20000010

08006a9c <__libc_init_array>:
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	4d0d      	ldr	r5, [pc, #52]	; (8006ad4 <__libc_init_array+0x38>)
 8006aa0:	4c0d      	ldr	r4, [pc, #52]	; (8006ad8 <__libc_init_array+0x3c>)
 8006aa2:	1b64      	subs	r4, r4, r5
 8006aa4:	10a4      	asrs	r4, r4, #2
 8006aa6:	2600      	movs	r6, #0
 8006aa8:	42a6      	cmp	r6, r4
 8006aaa:	d109      	bne.n	8006ac0 <__libc_init_array+0x24>
 8006aac:	4d0b      	ldr	r5, [pc, #44]	; (8006adc <__libc_init_array+0x40>)
 8006aae:	4c0c      	ldr	r4, [pc, #48]	; (8006ae0 <__libc_init_array+0x44>)
 8006ab0:	f001 fc94 	bl	80083dc <_init>
 8006ab4:	1b64      	subs	r4, r4, r5
 8006ab6:	10a4      	asrs	r4, r4, #2
 8006ab8:	2600      	movs	r6, #0
 8006aba:	42a6      	cmp	r6, r4
 8006abc:	d105      	bne.n	8006aca <__libc_init_array+0x2e>
 8006abe:	bd70      	pop	{r4, r5, r6, pc}
 8006ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac4:	4798      	blx	r3
 8006ac6:	3601      	adds	r6, #1
 8006ac8:	e7ee      	b.n	8006aa8 <__libc_init_array+0xc>
 8006aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ace:	4798      	blx	r3
 8006ad0:	3601      	adds	r6, #1
 8006ad2:	e7f2      	b.n	8006aba <__libc_init_array+0x1e>
 8006ad4:	08008650 	.word	0x08008650
 8006ad8:	08008650 	.word	0x08008650
 8006adc:	08008650 	.word	0x08008650
 8006ae0:	08008654 	.word	0x08008654

08006ae4 <memcpy>:
 8006ae4:	440a      	add	r2, r1
 8006ae6:	4291      	cmp	r1, r2
 8006ae8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006aec:	d100      	bne.n	8006af0 <memcpy+0xc>
 8006aee:	4770      	bx	lr
 8006af0:	b510      	push	{r4, lr}
 8006af2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006afa:	4291      	cmp	r1, r2
 8006afc:	d1f9      	bne.n	8006af2 <memcpy+0xe>
 8006afe:	bd10      	pop	{r4, pc}

08006b00 <memset>:
 8006b00:	4402      	add	r2, r0
 8006b02:	4603      	mov	r3, r0
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d100      	bne.n	8006b0a <memset+0xa>
 8006b08:	4770      	bx	lr
 8006b0a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b0e:	e7f9      	b.n	8006b04 <memset+0x4>

08006b10 <_calloc_r>:
 8006b10:	b513      	push	{r0, r1, r4, lr}
 8006b12:	434a      	muls	r2, r1
 8006b14:	4611      	mov	r1, r2
 8006b16:	9201      	str	r2, [sp, #4]
 8006b18:	f000 f80a 	bl	8006b30 <_malloc_r>
 8006b1c:	4604      	mov	r4, r0
 8006b1e:	b118      	cbz	r0, 8006b28 <_calloc_r+0x18>
 8006b20:	9a01      	ldr	r2, [sp, #4]
 8006b22:	2100      	movs	r1, #0
 8006b24:	f7ff ffec 	bl	8006b00 <memset>
 8006b28:	4620      	mov	r0, r4
 8006b2a:	b002      	add	sp, #8
 8006b2c:	bd10      	pop	{r4, pc}
	...

08006b30 <_malloc_r>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	1ccd      	adds	r5, r1, #3
 8006b34:	f025 0503 	bic.w	r5, r5, #3
 8006b38:	3508      	adds	r5, #8
 8006b3a:	2d0c      	cmp	r5, #12
 8006b3c:	bf38      	it	cc
 8006b3e:	250c      	movcc	r5, #12
 8006b40:	2d00      	cmp	r5, #0
 8006b42:	4606      	mov	r6, r0
 8006b44:	db01      	blt.n	8006b4a <_malloc_r+0x1a>
 8006b46:	42a9      	cmp	r1, r5
 8006b48:	d903      	bls.n	8006b52 <_malloc_r+0x22>
 8006b4a:	230c      	movs	r3, #12
 8006b4c:	6033      	str	r3, [r6, #0]
 8006b4e:	2000      	movs	r0, #0
 8006b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b52:	f000 f877 	bl	8006c44 <__malloc_lock>
 8006b56:	4921      	ldr	r1, [pc, #132]	; (8006bdc <_malloc_r+0xac>)
 8006b58:	680a      	ldr	r2, [r1, #0]
 8006b5a:	4614      	mov	r4, r2
 8006b5c:	b99c      	cbnz	r4, 8006b86 <_malloc_r+0x56>
 8006b5e:	4f20      	ldr	r7, [pc, #128]	; (8006be0 <_malloc_r+0xb0>)
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	b923      	cbnz	r3, 8006b6e <_malloc_r+0x3e>
 8006b64:	4621      	mov	r1, r4
 8006b66:	4630      	mov	r0, r6
 8006b68:	f000 f83c 	bl	8006be4 <_sbrk_r>
 8006b6c:	6038      	str	r0, [r7, #0]
 8006b6e:	4629      	mov	r1, r5
 8006b70:	4630      	mov	r0, r6
 8006b72:	f000 f837 	bl	8006be4 <_sbrk_r>
 8006b76:	1c43      	adds	r3, r0, #1
 8006b78:	d123      	bne.n	8006bc2 <_malloc_r+0x92>
 8006b7a:	230c      	movs	r3, #12
 8006b7c:	6033      	str	r3, [r6, #0]
 8006b7e:	4630      	mov	r0, r6
 8006b80:	f000 f866 	bl	8006c50 <__malloc_unlock>
 8006b84:	e7e3      	b.n	8006b4e <_malloc_r+0x1e>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	1b5b      	subs	r3, r3, r5
 8006b8a:	d417      	bmi.n	8006bbc <_malloc_r+0x8c>
 8006b8c:	2b0b      	cmp	r3, #11
 8006b8e:	d903      	bls.n	8006b98 <_malloc_r+0x68>
 8006b90:	6023      	str	r3, [r4, #0]
 8006b92:	441c      	add	r4, r3
 8006b94:	6025      	str	r5, [r4, #0]
 8006b96:	e004      	b.n	8006ba2 <_malloc_r+0x72>
 8006b98:	6863      	ldr	r3, [r4, #4]
 8006b9a:	42a2      	cmp	r2, r4
 8006b9c:	bf0c      	ite	eq
 8006b9e:	600b      	streq	r3, [r1, #0]
 8006ba0:	6053      	strne	r3, [r2, #4]
 8006ba2:	4630      	mov	r0, r6
 8006ba4:	f000 f854 	bl	8006c50 <__malloc_unlock>
 8006ba8:	f104 000b 	add.w	r0, r4, #11
 8006bac:	1d23      	adds	r3, r4, #4
 8006bae:	f020 0007 	bic.w	r0, r0, #7
 8006bb2:	1ac2      	subs	r2, r0, r3
 8006bb4:	d0cc      	beq.n	8006b50 <_malloc_r+0x20>
 8006bb6:	1a1b      	subs	r3, r3, r0
 8006bb8:	50a3      	str	r3, [r4, r2]
 8006bba:	e7c9      	b.n	8006b50 <_malloc_r+0x20>
 8006bbc:	4622      	mov	r2, r4
 8006bbe:	6864      	ldr	r4, [r4, #4]
 8006bc0:	e7cc      	b.n	8006b5c <_malloc_r+0x2c>
 8006bc2:	1cc4      	adds	r4, r0, #3
 8006bc4:	f024 0403 	bic.w	r4, r4, #3
 8006bc8:	42a0      	cmp	r0, r4
 8006bca:	d0e3      	beq.n	8006b94 <_malloc_r+0x64>
 8006bcc:	1a21      	subs	r1, r4, r0
 8006bce:	4630      	mov	r0, r6
 8006bd0:	f000 f808 	bl	8006be4 <_sbrk_r>
 8006bd4:	3001      	adds	r0, #1
 8006bd6:	d1dd      	bne.n	8006b94 <_malloc_r+0x64>
 8006bd8:	e7cf      	b.n	8006b7a <_malloc_r+0x4a>
 8006bda:	bf00      	nop
 8006bdc:	20000120 	.word	0x20000120
 8006be0:	20000124 	.word	0x20000124

08006be4 <_sbrk_r>:
 8006be4:	b538      	push	{r3, r4, r5, lr}
 8006be6:	4d06      	ldr	r5, [pc, #24]	; (8006c00 <_sbrk_r+0x1c>)
 8006be8:	2300      	movs	r3, #0
 8006bea:	4604      	mov	r4, r0
 8006bec:	4608      	mov	r0, r1
 8006bee:	602b      	str	r3, [r5, #0]
 8006bf0:	f7fb fe50 	bl	8002894 <_sbrk>
 8006bf4:	1c43      	adds	r3, r0, #1
 8006bf6:	d102      	bne.n	8006bfe <_sbrk_r+0x1a>
 8006bf8:	682b      	ldr	r3, [r5, #0]
 8006bfa:	b103      	cbz	r3, 8006bfe <_sbrk_r+0x1a>
 8006bfc:	6023      	str	r3, [r4, #0]
 8006bfe:	bd38      	pop	{r3, r4, r5, pc}
 8006c00:	200003c0 	.word	0x200003c0

08006c04 <siprintf>:
 8006c04:	b40e      	push	{r1, r2, r3}
 8006c06:	b500      	push	{lr}
 8006c08:	b09c      	sub	sp, #112	; 0x70
 8006c0a:	ab1d      	add	r3, sp, #116	; 0x74
 8006c0c:	9002      	str	r0, [sp, #8]
 8006c0e:	9006      	str	r0, [sp, #24]
 8006c10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c14:	4809      	ldr	r0, [pc, #36]	; (8006c3c <siprintf+0x38>)
 8006c16:	9107      	str	r1, [sp, #28]
 8006c18:	9104      	str	r1, [sp, #16]
 8006c1a:	4909      	ldr	r1, [pc, #36]	; (8006c40 <siprintf+0x3c>)
 8006c1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c20:	9105      	str	r1, [sp, #20]
 8006c22:	6800      	ldr	r0, [r0, #0]
 8006c24:	9301      	str	r3, [sp, #4]
 8006c26:	a902      	add	r1, sp, #8
 8006c28:	f000 f874 	bl	8006d14 <_svfiprintf_r>
 8006c2c:	9b02      	ldr	r3, [sp, #8]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	701a      	strb	r2, [r3, #0]
 8006c32:	b01c      	add	sp, #112	; 0x70
 8006c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c38:	b003      	add	sp, #12
 8006c3a:	4770      	bx	lr
 8006c3c:	20000010 	.word	0x20000010
 8006c40:	ffff0208 	.word	0xffff0208

08006c44 <__malloc_lock>:
 8006c44:	4801      	ldr	r0, [pc, #4]	; (8006c4c <__malloc_lock+0x8>)
 8006c46:	f000 baf9 	b.w	800723c <__retarget_lock_acquire_recursive>
 8006c4a:	bf00      	nop
 8006c4c:	200003c8 	.word	0x200003c8

08006c50 <__malloc_unlock>:
 8006c50:	4801      	ldr	r0, [pc, #4]	; (8006c58 <__malloc_unlock+0x8>)
 8006c52:	f000 baf4 	b.w	800723e <__retarget_lock_release_recursive>
 8006c56:	bf00      	nop
 8006c58:	200003c8 	.word	0x200003c8

08006c5c <__ssputs_r>:
 8006c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c60:	688e      	ldr	r6, [r1, #8]
 8006c62:	429e      	cmp	r6, r3
 8006c64:	4682      	mov	sl, r0
 8006c66:	460c      	mov	r4, r1
 8006c68:	4690      	mov	r8, r2
 8006c6a:	461f      	mov	r7, r3
 8006c6c:	d838      	bhi.n	8006ce0 <__ssputs_r+0x84>
 8006c6e:	898a      	ldrh	r2, [r1, #12]
 8006c70:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c74:	d032      	beq.n	8006cdc <__ssputs_r+0x80>
 8006c76:	6825      	ldr	r5, [r4, #0]
 8006c78:	6909      	ldr	r1, [r1, #16]
 8006c7a:	eba5 0901 	sub.w	r9, r5, r1
 8006c7e:	6965      	ldr	r5, [r4, #20]
 8006c80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c88:	3301      	adds	r3, #1
 8006c8a:	444b      	add	r3, r9
 8006c8c:	106d      	asrs	r5, r5, #1
 8006c8e:	429d      	cmp	r5, r3
 8006c90:	bf38      	it	cc
 8006c92:	461d      	movcc	r5, r3
 8006c94:	0553      	lsls	r3, r2, #21
 8006c96:	d531      	bpl.n	8006cfc <__ssputs_r+0xa0>
 8006c98:	4629      	mov	r1, r5
 8006c9a:	f7ff ff49 	bl	8006b30 <_malloc_r>
 8006c9e:	4606      	mov	r6, r0
 8006ca0:	b950      	cbnz	r0, 8006cb8 <__ssputs_r+0x5c>
 8006ca2:	230c      	movs	r3, #12
 8006ca4:	f8ca 3000 	str.w	r3, [sl]
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cae:	81a3      	strh	r3, [r4, #12]
 8006cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb8:	6921      	ldr	r1, [r4, #16]
 8006cba:	464a      	mov	r2, r9
 8006cbc:	f7ff ff12 	bl	8006ae4 <memcpy>
 8006cc0:	89a3      	ldrh	r3, [r4, #12]
 8006cc2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006cc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cca:	81a3      	strh	r3, [r4, #12]
 8006ccc:	6126      	str	r6, [r4, #16]
 8006cce:	6165      	str	r5, [r4, #20]
 8006cd0:	444e      	add	r6, r9
 8006cd2:	eba5 0509 	sub.w	r5, r5, r9
 8006cd6:	6026      	str	r6, [r4, #0]
 8006cd8:	60a5      	str	r5, [r4, #8]
 8006cda:	463e      	mov	r6, r7
 8006cdc:	42be      	cmp	r6, r7
 8006cde:	d900      	bls.n	8006ce2 <__ssputs_r+0x86>
 8006ce0:	463e      	mov	r6, r7
 8006ce2:	4632      	mov	r2, r6
 8006ce4:	6820      	ldr	r0, [r4, #0]
 8006ce6:	4641      	mov	r1, r8
 8006ce8:	f000 faaa 	bl	8007240 <memmove>
 8006cec:	68a3      	ldr	r3, [r4, #8]
 8006cee:	6822      	ldr	r2, [r4, #0]
 8006cf0:	1b9b      	subs	r3, r3, r6
 8006cf2:	4432      	add	r2, r6
 8006cf4:	60a3      	str	r3, [r4, #8]
 8006cf6:	6022      	str	r2, [r4, #0]
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	e7db      	b.n	8006cb4 <__ssputs_r+0x58>
 8006cfc:	462a      	mov	r2, r5
 8006cfe:	f000 fb09 	bl	8007314 <_realloc_r>
 8006d02:	4606      	mov	r6, r0
 8006d04:	2800      	cmp	r0, #0
 8006d06:	d1e1      	bne.n	8006ccc <__ssputs_r+0x70>
 8006d08:	6921      	ldr	r1, [r4, #16]
 8006d0a:	4650      	mov	r0, sl
 8006d0c:	f000 fab2 	bl	8007274 <_free_r>
 8006d10:	e7c7      	b.n	8006ca2 <__ssputs_r+0x46>
	...

08006d14 <_svfiprintf_r>:
 8006d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d18:	4698      	mov	r8, r3
 8006d1a:	898b      	ldrh	r3, [r1, #12]
 8006d1c:	061b      	lsls	r3, r3, #24
 8006d1e:	b09d      	sub	sp, #116	; 0x74
 8006d20:	4607      	mov	r7, r0
 8006d22:	460d      	mov	r5, r1
 8006d24:	4614      	mov	r4, r2
 8006d26:	d50e      	bpl.n	8006d46 <_svfiprintf_r+0x32>
 8006d28:	690b      	ldr	r3, [r1, #16]
 8006d2a:	b963      	cbnz	r3, 8006d46 <_svfiprintf_r+0x32>
 8006d2c:	2140      	movs	r1, #64	; 0x40
 8006d2e:	f7ff feff 	bl	8006b30 <_malloc_r>
 8006d32:	6028      	str	r0, [r5, #0]
 8006d34:	6128      	str	r0, [r5, #16]
 8006d36:	b920      	cbnz	r0, 8006d42 <_svfiprintf_r+0x2e>
 8006d38:	230c      	movs	r3, #12
 8006d3a:	603b      	str	r3, [r7, #0]
 8006d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d40:	e0d1      	b.n	8006ee6 <_svfiprintf_r+0x1d2>
 8006d42:	2340      	movs	r3, #64	; 0x40
 8006d44:	616b      	str	r3, [r5, #20]
 8006d46:	2300      	movs	r3, #0
 8006d48:	9309      	str	r3, [sp, #36]	; 0x24
 8006d4a:	2320      	movs	r3, #32
 8006d4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d50:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d54:	2330      	movs	r3, #48	; 0x30
 8006d56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006f00 <_svfiprintf_r+0x1ec>
 8006d5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d5e:	f04f 0901 	mov.w	r9, #1
 8006d62:	4623      	mov	r3, r4
 8006d64:	469a      	mov	sl, r3
 8006d66:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d6a:	b10a      	cbz	r2, 8006d70 <_svfiprintf_r+0x5c>
 8006d6c:	2a25      	cmp	r2, #37	; 0x25
 8006d6e:	d1f9      	bne.n	8006d64 <_svfiprintf_r+0x50>
 8006d70:	ebba 0b04 	subs.w	fp, sl, r4
 8006d74:	d00b      	beq.n	8006d8e <_svfiprintf_r+0x7a>
 8006d76:	465b      	mov	r3, fp
 8006d78:	4622      	mov	r2, r4
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	4638      	mov	r0, r7
 8006d7e:	f7ff ff6d 	bl	8006c5c <__ssputs_r>
 8006d82:	3001      	adds	r0, #1
 8006d84:	f000 80aa 	beq.w	8006edc <_svfiprintf_r+0x1c8>
 8006d88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d8a:	445a      	add	r2, fp
 8006d8c:	9209      	str	r2, [sp, #36]	; 0x24
 8006d8e:	f89a 3000 	ldrb.w	r3, [sl]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f000 80a2 	beq.w	8006edc <_svfiprintf_r+0x1c8>
 8006d98:	2300      	movs	r3, #0
 8006d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006da2:	f10a 0a01 	add.w	sl, sl, #1
 8006da6:	9304      	str	r3, [sp, #16]
 8006da8:	9307      	str	r3, [sp, #28]
 8006daa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dae:	931a      	str	r3, [sp, #104]	; 0x68
 8006db0:	4654      	mov	r4, sl
 8006db2:	2205      	movs	r2, #5
 8006db4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006db8:	4851      	ldr	r0, [pc, #324]	; (8006f00 <_svfiprintf_r+0x1ec>)
 8006dba:	f7f9 fa19 	bl	80001f0 <memchr>
 8006dbe:	9a04      	ldr	r2, [sp, #16]
 8006dc0:	b9d8      	cbnz	r0, 8006dfa <_svfiprintf_r+0xe6>
 8006dc2:	06d0      	lsls	r0, r2, #27
 8006dc4:	bf44      	itt	mi
 8006dc6:	2320      	movmi	r3, #32
 8006dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006dcc:	0711      	lsls	r1, r2, #28
 8006dce:	bf44      	itt	mi
 8006dd0:	232b      	movmi	r3, #43	; 0x2b
 8006dd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006dd6:	f89a 3000 	ldrb.w	r3, [sl]
 8006dda:	2b2a      	cmp	r3, #42	; 0x2a
 8006ddc:	d015      	beq.n	8006e0a <_svfiprintf_r+0xf6>
 8006dde:	9a07      	ldr	r2, [sp, #28]
 8006de0:	4654      	mov	r4, sl
 8006de2:	2000      	movs	r0, #0
 8006de4:	f04f 0c0a 	mov.w	ip, #10
 8006de8:	4621      	mov	r1, r4
 8006dea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006dee:	3b30      	subs	r3, #48	; 0x30
 8006df0:	2b09      	cmp	r3, #9
 8006df2:	d94e      	bls.n	8006e92 <_svfiprintf_r+0x17e>
 8006df4:	b1b0      	cbz	r0, 8006e24 <_svfiprintf_r+0x110>
 8006df6:	9207      	str	r2, [sp, #28]
 8006df8:	e014      	b.n	8006e24 <_svfiprintf_r+0x110>
 8006dfa:	eba0 0308 	sub.w	r3, r0, r8
 8006dfe:	fa09 f303 	lsl.w	r3, r9, r3
 8006e02:	4313      	orrs	r3, r2
 8006e04:	9304      	str	r3, [sp, #16]
 8006e06:	46a2      	mov	sl, r4
 8006e08:	e7d2      	b.n	8006db0 <_svfiprintf_r+0x9c>
 8006e0a:	9b03      	ldr	r3, [sp, #12]
 8006e0c:	1d19      	adds	r1, r3, #4
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	9103      	str	r1, [sp, #12]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	bfbb      	ittet	lt
 8006e16:	425b      	neglt	r3, r3
 8006e18:	f042 0202 	orrlt.w	r2, r2, #2
 8006e1c:	9307      	strge	r3, [sp, #28]
 8006e1e:	9307      	strlt	r3, [sp, #28]
 8006e20:	bfb8      	it	lt
 8006e22:	9204      	strlt	r2, [sp, #16]
 8006e24:	7823      	ldrb	r3, [r4, #0]
 8006e26:	2b2e      	cmp	r3, #46	; 0x2e
 8006e28:	d10c      	bne.n	8006e44 <_svfiprintf_r+0x130>
 8006e2a:	7863      	ldrb	r3, [r4, #1]
 8006e2c:	2b2a      	cmp	r3, #42	; 0x2a
 8006e2e:	d135      	bne.n	8006e9c <_svfiprintf_r+0x188>
 8006e30:	9b03      	ldr	r3, [sp, #12]
 8006e32:	1d1a      	adds	r2, r3, #4
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	9203      	str	r2, [sp, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	bfb8      	it	lt
 8006e3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e40:	3402      	adds	r4, #2
 8006e42:	9305      	str	r3, [sp, #20]
 8006e44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006f10 <_svfiprintf_r+0x1fc>
 8006e48:	7821      	ldrb	r1, [r4, #0]
 8006e4a:	2203      	movs	r2, #3
 8006e4c:	4650      	mov	r0, sl
 8006e4e:	f7f9 f9cf 	bl	80001f0 <memchr>
 8006e52:	b140      	cbz	r0, 8006e66 <_svfiprintf_r+0x152>
 8006e54:	2340      	movs	r3, #64	; 0x40
 8006e56:	eba0 000a 	sub.w	r0, r0, sl
 8006e5a:	fa03 f000 	lsl.w	r0, r3, r0
 8006e5e:	9b04      	ldr	r3, [sp, #16]
 8006e60:	4303      	orrs	r3, r0
 8006e62:	3401      	adds	r4, #1
 8006e64:	9304      	str	r3, [sp, #16]
 8006e66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e6a:	4826      	ldr	r0, [pc, #152]	; (8006f04 <_svfiprintf_r+0x1f0>)
 8006e6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e70:	2206      	movs	r2, #6
 8006e72:	f7f9 f9bd 	bl	80001f0 <memchr>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d038      	beq.n	8006eec <_svfiprintf_r+0x1d8>
 8006e7a:	4b23      	ldr	r3, [pc, #140]	; (8006f08 <_svfiprintf_r+0x1f4>)
 8006e7c:	bb1b      	cbnz	r3, 8006ec6 <_svfiprintf_r+0x1b2>
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	3307      	adds	r3, #7
 8006e82:	f023 0307 	bic.w	r3, r3, #7
 8006e86:	3308      	adds	r3, #8
 8006e88:	9303      	str	r3, [sp, #12]
 8006e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e8c:	4433      	add	r3, r6
 8006e8e:	9309      	str	r3, [sp, #36]	; 0x24
 8006e90:	e767      	b.n	8006d62 <_svfiprintf_r+0x4e>
 8006e92:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e96:	460c      	mov	r4, r1
 8006e98:	2001      	movs	r0, #1
 8006e9a:	e7a5      	b.n	8006de8 <_svfiprintf_r+0xd4>
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	3401      	adds	r4, #1
 8006ea0:	9305      	str	r3, [sp, #20]
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	f04f 0c0a 	mov.w	ip, #10
 8006ea8:	4620      	mov	r0, r4
 8006eaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006eae:	3a30      	subs	r2, #48	; 0x30
 8006eb0:	2a09      	cmp	r2, #9
 8006eb2:	d903      	bls.n	8006ebc <_svfiprintf_r+0x1a8>
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d0c5      	beq.n	8006e44 <_svfiprintf_r+0x130>
 8006eb8:	9105      	str	r1, [sp, #20]
 8006eba:	e7c3      	b.n	8006e44 <_svfiprintf_r+0x130>
 8006ebc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ec0:	4604      	mov	r4, r0
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e7f0      	b.n	8006ea8 <_svfiprintf_r+0x194>
 8006ec6:	ab03      	add	r3, sp, #12
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	462a      	mov	r2, r5
 8006ecc:	4b0f      	ldr	r3, [pc, #60]	; (8006f0c <_svfiprintf_r+0x1f8>)
 8006ece:	a904      	add	r1, sp, #16
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	f3af 8000 	nop.w
 8006ed6:	1c42      	adds	r2, r0, #1
 8006ed8:	4606      	mov	r6, r0
 8006eda:	d1d6      	bne.n	8006e8a <_svfiprintf_r+0x176>
 8006edc:	89ab      	ldrh	r3, [r5, #12]
 8006ede:	065b      	lsls	r3, r3, #25
 8006ee0:	f53f af2c 	bmi.w	8006d3c <_svfiprintf_r+0x28>
 8006ee4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ee6:	b01d      	add	sp, #116	; 0x74
 8006ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eec:	ab03      	add	r3, sp, #12
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	462a      	mov	r2, r5
 8006ef2:	4b06      	ldr	r3, [pc, #24]	; (8006f0c <_svfiprintf_r+0x1f8>)
 8006ef4:	a904      	add	r1, sp, #16
 8006ef6:	4638      	mov	r0, r7
 8006ef8:	f000 f87a 	bl	8006ff0 <_printf_i>
 8006efc:	e7eb      	b.n	8006ed6 <_svfiprintf_r+0x1c2>
 8006efe:	bf00      	nop
 8006f00:	08008438 	.word	0x08008438
 8006f04:	08008442 	.word	0x08008442
 8006f08:	00000000 	.word	0x00000000
 8006f0c:	08006c5d 	.word	0x08006c5d
 8006f10:	0800843e 	.word	0x0800843e

08006f14 <_printf_common>:
 8006f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f18:	4616      	mov	r6, r2
 8006f1a:	4699      	mov	r9, r3
 8006f1c:	688a      	ldr	r2, [r1, #8]
 8006f1e:	690b      	ldr	r3, [r1, #16]
 8006f20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f24:	4293      	cmp	r3, r2
 8006f26:	bfb8      	it	lt
 8006f28:	4613      	movlt	r3, r2
 8006f2a:	6033      	str	r3, [r6, #0]
 8006f2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f30:	4607      	mov	r7, r0
 8006f32:	460c      	mov	r4, r1
 8006f34:	b10a      	cbz	r2, 8006f3a <_printf_common+0x26>
 8006f36:	3301      	adds	r3, #1
 8006f38:	6033      	str	r3, [r6, #0]
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	0699      	lsls	r1, r3, #26
 8006f3e:	bf42      	ittt	mi
 8006f40:	6833      	ldrmi	r3, [r6, #0]
 8006f42:	3302      	addmi	r3, #2
 8006f44:	6033      	strmi	r3, [r6, #0]
 8006f46:	6825      	ldr	r5, [r4, #0]
 8006f48:	f015 0506 	ands.w	r5, r5, #6
 8006f4c:	d106      	bne.n	8006f5c <_printf_common+0x48>
 8006f4e:	f104 0a19 	add.w	sl, r4, #25
 8006f52:	68e3      	ldr	r3, [r4, #12]
 8006f54:	6832      	ldr	r2, [r6, #0]
 8006f56:	1a9b      	subs	r3, r3, r2
 8006f58:	42ab      	cmp	r3, r5
 8006f5a:	dc26      	bgt.n	8006faa <_printf_common+0x96>
 8006f5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f60:	1e13      	subs	r3, r2, #0
 8006f62:	6822      	ldr	r2, [r4, #0]
 8006f64:	bf18      	it	ne
 8006f66:	2301      	movne	r3, #1
 8006f68:	0692      	lsls	r2, r2, #26
 8006f6a:	d42b      	bmi.n	8006fc4 <_printf_common+0xb0>
 8006f6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f70:	4649      	mov	r1, r9
 8006f72:	4638      	mov	r0, r7
 8006f74:	47c0      	blx	r8
 8006f76:	3001      	adds	r0, #1
 8006f78:	d01e      	beq.n	8006fb8 <_printf_common+0xa4>
 8006f7a:	6823      	ldr	r3, [r4, #0]
 8006f7c:	68e5      	ldr	r5, [r4, #12]
 8006f7e:	6832      	ldr	r2, [r6, #0]
 8006f80:	f003 0306 	and.w	r3, r3, #6
 8006f84:	2b04      	cmp	r3, #4
 8006f86:	bf08      	it	eq
 8006f88:	1aad      	subeq	r5, r5, r2
 8006f8a:	68a3      	ldr	r3, [r4, #8]
 8006f8c:	6922      	ldr	r2, [r4, #16]
 8006f8e:	bf0c      	ite	eq
 8006f90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f94:	2500      	movne	r5, #0
 8006f96:	4293      	cmp	r3, r2
 8006f98:	bfc4      	itt	gt
 8006f9a:	1a9b      	subgt	r3, r3, r2
 8006f9c:	18ed      	addgt	r5, r5, r3
 8006f9e:	2600      	movs	r6, #0
 8006fa0:	341a      	adds	r4, #26
 8006fa2:	42b5      	cmp	r5, r6
 8006fa4:	d11a      	bne.n	8006fdc <_printf_common+0xc8>
 8006fa6:	2000      	movs	r0, #0
 8006fa8:	e008      	b.n	8006fbc <_printf_common+0xa8>
 8006faa:	2301      	movs	r3, #1
 8006fac:	4652      	mov	r2, sl
 8006fae:	4649      	mov	r1, r9
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	47c0      	blx	r8
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d103      	bne.n	8006fc0 <_printf_common+0xac>
 8006fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fc0:	3501      	adds	r5, #1
 8006fc2:	e7c6      	b.n	8006f52 <_printf_common+0x3e>
 8006fc4:	18e1      	adds	r1, r4, r3
 8006fc6:	1c5a      	adds	r2, r3, #1
 8006fc8:	2030      	movs	r0, #48	; 0x30
 8006fca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006fce:	4422      	add	r2, r4
 8006fd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006fd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006fd8:	3302      	adds	r3, #2
 8006fda:	e7c7      	b.n	8006f6c <_printf_common+0x58>
 8006fdc:	2301      	movs	r3, #1
 8006fde:	4622      	mov	r2, r4
 8006fe0:	4649      	mov	r1, r9
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	47c0      	blx	r8
 8006fe6:	3001      	adds	r0, #1
 8006fe8:	d0e6      	beq.n	8006fb8 <_printf_common+0xa4>
 8006fea:	3601      	adds	r6, #1
 8006fec:	e7d9      	b.n	8006fa2 <_printf_common+0x8e>
	...

08006ff0 <_printf_i>:
 8006ff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	4691      	mov	r9, r2
 8006ff8:	7e27      	ldrb	r7, [r4, #24]
 8006ffa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006ffc:	2f78      	cmp	r7, #120	; 0x78
 8006ffe:	4680      	mov	r8, r0
 8007000:	469a      	mov	sl, r3
 8007002:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007006:	d807      	bhi.n	8007018 <_printf_i+0x28>
 8007008:	2f62      	cmp	r7, #98	; 0x62
 800700a:	d80a      	bhi.n	8007022 <_printf_i+0x32>
 800700c:	2f00      	cmp	r7, #0
 800700e:	f000 80d8 	beq.w	80071c2 <_printf_i+0x1d2>
 8007012:	2f58      	cmp	r7, #88	; 0x58
 8007014:	f000 80a3 	beq.w	800715e <_printf_i+0x16e>
 8007018:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800701c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007020:	e03a      	b.n	8007098 <_printf_i+0xa8>
 8007022:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007026:	2b15      	cmp	r3, #21
 8007028:	d8f6      	bhi.n	8007018 <_printf_i+0x28>
 800702a:	a001      	add	r0, pc, #4	; (adr r0, 8007030 <_printf_i+0x40>)
 800702c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007030:	08007089 	.word	0x08007089
 8007034:	0800709d 	.word	0x0800709d
 8007038:	08007019 	.word	0x08007019
 800703c:	08007019 	.word	0x08007019
 8007040:	08007019 	.word	0x08007019
 8007044:	08007019 	.word	0x08007019
 8007048:	0800709d 	.word	0x0800709d
 800704c:	08007019 	.word	0x08007019
 8007050:	08007019 	.word	0x08007019
 8007054:	08007019 	.word	0x08007019
 8007058:	08007019 	.word	0x08007019
 800705c:	080071a9 	.word	0x080071a9
 8007060:	080070cd 	.word	0x080070cd
 8007064:	0800718b 	.word	0x0800718b
 8007068:	08007019 	.word	0x08007019
 800706c:	08007019 	.word	0x08007019
 8007070:	080071cb 	.word	0x080071cb
 8007074:	08007019 	.word	0x08007019
 8007078:	080070cd 	.word	0x080070cd
 800707c:	08007019 	.word	0x08007019
 8007080:	08007019 	.word	0x08007019
 8007084:	08007193 	.word	0x08007193
 8007088:	680b      	ldr	r3, [r1, #0]
 800708a:	1d1a      	adds	r2, r3, #4
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	600a      	str	r2, [r1, #0]
 8007090:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007094:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007098:	2301      	movs	r3, #1
 800709a:	e0a3      	b.n	80071e4 <_printf_i+0x1f4>
 800709c:	6825      	ldr	r5, [r4, #0]
 800709e:	6808      	ldr	r0, [r1, #0]
 80070a0:	062e      	lsls	r6, r5, #24
 80070a2:	f100 0304 	add.w	r3, r0, #4
 80070a6:	d50a      	bpl.n	80070be <_printf_i+0xce>
 80070a8:	6805      	ldr	r5, [r0, #0]
 80070aa:	600b      	str	r3, [r1, #0]
 80070ac:	2d00      	cmp	r5, #0
 80070ae:	da03      	bge.n	80070b8 <_printf_i+0xc8>
 80070b0:	232d      	movs	r3, #45	; 0x2d
 80070b2:	426d      	negs	r5, r5
 80070b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070b8:	485e      	ldr	r0, [pc, #376]	; (8007234 <_printf_i+0x244>)
 80070ba:	230a      	movs	r3, #10
 80070bc:	e019      	b.n	80070f2 <_printf_i+0x102>
 80070be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80070c2:	6805      	ldr	r5, [r0, #0]
 80070c4:	600b      	str	r3, [r1, #0]
 80070c6:	bf18      	it	ne
 80070c8:	b22d      	sxthne	r5, r5
 80070ca:	e7ef      	b.n	80070ac <_printf_i+0xbc>
 80070cc:	680b      	ldr	r3, [r1, #0]
 80070ce:	6825      	ldr	r5, [r4, #0]
 80070d0:	1d18      	adds	r0, r3, #4
 80070d2:	6008      	str	r0, [r1, #0]
 80070d4:	0628      	lsls	r0, r5, #24
 80070d6:	d501      	bpl.n	80070dc <_printf_i+0xec>
 80070d8:	681d      	ldr	r5, [r3, #0]
 80070da:	e002      	b.n	80070e2 <_printf_i+0xf2>
 80070dc:	0669      	lsls	r1, r5, #25
 80070de:	d5fb      	bpl.n	80070d8 <_printf_i+0xe8>
 80070e0:	881d      	ldrh	r5, [r3, #0]
 80070e2:	4854      	ldr	r0, [pc, #336]	; (8007234 <_printf_i+0x244>)
 80070e4:	2f6f      	cmp	r7, #111	; 0x6f
 80070e6:	bf0c      	ite	eq
 80070e8:	2308      	moveq	r3, #8
 80070ea:	230a      	movne	r3, #10
 80070ec:	2100      	movs	r1, #0
 80070ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80070f2:	6866      	ldr	r6, [r4, #4]
 80070f4:	60a6      	str	r6, [r4, #8]
 80070f6:	2e00      	cmp	r6, #0
 80070f8:	bfa2      	ittt	ge
 80070fa:	6821      	ldrge	r1, [r4, #0]
 80070fc:	f021 0104 	bicge.w	r1, r1, #4
 8007100:	6021      	strge	r1, [r4, #0]
 8007102:	b90d      	cbnz	r5, 8007108 <_printf_i+0x118>
 8007104:	2e00      	cmp	r6, #0
 8007106:	d04d      	beq.n	80071a4 <_printf_i+0x1b4>
 8007108:	4616      	mov	r6, r2
 800710a:	fbb5 f1f3 	udiv	r1, r5, r3
 800710e:	fb03 5711 	mls	r7, r3, r1, r5
 8007112:	5dc7      	ldrb	r7, [r0, r7]
 8007114:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007118:	462f      	mov	r7, r5
 800711a:	42bb      	cmp	r3, r7
 800711c:	460d      	mov	r5, r1
 800711e:	d9f4      	bls.n	800710a <_printf_i+0x11a>
 8007120:	2b08      	cmp	r3, #8
 8007122:	d10b      	bne.n	800713c <_printf_i+0x14c>
 8007124:	6823      	ldr	r3, [r4, #0]
 8007126:	07df      	lsls	r7, r3, #31
 8007128:	d508      	bpl.n	800713c <_printf_i+0x14c>
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	6861      	ldr	r1, [r4, #4]
 800712e:	4299      	cmp	r1, r3
 8007130:	bfde      	ittt	le
 8007132:	2330      	movle	r3, #48	; 0x30
 8007134:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007138:	f106 36ff 	addle.w	r6, r6, #4294967295
 800713c:	1b92      	subs	r2, r2, r6
 800713e:	6122      	str	r2, [r4, #16]
 8007140:	f8cd a000 	str.w	sl, [sp]
 8007144:	464b      	mov	r3, r9
 8007146:	aa03      	add	r2, sp, #12
 8007148:	4621      	mov	r1, r4
 800714a:	4640      	mov	r0, r8
 800714c:	f7ff fee2 	bl	8006f14 <_printf_common>
 8007150:	3001      	adds	r0, #1
 8007152:	d14c      	bne.n	80071ee <_printf_i+0x1fe>
 8007154:	f04f 30ff 	mov.w	r0, #4294967295
 8007158:	b004      	add	sp, #16
 800715a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800715e:	4835      	ldr	r0, [pc, #212]	; (8007234 <_printf_i+0x244>)
 8007160:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	680e      	ldr	r6, [r1, #0]
 8007168:	061f      	lsls	r7, r3, #24
 800716a:	f856 5b04 	ldr.w	r5, [r6], #4
 800716e:	600e      	str	r6, [r1, #0]
 8007170:	d514      	bpl.n	800719c <_printf_i+0x1ac>
 8007172:	07d9      	lsls	r1, r3, #31
 8007174:	bf44      	itt	mi
 8007176:	f043 0320 	orrmi.w	r3, r3, #32
 800717a:	6023      	strmi	r3, [r4, #0]
 800717c:	b91d      	cbnz	r5, 8007186 <_printf_i+0x196>
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	f023 0320 	bic.w	r3, r3, #32
 8007184:	6023      	str	r3, [r4, #0]
 8007186:	2310      	movs	r3, #16
 8007188:	e7b0      	b.n	80070ec <_printf_i+0xfc>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	f043 0320 	orr.w	r3, r3, #32
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	2378      	movs	r3, #120	; 0x78
 8007194:	4828      	ldr	r0, [pc, #160]	; (8007238 <_printf_i+0x248>)
 8007196:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800719a:	e7e3      	b.n	8007164 <_printf_i+0x174>
 800719c:	065e      	lsls	r6, r3, #25
 800719e:	bf48      	it	mi
 80071a0:	b2ad      	uxthmi	r5, r5
 80071a2:	e7e6      	b.n	8007172 <_printf_i+0x182>
 80071a4:	4616      	mov	r6, r2
 80071a6:	e7bb      	b.n	8007120 <_printf_i+0x130>
 80071a8:	680b      	ldr	r3, [r1, #0]
 80071aa:	6826      	ldr	r6, [r4, #0]
 80071ac:	6960      	ldr	r0, [r4, #20]
 80071ae:	1d1d      	adds	r5, r3, #4
 80071b0:	600d      	str	r5, [r1, #0]
 80071b2:	0635      	lsls	r5, r6, #24
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	d501      	bpl.n	80071bc <_printf_i+0x1cc>
 80071b8:	6018      	str	r0, [r3, #0]
 80071ba:	e002      	b.n	80071c2 <_printf_i+0x1d2>
 80071bc:	0671      	lsls	r1, r6, #25
 80071be:	d5fb      	bpl.n	80071b8 <_printf_i+0x1c8>
 80071c0:	8018      	strh	r0, [r3, #0]
 80071c2:	2300      	movs	r3, #0
 80071c4:	6123      	str	r3, [r4, #16]
 80071c6:	4616      	mov	r6, r2
 80071c8:	e7ba      	b.n	8007140 <_printf_i+0x150>
 80071ca:	680b      	ldr	r3, [r1, #0]
 80071cc:	1d1a      	adds	r2, r3, #4
 80071ce:	600a      	str	r2, [r1, #0]
 80071d0:	681e      	ldr	r6, [r3, #0]
 80071d2:	6862      	ldr	r2, [r4, #4]
 80071d4:	2100      	movs	r1, #0
 80071d6:	4630      	mov	r0, r6
 80071d8:	f7f9 f80a 	bl	80001f0 <memchr>
 80071dc:	b108      	cbz	r0, 80071e2 <_printf_i+0x1f2>
 80071de:	1b80      	subs	r0, r0, r6
 80071e0:	6060      	str	r0, [r4, #4]
 80071e2:	6863      	ldr	r3, [r4, #4]
 80071e4:	6123      	str	r3, [r4, #16]
 80071e6:	2300      	movs	r3, #0
 80071e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071ec:	e7a8      	b.n	8007140 <_printf_i+0x150>
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	4632      	mov	r2, r6
 80071f2:	4649      	mov	r1, r9
 80071f4:	4640      	mov	r0, r8
 80071f6:	47d0      	blx	sl
 80071f8:	3001      	adds	r0, #1
 80071fa:	d0ab      	beq.n	8007154 <_printf_i+0x164>
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	079b      	lsls	r3, r3, #30
 8007200:	d413      	bmi.n	800722a <_printf_i+0x23a>
 8007202:	68e0      	ldr	r0, [r4, #12]
 8007204:	9b03      	ldr	r3, [sp, #12]
 8007206:	4298      	cmp	r0, r3
 8007208:	bfb8      	it	lt
 800720a:	4618      	movlt	r0, r3
 800720c:	e7a4      	b.n	8007158 <_printf_i+0x168>
 800720e:	2301      	movs	r3, #1
 8007210:	4632      	mov	r2, r6
 8007212:	4649      	mov	r1, r9
 8007214:	4640      	mov	r0, r8
 8007216:	47d0      	blx	sl
 8007218:	3001      	adds	r0, #1
 800721a:	d09b      	beq.n	8007154 <_printf_i+0x164>
 800721c:	3501      	adds	r5, #1
 800721e:	68e3      	ldr	r3, [r4, #12]
 8007220:	9903      	ldr	r1, [sp, #12]
 8007222:	1a5b      	subs	r3, r3, r1
 8007224:	42ab      	cmp	r3, r5
 8007226:	dcf2      	bgt.n	800720e <_printf_i+0x21e>
 8007228:	e7eb      	b.n	8007202 <_printf_i+0x212>
 800722a:	2500      	movs	r5, #0
 800722c:	f104 0619 	add.w	r6, r4, #25
 8007230:	e7f5      	b.n	800721e <_printf_i+0x22e>
 8007232:	bf00      	nop
 8007234:	08008449 	.word	0x08008449
 8007238:	0800845a 	.word	0x0800845a

0800723c <__retarget_lock_acquire_recursive>:
 800723c:	4770      	bx	lr

0800723e <__retarget_lock_release_recursive>:
 800723e:	4770      	bx	lr

08007240 <memmove>:
 8007240:	4288      	cmp	r0, r1
 8007242:	b510      	push	{r4, lr}
 8007244:	eb01 0402 	add.w	r4, r1, r2
 8007248:	d902      	bls.n	8007250 <memmove+0x10>
 800724a:	4284      	cmp	r4, r0
 800724c:	4623      	mov	r3, r4
 800724e:	d807      	bhi.n	8007260 <memmove+0x20>
 8007250:	1e43      	subs	r3, r0, #1
 8007252:	42a1      	cmp	r1, r4
 8007254:	d008      	beq.n	8007268 <memmove+0x28>
 8007256:	f811 2b01 	ldrb.w	r2, [r1], #1
 800725a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800725e:	e7f8      	b.n	8007252 <memmove+0x12>
 8007260:	4402      	add	r2, r0
 8007262:	4601      	mov	r1, r0
 8007264:	428a      	cmp	r2, r1
 8007266:	d100      	bne.n	800726a <memmove+0x2a>
 8007268:	bd10      	pop	{r4, pc}
 800726a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800726e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007272:	e7f7      	b.n	8007264 <memmove+0x24>

08007274 <_free_r>:
 8007274:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007276:	2900      	cmp	r1, #0
 8007278:	d048      	beq.n	800730c <_free_r+0x98>
 800727a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800727e:	9001      	str	r0, [sp, #4]
 8007280:	2b00      	cmp	r3, #0
 8007282:	f1a1 0404 	sub.w	r4, r1, #4
 8007286:	bfb8      	it	lt
 8007288:	18e4      	addlt	r4, r4, r3
 800728a:	f7ff fcdb 	bl	8006c44 <__malloc_lock>
 800728e:	4a20      	ldr	r2, [pc, #128]	; (8007310 <_free_r+0x9c>)
 8007290:	9801      	ldr	r0, [sp, #4]
 8007292:	6813      	ldr	r3, [r2, #0]
 8007294:	4615      	mov	r5, r2
 8007296:	b933      	cbnz	r3, 80072a6 <_free_r+0x32>
 8007298:	6063      	str	r3, [r4, #4]
 800729a:	6014      	str	r4, [r2, #0]
 800729c:	b003      	add	sp, #12
 800729e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072a2:	f7ff bcd5 	b.w	8006c50 <__malloc_unlock>
 80072a6:	42a3      	cmp	r3, r4
 80072a8:	d90b      	bls.n	80072c2 <_free_r+0x4e>
 80072aa:	6821      	ldr	r1, [r4, #0]
 80072ac:	1862      	adds	r2, r4, r1
 80072ae:	4293      	cmp	r3, r2
 80072b0:	bf04      	itt	eq
 80072b2:	681a      	ldreq	r2, [r3, #0]
 80072b4:	685b      	ldreq	r3, [r3, #4]
 80072b6:	6063      	str	r3, [r4, #4]
 80072b8:	bf04      	itt	eq
 80072ba:	1852      	addeq	r2, r2, r1
 80072bc:	6022      	streq	r2, [r4, #0]
 80072be:	602c      	str	r4, [r5, #0]
 80072c0:	e7ec      	b.n	800729c <_free_r+0x28>
 80072c2:	461a      	mov	r2, r3
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	b10b      	cbz	r3, 80072cc <_free_r+0x58>
 80072c8:	42a3      	cmp	r3, r4
 80072ca:	d9fa      	bls.n	80072c2 <_free_r+0x4e>
 80072cc:	6811      	ldr	r1, [r2, #0]
 80072ce:	1855      	adds	r5, r2, r1
 80072d0:	42a5      	cmp	r5, r4
 80072d2:	d10b      	bne.n	80072ec <_free_r+0x78>
 80072d4:	6824      	ldr	r4, [r4, #0]
 80072d6:	4421      	add	r1, r4
 80072d8:	1854      	adds	r4, r2, r1
 80072da:	42a3      	cmp	r3, r4
 80072dc:	6011      	str	r1, [r2, #0]
 80072de:	d1dd      	bne.n	800729c <_free_r+0x28>
 80072e0:	681c      	ldr	r4, [r3, #0]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	6053      	str	r3, [r2, #4]
 80072e6:	4421      	add	r1, r4
 80072e8:	6011      	str	r1, [r2, #0]
 80072ea:	e7d7      	b.n	800729c <_free_r+0x28>
 80072ec:	d902      	bls.n	80072f4 <_free_r+0x80>
 80072ee:	230c      	movs	r3, #12
 80072f0:	6003      	str	r3, [r0, #0]
 80072f2:	e7d3      	b.n	800729c <_free_r+0x28>
 80072f4:	6825      	ldr	r5, [r4, #0]
 80072f6:	1961      	adds	r1, r4, r5
 80072f8:	428b      	cmp	r3, r1
 80072fa:	bf04      	itt	eq
 80072fc:	6819      	ldreq	r1, [r3, #0]
 80072fe:	685b      	ldreq	r3, [r3, #4]
 8007300:	6063      	str	r3, [r4, #4]
 8007302:	bf04      	itt	eq
 8007304:	1949      	addeq	r1, r1, r5
 8007306:	6021      	streq	r1, [r4, #0]
 8007308:	6054      	str	r4, [r2, #4]
 800730a:	e7c7      	b.n	800729c <_free_r+0x28>
 800730c:	b003      	add	sp, #12
 800730e:	bd30      	pop	{r4, r5, pc}
 8007310:	20000120 	.word	0x20000120

08007314 <_realloc_r>:
 8007314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007316:	4607      	mov	r7, r0
 8007318:	4614      	mov	r4, r2
 800731a:	460e      	mov	r6, r1
 800731c:	b921      	cbnz	r1, 8007328 <_realloc_r+0x14>
 800731e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007322:	4611      	mov	r1, r2
 8007324:	f7ff bc04 	b.w	8006b30 <_malloc_r>
 8007328:	b922      	cbnz	r2, 8007334 <_realloc_r+0x20>
 800732a:	f7ff ffa3 	bl	8007274 <_free_r>
 800732e:	4625      	mov	r5, r4
 8007330:	4628      	mov	r0, r5
 8007332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007334:	f000 f814 	bl	8007360 <_malloc_usable_size_r>
 8007338:	42a0      	cmp	r0, r4
 800733a:	d20f      	bcs.n	800735c <_realloc_r+0x48>
 800733c:	4621      	mov	r1, r4
 800733e:	4638      	mov	r0, r7
 8007340:	f7ff fbf6 	bl	8006b30 <_malloc_r>
 8007344:	4605      	mov	r5, r0
 8007346:	2800      	cmp	r0, #0
 8007348:	d0f2      	beq.n	8007330 <_realloc_r+0x1c>
 800734a:	4631      	mov	r1, r6
 800734c:	4622      	mov	r2, r4
 800734e:	f7ff fbc9 	bl	8006ae4 <memcpy>
 8007352:	4631      	mov	r1, r6
 8007354:	4638      	mov	r0, r7
 8007356:	f7ff ff8d 	bl	8007274 <_free_r>
 800735a:	e7e9      	b.n	8007330 <_realloc_r+0x1c>
 800735c:	4635      	mov	r5, r6
 800735e:	e7e7      	b.n	8007330 <_realloc_r+0x1c>

08007360 <_malloc_usable_size_r>:
 8007360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007364:	1f18      	subs	r0, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	bfbc      	itt	lt
 800736a:	580b      	ldrlt	r3, [r1, r0]
 800736c:	18c0      	addlt	r0, r0, r3
 800736e:	4770      	bx	lr

08007370 <sin>:
 8007370:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007372:	ec53 2b10 	vmov	r2, r3, d0
 8007376:	4826      	ldr	r0, [pc, #152]	; (8007410 <sin+0xa0>)
 8007378:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800737c:	4281      	cmp	r1, r0
 800737e:	dc07      	bgt.n	8007390 <sin+0x20>
 8007380:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007408 <sin+0x98>
 8007384:	2000      	movs	r0, #0
 8007386:	f000 fe5b 	bl	8008040 <__kernel_sin>
 800738a:	ec51 0b10 	vmov	r0, r1, d0
 800738e:	e007      	b.n	80073a0 <sin+0x30>
 8007390:	4820      	ldr	r0, [pc, #128]	; (8007414 <sin+0xa4>)
 8007392:	4281      	cmp	r1, r0
 8007394:	dd09      	ble.n	80073aa <sin+0x3a>
 8007396:	ee10 0a10 	vmov	r0, s0
 800739a:	4619      	mov	r1, r3
 800739c:	f7f8 ff7c 	bl	8000298 <__aeabi_dsub>
 80073a0:	ec41 0b10 	vmov	d0, r0, r1
 80073a4:	b005      	add	sp, #20
 80073a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80073aa:	4668      	mov	r0, sp
 80073ac:	f000 f834 	bl	8007418 <__ieee754_rem_pio2>
 80073b0:	f000 0003 	and.w	r0, r0, #3
 80073b4:	2801      	cmp	r0, #1
 80073b6:	d008      	beq.n	80073ca <sin+0x5a>
 80073b8:	2802      	cmp	r0, #2
 80073ba:	d00d      	beq.n	80073d8 <sin+0x68>
 80073bc:	b9d0      	cbnz	r0, 80073f4 <sin+0x84>
 80073be:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073c2:	ed9d 0b00 	vldr	d0, [sp]
 80073c6:	2001      	movs	r0, #1
 80073c8:	e7dd      	b.n	8007386 <sin+0x16>
 80073ca:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073ce:	ed9d 0b00 	vldr	d0, [sp]
 80073d2:	f000 fa2d 	bl	8007830 <__kernel_cos>
 80073d6:	e7d8      	b.n	800738a <sin+0x1a>
 80073d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073dc:	ed9d 0b00 	vldr	d0, [sp]
 80073e0:	2001      	movs	r0, #1
 80073e2:	f000 fe2d 	bl	8008040 <__kernel_sin>
 80073e6:	ec53 2b10 	vmov	r2, r3, d0
 80073ea:	ee10 0a10 	vmov	r0, s0
 80073ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80073f2:	e7d5      	b.n	80073a0 <sin+0x30>
 80073f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80073f8:	ed9d 0b00 	vldr	d0, [sp]
 80073fc:	f000 fa18 	bl	8007830 <__kernel_cos>
 8007400:	e7f1      	b.n	80073e6 <sin+0x76>
 8007402:	bf00      	nop
 8007404:	f3af 8000 	nop.w
	...
 8007410:	3fe921fb 	.word	0x3fe921fb
 8007414:	7fefffff 	.word	0x7fefffff

08007418 <__ieee754_rem_pio2>:
 8007418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800741c:	ed2d 8b02 	vpush	{d8}
 8007420:	ec55 4b10 	vmov	r4, r5, d0
 8007424:	4bca      	ldr	r3, [pc, #808]	; (8007750 <__ieee754_rem_pio2+0x338>)
 8007426:	b08b      	sub	sp, #44	; 0x2c
 8007428:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800742c:	4598      	cmp	r8, r3
 800742e:	4682      	mov	sl, r0
 8007430:	9502      	str	r5, [sp, #8]
 8007432:	dc08      	bgt.n	8007446 <__ieee754_rem_pio2+0x2e>
 8007434:	2200      	movs	r2, #0
 8007436:	2300      	movs	r3, #0
 8007438:	ed80 0b00 	vstr	d0, [r0]
 800743c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007440:	f04f 0b00 	mov.w	fp, #0
 8007444:	e028      	b.n	8007498 <__ieee754_rem_pio2+0x80>
 8007446:	4bc3      	ldr	r3, [pc, #780]	; (8007754 <__ieee754_rem_pio2+0x33c>)
 8007448:	4598      	cmp	r8, r3
 800744a:	dc78      	bgt.n	800753e <__ieee754_rem_pio2+0x126>
 800744c:	9b02      	ldr	r3, [sp, #8]
 800744e:	4ec2      	ldr	r6, [pc, #776]	; (8007758 <__ieee754_rem_pio2+0x340>)
 8007450:	2b00      	cmp	r3, #0
 8007452:	ee10 0a10 	vmov	r0, s0
 8007456:	a3b0      	add	r3, pc, #704	; (adr r3, 8007718 <__ieee754_rem_pio2+0x300>)
 8007458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800745c:	4629      	mov	r1, r5
 800745e:	dd39      	ble.n	80074d4 <__ieee754_rem_pio2+0xbc>
 8007460:	f7f8 ff1a 	bl	8000298 <__aeabi_dsub>
 8007464:	45b0      	cmp	r8, r6
 8007466:	4604      	mov	r4, r0
 8007468:	460d      	mov	r5, r1
 800746a:	d01b      	beq.n	80074a4 <__ieee754_rem_pio2+0x8c>
 800746c:	a3ac      	add	r3, pc, #688	; (adr r3, 8007720 <__ieee754_rem_pio2+0x308>)
 800746e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007472:	f7f8 ff11 	bl	8000298 <__aeabi_dsub>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	e9ca 2300 	strd	r2, r3, [sl]
 800747e:	4620      	mov	r0, r4
 8007480:	4629      	mov	r1, r5
 8007482:	f7f8 ff09 	bl	8000298 <__aeabi_dsub>
 8007486:	a3a6      	add	r3, pc, #664	; (adr r3, 8007720 <__ieee754_rem_pio2+0x308>)
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	f7f8 ff04 	bl	8000298 <__aeabi_dsub>
 8007490:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007494:	f04f 0b01 	mov.w	fp, #1
 8007498:	4658      	mov	r0, fp
 800749a:	b00b      	add	sp, #44	; 0x2c
 800749c:	ecbd 8b02 	vpop	{d8}
 80074a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a4:	a3a0      	add	r3, pc, #640	; (adr r3, 8007728 <__ieee754_rem_pio2+0x310>)
 80074a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074aa:	f7f8 fef5 	bl	8000298 <__aeabi_dsub>
 80074ae:	a3a0      	add	r3, pc, #640	; (adr r3, 8007730 <__ieee754_rem_pio2+0x318>)
 80074b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b4:	4604      	mov	r4, r0
 80074b6:	460d      	mov	r5, r1
 80074b8:	f7f8 feee 	bl	8000298 <__aeabi_dsub>
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	e9ca 2300 	strd	r2, r3, [sl]
 80074c4:	4620      	mov	r0, r4
 80074c6:	4629      	mov	r1, r5
 80074c8:	f7f8 fee6 	bl	8000298 <__aeabi_dsub>
 80074cc:	a398      	add	r3, pc, #608	; (adr r3, 8007730 <__ieee754_rem_pio2+0x318>)
 80074ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d2:	e7db      	b.n	800748c <__ieee754_rem_pio2+0x74>
 80074d4:	f7f8 fee2 	bl	800029c <__adddf3>
 80074d8:	45b0      	cmp	r8, r6
 80074da:	4604      	mov	r4, r0
 80074dc:	460d      	mov	r5, r1
 80074de:	d016      	beq.n	800750e <__ieee754_rem_pio2+0xf6>
 80074e0:	a38f      	add	r3, pc, #572	; (adr r3, 8007720 <__ieee754_rem_pio2+0x308>)
 80074e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e6:	f7f8 fed9 	bl	800029c <__adddf3>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	e9ca 2300 	strd	r2, r3, [sl]
 80074f2:	4620      	mov	r0, r4
 80074f4:	4629      	mov	r1, r5
 80074f6:	f7f8 fecf 	bl	8000298 <__aeabi_dsub>
 80074fa:	a389      	add	r3, pc, #548	; (adr r3, 8007720 <__ieee754_rem_pio2+0x308>)
 80074fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007500:	f7f8 fecc 	bl	800029c <__adddf3>
 8007504:	f04f 3bff 	mov.w	fp, #4294967295
 8007508:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800750c:	e7c4      	b.n	8007498 <__ieee754_rem_pio2+0x80>
 800750e:	a386      	add	r3, pc, #536	; (adr r3, 8007728 <__ieee754_rem_pio2+0x310>)
 8007510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007514:	f7f8 fec2 	bl	800029c <__adddf3>
 8007518:	a385      	add	r3, pc, #532	; (adr r3, 8007730 <__ieee754_rem_pio2+0x318>)
 800751a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751e:	4604      	mov	r4, r0
 8007520:	460d      	mov	r5, r1
 8007522:	f7f8 febb 	bl	800029c <__adddf3>
 8007526:	4602      	mov	r2, r0
 8007528:	460b      	mov	r3, r1
 800752a:	e9ca 2300 	strd	r2, r3, [sl]
 800752e:	4620      	mov	r0, r4
 8007530:	4629      	mov	r1, r5
 8007532:	f7f8 feb1 	bl	8000298 <__aeabi_dsub>
 8007536:	a37e      	add	r3, pc, #504	; (adr r3, 8007730 <__ieee754_rem_pio2+0x318>)
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	e7e0      	b.n	8007500 <__ieee754_rem_pio2+0xe8>
 800753e:	4b87      	ldr	r3, [pc, #540]	; (800775c <__ieee754_rem_pio2+0x344>)
 8007540:	4598      	cmp	r8, r3
 8007542:	f300 80d9 	bgt.w	80076f8 <__ieee754_rem_pio2+0x2e0>
 8007546:	f000 fe39 	bl	80081bc <fabs>
 800754a:	ec55 4b10 	vmov	r4, r5, d0
 800754e:	ee10 0a10 	vmov	r0, s0
 8007552:	a379      	add	r3, pc, #484	; (adr r3, 8007738 <__ieee754_rem_pio2+0x320>)
 8007554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007558:	4629      	mov	r1, r5
 800755a:	f7f9 f855 	bl	8000608 <__aeabi_dmul>
 800755e:	4b80      	ldr	r3, [pc, #512]	; (8007760 <__ieee754_rem_pio2+0x348>)
 8007560:	2200      	movs	r2, #0
 8007562:	f7f8 fe9b 	bl	800029c <__adddf3>
 8007566:	f7f9 fae9 	bl	8000b3c <__aeabi_d2iz>
 800756a:	4683      	mov	fp, r0
 800756c:	f7f8 ffe2 	bl	8000534 <__aeabi_i2d>
 8007570:	4602      	mov	r2, r0
 8007572:	460b      	mov	r3, r1
 8007574:	ec43 2b18 	vmov	d8, r2, r3
 8007578:	a367      	add	r3, pc, #412	; (adr r3, 8007718 <__ieee754_rem_pio2+0x300>)
 800757a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757e:	f7f9 f843 	bl	8000608 <__aeabi_dmul>
 8007582:	4602      	mov	r2, r0
 8007584:	460b      	mov	r3, r1
 8007586:	4620      	mov	r0, r4
 8007588:	4629      	mov	r1, r5
 800758a:	f7f8 fe85 	bl	8000298 <__aeabi_dsub>
 800758e:	a364      	add	r3, pc, #400	; (adr r3, 8007720 <__ieee754_rem_pio2+0x308>)
 8007590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007594:	4606      	mov	r6, r0
 8007596:	460f      	mov	r7, r1
 8007598:	ec51 0b18 	vmov	r0, r1, d8
 800759c:	f7f9 f834 	bl	8000608 <__aeabi_dmul>
 80075a0:	f1bb 0f1f 	cmp.w	fp, #31
 80075a4:	4604      	mov	r4, r0
 80075a6:	460d      	mov	r5, r1
 80075a8:	dc0d      	bgt.n	80075c6 <__ieee754_rem_pio2+0x1ae>
 80075aa:	4b6e      	ldr	r3, [pc, #440]	; (8007764 <__ieee754_rem_pio2+0x34c>)
 80075ac:	f10b 32ff 	add.w	r2, fp, #4294967295
 80075b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075b4:	4543      	cmp	r3, r8
 80075b6:	d006      	beq.n	80075c6 <__ieee754_rem_pio2+0x1ae>
 80075b8:	4622      	mov	r2, r4
 80075ba:	462b      	mov	r3, r5
 80075bc:	4630      	mov	r0, r6
 80075be:	4639      	mov	r1, r7
 80075c0:	f7f8 fe6a 	bl	8000298 <__aeabi_dsub>
 80075c4:	e00f      	b.n	80075e6 <__ieee754_rem_pio2+0x1ce>
 80075c6:	462b      	mov	r3, r5
 80075c8:	4622      	mov	r2, r4
 80075ca:	4630      	mov	r0, r6
 80075cc:	4639      	mov	r1, r7
 80075ce:	f7f8 fe63 	bl	8000298 <__aeabi_dsub>
 80075d2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80075d6:	9303      	str	r3, [sp, #12]
 80075d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80075dc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80075e0:	f1b8 0f10 	cmp.w	r8, #16
 80075e4:	dc02      	bgt.n	80075ec <__ieee754_rem_pio2+0x1d4>
 80075e6:	e9ca 0100 	strd	r0, r1, [sl]
 80075ea:	e039      	b.n	8007660 <__ieee754_rem_pio2+0x248>
 80075ec:	a34e      	add	r3, pc, #312	; (adr r3, 8007728 <__ieee754_rem_pio2+0x310>)
 80075ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f2:	ec51 0b18 	vmov	r0, r1, d8
 80075f6:	f7f9 f807 	bl	8000608 <__aeabi_dmul>
 80075fa:	4604      	mov	r4, r0
 80075fc:	460d      	mov	r5, r1
 80075fe:	4602      	mov	r2, r0
 8007600:	460b      	mov	r3, r1
 8007602:	4630      	mov	r0, r6
 8007604:	4639      	mov	r1, r7
 8007606:	f7f8 fe47 	bl	8000298 <__aeabi_dsub>
 800760a:	4602      	mov	r2, r0
 800760c:	460b      	mov	r3, r1
 800760e:	4680      	mov	r8, r0
 8007610:	4689      	mov	r9, r1
 8007612:	4630      	mov	r0, r6
 8007614:	4639      	mov	r1, r7
 8007616:	f7f8 fe3f 	bl	8000298 <__aeabi_dsub>
 800761a:	4622      	mov	r2, r4
 800761c:	462b      	mov	r3, r5
 800761e:	f7f8 fe3b 	bl	8000298 <__aeabi_dsub>
 8007622:	a343      	add	r3, pc, #268	; (adr r3, 8007730 <__ieee754_rem_pio2+0x318>)
 8007624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007628:	4604      	mov	r4, r0
 800762a:	460d      	mov	r5, r1
 800762c:	ec51 0b18 	vmov	r0, r1, d8
 8007630:	f7f8 ffea 	bl	8000608 <__aeabi_dmul>
 8007634:	4622      	mov	r2, r4
 8007636:	462b      	mov	r3, r5
 8007638:	f7f8 fe2e 	bl	8000298 <__aeabi_dsub>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4604      	mov	r4, r0
 8007642:	460d      	mov	r5, r1
 8007644:	4640      	mov	r0, r8
 8007646:	4649      	mov	r1, r9
 8007648:	f7f8 fe26 	bl	8000298 <__aeabi_dsub>
 800764c:	9a03      	ldr	r2, [sp, #12]
 800764e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	2b31      	cmp	r3, #49	; 0x31
 8007656:	dc24      	bgt.n	80076a2 <__ieee754_rem_pio2+0x28a>
 8007658:	e9ca 0100 	strd	r0, r1, [sl]
 800765c:	4646      	mov	r6, r8
 800765e:	464f      	mov	r7, r9
 8007660:	e9da 8900 	ldrd	r8, r9, [sl]
 8007664:	4630      	mov	r0, r6
 8007666:	4642      	mov	r2, r8
 8007668:	464b      	mov	r3, r9
 800766a:	4639      	mov	r1, r7
 800766c:	f7f8 fe14 	bl	8000298 <__aeabi_dsub>
 8007670:	462b      	mov	r3, r5
 8007672:	4622      	mov	r2, r4
 8007674:	f7f8 fe10 	bl	8000298 <__aeabi_dsub>
 8007678:	9b02      	ldr	r3, [sp, #8]
 800767a:	2b00      	cmp	r3, #0
 800767c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007680:	f6bf af0a 	bge.w	8007498 <__ieee754_rem_pio2+0x80>
 8007684:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007688:	f8ca 3004 	str.w	r3, [sl, #4]
 800768c:	f8ca 8000 	str.w	r8, [sl]
 8007690:	f8ca 0008 	str.w	r0, [sl, #8]
 8007694:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007698:	f8ca 300c 	str.w	r3, [sl, #12]
 800769c:	f1cb 0b00 	rsb	fp, fp, #0
 80076a0:	e6fa      	b.n	8007498 <__ieee754_rem_pio2+0x80>
 80076a2:	a327      	add	r3, pc, #156	; (adr r3, 8007740 <__ieee754_rem_pio2+0x328>)
 80076a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a8:	ec51 0b18 	vmov	r0, r1, d8
 80076ac:	f7f8 ffac 	bl	8000608 <__aeabi_dmul>
 80076b0:	4604      	mov	r4, r0
 80076b2:	460d      	mov	r5, r1
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	4640      	mov	r0, r8
 80076ba:	4649      	mov	r1, r9
 80076bc:	f7f8 fdec 	bl	8000298 <__aeabi_dsub>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4606      	mov	r6, r0
 80076c6:	460f      	mov	r7, r1
 80076c8:	4640      	mov	r0, r8
 80076ca:	4649      	mov	r1, r9
 80076cc:	f7f8 fde4 	bl	8000298 <__aeabi_dsub>
 80076d0:	4622      	mov	r2, r4
 80076d2:	462b      	mov	r3, r5
 80076d4:	f7f8 fde0 	bl	8000298 <__aeabi_dsub>
 80076d8:	a31b      	add	r3, pc, #108	; (adr r3, 8007748 <__ieee754_rem_pio2+0x330>)
 80076da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076de:	4604      	mov	r4, r0
 80076e0:	460d      	mov	r5, r1
 80076e2:	ec51 0b18 	vmov	r0, r1, d8
 80076e6:	f7f8 ff8f 	bl	8000608 <__aeabi_dmul>
 80076ea:	4622      	mov	r2, r4
 80076ec:	462b      	mov	r3, r5
 80076ee:	f7f8 fdd3 	bl	8000298 <__aeabi_dsub>
 80076f2:	4604      	mov	r4, r0
 80076f4:	460d      	mov	r5, r1
 80076f6:	e75f      	b.n	80075b8 <__ieee754_rem_pio2+0x1a0>
 80076f8:	4b1b      	ldr	r3, [pc, #108]	; (8007768 <__ieee754_rem_pio2+0x350>)
 80076fa:	4598      	cmp	r8, r3
 80076fc:	dd36      	ble.n	800776c <__ieee754_rem_pio2+0x354>
 80076fe:	ee10 2a10 	vmov	r2, s0
 8007702:	462b      	mov	r3, r5
 8007704:	4620      	mov	r0, r4
 8007706:	4629      	mov	r1, r5
 8007708:	f7f8 fdc6 	bl	8000298 <__aeabi_dsub>
 800770c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007710:	e9ca 0100 	strd	r0, r1, [sl]
 8007714:	e694      	b.n	8007440 <__ieee754_rem_pio2+0x28>
 8007716:	bf00      	nop
 8007718:	54400000 	.word	0x54400000
 800771c:	3ff921fb 	.word	0x3ff921fb
 8007720:	1a626331 	.word	0x1a626331
 8007724:	3dd0b461 	.word	0x3dd0b461
 8007728:	1a600000 	.word	0x1a600000
 800772c:	3dd0b461 	.word	0x3dd0b461
 8007730:	2e037073 	.word	0x2e037073
 8007734:	3ba3198a 	.word	0x3ba3198a
 8007738:	6dc9c883 	.word	0x6dc9c883
 800773c:	3fe45f30 	.word	0x3fe45f30
 8007740:	2e000000 	.word	0x2e000000
 8007744:	3ba3198a 	.word	0x3ba3198a
 8007748:	252049c1 	.word	0x252049c1
 800774c:	397b839a 	.word	0x397b839a
 8007750:	3fe921fb 	.word	0x3fe921fb
 8007754:	4002d97b 	.word	0x4002d97b
 8007758:	3ff921fb 	.word	0x3ff921fb
 800775c:	413921fb 	.word	0x413921fb
 8007760:	3fe00000 	.word	0x3fe00000
 8007764:	0800846c 	.word	0x0800846c
 8007768:	7fefffff 	.word	0x7fefffff
 800776c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007770:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007774:	ee10 0a10 	vmov	r0, s0
 8007778:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800777c:	ee10 6a10 	vmov	r6, s0
 8007780:	460f      	mov	r7, r1
 8007782:	f7f9 f9db 	bl	8000b3c <__aeabi_d2iz>
 8007786:	f7f8 fed5 	bl	8000534 <__aeabi_i2d>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	4630      	mov	r0, r6
 8007790:	4639      	mov	r1, r7
 8007792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007796:	f7f8 fd7f 	bl	8000298 <__aeabi_dsub>
 800779a:	4b22      	ldr	r3, [pc, #136]	; (8007824 <__ieee754_rem_pio2+0x40c>)
 800779c:	2200      	movs	r2, #0
 800779e:	f7f8 ff33 	bl	8000608 <__aeabi_dmul>
 80077a2:	460f      	mov	r7, r1
 80077a4:	4606      	mov	r6, r0
 80077a6:	f7f9 f9c9 	bl	8000b3c <__aeabi_d2iz>
 80077aa:	f7f8 fec3 	bl	8000534 <__aeabi_i2d>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	4630      	mov	r0, r6
 80077b4:	4639      	mov	r1, r7
 80077b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80077ba:	f7f8 fd6d 	bl	8000298 <__aeabi_dsub>
 80077be:	4b19      	ldr	r3, [pc, #100]	; (8007824 <__ieee754_rem_pio2+0x40c>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	f7f8 ff21 	bl	8000608 <__aeabi_dmul>
 80077c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80077ca:	ad04      	add	r5, sp, #16
 80077cc:	f04f 0803 	mov.w	r8, #3
 80077d0:	46a9      	mov	r9, r5
 80077d2:	2600      	movs	r6, #0
 80077d4:	2700      	movs	r7, #0
 80077d6:	4632      	mov	r2, r6
 80077d8:	463b      	mov	r3, r7
 80077da:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80077de:	46c3      	mov	fp, r8
 80077e0:	3d08      	subs	r5, #8
 80077e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80077e6:	f7f9 f977 	bl	8000ad8 <__aeabi_dcmpeq>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d1f3      	bne.n	80077d6 <__ieee754_rem_pio2+0x3be>
 80077ee:	4b0e      	ldr	r3, [pc, #56]	; (8007828 <__ieee754_rem_pio2+0x410>)
 80077f0:	9301      	str	r3, [sp, #4]
 80077f2:	2302      	movs	r3, #2
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	4622      	mov	r2, r4
 80077f8:	465b      	mov	r3, fp
 80077fa:	4651      	mov	r1, sl
 80077fc:	4648      	mov	r0, r9
 80077fe:	f000 f8df 	bl	80079c0 <__kernel_rem_pio2>
 8007802:	9b02      	ldr	r3, [sp, #8]
 8007804:	2b00      	cmp	r3, #0
 8007806:	4683      	mov	fp, r0
 8007808:	f6bf ae46 	bge.w	8007498 <__ieee754_rem_pio2+0x80>
 800780c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007810:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007814:	f8ca 3004 	str.w	r3, [sl, #4]
 8007818:	f8da 300c 	ldr.w	r3, [sl, #12]
 800781c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007820:	e73a      	b.n	8007698 <__ieee754_rem_pio2+0x280>
 8007822:	bf00      	nop
 8007824:	41700000 	.word	0x41700000
 8007828:	080084ec 	.word	0x080084ec
 800782c:	00000000 	.word	0x00000000

08007830 <__kernel_cos>:
 8007830:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007834:	ec57 6b10 	vmov	r6, r7, d0
 8007838:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800783c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007840:	ed8d 1b00 	vstr	d1, [sp]
 8007844:	da07      	bge.n	8007856 <__kernel_cos+0x26>
 8007846:	ee10 0a10 	vmov	r0, s0
 800784a:	4639      	mov	r1, r7
 800784c:	f7f9 f976 	bl	8000b3c <__aeabi_d2iz>
 8007850:	2800      	cmp	r0, #0
 8007852:	f000 8088 	beq.w	8007966 <__kernel_cos+0x136>
 8007856:	4632      	mov	r2, r6
 8007858:	463b      	mov	r3, r7
 800785a:	4630      	mov	r0, r6
 800785c:	4639      	mov	r1, r7
 800785e:	f7f8 fed3 	bl	8000608 <__aeabi_dmul>
 8007862:	4b51      	ldr	r3, [pc, #324]	; (80079a8 <__kernel_cos+0x178>)
 8007864:	2200      	movs	r2, #0
 8007866:	4604      	mov	r4, r0
 8007868:	460d      	mov	r5, r1
 800786a:	f7f8 fecd 	bl	8000608 <__aeabi_dmul>
 800786e:	a340      	add	r3, pc, #256	; (adr r3, 8007970 <__kernel_cos+0x140>)
 8007870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007874:	4682      	mov	sl, r0
 8007876:	468b      	mov	fp, r1
 8007878:	4620      	mov	r0, r4
 800787a:	4629      	mov	r1, r5
 800787c:	f7f8 fec4 	bl	8000608 <__aeabi_dmul>
 8007880:	a33d      	add	r3, pc, #244	; (adr r3, 8007978 <__kernel_cos+0x148>)
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	f7f8 fd09 	bl	800029c <__adddf3>
 800788a:	4622      	mov	r2, r4
 800788c:	462b      	mov	r3, r5
 800788e:	f7f8 febb 	bl	8000608 <__aeabi_dmul>
 8007892:	a33b      	add	r3, pc, #236	; (adr r3, 8007980 <__kernel_cos+0x150>)
 8007894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007898:	f7f8 fcfe 	bl	8000298 <__aeabi_dsub>
 800789c:	4622      	mov	r2, r4
 800789e:	462b      	mov	r3, r5
 80078a0:	f7f8 feb2 	bl	8000608 <__aeabi_dmul>
 80078a4:	a338      	add	r3, pc, #224	; (adr r3, 8007988 <__kernel_cos+0x158>)
 80078a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078aa:	f7f8 fcf7 	bl	800029c <__adddf3>
 80078ae:	4622      	mov	r2, r4
 80078b0:	462b      	mov	r3, r5
 80078b2:	f7f8 fea9 	bl	8000608 <__aeabi_dmul>
 80078b6:	a336      	add	r3, pc, #216	; (adr r3, 8007990 <__kernel_cos+0x160>)
 80078b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078bc:	f7f8 fcec 	bl	8000298 <__aeabi_dsub>
 80078c0:	4622      	mov	r2, r4
 80078c2:	462b      	mov	r3, r5
 80078c4:	f7f8 fea0 	bl	8000608 <__aeabi_dmul>
 80078c8:	a333      	add	r3, pc, #204	; (adr r3, 8007998 <__kernel_cos+0x168>)
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	f7f8 fce5 	bl	800029c <__adddf3>
 80078d2:	4622      	mov	r2, r4
 80078d4:	462b      	mov	r3, r5
 80078d6:	f7f8 fe97 	bl	8000608 <__aeabi_dmul>
 80078da:	4622      	mov	r2, r4
 80078dc:	462b      	mov	r3, r5
 80078de:	f7f8 fe93 	bl	8000608 <__aeabi_dmul>
 80078e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078e6:	4604      	mov	r4, r0
 80078e8:	460d      	mov	r5, r1
 80078ea:	4630      	mov	r0, r6
 80078ec:	4639      	mov	r1, r7
 80078ee:	f7f8 fe8b 	bl	8000608 <__aeabi_dmul>
 80078f2:	460b      	mov	r3, r1
 80078f4:	4602      	mov	r2, r0
 80078f6:	4629      	mov	r1, r5
 80078f8:	4620      	mov	r0, r4
 80078fa:	f7f8 fccd 	bl	8000298 <__aeabi_dsub>
 80078fe:	4b2b      	ldr	r3, [pc, #172]	; (80079ac <__kernel_cos+0x17c>)
 8007900:	4598      	cmp	r8, r3
 8007902:	4606      	mov	r6, r0
 8007904:	460f      	mov	r7, r1
 8007906:	dc10      	bgt.n	800792a <__kernel_cos+0xfa>
 8007908:	4602      	mov	r2, r0
 800790a:	460b      	mov	r3, r1
 800790c:	4650      	mov	r0, sl
 800790e:	4659      	mov	r1, fp
 8007910:	f7f8 fcc2 	bl	8000298 <__aeabi_dsub>
 8007914:	460b      	mov	r3, r1
 8007916:	4926      	ldr	r1, [pc, #152]	; (80079b0 <__kernel_cos+0x180>)
 8007918:	4602      	mov	r2, r0
 800791a:	2000      	movs	r0, #0
 800791c:	f7f8 fcbc 	bl	8000298 <__aeabi_dsub>
 8007920:	ec41 0b10 	vmov	d0, r0, r1
 8007924:	b003      	add	sp, #12
 8007926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800792a:	4b22      	ldr	r3, [pc, #136]	; (80079b4 <__kernel_cos+0x184>)
 800792c:	4920      	ldr	r1, [pc, #128]	; (80079b0 <__kernel_cos+0x180>)
 800792e:	4598      	cmp	r8, r3
 8007930:	bfcc      	ite	gt
 8007932:	4d21      	ldrgt	r5, [pc, #132]	; (80079b8 <__kernel_cos+0x188>)
 8007934:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007938:	2400      	movs	r4, #0
 800793a:	4622      	mov	r2, r4
 800793c:	462b      	mov	r3, r5
 800793e:	2000      	movs	r0, #0
 8007940:	f7f8 fcaa 	bl	8000298 <__aeabi_dsub>
 8007944:	4622      	mov	r2, r4
 8007946:	4680      	mov	r8, r0
 8007948:	4689      	mov	r9, r1
 800794a:	462b      	mov	r3, r5
 800794c:	4650      	mov	r0, sl
 800794e:	4659      	mov	r1, fp
 8007950:	f7f8 fca2 	bl	8000298 <__aeabi_dsub>
 8007954:	4632      	mov	r2, r6
 8007956:	463b      	mov	r3, r7
 8007958:	f7f8 fc9e 	bl	8000298 <__aeabi_dsub>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4640      	mov	r0, r8
 8007962:	4649      	mov	r1, r9
 8007964:	e7da      	b.n	800791c <__kernel_cos+0xec>
 8007966:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80079a0 <__kernel_cos+0x170>
 800796a:	e7db      	b.n	8007924 <__kernel_cos+0xf4>
 800796c:	f3af 8000 	nop.w
 8007970:	be8838d4 	.word	0xbe8838d4
 8007974:	bda8fae9 	.word	0xbda8fae9
 8007978:	bdb4b1c4 	.word	0xbdb4b1c4
 800797c:	3e21ee9e 	.word	0x3e21ee9e
 8007980:	809c52ad 	.word	0x809c52ad
 8007984:	3e927e4f 	.word	0x3e927e4f
 8007988:	19cb1590 	.word	0x19cb1590
 800798c:	3efa01a0 	.word	0x3efa01a0
 8007990:	16c15177 	.word	0x16c15177
 8007994:	3f56c16c 	.word	0x3f56c16c
 8007998:	5555554c 	.word	0x5555554c
 800799c:	3fa55555 	.word	0x3fa55555
 80079a0:	00000000 	.word	0x00000000
 80079a4:	3ff00000 	.word	0x3ff00000
 80079a8:	3fe00000 	.word	0x3fe00000
 80079ac:	3fd33332 	.word	0x3fd33332
 80079b0:	3ff00000 	.word	0x3ff00000
 80079b4:	3fe90000 	.word	0x3fe90000
 80079b8:	3fd20000 	.word	0x3fd20000
 80079bc:	00000000 	.word	0x00000000

080079c0 <__kernel_rem_pio2>:
 80079c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c4:	ed2d 8b02 	vpush	{d8}
 80079c8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80079cc:	f112 0f14 	cmn.w	r2, #20
 80079d0:	9308      	str	r3, [sp, #32]
 80079d2:	9101      	str	r1, [sp, #4]
 80079d4:	4bc6      	ldr	r3, [pc, #792]	; (8007cf0 <__kernel_rem_pio2+0x330>)
 80079d6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80079d8:	9009      	str	r0, [sp, #36]	; 0x24
 80079da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80079de:	9304      	str	r3, [sp, #16]
 80079e0:	9b08      	ldr	r3, [sp, #32]
 80079e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80079e6:	bfa8      	it	ge
 80079e8:	1ed4      	subge	r4, r2, #3
 80079ea:	9306      	str	r3, [sp, #24]
 80079ec:	bfb2      	itee	lt
 80079ee:	2400      	movlt	r4, #0
 80079f0:	2318      	movge	r3, #24
 80079f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80079f6:	f06f 0317 	mvn.w	r3, #23
 80079fa:	fb04 3303 	mla	r3, r4, r3, r3
 80079fe:	eb03 0a02 	add.w	sl, r3, r2
 8007a02:	9b04      	ldr	r3, [sp, #16]
 8007a04:	9a06      	ldr	r2, [sp, #24]
 8007a06:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007ce0 <__kernel_rem_pio2+0x320>
 8007a0a:	eb03 0802 	add.w	r8, r3, r2
 8007a0e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007a10:	1aa7      	subs	r7, r4, r2
 8007a12:	ae20      	add	r6, sp, #128	; 0x80
 8007a14:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007a18:	2500      	movs	r5, #0
 8007a1a:	4545      	cmp	r5, r8
 8007a1c:	dd18      	ble.n	8007a50 <__kernel_rem_pio2+0x90>
 8007a1e:	9b08      	ldr	r3, [sp, #32]
 8007a20:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8007a24:	aa20      	add	r2, sp, #128	; 0x80
 8007a26:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007ce0 <__kernel_rem_pio2+0x320>
 8007a2a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8007a2e:	f1c3 0301 	rsb	r3, r3, #1
 8007a32:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8007a36:	9307      	str	r3, [sp, #28]
 8007a38:	9b07      	ldr	r3, [sp, #28]
 8007a3a:	9a04      	ldr	r2, [sp, #16]
 8007a3c:	4443      	add	r3, r8
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	db2f      	blt.n	8007aa2 <__kernel_rem_pio2+0xe2>
 8007a42:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007a46:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007a4a:	462f      	mov	r7, r5
 8007a4c:	2600      	movs	r6, #0
 8007a4e:	e01b      	b.n	8007a88 <__kernel_rem_pio2+0xc8>
 8007a50:	42ef      	cmn	r7, r5
 8007a52:	d407      	bmi.n	8007a64 <__kernel_rem_pio2+0xa4>
 8007a54:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007a58:	f7f8 fd6c 	bl	8000534 <__aeabi_i2d>
 8007a5c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007a60:	3501      	adds	r5, #1
 8007a62:	e7da      	b.n	8007a1a <__kernel_rem_pio2+0x5a>
 8007a64:	ec51 0b18 	vmov	r0, r1, d8
 8007a68:	e7f8      	b.n	8007a5c <__kernel_rem_pio2+0x9c>
 8007a6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a6e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8007a72:	f7f8 fdc9 	bl	8000608 <__aeabi_dmul>
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a7e:	f7f8 fc0d 	bl	800029c <__adddf3>
 8007a82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a86:	3601      	adds	r6, #1
 8007a88:	9b06      	ldr	r3, [sp, #24]
 8007a8a:	429e      	cmp	r6, r3
 8007a8c:	f1a7 0708 	sub.w	r7, r7, #8
 8007a90:	ddeb      	ble.n	8007a6a <__kernel_rem_pio2+0xaa>
 8007a92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007a96:	3508      	adds	r5, #8
 8007a98:	ecab 7b02 	vstmia	fp!, {d7}
 8007a9c:	f108 0801 	add.w	r8, r8, #1
 8007aa0:	e7ca      	b.n	8007a38 <__kernel_rem_pio2+0x78>
 8007aa2:	9b04      	ldr	r3, [sp, #16]
 8007aa4:	aa0c      	add	r2, sp, #48	; 0x30
 8007aa6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007aaa:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aac:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007aae:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007ab2:	9c04      	ldr	r4, [sp, #16]
 8007ab4:	930a      	str	r3, [sp, #40]	; 0x28
 8007ab6:	ab98      	add	r3, sp, #608	; 0x260
 8007ab8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007abc:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007ac0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8007ac4:	f8cd b008 	str.w	fp, [sp, #8]
 8007ac8:	4625      	mov	r5, r4
 8007aca:	2d00      	cmp	r5, #0
 8007acc:	dc78      	bgt.n	8007bc0 <__kernel_rem_pio2+0x200>
 8007ace:	ec47 6b10 	vmov	d0, r6, r7
 8007ad2:	4650      	mov	r0, sl
 8007ad4:	f000 fbfc 	bl	80082d0 <scalbn>
 8007ad8:	ec57 6b10 	vmov	r6, r7, d0
 8007adc:	2200      	movs	r2, #0
 8007ade:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007ae2:	ee10 0a10 	vmov	r0, s0
 8007ae6:	4639      	mov	r1, r7
 8007ae8:	f7f8 fd8e 	bl	8000608 <__aeabi_dmul>
 8007aec:	ec41 0b10 	vmov	d0, r0, r1
 8007af0:	f000 fb6e 	bl	80081d0 <floor>
 8007af4:	4b7f      	ldr	r3, [pc, #508]	; (8007cf4 <__kernel_rem_pio2+0x334>)
 8007af6:	ec51 0b10 	vmov	r0, r1, d0
 8007afa:	2200      	movs	r2, #0
 8007afc:	f7f8 fd84 	bl	8000608 <__aeabi_dmul>
 8007b00:	4602      	mov	r2, r0
 8007b02:	460b      	mov	r3, r1
 8007b04:	4630      	mov	r0, r6
 8007b06:	4639      	mov	r1, r7
 8007b08:	f7f8 fbc6 	bl	8000298 <__aeabi_dsub>
 8007b0c:	460f      	mov	r7, r1
 8007b0e:	4606      	mov	r6, r0
 8007b10:	f7f9 f814 	bl	8000b3c <__aeabi_d2iz>
 8007b14:	9007      	str	r0, [sp, #28]
 8007b16:	f7f8 fd0d 	bl	8000534 <__aeabi_i2d>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	4630      	mov	r0, r6
 8007b20:	4639      	mov	r1, r7
 8007b22:	f7f8 fbb9 	bl	8000298 <__aeabi_dsub>
 8007b26:	f1ba 0f00 	cmp.w	sl, #0
 8007b2a:	4606      	mov	r6, r0
 8007b2c:	460f      	mov	r7, r1
 8007b2e:	dd70      	ble.n	8007c12 <__kernel_rem_pio2+0x252>
 8007b30:	1e62      	subs	r2, r4, #1
 8007b32:	ab0c      	add	r3, sp, #48	; 0x30
 8007b34:	9d07      	ldr	r5, [sp, #28]
 8007b36:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007b3a:	f1ca 0118 	rsb	r1, sl, #24
 8007b3e:	fa40 f301 	asr.w	r3, r0, r1
 8007b42:	441d      	add	r5, r3
 8007b44:	408b      	lsls	r3, r1
 8007b46:	1ac0      	subs	r0, r0, r3
 8007b48:	ab0c      	add	r3, sp, #48	; 0x30
 8007b4a:	9507      	str	r5, [sp, #28]
 8007b4c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8007b50:	f1ca 0317 	rsb	r3, sl, #23
 8007b54:	fa40 f303 	asr.w	r3, r0, r3
 8007b58:	9302      	str	r3, [sp, #8]
 8007b5a:	9b02      	ldr	r3, [sp, #8]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	dd66      	ble.n	8007c2e <__kernel_rem_pio2+0x26e>
 8007b60:	9b07      	ldr	r3, [sp, #28]
 8007b62:	2200      	movs	r2, #0
 8007b64:	3301      	adds	r3, #1
 8007b66:	9307      	str	r3, [sp, #28]
 8007b68:	4615      	mov	r5, r2
 8007b6a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007b6e:	4294      	cmp	r4, r2
 8007b70:	f300 8099 	bgt.w	8007ca6 <__kernel_rem_pio2+0x2e6>
 8007b74:	f1ba 0f00 	cmp.w	sl, #0
 8007b78:	dd07      	ble.n	8007b8a <__kernel_rem_pio2+0x1ca>
 8007b7a:	f1ba 0f01 	cmp.w	sl, #1
 8007b7e:	f000 80a5 	beq.w	8007ccc <__kernel_rem_pio2+0x30c>
 8007b82:	f1ba 0f02 	cmp.w	sl, #2
 8007b86:	f000 80c1 	beq.w	8007d0c <__kernel_rem_pio2+0x34c>
 8007b8a:	9b02      	ldr	r3, [sp, #8]
 8007b8c:	2b02      	cmp	r3, #2
 8007b8e:	d14e      	bne.n	8007c2e <__kernel_rem_pio2+0x26e>
 8007b90:	4632      	mov	r2, r6
 8007b92:	463b      	mov	r3, r7
 8007b94:	4958      	ldr	r1, [pc, #352]	; (8007cf8 <__kernel_rem_pio2+0x338>)
 8007b96:	2000      	movs	r0, #0
 8007b98:	f7f8 fb7e 	bl	8000298 <__aeabi_dsub>
 8007b9c:	4606      	mov	r6, r0
 8007b9e:	460f      	mov	r7, r1
 8007ba0:	2d00      	cmp	r5, #0
 8007ba2:	d044      	beq.n	8007c2e <__kernel_rem_pio2+0x26e>
 8007ba4:	4650      	mov	r0, sl
 8007ba6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007ce8 <__kernel_rem_pio2+0x328>
 8007baa:	f000 fb91 	bl	80082d0 <scalbn>
 8007bae:	4630      	mov	r0, r6
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	ec53 2b10 	vmov	r2, r3, d0
 8007bb6:	f7f8 fb6f 	bl	8000298 <__aeabi_dsub>
 8007bba:	4606      	mov	r6, r0
 8007bbc:	460f      	mov	r7, r1
 8007bbe:	e036      	b.n	8007c2e <__kernel_rem_pio2+0x26e>
 8007bc0:	4b4e      	ldr	r3, [pc, #312]	; (8007cfc <__kernel_rem_pio2+0x33c>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	4630      	mov	r0, r6
 8007bc6:	4639      	mov	r1, r7
 8007bc8:	f7f8 fd1e 	bl	8000608 <__aeabi_dmul>
 8007bcc:	f7f8 ffb6 	bl	8000b3c <__aeabi_d2iz>
 8007bd0:	f7f8 fcb0 	bl	8000534 <__aeabi_i2d>
 8007bd4:	4b4a      	ldr	r3, [pc, #296]	; (8007d00 <__kernel_rem_pio2+0x340>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	4680      	mov	r8, r0
 8007bda:	4689      	mov	r9, r1
 8007bdc:	f7f8 fd14 	bl	8000608 <__aeabi_dmul>
 8007be0:	4602      	mov	r2, r0
 8007be2:	460b      	mov	r3, r1
 8007be4:	4630      	mov	r0, r6
 8007be6:	4639      	mov	r1, r7
 8007be8:	f7f8 fb56 	bl	8000298 <__aeabi_dsub>
 8007bec:	f7f8 ffa6 	bl	8000b3c <__aeabi_d2iz>
 8007bf0:	9b02      	ldr	r3, [sp, #8]
 8007bf2:	f843 0b04 	str.w	r0, [r3], #4
 8007bf6:	3d01      	subs	r5, #1
 8007bf8:	9302      	str	r3, [sp, #8]
 8007bfa:	ab70      	add	r3, sp, #448	; 0x1c0
 8007bfc:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c04:	4640      	mov	r0, r8
 8007c06:	4649      	mov	r1, r9
 8007c08:	f7f8 fb48 	bl	800029c <__adddf3>
 8007c0c:	4606      	mov	r6, r0
 8007c0e:	460f      	mov	r7, r1
 8007c10:	e75b      	b.n	8007aca <__kernel_rem_pio2+0x10a>
 8007c12:	d105      	bne.n	8007c20 <__kernel_rem_pio2+0x260>
 8007c14:	1e63      	subs	r3, r4, #1
 8007c16:	aa0c      	add	r2, sp, #48	; 0x30
 8007c18:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8007c1c:	15c3      	asrs	r3, r0, #23
 8007c1e:	e79b      	b.n	8007b58 <__kernel_rem_pio2+0x198>
 8007c20:	4b38      	ldr	r3, [pc, #224]	; (8007d04 <__kernel_rem_pio2+0x344>)
 8007c22:	2200      	movs	r2, #0
 8007c24:	f7f8 ff76 	bl	8000b14 <__aeabi_dcmpge>
 8007c28:	2800      	cmp	r0, #0
 8007c2a:	d139      	bne.n	8007ca0 <__kernel_rem_pio2+0x2e0>
 8007c2c:	9002      	str	r0, [sp, #8]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	2300      	movs	r3, #0
 8007c32:	4630      	mov	r0, r6
 8007c34:	4639      	mov	r1, r7
 8007c36:	f7f8 ff4f 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	f000 80b4 	beq.w	8007da8 <__kernel_rem_pio2+0x3e8>
 8007c40:	f104 3bff 	add.w	fp, r4, #4294967295
 8007c44:	465b      	mov	r3, fp
 8007c46:	2200      	movs	r2, #0
 8007c48:	9904      	ldr	r1, [sp, #16]
 8007c4a:	428b      	cmp	r3, r1
 8007c4c:	da65      	bge.n	8007d1a <__kernel_rem_pio2+0x35a>
 8007c4e:	2a00      	cmp	r2, #0
 8007c50:	d07b      	beq.n	8007d4a <__kernel_rem_pio2+0x38a>
 8007c52:	ab0c      	add	r3, sp, #48	; 0x30
 8007c54:	f1aa 0a18 	sub.w	sl, sl, #24
 8007c58:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 80a0 	beq.w	8007da2 <__kernel_rem_pio2+0x3e2>
 8007c62:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007ce8 <__kernel_rem_pio2+0x328>
 8007c66:	4650      	mov	r0, sl
 8007c68:	f000 fb32 	bl	80082d0 <scalbn>
 8007c6c:	4f23      	ldr	r7, [pc, #140]	; (8007cfc <__kernel_rem_pio2+0x33c>)
 8007c6e:	ec55 4b10 	vmov	r4, r5, d0
 8007c72:	46d8      	mov	r8, fp
 8007c74:	2600      	movs	r6, #0
 8007c76:	f1b8 0f00 	cmp.w	r8, #0
 8007c7a:	f280 80cf 	bge.w	8007e1c <__kernel_rem_pio2+0x45c>
 8007c7e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007ce0 <__kernel_rem_pio2+0x320>
 8007c82:	465f      	mov	r7, fp
 8007c84:	f04f 0800 	mov.w	r8, #0
 8007c88:	2f00      	cmp	r7, #0
 8007c8a:	f2c0 80fd 	blt.w	8007e88 <__kernel_rem_pio2+0x4c8>
 8007c8e:	ab70      	add	r3, sp, #448	; 0x1c0
 8007c90:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007d08 <__kernel_rem_pio2+0x348>
 8007c94:	ec55 4b18 	vmov	r4, r5, d8
 8007c98:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007c9c:	2600      	movs	r6, #0
 8007c9e:	e0e5      	b.n	8007e6c <__kernel_rem_pio2+0x4ac>
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	9302      	str	r3, [sp, #8]
 8007ca4:	e75c      	b.n	8007b60 <__kernel_rem_pio2+0x1a0>
 8007ca6:	f8db 3000 	ldr.w	r3, [fp]
 8007caa:	b955      	cbnz	r5, 8007cc2 <__kernel_rem_pio2+0x302>
 8007cac:	b123      	cbz	r3, 8007cb8 <__kernel_rem_pio2+0x2f8>
 8007cae:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8007cb2:	f8cb 3000 	str.w	r3, [fp]
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	3201      	adds	r2, #1
 8007cba:	f10b 0b04 	add.w	fp, fp, #4
 8007cbe:	461d      	mov	r5, r3
 8007cc0:	e755      	b.n	8007b6e <__kernel_rem_pio2+0x1ae>
 8007cc2:	1acb      	subs	r3, r1, r3
 8007cc4:	f8cb 3000 	str.w	r3, [fp]
 8007cc8:	462b      	mov	r3, r5
 8007cca:	e7f5      	b.n	8007cb8 <__kernel_rem_pio2+0x2f8>
 8007ccc:	1e62      	subs	r2, r4, #1
 8007cce:	ab0c      	add	r3, sp, #48	; 0x30
 8007cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cd4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007cd8:	a90c      	add	r1, sp, #48	; 0x30
 8007cda:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007cde:	e754      	b.n	8007b8a <__kernel_rem_pio2+0x1ca>
	...
 8007cec:	3ff00000 	.word	0x3ff00000
 8007cf0:	08008638 	.word	0x08008638
 8007cf4:	40200000 	.word	0x40200000
 8007cf8:	3ff00000 	.word	0x3ff00000
 8007cfc:	3e700000 	.word	0x3e700000
 8007d00:	41700000 	.word	0x41700000
 8007d04:	3fe00000 	.word	0x3fe00000
 8007d08:	080085f8 	.word	0x080085f8
 8007d0c:	1e62      	subs	r2, r4, #1
 8007d0e:	ab0c      	add	r3, sp, #48	; 0x30
 8007d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d14:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8007d18:	e7de      	b.n	8007cd8 <__kernel_rem_pio2+0x318>
 8007d1a:	a90c      	add	r1, sp, #48	; 0x30
 8007d1c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007d20:	3b01      	subs	r3, #1
 8007d22:	430a      	orrs	r2, r1
 8007d24:	e790      	b.n	8007c48 <__kernel_rem_pio2+0x288>
 8007d26:	3301      	adds	r3, #1
 8007d28:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007d2c:	2900      	cmp	r1, #0
 8007d2e:	d0fa      	beq.n	8007d26 <__kernel_rem_pio2+0x366>
 8007d30:	9a08      	ldr	r2, [sp, #32]
 8007d32:	18e3      	adds	r3, r4, r3
 8007d34:	18a6      	adds	r6, r4, r2
 8007d36:	aa20      	add	r2, sp, #128	; 0x80
 8007d38:	1c65      	adds	r5, r4, #1
 8007d3a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007d3e:	9302      	str	r3, [sp, #8]
 8007d40:	9b02      	ldr	r3, [sp, #8]
 8007d42:	42ab      	cmp	r3, r5
 8007d44:	da04      	bge.n	8007d50 <__kernel_rem_pio2+0x390>
 8007d46:	461c      	mov	r4, r3
 8007d48:	e6b5      	b.n	8007ab6 <__kernel_rem_pio2+0xf6>
 8007d4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e7eb      	b.n	8007d28 <__kernel_rem_pio2+0x368>
 8007d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d56:	f7f8 fbed 	bl	8000534 <__aeabi_i2d>
 8007d5a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8007d5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d60:	46b3      	mov	fp, r6
 8007d62:	461c      	mov	r4, r3
 8007d64:	2700      	movs	r7, #0
 8007d66:	f04f 0800 	mov.w	r8, #0
 8007d6a:	f04f 0900 	mov.w	r9, #0
 8007d6e:	9b06      	ldr	r3, [sp, #24]
 8007d70:	429f      	cmp	r7, r3
 8007d72:	dd06      	ble.n	8007d82 <__kernel_rem_pio2+0x3c2>
 8007d74:	ab70      	add	r3, sp, #448	; 0x1c0
 8007d76:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007d7a:	e9c3 8900 	strd	r8, r9, [r3]
 8007d7e:	3501      	adds	r5, #1
 8007d80:	e7de      	b.n	8007d40 <__kernel_rem_pio2+0x380>
 8007d82:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007d86:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007d8a:	f7f8 fc3d 	bl	8000608 <__aeabi_dmul>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4640      	mov	r0, r8
 8007d94:	4649      	mov	r1, r9
 8007d96:	f7f8 fa81 	bl	800029c <__adddf3>
 8007d9a:	3701      	adds	r7, #1
 8007d9c:	4680      	mov	r8, r0
 8007d9e:	4689      	mov	r9, r1
 8007da0:	e7e5      	b.n	8007d6e <__kernel_rem_pio2+0x3ae>
 8007da2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007da6:	e754      	b.n	8007c52 <__kernel_rem_pio2+0x292>
 8007da8:	ec47 6b10 	vmov	d0, r6, r7
 8007dac:	f1ca 0000 	rsb	r0, sl, #0
 8007db0:	f000 fa8e 	bl	80082d0 <scalbn>
 8007db4:	ec57 6b10 	vmov	r6, r7, d0
 8007db8:	4b9f      	ldr	r3, [pc, #636]	; (8008038 <__kernel_rem_pio2+0x678>)
 8007dba:	ee10 0a10 	vmov	r0, s0
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	4639      	mov	r1, r7
 8007dc2:	f7f8 fea7 	bl	8000b14 <__aeabi_dcmpge>
 8007dc6:	b300      	cbz	r0, 8007e0a <__kernel_rem_pio2+0x44a>
 8007dc8:	4b9c      	ldr	r3, [pc, #624]	; (800803c <__kernel_rem_pio2+0x67c>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	4630      	mov	r0, r6
 8007dce:	4639      	mov	r1, r7
 8007dd0:	f7f8 fc1a 	bl	8000608 <__aeabi_dmul>
 8007dd4:	f7f8 feb2 	bl	8000b3c <__aeabi_d2iz>
 8007dd8:	4605      	mov	r5, r0
 8007dda:	f7f8 fbab 	bl	8000534 <__aeabi_i2d>
 8007dde:	4b96      	ldr	r3, [pc, #600]	; (8008038 <__kernel_rem_pio2+0x678>)
 8007de0:	2200      	movs	r2, #0
 8007de2:	f7f8 fc11 	bl	8000608 <__aeabi_dmul>
 8007de6:	460b      	mov	r3, r1
 8007de8:	4602      	mov	r2, r0
 8007dea:	4639      	mov	r1, r7
 8007dec:	4630      	mov	r0, r6
 8007dee:	f7f8 fa53 	bl	8000298 <__aeabi_dsub>
 8007df2:	f7f8 fea3 	bl	8000b3c <__aeabi_d2iz>
 8007df6:	f104 0b01 	add.w	fp, r4, #1
 8007dfa:	ab0c      	add	r3, sp, #48	; 0x30
 8007dfc:	f10a 0a18 	add.w	sl, sl, #24
 8007e00:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007e04:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8007e08:	e72b      	b.n	8007c62 <__kernel_rem_pio2+0x2a2>
 8007e0a:	4630      	mov	r0, r6
 8007e0c:	4639      	mov	r1, r7
 8007e0e:	f7f8 fe95 	bl	8000b3c <__aeabi_d2iz>
 8007e12:	ab0c      	add	r3, sp, #48	; 0x30
 8007e14:	46a3      	mov	fp, r4
 8007e16:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007e1a:	e722      	b.n	8007c62 <__kernel_rem_pio2+0x2a2>
 8007e1c:	ab70      	add	r3, sp, #448	; 0x1c0
 8007e1e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8007e22:	ab0c      	add	r3, sp, #48	; 0x30
 8007e24:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8007e28:	f7f8 fb84 	bl	8000534 <__aeabi_i2d>
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	462b      	mov	r3, r5
 8007e30:	f7f8 fbea 	bl	8000608 <__aeabi_dmul>
 8007e34:	4632      	mov	r2, r6
 8007e36:	e9c9 0100 	strd	r0, r1, [r9]
 8007e3a:	463b      	mov	r3, r7
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	4629      	mov	r1, r5
 8007e40:	f7f8 fbe2 	bl	8000608 <__aeabi_dmul>
 8007e44:	f108 38ff 	add.w	r8, r8, #4294967295
 8007e48:	4604      	mov	r4, r0
 8007e4a:	460d      	mov	r5, r1
 8007e4c:	e713      	b.n	8007c76 <__kernel_rem_pio2+0x2b6>
 8007e4e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007e52:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8007e56:	f7f8 fbd7 	bl	8000608 <__aeabi_dmul>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	4620      	mov	r0, r4
 8007e60:	4629      	mov	r1, r5
 8007e62:	f7f8 fa1b 	bl	800029c <__adddf3>
 8007e66:	3601      	adds	r6, #1
 8007e68:	4604      	mov	r4, r0
 8007e6a:	460d      	mov	r5, r1
 8007e6c:	9b04      	ldr	r3, [sp, #16]
 8007e6e:	429e      	cmp	r6, r3
 8007e70:	dc01      	bgt.n	8007e76 <__kernel_rem_pio2+0x4b6>
 8007e72:	45b0      	cmp	r8, r6
 8007e74:	daeb      	bge.n	8007e4e <__kernel_rem_pio2+0x48e>
 8007e76:	ab48      	add	r3, sp, #288	; 0x120
 8007e78:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007e7c:	e9c3 4500 	strd	r4, r5, [r3]
 8007e80:	3f01      	subs	r7, #1
 8007e82:	f108 0801 	add.w	r8, r8, #1
 8007e86:	e6ff      	b.n	8007c88 <__kernel_rem_pio2+0x2c8>
 8007e88:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	dc0b      	bgt.n	8007ea6 <__kernel_rem_pio2+0x4e6>
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	dc6e      	bgt.n	8007f70 <__kernel_rem_pio2+0x5b0>
 8007e92:	d045      	beq.n	8007f20 <__kernel_rem_pio2+0x560>
 8007e94:	9b07      	ldr	r3, [sp, #28]
 8007e96:	f003 0007 	and.w	r0, r3, #7
 8007e9a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8007e9e:	ecbd 8b02 	vpop	{d8}
 8007ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007ea8:	2b03      	cmp	r3, #3
 8007eaa:	d1f3      	bne.n	8007e94 <__kernel_rem_pio2+0x4d4>
 8007eac:	ab48      	add	r3, sp, #288	; 0x120
 8007eae:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8007eb2:	46d0      	mov	r8, sl
 8007eb4:	46d9      	mov	r9, fp
 8007eb6:	f1b9 0f00 	cmp.w	r9, #0
 8007eba:	f1a8 0808 	sub.w	r8, r8, #8
 8007ebe:	dc64      	bgt.n	8007f8a <__kernel_rem_pio2+0x5ca>
 8007ec0:	465c      	mov	r4, fp
 8007ec2:	2c01      	cmp	r4, #1
 8007ec4:	f1aa 0a08 	sub.w	sl, sl, #8
 8007ec8:	dc7e      	bgt.n	8007fc8 <__kernel_rem_pio2+0x608>
 8007eca:	2000      	movs	r0, #0
 8007ecc:	2100      	movs	r1, #0
 8007ece:	f1bb 0f01 	cmp.w	fp, #1
 8007ed2:	f300 8097 	bgt.w	8008004 <__kernel_rem_pio2+0x644>
 8007ed6:	9b02      	ldr	r3, [sp, #8]
 8007ed8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8007edc:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f040 8099 	bne.w	8008018 <__kernel_rem_pio2+0x658>
 8007ee6:	9b01      	ldr	r3, [sp, #4]
 8007ee8:	e9c3 5600 	strd	r5, r6, [r3]
 8007eec:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007ef0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8007ef4:	e7ce      	b.n	8007e94 <__kernel_rem_pio2+0x4d4>
 8007ef6:	ab48      	add	r3, sp, #288	; 0x120
 8007ef8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	f7f8 f9cc 	bl	800029c <__adddf3>
 8007f04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007f08:	f1bb 0f00 	cmp.w	fp, #0
 8007f0c:	daf3      	bge.n	8007ef6 <__kernel_rem_pio2+0x536>
 8007f0e:	9b02      	ldr	r3, [sp, #8]
 8007f10:	b113      	cbz	r3, 8007f18 <__kernel_rem_pio2+0x558>
 8007f12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f16:	4619      	mov	r1, r3
 8007f18:	9b01      	ldr	r3, [sp, #4]
 8007f1a:	e9c3 0100 	strd	r0, r1, [r3]
 8007f1e:	e7b9      	b.n	8007e94 <__kernel_rem_pio2+0x4d4>
 8007f20:	2000      	movs	r0, #0
 8007f22:	2100      	movs	r1, #0
 8007f24:	e7f0      	b.n	8007f08 <__kernel_rem_pio2+0x548>
 8007f26:	ab48      	add	r3, sp, #288	; 0x120
 8007f28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	f7f8 f9b4 	bl	800029c <__adddf3>
 8007f34:	3c01      	subs	r4, #1
 8007f36:	2c00      	cmp	r4, #0
 8007f38:	daf5      	bge.n	8007f26 <__kernel_rem_pio2+0x566>
 8007f3a:	9b02      	ldr	r3, [sp, #8]
 8007f3c:	b1e3      	cbz	r3, 8007f78 <__kernel_rem_pio2+0x5b8>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f44:	9c01      	ldr	r4, [sp, #4]
 8007f46:	e9c4 2300 	strd	r2, r3, [r4]
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8007f52:	f7f8 f9a1 	bl	8000298 <__aeabi_dsub>
 8007f56:	ad4a      	add	r5, sp, #296	; 0x128
 8007f58:	2401      	movs	r4, #1
 8007f5a:	45a3      	cmp	fp, r4
 8007f5c:	da0f      	bge.n	8007f7e <__kernel_rem_pio2+0x5be>
 8007f5e:	9b02      	ldr	r3, [sp, #8]
 8007f60:	b113      	cbz	r3, 8007f68 <__kernel_rem_pio2+0x5a8>
 8007f62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f66:	4619      	mov	r1, r3
 8007f68:	9b01      	ldr	r3, [sp, #4]
 8007f6a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8007f6e:	e791      	b.n	8007e94 <__kernel_rem_pio2+0x4d4>
 8007f70:	465c      	mov	r4, fp
 8007f72:	2000      	movs	r0, #0
 8007f74:	2100      	movs	r1, #0
 8007f76:	e7de      	b.n	8007f36 <__kernel_rem_pio2+0x576>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	460b      	mov	r3, r1
 8007f7c:	e7e2      	b.n	8007f44 <__kernel_rem_pio2+0x584>
 8007f7e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8007f82:	f7f8 f98b 	bl	800029c <__adddf3>
 8007f86:	3401      	adds	r4, #1
 8007f88:	e7e7      	b.n	8007f5a <__kernel_rem_pio2+0x59a>
 8007f8a:	e9d8 4500 	ldrd	r4, r5, [r8]
 8007f8e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8007f92:	4620      	mov	r0, r4
 8007f94:	4632      	mov	r2, r6
 8007f96:	463b      	mov	r3, r7
 8007f98:	4629      	mov	r1, r5
 8007f9a:	f7f8 f97f 	bl	800029c <__adddf3>
 8007f9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	4629      	mov	r1, r5
 8007faa:	f7f8 f975 	bl	8000298 <__aeabi_dsub>
 8007fae:	4632      	mov	r2, r6
 8007fb0:	463b      	mov	r3, r7
 8007fb2:	f7f8 f973 	bl	800029c <__adddf3>
 8007fb6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007fba:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8007fbe:	ed88 7b00 	vstr	d7, [r8]
 8007fc2:	f109 39ff 	add.w	r9, r9, #4294967295
 8007fc6:	e776      	b.n	8007eb6 <__kernel_rem_pio2+0x4f6>
 8007fc8:	e9da 8900 	ldrd	r8, r9, [sl]
 8007fcc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007fd0:	4640      	mov	r0, r8
 8007fd2:	4632      	mov	r2, r6
 8007fd4:	463b      	mov	r3, r7
 8007fd6:	4649      	mov	r1, r9
 8007fd8:	f7f8 f960 	bl	800029c <__adddf3>
 8007fdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	4640      	mov	r0, r8
 8007fe6:	4649      	mov	r1, r9
 8007fe8:	f7f8 f956 	bl	8000298 <__aeabi_dsub>
 8007fec:	4632      	mov	r2, r6
 8007fee:	463b      	mov	r3, r7
 8007ff0:	f7f8 f954 	bl	800029c <__adddf3>
 8007ff4:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007ff8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007ffc:	ed8a 7b00 	vstr	d7, [sl]
 8008000:	3c01      	subs	r4, #1
 8008002:	e75e      	b.n	8007ec2 <__kernel_rem_pio2+0x502>
 8008004:	ab48      	add	r3, sp, #288	; 0x120
 8008006:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800800a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800e:	f7f8 f945 	bl	800029c <__adddf3>
 8008012:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008016:	e75a      	b.n	8007ece <__kernel_rem_pio2+0x50e>
 8008018:	9b01      	ldr	r3, [sp, #4]
 800801a:	9a01      	ldr	r2, [sp, #4]
 800801c:	601d      	str	r5, [r3, #0]
 800801e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8008022:	605c      	str	r4, [r3, #4]
 8008024:	609f      	str	r7, [r3, #8]
 8008026:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800802a:	60d3      	str	r3, [r2, #12]
 800802c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008030:	6110      	str	r0, [r2, #16]
 8008032:	6153      	str	r3, [r2, #20]
 8008034:	e72e      	b.n	8007e94 <__kernel_rem_pio2+0x4d4>
 8008036:	bf00      	nop
 8008038:	41700000 	.word	0x41700000
 800803c:	3e700000 	.word	0x3e700000

08008040 <__kernel_sin>:
 8008040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008044:	ed2d 8b04 	vpush	{d8-d9}
 8008048:	eeb0 8a41 	vmov.f32	s16, s2
 800804c:	eef0 8a61 	vmov.f32	s17, s3
 8008050:	ec55 4b10 	vmov	r4, r5, d0
 8008054:	b083      	sub	sp, #12
 8008056:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800805a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800805e:	9001      	str	r0, [sp, #4]
 8008060:	da06      	bge.n	8008070 <__kernel_sin+0x30>
 8008062:	ee10 0a10 	vmov	r0, s0
 8008066:	4629      	mov	r1, r5
 8008068:	f7f8 fd68 	bl	8000b3c <__aeabi_d2iz>
 800806c:	2800      	cmp	r0, #0
 800806e:	d051      	beq.n	8008114 <__kernel_sin+0xd4>
 8008070:	4622      	mov	r2, r4
 8008072:	462b      	mov	r3, r5
 8008074:	4620      	mov	r0, r4
 8008076:	4629      	mov	r1, r5
 8008078:	f7f8 fac6 	bl	8000608 <__aeabi_dmul>
 800807c:	4682      	mov	sl, r0
 800807e:	468b      	mov	fp, r1
 8008080:	4602      	mov	r2, r0
 8008082:	460b      	mov	r3, r1
 8008084:	4620      	mov	r0, r4
 8008086:	4629      	mov	r1, r5
 8008088:	f7f8 fabe 	bl	8000608 <__aeabi_dmul>
 800808c:	a341      	add	r3, pc, #260	; (adr r3, 8008194 <__kernel_sin+0x154>)
 800808e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008092:	4680      	mov	r8, r0
 8008094:	4689      	mov	r9, r1
 8008096:	4650      	mov	r0, sl
 8008098:	4659      	mov	r1, fp
 800809a:	f7f8 fab5 	bl	8000608 <__aeabi_dmul>
 800809e:	a33f      	add	r3, pc, #252	; (adr r3, 800819c <__kernel_sin+0x15c>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	f7f8 f8f8 	bl	8000298 <__aeabi_dsub>
 80080a8:	4652      	mov	r2, sl
 80080aa:	465b      	mov	r3, fp
 80080ac:	f7f8 faac 	bl	8000608 <__aeabi_dmul>
 80080b0:	a33c      	add	r3, pc, #240	; (adr r3, 80081a4 <__kernel_sin+0x164>)
 80080b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b6:	f7f8 f8f1 	bl	800029c <__adddf3>
 80080ba:	4652      	mov	r2, sl
 80080bc:	465b      	mov	r3, fp
 80080be:	f7f8 faa3 	bl	8000608 <__aeabi_dmul>
 80080c2:	a33a      	add	r3, pc, #232	; (adr r3, 80081ac <__kernel_sin+0x16c>)
 80080c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c8:	f7f8 f8e6 	bl	8000298 <__aeabi_dsub>
 80080cc:	4652      	mov	r2, sl
 80080ce:	465b      	mov	r3, fp
 80080d0:	f7f8 fa9a 	bl	8000608 <__aeabi_dmul>
 80080d4:	a337      	add	r3, pc, #220	; (adr r3, 80081b4 <__kernel_sin+0x174>)
 80080d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080da:	f7f8 f8df 	bl	800029c <__adddf3>
 80080de:	9b01      	ldr	r3, [sp, #4]
 80080e0:	4606      	mov	r6, r0
 80080e2:	460f      	mov	r7, r1
 80080e4:	b9eb      	cbnz	r3, 8008122 <__kernel_sin+0xe2>
 80080e6:	4602      	mov	r2, r0
 80080e8:	460b      	mov	r3, r1
 80080ea:	4650      	mov	r0, sl
 80080ec:	4659      	mov	r1, fp
 80080ee:	f7f8 fa8b 	bl	8000608 <__aeabi_dmul>
 80080f2:	a325      	add	r3, pc, #148	; (adr r3, 8008188 <__kernel_sin+0x148>)
 80080f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f8:	f7f8 f8ce 	bl	8000298 <__aeabi_dsub>
 80080fc:	4642      	mov	r2, r8
 80080fe:	464b      	mov	r3, r9
 8008100:	f7f8 fa82 	bl	8000608 <__aeabi_dmul>
 8008104:	4602      	mov	r2, r0
 8008106:	460b      	mov	r3, r1
 8008108:	4620      	mov	r0, r4
 800810a:	4629      	mov	r1, r5
 800810c:	f7f8 f8c6 	bl	800029c <__adddf3>
 8008110:	4604      	mov	r4, r0
 8008112:	460d      	mov	r5, r1
 8008114:	ec45 4b10 	vmov	d0, r4, r5
 8008118:	b003      	add	sp, #12
 800811a:	ecbd 8b04 	vpop	{d8-d9}
 800811e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008122:	4b1b      	ldr	r3, [pc, #108]	; (8008190 <__kernel_sin+0x150>)
 8008124:	ec51 0b18 	vmov	r0, r1, d8
 8008128:	2200      	movs	r2, #0
 800812a:	f7f8 fa6d 	bl	8000608 <__aeabi_dmul>
 800812e:	4632      	mov	r2, r6
 8008130:	ec41 0b19 	vmov	d9, r0, r1
 8008134:	463b      	mov	r3, r7
 8008136:	4640      	mov	r0, r8
 8008138:	4649      	mov	r1, r9
 800813a:	f7f8 fa65 	bl	8000608 <__aeabi_dmul>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	ec51 0b19 	vmov	r0, r1, d9
 8008146:	f7f8 f8a7 	bl	8000298 <__aeabi_dsub>
 800814a:	4652      	mov	r2, sl
 800814c:	465b      	mov	r3, fp
 800814e:	f7f8 fa5b 	bl	8000608 <__aeabi_dmul>
 8008152:	ec53 2b18 	vmov	r2, r3, d8
 8008156:	f7f8 f89f 	bl	8000298 <__aeabi_dsub>
 800815a:	a30b      	add	r3, pc, #44	; (adr r3, 8008188 <__kernel_sin+0x148>)
 800815c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008160:	4606      	mov	r6, r0
 8008162:	460f      	mov	r7, r1
 8008164:	4640      	mov	r0, r8
 8008166:	4649      	mov	r1, r9
 8008168:	f7f8 fa4e 	bl	8000608 <__aeabi_dmul>
 800816c:	4602      	mov	r2, r0
 800816e:	460b      	mov	r3, r1
 8008170:	4630      	mov	r0, r6
 8008172:	4639      	mov	r1, r7
 8008174:	f7f8 f892 	bl	800029c <__adddf3>
 8008178:	4602      	mov	r2, r0
 800817a:	460b      	mov	r3, r1
 800817c:	4620      	mov	r0, r4
 800817e:	4629      	mov	r1, r5
 8008180:	f7f8 f88a 	bl	8000298 <__aeabi_dsub>
 8008184:	e7c4      	b.n	8008110 <__kernel_sin+0xd0>
 8008186:	bf00      	nop
 8008188:	55555549 	.word	0x55555549
 800818c:	3fc55555 	.word	0x3fc55555
 8008190:	3fe00000 	.word	0x3fe00000
 8008194:	5acfd57c 	.word	0x5acfd57c
 8008198:	3de5d93a 	.word	0x3de5d93a
 800819c:	8a2b9ceb 	.word	0x8a2b9ceb
 80081a0:	3e5ae5e6 	.word	0x3e5ae5e6
 80081a4:	57b1fe7d 	.word	0x57b1fe7d
 80081a8:	3ec71de3 	.word	0x3ec71de3
 80081ac:	19c161d5 	.word	0x19c161d5
 80081b0:	3f2a01a0 	.word	0x3f2a01a0
 80081b4:	1110f8a6 	.word	0x1110f8a6
 80081b8:	3f811111 	.word	0x3f811111

080081bc <fabs>:
 80081bc:	ec51 0b10 	vmov	r0, r1, d0
 80081c0:	ee10 2a10 	vmov	r2, s0
 80081c4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80081c8:	ec43 2b10 	vmov	d0, r2, r3
 80081cc:	4770      	bx	lr
	...

080081d0 <floor>:
 80081d0:	ec51 0b10 	vmov	r0, r1, d0
 80081d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80081dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80081e0:	2e13      	cmp	r6, #19
 80081e2:	ee10 5a10 	vmov	r5, s0
 80081e6:	ee10 8a10 	vmov	r8, s0
 80081ea:	460c      	mov	r4, r1
 80081ec:	dc32      	bgt.n	8008254 <floor+0x84>
 80081ee:	2e00      	cmp	r6, #0
 80081f0:	da14      	bge.n	800821c <floor+0x4c>
 80081f2:	a333      	add	r3, pc, #204	; (adr r3, 80082c0 <floor+0xf0>)
 80081f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f8:	f7f8 f850 	bl	800029c <__adddf3>
 80081fc:	2200      	movs	r2, #0
 80081fe:	2300      	movs	r3, #0
 8008200:	f7f8 fc92 	bl	8000b28 <__aeabi_dcmpgt>
 8008204:	b138      	cbz	r0, 8008216 <floor+0x46>
 8008206:	2c00      	cmp	r4, #0
 8008208:	da57      	bge.n	80082ba <floor+0xea>
 800820a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800820e:	431d      	orrs	r5, r3
 8008210:	d001      	beq.n	8008216 <floor+0x46>
 8008212:	4c2d      	ldr	r4, [pc, #180]	; (80082c8 <floor+0xf8>)
 8008214:	2500      	movs	r5, #0
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	e025      	b.n	8008268 <floor+0x98>
 800821c:	4f2b      	ldr	r7, [pc, #172]	; (80082cc <floor+0xfc>)
 800821e:	4137      	asrs	r7, r6
 8008220:	ea01 0307 	and.w	r3, r1, r7
 8008224:	4303      	orrs	r3, r0
 8008226:	d01f      	beq.n	8008268 <floor+0x98>
 8008228:	a325      	add	r3, pc, #148	; (adr r3, 80082c0 <floor+0xf0>)
 800822a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822e:	f7f8 f835 	bl	800029c <__adddf3>
 8008232:	2200      	movs	r2, #0
 8008234:	2300      	movs	r3, #0
 8008236:	f7f8 fc77 	bl	8000b28 <__aeabi_dcmpgt>
 800823a:	2800      	cmp	r0, #0
 800823c:	d0eb      	beq.n	8008216 <floor+0x46>
 800823e:	2c00      	cmp	r4, #0
 8008240:	bfbe      	ittt	lt
 8008242:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008246:	fa43 f606 	asrlt.w	r6, r3, r6
 800824a:	19a4      	addlt	r4, r4, r6
 800824c:	ea24 0407 	bic.w	r4, r4, r7
 8008250:	2500      	movs	r5, #0
 8008252:	e7e0      	b.n	8008216 <floor+0x46>
 8008254:	2e33      	cmp	r6, #51	; 0x33
 8008256:	dd0b      	ble.n	8008270 <floor+0xa0>
 8008258:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800825c:	d104      	bne.n	8008268 <floor+0x98>
 800825e:	ee10 2a10 	vmov	r2, s0
 8008262:	460b      	mov	r3, r1
 8008264:	f7f8 f81a 	bl	800029c <__adddf3>
 8008268:	ec41 0b10 	vmov	d0, r0, r1
 800826c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008270:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008274:	f04f 33ff 	mov.w	r3, #4294967295
 8008278:	fa23 f707 	lsr.w	r7, r3, r7
 800827c:	4207      	tst	r7, r0
 800827e:	d0f3      	beq.n	8008268 <floor+0x98>
 8008280:	a30f      	add	r3, pc, #60	; (adr r3, 80082c0 <floor+0xf0>)
 8008282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008286:	f7f8 f809 	bl	800029c <__adddf3>
 800828a:	2200      	movs	r2, #0
 800828c:	2300      	movs	r3, #0
 800828e:	f7f8 fc4b 	bl	8000b28 <__aeabi_dcmpgt>
 8008292:	2800      	cmp	r0, #0
 8008294:	d0bf      	beq.n	8008216 <floor+0x46>
 8008296:	2c00      	cmp	r4, #0
 8008298:	da02      	bge.n	80082a0 <floor+0xd0>
 800829a:	2e14      	cmp	r6, #20
 800829c:	d103      	bne.n	80082a6 <floor+0xd6>
 800829e:	3401      	adds	r4, #1
 80082a0:	ea25 0507 	bic.w	r5, r5, r7
 80082a4:	e7b7      	b.n	8008216 <floor+0x46>
 80082a6:	2301      	movs	r3, #1
 80082a8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80082ac:	fa03 f606 	lsl.w	r6, r3, r6
 80082b0:	4435      	add	r5, r6
 80082b2:	4545      	cmp	r5, r8
 80082b4:	bf38      	it	cc
 80082b6:	18e4      	addcc	r4, r4, r3
 80082b8:	e7f2      	b.n	80082a0 <floor+0xd0>
 80082ba:	2500      	movs	r5, #0
 80082bc:	462c      	mov	r4, r5
 80082be:	e7aa      	b.n	8008216 <floor+0x46>
 80082c0:	8800759c 	.word	0x8800759c
 80082c4:	7e37e43c 	.word	0x7e37e43c
 80082c8:	bff00000 	.word	0xbff00000
 80082cc:	000fffff 	.word	0x000fffff

080082d0 <scalbn>:
 80082d0:	b570      	push	{r4, r5, r6, lr}
 80082d2:	ec55 4b10 	vmov	r4, r5, d0
 80082d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80082da:	4606      	mov	r6, r0
 80082dc:	462b      	mov	r3, r5
 80082de:	b99a      	cbnz	r2, 8008308 <scalbn+0x38>
 80082e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80082e4:	4323      	orrs	r3, r4
 80082e6:	d036      	beq.n	8008356 <scalbn+0x86>
 80082e8:	4b39      	ldr	r3, [pc, #228]	; (80083d0 <scalbn+0x100>)
 80082ea:	4629      	mov	r1, r5
 80082ec:	ee10 0a10 	vmov	r0, s0
 80082f0:	2200      	movs	r2, #0
 80082f2:	f7f8 f989 	bl	8000608 <__aeabi_dmul>
 80082f6:	4b37      	ldr	r3, [pc, #220]	; (80083d4 <scalbn+0x104>)
 80082f8:	429e      	cmp	r6, r3
 80082fa:	4604      	mov	r4, r0
 80082fc:	460d      	mov	r5, r1
 80082fe:	da10      	bge.n	8008322 <scalbn+0x52>
 8008300:	a32b      	add	r3, pc, #172	; (adr r3, 80083b0 <scalbn+0xe0>)
 8008302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008306:	e03a      	b.n	800837e <scalbn+0xae>
 8008308:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800830c:	428a      	cmp	r2, r1
 800830e:	d10c      	bne.n	800832a <scalbn+0x5a>
 8008310:	ee10 2a10 	vmov	r2, s0
 8008314:	4620      	mov	r0, r4
 8008316:	4629      	mov	r1, r5
 8008318:	f7f7 ffc0 	bl	800029c <__adddf3>
 800831c:	4604      	mov	r4, r0
 800831e:	460d      	mov	r5, r1
 8008320:	e019      	b.n	8008356 <scalbn+0x86>
 8008322:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008326:	460b      	mov	r3, r1
 8008328:	3a36      	subs	r2, #54	; 0x36
 800832a:	4432      	add	r2, r6
 800832c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008330:	428a      	cmp	r2, r1
 8008332:	dd08      	ble.n	8008346 <scalbn+0x76>
 8008334:	2d00      	cmp	r5, #0
 8008336:	a120      	add	r1, pc, #128	; (adr r1, 80083b8 <scalbn+0xe8>)
 8008338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800833c:	da1c      	bge.n	8008378 <scalbn+0xa8>
 800833e:	a120      	add	r1, pc, #128	; (adr r1, 80083c0 <scalbn+0xf0>)
 8008340:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008344:	e018      	b.n	8008378 <scalbn+0xa8>
 8008346:	2a00      	cmp	r2, #0
 8008348:	dd08      	ble.n	800835c <scalbn+0x8c>
 800834a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800834e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008352:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008356:	ec45 4b10 	vmov	d0, r4, r5
 800835a:	bd70      	pop	{r4, r5, r6, pc}
 800835c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008360:	da19      	bge.n	8008396 <scalbn+0xc6>
 8008362:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008366:	429e      	cmp	r6, r3
 8008368:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800836c:	dd0a      	ble.n	8008384 <scalbn+0xb4>
 800836e:	a112      	add	r1, pc, #72	; (adr r1, 80083b8 <scalbn+0xe8>)
 8008370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1e2      	bne.n	800833e <scalbn+0x6e>
 8008378:	a30f      	add	r3, pc, #60	; (adr r3, 80083b8 <scalbn+0xe8>)
 800837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837e:	f7f8 f943 	bl	8000608 <__aeabi_dmul>
 8008382:	e7cb      	b.n	800831c <scalbn+0x4c>
 8008384:	a10a      	add	r1, pc, #40	; (adr r1, 80083b0 <scalbn+0xe0>)
 8008386:	e9d1 0100 	ldrd	r0, r1, [r1]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d0b8      	beq.n	8008300 <scalbn+0x30>
 800838e:	a10e      	add	r1, pc, #56	; (adr r1, 80083c8 <scalbn+0xf8>)
 8008390:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008394:	e7b4      	b.n	8008300 <scalbn+0x30>
 8008396:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800839a:	3236      	adds	r2, #54	; 0x36
 800839c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80083a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80083a4:	4620      	mov	r0, r4
 80083a6:	4b0c      	ldr	r3, [pc, #48]	; (80083d8 <scalbn+0x108>)
 80083a8:	2200      	movs	r2, #0
 80083aa:	e7e8      	b.n	800837e <scalbn+0xae>
 80083ac:	f3af 8000 	nop.w
 80083b0:	c2f8f359 	.word	0xc2f8f359
 80083b4:	01a56e1f 	.word	0x01a56e1f
 80083b8:	8800759c 	.word	0x8800759c
 80083bc:	7e37e43c 	.word	0x7e37e43c
 80083c0:	8800759c 	.word	0x8800759c
 80083c4:	fe37e43c 	.word	0xfe37e43c
 80083c8:	c2f8f359 	.word	0xc2f8f359
 80083cc:	81a56e1f 	.word	0x81a56e1f
 80083d0:	43500000 	.word	0x43500000
 80083d4:	ffff3cb0 	.word	0xffff3cb0
 80083d8:	3c900000 	.word	0x3c900000

080083dc <_init>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	bf00      	nop
 80083e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083e2:	bc08      	pop	{r3}
 80083e4:	469e      	mov	lr, r3
 80083e6:	4770      	bx	lr

080083e8 <_fini>:
 80083e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ea:	bf00      	nop
 80083ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ee:	bc08      	pop	{r3}
 80083f0:	469e      	mov	lr, r3
 80083f2:	4770      	bx	lr
