# Edge Detector â€“ Moore FSM (Verilog)

This module implements a **rising edge detector** using a Moore-type finite state machine. When the input signal (`level`) transitions from 0 to 1, the output `tick` is asserted high for one clock cycle.

---

## ğŸ”§ Module: `edge_detected_moore.v`

### Inputs:
- `clk`: Clock input
- `reset`: Synchronous reset (active-high)
- `level`: Input level signal (monitored for rising edge)

### Output:
- `tick`: Pulse output (1 clock cycle) on rising edge

---

## âš™ï¸ State Machine

Moore FSM with 3 symbolic states:

| State | Meaning     | Transition Condition     |
|-------|-------------|--------------------------|
| `zero` | Waiting for high level | `level == 1` â†’ `edg` |
| `edg`  | Edge detected          | â†’ Output `tick = 1`, then:
- `level == 1` â†’ `one`
- `level == 0` â†’ `zero`  
| `one`  | High level state       | `level == 0` â†’ `zero` |

---

## â›“ Behavior

- Rising edge on `level` triggers a `tick` for **1 clock cycle**
- FSM safely returns to `zero` when level goes low
- Clean edge detection without glitches

---

## ğŸ§ª Testbench

âš ï¸ **Not yet implemented**  
You can create a testbench by:
- Toggling `level` from 0 â†’ 1 â†’ 1 â†’ 0  
- Observing `tick` pulse only at first 0 â†’ 1 transition  

---

## ğŸ“ Folder Structure

edge_detector/ â”œâ”€â”€ edge_detected_moore.v â””â”€â”€ README.md


---

## âœ… Notes

- Synthesis-friendly and glitch-free
- Moore FSM preferred for output stability
- Can be extended to detect falling edges or use Mealy FSM

---

## ğŸ·ï¸ Tags

`Verilog`, `FSM`, `Moore`, `Edge Detector`, `Digital Design`, `Tick Generator`, `Sequential Logic`
