Analysis & Synthesis report for cmos_lcd
Thu Nov 23 16:06:43 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |cmos_lcd|i2c_dri:i2c_dri_inst|cur_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 15. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 16. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
 17. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 18. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
 19. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
 20. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
 21. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 22. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
 23. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 24. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
 25. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 26. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 27. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
 28. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 29. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
 30. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 31. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 32. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
 33. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
 34. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 35. Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
 36. Source assignments for image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2
 37. Source assignments for image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2
 38. Parameter Settings for User Entity Instance: Top-level Entity: |cmos_lcd
 39. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: picture_size:picture_size_inst
 41. Parameter Settings for User Entity Instance: i2c_dri:i2c_dri_inst
 42. Parameter Settings for User Entity Instance: ov5640_data:ov5640_data_inst
 43. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 44. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 45. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 46. Parameter Settings for User Entity Instance: lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst
 47. Parameter Settings for User Entity Instance: image_top:image_top_inst|rs232:rs232_inst
 48. Parameter Settings for User Entity Instance: image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst
 49. Parameter Settings for User Entity Instance: image_top:image_top_inst|rs232:rs232_inst|uart_rx:uart_rx_inst
 50. Parameter Settings for User Entity Instance: image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component
 51. Parameter Settings for User Entity Instance: image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component
 52. Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0
 53. Parameter Settings for Inferred Entity Instance: servo_dri:servo_dri_inst|lpm_divide:Div0
 54. Parameter Settings for Inferred Entity Instance: servo_dri:servo_dri_inst|lpm_divide:Div1
 55. Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1
 56. Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6
 57. Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4
 58. Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3
 59. Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1
 60. Partition Dependent Files
 61. Port Connectivity Checks: "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst"
 62. Port Connectivity Checks: "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst"
 63. Port Connectivity Checks: "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst"
 64. Port Connectivity Checks: "image_top:image_top_inst"
 65. Port Connectivity Checks: "lcd_rgb_top:lcd_rgb_top_inst"
 66. Port Connectivity Checks: "sdram_top:sdram_top_inst"
 67. Port Connectivity Checks: "ov5640_data:ov5640_data_inst"
 68. Port Connectivity Checks: "i2c_dri:i2c_dri_inst"
 69. Port Connectivity Checks: "pll:pll_inst"
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages
 72. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 23 16:06:43 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; cmos_lcd                                    ;
; Top-level Entity Name              ; cmos_lcd                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; cmos_lcd           ; cmos_lcd           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; ../rtl/key.v                     ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/key.v                              ;         ;
; ../rtl/sdram/wrfifo.v            ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/wrfifo.v                     ;         ;
; ../rtl/sdram/sdram_para.v        ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_para.v                 ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v   ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_fifo_ctrl.v            ;         ;
; ../rtl/sdram/sdram_data.v        ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_data.v                 ;         ;
; ../rtl/sdram/sdram_ctrl.v        ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_ctrl.v                 ;         ;
; ../rtl/sdram/sdram_controller.v  ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_controller.v           ;         ;
; ../rtl/sdram/sdram_cmd.v         ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_cmd.v                  ;         ;
; ../rtl/sdram/rdfifo.v            ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/rdfifo.v                     ;         ;
; ../rtl/lcd/lcd_rgb_top.v         ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_rgb_top.v                  ;         ;
; ../rtl/cmos_lcd.v                ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/cmos_lcd.v                         ;         ;
; ../rtl/lcd/lcd_driver.v          ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/lcd_driver.v                   ;         ;
; ../rtl/lcd/rd_id.v               ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/rd_id.v                        ;         ;
; ../rtl/lcd/clk_div.v             ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/lcd/clk_div.v                      ;         ;
; ../rtl/uart/uart_tx.v            ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_tx.v                     ;         ;
; ../rtl/uart/uart_rx.v            ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/uart_rx.v                     ;         ;
; ../rtl/uart/rs232.v              ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/uart/rs232.v                       ;         ;
; ../rtl/ov5640/i2c_dri.v          ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/i2c_dri.v                   ;         ;
; ../rtl/ov5640/ov5640_cfg.v       ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/ov5640_cfg.v                ;         ;
; ../rtl/ov5640/ov5640_data.v      ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/ov5640_data.v               ;         ;
; ../rtl/ov5640/picture_size.v     ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/ov5640/picture_size.v              ;         ;
; ../rtl/sdram/sdram_top.v         ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/sdram_top.v                  ;         ;
; ipcore/pll.v                     ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v               ;         ;
; ../rtl/servo_dri.v               ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/servo_dri.v                        ;         ;
; ../rtl/image/image_top.v         ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/image_top.v                  ;         ;
; ../rtl/image/ycbcr_disp.v        ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/ycbcr_disp.v                 ;         ;
; ../rtl/image/erode_disp.v        ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/erode_disp.v                 ;         ;
; ../rtl/image/binarization.v      ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/binarization.v               ;         ;
; ../rtl/image/dialate_disp.v      ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/dialate_disp.v               ;         ;
; ../rtl/image/matrix_3x3_16bit.v  ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/matrix_3x3_16bit.v           ;         ;
; ipcore/shift_ip.v                ; yes             ; User Wizard-Generated File   ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v          ;         ;
; ../rtl/image/coordinate.v        ; yes             ; User Verilog HDL File        ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/image/coordinate.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/aglobal131.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/pll_altpll.v            ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/dcfifo.tdf                     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/a_graycounter.inc              ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/a_fefifo.inc                   ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/a_gray2bin.inc                 ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/dffpipe.inc                    ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc            ;         ;
; db/dcfifo_nnl1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_nnl1.tdf         ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_gray2bin_7ib.tdf      ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_677.tdf   ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/a_graycounter_2lc.tdf   ;         ;
; db/altsyncram_em31.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_em31.tdf     ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dffpipe_pe9.tdf         ;         ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_vd8.tdf  ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dffpipe_qe9.tdf         ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cmpr_c66.tdf            ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cmpr_b66.tdf            ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/mux_j28.tdf             ;         ;
; db/dcfifo_aol1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dcfifo_aol1.tdf         ;         ;
; db/alt_synch_pipe_e98.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_e98.tdf  ;         ;
; db/alt_synch_pipe_0e8.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_synch_pipe_0e8.tdf  ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/dffpipe_re9.tdf         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift_taps.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_constant.inc               ;         ;
; db/shift_taps_ksv.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/shift_taps_ksv.tdf      ;         ;
; db/altsyncram_3ka1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/altsyncram_3ka1.tdf     ;         ;
; db/cntr_auf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cntr_auf.tdf            ;         ;
; db/cmpr_7ic.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/cmpr_7ic.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_jkm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/lpm_divide_jkm.tdf      ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/sign_div_unsign_bnh.tdf ;         ;
; db/alt_u_div_aaf.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_u_div_aaf.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/lpm_divide_0jm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/alt_u_div_47f.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_mult.tdf                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/multcore.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/multcore.tdf                   ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/csa_add.inc                    ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mpar_add.inc                   ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/muleabz.inc                    ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mul_lfrg.inc                   ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mul_boothc.inc                 ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/alt_ded_mult.inc               ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/mpar_add.tdf                   ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/addcore.inc                    ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/look_add.inc                   ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc        ;         ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_bfh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; e:/app/quartus ii 13.1/quartus/libraries/megafunctions/altshift.tdf                   ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_kgh.tdf         ;         ;
; db/add_sub_jgh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/db/add_sub_jgh.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                 ; IP Include File                                                              ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst     ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/shift_ip.v ;
; Altera ; ALTPLL                     ; 13.1    ; N/A          ; N/A          ; |cmos_lcd|pll:pll_inst                                                                                                          ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/ipcore/pll.v      ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                            ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/rdfifo.v            ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                            ; D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/rtl/sdram/wrfifo.v            ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                                                   ;
+---------------------------------------------------------+-----------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                               ; File Name                   ; Relative Location ; Change   ; Old                              ; New                              ;
+---------------------------------------------------------+-----------------------------+-------------------+----------+----------------------------------+----------------------------------+
; image_top:image_top_inst|binarization:binarization_inst ; ../rtl/image/binarization.v ; Project Directory ; Checksum ; 07884f05891aec484207a65f80679725 ; cb25f7447ea6abe6522bbdf3199bbcc1 ;
; image_top:image_top_inst|rs232:rs232_inst               ; ../rtl/uart/rs232.v         ; Project Directory ; Checksum ; 93b7b36de2a3a7c38a8d05b193698766 ; c72ef8a907d5d79044e5704779966364 ;
+---------------------------------------------------------+-----------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cmos_lcd                                              ; 3885 (3)          ; 908 (0)      ; 35960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd                                                                                                                                                                                                                         ; work         ;
;    |i2c_dri:i2c_dri_inst|                              ; 104 (104)         ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|i2c_dri:i2c_dri_inst                                                                                                                                                                                                    ; work         ;
;    |image_top:image_top_inst|                          ; 2087 (19)         ; 321 (17)     ; 3192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst                                                                                                                                                                                                ; work         ;
;       |binarization:binarization_inst|                 ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|binarization:binarization_inst                                                                                                                                                                 ; work         ;
;       |coordinate:coordinate_inst|                     ; 1801 (132)        ; 103 (103)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst                                                                                                                                                                     ; work         ;
;          |lpm_divide:Div0|                             ; 840 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0                                                                                                                                                     ; work         ;
;             |lpm_divide_jkm:auto_generated|            ; 840 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                                                                                       ; work         ;
;                |sign_div_unsign_bnh:divider|           ; 840 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                           ; work         ;
;                   |alt_u_div_aaf:divider|              ; 840 (839)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                     ; work         ;
;                      |add_sub_8pc:add_sub_1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1                                               ; work         ;
;          |lpm_divide:Div1|                             ; 829 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1                                                                                                                                                     ; work         ;
;             |lpm_divide_jkm:auto_generated|            ; 829 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated                                                                                                                       ; work         ;
;                |sign_div_unsign_bnh:divider|           ; 829 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                           ; work         ;
;                   |alt_u_div_aaf:divider|              ; 829 (828)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                     ; work         ;
;                      |add_sub_8pc:add_sub_1|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1                                               ; work         ;
;       |dialate_disp:dialate_disp_inst|                 ; 30 (4)            ; 31 (10)      ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst                                                                                                                                                                 ; work         ;
;          |matrix_3x3_16bit:matrix_3x3_16bit_inst|      ; 26 (11)           ; 21 (11)      ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst                                                                                                                          ; work         ;
;             |shift_ip:shift_ip_inst|                   ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst                                                                                                   ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component                                                             ; work         ;
;                   |shift_taps_ksv:auto_generated|      ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated                               ; work         ;
;                      |altsyncram_3ka1:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2   ; work         ;
;                      |cntr_auf:cntr1|                  ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1                ; work         ;
;                         |cmpr_7ic:cmpr4|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4 ; work         ;
;       |erode_disp:erode_disp_inst|                     ; 30 (4)            ; 39 (13)      ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst                                                                                                                                                                     ; work         ;
;          |matrix_3x3_16bit:matrix_3x3_16bit_inst|      ; 26 (11)           ; 26 (16)      ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst                                                                                                                              ; work         ;
;             |shift_ip:shift_ip_inst|                   ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst                                                                                                       ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                 ; work         ;
;                   |shift_taps_ksv:auto_generated|      ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated                                   ; work         ;
;                      |altsyncram_3ka1:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2       ; work         ;
;                      |cntr_auf:cntr1|                  ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1                    ; work         ;
;                         |cmpr_7ic:cmpr4|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4     ; work         ;
;       |key:key_inst|                                   ; 32 (32)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|key:key_inst                                                                                                                                                                                   ; work         ;
;       |ycbcr_disp:ycbcr_disp_inst|                     ; 166 (99)          ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst                                                                                                                                                                     ; work         ;
;          |lpm_mult:Mult1|                              ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                   ; work         ;
;          |lpm_mult:Mult3|                              ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                   ; work         ;
;          |lpm_mult:Mult4|                              ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4|multcore:mult_core                                                                                                                                   ; work         ;
;          |lpm_mult:Mult6|                              ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6                                                                                                                                                      ; work         ;
;             |multcore:mult_core|                       ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6|multcore:mult_core                                                                                                                                   ; work         ;
;    |lcd_rgb_top:lcd_rgb_top_inst|                      ; 154 (17)          ; 52 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst                                                                                                                                                                                            ; work         ;
;       |clk_div:clk_div_inst|                           ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst                                                                                                                                                                       ; work         ;
;       |lcd_driver:lcd_driver_inst|                     ; 128 (128)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst                                                                                                                                                                 ; work         ;
;       |rd_id:rd_id_inst|                               ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst                                                                                                                                                                           ; work         ;
;    |ov5640_cfg:ov5640_cfg_inst|                        ; 427 (427)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|ov5640_cfg:ov5640_cfg_inst                                                                                                                                                                                              ; work         ;
;    |ov5640_data:ov5640_data_inst|                      ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|ov5640_data:ov5640_data_inst                                                                                                                                                                                            ; work         ;
;    |picture_size:picture_size_inst|                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|picture_size:picture_size_inst                                                                                                                                                                                          ; work         ;
;    |pll:pll_inst|                                      ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|pll:pll_inst                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                          ; work         ;
;    |sdram_top:sdram_top_inst|                          ; 505 (0)           ; 338 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|            ; 186 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                       ; 83 (83)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                     ; 100 (100)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                     ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|              ; 319 (94)          ; 236 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo|                             ; 112 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                  ; 112 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                      ; work         ;
;                |dcfifo_aol1:auto_generated|            ; 112 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                           ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                           ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|        ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|        ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                               ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|         ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                ; work         ;
;                      |dffpipe_re9:dffpipe4|            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                           ; work         ;
;                   |altsyncram_em31:fifo_ram|           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                  ; work         ;
;                   |dffpipe_pe9:ws_brp|                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                        ; work         ;
;                   |dffpipe_pe9:ws_bwp|                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                            ; work         ;
;          |wrfifo:u_wrfifo|                             ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                              ; work         ;
;             |dcfifo:dcfifo_component|                  ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                      ; work         ;
;                |dcfifo_nnl1:auto_generated|            ; 113 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                           ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                           ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                           ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|        ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                               ; work         ;
;                   |a_graycounter_677:rdptr_g1p|        ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                               ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|         ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                ; work         ;
;                      |dffpipe_qe9:dffpipe11|           ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                          ; work         ;
;                   |altsyncram_em31:fifo_ram|           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                  ; work         ;
;                   |dffpipe_pe9:rs_brp|                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                        ; work         ;
;                   |dffpipe_pe9:rs_bwp|                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                        ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                             ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                            ; work         ;
;    |servo_dri:servo_dri_inst|                          ; 569 (248)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst                                                                                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                                ; 161 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0                                                                                                                                                                                ; work         ;
;          |lpm_divide_0jm:auto_generated|               ; 161 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                                                                                                  ; work         ;
;             |sign_div_unsign_olh:divider|              ; 161 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                      ; work         ;
;                |alt_u_div_47f:divider|                 ; 161 (161)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                ; work         ;
;       |lpm_divide:Div1|                                ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1                                                                                                                                                                                ; work         ;
;          |lpm_divide_0jm:auto_generated|               ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                                                                                                  ; work         ;
;             |sign_div_unsign_olh:divider|              ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                      ; work         ;
;                |alt_u_div_47f:divider|                 ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cmos_lcd|servo_dri:servo_dri_inst|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cmos_lcd|i2c_dri:i2c_dri_inst|cur_state                                                                                                                                           ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m1[14,15]                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[0..6,15]                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m1[15]                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[15]                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[0..6,15]                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m2[13..15]                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_total[1,4]                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_sync[2,4..10]                                                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_sync[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_sync[0]                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_back[2..4,6..10]                                                                                   ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_disp[9,10]                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_disp[8]                                                                                            ; Stuck at VCC due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_disp[0..3]                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_total[5..7,10]                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_total[2,3]                                                                                         ; Stuck at VCC due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_total[6..8]                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_disp[0..4]                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_disp[5,8]                                                                                          ; Stuck at VCC due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_disp[10]                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[0,2,5,7..10]                                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_sync[1,2,4,6,8..10]                                                                                ; Stuck at GND due to stuck port data_in                                                  ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[0,3..5,10..13,15]                                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; ov5640_cfg:ov5640_cfg_inst|i2c_data[14,23]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                  ;
; picture_size:picture_size_inst|cmos_h_pixel[0..4,10,11]                                                                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; picture_size:picture_size_inst|cmos_v_pixel[0..3,9,10]                                                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; picture_size:picture_size_inst|sdram_max_addr[0..8,17,19..23]                                                                                                ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en                                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; i2c_dri:i2c_dri_inst|addr_t[6,15]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0..12]                                                                               ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag                                                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx                                                                                            ; Stuck at VCC due to stuck port clock_enable                                             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[10] ; Lost fanout                                                                             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[10] ; Lost fanout                                                                             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[10] ; Lost fanout                                                                             ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[10] ; Lost fanout                                                                             ;
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0,1,3]                                                                                ; Lost fanout                                                                             ;
; image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|clk_en_i_r[0]                                                 ; Merged with image_top:image_top_inst|dialate_disp:dialate_disp_inst|data_en_i_r[0]      ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[9]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[14]            ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[8]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[13]            ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[7]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[12]            ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[9]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[14]            ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[8]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[13]            ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[7]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[12]            ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                               ; Merged with sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8] ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                               ; Merged with sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8] ;
; picture_size:picture_size_inst|cmos_v_pixel[5..7]                                                                                                            ; Merged with picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; picture_size:picture_size_inst|sdram_max_addr[18]                                                                                                            ; Merged with picture_size:picture_size_inst|cmos_h_pixel[9]                              ;
; picture_size:picture_size_inst|cmos_h_pixel[6]                                                                                                               ; Merged with picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; picture_size:picture_size_inst|sdram_max_addr[9,13]                                                                                                          ; Merged with picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; picture_size:picture_size_inst|cmos_v_pixel[4]                                                                                                               ; Merged with picture_size:picture_size_inst|cmos_h_pixel[7]                              ;
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]                                                                                    ; Lost fanout                                                                             ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[4,6]                                                                                          ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_disp[9]                                                                                            ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_sync[7]                                                                                            ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_total[5,10]                                                                                        ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_back[0,5]                                                                                          ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_disp[5..7]                                                                                         ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_total[0,9]                                                                                         ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[3]           ;
; picture_size:picture_size_inst|cmos_h_pixel[5,8]                                                                                                             ; Merged with lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; picture_size:picture_size_inst|cmos_v_pixel[8]                                                                                                               ; Merged with lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; picture_size:picture_size_inst|sdram_max_addr[10..12,14..16]                                                                                                 ; Merged with lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|rd_flag                       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Merged with sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1       ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Merged with sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2       ;
; image_top:image_top_inst|key:key_inst|key_o[3]                                                                                                               ; Merged with image_top:image_top_inst|key:key_inst|key_o[2]                              ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_disp[6,7]                                                                                          ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_sync[0,3,5]                                                                                        ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_total[0,2,3,9]                                                                                     ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_back[1]                                                                                            ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_disp[4]                                                                                            ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_sync[3]                                                                                            ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|v_total[1,4,8]                                                                                       ; Merged with lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst|h_back[1]           ;
; image_top:image_top_inst|key:key_inst|key_o[2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                  ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m2[12]                                                                                             ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_r_m1[0]             ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m2[0]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_g_m1[0]             ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m2[0]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[12]            ;
; image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m2[1]                                                                                              ; Merged with image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|rgb_b_m1[13]            ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; Total Number of Removed Registers = 228                                                                                                                      ;                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                       ;
+------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|work_en ; Stuck at GND              ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[12], ;
;                                                                        ; due to stuck port data_in ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[11], ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[9],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[8],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[7],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[5],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[3],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[2],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[1],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|baud_cnt[0],  ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_flag,     ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|tx,           ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[3],   ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[1],   ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[0],   ;
;                                                                        ;                           ; image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst|bit_cnt[2]    ;
; picture_size:picture_size_inst|sdram_max_addr[23]                      ; Stuck at GND              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8], ;
;                                                                        ; due to stuck port data_in ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]  ;
; lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst|lcd_id[0]                ; Stuck at GND              ; image_top:image_top_inst|key:key_inst|key_o[2]                               ;
;                                                                        ; due to stuck port data_in ;                                                                              ;
; ov5640_cfg:ov5640_cfg_inst|i2c_data[23]                                ; Stuck at GND              ; i2c_dri:i2c_dri_inst|addr_t[15]                                              ;
;                                                                        ; due to stuck port data_in ;                                                                              ;
; ov5640_cfg:ov5640_cfg_inst|i2c_data[14]                                ; Stuck at GND              ; i2c_dri:i2c_dri_inst|addr_t[6]                                               ;
;                                                                        ; due to stuck port data_in ;                                                                              ;
; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1  ; Stuck at GND              ; sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2        ;
;                                                                        ; due to stuck port data_in ;                                                                              ;
+------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |cmos_lcd|servo_dri:servo_dri_inst|x_duty_cycle[17]                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|valid_num_cnt[2]                                        ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|x_coor_all[7]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cmos_lcd|image_top:image_top_inst|post_rgb[1]                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cmos_lcd|image_top:image_top_inst|coordinate:coordinate_inst|row_cnt[3]                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cmos_lcd|image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_12[0] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cmos_lcd|image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|matrix_32[0]     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cmos_lcd|servo_dri:servo_dri_inst|y_duty_cycle[17]                                                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |cmos_lcd|image_top:image_top_inst|key:key_inst|cnt_20ms[19]                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cmos_lcd|image_top:image_top_inst|key:key_inst|key_o[1]                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |cmos_lcd|i2c_dri:i2c_dri_inst|cnt[1]                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |cmos_lcd|servo_dri:servo_dri_inst|x_duty_cycle[5]                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cmos_lcd|servo_dri:servo_dri_inst|y_duty_cycle[7]                                                                    ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]            ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]              ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |cmos_lcd|sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cmos_lcd|ov5640_cfg:ov5640_cfg_inst|Mux0                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                         ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                            ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                             ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                         ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                       ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                        ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |cmos_lcd ;
+----------------+-----------------------------+---------------------------+
; Parameter Name ; Value                       ; Type                      ;
+----------------+-----------------------------+---------------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary           ;
; BIT_CTRL       ; 1                           ; Unsigned Binary           ;
; CLK_FREQ       ; 010111110101111000010000000 ; Unsigned Binary           ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary           ;
+----------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 7                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 10                    ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; -2083                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picture_size:picture_size_inst ;
+----------------+------------------+-----------------------------------------+
; Parameter Name ; Value            ; Type                                    ;
+----------------+------------------+-----------------------------------------+
; ID_4342        ; 0100001101000010 ; Unsigned Binary                         ;
; ID_7084        ; 0111000010000100 ; Unsigned Binary                         ;
; ID_7016        ; 0111000000010110 ; Unsigned Binary                         ;
; ID_1018        ; 0001000000011000 ; Unsigned Binary                         ;
+----------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:i2c_dri_inst ;
+----------------+-----------------------------+--------------------+
; Parameter Name ; Value                       ; Type               ;
+----------------+-----------------------------+--------------------+
; SLAVE_ADDR     ; 0111100                     ; Unsigned Binary    ;
; CLK_FREQ       ; 010111110101111000010000000 ; Unsigned Binary    ;
; I2C_FREQ       ; 111101000010010000          ; Unsigned Binary    ;
+----------------+-----------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_data:ov5640_data_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_nnl1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                   ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                         ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; dcfifo_aol1  ; Untyped                                                                                                ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                ;
+----------------+------------+-----------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                     ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                     ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                     ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                     ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                     ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                     ;
+----------------+------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst ;
+----------------+-------------+-----------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------+
; H_SYNC_4342    ; 00000101001 ; Unsigned Binary                                                       ;
; H_BACK_4342    ; 00000000010 ; Unsigned Binary                                                       ;
; H_DISP_4342    ; 00111100000 ; Unsigned Binary                                                       ;
; H_FRONT_4342   ; 00000000010 ; Unsigned Binary                                                       ;
; H_TOTAL_4342   ; 01000001101 ; Unsigned Binary                                                       ;
; V_SYNC_4342    ; 00000001010 ; Unsigned Binary                                                       ;
; V_BACK_4342    ; 00000000010 ; Unsigned Binary                                                       ;
; V_DISP_4342    ; 00100010000 ; Unsigned Binary                                                       ;
; V_FRONT_4342   ; 00000000010 ; Unsigned Binary                                                       ;
; V_TOTAL_4342   ; 00100011110 ; Unsigned Binary                                                       ;
; H_SYNC_4384    ; 00010000000 ; Unsigned Binary                                                       ;
; H_BACK_4384    ; 00001011000 ; Unsigned Binary                                                       ;
; H_DISP_4384    ; 01100100000 ; Unsigned Binary                                                       ;
; H_FRONT_4384   ; 00000101000 ; Unsigned Binary                                                       ;
; H_TOTAL_4384   ; 10000100000 ; Unsigned Binary                                                       ;
; V_SYNC_4384    ; 00000000010 ; Unsigned Binary                                                       ;
; V_BACK_4384    ; 00000100001 ; Unsigned Binary                                                       ;
; V_DISP_4384    ; 00111100000 ; Unsigned Binary                                                       ;
; V_FRONT_4384   ; 00000001010 ; Unsigned Binary                                                       ;
; V_TOTAL_4384   ; 01000001101 ; Unsigned Binary                                                       ;
+----------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_top:image_top_inst|rs232:rs232_inst ;
+----------------+----------------------------+------------------------------------------+
; Parameter Name ; Value                      ; Type                                     ;
+----------------+----------------------------+------------------------------------------+
; UART_BPS       ; 10010110000000             ; Unsigned Binary                          ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                          ;
+----------------+----------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst ;
+----------------+----------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                          ;
+----------------+----------------------------+---------------------------------------------------------------+
; UART_BPS       ; 10010110000000             ; Unsigned Binary                                               ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                               ;
+----------------+----------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_top:image_top_inst|rs232:rs232_inst|uart_rx:uart_rx_inst ;
+----------------+----------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                          ;
+----------------+----------------------------+---------------------------------------------------------------+
; UART_BPS       ; 10010110000000             ; Unsigned Binary                                               ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                                               ;
+----------------+----------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                               ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                     ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                                                                                                     ;
; WIDTH          ; 16             ; Signed Integer                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_ksv ; Untyped                                                                                                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                         ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                                                                                                         ;
; WIDTH          ; 16             ; Signed Integer                                                                                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_ksv ; Untyped                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: servo_dri:servo_dri_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: servo_dri:servo_dri_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_jkm ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                ;
+------------------------------------------------+--------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                             ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                             ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                             ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                             ;
; LATENCY                                        ; 0            ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                             ;
; USE_EAB                                        ; OFF          ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                             ;
+------------------------------------------------+--------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                     ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; File                                        ; Location           ; Library ; Checksum                         ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; db/a_gray2bin_7ib.tdf                       ; Project Directory  ; work    ; 31aebcec82d925b5fa2c86f3efda5824 ;
; db/a_graycounter_2lc.tdf                    ; Project Directory  ; work    ; 9cb6eab538d60db75c51bf9a68fae298 ;
; db/a_graycounter_677.tdf                    ; Project Directory  ; work    ; 120d70df11fe4fbad8990023b673c067 ;
; db/alt_synch_pipe_0e8.tdf                   ; Project Directory  ; work    ; 80e77a96c5b720f5cc4b72c70ba9db56 ;
; db/alt_synch_pipe_e98.tdf                   ; Project Directory  ; work    ; 612b16a07a5d7943e9cb5cb5184cfd13 ;
; db/alt_synch_pipe_vd8.tdf                   ; Project Directory  ; work    ; aad3e3916f536a82d12bf5a15e275bb4 ;
; db/altsyncram_3ka1.tdf                      ; Project Directory  ; work    ; 4cd733ab27289b5a12c63fe2572527c7 ;
; db/altsyncram_em31.tdf                      ; Project Directory  ; work    ; d4a083022fc00aecf6439daff0769613 ;
; db/cmpr_7ic.tdf                             ; Project Directory  ; work    ; ed79eb37d10ba5a057eff6115e7dee5a ;
; db/cmpr_b66.tdf                             ; Project Directory  ; work    ; 1fe6a10b0be75aff93f73a527bff03be ;
; db/cmpr_c66.tdf                             ; Project Directory  ; work    ; d25a6a800806a15ba98c6bdc04b32964 ;
; db/cntr_auf.tdf                             ; Project Directory  ; work    ; b53ef875b32621f96203f5f60fd5fad4 ;
; db/dcfifo_aol1.tdf                          ; Project Directory  ; work    ; d73ad03b58aa79486d7653fa7cb3ed7f ;
; db/dcfifo_nnl1.tdf                          ; Project Directory  ; work    ; c633269fa716e84025b814132ba1a04d ;
; db/dffpipe_pe9.tdf                          ; Project Directory  ; work    ; 0ba4349db5ea3c4f81791638cb1521e9 ;
; db/dffpipe_qe9.tdf                          ; Project Directory  ; work    ; 48ba2783c93b15009d9e73b198947bfc ;
; db/dffpipe_re9.tdf                          ; Project Directory  ; work    ; cb43eb17687b8b685d3f95165c3424c5 ;
; db/mux_j28.tdf                              ; Project Directory  ; work    ; e58932421bdb8c6d272b899c2f4e3386 ;
; db/pll_altpll.v                             ; Project Directory  ; work    ; 03e99e7ac2e2b32b07509cf7c74528d0 ;
; db/shift_taps_ksv.tdf                       ; Project Directory  ; work    ; a86d6e34ec214c1e828b4e5ddbec4f39 ;
; ipcore/pll.v                                ; Project Directory  ; work    ; 6717e02601da4d18ce44a438ed05cc7c ;
; ipcore/shift_ip.v                           ; Project Directory  ; work    ; 783bce4d71953a197f4791a304473500 ;
; ../rtl/cmos_lcd.v                           ; Project Directory  ; work    ; 5a46884a39b918d948918ca2b9ecbf02 ;
; ../rtl/image/binarization.v                 ; Project Directory  ; work    ; cb25f7447ea6abe6522bbdf3199bbcc1 ;
; ../rtl/image/coordinate.v                   ; Project Directory  ; work    ; 96fca95eaca9748dc9e99b4ccf9bf7e4 ;
; ../rtl/image/dialate_disp.v                 ; Project Directory  ; work    ; 8676b604431d034a939777e80b63ba58 ;
; ../rtl/image/erode_disp.v                   ; Project Directory  ; work    ; 3f4ea56d6b473a6375f283256ecddddb ;
; ../rtl/image/image_top.v                    ; Project Directory  ; work    ; 1a9de61899e73c369767f45c55ed734e ;
; ../rtl/image/matrix_3x3_16bit.v             ; Project Directory  ; work    ; c435f186ef114aab77db65238645085e ;
; ../rtl/image/ycbcr_disp.v                   ; Project Directory  ; work    ; 1713eb801a2e57f472a596dc48e1067a ;
; ../rtl/key.v                                ; Project Directory  ; work    ; 9a91f61ce3741bef364a67a3909b3bbf ;
; ../rtl/lcd/clk_div.v                        ; Project Directory  ; work    ; 5ed08968fd731ad8b41f7653d41c5898 ;
; ../rtl/lcd/lcd_driver.v                     ; Project Directory  ; work    ; 138aaf943a0028f4f80a1632e30b405c ;
; ../rtl/lcd/lcd_rgb_top.v                    ; Project Directory  ; work    ; 80fe6d44bfc4750e710e7a55ca7f69f4 ;
; ../rtl/lcd/rd_id.v                          ; Project Directory  ; work    ; 3d82585e79b907c2c589ef9e2bc23772 ;
; ../rtl/ov5640/i2c_dri.v                     ; Project Directory  ; work    ; d1e158cd3613134820259f48796a01a3 ;
; ../rtl/ov5640/ov5640_cfg.v                  ; Project Directory  ; work    ; 424b8984f0fa5c6988f13048f03f8421 ;
; ../rtl/ov5640/ov5640_data.v                 ; Project Directory  ; work    ; fd6f72e86fdfd2eb4fa8cae8b7615d5e ;
; ../rtl/ov5640/picture_size.v                ; Project Directory  ; work    ; 7eebe4291765fb7ff67648ba4231b962 ;
; ../rtl/sdram/rdfifo.v                       ; Project Directory  ; work    ; 45fb6bd8cec4018fddd090f8895536a1 ;
; ../rtl/sdram/sdram_cmd.v                    ; Project Directory  ; work    ; 7ce92737e618edd7f72c9960bbdfcaee ;
; ../rtl/sdram/sdram_controller.v             ; Project Directory  ; work    ; 839475ca2815384cec7d064c996e533b ;
; ../rtl/sdram/sdram_ctrl.v                   ; Project Directory  ; work    ; 7092390edcb240c7840cf867f40209e8 ;
; ../rtl/sdram/sdram_data.v                   ; Project Directory  ; work    ; 089a8e378260b893b3956159d7bd507e ;
; ../rtl/sdram/sdram_fifo_ctrl.v              ; Project Directory  ; work    ; 9c8e38ed4297da65f3cc042c9e3e822c ;
; ../rtl/sdram/sdram_para.v                   ; Project Directory  ; work    ; 3f03683ee0f842b4b4c7a8e0b95ae9e8 ;
; ../rtl/sdram/sdram_top.v                    ; Project Directory  ; work    ; 7e7c1ec1ba9002755faddb1d8c234d25 ;
; ../rtl/sdram/wrfifo.v                       ; Project Directory  ; work    ; 77124aeabb8a57c5de753282e5c21f8f ;
; ../rtl/servo_dri.v                          ; Project Directory  ; work    ; b5b4cdf8cdf6f02d0bb989f3513c3f5c ;
; ../rtl/uart/rs232.v                         ; Project Directory  ; work    ; c72ef8a907d5d79044e5704779966364 ;
; ../rtl/uart/uart_rx.v                       ; Project Directory  ; work    ; c7268b12f801edf6475c2b4db36b56b3 ;
; ../rtl/uart/uart_tx.v                       ; Project Directory  ; work    ; 1dd4a0a03482cbaa06499d9f7c087a01 ;
; libraries/megafunctions/a_fefifo.inc        ; Quartus II Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc      ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc   ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/aglobal131.inc      ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/alt_sync_fifo.inc   ; Quartus II Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc        ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf          ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/altshift_taps.tdf   ; Quartus II Install ; work    ; d15bf5fdd3baed502ce196eb59835427 ;
; libraries/megafunctions/altsyncram_fifo.inc ; Quartus II Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/cycloneii_pll.inc   ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf          ; Quartus II Install ; work    ; b91e88c30217d7ef800c0d949bd4602b ;
; libraries/megafunctions/dffpipe.inc         ; Quartus II Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc     ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc     ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_constant.inc    ; Quartus II Install ; work    ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_counter.inc     ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/stratix_pll.inc     ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc   ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
+---------------------------------------------+--------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst"                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; matrix_11          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_11[15..1]" have no fanouts ;
; matrix_12          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_12[15..1]" have no fanouts ;
; matrix_13          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_13[15..1]" have no fanouts ;
; matrix_21          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_21[15..1]" have no fanouts ;
; matrix_22          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_22[15..1]" have no fanouts ;
; matrix_23          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_23[15..1]" have no fanouts ;
; matrix_31          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_31[15..1]" have no fanouts ;
; matrix_32          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_32[15..1]" have no fanouts ;
; matrix_33          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_33[15..1]" have no fanouts ;
; matrix_frame_vsync ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; matrix_frame_hsync ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; matrix_frame_clken ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst"                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; matrix_11 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_11[15..1]" have no fanouts ;
; matrix_12 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_12[15..1]" have no fanouts ;
; matrix_13 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_13[15..1]" have no fanouts ;
; matrix_21 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_21[15..1]" have no fanouts ;
; matrix_22 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_22[15..1]" have no fanouts ;
; matrix_23 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_23[15..1]" have no fanouts ;
; matrix_31 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_31[15..1]" have no fanouts ;
; matrix_32 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_32[15..1]" have no fanouts ;
; matrix_33 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "matrix_33[15..1]" have no fanouts ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "image_top:image_top_inst"          ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; post_frame_vsync ; Output ; Info     ; Explicitly unconnected ;
; post_frame_hsync ; Output ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "lcd_rgb_top:lcd_rgb_top_inst" ;
+------------+--------+----------+-------------------------+
; Port       ; Type   ; Severity ; Details                 ;
+------------+--------+----------+-------------------------+
; out_vsync  ; Output ; Info     ; Explicitly unconnected  ;
; h_disp     ; Output ; Info     ; Explicitly unconnected  ;
; v_disp     ; Output ; Info     ; Explicitly unconnected  ;
; pixel_xpos ; Output ; Info     ; Explicitly unconnected  ;
; pixel_ypos ; Output ; Info     ; Explicitly unconnected  ;
+------------+--------+----------+-------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst" ;
+-------------------+-------+----------+---------------+
; Port              ; Type  ; Severity ; Details       ;
+-------------------+-------+----------+---------------+
; wr_min_addr       ; Input ; Info     ; Stuck at GND  ;
; wr_len[8..0]      ; Input ; Info     ; Stuck at GND  ;
; wr_len[9]         ; Input ; Info     ; Stuck at VCC  ;
; rd_min_addr       ; Input ; Info     ; Stuck at GND  ;
; rd_len[8..0]      ; Input ; Info     ; Stuck at GND  ;
; rd_len[9]         ; Input ; Info     ; Stuck at VCC  ;
; sdram_read_valid  ; Input ; Info     ; Stuck at VCC  ;
; sdram_pingpang_en ; Input ; Info     ; Stuck at VCC  ;
+-------------------+-------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_data:ov5640_data_inst"                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmos_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:i2c_dri_inst" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; bit_ctrl ; Input ; Info     ; Stuck at VCC       ;
+----------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Nov 23 16:06:21 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/key.v
    Info (12023): Found entity 1: key
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 0 design units, including 0 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/lcd_rgb_top.v
    Info (12023): Found entity 1: lcd_rgb_top
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/cmos_lcd.v
    Info (12023): Found entity 1: cmos_lcd
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/rd_id.v
    Info (12023): Found entity 1: rd_id
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/lcd/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Warning (10229): Verilog HDL Expression warning at rs232.v(59): truncated literal to match 2 bits
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/uart/rs232.v
    Info (12023): Found entity 1: rs232
Warning (12019): Can't analyze file -- file ../sim/tb_uart_tx.v is missing
Warning (12019): Can't analyze file -- file ../sim/tb_uart_rx.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/ov5640_cfg.v
    Info (12023): Found entity 1: ov5640_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/ov5640_data.v
    Info (12023): Found entity 1: ov5640_data
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/ov5640/picture_size.v
    Info (12023): Found entity 1: picture_size
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/servo_dri.v
    Info (12023): Found entity 1: servo_dri
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/image_top.v
    Info (12023): Found entity 1: image_top
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/ycbcr_disp.v
    Info (12023): Found entity 1: ycbcr_disp
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/erode_disp.v
    Info (12023): Found entity 1: erode_disp
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/binarization.v
    Info (12023): Found entity 1: binarization
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/dialate_disp.v
    Info (12023): Found entity 1: dialate_disp
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/matrix_3x3_16bit.v
    Info (12023): Found entity 1: matrix_3x3_16bit
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/shift_ip.v
    Info (12023): Found entity 1: shift_ip
Info (12021): Found 1 design units, including 1 entities, in source file /workspace/fpga_projects/ov5640_find_ball_kt/rtl/image/coordinate.v
    Info (12023): Found entity 1: coordinate
Warning (10236): Verilog HDL Implicit Net warning at cmos_lcd.v(201): created implicit net for "cmos_frame_vsync"
Warning (10236): Verilog HDL Implicit Net warning at cmos_lcd.v(202): created implicit net for "cmos_frame_href"
Warning (10236): Verilog HDL Implicit Net warning at cmos_lcd.v(228): created implicit net for "lcd_clk"
Warning (10236): Verilog HDL Implicit Net warning at cmos_lcd.v(338): created implicit net for "coor_valid_flag"
Warning (10236): Verilog HDL Implicit Net warning at rs232.v(39): created implicit net for "tx_flag"
Info (12127): Elaborating entity "cmos_lcd" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "10"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "7"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "picture_size" for hierarchy "picture_size:picture_size_inst"
Info (12128): Elaborating entity "ov5640_cfg" for hierarchy "ov5640_cfg:ov5640_cfg_inst"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:i2c_dri_inst"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(60): truncated value with size 27 to match size of target (9)
Info (12128): Elaborating entity "ov5640_data" for hierarchy "ov5640_data:ov5640_data_inst"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_top:sdram_top_inst|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:sdram_top_inst|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "lcd_rgb_top" for hierarchy "lcd_rgb_top:lcd_rgb_top_inst"
Info (12128): Elaborating entity "clk_div" for hierarchy "lcd_rgb_top:lcd_rgb_top_inst|clk_div:clk_div_inst"
Info (12128): Elaborating entity "rd_id" for hierarchy "lcd_rgb_top:lcd_rgb_top_inst|rd_id:rd_id_inst"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_rgb_top:lcd_rgb_top_inst|lcd_driver:lcd_driver_inst"
Warning (10230): Verilog HDL assignment warning at lcd_driver.v(95): truncated value with size 11 to match size of target (1)
Info (12128): Elaborating entity "image_top" for hierarchy "image_top:image_top_inst"
Info (12128): Elaborating entity "rs232" for hierarchy "image_top:image_top_inst|rs232:rs232_inst"
Info (12128): Elaborating entity "uart_tx" for hierarchy "image_top:image_top_inst|rs232:rs232_inst|uart_tx:uart_tx_inst"
Info (12128): Elaborating entity "uart_rx" for hierarchy "image_top:image_top_inst|rs232:rs232_inst|uart_rx:uart_rx_inst"
Info (12128): Elaborating entity "key" for hierarchy "image_top:image_top_inst|key:key_inst"
Warning (10230): Verilog HDL assignment warning at key.v(23): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "ycbcr_disp" for hierarchy "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst"
Warning (10230): Verilog HDL assignment warning at ycbcr_disp.v(56): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ycbcr_disp.v(57): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ycbcr_disp.v(58): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "binarization" for hierarchy "image_top:image_top_inst|binarization:binarization_inst"
Info (12128): Elaborating entity "erode_disp" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst"
Info (12128): Elaborating entity "matrix_3x3_16bit" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst"
Info (12128): Elaborating entity "shift_ip" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ksv.tdf
    Info (12023): Found entity 1: shift_taps_ksv
Info (12128): Elaborating entity "shift_taps_ksv" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ka1.tdf
    Info (12023): Found entity 1: altsyncram_3ka1
Info (12128): Elaborating entity "altsyncram_3ka1" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "dialate_disp" for hierarchy "image_top:image_top_inst|dialate_disp:dialate_disp_inst"
Info (12128): Elaborating entity "coordinate" for hierarchy "image_top:image_top_inst|coordinate:coordinate_inst"
Warning (10036): Verilog HDL or VHDL warning at coordinate.v(23): object "data_en_i_pos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at coordinate.v(26): object "vsync_i_pos" assigned a value but never read
Critical Warning (10237): Verilog HDL warning at coordinate.v(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10230): Verilog HDL assignment warning at coordinate.v(153): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at coordinate.v(154): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "servo_dri" for hierarchy "servo_dri:servo_dri_inst"
Warning (10230): Verilog HDL assignment warning at servo_dri.v(56): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at servo_dri.v(58): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at servo_dri.v(72): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at servo_dri.v(74): truncated value with size 32 to match size of target (18)
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[1]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[2]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[3]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[4]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[5]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[6]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[7]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[8]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[9]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[10]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[11]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[12]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[13]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[14]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[15]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[17]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[18]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[19]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[20]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[21]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[22]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[23]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[24]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[25]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[26]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[27]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[28]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[29]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[30]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|dialate_disp:dialate_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[31]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[1]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[2]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[3]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[4]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[5]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[6]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[7]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[8]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[9]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[10]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[11]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[12]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[13]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[14]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[15]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[17]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[18]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[19]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[20]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[21]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[22]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[23]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[24]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[25]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[26]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[27]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[28]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[29]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[30]"
        Warning (14320): Synthesized away node "image_top:image_top_inst|erode_disp:erode_disp_inst|matrix_3x3_16bit:matrix_3x3_16bit_inst|shift_ip:shift_ip_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_ksv:auto_generated|altsyncram_3ka1:altsyncram2|q_b[31]"
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "image_top:image_top_inst|coordinate:coordinate_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "servo_dri:servo_dri_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "servo_dri:servo_dri_inst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "image_top:image_top_inst|coordinate:coordinate_inst|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|Mult1"
Info (12130): Elaborated megafunction instantiation "image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "image_top:image_top_inst|coordinate:coordinate_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf
    Info (12023): Found entity 1: lpm_divide_jkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "servo_dri:servo_dri_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "servo_dri:servo_dri_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12130): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult6"
Info (12130): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "image_top:image_top_inst|ycbcr_disp:ycbcr_disp_inst|lpm_mult:Mult1"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "tx" is stuck at VCC
    Warning (13410): Pin "cam_rst_n" is stuck at VCC
    Warning (13410): Pin "cam_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "lcd_bl" is stuck at VCC
    Warning (13410): Pin "lcd_rst" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 4265 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 4142 logic cells
    Info (21064): Implemented 36 RAM segments
    Info (21065): Implemented 1 PLLs
Info (144001): Generated suppressed messages file D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4743 megabytes
    Info: Processing ended: Thu Nov 23 16:06:43 2023
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/WorkSpace/FPGA_Projects/ov5640_find_ball_KT/quartus_prj/output_files/cmos_lcd.map.smsg.


