{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677478157502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677478157502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:09:17 2023 " "Processing started: Mon Feb 27 14:09:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677478157502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478157502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478157502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677478157847 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1677478157847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "rtl/GPIO.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cortexm0ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cortexm0ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm0ds_logic " "Found entity 1: cortexm0ds_logic" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cortexm0_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cortexm0_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CortexM0_SoC " "Found entity 1: CortexM0_SoC" {  } { { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168907 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style rtl/Block_RAM.v(12) " "Unrecognized synthesis attribute \"ram_style\" at rtl/Block_RAM.v(12)" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/block_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_RAM " "Found entity 1: Block_RAM" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_slavemux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_slavemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_SlaveMUX " "Found entity 1: AHBlite_SlaveMUX" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_Interconnect " "Found entity 1: AHBlite_Interconnect" {  } { { "rtl/AHBlite_Interconnect.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_GPIO " "Found entity 1: AHBlite_GPIO" {  } { { "rtl/AHBlite_GPIO.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_Decoder " "Found entity 1: AHBlite_Decoder" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ahblite_block_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ahblite_block_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 AHBlite_Block_RAM " "Found entity 1: AHBlite_Block_RAM" {  } { { "rtl/AHBlite_Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Block_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478168931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478168931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CortexM0_SoC " "Elaborating entity \"CortexM0_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677478169060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm0ds_logic cortexm0ds_logic:u_logic " "Elaborating entity \"cortexm0ds_logic\" for hierarchy \"cortexm0ds_logic:u_logic\"" {  } { { "rtl/CortexM0_SoC.v" "u_logic" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "K5epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"K5epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H6epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"H6epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E7epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"E7epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"B8epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y8epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"Y8epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V9epw6 cortexm0ds_logic.v(1517) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1517): object \"V9epw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Saepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pbepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Pbepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mcepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Mcepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jdepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Jdepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Heepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Heepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ffepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Ffepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dgepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Dgepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Bhepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zhepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Zhepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xiepw6 cortexm0ds_logic.v(1518) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1518): object \"Xiepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vjepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Vjepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tkepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Tkepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rlepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Rlepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pmepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Pmepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nnepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Nnepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Loepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jpepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Jpepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hqepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Hqepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Frepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Frepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dsepw6 cortexm0ds_logic.v(1519) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1519): object \"Dsepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Btepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Btepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ztepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Ztepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xuepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Xuepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vvepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Vvepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Twepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Twepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rxepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Rxepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pyepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Pyepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nzepw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"Nzepw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L0fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"L0fpw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "J1fpw6 cortexm0ds_logic.v(1520) " "Verilog HDL or VHDL warning at cortexm0ds_logic.v(1520): object \"J1fpw6\" assigned a value but never read" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm0ds_logic.v(3109) " "Verilog HDL assignment warning at cortexm0ds_logic.v(3109): truncated value with size 33 to match size of target (10)" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 "|CortexM0_SoC|cortexm0ds_logic:u_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_Interconnect AHBlite_Interconnect:Interconncet " "Elaborating entity \"AHBlite_Interconnect\" for hierarchy \"AHBlite_Interconnect:Interconncet\"" {  } { { "rtl/CortexM0_SoC.v" "Interconncet" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_Decoder AHBlite_Interconnect:Interconncet\|AHBlite_Decoder:Decoder " "Elaborating entity \"AHBlite_Decoder\" for hierarchy \"AHBlite_Interconnect:Interconncet\|AHBlite_Decoder:Decoder\"" {  } { { "rtl/AHBlite_Interconnect.v" "Decoder" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHBlite_Decoder.v(47) " "Verilog HDL assignment warning at AHBlite_Decoder.v(47): truncated value with size 32 to match size of target (1)" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_Decoder:Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHBlite_Decoder.v(71) " "Verilog HDL assignment warning at AHBlite_Decoder.v(71): truncated value with size 32 to match size of target (1)" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_Decoder:Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AHBlite_Decoder.v(77) " "Verilog HDL assignment warning at AHBlite_Decoder.v(77): truncated value with size 32 to match size of target (1)" {  } { { "rtl/AHBlite_Decoder.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_Decoder:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_SlaveMUX AHBlite_Interconnect:Interconncet\|AHBlite_SlaveMUX:SlaveMUX " "Elaborating entity \"AHBlite_SlaveMUX\" for hierarchy \"AHBlite_Interconnect:Interconncet\|AHBlite_SlaveMUX:SlaveMUX\"" {  } { { "rtl/AHBlite_Interconnect.v" "SlaveMUX" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AHBlite_SlaveMUX.v(55) " "Verilog HDL Case Statement information at AHBlite_SlaveMUX.v(55): all case item expressions in this case statement are onehot" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_SlaveMUX:SlaveMUX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AHBlite_SlaveMUX.v(71) " "Verilog HDL Case Statement information at AHBlite_SlaveMUX.v(71): all case item expressions in this case statement are onehot" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_SlaveMUX:SlaveMUX"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AHBlite_SlaveMUX.v(87) " "Verilog HDL Case Statement information at AHBlite_SlaveMUX.v(87): all case item expressions in this case statement are onehot" {  } { { "rtl/AHBlite_SlaveMUX.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677478169156 "|CortexM0_SoC|AHBlite_Interconnect:Interconncet|AHBlite_SlaveMUX:SlaveMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_Block_RAM AHBlite_Block_RAM:RAMCODE_Interface " "Elaborating entity \"AHBlite_Block_RAM\" for hierarchy \"AHBlite_Block_RAM:RAMCODE_Interface\"" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_Interface" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_en AHBlite_Block_RAM.v(32) " "Verilog HDL or VHDL warning at AHBlite_Block_RAM.v(32): object \"read_en\" assigned a value but never read" {  } { { "rtl/AHBlite_Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Block_RAM.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677478169172 "|CortexM0_SoC|AHBlite_Block_RAM:RAMCODE_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHBlite_GPIO AHBlite_GPIO:GPIO_Interface " "Elaborating entity \"AHBlite_GPIO\" for hierarchy \"AHBlite_GPIO:GPIO_Interface\"" {  } { { "rtl/CortexM0_SoC.v" "GPIO_Interface" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_RAM Block_RAM:RAM_CODE " "Elaborating entity \"Block_RAM\" for hierarchy \"Block_RAM:RAM_CODE\"" {  } { { "rtl/CortexM0_SoC.v" "RAM_CODE" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478169189 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 4095 Block_RAM.v(15) " "Verilog HDL warning at Block_RAM.v(15): number of words (20) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1677478169978 "|CortexM0_SoC|Block_RAM:RAM_CODE"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Block_RAM.v(14) " "Verilog HDL warning at Block_RAM.v(14): initial value for variable mem should be constant" {  } { { "rtl/Block_RAM.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1677478169978 "|CortexM0_SoC|Block_RAM:RAM_CODE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478170036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478170036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1 " "Instantiated megafunction \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478170036 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677478170036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3h1 " "Found entity 1: altsyncram_c3h1" {  } { { "db/altsyncram_c3h1.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/altsyncram_c3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478170099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478170099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3h1 Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\|altsyncram_c3h1:auto_generated " "Elaborating entity \"altsyncram_c3h1\" for hierarchy \"Block_RAM:RAM_CODE\|altsyncram:mem\[0\]\[31\]__1\|altsyncram_c3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478170099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:GPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:GPIO\"" {  } { { "rtl/CortexM0_SoC.v" "GPIO" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478170640 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478178329 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[13\] " "Net \"RAMCODE_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[12\] " "Net \"RAMCODE_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[13\] " "Net \"RAMCODE_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[12\] " "Net \"RAMCODE_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178329 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478178329 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[13\] " "Net \"RAMCODE_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[12\] " "Net \"RAMCODE_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[13\] " "Net \"RAMCODE_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[12\] " "Net \"RAMCODE_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478178345 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[13\] " "Net \"RAMCODE_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_WADDR\[12\] " "Net \"RAMCODE_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 312 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[13\] " "Net \"RAMCODE_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMCODE_RADDR\[12\] " "Net \"RAMCODE_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMCODE_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 313 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[13\] " "Net \"RAMDATA_WADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_WADDR\[12\] " "Net \"RAMDATA_WADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_WADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 345 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[13\] " "Net \"RAMDATA_RADDR\[13\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[13\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAMDATA_RADDR\[12\] " "Net \"RAMDATA_RADDR\[12\]\" is missing source, defaulting to GND" {  } { { "rtl/CortexM0_SoC.v" "RAMDATA_RADDR\[12\]" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677478178360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677478178360 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cortexm0ds_logic:u_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cortexm0ds_logic:u_logic\|Mult0\"" {  } { { "rtl/cortexm0ds_logic.v" "Mult0" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1677478192046 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677478192046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\"" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478192077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677478192077 ""}  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677478192077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677478192140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478192140 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } } { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677478192218 "|CortexM0_SoC|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"cortexm0ds_logic:u_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 3158 -1 0 } } { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 138 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677478192218 "|CortexM0_SoC|cortexm0ds_logic:u_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1677478192218 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1677478192218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677478192580 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1677478192626 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1677478192626 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17350 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17338 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1590 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17368 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1608 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17605 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18607 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17259 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17729 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17955 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17961 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1594 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18549 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17793 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17846 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18699 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18632 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18690 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1601 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17876 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18655 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18724 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18561 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17611 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1645 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18060 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18669 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17213 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18662 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18683 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18676 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17442 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17655 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17417 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1589 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18555 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18447 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18453 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18459 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18465 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18085 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19901 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18471 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18477 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18483 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18489 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18495 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18501 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19782 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18507 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18513 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18519 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19734 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19926 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 19741 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18525 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17716 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18531 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18537 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18543 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1690 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17475 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 17238 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1625 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18645 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 18718 -1 0 } } { "rtl/cortexm0ds_logic.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v" 1622 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1677478192689 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1677478192689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677478197729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677478205161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677478205786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677478205786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6440 " "Implemented 6440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677478206187 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677478206187 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1677478206187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6358 " "Implemented 6358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677478206187 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677478206187 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677478206187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677478206187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677478206203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:10:06 2023 " "Processing ended: Mon Feb 27 14:10:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677478206203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677478206203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677478206203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677478206203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677478207574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677478207589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:10:07 2023 " "Processing started: Mon Feb 27 14:10:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677478207589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677478207589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test1 -c test1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677478207589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1677478207668 ""}
{ "Info" "0" "" "Project  = test1" {  } {  } 0 0 "Project  = test1" 0 0 "Fitter" 0 0 1677478207668 ""}
{ "Info" "0" "" "Revision = test1" {  } {  } 0 0 "Revision = test1" 0 0 "Fitter" 0 0 1677478207668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677478207811 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1677478207811 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"test1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677478207872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677478207940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677478207940 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677478208106 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677478208304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677478208304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677478208304 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677478208304 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677478208318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677478208318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677478208318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677478208318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677478208318 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677478208318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677478208334 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1677478208446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 12 " "No exact pin location assignment(s) for 8 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1677478208830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test1.sdc " "Synopsys Design Constraints File file not found: 'test1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677478209706 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677478209706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677478209765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677478209765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677478209765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677478210471 ""}  } { { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677478210471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node RSTn~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677478210471 ""}  } { { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 11239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677478210471 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuresetn  " "Automatically promoted node cpuresetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677478210471 ""}  } { { "rtl/CortexM0_SoC.v" "" { Text "D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677478210471 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677478211248 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677478211248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677478211248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677478211258 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677478211274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677478211279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677478211608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677478211608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677478211608 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 0 8 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1677478211622 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1677478211622 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677478211622 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 11 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 25 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677478211622 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1677478211622 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677478211622 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677478211779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677478211779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677478212722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677478214253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677478214310 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677478226014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677478226014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677478227171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/ciciec2023/projects/test1/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677478232735 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677478232735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677478249766 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677478249766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677478249766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.48 " "Total time spent on timing analysis during the Fitter is 6.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677478250049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677478250095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677478250990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677478250990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677478252168 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677478253376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ciciec2023/projects/test1/quartus/output_files/test1.fit.smsg " "Generated suppressed messages file D:/ciciec2023/projects/test1/quartus/output_files/test1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677478254136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5662 " "Peak virtual memory: 5662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677478255587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:10:55 2023 " "Processing ended: Mon Feb 27 14:10:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677478255587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677478255587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677478255587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677478255587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677478256723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677478256723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:10:56 2023 " "Processing started: Mon Feb 27 14:10:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677478256723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677478256723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test1 -c test1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677478256723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677478257084 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677478257586 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677478257619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677478257790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:10:57 2023 " "Processing ended: Mon Feb 27 14:10:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677478257790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677478257790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677478257790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677478257790 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677478258426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677478259022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677478259034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:10:58 2023 " "Processing started: Mon Feb 27 14:10:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677478259034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test1 -c test1 " "Command: quartus_sta test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1677478259128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259411 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259458 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test1.sdc " "Synopsys Design Constraints File file not found: 'test1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259976 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677478259992 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWCLK SWCLK " "create_clock -period 1.000 -name SWCLK SWCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677478259992 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478259992 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260024 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1677478260024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1677478260039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1677478260677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.727 " "Worst-case setup slack is -20.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.727          -18566.344 clk  " "  -20.727          -18566.344 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.859            -407.572 SWCLK  " "   -4.859            -407.572 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.351 " "Worst-case hold slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 SWCLK  " "    0.351               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 clk  " "    0.430               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.556 " "Worst-case recovery slack is -2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556            -549.120 clk  " "   -2.556            -549.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050             -20.855 SWCLK  " "   -1.050             -20.855 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 SWCLK  " "    0.693               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928               0.000 clk  " "    1.928               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2272.965 clk  " "   -3.201           -2272.965 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -162.109 SWCLK  " "   -3.000            -162.109 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478260739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260739 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677478260981 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478260981 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1677478260981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478261038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262746 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1677478262824 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.315 " "Worst-case setup slack is -19.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.315          -17370.003 clk  " "  -19.315          -17370.003 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548            -378.440 SWCLK  " "   -4.548            -378.440 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 SWCLK  " "    0.165               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk  " "    0.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.228 " "Worst-case recovery slack is -2.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.228            -461.623 clk  " "   -2.228            -461.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914             -17.191 SWCLK  " "   -0.914             -17.191 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 SWCLK  " "    0.576               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.733               0.000 clk  " "    1.733               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -2272.965 clk  " "   -3.201           -2272.965 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -162.447 SWCLK  " "   -3.000            -162.447 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478262890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478262890 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677478263117 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263117 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1677478263133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1677478263462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.396 " "Worst-case setup slack is -8.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.396           -7274.803 clk  " "   -8.396           -7274.803 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.639            -122.325 SWCLK  " "   -1.639            -122.325 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 SWCLK  " "    0.175               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.656 " "Worst-case recovery slack is -0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656             -97.292 clk  " "   -0.656             -97.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 SWCLK  " "    0.085               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.236 " "Worst-case removal slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 SWCLK  " "    0.236               0.000 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 clk  " "    0.881               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1497.158 clk  " "   -3.000           -1497.158 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -127.126 SWCLK  " "   -3.000            -127.126 SWCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677478263541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263541 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1677478263865 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478263865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478264288 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478264288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677478264414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:11:04 2023 " "Processing ended: Mon Feb 27 14:11:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677478264414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677478264414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677478264414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478264414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1677478265543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677478265552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 14:11:05 2023 " "Processing started: Mon Feb 27 14:11:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677478265552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677478265552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test1 -c test1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677478265552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1677478266077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_8_1200mv_85c_slow.vo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_8_1200mv_85c_slow.vo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478267586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_8_1200mv_0c_slow.vo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_8_1200mv_0c_slow.vo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478268417 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_min_1200mv_0c_fast.vo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_min_1200mv_0c_fast.vo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478269217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1.vo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1.vo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478270079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_8_1200mv_85c_v_slow.sdo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_8_1200mv_85c_v_slow.sdo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478270789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_8_1200mv_0c_v_slow.sdo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_8_1200mv_0c_v_slow.sdo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478271451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_min_1200mv_0c_v_fast.sdo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_min_1200mv_0c_v_fast.sdo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478272178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test1_v.sdo D:/ciciec2023/projects/test1/quartus/simulation/modelsim/ simulation " "Generated file test1_v.sdo in folder \"D:/ciciec2023/projects/test1/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677478272873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677478272999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 14:11:12 2023 " "Processing ended: Mon Feb 27 14:11:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677478272999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677478272999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677478272999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677478272999 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677478273678 ""}
