module bitshift (
    input inpa[16], //16-bit input
    input inpb[16],
    input alufn[6],//selector signal for SHR, SHL, SRA
    input rst,  // reset
    output shift[16]
  ) {

  always {
    case(alufn[1:0]) {
      b00: //shift left       
      shift = inpa << inpb[3:0];
      b01: //shift right
      shift = inpa >> inpb[3:0];
      b11: //shift right arithmetic
      shift = inpa >>> inpb[3:0];
      default:
      shift = inpa;
      
    }
  }
}
