tst r0, r1 
mvnne r2, r3 
mvneq r2, r3 
tst r2, r0 
andeq r0, r1, #31 
mvn r2, r0 
