// Seed: 146145160
module module_0;
  tri id_1;
  assign id_1 = id_1;
  assign id_1 = 1'b0 - id_1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0
);
  assign id_0 = ~id_2;
  assign id_2 = 1;
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4 = id_3;
  wire id_5;
  tri1 id_6 = 1;
  module_0 modCall_1 ();
endmodule
