INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project3/project3/project3.srcs/sources_1/imports/new/dp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project3/project3/project3.srcs/sources_1/imports/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project3/project3/project3.srcs/sources_1/imports/new/gcd_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project3/project3/project3.srcs/sources_1/new/wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE 440/project3/project3/project3.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE 440/project3/project3/project3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
