/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module pqrst_flat(DDATAHI_0, DDATAHI_1, DDATAHI_2, DDATAHI_3, DDATAHI_4, DDATAHI_5, DDATAHI_6, DDATAHI_7, DDATAHI_8, DDATAHI_9, DDATAHI_10, DDATAHI_11, DDATAHI_12, DDATAHI_13, DDATAHI_14, DDATAHI_15, DDATAHI_16, DDATAHI_17, DDATAHI_18, DDATAHI_19, DDATAHI_20
, DDATAHI_21, DDATAHI_22, DDATAHI_23, DDATAHI_24, DDATAHI_25, DDATAHI_26, DDATAHI_27, DDATAHI_28, DDATAHI_29, DDATAHI_30, DDATAHI_31, DDATAHI_32, DDATAHI_33, DDATAHI_34, DDATAHI_35, DDATAHI_36, DDATAHI_37, DDATAHI_38, DDATAHI_39, DDATALO_0, DDATALO_1
, DDATALO_2, DDATALO_3, DDATALO_4, DDATALO_5, DDATALO_6, DDATALO_7, DDATALO_8, DDATALO_9, DDATALO_10, DDATALO_11, DDATALO_12, DDATALO_13, DDATALO_14, DDATALO_15, DDATALO_16, DDATALO_17, DDATALO_18, DDATALO_19, DDATALO_20, DDATALO_21, DDATALO_22
, DDATALO_23, DDATALO_24, DDATALO_25, DDATALO_26, DDATALO_27, DDATALO_28, DDATALO_29, DDATALO_30, DDATALO_31, DDATALO_32, DDATALO_33, DDATALO_34, DDATALO_35, DDATALO_36, DDATALO_37, DDATALO_38, DDATALO_39, CLK, RESET_D2_R_N, LO_R_0, LO_R_1
, LO_R_2, LO_R_3, LO_R_4, LO_R_5, LO_R_6, LO_R_7, LO_R_8, LO_R_9, LO_R_10, LO_R_11, LO_R_12, LO_R_13, LO_R_14, LO_R_15, LO_R_16, LO_R_17, LO_R_18, LO_R_19, LO_R_20, LO_R_21, LO_R_22
, LO_R_23, LO_R_24, LO_R_25, LO_R_26, LO_R_27, LO_R_28, LO_R_29, LO_R_30, LO_R_31, CEI_AOPandV_E_0, CEI_AOPandV_E_1, CEI_AOPandV_E_2, CEI_AOPandV_E_3, CEI_AOPandV_E_4, CEI_AOPandV_E_5, CEI_AOPandV_E_6, CEI_AOPandV_E_7, CEI_AOPandV_E_8, CEI_AOPandV_E_9, CEI_AOPandV_E_10, CEI_AOPandV_E_11
, CEI_AOPandV_E_12, CEI_AOPandV_E_13, CEI_AOPandV_E_14, CEI_AOPandV_E_15, CEI_AOPandV_E_16, CEI_AOPandV_E_17, CEI_AOPandV_E_18, CEI_AOPandV_E_19, CEI_AOPandV_E_20, CEI_AOPandV_E_21, CEI_AOPandV_E_22, CEI_AOPandV_E_23, CEI_AOPandV_E_24, CEI_AOPandV_E_25, CEI_AOPandV_E_26, CEI_AOPandV_E_27, CEI_AOPandV_E_28, CEI_AOPandV_E_29, CEI_AOPandV_E_30, CEI_AOPandV_E_31, CEI_BOPandV_E_0
, CEI_BOPandV_E_1, CEI_BOPandV_E_2, CEI_BOPandV_E_3, CEI_BOPandV_E_4, CEI_BOPandV_E_5, CEI_BOPandV_E_6, CEI_BOPandV_E_7, CEI_BOPandV_E_8, CEI_BOPandV_E_9, CEI_BOPandV_E_10, CEI_BOPandV_E_11, CEI_BOPandV_E_12, CEI_BOPandV_E_13, CEI_BOPandV_E_14, CEI_BOPandV_E_15, CEI_BOPandV_E_16, CEI_BOPandV_E_17, CEI_BOPandV_E_18, CEI_BOPandV_E_19, CEI_BOPandV_E_20, CEI_BOPandV_E_21
, CEI_BOPandV_E_22, CEI_BOPandV_E_23, CEI_BOPandV_E_24, CEI_BOPandV_E_25, CEI_BOPandV_E_26, CEI_BOPandV_E_27, CEI_BOPandV_E_28, CEI_BOPandV_E_29, CEI_BOPandV_E_30, CEI_BOPandV_E_31, DivDCycLast_P, DivDCyc0_R, DivDCyc0Go, DivDCycFirst_R, DivDCycLast_R, DivDCycZF_R_N, DivDCycFL_R_N, DIVxInProg, DivIsU_R);
  output DDATAHI_0;
  wire DDATAHI_0;
  output DDATAHI_1;
  wire DDATAHI_1;
  output DDATAHI_2;
  wire DDATAHI_2;
  output DDATAHI_3;
  wire DDATAHI_3;
  output DDATAHI_4;
  wire DDATAHI_4;
  output DDATAHI_5;
  wire DDATAHI_5;
  output DDATAHI_6;
  wire DDATAHI_6;
  output DDATAHI_7;
  wire DDATAHI_7;
  output DDATAHI_8;
  wire DDATAHI_8;
  output DDATAHI_9;
  wire DDATAHI_9;
  output DDATAHI_10;
  wire DDATAHI_10;
  output DDATAHI_11;
  wire DDATAHI_11;
  output DDATAHI_12;
  wire DDATAHI_12;
  output DDATAHI_13;
  wire DDATAHI_13;
  output DDATAHI_14;
  wire DDATAHI_14;
  output DDATAHI_15;
  wire DDATAHI_15;
  output DDATAHI_16;
  wire DDATAHI_16;
  output DDATAHI_17;
  wire DDATAHI_17;
  output DDATAHI_18;
  wire DDATAHI_18;
  output DDATAHI_19;
  wire DDATAHI_19;
  output DDATAHI_20;
  wire DDATAHI_20;
  output DDATAHI_21;
  wire DDATAHI_21;
  output DDATAHI_22;
  wire DDATAHI_22;
  output DDATAHI_23;
  wire DDATAHI_23;
  output DDATAHI_24;
  wire DDATAHI_24;
  output DDATAHI_25;
  wire DDATAHI_25;
  output DDATAHI_26;
  wire DDATAHI_26;
  output DDATAHI_27;
  wire DDATAHI_27;
  output DDATAHI_28;
  wire DDATAHI_28;
  output DDATAHI_29;
  wire DDATAHI_29;
  output DDATAHI_30;
  wire DDATAHI_30;
  output DDATAHI_31;
  wire DDATAHI_31;
  output DDATAHI_32;
  wire DDATAHI_32;
  output DDATAHI_33;
  wire DDATAHI_33;
  output DDATAHI_34;
  wire DDATAHI_34;
  output DDATAHI_35;
  wire DDATAHI_35;
  output DDATAHI_36;
  wire DDATAHI_36;
  output DDATAHI_37;
  wire DDATAHI_37;
  output DDATAHI_38;
  wire DDATAHI_38;
  output DDATAHI_39;
  wire DDATAHI_39;
  output DDATALO_0;
  wire DDATALO_0;
  output DDATALO_1;
  wire DDATALO_1;
  output DDATALO_2;
  wire DDATALO_2;
  output DDATALO_3;
  wire DDATALO_3;
  output DDATALO_4;
  wire DDATALO_4;
  output DDATALO_5;
  wire DDATALO_5;
  output DDATALO_6;
  wire DDATALO_6;
  output DDATALO_7;
  wire DDATALO_7;
  output DDATALO_8;
  wire DDATALO_8;
  output DDATALO_9;
  wire DDATALO_9;
  output DDATALO_10;
  wire DDATALO_10;
  output DDATALO_11;
  wire DDATALO_11;
  output DDATALO_12;
  wire DDATALO_12;
  output DDATALO_13;
  wire DDATALO_13;
  output DDATALO_14;
  wire DDATALO_14;
  output DDATALO_15;
  wire DDATALO_15;
  output DDATALO_16;
  wire DDATALO_16;
  output DDATALO_17;
  wire DDATALO_17;
  output DDATALO_18;
  wire DDATALO_18;
  output DDATALO_19;
  wire DDATALO_19;
  output DDATALO_20;
  wire DDATALO_20;
  output DDATALO_21;
  wire DDATALO_21;
  output DDATALO_22;
  wire DDATALO_22;
  output DDATALO_23;
  wire DDATALO_23;
  output DDATALO_24;
  wire DDATALO_24;
  output DDATALO_25;
  wire DDATALO_25;
  output DDATALO_26;
  wire DDATALO_26;
  output DDATALO_27;
  wire DDATALO_27;
  output DDATALO_28;
  wire DDATALO_28;
  output DDATALO_29;
  wire DDATALO_29;
  output DDATALO_30;
  wire DDATALO_30;
  output DDATALO_31;
  wire DDATALO_31;
  output DDATALO_32;
  wire DDATALO_32;
  output DDATALO_33;
  wire DDATALO_33;
  output DDATALO_34;
  wire DDATALO_34;
  output DDATALO_35;
  wire DDATALO_35;
  output DDATALO_36;
  wire DDATALO_36;
  output DDATALO_37;
  wire DDATALO_37;
  output DDATALO_38;
  wire DDATALO_38;
  output DDATALO_39;
  wire DDATALO_39;
  input CLK;
  wire CLK;
  input RESET_D2_R_N;
  wire RESET_D2_R_N;
  input LO_R_0;
  wire LO_R_0;
  input LO_R_1;
  wire LO_R_1;
  input LO_R_2;
  wire LO_R_2;
  input LO_R_3;
  wire LO_R_3;
  input LO_R_4;
  wire LO_R_4;
  input LO_R_5;
  wire LO_R_5;
  input LO_R_6;
  wire LO_R_6;
  input LO_R_7;
  wire LO_R_7;
  input LO_R_8;
  wire LO_R_8;
  input LO_R_9;
  wire LO_R_9;
  input LO_R_10;
  wire LO_R_10;
  input LO_R_11;
  wire LO_R_11;
  input LO_R_12;
  wire LO_R_12;
  input LO_R_13;
  wire LO_R_13;
  input LO_R_14;
  wire LO_R_14;
  input LO_R_15;
  wire LO_R_15;
  input LO_R_16;
  wire LO_R_16;
  input LO_R_17;
  wire LO_R_17;
  input LO_R_18;
  wire LO_R_18;
  input LO_R_19;
  wire LO_R_19;
  input LO_R_20;
  wire LO_R_20;
  input LO_R_21;
  wire LO_R_21;
  input LO_R_22;
  wire LO_R_22;
  input LO_R_23;
  wire LO_R_23;
  input LO_R_24;
  wire LO_R_24;
  input LO_R_25;
  wire LO_R_25;
  input LO_R_26;
  wire LO_R_26;
  input LO_R_27;
  wire LO_R_27;
  input LO_R_28;
  wire LO_R_28;
  input LO_R_29;
  wire LO_R_29;
  input LO_R_30;
  wire LO_R_30;
  input LO_R_31;
  wire LO_R_31;
  input CEI_AOPandV_E_0;
  wire CEI_AOPandV_E_0;
  input CEI_AOPandV_E_1;
  wire CEI_AOPandV_E_1;
  input CEI_AOPandV_E_2;
  wire CEI_AOPandV_E_2;
  input CEI_AOPandV_E_3;
  wire CEI_AOPandV_E_3;
  input CEI_AOPandV_E_4;
  wire CEI_AOPandV_E_4;
  input CEI_AOPandV_E_5;
  wire CEI_AOPandV_E_5;
  input CEI_AOPandV_E_6;
  wire CEI_AOPandV_E_6;
  input CEI_AOPandV_E_7;
  wire CEI_AOPandV_E_7;
  input CEI_AOPandV_E_8;
  wire CEI_AOPandV_E_8;
  input CEI_AOPandV_E_9;
  wire CEI_AOPandV_E_9;
  input CEI_AOPandV_E_10;
  wire CEI_AOPandV_E_10;
  input CEI_AOPandV_E_11;
  wire CEI_AOPandV_E_11;
  input CEI_AOPandV_E_12;
  wire CEI_AOPandV_E_12;
  input CEI_AOPandV_E_13;
  wire CEI_AOPandV_E_13;
  input CEI_AOPandV_E_14;
  wire CEI_AOPandV_E_14;
  input CEI_AOPandV_E_15;
  wire CEI_AOPandV_E_15;
  input CEI_AOPandV_E_16;
  wire CEI_AOPandV_E_16;
  input CEI_AOPandV_E_17;
  wire CEI_AOPandV_E_17;
  input CEI_AOPandV_E_18;
  wire CEI_AOPandV_E_18;
  input CEI_AOPandV_E_19;
  wire CEI_AOPandV_E_19;
  input CEI_AOPandV_E_20;
  wire CEI_AOPandV_E_20;
  input CEI_AOPandV_E_21;
  wire CEI_AOPandV_E_21;
  input CEI_AOPandV_E_22;
  wire CEI_AOPandV_E_22;
  input CEI_AOPandV_E_23;
  wire CEI_AOPandV_E_23;
  input CEI_AOPandV_E_24;
  wire CEI_AOPandV_E_24;
  input CEI_AOPandV_E_25;
  wire CEI_AOPandV_E_25;
  input CEI_AOPandV_E_26;
  wire CEI_AOPandV_E_26;
  input CEI_AOPandV_E_27;
  wire CEI_AOPandV_E_27;
  input CEI_AOPandV_E_28;
  wire CEI_AOPandV_E_28;
  input CEI_AOPandV_E_29;
  wire CEI_AOPandV_E_29;
  input CEI_AOPandV_E_30;
  wire CEI_AOPandV_E_30;
  input CEI_AOPandV_E_31;
  wire CEI_AOPandV_E_31;
  input CEI_BOPandV_E_0;
  wire CEI_BOPandV_E_0;
  input CEI_BOPandV_E_1;
  wire CEI_BOPandV_E_1;
  input CEI_BOPandV_E_2;
  wire CEI_BOPandV_E_2;
  input CEI_BOPandV_E_3;
  wire CEI_BOPandV_E_3;
  input CEI_BOPandV_E_4;
  wire CEI_BOPandV_E_4;
  input CEI_BOPandV_E_5;
  wire CEI_BOPandV_E_5;
  input CEI_BOPandV_E_6;
  wire CEI_BOPandV_E_6;
  input CEI_BOPandV_E_7;
  wire CEI_BOPandV_E_7;
  input CEI_BOPandV_E_8;
  wire CEI_BOPandV_E_8;
  input CEI_BOPandV_E_9;
  wire CEI_BOPandV_E_9;
  input CEI_BOPandV_E_10;
  wire CEI_BOPandV_E_10;
  input CEI_BOPandV_E_11;
  wire CEI_BOPandV_E_11;
  input CEI_BOPandV_E_12;
  wire CEI_BOPandV_E_12;
  input CEI_BOPandV_E_13;
  wire CEI_BOPandV_E_13;
  input CEI_BOPandV_E_14;
  wire CEI_BOPandV_E_14;
  input CEI_BOPandV_E_15;
  wire CEI_BOPandV_E_15;
  input CEI_BOPandV_E_16;
  wire CEI_BOPandV_E_16;
  input CEI_BOPandV_E_17;
  wire CEI_BOPandV_E_17;
  input CEI_BOPandV_E_18;
  wire CEI_BOPandV_E_18;
  input CEI_BOPandV_E_19;
  wire CEI_BOPandV_E_19;
  input CEI_BOPandV_E_20;
  wire CEI_BOPandV_E_20;
  input CEI_BOPandV_E_21;
  wire CEI_BOPandV_E_21;
  input CEI_BOPandV_E_22;
  wire CEI_BOPandV_E_22;
  input CEI_BOPandV_E_23;
  wire CEI_BOPandV_E_23;
  input CEI_BOPandV_E_24;
  wire CEI_BOPandV_E_24;
  input CEI_BOPandV_E_25;
  wire CEI_BOPandV_E_25;
  input CEI_BOPandV_E_26;
  wire CEI_BOPandV_E_26;
  input CEI_BOPandV_E_27;
  wire CEI_BOPandV_E_27;
  input CEI_BOPandV_E_28;
  wire CEI_BOPandV_E_28;
  input CEI_BOPandV_E_29;
  wire CEI_BOPandV_E_29;
  input CEI_BOPandV_E_30;
  wire CEI_BOPandV_E_30;
  input CEI_BOPandV_E_31;
  wire CEI_BOPandV_E_31;
  input DivDCycLast_P;
  wire DivDCycLast_P;
  input DivDCyc0_R;
  wire DivDCyc0_R;
  input DivDCyc0Go;
  wire DivDCyc0Go;
  input DivDCycFirst_R;
  wire DivDCycFirst_R;
  input DivDCycLast_R;
  wire DivDCycLast_R;
  input DivDCycZF_R_N;
  wire DivDCycZF_R_N;
  input DivDCycFL_R_N;
  wire DivDCycFL_R_N;
  input DIVxInProg;
  wire DIVxInProg;
  input DivIsU_R;
  wire DivIsU_R;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  wire _456_;
  wire _457_;
  wire _458_;
  wire _459_;
  wire _460_;
  wire _461_;
  wire _462_;
  wire _463_;
  wire _464_;
  wire _465_;
  wire _466_;
  wire _467_;
  wire _468_;
  wire _469_;
  wire _470_;
  wire _471_;
  wire _472_;
  wire _473_;
  wire _474_;
  wire _475_;
  wire _476_;
  wire _477_;
  wire _478_;
  wire _479_;
  wire _480_;
  wire _481_;
  wire _482_;
  wire _483_;
  wire _484_;
  wire _485_;
  wire _486_;
  wire _487_;
  wire _488_;
  wire _489_;
  wire _490_;
  wire _491_;
  wire _492_;
  wire _493_;
  wire _494_;
  wire _495_;
  wire _496_;
  wire _497_;
  wire _498_;
  wire _499_;
  wire _500_;
  wire _501_;
  wire _502_;
  wire _503_;
  wire _504_;
  wire _505_;
  wire _506_;
  wire _507_;
  wire _508_;
  wire _509_;
  wire _510_;
  wire _511_;
  wire _512_;
  wire _513_;
  wire _514_;
  wire _515_;
  wire _516_;
  wire _517_;
  wire _518_;
  wire _519_;
  wire _520_;
  wire _521_;
  wire _522_;
  wire _523_;
  wire _524_;
  wire _525_;
  wire _526_;
  wire _527_;
  wire _528_;
  wire _529_;
  wire _530_;
  wire _531_;
  wire _532_;
  wire _533_;
  wire _534_;
  wire _535_;
  wire _536_;
  wire _537_;
  wire _538_;
  wire _539_;
  wire _540_;
  wire _541_;
  wire _542_;
  wire _543_;
  wire _544_;
  wire _545_;
  wire _546_;
  wire _547_;
  wire _548_;
  wire _549_;
  wire _550_;
  wire _551_;
  wire _552_;
  wire _553_;
  wire _554_;
  wire _555_;
  wire _556_;
  wire _557_;
  wire _558_;
  wire _559_;
  wire _560_;
  wire _561_;
  wire _562_;
  wire _563_;
  wire _564_;
  wire _565_;
  wire _566_;
  wire _567_;
  wire _568_;
  wire _569_;
  wire _570_;
  wire _571_;
  wire _572_;
  wire _573_;
  wire _574_;
  wire _575_;
  wire _576_;
  wire _577_;
  wire _578_;
  wire _579_;
  wire _580_;
  wire _581_;
  wire _582_;
  wire _583_;
  wire _584_;
  wire _585_;
  wire _586_;
  wire _587_;
  wire _588_;
  wire _589_;
  wire _590_;
  wire _591_;
  wire _592_;
  wire _593_;
  wire _594_;
  wire _595_;
  wire _596_;
  wire _597_;
  wire _598_;
  wire _599_;
  wire _600_;
  wire _601_;
  wire _602_;
  wire _603_;
  wire _604_;
  wire _605_;
  wire _606_;
  wire _607_;
  wire _608_;
  wire _609_;
  wire _610_;
  wire _611_;
  wire _612_;
  wire _613_;
  wire _614_;
  wire _615_;
  wire _616_;
  wire _617_;
  wire _618_;
  wire _619_;
  wire _620_;
  wire _621_;
  wire _622_;
  wire _623_;
  wire _624_;
  wire _625_;
  wire _626_;
  wire _627_;
  wire _628_;
  wire _629_;
  wire _630_;
  wire _631_;
  wire _632_;
  wire _633_;
  wire _634_;
  wire _635_;
  wire _636_;
  wire _637_;
  wire _638_;
  wire _639_;
  wire _640_;
  wire _641_;
  wire _642_;
  wire _643_;
  wire _644_;
  wire _645_;
  wire _646_;
  wire _647_;
  wire _648_;
  wire _649_;
  wire _650_;
  wire _651_;
  wire _652_;
  wire _653_;
  wire _654_;
  wire _655_;
  wire _656_;
  wire _657_;
  wire _658_;
  wire _659_;
  wire _660_;
  wire _661_;
  wire _662_;
  wire _663_;
  wire _664_;
  wire _665_;
  wire _666_;
  wire _667_;
  wire _668_;
  wire _669_;
  wire _670_;
  wire _671_;
  wire _672_;
  wire _673_;
  wire _674_;
  wire _675_;
  wire _676_;
  wire _677_;
  wire _678_;
  wire _679_;
  wire _680_;
  wire _681_;
  wire _682_;
  wire _683_;
  wire _684_;
  wire _685_;
  wire _686_;
  wire _687_;
  wire _688_;
  wire _689_;
  wire _690_;
  wire _691_;
  wire _692_;
  wire _693_;
  wire _694_;
  wire _695_;
  wire _696_;
  wire _697_;
  wire _698_;
  wire _699_;
  wire _700_;
  wire _701_;
  wire CI1;
  wire DENDDVSRHold;
  wire DENDNEG;
  wire DENDNEG_P;
  reg DENDNEG_R;
  wire DEND_NEG_0;
  wire DEND_NEG_1;
  wire DEND_NEG_10;
  wire DEND_NEG_11;
  wire DEND_NEG_12;
  wire DEND_NEG_13;
  wire DEND_NEG_14;
  wire DEND_NEG_15;
  wire DEND_NEG_16;
  wire DEND_NEG_17;
  wire DEND_NEG_18;
  wire DEND_NEG_19;
  wire DEND_NEG_2;
  wire DEND_NEG_20;
  wire DEND_NEG_21;
  wire DEND_NEG_22;
  wire DEND_NEG_23;
  wire DEND_NEG_24;
  wire DEND_NEG_25;
  wire DEND_NEG_26;
  wire DEND_NEG_27;
  wire DEND_NEG_28;
  wire DEND_NEG_29;
  wire DEND_NEG_3;
  wire DEND_NEG_30;
  wire DEND_NEG_31;
  wire DEND_NEG_4;
  wire DEND_NEG_5;
  wire DEND_NEG_6;
  wire DEND_NEG_7;
  wire DEND_NEG_8;
  wire DEND_NEG_9;
  wire DEND_P_0;
  wire DEND_P_1;
  wire DEND_P_10;
  wire DEND_P_11;
  wire DEND_P_12;
  wire DEND_P_13;
  wire DEND_P_14;
  wire DEND_P_15;
  wire DEND_P_16;
  wire DEND_P_17;
  wire DEND_P_18;
  wire DEND_P_19;
  wire DEND_P_2;
  wire DEND_P_20;
  wire DEND_P_21;
  wire DEND_P_22;
  wire DEND_P_23;
  wire DEND_P_24;
  wire DEND_P_25;
  wire DEND_P_26;
  wire DEND_P_27;
  wire DEND_P_28;
  wire DEND_P_29;
  wire DEND_P_3;
  wire DEND_P_30;
  wire DEND_P_31;
  wire DEND_P_4;
  wire DEND_P_5;
  wire DEND_P_6;
  wire DEND_P_7;
  wire DEND_P_8;
  wire DEND_P_9;
  wire DEND_R_0;
  wire DEND_R_1;
  wire DEND_R_10;
  wire DEND_R_11;
  wire DEND_R_12;
  wire DEND_R_13;
  wire DEND_R_14;
  wire DEND_R_15;
  wire DEND_R_16;
  wire DEND_R_17;
  wire DEND_R_18;
  wire DEND_R_19;
  wire DEND_R_2;
  wire DEND_R_20;
  wire DEND_R_21;
  wire DEND_R_22;
  wire DEND_R_23;
  wire DEND_R_24;
  wire DEND_R_25;
  wire DEND_R_26;
  wire DEND_R_27;
  wire DEND_R_28;
  wire DEND_R_29;
  wire DEND_R_3;
  wire DEND_R_30;
  wire DEND_R_31;
  wire DEND_R_4;
  wire DEND_R_5;
  wire DEND_R_6;
  wire DEND_R_7;
  wire DEND_R_8;
  wire DEND_R_9;
  wire DEND_ZF_0;
  wire DEND_ZF_1;
  wire DEND_ZF_10;
  wire DEND_ZF_11;
  wire DEND_ZF_12;
  wire DEND_ZF_13;
  wire DEND_ZF_14;
  wire DEND_ZF_15;
  wire DEND_ZF_16;
  wire DEND_ZF_17;
  wire DEND_ZF_18;
  wire DEND_ZF_19;
  wire DEND_ZF_2;
  wire DEND_ZF_20;
  wire DEND_ZF_21;
  wire DEND_ZF_22;
  wire DEND_ZF_23;
  wire DEND_ZF_24;
  wire DEND_ZF_25;
  wire DEND_ZF_26;
  wire DEND_ZF_27;
  wire DEND_ZF_28;
  wire DEND_ZF_29;
  wire DEND_ZF_3;
  wire DEND_ZF_30;
  wire DEND_ZF_31;
  wire DEND_ZF_4;
  wire DEND_ZF_5;
  wire DEND_ZF_6;
  wire DEND_ZF_7;
  wire DEND_ZF_8;
  wire DEND_ZF_9;
  wire DPRM_0;
  wire DPRM_1;
  wire DPRM_10;
  wire DPRM_11;
  wire DPRM_12;
  wire DPRM_13;
  wire DPRM_14;
  wire DPRM_15;
  wire DPRM_16;
  wire DPRM_17;
  wire DPRM_18;
  wire DPRM_19;
  wire DPRM_2;
  wire DPRM_20;
  wire DPRM_21;
  wire DPRM_22;
  wire DPRM_23;
  wire DPRM_24;
  wire DPRM_25;
  wire DPRM_26;
  wire DPRM_27;
  wire DPRM_28;
  wire DPRM_29;
  wire DPRM_3;
  wire DPRM_30;
  wire DPRM_31;
  wire DPRM_4;
  wire DPRM_5;
  wire DPRM_6;
  wire DPRM_7;
  wire DPRM_8;
  wire DPRM_9;
  wire DVSREXT_P;
  wire DVSRNEG;
  wire DVSR_P_0;
  wire DVSR_P_1;
  wire DVSR_P_10;
  wire DVSR_P_11;
  wire DVSR_P_12;
  wire DVSR_P_13;
  wire DVSR_P_14;
  wire DVSR_P_15;
  wire DVSR_P_16;
  wire DVSR_P_17;
  wire DVSR_P_18;
  wire DVSR_P_19;
  wire DVSR_P_2;
  wire DVSR_P_20;
  wire DVSR_P_21;
  wire DVSR_P_22;
  wire DVSR_P_23;
  wire DVSR_P_24;
  wire DVSR_P_25;
  wire DVSR_P_26;
  wire DVSR_P_27;
  wire DVSR_P_28;
  wire DVSR_P_29;
  wire DVSR_P_3;
  wire DVSR_P_30;
  wire DVSR_P_31;
  wire DVSR_P_4;
  wire DVSR_P_5;
  wire DVSR_P_6;
  wire DVSR_P_7;
  wire DVSR_P_8;
  wire DVSR_P_9;
  wire DVSR_R_0;
  wire DVSR_R_1;
  wire DVSR_R_10;
  wire DVSR_R_11;
  wire DVSR_R_12;
  wire DVSR_R_13;
  wire DVSR_R_14;
  wire DVSR_R_15;
  wire DVSR_R_16;
  wire DVSR_R_17;
  wire DVSR_R_18;
  wire DVSR_R_19;
  wire DVSR_R_2;
  wire DVSR_R_20;
  wire DVSR_R_21;
  wire DVSR_R_22;
  wire DVSR_R_23;
  wire DVSR_R_24;
  wire DVSR_R_25;
  wire DVSR_R_26;
  wire DVSR_R_27;
  wire DVSR_R_28;
  wire DVSR_R_29;
  wire DVSR_R_3;
  wire DVSR_R_30;
  wire DVSR_R_31;
  wire DVSR_R_32;
  wire DVSR_R_33;
  wire DVSR_R_4;
  wire DVSR_R_5;
  wire DVSR_R_6;
  wire DVSR_R_7;
  wire DVSR_R_8;
  wire DVSR_R_9;
  wire FDSUBA2_0;
  wire FDSUBA2_1;
  wire FDSUBA2_10;
  wire FDSUBA2_11;
  wire FDSUBA2_12;
  wire FDSUBA2_13;
  wire FDSUBA2_14;
  wire FDSUBA2_15;
  wire FDSUBA2_16;
  wire FDSUBA2_17;
  wire FDSUBA2_18;
  wire FDSUBA2_19;
  wire FDSUBA2_20;
  wire FDSUBA2_21;
  wire FDSUBA2_22;
  wire FDSUBA2_23;
  wire FDSUBA2_24;
  wire FDSUBA2_25;
  wire FDSUBA2_26;
  wire FDSUBA2_27;
  wire FDSUBA2_28;
  wire FDSUBA2_29;
  wire FDSUBA2_2_0;
  wire FDSUBA2_2_1;
  wire FDSUBA2_2_10;
  wire FDSUBA2_2_11;
  wire FDSUBA2_2_12;
  wire FDSUBA2_2_13;
  wire FDSUBA2_2_14;
  wire FDSUBA2_2_15;
  wire FDSUBA2_2_16;
  wire FDSUBA2_2_17;
  wire FDSUBA2_2_18;
  wire FDSUBA2_2_19;
  wire FDSUBA2_2_1_1;
  wire FDSUBA2_2_2;
  wire FDSUBA2_2_20;
  wire FDSUBA2_2_21;
  wire FDSUBA2_2_22;
  wire FDSUBA2_2_23;
  wire FDSUBA2_2_24;
  wire FDSUBA2_2_25;
  wire FDSUBA2_2_26;
  wire FDSUBA2_2_27;
  wire FDSUBA2_2_28;
  wire FDSUBA2_2_29;
  wire FDSUBA2_2_3;
  wire FDSUBA2_2_30;
  wire FDSUBA2_2_31;
  wire FDSUBA2_2_32;
  wire FDSUBA2_2_33;
  wire FDSUBA2_2_4;
  wire FDSUBA2_2_5;
  wire FDSUBA2_2_6;
  wire FDSUBA2_2_7;
  wire FDSUBA2_2_8;
  wire FDSUBA2_2_9;
  wire FDSUBA2_3;
  wire FDSUBA2_30;
  wire FDSUBA2_31;
  wire FDSUBA2_32;
  wire FDSUBA2_33;
  wire FDSUBA2_4;
  wire FDSUBA2_5;
  wire FDSUBA2_6;
  wire FDSUBA2_7;
  wire FDSUBA2_8;
  wire FDSUBA2_9;
  wire FNewQuot10_0;
  wire FNewQuot10_1;
  wire FQbit10_0;
  wire FQbit10_1;
  wire IncLo_P;
  reg IncLo_R;
  wire InvQuot;
  wire Lo_inc_0;
  wire Lo_inc_1;
  wire Lo_inc_10;
  wire Lo_inc_11;
  wire Lo_inc_12;
  wire Lo_inc_13;
  wire Lo_inc_14;
  wire Lo_inc_15;
  wire Lo_inc_16;
  wire Lo_inc_17;
  wire Lo_inc_18;
  wire Lo_inc_19;
  wire Lo_inc_2;
  wire Lo_inc_20;
  wire Lo_inc_21;
  wire Lo_inc_22;
  wire Lo_inc_23;
  wire Lo_inc_24;
  wire Lo_inc_25;
  wire Lo_inc_26;
  wire Lo_inc_27;
  wire Lo_inc_28;
  wire Lo_inc_29;
  wire Lo_inc_3;
  wire Lo_inc_30;
  wire Lo_inc_31;
  wire Lo_inc_4;
  wire Lo_inc_5;
  wire Lo_inc_6;
  wire Lo_inc_7;
  wire Lo_inc_8;
  wire Lo_inc_9;
  wire NEWDPRM_R_0;
  wire NEWDPRM_R_1;
  wire Neg1;
  wire Neg2;
  wire Neg3;
  wire Res_1_0;
  wire Res_1_1;
  wire Res_1_10;
  wire Res_1_11;
  wire Res_1_12;
  wire Res_1_13;
  wire Res_1_14;
  wire Res_1_15;
  wire Res_1_15C;
  wire Res_1_16;
  wire Res_1_17;
  wire Res_1_18;
  wire Res_1_19;
  wire Res_1_2;
  wire Res_1_20;
  wire Res_1_21;
  wire Res_1_22;
  wire Res_1_23;
  wire Res_1_24;
  wire Res_1_25;
  wire Res_1_26;
  wire Res_1_27;
  wire Res_1_28;
  wire Res_1_29;
  wire Res_1_3;
  wire Res_1_30;
  wire Res_1_31;
  wire Res_1_32;
  wire Res_1_33;
  wire Res_1_3316IfCry_0;
  wire Res_1_3316IfCry_1;
  wire Res_1_3316IfCry_10;
  wire Res_1_3316IfCry_11;
  wire Res_1_3316IfCry_12;
  wire Res_1_3316IfCry_13;
  wire Res_1_3316IfCry_14;
  wire Res_1_3316IfCry_15;
  wire Res_1_3316IfCry_16;
  wire Res_1_3316IfCry_17;
  wire Res_1_3316IfCry_2;
  wire Res_1_3316IfCry_3;
  wire Res_1_3316IfCry_4;
  wire Res_1_3316IfCry_5;
  wire Res_1_3316IfCry_6;
  wire Res_1_3316IfCry_7;
  wire Res_1_3316IfCry_8;
  wire Res_1_3316IfCry_9;
  wire Res_1_3316IfNot_0;
  wire Res_1_3316IfNot_1;
  wire Res_1_3316IfNot_10;
  wire Res_1_3316IfNot_11;
  wire Res_1_3316IfNot_12;
  wire Res_1_3316IfNot_13;
  wire Res_1_3316IfNot_14;
  wire Res_1_3316IfNot_15;
  wire Res_1_3316IfNot_16;
  wire Res_1_3316IfNot_17;
  wire Res_1_3316IfNot_2;
  wire Res_1_3316IfNot_3;
  wire Res_1_3316IfNot_4;
  wire Res_1_3316IfNot_5;
  wire Res_1_3316IfNot_6;
  wire Res_1_3316IfNot_7;
  wire Res_1_3316IfNot_8;
  wire Res_1_3316IfNot_9;
  wire Res_1_4;
  wire Res_1_5;
  wire Res_1_6;
  wire Res_1_7;
  wire Res_1_8;
  wire Res_1_9;
  wire Res_2_0;
  wire Res_2_1;
  wire Res_2_10;
  wire Res_2_11;
  wire Res_2_12;
  wire Res_2_13;
  wire Res_2_14;
  wire Res_2_15;
  wire Res_2_15C;
  wire Res_2_16;
  wire Res_2_17;
  wire Res_2_18;
  wire Res_2_19;
  wire Res_2_2;
  wire Res_2_20;
  wire Res_2_21;
  wire Res_2_22;
  wire Res_2_23;
  wire Res_2_24;
  wire Res_2_25;
  wire Res_2_26;
  wire Res_2_27;
  wire Res_2_28;
  wire Res_2_29;
  wire Res_2_3;
  wire Res_2_30;
  wire Res_2_31;
  wire Res_2_32;
  wire Res_2_33;
  wire Res_2_3316IfCry_0;
  wire Res_2_3316IfCry_1;
  wire Res_2_3316IfCry_10;
  wire Res_2_3316IfCry_11;
  wire Res_2_3316IfCry_12;
  wire Res_2_3316IfCry_13;
  wire Res_2_3316IfCry_14;
  wire Res_2_3316IfCry_15;
  wire Res_2_3316IfCry_16;
  wire Res_2_3316IfCry_17;
  wire Res_2_3316IfCry_2;
  wire Res_2_3316IfCry_3;
  wire Res_2_3316IfCry_4;
  wire Res_2_3316IfCry_5;
  wire Res_2_3316IfCry_6;
  wire Res_2_3316IfCry_7;
  wire Res_2_3316IfCry_8;
  wire Res_2_3316IfCry_9;
  wire Res_2_3316IfNot_0;
  wire Res_2_3316IfNot_1;
  wire Res_2_3316IfNot_10;
  wire Res_2_3316IfNot_11;
  wire Res_2_3316IfNot_12;
  wire Res_2_3316IfNot_13;
  wire Res_2_3316IfNot_14;
  wire Res_2_3316IfNot_15;
  wire Res_2_3316IfNot_16;
  wire Res_2_3316IfNot_17;
  wire Res_2_3316IfNot_2;
  wire Res_2_3316IfNot_3;
  wire Res_2_3316IfNot_4;
  wire Res_2_3316IfNot_5;
  wire Res_2_3316IfNot_6;
  wire Res_2_3316IfNot_7;
  wire Res_2_3316IfNot_8;
  wire Res_2_3316IfNot_9;
  wire Res_2_4;
  wire Res_2_5;
  wire Res_2_6;
  wire Res_2_7;
  wire Res_2_8;
  wire Res_2_9;
  wire Res_3_0;
  wire Res_3_1;
  wire Res_3_10;
  wire Res_3_11;
  wire Res_3_12;
  wire Res_3_13;
  wire Res_3_14;
  wire Res_3_15;
  wire Res_3_16;
  wire Res_3_17;
  wire Res_3_18;
  wire Res_3_19;
  wire Res_3_2;
  wire Res_3_20;
  wire Res_3_21;
  wire Res_3_22;
  wire Res_3_23;
  wire Res_3_24;
  wire Res_3_25;
  wire Res_3_26;
  wire Res_3_27;
  wire Res_3_28;
  wire Res_3_29;
  wire Res_3_3;
  wire Res_3_30;
  wire Res_3_31;
  wire Res_3_32;
  wire Res_3_33;
  wire Res_3_3317IfC_17;
  wire Res_3_3317IfC_18;
  wire Res_3_3317IfC_19;
  wire Res_3_3317IfC_20;
  wire Res_3_3317IfC_21;
  wire Res_3_3317IfC_22;
  wire Res_3_3317IfC_23;
  wire Res_3_3317IfC_24;
  wire Res_3_3317IfC_25;
  wire Res_3_3317IfC_26;
  wire Res_3_3317IfC_27;
  wire Res_3_3317IfC_28;
  wire Res_3_3317IfC_29;
  wire Res_3_3317IfC_30;
  wire Res_3_3317IfC_31;
  wire Res_3_3317IfC_32;
  wire Res_3_3317IfC_33;
  wire Res_3_3317IfNoC_17;
  wire Res_3_3317IfNoC_18;
  wire Res_3_3317IfNoC_19;
  wire Res_3_3317IfNoC_20;
  wire Res_3_3317IfNoC_21;
  wire Res_3_3317IfNoC_22;
  wire Res_3_3317IfNoC_23;
  wire Res_3_3317IfNoC_24;
  wire Res_3_3317IfNoC_25;
  wire Res_3_3317IfNoC_26;
  wire Res_3_3317IfNoC_27;
  wire Res_3_3317IfNoC_28;
  wire Res_3_3317IfNoC_29;
  wire Res_3_3317IfNoC_30;
  wire Res_3_3317IfNoC_31;
  wire Res_3_3317IfNoC_32;
  wire Res_3_3317IfNoC_33;
  wire Res_3_3317_17;
  wire Res_3_3317_18;
  wire Res_3_3317_19;
  wire Res_3_3317_20;
  wire Res_3_3317_21;
  wire Res_3_3317_22;
  wire Res_3_3317_23;
  wire Res_3_3317_24;
  wire Res_3_3317_25;
  wire Res_3_3317_26;
  wire Res_3_3317_27;
  wire Res_3_3317_28;
  wire Res_3_3317_29;
  wire Res_3_3317_30;
  wire Res_3_3317_31;
  wire Res_3_3317_32;
  wire Res_3_3317_33;
  wire Res_3_4;
  wire Res_3_5;
  wire Res_3_6;
  wire Res_3_7;
  wire Res_3_8;
  wire Res_3_9;
  wire Res_3_carry;
  wire SubCarry_3_0;
  wire SubCarry_3_1;
  wire SubCarry_3_10;
  wire SubCarry_3_11;
  wire SubCarry_3_12;
  wire SubCarry_3_13;
  wire SubCarry_3_14;
  wire SubCarry_3_15;
  wire SubCarry_3_16;
  wire SubCarry_3_17;
  wire SubCarry_3_18;
  wire SubCarry_3_19;
  wire SubCarry_3_2;
  wire SubCarry_3_20;
  wire SubCarry_3_21;
  wire SubCarry_3_22;
  wire SubCarry_3_23;
  wire SubCarry_3_24;
  wire SubCarry_3_25;
  wire SubCarry_3_26;
  wire SubCarry_3_27;
  wire SubCarry_3_28;
  wire SubCarry_3_29;
  wire SubCarry_3_3;
  wire SubCarry_3_30;
  wire SubCarry_3_31;
  wire SubCarry_3_32;
  wire SubCarry_3_33;
  wire SubCarry_3_4;
  wire SubCarry_3_5;
  wire SubCarry_3_6;
  wire SubCarry_3_7;
  wire SubCarry_3_8;
  wire SubCarry_3_9;
  wire SubSum_3_0;
  wire SubSum_3_1;
  wire SubSum_3_10;
  wire SubSum_3_11;
  wire SubSum_3_12;
  wire SubSum_3_13;
  wire SubSum_3_14;
  wire SubSum_3_15;
  wire SubSum_3_16;
  wire SubSum_3_17;
  wire SubSum_3_18;
  wire SubSum_3_19;
  wire SubSum_3_2;
  wire SubSum_3_20;
  wire SubSum_3_21;
  wire SubSum_3_22;
  wire SubSum_3_23;
  wire SubSum_3_24;
  wire SubSum_3_25;
  wire SubSum_3_26;
  wire SubSum_3_27;
  wire SubSum_3_28;
  wire SubSum_3_29;
  wire SubSum_3_3;
  wire SubSum_3_30;
  wire SubSum_3_31;
  wire SubSum_3_32;
  wire SubSum_3_33;
  wire SubSum_3_4;
  wire SubSum_3_5;
  wire SubSum_3_6;
  wire SubSum_3_7;
  wire SubSum_3_8;
  wire SubSum_3_9;
  wire UsePlus_P;
  reg UsePlus_R;
  reg UsePlus_R_C1;
  assign { DEND_NEG_31, DEND_NEG_30, DEND_NEG_29, DEND_NEG_28, DEND_NEG_27, DEND_NEG_26, DEND_NEG_25, DEND_NEG_24, DEND_NEG_23, DEND_NEG_22, DEND_NEG_21, DEND_NEG_20, DEND_NEG_19, DEND_NEG_18, DEND_NEG_17, DEND_NEG_16, DEND_NEG_15, DEND_NEG_14, DEND_NEG_13, DEND_NEG_12, DEND_NEG_11, DEND_NEG_10, DEND_NEG_9, DEND_NEG_8, DEND_NEG_7, DEND_NEG_6, DEND_NEG_5, DEND_NEG_4, DEND_NEG_3, DEND_NEG_2, DEND_NEG_1, DEND_NEG_0 } = { _442_, _441_, _439_, _438_, _437_, _436_, _435_, _434_, _433_, _432_, _431_, _430_, _428_, _427_, _426_, _425_, _424_, _423_, _422_, _421_, _420_, _419_, _448_, _447_, _446_, _445_, _444_, _443_, _440_, _429_, _418_, _417_ } + 32'd1;
  assign { _080_, _079_, _078_, _077_, _076_, _075_, _074_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _073_, _072_ } = { DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, NEWDPRM_R_1, NEWDPRM_R_0 } + { FDSUBA2_15, FDSUBA2_14, FDSUBA2_13, FDSUBA2_12, FDSUBA2_11, FDSUBA2_10, FDSUBA2_9, FDSUBA2_8, FDSUBA2_7, FDSUBA2_6, FDSUBA2_5, FDSUBA2_4, FDSUBA2_3, FDSUBA2_2_1, FDSUBA2_1, FDSUBA2_0 };
  assign { Res_1_15C, Res_1_15, Res_1_14, Res_1_13, Res_1_12, Res_1_11, Res_1_10, Res_1_9, Res_1_8, Res_1_7, Res_1_6, Res_1_5, Res_1_4, Res_1_3, Res_1_2, Res_1_1, Res_1_0 } = { _080_, _079_, _078_, _077_, _076_, _075_, _074_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _073_, _072_ } + { 16'h0000, CI1 };
  assign { Res_1_3316IfNot_17, Res_1_3316IfNot_16, Res_1_3316IfNot_15, Res_1_3316IfNot_14, Res_1_3316IfNot_13, Res_1_3316IfNot_12, Res_1_3316IfNot_11, Res_1_3316IfNot_10, Res_1_3316IfNot_9, Res_1_3316IfNot_8, Res_1_3316IfNot_7, Res_1_3316IfNot_6, Res_1_3316IfNot_5, Res_1_3316IfNot_4, Res_1_3316IfNot_3, Res_1_3316IfNot_2, Res_1_3316IfNot_1, Res_1_3316IfNot_0 } = { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14 } + { FDSUBA2_33, FDSUBA2_32, FDSUBA2_31, FDSUBA2_30, FDSUBA2_29, FDSUBA2_28, FDSUBA2_27, FDSUBA2_26, FDSUBA2_25, FDSUBA2_24, FDSUBA2_23, FDSUBA2_22, FDSUBA2_21, FDSUBA2_20, FDSUBA2_19, FDSUBA2_18, FDSUBA2_17, FDSUBA2_16 };
  assign { _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_, _090_, _089_ } = { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14 } + { FDSUBA2_33, FDSUBA2_32, FDSUBA2_31, FDSUBA2_30, FDSUBA2_29, FDSUBA2_28, FDSUBA2_27, FDSUBA2_26, FDSUBA2_25, FDSUBA2_24, FDSUBA2_23, FDSUBA2_22, FDSUBA2_21, FDSUBA2_20, FDSUBA2_19, FDSUBA2_18, FDSUBA2_17, FDSUBA2_16 };
  assign { Res_1_3316IfCry_17, Res_1_3316IfCry_16, Res_1_3316IfCry_15, Res_1_3316IfCry_14, Res_1_3316IfCry_13, Res_1_3316IfCry_12, Res_1_3316IfCry_11, Res_1_3316IfCry_10, Res_1_3316IfCry_9, Res_1_3316IfCry_8, Res_1_3316IfCry_7, Res_1_3316IfCry_6, Res_1_3316IfCry_5, Res_1_3316IfCry_4, Res_1_3316IfCry_3, Res_1_3316IfCry_2, Res_1_3316IfCry_1, Res_1_3316IfCry_0 } = { _098_, _097_, _096_, _095_, _094_, _093_, _092_, _091_, _106_, _105_, _104_, _103_, _102_, _101_, _100_, _099_, _090_, _089_ } + 18'h00001;
  assign { _115_, _114_, _113_, _112_, _111_, _110_, _109_, _123_, _122_, _121_, _120_, _119_, _118_, _117_, _116_, _108_, _107_ } = { DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, NEWDPRM_R_1, NEWDPRM_R_0 } + { FDSUBA2_2_15, FDSUBA2_2_14, FDSUBA2_2_13, FDSUBA2_2_12, FDSUBA2_2_11, FDSUBA2_2_10, FDSUBA2_2_9, FDSUBA2_2_8, FDSUBA2_2_7, FDSUBA2_2_6, FDSUBA2_2_5, FDSUBA2_2_4, FDSUBA2_2_3, FDSUBA2_2_2, FDSUBA2_2_1_1, FDSUBA2_2_0 };
  assign { Res_2_15C, Res_2_15, Res_2_14, Res_2_13, Res_2_12, Res_2_11, Res_2_10, Res_2_9, Res_2_8, Res_2_7, Res_2_6, Res_2_5, Res_2_4, Res_2_3, Res_2_2, Res_2_1, Res_2_0 } = { _115_, _114_, _113_, _112_, _111_, _110_, _109_, _123_, _122_, _121_, _120_, _119_, _118_, _117_, _116_, _108_, _107_ } + { 16'h0000, _551_ };
  assign { Res_2_3316IfNot_17, Res_2_3316IfNot_16, Res_2_3316IfNot_15, Res_2_3316IfNot_14, Res_2_3316IfNot_13, Res_2_3316IfNot_12, Res_2_3316IfNot_11, Res_2_3316IfNot_10, Res_2_3316IfNot_9, Res_2_3316IfNot_8, Res_2_3316IfNot_7, Res_2_3316IfNot_6, Res_2_3316IfNot_5, Res_2_3316IfNot_4, Res_2_3316IfNot_3, Res_2_3316IfNot_2, Res_2_3316IfNot_1, Res_2_3316IfNot_0 } = { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14 } + { FDSUBA2_2_33, FDSUBA2_2_32, FDSUBA2_2_31, FDSUBA2_2_30, FDSUBA2_2_29, FDSUBA2_2_28, FDSUBA2_2_27, FDSUBA2_2_26, FDSUBA2_2_25, FDSUBA2_2_24, FDSUBA2_2_23, FDSUBA2_2_22, FDSUBA2_2_21, FDSUBA2_2_20, FDSUBA2_2_19, FDSUBA2_2_18, FDSUBA2_2_17, FDSUBA2_2_16 };
  assign { _133_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _141_, _140_, _139_, _138_, _137_, _136_, _135_, _134_, _125_, _124_ } = { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14 } + { FDSUBA2_2_33, FDSUBA2_2_32, FDSUBA2_2_31, FDSUBA2_2_30, FDSUBA2_2_29, FDSUBA2_2_28, FDSUBA2_2_27, FDSUBA2_2_26, FDSUBA2_2_25, FDSUBA2_2_24, FDSUBA2_2_23, FDSUBA2_2_22, FDSUBA2_2_21, FDSUBA2_2_20, FDSUBA2_2_19, FDSUBA2_2_18, FDSUBA2_2_17, FDSUBA2_2_16 };
  assign { Res_2_3316IfCry_17, Res_2_3316IfCry_16, Res_2_3316IfCry_15, Res_2_3316IfCry_14, Res_2_3316IfCry_13, Res_2_3316IfCry_12, Res_2_3316IfCry_11, Res_2_3316IfCry_10, Res_2_3316IfCry_9, Res_2_3316IfCry_8, Res_2_3316IfCry_7, Res_2_3316IfCry_6, Res_2_3316IfCry_5, Res_2_3316IfCry_4, Res_2_3316IfCry_3, Res_2_3316IfCry_2, Res_2_3316IfCry_1, Res_2_3316IfCry_0 } = { _133_, _132_, _131_, _130_, _129_, _128_, _127_, _126_, _141_, _140_, _139_, _138_, _137_, _136_, _135_, _134_, _125_, _124_ } + 18'h00001;
  assign { _150_, _149_, _148_, _147_, _146_, _145_, _144_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _143_, _142_ } = { SubSum_3_16, SubSum_3_15, SubSum_3_14, SubSum_3_13, SubSum_3_12, SubSum_3_11, SubSum_3_10, SubSum_3_9, SubSum_3_8, SubSum_3_7, SubSum_3_6, SubSum_3_5, SubSum_3_4, SubSum_3_3, SubSum_3_2, SubSum_3_1 } + { SubCarry_3_15, SubCarry_3_14, SubCarry_3_13, SubCarry_3_12, SubCarry_3_11, SubCarry_3_10, SubCarry_3_9, SubCarry_3_8, SubCarry_3_7, SubCarry_3_6, SubCarry_3_5, SubCarry_3_4, SubCarry_3_3, SubCarry_3_2, SubCarry_3_1, SubCarry_3_0 };
  assign { Res_3_carry, Res_3_16, Res_3_15, Res_3_14, Res_3_13, Res_3_12, Res_3_11, Res_3_10, Res_3_9, Res_3_8, Res_3_7, Res_3_6, Res_3_5, Res_3_4, Res_3_3, Res_3_2, Res_3_1 } = { _150_, _149_, _148_, _147_, _146_, _145_, _144_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _143_, _142_ } + { 16'h0000, _552_ };
  assign { _167_, _166_, _165_, _164_, _163_, _162_, _161_, _175_, _174_, _173_, _172_, _171_, _170_, _169_, _168_, _160_, _159_ } = { SubSum_3_33, SubSum_3_32, SubSum_3_31, SubSum_3_30, SubSum_3_29, SubSum_3_28, SubSum_3_27, SubSum_3_26, SubSum_3_25, SubSum_3_24, SubSum_3_23, SubSum_3_22, SubSum_3_21, SubSum_3_20, SubSum_3_19, SubSum_3_18, SubSum_3_17 } + { SubCarry_3_32, SubCarry_3_31, SubCarry_3_30, SubCarry_3_29, SubCarry_3_28, SubCarry_3_27, SubCarry_3_26, SubCarry_3_25, SubCarry_3_24, SubCarry_3_23, SubCarry_3_22, SubCarry_3_21, SubCarry_3_20, SubCarry_3_19, SubCarry_3_18, SubCarry_3_17, SubCarry_3_16 };
  assign { Res_3_3317IfC_33, Res_3_3317IfC_32, Res_3_3317IfC_31, Res_3_3317IfC_30, Res_3_3317IfC_29, Res_3_3317IfC_28, Res_3_3317IfC_27, Res_3_3317IfC_26, Res_3_3317IfC_25, Res_3_3317IfC_24, Res_3_3317IfC_23, Res_3_3317IfC_22, Res_3_3317IfC_21, Res_3_3317IfC_20, Res_3_3317IfC_19, Res_3_3317IfC_18, Res_3_3317IfC_17 } = { _167_, _166_, _165_, _164_, _163_, _162_, _161_, _175_, _174_, _173_, _172_, _171_, _170_, _169_, _168_, _160_, _159_ } + 17'h00001;
  assign { Res_3_3317IfNoC_33, Res_3_3317IfNoC_32, Res_3_3317IfNoC_31, Res_3_3317IfNoC_30, Res_3_3317IfNoC_29, Res_3_3317IfNoC_28, Res_3_3317IfNoC_27, Res_3_3317IfNoC_26, Res_3_3317IfNoC_25, Res_3_3317IfNoC_24, Res_3_3317IfNoC_23, Res_3_3317IfNoC_22, Res_3_3317IfNoC_21, Res_3_3317IfNoC_20, Res_3_3317IfNoC_19, Res_3_3317IfNoC_18, Res_3_3317IfNoC_17 } = { SubSum_3_33, SubSum_3_32, SubSum_3_31, SubSum_3_30, SubSum_3_29, SubSum_3_28, SubSum_3_27, SubSum_3_26, SubSum_3_25, SubSum_3_24, SubSum_3_23, SubSum_3_22, SubSum_3_21, SubSum_3_20, SubSum_3_19, SubSum_3_18, SubSum_3_17 } + { SubCarry_3_32, SubCarry_3_31, SubCarry_3_30, SubCarry_3_29, SubCarry_3_28, SubCarry_3_27, SubCarry_3_26, SubCarry_3_25, SubCarry_3_24, SubCarry_3_23, SubCarry_3_22, SubCarry_3_21, SubCarry_3_20, SubCarry_3_19, SubCarry_3_18, SubCarry_3_17, SubCarry_3_16 };
  assign { Lo_inc_31, Lo_inc_30, Lo_inc_29, Lo_inc_28, Lo_inc_27, Lo_inc_26, Lo_inc_25, Lo_inc_24, Lo_inc_23, Lo_inc_22, Lo_inc_21, Lo_inc_20, Lo_inc_19, Lo_inc_18, Lo_inc_17, Lo_inc_16, Lo_inc_15, Lo_inc_14, Lo_inc_13, Lo_inc_12, Lo_inc_11, Lo_inc_10, Lo_inc_9, Lo_inc_8, Lo_inc_7, Lo_inc_6, Lo_inc_5, Lo_inc_4, Lo_inc_3, Lo_inc_2, Lo_inc_1, Lo_inc_0 } = { LO_R_31, LO_R_30, LO_R_29, LO_R_28, LO_R_27, LO_R_26, LO_R_25, LO_R_24, LO_R_23, LO_R_22, LO_R_21, LO_R_20, LO_R_19, LO_R_18, LO_R_17, LO_R_16, LO_R_15, LO_R_14, LO_R_13, LO_R_12, LO_R_11, LO_R_10, LO_R_9, LO_R_8, LO_R_7, LO_R_6, LO_R_5, LO_R_4, LO_R_3, LO_R_2, LO_R_1, LO_R_0 } + 32'd1;
  assign DENDDVSRHold = DIVxInProg & _415_;
  assign DVSREXT_P = _416_ & DVSR_R_31;
  assign { _203_, _202_, _201_, _200_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _209_, _208_, _207_, _206_, _205_, _204_, _199_, _188_, _177_, _176_ } = { _543_, _542_, _541_, _540_, _538_, _537_, _536_, _535_, _534_, _533_, _532_, _531_, _530_, _529_, _527_, _526_, _525_, _524_, _523_, _522_, _521_, _520_, _519_, _518_, _549_, _548_, _547_, _546_, _545_, _544_, _539_, _528_, _517_, _516_ } & { FDSUBA2_33, FDSUBA2_32, FDSUBA2_31, FDSUBA2_30, FDSUBA2_29, FDSUBA2_28, FDSUBA2_27, FDSUBA2_26, FDSUBA2_25, FDSUBA2_24, FDSUBA2_23, FDSUBA2_22, FDSUBA2_21, FDSUBA2_20, FDSUBA2_19, FDSUBA2_18, FDSUBA2_17, FDSUBA2_16, FDSUBA2_15, FDSUBA2_14, FDSUBA2_13, FDSUBA2_12, FDSUBA2_11, FDSUBA2_10, FDSUBA2_9, FDSUBA2_8, FDSUBA2_7, FDSUBA2_6, FDSUBA2_5, FDSUBA2_4, FDSUBA2_3, FDSUBA2_2_1, FDSUBA2_1, FDSUBA2_0 };
  assign { _237_, _236_, _235_, _234_, _232_, _231_, _230_, _229_, _228_, _227_, _226_, _225_, _224_, _223_, _221_, _220_, _219_, _218_, _217_, _216_, _215_, _214_, _213_, _212_, _243_, _242_, _241_, _240_, _239_, _238_, _233_, _222_, _211_, _210_ } = { _203_, _202_, _201_, _200_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _190_, _189_, _187_, _186_, _185_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _209_, _208_, _207_, _206_, _205_, _204_, _199_, _188_, _177_, _176_ } & { FDSUBA2_2_33, FDSUBA2_2_32, FDSUBA2_2_31, FDSUBA2_2_30, FDSUBA2_2_29, FDSUBA2_2_28, FDSUBA2_2_27, FDSUBA2_2_26, FDSUBA2_2_25, FDSUBA2_2_24, FDSUBA2_2_23, FDSUBA2_2_22, FDSUBA2_2_21, FDSUBA2_2_20, FDSUBA2_2_19, FDSUBA2_2_18, FDSUBA2_2_17, FDSUBA2_2_16, FDSUBA2_2_15, FDSUBA2_2_14, FDSUBA2_2_13, FDSUBA2_2_12, FDSUBA2_2_11, FDSUBA2_2_10, FDSUBA2_2_9, FDSUBA2_2_8, FDSUBA2_2_7, FDSUBA2_2_6, FDSUBA2_2_5, FDSUBA2_2_4, FDSUBA2_2_3, FDSUBA2_2_2, FDSUBA2_2_1_1, FDSUBA2_2_0 };
  assign { _271_, _270_, _269_, _268_, _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_, _258_, _257_, _255_, _254_, _253_, _252_, _251_, _250_, _249_, _248_, _247_, _246_, _277_, _276_, _275_, _274_, _273_, _272_, _267_, _256_, _245_, _244_ } = { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, NEWDPRM_R_1, NEWDPRM_R_0 } & { _583_, _582_, _581_, _580_, _578_, _577_, _576_, _575_, _574_, _573_, _572_, _571_, _570_, _569_, _567_, _566_, _565_, _564_, _563_, _562_, _561_, _560_, _559_, _558_, _589_, _588_, _587_, _586_, _585_, _584_, _579_, _568_, _557_, _556_ };
  assign { _303_, _302_, _300_, _299_, _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_, _289_, _288_, _287_, _286_, _285_, _284_, _283_, _282_, _281_, _280_, _309_, _308_, _307_, _306_, _305_, _304_, _301_, _290_, _279_, _278_ } = { DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R, DivDCycFirst_R } & { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0 };
  assign { _335_, _334_, _332_, _331_, _330_, _329_, _328_, _327_, _326_, _325_, _324_, _323_, _321_, _320_, _319_, _318_, _317_, _316_, _315_, _314_, _313_, _312_, _341_, _340_, _339_, _338_, _337_, _336_, _333_, _322_, _311_, _310_ } = { DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N, DivDCycFL_R_N } & { LO_R_29, LO_R_28, LO_R_27, LO_R_26, LO_R_25, LO_R_24, LO_R_23, LO_R_22, LO_R_21, LO_R_20, LO_R_19, LO_R_18, LO_R_17, LO_R_16, LO_R_15, LO_R_14, LO_R_13, LO_R_12, LO_R_11, LO_R_10, LO_R_9, LO_R_8, LO_R_7, LO_R_6, LO_R_5, LO_R_4, LO_R_3, LO_R_2, LO_R_1, LO_R_0, FNewQuot10_1, FNewQuot10_0 };
  assign _342_ = DivDCycLast_R & IncLo_R;
  assign { _368_, _367_, _365_, _364_, _363_, _362_, _361_, _360_, _359_, _358_, _357_, _356_, _354_, _353_, _352_, _351_, _350_, _349_, _348_, _347_, _346_, _345_, _374_, _373_, _372_, _371_, _370_, _369_, _366_, _355_, _344_, _343_ } = { _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_, _342_ } & { Lo_inc_31, Lo_inc_30, Lo_inc_29, Lo_inc_28, Lo_inc_27, Lo_inc_26, Lo_inc_25, Lo_inc_24, Lo_inc_23, Lo_inc_22, Lo_inc_21, Lo_inc_20, Lo_inc_19, Lo_inc_18, Lo_inc_17, Lo_inc_16, Lo_inc_15, Lo_inc_14, Lo_inc_13, Lo_inc_12, Lo_inc_11, Lo_inc_10, Lo_inc_9, Lo_inc_8, Lo_inc_7, Lo_inc_6, Lo_inc_5, Lo_inc_4, Lo_inc_3, Lo_inc_2, Lo_inc_1, Lo_inc_0 };
  assign _375_ = DivDCycLast_R & _553_;
  assign { _401_, _400_, _398_, _397_, _396_, _395_, _394_, _393_, _392_, _391_, _390_, _389_, _387_, _386_, _385_, _384_, _383_, _382_, _381_, _380_, _379_, _378_, _407_, _406_, _405_, _404_, _403_, _402_, _399_, _388_, _377_, _376_ } = { _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_, _375_ } & { LO_R_31, LO_R_30, LO_R_29, LO_R_28, LO_R_27, LO_R_26, LO_R_25, LO_R_24, LO_R_23, LO_R_22, LO_R_21, LO_R_20, LO_R_19, LO_R_18, LO_R_17, LO_R_16, LO_R_15, LO_R_14, LO_R_13, LO_R_12, LO_R_11, LO_R_10, LO_R_9, LO_R_8, LO_R_7, LO_R_6, LO_R_5, LO_R_4, LO_R_3, LO_R_2, LO_R_1, LO_R_0 };
  assign DENDNEG = _554_ & DEND_R_31;
  assign DVSRNEG = _555_ & DVSR_R_31;
  assign _408_ = ! { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0 };
  assign _409_ = ! { DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0 };
  assign _410_ = _408_ && _409_;
  assign _411_ = Res_1_32 && DivIsU_R;
  assign _412_ = Res_2_32 && DivIsU_R;
  assign _413_ = Res_3_3317_32 && DivIsU_R;
  assign _414_ = _667_ || _410_;
  assign Neg1 = Res_1_33 || _411_;
  assign Neg2 = Res_2_33 || _412_;
  assign Neg3 = Res_3_3317_33 || _413_;
  assign _415_ = ~ DivDCycLast_R;
  assign _416_ = ~ DivIsU_R;
  assign { _442_, _441_, _439_, _438_, _437_, _436_, _435_, _434_, _433_, _432_, _431_, _430_, _428_, _427_, _426_, _425_, _424_, _423_, _422_, _421_, _420_, _419_, _448_, _447_, _446_, _445_, _444_, _443_, _440_, _429_, _418_, _417_ } = ~ { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0 };
  assign { _476_, _475_, _474_, _473_, _471_, _470_, _469_, _468_, _467_, _466_, _465_, _464_, _463_, _462_, _460_, _459_, _458_, _457_, _456_, _455_, _454_, _453_, _452_, _451_, _482_, _481_, _480_, _479_, _478_, _477_, _472_, _461_, _450_, _449_ } = ~ { DVSR_R_33, DVSR_R_32, DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0 };
  assign { _509_, _508_, _507_, _505_, _504_, _503_, _502_, _501_, _500_, _499_, _498_, _497_, _496_, _494_, _493_, _492_, _491_, _490_, _489_, _488_, _487_, _486_, _485_, _515_, _514_, _513_, _512_, _511_, _510_, _506_, _495_, _484_, _483_ } = ~ { DVSR_R_32, DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0 };
  assign { _543_, _542_, _541_, _540_, _538_, _537_, _536_, _535_, _534_, _533_, _532_, _531_, _530_, _529_, _527_, _526_, _525_, _524_, _523_, _522_, _521_, _520_, _519_, _518_, _549_, _548_, _547_, _546_, _545_, _544_, _539_, _528_, _517_, _516_ } = ~ { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, NEWDPRM_R_1, NEWDPRM_R_0 };
  assign _550_ = ~ UsePlus_R;
  assign _551_ = ~ UsePlus_R;
  assign _552_ = ~ UsePlus_R;
  assign _553_ = ~ IncLo_R;
  assign _554_ = ~ DivIsU_R;
  assign _555_ = ~ DivIsU_R;
  assign { SubCarry_3_33, SubCarry_3_32, SubCarry_3_31, SubCarry_3_30, SubCarry_3_29, SubCarry_3_28, SubCarry_3_27, SubCarry_3_26, SubCarry_3_25, SubCarry_3_24, SubCarry_3_23, SubCarry_3_22, SubCarry_3_21, SubCarry_3_20, SubCarry_3_19, SubCarry_3_18, SubCarry_3_17, SubCarry_3_16, SubCarry_3_15, SubCarry_3_14, SubCarry_3_13, SubCarry_3_12, SubCarry_3_11, SubCarry_3_10, SubCarry_3_9, SubCarry_3_8, SubCarry_3_7, SubCarry_3_6, SubCarry_3_5, SubCarry_3_4, SubCarry_3_3, SubCarry_3_2, SubCarry_3_1, SubCarry_3_0 } = { _237_, _236_, _235_, _234_, _232_, _231_, _230_, _229_, _228_, _227_, _226_, _225_, _224_, _223_, _221_, _220_, _219_, _218_, _217_, _216_, _215_, _214_, _213_, _212_, _243_, _242_, _241_, _240_, _239_, _238_, _233_, _222_, _211_, _210_ } | { _271_, _270_, _269_, _268_, _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_, _258_, _257_, _255_, _254_, _253_, _252_, _251_, _250_, _249_, _248_, _247_, _246_, _277_, _276_, _275_, _274_, _273_, _272_, _267_, _256_, _245_, _244_ };
  assign { _583_, _582_, _581_, _580_, _578_, _577_, _576_, _575_, _574_, _573_, _572_, _571_, _570_, _569_, _567_, _566_, _565_, _564_, _563_, _562_, _561_, _560_, _559_, _558_, _589_, _588_, _587_, _586_, _585_, _584_, _579_, _568_, _557_, _556_ } = { FDSUBA2_33, FDSUBA2_32, FDSUBA2_31, FDSUBA2_30, FDSUBA2_29, FDSUBA2_28, FDSUBA2_27, FDSUBA2_26, FDSUBA2_25, FDSUBA2_24, FDSUBA2_23, FDSUBA2_22, FDSUBA2_21, FDSUBA2_20, FDSUBA2_19, FDSUBA2_18, FDSUBA2_17, FDSUBA2_16, FDSUBA2_15, FDSUBA2_14, FDSUBA2_13, FDSUBA2_12, FDSUBA2_11, FDSUBA2_10, FDSUBA2_9, FDSUBA2_8, FDSUBA2_7, FDSUBA2_6, FDSUBA2_5, FDSUBA2_4, FDSUBA2_3, FDSUBA2_2_1, FDSUBA2_1, FDSUBA2_0 } | { FDSUBA2_2_33, FDSUBA2_2_32, FDSUBA2_2_31, FDSUBA2_2_30, FDSUBA2_2_29, FDSUBA2_2_28, FDSUBA2_2_27, FDSUBA2_2_26, FDSUBA2_2_25, FDSUBA2_2_24, FDSUBA2_2_23, FDSUBA2_2_22, FDSUBA2_2_21, FDSUBA2_2_20, FDSUBA2_2_19, FDSUBA2_2_18, FDSUBA2_2_17, FDSUBA2_2_16, FDSUBA2_2_15, FDSUBA2_2_14, FDSUBA2_2_13, FDSUBA2_2_12, FDSUBA2_2_11, FDSUBA2_2_10, FDSUBA2_2_9, FDSUBA2_2_8, FDSUBA2_2_7, FDSUBA2_2_6, FDSUBA2_2_5, FDSUBA2_2_4, FDSUBA2_2_3, FDSUBA2_2_2, FDSUBA2_2_1_1, FDSUBA2_2_0 };
  assign { _615_, _614_, _612_, _611_, _610_, _609_, _608_, _607_, _606_, _605_, _604_, _603_, _601_, _600_, _599_, _598_, _597_, _596_, _595_, _594_, _593_, _592_, _621_, _620_, _619_, _618_, _617_, _616_, _613_, _602_, _591_, _590_ } = { _303_, _302_, _300_, _299_, _298_, _297_, _296_, _295_, _294_, _293_, _292_, _291_, _289_, _288_, _287_, _286_, _285_, _284_, _283_, _282_, _281_, _280_, _309_, _308_, _307_, _306_, _305_, _304_, _301_, _290_, _279_, _278_ } | { _335_, _334_, _332_, _331_, _330_, _329_, _328_, _327_, _326_, _325_, _324_, _323_, _321_, _320_, _319_, _318_, _317_, _316_, _315_, _314_, _313_, _312_, _341_, _340_, _339_, _338_, _337_, _336_, _333_, _322_, _311_, _310_ };
  assign { _647_, _646_, _644_, _643_, _642_, _641_, _640_, _639_, _638_, _637_, _636_, _635_, _633_, _632_, _631_, _630_, _629_, _628_, _627_, _626_, _625_, _624_, _653_, _652_, _651_, _650_, _649_, _648_, _645_, _634_, _623_, _622_ } = { _615_, _614_, _612_, _611_, _610_, _609_, _608_, _607_, _606_, _605_, _604_, _603_, _601_, _600_, _599_, _598_, _597_, _596_, _595_, _594_, _593_, _592_, _621_, _620_, _619_, _618_, _617_, _616_, _613_, _602_, _591_, _590_ } | { _368_, _367_, _365_, _364_, _363_, _362_, _361_, _360_, _359_, _358_, _357_, _356_, _354_, _353_, _352_, _351_, _350_, _349_, _348_, _347_, _346_, _345_, _374_, _373_, _372_, _371_, _370_, _369_, _366_, _355_, _344_, _343_ };
  assign { DDATALO_31, DDATALO_30, DDATALO_29, DDATALO_28, DDATALO_27, DDATALO_26, DDATALO_25, DDATALO_24, DDATALO_23, DDATALO_22, DDATALO_21, DDATALO_20, DDATALO_19, DDATALO_18, DDATALO_17, DDATALO_16, DDATALO_15, DDATALO_14, DDATALO_13, DDATALO_12, DDATALO_11, DDATALO_10, DDATALO_9, DDATALO_8, DDATALO_7, DDATALO_6, DDATALO_5, DDATALO_4, DDATALO_3, DDATALO_2, DDATALO_1, DDATALO_0 } = { _647_, _646_, _644_, _643_, _642_, _641_, _640_, _639_, _638_, _637_, _636_, _635_, _633_, _632_, _631_, _630_, _629_, _628_, _627_, _626_, _625_, _624_, _653_, _652_, _651_, _650_, _649_, _648_, _645_, _634_, _623_, _622_ } | { _401_, _400_, _398_, _397_, _396_, _395_, _394_, _393_, _392_, _391_, _390_, _389_, _387_, _386_, _385_, _384_, _383_, _382_, _381_, _380_, _379_, _378_, _407_, _406_, _405_, _404_, _403_, _402_, _399_, _388_, _377_, _376_ };
  reg [31:0] _759_;
  always @(posedge CLK)
    _759_ <= { _026_, _025_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _032_, _031_, _030_, _029_, _028_, _027_, _024_, _013_, _002_, _001_ };
  assign { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0 } = _759_;
  reg [33:0] _760_;
  always @(posedge CLK)
    _760_ <= { _060_, _059_, _058_, _057_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _044_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _066_, _065_, _064_, _063_, _062_, _061_, _056_, _045_, _034_, _033_ };
  assign { DVSR_R_33, DVSR_R_32, DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0 } = _760_;
  always @(posedge CLK)
    UsePlus_R <= _070_;
  always @(posedge CLK)
    UsePlus_R_C1 <= _071_;
  always @(posedge CLK)
    DENDNEG_R <= _000_;
  always @(posedge CLK)
    IncLo_R <= _067_;
  reg [1:0] _765_;
  always @(posedge CLK)
    _765_ <= { _069_, _068_ };
  assign { NEWDPRM_R_1, NEWDPRM_R_0 } = _765_;
  assign { _069_, _068_ } = RESET_D2_R_N ? { DDATALO_31, DDATALO_30 } : 2'h0;
  assign _000_ = RESET_D2_R_N ? DENDNEG_P : 1'h0;
  assign _071_ = RESET_D2_R_N ? UsePlus_P : 1'h0;
  assign _070_ = RESET_D2_R_N ? UsePlus_P : 1'h0;
  assign _067_ = RESET_D2_R_N ? IncLo_P : 1'h0;
  assign { _060_, _059_, _058_, _057_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _044_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _066_, _065_, _064_, _063_, _062_, _061_, _056_, _045_, _034_, _033_ } = RESET_D2_R_N ? { DVSREXT_P, DVSREXT_P, DVSR_P_31, DVSR_P_30, DVSR_P_29, DVSR_P_28, DVSR_P_27, DVSR_P_26, DVSR_P_25, DVSR_P_24, DVSR_P_23, DVSR_P_22, DVSR_P_21, DVSR_P_20, DVSR_P_19, DVSR_P_18, DVSR_P_17, DVSR_P_16, DVSR_P_15, DVSR_P_14, DVSR_P_13, DVSR_P_12, DVSR_P_11, DVSR_P_10, DVSR_P_9, DVSR_P_8, DVSR_P_7, DVSR_P_6, DVSR_P_5, DVSR_P_4, DVSR_P_3, DVSR_P_2, DVSR_P_1, DVSR_P_0 } : 34'h000000000;
  assign { _026_, _025_, _023_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _012_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _032_, _031_, _030_, _029_, _028_, _027_, _024_, _013_, _002_, _001_ } = RESET_D2_R_N ? { DEND_P_31, DEND_P_30, DEND_P_29, DEND_P_28, DEND_P_27, DEND_P_26, DEND_P_25, DEND_P_24, DEND_P_23, DEND_P_22, DEND_P_21, DEND_P_20, DEND_P_19, DEND_P_18, DEND_P_17, DEND_P_16, DEND_P_15, DEND_P_14, DEND_P_13, DEND_P_12, DEND_P_11, DEND_P_10, DEND_P_9, DEND_P_8, DEND_P_7, DEND_P_6, DEND_P_5, DEND_P_4, DEND_P_3, DEND_P_2, DEND_P_1, DEND_P_0 } : 32'd0;
  function [31:0] _773_;
    input [31:0] a;
    input [159:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        _773_ = b[31:0];
      5'b???1?:
        _773_ = b[63:32];
      5'b??1??:
        _773_ = b[95:64];
      5'b?1???:
        _773_ = b[127:96];
      5'b1????:
        _773_ = b[159:128];
      default:
        _773_ = a;
    endcase
  endfunction
  assign { DPRM_31, DPRM_30, DPRM_29, DPRM_28, DPRM_27, DPRM_26, DPRM_25, DPRM_24, DPRM_23, DPRM_22, DPRM_21, DPRM_20, DPRM_19, DPRM_18, DPRM_17, DPRM_16, DPRM_15, DPRM_14, DPRM_13, DPRM_12, DPRM_11, DPRM_10, DPRM_9, DPRM_8, DPRM_7, DPRM_6, DPRM_5, DPRM_4, DPRM_3, DPRM_2, DPRM_1, DPRM_0 } = _773_(32'hxxxxxxxx, { DEND_ZF_31, DEND_ZF_30, DEND_ZF_29, DEND_ZF_28, DEND_ZF_27, DEND_ZF_26, DEND_ZF_25, DEND_ZF_24, DEND_ZF_23, DEND_ZF_22, DEND_ZF_21, DEND_ZF_20, DEND_ZF_19, DEND_ZF_18, DEND_ZF_17, DEND_ZF_16, DEND_ZF_15, DEND_ZF_14, DEND_ZF_13, DEND_ZF_12, DEND_ZF_11, DEND_ZF_10, DEND_ZF_9, DEND_ZF_8, DEND_ZF_7, DEND_ZF_6, DEND_ZF_5, DEND_ZF_4, DEND_ZF_3, DEND_ZF_2, DEND_ZF_1, DEND_ZF_0, Res_3_3317_31, Res_3_3317_30, Res_3_3317_29, Res_3_3317_28, Res_3_3317_27, Res_3_3317_26, Res_3_3317_25, Res_3_3317_24, Res_3_3317_23, Res_3_3317_22, Res_3_3317_21, Res_3_3317_20, Res_3_3317_19, Res_3_3317_18, Res_3_3317_17, Res_3_16, Res_3_15, Res_3_14, Res_3_13, Res_3_12, Res_3_11, Res_3_10, Res_3_9, Res_3_8, Res_3_7, Res_3_6, Res_3_5, Res_3_4, Res_3_3, Res_3_2, Res_3_1, SubSum_3_0, Res_2_31, Res_2_30, Res_2_29, Res_2_28, Res_2_27, Res_2_26, Res_2_25, Res_2_24, Res_2_23, Res_2_22, Res_2_21, Res_2_20, Res_2_19, Res_2_18, Res_2_17, Res_2_16, Res_2_15, Res_2_14, Res_2_13, Res_2_12, Res_2_11, Res_2_10, Res_2_9, Res_2_8, Res_2_7, Res_2_6, Res_2_5, Res_2_4, Res_2_3, Res_2_2, Res_2_1, Res_2_0, Res_1_31, Res_1_30, Res_1_29, Res_1_28, Res_1_27, Res_1_26, Res_1_25, Res_1_24, Res_1_23, Res_1_22, Res_1_21, Res_1_20, Res_1_19, Res_1_18, Res_1_17, Res_1_16, Res_1_15, Res_1_14, Res_1_13, Res_1_12, Res_1_11, Res_1_10, Res_1_9, Res_1_8, Res_1_7, Res_1_6, Res_1_5, Res_1_4, Res_1_3, Res_1_2, Res_1_1, Res_1_0, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, NEWDPRM_R_1, NEWDPRM_R_0 }, { _658_, _657_, _656_, _655_, _654_ });
  assign _654_ = { DivDCycZF_R_N, Neg1, Neg2, Neg3 } == 4'hf;
  assign _655_ = { DivDCycZF_R_N, Neg1, Neg2, Neg3 } == 4'hb;
  assign _656_ = { DivDCycZF_R_N, Neg2, Neg3 } == 3'h5;
  assign _657_ = { DivDCycZF_R_N, Neg3 } == 2'h2;
  assign _658_ = ~ DivDCycZF_R_N;
  function [31:0] _779_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _779_ = b[31:0];
      3'b?1?:
        _779_ = b[63:32];
      3'b1??:
        _779_ = b[95:64];
      default:
        _779_ = a;
    endcase
  endfunction
  assign { DEND_ZF_31, DEND_ZF_30, DEND_ZF_29, DEND_ZF_28, DEND_ZF_27, DEND_ZF_26, DEND_ZF_25, DEND_ZF_24, DEND_ZF_23, DEND_ZF_22, DEND_ZF_21, DEND_ZF_20, DEND_ZF_19, DEND_ZF_18, DEND_ZF_17, DEND_ZF_16, DEND_ZF_15, DEND_ZF_14, DEND_ZF_13, DEND_ZF_12, DEND_ZF_11, DEND_ZF_10, DEND_ZF_9, DEND_ZF_8, DEND_ZF_7, DEND_ZF_6, DEND_ZF_5, DEND_ZF_4, DEND_ZF_3, DEND_ZF_2, DEND_ZF_1, DEND_ZF_0 } = _779_(32'hxxxxxxxx, { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, DEND_NEG_31, DEND_NEG_30, DEND_NEG_29, DEND_NEG_28, DEND_NEG_27, DEND_NEG_26, DEND_NEG_25, DEND_NEG_24, DEND_NEG_23, DEND_NEG_22, DEND_NEG_21, DEND_NEG_20, DEND_NEG_19, DEND_NEG_18, DEND_NEG_17, DEND_NEG_16, DEND_NEG_15, DEND_NEG_14, DEND_NEG_13, DEND_NEG_12, DEND_NEG_11, DEND_NEG_10, DEND_NEG_9, DEND_NEG_8, DEND_NEG_7, DEND_NEG_6, DEND_NEG_5, DEND_NEG_4, DEND_NEG_3, DEND_NEG_2, DEND_NEG_1, DEND_NEG_0, 32'h00000000 }, { _661_, _660_, _659_ });
  assign _659_ = ~ DivDCyc0_R;
  assign _660_ = { DivDCyc0_R, DENDNEG } == 2'h3;
  assign _661_ = { DivDCyc0_R, DENDNEG } == 2'h2;
  function [1:0] _783_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _783_ = b[1:0];
      4'b??1?:
        _783_ = b[3:2];
      4'b?1??:
        _783_ = b[5:4];
      4'b1???:
        _783_ = b[7:6];
      default:
        _783_ = a;
    endcase
  endfunction
  assign { FQbit10_1, FQbit10_0 } = _783_(2'hx, 8'h1b, { _665_, _664_, _663_, _662_ });
  assign _662_ = ~ Neg3;
  assign _663_ = { Neg2, Neg3 } == 2'h1;
  assign _664_ = { Neg1, Neg2, Neg3 } == 3'h3;
  assign _665_ = { Neg1, Neg2, Neg3 } == 3'h7;
  assign { DEND_P_31, DEND_P_30, DEND_P_29, DEND_P_28, DEND_P_27, DEND_P_26, DEND_P_25, DEND_P_24, DEND_P_23, DEND_P_22, DEND_P_21, DEND_P_20, DEND_P_19, DEND_P_18, DEND_P_17, DEND_P_16, DEND_P_15, DEND_P_14, DEND_P_13, DEND_P_12, DEND_P_11, DEND_P_10, DEND_P_9, DEND_P_8, DEND_P_7, DEND_P_6, DEND_P_5, DEND_P_4, DEND_P_3, DEND_P_2, DEND_P_1, DEND_P_0 } = DIVxInProg ? { DPRM_31, DPRM_30, DPRM_29, DPRM_28, DPRM_27, DPRM_26, DPRM_25, DPRM_24, DPRM_23, DPRM_22, DPRM_21, DPRM_20, DPRM_19, DPRM_18, DPRM_17, DPRM_16, DPRM_15, DPRM_14, DPRM_13, DPRM_12, DPRM_11, DPRM_10, DPRM_9, DPRM_8, DPRM_7, DPRM_6, DPRM_5, DPRM_4, DPRM_3, DPRM_2, DPRM_1, DPRM_0 } : { CEI_AOPandV_E_31, CEI_AOPandV_E_30, CEI_AOPandV_E_29, CEI_AOPandV_E_28, CEI_AOPandV_E_27, CEI_AOPandV_E_26, CEI_AOPandV_E_25, CEI_AOPandV_E_24, CEI_AOPandV_E_23, CEI_AOPandV_E_22, CEI_AOPandV_E_21, CEI_AOPandV_E_20, CEI_AOPandV_E_19, CEI_AOPandV_E_18, CEI_AOPandV_E_17, CEI_AOPandV_E_16, CEI_AOPandV_E_15, CEI_AOPandV_E_14, CEI_AOPandV_E_13, CEI_AOPandV_E_12, CEI_AOPandV_E_11, CEI_AOPandV_E_10, CEI_AOPandV_E_9, CEI_AOPandV_E_8, CEI_AOPandV_E_7, CEI_AOPandV_E_6, CEI_AOPandV_E_5, CEI_AOPandV_E_4, CEI_AOPandV_E_3, CEI_AOPandV_E_2, CEI_AOPandV_E_1, CEI_AOPandV_E_0 };
  assign { DVSR_P_31, DVSR_P_30, DVSR_P_29, DVSR_P_28, DVSR_P_27, DVSR_P_26, DVSR_P_25, DVSR_P_24, DVSR_P_23, DVSR_P_22, DVSR_P_21, DVSR_P_20, DVSR_P_19, DVSR_P_18, DVSR_P_17, DVSR_P_16, DVSR_P_15, DVSR_P_14, DVSR_P_13, DVSR_P_12, DVSR_P_11, DVSR_P_10, DVSR_P_9, DVSR_P_8, DVSR_P_7, DVSR_P_6, DVSR_P_5, DVSR_P_4, DVSR_P_3, DVSR_P_2, DVSR_P_1, DVSR_P_0 } = DENDDVSRHold ? { DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0 } : { CEI_BOPandV_E_31, CEI_BOPandV_E_30, CEI_BOPandV_E_29, CEI_BOPandV_E_28, CEI_BOPandV_E_27, CEI_BOPandV_E_26, CEI_BOPandV_E_25, CEI_BOPandV_E_24, CEI_BOPandV_E_23, CEI_BOPandV_E_22, CEI_BOPandV_E_21, CEI_BOPandV_E_20, CEI_BOPandV_E_19, CEI_BOPandV_E_18, CEI_BOPandV_E_17, CEI_BOPandV_E_16, CEI_BOPandV_E_15, CEI_BOPandV_E_14, CEI_BOPandV_E_13, CEI_BOPandV_E_12, CEI_BOPandV_E_11, CEI_BOPandV_E_10, CEI_BOPandV_E_9, CEI_BOPandV_E_8, CEI_BOPandV_E_7, CEI_BOPandV_E_6, CEI_BOPandV_E_5, CEI_BOPandV_E_4, CEI_BOPandV_E_3, CEI_BOPandV_E_2, CEI_BOPandV_E_1, CEI_BOPandV_E_0 };
  assign IncLo_P = DivDCyc0Go ? _414_ : IncLo_R;
  assign UsePlus_P = DivDCycFirst_R ? DVSRNEG : _666_;
  assign _666_ = DivDCycLast_P ? 1'h0 : UsePlus_R;
  assign DENDNEG_P = DivDCyc0Go ? DENDNEG : DENDNEG_R;
  assign { FDSUBA2_33, FDSUBA2_32, FDSUBA2_31, FDSUBA2_30, FDSUBA2_29, FDSUBA2_28, FDSUBA2_27, FDSUBA2_26, FDSUBA2_25, FDSUBA2_24, FDSUBA2_23, FDSUBA2_22, FDSUBA2_21, FDSUBA2_20, FDSUBA2_19, FDSUBA2_18, FDSUBA2_17, FDSUBA2_16, FDSUBA2_15, FDSUBA2_14, FDSUBA2_13, FDSUBA2_12, FDSUBA2_11, FDSUBA2_10, FDSUBA2_9, FDSUBA2_8, FDSUBA2_7, FDSUBA2_6, FDSUBA2_5, FDSUBA2_4, FDSUBA2_3, FDSUBA2_2_1, FDSUBA2_1, FDSUBA2_0 } = UsePlus_R ? { DVSR_R_33, DVSR_R_32, DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0 } : { _476_, _475_, _474_, _473_, _471_, _470_, _469_, _468_, _467_, _466_, _465_, _464_, _463_, _462_, _460_, _459_, _458_, _457_, _456_, _455_, _454_, _453_, _452_, _451_, _482_, _481_, _480_, _479_, _478_, _477_, _472_, _461_, _450_, _449_ };
  assign { FDSUBA2_2_33, FDSUBA2_2_32, FDSUBA2_2_31, FDSUBA2_2_30, FDSUBA2_2_29, FDSUBA2_2_28, FDSUBA2_2_27, FDSUBA2_2_26, FDSUBA2_2_25, FDSUBA2_2_24, FDSUBA2_2_23, FDSUBA2_2_22, FDSUBA2_2_21, FDSUBA2_2_20, FDSUBA2_2_19, FDSUBA2_2_18, FDSUBA2_2_17, FDSUBA2_2_16, FDSUBA2_2_15, FDSUBA2_2_14, FDSUBA2_2_13, FDSUBA2_2_12, FDSUBA2_2_11, FDSUBA2_2_10, FDSUBA2_2_9, FDSUBA2_2_8, FDSUBA2_2_7, FDSUBA2_2_6, FDSUBA2_2_5, FDSUBA2_2_4, FDSUBA2_2_3, FDSUBA2_2_2, FDSUBA2_2_1_1, FDSUBA2_2_0 } = UsePlus_R_C1 ? { DVSR_R_32, DVSR_R_31, DVSR_R_30, DVSR_R_29, DVSR_R_28, DVSR_R_27, DVSR_R_26, DVSR_R_25, DVSR_R_24, DVSR_R_23, DVSR_R_22, DVSR_R_21, DVSR_R_20, DVSR_R_19, DVSR_R_18, DVSR_R_17, DVSR_R_16, DVSR_R_15, DVSR_R_14, DVSR_R_13, DVSR_R_12, DVSR_R_11, DVSR_R_10, DVSR_R_9, DVSR_R_8, DVSR_R_7, DVSR_R_6, DVSR_R_5, DVSR_R_4, DVSR_R_3, DVSR_R_2, DVSR_R_1, DVSR_R_0, 1'h0 } : { _509_, _508_, _507_, _505_, _504_, _503_, _502_, _501_, _500_, _499_, _498_, _497_, _496_, _494_, _493_, _492_, _491_, _490_, _489_, _488_, _487_, _486_, _485_, _515_, _514_, _513_, _512_, _511_, _510_, _506_, _495_, _484_, _483_, 1'h1 };
  assign CI1 = DivDCyc0_R ? 1'h1 : _550_;
  assign { Res_1_33, Res_1_32, Res_1_31, Res_1_30, Res_1_29, Res_1_28, Res_1_27, Res_1_26, Res_1_25, Res_1_24, Res_1_23, Res_1_22, Res_1_21, Res_1_20, Res_1_19, Res_1_18, Res_1_17, Res_1_16 } = Res_1_15C ? { Res_1_3316IfCry_17, Res_1_3316IfCry_16, Res_1_3316IfCry_15, Res_1_3316IfCry_14, Res_1_3316IfCry_13, Res_1_3316IfCry_12, Res_1_3316IfCry_11, Res_1_3316IfCry_10, Res_1_3316IfCry_9, Res_1_3316IfCry_8, Res_1_3316IfCry_7, Res_1_3316IfCry_6, Res_1_3316IfCry_5, Res_1_3316IfCry_4, Res_1_3316IfCry_3, Res_1_3316IfCry_2, Res_1_3316IfCry_1, Res_1_3316IfCry_0 } : { Res_1_3316IfNot_17, Res_1_3316IfNot_16, Res_1_3316IfNot_15, Res_1_3316IfNot_14, Res_1_3316IfNot_13, Res_1_3316IfNot_12, Res_1_3316IfNot_11, Res_1_3316IfNot_10, Res_1_3316IfNot_9, Res_1_3316IfNot_8, Res_1_3316IfNot_7, Res_1_3316IfNot_6, Res_1_3316IfNot_5, Res_1_3316IfNot_4, Res_1_3316IfNot_3, Res_1_3316IfNot_2, Res_1_3316IfNot_1, Res_1_3316IfNot_0 };
  assign { Res_2_33, Res_2_32, Res_2_31, Res_2_30, Res_2_29, Res_2_28, Res_2_27, Res_2_26, Res_2_25, Res_2_24, Res_2_23, Res_2_22, Res_2_21, Res_2_20, Res_2_19, Res_2_18, Res_2_17, Res_2_16 } = Res_2_15C ? { Res_2_3316IfCry_17, Res_2_3316IfCry_16, Res_2_3316IfCry_15, Res_2_3316IfCry_14, Res_2_3316IfCry_13, Res_2_3316IfCry_12, Res_2_3316IfCry_11, Res_2_3316IfCry_10, Res_2_3316IfCry_9, Res_2_3316IfCry_8, Res_2_3316IfCry_7, Res_2_3316IfCry_6, Res_2_3316IfCry_5, Res_2_3316IfCry_4, Res_2_3316IfCry_3, Res_2_3316IfCry_2, Res_2_3316IfCry_1, Res_2_3316IfCry_0 } : { Res_2_3316IfNot_17, Res_2_3316IfNot_16, Res_2_3316IfNot_15, Res_2_3316IfNot_14, Res_2_3316IfNot_13, Res_2_3316IfNot_12, Res_2_3316IfNot_11, Res_2_3316IfNot_10, Res_2_3316IfNot_9, Res_2_3316IfNot_8, Res_2_3316IfNot_7, Res_2_3316IfNot_6, Res_2_3316IfNot_5, Res_2_3316IfNot_4, Res_2_3316IfNot_3, Res_2_3316IfNot_2, Res_2_3316IfNot_1, Res_2_3316IfNot_0 };
  assign { Res_3_3317_33, Res_3_3317_32, Res_3_3317_31, Res_3_3317_30, Res_3_3317_29, Res_3_3317_28, Res_3_3317_27, Res_3_3317_26, Res_3_3317_25, Res_3_3317_24, Res_3_3317_23, Res_3_3317_22, Res_3_3317_21, Res_3_3317_20, Res_3_3317_19, Res_3_3317_18, Res_3_3317_17 } = Res_3_carry ? { Res_3_3317IfC_33, Res_3_3317IfC_32, Res_3_3317IfC_31, Res_3_3317IfC_30, Res_3_3317IfC_29, Res_3_3317IfC_28, Res_3_3317IfC_27, Res_3_3317IfC_26, Res_3_3317IfC_25, Res_3_3317IfC_24, Res_3_3317IfC_23, Res_3_3317IfC_22, Res_3_3317IfC_21, Res_3_3317IfC_20, Res_3_3317IfC_19, Res_3_3317IfC_18, Res_3_3317IfC_17 } : { Res_3_3317IfNoC_33, Res_3_3317IfNoC_32, Res_3_3317IfNoC_31, Res_3_3317IfNoC_30, Res_3_3317IfNoC_29, Res_3_3317IfNoC_28, Res_3_3317IfNoC_27, Res_3_3317IfNoC_26, Res_3_3317IfNoC_25, Res_3_3317IfNoC_24, Res_3_3317IfNoC_23, Res_3_3317IfNoC_22, Res_3_3317IfNoC_21, Res_3_3317IfNoC_20, Res_3_3317IfNoC_19, Res_3_3317IfNoC_18, Res_3_3317IfNoC_17 };
  assign { DDATAHI_31, DDATAHI_30, DDATAHI_29, DDATAHI_28, DDATAHI_27, DDATAHI_26, DDATAHI_25, DDATAHI_24, DDATAHI_23, DDATAHI_22, DDATAHI_21, DDATAHI_20, DDATAHI_19, DDATAHI_18, DDATAHI_17, DDATAHI_16, DDATAHI_15, DDATAHI_14, DDATAHI_13, DDATAHI_12, DDATAHI_11, DDATAHI_10, DDATAHI_9, DDATAHI_8, DDATAHI_7, DDATAHI_6, DDATAHI_5, DDATAHI_4, DDATAHI_3, DDATAHI_2, DDATAHI_1, DDATAHI_0 } = DENDNEG_R ? { DEND_NEG_31, DEND_NEG_30, DEND_NEG_29, DEND_NEG_28, DEND_NEG_27, DEND_NEG_26, DEND_NEG_25, DEND_NEG_24, DEND_NEG_23, DEND_NEG_22, DEND_NEG_21, DEND_NEG_20, DEND_NEG_19, DEND_NEG_18, DEND_NEG_17, DEND_NEG_16, DEND_NEG_15, DEND_NEG_14, DEND_NEG_13, DEND_NEG_12, DEND_NEG_11, DEND_NEG_10, DEND_NEG_9, DEND_NEG_8, DEND_NEG_7, DEND_NEG_6, DEND_NEG_5, DEND_NEG_4, DEND_NEG_3, DEND_NEG_2, DEND_NEG_1, DEND_NEG_0 } : { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0 };
  assign { DDATAHI_39, DDATAHI_38, DDATAHI_37, DDATAHI_36, DDATAHI_35, DDATAHI_34, DDATAHI_33, DDATAHI_32 } = DivIsU_R ? 8'h00 : { DDATAHI_31, DDATAHI_31, DDATAHI_31, DDATAHI_31, DDATAHI_31, DDATAHI_31, DDATAHI_31, DDATAHI_31 };
  assign { DDATALO_39, DDATALO_38, DDATALO_37, DDATALO_36, DDATALO_35, DDATALO_34, DDATALO_33, DDATALO_32 } = DivIsU_R ? 8'h00 : { DDATALO_31, DDATALO_31, DDATALO_31, DDATALO_31, DDATALO_31, DDATALO_31, DDATALO_31, DDATALO_31 };
  assign InvQuot = DENDNEG_R ^ DVSRNEG;
  assign _667_ = DENDNEG ^ DVSRNEG;
  assign { _695_, _694_, _693_, _692_, _690_, _689_, _688_, _687_, _686_, _685_, _684_, _683_, _682_, _681_, _679_, _678_, _677_, _676_, _675_, _674_, _673_, _672_, _671_, _670_, _701_, _700_, _699_, _698_, _697_, _696_, _691_, _680_, _669_, _668_ } = { DEND_R_31, DEND_R_30, DEND_R_29, DEND_R_28, DEND_R_27, DEND_R_26, DEND_R_25, DEND_R_24, DEND_R_23, DEND_R_22, DEND_R_21, DEND_R_20, DEND_R_19, DEND_R_18, DEND_R_17, DEND_R_16, DEND_R_15, DEND_R_14, DEND_R_13, DEND_R_12, DEND_R_11, DEND_R_10, DEND_R_9, DEND_R_8, DEND_R_7, DEND_R_6, DEND_R_5, DEND_R_4, DEND_R_3, DEND_R_2, DEND_R_1, DEND_R_0, NEWDPRM_R_1, NEWDPRM_R_0 } ^ { FDSUBA2_33, FDSUBA2_32, FDSUBA2_31, FDSUBA2_30, FDSUBA2_29, FDSUBA2_28, FDSUBA2_27, FDSUBA2_26, FDSUBA2_25, FDSUBA2_24, FDSUBA2_23, FDSUBA2_22, FDSUBA2_21, FDSUBA2_20, FDSUBA2_19, FDSUBA2_18, FDSUBA2_17, FDSUBA2_16, FDSUBA2_15, FDSUBA2_14, FDSUBA2_13, FDSUBA2_12, FDSUBA2_11, FDSUBA2_10, FDSUBA2_9, FDSUBA2_8, FDSUBA2_7, FDSUBA2_6, FDSUBA2_5, FDSUBA2_4, FDSUBA2_3, FDSUBA2_2_1, FDSUBA2_1, FDSUBA2_0 };
  assign { SubSum_3_33, SubSum_3_32, SubSum_3_31, SubSum_3_30, SubSum_3_29, SubSum_3_28, SubSum_3_27, SubSum_3_26, SubSum_3_25, SubSum_3_24, SubSum_3_23, SubSum_3_22, SubSum_3_21, SubSum_3_20, SubSum_3_19, SubSum_3_18, SubSum_3_17, SubSum_3_16, SubSum_3_15, SubSum_3_14, SubSum_3_13, SubSum_3_12, SubSum_3_11, SubSum_3_10, SubSum_3_9, SubSum_3_8, SubSum_3_7, SubSum_3_6, SubSum_3_5, SubSum_3_4, SubSum_3_3, SubSum_3_2, SubSum_3_1, SubSum_3_0 } = { _695_, _694_, _693_, _692_, _690_, _689_, _688_, _687_, _686_, _685_, _684_, _683_, _682_, _681_, _679_, _678_, _677_, _676_, _675_, _674_, _673_, _672_, _671_, _670_, _701_, _700_, _699_, _698_, _697_, _696_, _691_, _680_, _669_, _668_ } ^ { FDSUBA2_2_33, FDSUBA2_2_32, FDSUBA2_2_31, FDSUBA2_2_30, FDSUBA2_2_29, FDSUBA2_2_28, FDSUBA2_2_27, FDSUBA2_2_26, FDSUBA2_2_25, FDSUBA2_2_24, FDSUBA2_2_23, FDSUBA2_2_22, FDSUBA2_2_21, FDSUBA2_2_20, FDSUBA2_2_19, FDSUBA2_2_18, FDSUBA2_2_17, FDSUBA2_2_16, FDSUBA2_2_15, FDSUBA2_2_14, FDSUBA2_2_13, FDSUBA2_2_12, FDSUBA2_2_11, FDSUBA2_2_10, FDSUBA2_2_9, FDSUBA2_2_8, FDSUBA2_2_7, FDSUBA2_2_6, FDSUBA2_2_5, FDSUBA2_2_4, FDSUBA2_2_3, FDSUBA2_2_2, FDSUBA2_2_1_1, FDSUBA2_2_0 };
  assign { FNewQuot10_1, FNewQuot10_0 } = { FQbit10_1, FQbit10_0 } ^ { InvQuot, InvQuot };
  assign Res_3_0 = SubSum_3_0;
  assign Res_3_17 = Res_3_3317_17;
  assign Res_3_18 = Res_3_3317_18;
  assign Res_3_19 = Res_3_3317_19;
  assign Res_3_20 = Res_3_3317_20;
  assign Res_3_21 = Res_3_3317_21;
  assign Res_3_22 = Res_3_3317_22;
  assign Res_3_23 = Res_3_3317_23;
  assign Res_3_24 = Res_3_3317_24;
  assign Res_3_25 = Res_3_3317_25;
  assign Res_3_26 = Res_3_3317_26;
  assign Res_3_27 = Res_3_3317_27;
  assign Res_3_28 = Res_3_3317_28;
  assign Res_3_29 = Res_3_3317_29;
  assign Res_3_30 = Res_3_3317_30;
  assign Res_3_31 = Res_3_3317_31;
  assign Res_3_32 = Res_3_3317_32;
  assign Res_3_33 = Res_3_3317_33;
endmodule
