// Seed: 1065587529
macromodule module_0 (
    output wire id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    input  wand id_2
);
  reg id_4;
  ;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  always id_4 <= -1;
  logic ["" : (  -1 'd0 )] id_5;
  assign id_5 = "";
  assign id_5 = id_1;
  if (-1) wire id_6;
  else begin : LABEL_0
    assign id_0 = 1;
  end
  genvar id_7;
endmodule
