{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665620482326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665620482326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 03:21:22 2022 " "Processing started: Thu Oct 13 03:21:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665620482326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620482326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev " "Command: quartus_map --read_settings_files=on --write_settings_files=off CFXS_HWD_TestDev -c CFXS_HWD_TestDev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620482326 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665620482699 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1665620482699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/components/interfaces/swd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cfxs/cfxs-hdl-library/vhdl/components/interfaces/swd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interface_SWD-RTL " "Found design unit 1: Interface_SWD-RTL" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interface_SWD " "Found entity 1: Interface_SWD" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/components/fixeddebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cfxs/cfxs-hdl-library/vhdl/components/fixeddebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FixedDebounce-RTL " "Found design unit 1: FixedDebounce-RTL" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489194 ""} { "Info" "ISGN_ENTITY_NAME" "1 FixedDebounce " "Found entity 1: FixedDebounce" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/FixedDebounce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/packages/utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /cfxs/cfxs-hdl-library/vhdl/packages/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utils (cfxs) " "Found design unit 1: Utils (cfxs)" {  } { { "../../../CFXS-HDL-Library/VHDL/Packages/Utils.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Utils.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utils-body " "Found design unit 2: Utils-body" {  } { { "../../../CFXS-HDL-Library/VHDL/Packages/Utils.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Utils.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cfxs/cfxs-hdl-library/vhdl/packages/types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /cfxs/cfxs-hdl-library/vhdl/packages/types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Types (cfxs) " "Found design unit 1: Types (cfxs)" {  } { { "../../../CFXS-HDL-Library/VHDL/Packages/Types.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Packages/Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cfxs_hwd_testdev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cfxs_hwd_testdev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFXS_HWD_TestDev-RTL " "Found design unit 1: CFXS_HWD_TestDev-RTL" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489197 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFXS_HWD_TestDev " "Found entity 1: CFXS_HWD_TestDev" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665620489197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CFXS_HWD_TestDev " "Elaborating entity \"CFXS_HWD_TestDev\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665620489224 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "target_nreset CFXS_HWD_TestDev.vhd(21) " "VHDL Signal Declaration warning at CFXS_HWD_TestDev.vhd(21): used implicit default value for signal \"target_nreset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665620489225 "|CFXS_HWD_TestDev"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dbg_target_nreset CFXS_HWD_TestDev.vhd(27) " "VHDL Signal Declaration warning at CFXS_HWD_TestDev.vhd(27): used implicit default value for signal \"dbg_target_nreset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665620489225 "|CFXS_HWD_TestDev"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_SWCLK_Divider CFXS_HWD_TestDev.vhd(41) " "VHDL Signal Declaration warning at CFXS_HWD_TestDev.vhd(41): used explicit default value for signal \"reg_SWCLK_Divider\" because signal was never assigned a value" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665620489226 "|CFXS_HWD_TestDev"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_led\[5..1\] CFXS_HWD_TestDev.vhd(18) " "Using initial value X (don't care) for net \"o_led\[5..1\]\" at CFXS_HWD_TestDev.vhd(18)" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489226 "|CFXS_HWD_TestDev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixedDebounce FixedDebounce:instance_ButtonDebouncer " "Elaborating entity \"FixedDebounce\" for hierarchy \"FixedDebounce:instance_ButtonDebouncer\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "instance_ButtonDebouncer" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665620489230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interface_SWD Interface_SWD:instance_SWD_Interface " "Elaborating entity \"Interface_SWD\" for hierarchy \"Interface_SWD:instance_SWD_Interface\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "instance_SWD_Interface" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665620489231 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dir_SWDIO SWD.vhd(61) " "VHDL Signal Declaration warning at SWD.vhd(61): used explicit default value for signal \"dir_SWDIO\" because signal was never assigned a value" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665620489232 "|CFXS_HWD_TestDev|Interface_SWD:instance_SWD_Interface"}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Interface_SWD:instance_SWD_Interface\|mirror_target_swdio~synth " "Node \"Interface_SWD:instance_SWD_Interface\|mirror_target_swdio~synth\"" {  } { { "../../../CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" "" { Text "X:/CFXS/CFXS-HDL-Library/VHDL/Components/Interfaces/SWD.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620489590 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665620489590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] GND " "Pin \"o_led\[1\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[2\] GND " "Pin \"o_led\[2\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[3\] GND " "Pin \"o_led\[3\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[4\] GND " "Pin \"o_led\[4\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[5\] GND " "Pin \"o_led\[5\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[6\] GND " "Pin \"o_led\[6\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[7\] GND " "Pin \"o_led\[7\]\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|o_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_nreset GND " "Pin \"target_nreset\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|target_nreset"} { "Warning" "WMLS_MLS_STUCK_PIN" "dbg_target_nreset GND " "Pin \"dbg_target_nreset\" is stuck at GND" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665620489591 "|CFXS_HWD_TestDev|dbg_target_nreset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665620489591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665620489647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665620489861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665620489861 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[0\] " "No output dependent on input pin \"i_switch\[0\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620489879 "|CFXS_HWD_TestDev|i_switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[1\] " "No output dependent on input pin \"i_switch\[1\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620489879 "|CFXS_HWD_TestDev|i_switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[2\] " "No output dependent on input pin \"i_switch\[2\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620489879 "|CFXS_HWD_TestDev|i_switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switch\[3\] " "No output dependent on input pin \"i_switch\[3\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620489879 "|CFXS_HWD_TestDev|i_switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_button\[1\] " "No output dependent on input pin \"i_button\[1\]\"" {  } { { "src/CFXS_HWD_TestDev.vhd" "" { Text "X:/CFXS/CFXS-HWD-Debug-Probe/Dev/Quartus/src/CFXS_HWD_TestDev.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665620489879 "|CFXS_HWD_TestDev|i_button[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665620489879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665620489880 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665620489880 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1665620489880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665620489880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665620489880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665620489893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 03:21:29 2022 " "Processing ended: Thu Oct 13 03:21:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665620489893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665620489893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665620489893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665620489893 ""}
