[{"DBLP title": "VESPA: Variability emulation for System-on-Chip performance analysis.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Rangharajan Venkatesan", "Anand Raghunathan", "Sujit Dey"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763007", "OA papers": [{"PaperId": "https://openalex.org/W2130935887", "PaperTitle": "VESPA: Variability emulation for System-on-Chip performance analysis", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Purdue University System": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Vivek Kozhikkottu", "Rangharajan Venkatesan", "Anand Raghunathan", "Sujit Dey"]}]}, {"DBLP title": "Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization.", "DBLP authors": ["Chiao-Ling Lung", "Yi-Lun Ho", "Ding-Ming Kwai", "Shih-Chieh Chang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763008", "OA papers": [{"PaperId": "https://openalex.org/W2147036932", "PaperTitle": "Thermal-aware on-line task allocation for 3D multi-core processor throughput optimization", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Tsing Hua University": 3.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chiao-Ling Lung", "Yi-Lun Ho", "Ding-Ming Kwai", "Shih-Chieh Chang"]}]}, {"DBLP title": "An endurance-enhanced Flash Translation Layer via reuse for NAND flash memory storage systems.", "DBLP authors": ["Yi Wang", "Duo Liu", "Zhiwei Qin", "Zili Shao"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763009", "OA papers": [{"PaperId": "https://openalex.org/W2162400329", "PaperTitle": "An endurance-enhanced Flash Translation Layer via reuse for NAND flash memory storage systems", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Hong Kong Polytechnic University": 4.0}, "Authors": ["Yi Wang", "Duo Liu", "Zhiwei Qin", "Zili Shao"]}]}, {"DBLP title": "Register allocation for simultaneous reduction of energy and peak temperature on registers.", "DBLP authors": ["Tiantian Liu", "Alex Orailoglu", "Chun Jason Xue", "Minming Li"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763010", "OA papers": [{"PaperId": "https://openalex.org/W2150244954", "PaperTitle": "Register allocation for simultaneous reduction of energy and peak temperature on registers", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"City University of Hong Kong": 3.0, "University of California, San Diego": 1.0}, "Authors": ["Tiantian Liu", "Alex Orailoglu", "Chun Jason Xue", "Minming Li"]}]}, {"DBLP title": "A parallel Hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels.", "DBLP authors": ["L. Gobbato", "Alessandro Chinea", "Stefano Grivet-Talocia"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763011", "OA papers": [{"PaperId": "https://openalex.org/W2120938933", "PaperTitle": "A parallel Hamiltonian eigensolver for passivity characterization and enforcement of large interconnect macromodels", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Polytechnic University of Turin": 3.0}, "Authors": ["Luca Gobbato", "A. Chinea", "Stefano Grivet-Talocia"]}]}, {"DBLP title": "Fast statistical analysis of RC nets subject to manufacturing variabilities.", "DBLP authors": ["Yu Bi", "Kees-Jan van der Kolk", "Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira", "Nick van der Meijs"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763012", "OA papers": [{"PaperId": "https://openalex.org/W2156762580", "PaperTitle": "Fast statistical analysis of RC nets subject to manufacturing variabilities", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 3.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0}, "Authors": ["Yu Bi", "K.-J. van der Kolk", "Jorge Fernandez Villena", "Lu\u00eds F\u00e1bio Silveira", "Nick van der Meijs"]}]}, {"DBLP title": "A scaled random walk solver for fast power grid analysis.", "DBLP authors": ["Baktash Boghrati", "Sachin S. Sapatnekar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763013", "OA papers": [{"PaperId": "https://openalex.org/W2164819599", "PaperTitle": "A scaled random walk solver for fast power grid analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Baktash Boghrati", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A block-diagonal structured model reduction scheme for power grid networks.", "DBLP authors": ["Zheng Zhang", "Xiang Hu", "Chung-Kuan Cheng", "Ngai Wong"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763014", "OA papers": [{"PaperId": "https://openalex.org/W2144506055", "PaperTitle": "A block-diagonal structured model reduction scheme for power grid networks", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"[Department of Electrical Engineering and Computer Science, MIT, Cambridge, MA]": 1.0, "University of California, San Diego": 2.0, "Department of Electrical and Electronic Engineering The University of Hong Kong": 1.0}, "Authors": ["Zheng Gang Zhang", "Xiang Hu", "Chung-Kuan Cheng", "Ngai Wong"]}]}, {"DBLP title": "Time redundant parity for low-cost transient error detection.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763017", "OA papers": [{"PaperId": "https://openalex.org/W2164916364", "PaperTitle": "Time redundant parity for low-cost transient error detection", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["David J. Palframan", "Nam Kim", "Mikko H. Lipasti"]}]}, {"DBLP title": "Cross-layer optimized placement and routing for FPGA soft error mitigation.", "DBLP authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763018", "OA papers": [{"PaperId": "https://openalex.org/W2104556558", "PaperTitle": "Cross-layer optimized placement and routing for FPGA soft error mitigation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 2.0}, "Authors": ["Keheng Huang", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Trigonometric method to handle realistic error probabilities in logic circuits.", "DBLP authors": ["Chien-Chih Yu", "John P. Hayes"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763019", "OA papers": [{"PaperId": "https://openalex.org/W2133736344", "PaperTitle": "Trigonometric method to handle realistic error probabilities in logic circuits", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Chien-Chih Yu", "John P. Hayes"]}]}, {"DBLP title": "Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs).", "DBLP authors": ["Mahdi Fazeli", "Seyed Nematollah Ahmadian", "Seyed Ghassem Miremadi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763020", "OA papers": [{"PaperId": "https://openalex.org/W2146543277", "PaperTitle": "Soft error rate estimation of digital circuits in the presence of Multiple Event Transients (METs)", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Sharif University of Technology": 4.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Mahdi Fazeli", "Seyed Masoud Seyed Ahmadian", "Seyed Ghassem Miremadi", "Hossein Asadi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "FlexRay switch scheduling - A networking concept for electric vehicles.", "DBLP authors": ["Martin Lukasiewycz", "Samarjit Chakraborty", "Paul Milbredt"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763021", "OA papers": [{"PaperId": "https://openalex.org/W2167572376", "PaperTitle": "FlexRay switch scheduling &#x2014; A networking concept for electric vehicles", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technical University of Munich": 2.0, "AUDI AG, Germany.": 1.0}, "Authors": ["Martin Lukasiewycz", "Samarjit Chakraborty", "Paul Milbredt"]}]}, {"DBLP title": "A reconfiguration approach for fault-tolerant FlexRay networks.", "DBLP authors": ["Kay Klobedanz", "Andreas K\u00f6nig", "Wolfgang M\u00fcller"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763022", "OA papers": [{"PaperId": "https://openalex.org/W2168763284", "PaperTitle": "A reconfiguration approach for fault-tolerant FlexRay networks", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Kay Klobedanz", "Andreas Koenig", "Wolfgang Mueller"]}]}, {"DBLP title": "Simplified programming of faulty sensor networks via code transformation and run-time interval computation.", "DBLP authors": ["Lan S. Bai", "Robert P. Dick", "Peter A. Dinda", "Pai H. Chou"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763023", "OA papers": [{"PaperId": "https://openalex.org/W2153527039", "PaperTitle": "Simplified programming of faulty sensor networks via code transformation and run-time interval computation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Northwestern University": 1.0, "University of California, Irvine": 1.0}, "Authors": ["Lan Bai", "Robert P. Dick", "Peter A. Dinda", "Pai H. Chou"]}]}, {"DBLP title": "Parallel accelerators for GlimmerHMM bioinformatics algorithm.", "DBLP authors": ["Nafsika Chrysanthou", "Grigorios Chrysos", "Euripides Sotiriades", "Ioannis Papaefstathiou"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763024", "OA papers": [{"PaperId": "https://openalex.org/W2164824418", "PaperTitle": "Parallel accelerators for GlimmerHMM bioinformatics algorithm", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Crete": 4.0}, "Authors": ["N Chrysanthou", "Georgios Chrysos", "Euripides Sotiriades", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "An efficient on-line task allocation algorithm for QoS and energy efficiency in multicore multimedia platforms.", "DBLP authors": ["Francesco Paterna", "Andrea Acquaviva", "Alberto Caprara", "Francesco Papariello", "Giuseppe Desoli", "Luca Benini"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763025", "OA papers": [{"PaperId": "https://openalex.org/W2169995654", "PaperTitle": "An efficient on-line task allocation algorithm for QoS and energy efficiency in multicore multimedia platforms", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Bologna": 3.0, "DAUIN, Polytechnique of Turin - Corso Duca Degli Abruzzi 24, 10129 Torino, Italy": 1.0, "STMicroelectronics (Italy)": 2.0}, "Authors": ["Francesco Paterna", "Andrea Acquaviva", "Alberto Caprara", "Francesco Papariello", "Giuseppe Desoli", "Luca Benini"]}]}, {"DBLP title": "Sub-clock power-gating technique for minimising leakage power during active mode.", "DBLP authors": ["Jatin N. Mistry", "Bashir M. Al-Hashimi", "David Flynn", "Stephen Hill"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763026", "OA papers": [{"PaperId": "https://openalex.org/W2145376025", "PaperTitle": "Sub-clock power-gating technique for minimising leakage power during active mode", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 2.0}, "Authors": ["Jatin H. Mistry", "Bashir M. Al-Hashimi", "David Flynn", "Stephen J. Hill"]}]}, {"DBLP title": "An automated data structure migration concept - From CAN to Ethernet/IP in automotive embedded systems (CANoverIP).", "DBLP authors": ["Andreas Kern", "Thilo Streichert", "J\u00fcrgen Teich"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763027", "OA papers": [{"PaperId": "https://openalex.org/W2140606069", "PaperTitle": "An automated data structure migration concept &amp;#x2014; From CAN to Ethernet/IP in automotive embedded systems (CANoverIP)", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Daimler (Germany)": 2.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Andreas Kern", "Thilo Streichert", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Formal specification and systematic model-driven testing of embedded automotive systems.", "DBLP authors": ["Sebastian Siegl", "Kai-Steffen Hielscher", "Reinhard German", "Christian Berger"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763028", "OA papers": [{"PaperId": "https://openalex.org/W2126812511", "PaperTitle": "Formal specification and systematic model-driven testing of embedded automotive systems", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Automotive Safety Technologies GmbH, Sachsstrae 16, 85080 Gaimersheim, Germany": 1.0}, "Authors": ["Sebastian Siegl", "Kai-Steffen Hielscher", "Reinhard German", "Christian Berger"]}]}, {"DBLP title": "Topologically homogeneous power-performance heterogeneous multicore systems.", "DBLP authors": ["Koushik Chakraborty", "Sanghamitra Roy"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763030", "OA papers": [{"PaperId": "https://openalex.org/W2063211615", "PaperTitle": "Topologically homogeneous power-performance heterogeneous multicore systems", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Utah State University": 2.0}, "Authors": ["Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Variability-aware duty cycle scheduling in long running embedded sensing systems.", "DBLP authors": ["Lucas Francisco Wanner", "Rahul Balani", "Sadaf Zahedi", "Charwak Apte", "Puneet Gupta", "Mani B. Srivastava"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763031", "OA papers": [{"PaperId": "https://openalex.org/W2058896295", "PaperTitle": "Variability-aware duty cycle scheduling in long running embedded sensing systems", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, Los Angeles": 6.0}, "Authors": ["Lucas Wanner", "Rahul Balani", "Sadaf Zahedi", "Charwak Apte", "Puneet Gupta", "Mani Srivastava"]}]}, {"DBLP title": "Reliability-aware thermal management for hard real-time applications on multi-core processors.", "DBLP authors": ["Vinay Hanumaiah", "Sarma B. K. Vrudhula"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763032", "OA papers": [{"PaperId": "https://openalex.org/W2141831349", "PaperTitle": "Reliability-aware thermal management for hard real-time applications on multi-core processors", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Vinay Hanumaiah", "Sarma Vrudhula"]}]}, {"DBLP title": "Clause simplification through dominator analysis.", "DBLP authors": ["HyoJung Han", "HoonSang Jin", "Fabio Somenzi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763033", "OA papers": [{"PaperId": "https://openalex.org/W2154991830", "PaperTitle": "Clause simplification through dominator analysis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"UNIVERSITY OF COLORADO AT BOULDER": 2.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Hyojung Han", "Hoonsang Jin", "Fabio Somenzi"]}]}, {"DBLP title": "Integration of orthogonal QBF solving techniques.", "DBLP authors": ["Sven Reimer", "Florian Pigorsch", "Christoph Scholl", "Bernd Becker"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763034", "OA papers": [{"PaperId": "https://openalex.org/W2113826173", "PaperTitle": "Integration of orthogonal QBF solving techniques", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Freiburg": 4.0}, "Authors": ["Sven Reimer", "Florian Pigorsch", "Christoph Scholl", "Bernd Becker"]}]}, {"DBLP title": "STABLE: A new QF-BV SMT solver for hard verification problems combining Boolean reasoning with computer algebra.", "DBLP authors": ["Evgeny Pavlenko", "Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz", "Alexander Dreyer", "Frank Seelisch", "Gert-Martin Greuel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763035", "OA papers": [{"PaperId": "https://openalex.org/W2079983062", "PaperTitle": "STABLE: A new QF-BV SMT solver for hard verification problems combining Boolean reasoning with computer algebra", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Kaiserslautern": 6.0, "Fraunhofer Institute for Industrial Mathematics": 1.0}, "Authors": ["Evgeny Pavlenko", "Markus Wedler", "Dominik Stoffel", "Wolfgang G. Kunz", "Alexander Dreyer", "Frank Seelisch", "Gert-Martin Greuel"]}]}, {"DBLP title": "Empirical design bugs prediction for verification.", "DBLP authors": ["Qi Guo", "Tianshi Chen", "Haihua Shen", "Yunji Chen", "Yue Wu", "Weiwu Hu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763036", "OA papers": [{"PaperId": "https://openalex.org/W2168285243", "PaperTitle": "Empirical design bugs prediction for verification", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Qi Guo", "Tianshi Chen", "Haihua Shen", "Yue Wu", "Weiwu Hu"]}]}, {"DBLP title": "Decision ordering based property decomposition for functional test generation.", "DBLP authors": ["Mingsong Chen", "Prabhat Mishra"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763037", "OA papers": [{"PaperId": "https://openalex.org/W2161299870", "PaperTitle": "Decision ordering based property decomposition for functional test generation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"East China Normal University": 1.0, "University of Florida": 1.0}, "Authors": ["Mingsong Chen", "Prabhat Mishra"]}]}, {"DBLP title": "Towards coverage closure: Using GoldMine assertions for generating design validation stimulus.", "DBLP authors": ["Lingyi Liu", "David Sheridan", "William Tuohy", "Shobha Vasudevan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763038", "OA papers": [{"PaperId": "https://openalex.org/W2164062153", "PaperTitle": "Towards coverage closure: Using GoldMine assertions for generating design validation stimulus", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Liu Lingyi", "David C. Sheridan", "William Tuohy", "Shobha Vasudevan"]}]}, {"DBLP title": "Scalable hybrid verification for embedded software.", "DBLP authors": ["J\u00f6rg Behrend", "Djones Lettnin", "Patrick Heckeler", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763039", "OA papers": [{"PaperId": "https://openalex.org/W2120892287", "PaperTitle": "Scalable hybrid verification for embedded software", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of T\u00fcbingen": 6.0}, "Authors": ["J\u00f6rg Behrend", "Djones Lettnin", "Patrick Heckeler", "J\u00fcrgen Ruf", "Thomas Kropf", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Diagnosing scan chain timing faults through statistical feature analysis of scan images.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763040", "OA papers": [{"PaperId": "https://openalex.org/W2171769187", "PaperTitle": "Diagnosing scan chain timing faults through statistical feature analysis of scan images", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Mingjing Chen", "Alex Orailoglu"]}]}, {"DBLP title": "Design-for-test methodology for non-scan at-speed testing.", "DBLP authors": ["Mainak Banga", "Nikhil P. Rahagude", "Michael S. Hsiao"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763041", "OA papers": [{"PaperId": "https://openalex.org/W2101898892", "PaperTitle": "Design-for-test methodology for non-scan at-speed testing", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Mainak Banga", "Nikhil Rahagude", "Michael Hsiao"]}]}, {"DBLP title": "A clock-gating based capture power droop reduction methodology for at-speed scan testing.", "DBLP authors": ["Bo Yang", "Amit Sanghani", "Shantanu Sarangi", "Chunsheng Liu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763042", "OA papers": [{"PaperId": "https://openalex.org/W2154781197", "PaperTitle": "A clock-gating based capture power droop reduction methodology for at-speed scan testing", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Nvidia (United States)": 2.0, "Advanced Micro Devices (United States)": 1.0, "Altera (United States)": 1.0}, "Authors": ["Bo Yang", "Amit Sanghani", "Shantanu Sarangi", "Chunsheng Liu"]}]}, {"DBLP title": "Pruning infeasible paths for tight WCRT analysis of synchronous programs.", "DBLP authors": ["Sidharta Andalam", "Partha S. Roop", "Alain Girault"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763043", "OA papers": [{"PaperId": "https://openalex.org/W2146642094", "PaperTitle": "Pruning infeasible paths for tight WCRT analysis of synchronous programs", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Auckland": 2.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Sidharta Andalam", "Partha S. Roop", "Alain Girault"]}]}, {"DBLP title": "Fast and accurate resource conflict simulation for performance analysis of multi-core systems.", "DBLP authors": ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763044", "OA papers": [{"PaperId": "https://openalex.org/W2107643420", "PaperTitle": "Fast and accurate resource conflict simulation for performance analysis of multi-core systems", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Research Center for Information Technology": 2.0, "University of T\u00fcbingen": 1.0}, "Authors": ["Stefan Stattelmann", "Oliver Bringmann", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "An approach to improve accuracy of source-level TLMs of embedded software.", "DBLP authors": ["Zhonglei Wang", "Kun Lu", "Andreas Herkersdorf"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763045", "OA papers": [{"PaperId": "https://openalex.org/W2141740031", "PaperTitle": "An approach to improve accuracy of source-level TLMs of embedded software", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Zhonglei Wang", "Kun Ping Lu", "Andreas Herkersdorf"]}]}, {"DBLP title": "Host-compiled multicore RTOS simulator for embedded real-time software development.", "DBLP authors": ["Parisa Razaghi", "Andreas Gerstlauer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763046", "OA papers": [{"PaperId": "https://openalex.org/W2150771490", "PaperTitle": "Host-compiled multicore RTOS simulator for embedded real-time software development", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Parisa Razaghi", "Andreas Gerstlauer"]}]}, {"DBLP title": "A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding.", "DBLP authors": ["Purushotham Murugappa", "Rachid Al-Khayat", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763047", "OA papers": [{"PaperId": "https://openalex.org/W2132083341", "PaperTitle": "A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Institute of Advanced Technologies of Brittany": 4.0}, "Authors": ["Purushotham Murugappa", "Rachid Al-Khayat", "Amer Baghdadi", "Michel Jezequel"]}]}, {"DBLP title": "A low-power VLIW processor for 3GPP-LTE complex numbers processing.", "DBLP authors": ["Christian Bernard", "Fabien Clermidy"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763048", "OA papers": [{"PaperId": "https://openalex.org/W2127684052", "PaperTitle": "A low-power VLIW processor for 3GPP-LTE complex numbers processing", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"CEA LETI": 1.0, "CEA Grenoble": 1.0}, "Authors": ["Christian Bernard", "Fabien Clermidy"]}]}, {"DBLP title": "Architecture and FPGA-implementation of a high throughput K+-Best detector.", "DBLP authors": ["Nils Heidmann", "Till Wiegand", "Steffen Paul"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763049", "OA papers": [{"PaperId": "https://openalex.org/W2150897383", "PaperTitle": "Architecture and FPGA-implementation of a high throughput K&lt;sup&gt;&amp;#x002B;&lt;/sup&gt;-Best detector", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Nils Heidmann", "Till Wiegand", "Steffen Paul"]}]}, {"DBLP title": "An energy-efficient 64-QAM MIMO detector for emerging wireless standards.", "DBLP authors": ["Nariman Moezzi Madani", "Thorlindur Thorolfsson", "Joseph Crop", "Patrick Chiang", "W. Rhett Davis"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763050", "OA papers": [{"PaperId": "https://openalex.org/W2135751260", "PaperTitle": "An energy-efficient 64-QAM MIMO detector for emerging wireless standards", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"North Carolina State University": 3.0, "Oregon State University": 2.0}, "Authors": ["Nariman Moezzi-Madani", "Thorlindur Thorolfsson", "Joseph Crop", "Patrick Chiang", "William C. Davis"]}]}, {"DBLP title": "Buffering implications for the design space of streaming MEMS storage.", "DBLP authors": ["Mohammed G. Khatib", "Leon Abelmann"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763268", "OA papers": [{"PaperId": "https://openalex.org/W2113436459", "PaperTitle": "Buffering implications for the design space of streaming MEMS storage", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Mohammed G. Khatib", "Leon Abelmann"]}]}, {"DBLP title": "Efficient RC power grid verification using node elimination.", "DBLP authors": ["Ankit Goyal", "Farid N. Najm"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763269", "OA papers": [{"PaperId": "https://openalex.org/W2149200766", "PaperTitle": "Efficient RC power grid verification using node elimination", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Ankit Goyal", "Farid N. Najm"]}]}, {"DBLP title": "A novel TSV topology for many-tier 3D power-delivery networks.", "DBLP authors": ["Michael B. Healy", "Sung Kyu Lim"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763270", "OA papers": [{"PaperId": "https://openalex.org/W1969191661", "PaperTitle": "A novel TSV topology for many-tier 3D power-delivery networks", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Michael B. Healy", "Sung Kyu Lim"]}]}, {"DBLP title": "Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories.", "DBLP authors": ["Nor Zaidi Haron", "Said Hamdioui"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763271", "OA papers": [{"PaperId": "https://openalex.org/W2139677920", "PaperTitle": "Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Malaysia Malacca": 0.5, "Delft University of Technology": 1.5}, "Authors": ["Nor Zaidi Haron", "Said Hamdioui"]}]}, {"DBLP title": "DynOAA - Dynamic offset adaptation algorithm for improving response times of CAN systems.", "DBLP authors": ["Tobias Ziermann", "J\u00fcrgen Teich", "Zoran Salcic"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763272", "OA papers": [{"PaperId": "https://openalex.org/W2034577959", "PaperTitle": "DynOAA &amp;#x2014; Dynamic offset adaptation algorithm for improving response times of CAN systems", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Erlangen-Nuremberg": 2.0, "University of Auckland": 1.0}, "Authors": ["Tobias Ziermann", "J\u00fcrgen Teich", "Zoran Salcic"]}]}, {"DBLP title": "A sensor fusion algorithm for an integrated angular position estimation with inertial measurement units.", "DBLP authors": ["Simone Sabatelli", "Francesco Sechi", "Luca Fanucci", "Alessandro Rocchi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763273", "OA papers": [{"PaperId": "https://openalex.org/W2099066500", "PaperTitle": "A sensor fusion algorithm for an integrated angular position estimation with inertial measurement units", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"SensorDynamics AG, Navacchio (Pisa), Italy": 3.0, "University of Pisa": 1.0}, "Authors": ["Simone Sabatelli", "Francesco Sechi", "Luca Fanucci", "A. Rocchi"]}]}, {"DBLP title": "Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation.", "DBLP authors": ["Luc Michel", "Nicolas Fournel", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763274", "OA papers": [{"PaperId": "https://openalex.org/W2110138575", "PaperTitle": "Speeding-up SIMD instructions dynamic binary translation in embedded processor simulation", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Grenoble Institute of Technology": 3.0}, "Authors": ["Luc Michel", "Nicolas Fournel", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "System-level energy-efficient scheduling for hard real-time embedded systems.", "DBLP authors": ["Linwei Niu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763275", "OA papers": [{"PaperId": "https://openalex.org/W2161414442", "PaperTitle": "System-level energy-efficient scheduling for hard real-time embedded systems", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Claflin University": 1.0}, "Authors": ["Linwei Niu"]}]}, {"DBLP title": "Timing error statistics for energy-efficient robust DSP systems.", "DBLP authors": ["Rami A. Abdallah", "Yu-Hung Lee", "Naresh R. Shanbhag"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763276", "OA papers": [{"PaperId": "https://openalex.org/W2150548599", "PaperTitle": "Timing error statistics for energy-efficient robust DSP systems", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Rami A. Abdallah", "Yu-Hung Lee", "Naresh R. Shanbhag"]}]}, {"DBLP title": "An energy-efficient 3D CMP design with fine-grained voltage scaling.", "DBLP authors": ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763278", "OA papers": [{"PaperId": "https://openalex.org/W2116283643", "PaperTitle": "An energy-efficient 3D CMP design with fine-grained voltage scaling", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Jishen Zhao", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "Optimized model checking of multiple properties.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763279", "OA papers": [{"PaperId": "https://openalex.org/W2160443552", "PaperTitle": "Optimized model checking of multiple properties", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Gianpiero Cabodi", "Sergio Nocco"]}]}, {"DBLP title": "A new distributed event-driven gate-level HDL simulation by accurate prediction.", "DBLP authors": ["Dusung Kim", "Maciej J. Ciesielski", "Seiyang Yang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763280", "OA papers": [{"PaperId": "https://openalex.org/W2138567459", "PaperTitle": "A new distributed event-driven gate-level HDL simulation by accurate prediction", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Massachusetts Amherst": 2.0, "Pusan National University": 1.0}, "Authors": ["Dusung Kim", "Maciej Ciesielski", "Seiyang Yang"]}]}, {"DBLP title": "Circuit and DFT techniques for robust and low cost qualification of a mixed-signal SoC with integrated power management system.", "DBLP authors": ["Lakshmanan Balasubramanian", "Puneet Sabbarwal", "Rajesh Kumar Mittal", "Prakash Narayanan", "Ranjit Kumar Dash", "Anand Devendra Kudari", "Srikanth Manian", "Sudhir Polarouthu", "Harikrishna Parthasarathy", "Ravi C. Vijayaraghavan", "Sachin Turkewadikar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763281", "OA papers": [{"PaperId": "https://openalex.org/W2126681429", "PaperTitle": "Circuit and DFT techniques for robust and low cost qualification of a mixed-signal SoC with integrated power management system", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (India)": 11.0}, "Authors": ["Lakshmanan Balasubramanian", "Puneet Sabbarwal", "Rajesh Mittal", "Prakash Narayanan", "Ranjit Dash", "Anand Devendra Kudari", "Srikanth Manian", "Sudhir Polarouthu", "Harikrishna Parthasarathy", "Ravi Vijayaraghavan", "Sachin Sudhir Turkewadikar"]}]}, {"DBLP title": "A 3D reconfigurable platform for 4G telecom applications.", "DBLP authors": ["Walid Lafi", "Didier Lattard", "Ahmed Amine Jerraya"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763282", "OA papers": [{"PaperId": "https://openalex.org/W2048342216", "PaperTitle": "A 3D reconfigurable platform for 4G telecom applications", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LETI": 3.0}, "Authors": ["Walid Lafi", "Didier Lattard", "Ahmed Amine Jerraya"]}]}, {"DBLP title": "An LOCV-based static timing analysis considering spatial correlations of power supply variations.", "DBLP authors": ["Susumu Kobayashi", "Kenichi Horiuchi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763283", "OA papers": [{"PaperId": "https://openalex.org/W1969797388", "PaperTitle": "An LOCV-based static timing analysis considering spatial correlations of power supply variations", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Renesas Electronics (Japan)": 2.0}, "Authors": ["Susumu Kobayashi", "Kenichi Horiuchi"]}]}, {"DBLP title": "Compiling SyncCharts to Synchronous C.", "DBLP authors": ["Claus Traulsen", "T. Amende", "Reinhard von Hanxleden"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763284", "OA papers": [{"PaperId": "https://openalex.org/W2127432103", "PaperTitle": "Compiling SyncCharts to Synchronous C", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Kiel University": 3.0}, "Authors": ["Claus Traulsen", "Torsten Amende", "Reinhard von Hanxleden"]}]}, {"DBLP title": "Optimization of stateful hardware acceleration in hybrid architectures.", "DBLP authors": ["Xiaotao Chang", "Yike Ma", "Hubertus Franke", "Kun Wang", "Rui Hou", "Hao Yu", "Terry Nelms"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763285", "OA papers": [{"PaperId": "https://openalex.org/W2157726562", "PaperTitle": "Optimization of stateful hardware acceleration in hybrid architectures", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - China": 3.0, "Institute of Computing Technology": 1.0, "IBM (United States)": 2.0, "IBM Software Group": 1.0}, "Authors": ["Xiaotao Chang", "Yike Ma", "Hubertus Franke", "Kun Wang", "Rui Hou", "Hao Yu", "Terry Nelms"]}]}, {"DBLP title": "Formal reset recovery slack calculation at the register transfer level.", "DBLP authors": ["Chih-Neng Chung", "Chia-Wei Chang", "Kai-Hui Chang", "Sy-Yen Kuo"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763286", "OA papers": [{"PaperId": "https://openalex.org/W2095777628", "PaperTitle": "Formal reset recovery slack calculation at the register transfer level", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 2.0, "National Central University": 1.0, "Avery Design Systems (United States)": 1.0}, "Authors": ["Chih-Neng Chung", "Chia-Wei Chang", "Kai-Hui Chang", "Sy-Yen Kuo"]}]}, {"DBLP title": "Multi-granularity thermal evaluation of 3D MPSoC architectures.", "DBLP authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu", "El Mostapha Aboulhamid", "Ian O'Connor"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763287", "OA papers": [{"PaperId": "https://openalex.org/W2163916301", "PaperTitle": "Multi-granularity thermal evaluation of 3D MPSoC architectures", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universit\u00e9 de Montr\u00e9al": 1.6666666666666665, "\u00c9cole Polytechnique": 1.6666666666666665, "Polytechnique Montr\u00e9al": 1.6666666666666665}, "Authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu", "El Mostapha Aboulhamid", "Ian O'Connor"]}]}, {"DBLP title": "Two methods for 24 Gbps test signal synthesis.", "DBLP authors": ["David C. Keezer", "Carl Edward Gray"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763288", "OA papers": [{"PaperId": "https://openalex.org/W2014046113", "PaperTitle": "Two methods for 24 Gbps test signal synthesis", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["David Keezer", "C. Gray"]}]}, {"DBLP title": "3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers.", "DBLP authors": ["Yi-Chung Chen", "Hai Li", "Yiran Chen", "Robinson E. Pino"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763289", "OA papers": [{"PaperId": "https://openalex.org/W2136317727", "PaperTitle": "3D-ICML: A 3D bipolar ReRAM design with interleaved complementary memory layers", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"SUNY Polytechnic Institute": 2.0, "University of Pittsburgh": 1.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Yi-Chung Chen", "Hai Li", "Yi Chen", "Robinson E. Pino"]}]}, {"DBLP title": "Architectural exploration of 3D FPGAs towards a better balance between area and delay.", "DBLP authors": ["Chia-I Chen", "Bau-Cheng Lee", "Juinn-Dar Huang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763290", "OA papers": [{"PaperId": "https://openalex.org/W2124786677", "PaperTitle": "Architectural exploration of 3D FPGAs towards a better balance between area and delay", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Chia-I Chen", "Bau-Cheng Lee", "Juinn-Dar Huang"]}]}, {"DBLP title": "NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs.", "DBLP authors": ["Jo\u00ebl Porquet", "Alain Greiner", "Christian Schwarz"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763291", "OA papers": [{"PaperId": "https://openalex.org/W2133628626", "PaperTitle": "NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Sorbonne University": 2.0, "Nagra (France)": 0.5, "National Cooperative for the Disposal of Radioactive Waste (Switzerland)": 0.5}, "Authors": ["Joel Porquet", "Alain Greiner", "Christian Schwarz"]}]}, {"DBLP title": "Early chip planning cockpit.", "DBLP authors": ["Jeonghee Shin", "John A. Darringer", "Guojie Luo", "Alan J. Weger", "Charles L. Johnson"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763292", "OA papers": [{"PaperId": "https://openalex.org/W2113528946", "PaperTitle": "Early chip planning cockpit", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (United States)": 5.0}, "Authors": ["Jeonghee Shin", "John A. Darringer", "Guojie Luo", "Alan J. Weger", "Charles R. Johnson"]}]}, {"DBLP title": "Power reduction via near-optimal library-based cell-size selection.", "DBLP authors": ["Mohammad Rahman", "Hiran Tennakoon", "Carl Sechen"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763293", "OA papers": [{"PaperId": "https://openalex.org/W2148292098", "PaperTitle": "Power reduction via near-optimal library-based cell-size selection", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Mohammad Mafizur Rahman", "Hiran Tennakoon", "Carl Sechen"]}]}, {"DBLP title": "Scalable packet classification via GPU metaprogramming.", "DBLP authors": ["Kang Kang", "Yangdong Steve Deng"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763294", "OA papers": [{"PaperId": "https://openalex.org/W2123797870", "PaperTitle": "Scalable packet classification via GPU metaprogramming", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Kang Kang", "Yangdong Deng"]}]}, {"DBLP title": "Battery-supercapacitor hybrid system for high-rate pulsed load applications.", "DBLP authors": ["Donghwa Shin", "Younghyun Kim", "Jaeam Seo", "Naehyuck Chang", "Yanzhi Wang", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763295", "OA papers": [{"PaperId": "https://openalex.org/W2141643015", "PaperTitle": "Battery-supercapacitor hybrid system for high-rate pulsed load applications", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Seoul National University": 4.0, "Southern California University for Professional Studies": 1.0, "University of Southern California": 1.0}, "Authors": ["Donghwa Shin", "Younghyun Kim", "Jaeam Seo", "Naehyuck Chang", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "Feedback based droop mitigation.", "DBLP authors": ["Salvatore Pontarelli", "Marco Ottavi", "Adelio Salsano", "Kamran Zarrineh"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763296", "OA papers": [{"PaperId": "https://openalex.org/W1996545464", "PaperTitle": "Feedback based droop mitigation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Rome Tor Vergata": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Salvatore Pontarelli", "Marco Ottavi", "Adelio Salsano", "Kamran Zarrineh"]}]}, {"DBLP title": "A 0.964mW digital hearing aid system.", "DBLP authors": ["Peng Qiao", "Henk Corporaal", "Menno Lindwer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763297", "OA papers": [{"PaperId": "https://openalex.org/W2151842079", "PaperTitle": "A 0.964mW digital hearing aid system", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Eindhoven University of Technology": 2.0, "Silicon Hive, Eindhoven, The Netherlands": 1.0}, "Authors": ["Peng Qiao", "Henk Corporaal", "Menno Lindwer"]}]}, {"DBLP title": "HypoEnergy. Hybrid supercapacitor-battery power-supply optimization for Energy efficiency.", "DBLP authors": ["Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763298", "OA papers": [{"PaperId": "https://openalex.org/W2126598521", "PaperTitle": "HypoEnergy. Hybrid supercapacitor-battery power-supply optimization for Energy efficiency", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Rice University": 2.0}, "Authors": ["Azalia Mirhoseini", "Farinaz Koushanfar"]}]}, {"DBLP title": "Fine-grain OpenMP runtime support with explicit communication hardware primitives.", "DBLP authors": ["Pranav Tendulkar", "Vassilis Papaefstathiou", "George Nikiforos", "Stamatis G. Kavadias", "Dimitrios S. Nikolopoulos", "Manolis Katevenis"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763299", "OA papers": [{"PaperId": "https://openalex.org/W2129037439", "PaperTitle": "Fine-grain OpenMP runtime support with explicit communication hardware primitives", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Computer Science, FORTH, Heraklion, Crete, Greece": 6.0}, "Authors": ["Pranav Tendulkar", "Vassilis Papaefstathiou", "George Nikiforos", "Stamatis Kavadias", "Dimitrios S. Nikolopoulos", "Manolis Katevenis"]}]}, {"DBLP title": "Transition-Time-Relation based capture-safety checking for at-speed scan test generation.", "DBLP authors": ["Kohei Miyase", "Xiaoqing Wen", "Masao Aso", "Hiroshi Furukawa", "Yuta Yamato", "Seiji Kajihara"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763300", "OA papers": [{"PaperId": "https://openalex.org/W2115895773", "PaperTitle": "Transition-Time-Relation based capture-safety checking for at-speed scan test generation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu Institute of Technology": 3.0, "Renesas Electronics (United States)": 2.0, "Fukuoka Industry Science & Technology Foundation": 1.0}, "Authors": ["Kohei Miyase", "XiangYang Wen", "Masao Aso", "Hiroshi Furukawa", "Yamato Y", "Seiji Kajihara"]}]}, {"DBLP title": "2D and 3D integration with organic and silicon electronics.", "DBLP authors": ["Clinton K. Landrock", "Badr Omrane", "Yindar Chuo", "Bozena Kaminska", "Jeydmer Aristizabal"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763301", "OA papers": [{"PaperId": "https://openalex.org/W2123451541", "PaperTitle": "2D and 3D integration with organic and silicon electronics", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Track A5. Energy Generation, Recovery and Management Systems": 5.0}, "Authors": ["Clinton Landrock", "Badr Omrane", "Yindar Chuo", "Bozena Kaminska", "Jeydmer Aristizabal"]}]}, {"DBLP title": "Ultra low-power photovoltaic MPPT technique for indoor and outdoor wireless sensor nodes.", "DBLP authors": ["Alex S. Weddell", "Geoff V. Merrett", "Bashir M. Al-Hashimi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763302", "OA papers": [{"PaperId": "https://openalex.org/W2127522781", "PaperTitle": "Ultra low-power photovoltaic MPPT technique for indoor and outdoor wireless sensor nodes", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Alex S. Weddell", "Geoff V. Merrett", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "A fault-tolerant deadlock-free adaptive routing for on chip interconnects.", "DBLP authors": ["Fabien Chaix", "Dimiter Avresky", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763303", "OA papers": [{"PaperId": "https://openalex.org/W2123951243", "PaperTitle": "A fault-tolerant deadlock-free adaptive routing for on chip interconnects", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Fabien Chaix", "Dimiter R. Avresky", "Nacer-Eddine Zergainoh", "Michael Nicolaidis"]}]}, {"DBLP title": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles.", "DBLP authors": ["Alexandre M. Amory", "Luciano Ost", "C\u00e9sar A. M. Marcon", "Fernando Gehm Moraes", "Marcelo Lubaszewski"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763304", "OA papers": [{"PaperId": "https://openalex.org/W2163061423", "PaperTitle": "Evaluating energy consumption of homogeneous MPSoCs using spare tiles", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 4.0, "Federal University of Rio Grande do Sul": 1.0}, "Authors": ["Alexandre M. Amory", "Luciano Ost", "Cesar Marcon", "Fernando Moraes", "Marcelo Lubaszewski"]}]}, {"DBLP title": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC.", "DBLP authors": ["Leonardo Kunz", "Gustavo Gir\u00e3o", "Fl\u00e1vio Rech Wagner"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763305", "OA papers": [{"PaperId": "https://openalex.org/W2163636407", "PaperTitle": "Improving the efficiency of a hardware transactional memory on an NoC-based MPSoC", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Leonardo Kunz", "Gustavo Girao", "Fl\u00e1vio Rech Wagner"]}]}, {"DBLP title": "Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown.", "DBLP authors": ["Vikas Chandra", "Robert C. Aitken"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763306", "OA papers": [{"PaperId": "https://openalex.org/W2156315648", "PaperTitle": "Analytical model for SRAM dynamic write-ability degradation due to gate oxide breakdown", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"American Rock Mechanics Association": 2.0}, "Authors": ["Vikas Chandra", "Robert Grant Aitken"]}]}, {"DBLP title": "Multi-level attacks: An emerging security concern for cryptographic hardware.", "DBLP authors": ["Subidh Ali", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763307", "OA papers": [{"PaperId": "https://openalex.org/W2165172455", "PaperTitle": "Multi-level attacks: An emerging security concern for cryptographic hardware", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Case Western Reserve University": 1.0}, "Authors": ["Sk. Musharaf Ali", "Rajat Subhra Chakraborty", "Debdeep Mukhopadhyay", "Swarup Bhunia"]}]}, {"DBLP title": "A new reversible design of BCD adder.", "DBLP authors": ["Himanshu Thapliyal", "N. Ranganathan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763308", "OA papers": [{"PaperId": "https://openalex.org/W2162006447", "PaperTitle": "A new reversible design of BCD adder", "Year": 2011, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Himanshu Thapliyal", "Nagarajan Ranganathan"]}]}, {"DBLP title": "jTLM: An experimentation framework for the simulation of transaction-level models of Systems-on-Chip.", "DBLP authors": ["Giovanni Funchal", "Matthieu Moy"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763309", "OA papers": [{"PaperId": "https://openalex.org/W2168236892", "PaperTitle": "jTLM: An experimentation framework for the simulation of transaction-level models of Systems-on-Chip", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"STMicroelectronics (France)": 1.0, "Verimag": 1.0}, "Authors": ["Giovanni Funchal", "Matthieu Moy"]}]}, {"DBLP title": "Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching.", "DBLP authors": ["Rajeev Narayanan", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763310", "OA papers": [{"PaperId": "https://openalex.org/W2125102200", "PaperTitle": "Ensuring correctness of analog circuits in presence of noise and process variations using pattern matching", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Rajeev Narayanan", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "A multi-objective decision-theoretic exploration algorithm for platform-based design.", "DBLP authors": ["Giovanni Beltrame", "Gabriela Nicolescu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763311", "OA papers": [{"PaperId": "https://openalex.org/W2167102679", "PaperTitle": "A multi-objective decision-theoretic exploration algorithm for platform-based design", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Giovanni Beltrame", "Gabriela Nicolescu"]}]}, {"DBLP title": "Predicting bus contention effects on energy and performance in multi-processor SoCs.", "DBLP authors": ["Sandro Penolazzi", "Ingo Sander", "Ahmed Hemani"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763312", "OA papers": [{"PaperId": "https://openalex.org/W2125484986", "PaperTitle": "Predicting bus contention effects on energy and performance in multi-processor SoCs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"[Dept. of Electronic Systems, School of ICT, KTH, Stockholm, Sweden]": 3.0}, "Authors": ["Sandro Penolazzi", "Ingo Sander", "Ahmed Hemani"]}]}, {"DBLP title": "A specialized low-cost vectorized loop buffer for embedded processors.", "DBLP authors": ["Libo Huang", "Zhiying Wang", "Li Shen", "Hongyi Lu", "Nong Xiao", "Cong Liu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763313", "OA papers": [{"PaperId": "https://openalex.org/W2138232997", "PaperTitle": "A specialized low-cost vectorized loop buffer for embedded processors", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National University of Defense Technology": 6.0}, "Authors": ["Libo Huang", "Zhiying Wang", "Li Shen", "Hongyi Lu", "Nong Xiao", "Cong Liu"]}]}, {"DBLP title": "Determining the minimal number of lines for large reversible circuits.", "DBLP authors": ["Robert Wille", "Oliver Kesz\u00f6cze", "Rolf Drechsler"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763314", "OA papers": [{"PaperId": "https://openalex.org/W2124643479", "PaperTitle": "Determining the minimal number of lines for large reversible circuits", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Robert Wille", "Oliver Keszocze", "Rolf Drechsler"]}]}, {"DBLP title": "Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation.", "DBLP authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Jean-Philippe Diguet", "S\u00e9bastien Guillet"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763315", "OA papers": [{"PaperId": "https://openalex.org/W2164143126", "PaperTitle": "Dynamic applications on reconfigurable systems: From UML model design to FPGAs implementation", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"European University of Brittany": 5.0}, "Authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Jean-Philippe Diguet", "S\u00e9bastien Guillet"]}]}, {"DBLP title": "A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features.", "DBLP authors": ["Cristian Ferent", "Alex Doboli"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763316", "OA papers": [{"PaperId": "https://openalex.org/W2150162792", "PaperTitle": "A symbolic technique for automated characterization of the uniqueness and similarity of analog circuit design features", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Stony Brook University": 1.0, "State University of New York": 1.0}, "Authors": ["Cristian Ferent", "Alex Doboli"]}]}, {"DBLP title": "An efficient Quantum-Dot Cellular Automata adder.", "DBLP authors": ["Francesco Bruschi", "Francesco Perini", "Vincenzo Rana", "Donatella Sciuto"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763318", "OA papers": [{"PaperId": "https://openalex.org/W2109786631", "PaperTitle": "An efficient Quantum-Dot Cellular Automata adder", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Francesco Bruschi", "Francesco Perini", "Vincenzo Rana", "Donatella Sciuto"]}]}, {"DBLP title": "Priority division: A high-speed shared-memory bus arbitration with bounded latency.", "DBLP authors": ["Hardik Shah", "Andreas Raabe", "Alois C. Knoll"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763319", "OA papers": [{"PaperId": "https://openalex.org/W2113130027", "PaperTitle": "Priority division: A high-speed shared-memory bus arbitration with bounded latency", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Fortiss": 2.0, "Technical University of Munich": 1.0}, "Authors": ["Hardik Shah", "Andreas Raabe", "Alois Knoll"]}]}, {"DBLP title": "System-level modeling of a mixed-signal System on Chip for Wireless Sensor Networks.", "DBLP authors": ["Gilmar S. Beserra", "Jos\u00e9 Edil G. de Medeiros", "Arthur M. Sampaio", "Jos\u00e9 Camargo da Costa"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763320", "OA papers": [{"PaperId": "https://openalex.org/W2101308959", "PaperTitle": "System-level modeling of a mixed-signal System on Chip for Wireless Sensor Networks", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bras\u00edlia": 4.0}, "Authors": ["Gilmar S. Beserra", "Jose E. G. Medeiros", "Arthur M. Sampaio", "Jos\u00e9 Galberto Martins da Costa"]}]}, {"DBLP title": "A UML 2-based hardware-software co-design framework for body sensor network applications.", "DBLP authors": ["Zhenxin Sun", "Chi-Tsai Yeh", "Weng-Fai Wong"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763321", "OA papers": [{"PaperId": "https://openalex.org/W2119062323", "PaperTitle": "A UML 2-based hardware-software co-design framework for body sensor network applications", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National University of Singapore": 2.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Zhenxin Sun", "Chi-Tsai Yeh", "Weng-Fai Wong"]}]}, {"DBLP title": "An area-efficient multi-level single-track pipeline template.", "DBLP authors": ["Pankaj Golani", "Peter A. Beerel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763322", "OA papers": [{"PaperId": "https://openalex.org/W2155147849", "PaperTitle": "An area-efficient multi-level single-track pipeline template", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Pankaj Golani", "Peter A. Beerel"]}]}, {"DBLP title": "Slack-aware scheduling on Coarse Grained Reconfigurable Arrays.", "DBLP authors": ["Giovanni Ansaloni", "Laura Pozzi", "Kazuyuki Tanimura", "Nikil D. Dutt"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763323", "OA papers": [{"PaperId": "https://openalex.org/W2122149881", "PaperTitle": "Slack-aware scheduling on Coarse Grained Reconfigurable Arrays", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0, "University of California, Irvine": 2.0}, "Authors": ["Giovanni Ansaloni", "Laura Pozzi", "Kazuyuki Tanimura", "Nikil Dutt"]}]}, {"DBLP title": "Timing variation-aware custom instruction extension technique.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763324", "OA papers": [{"PaperId": "https://openalex.org/W2016784345", "PaperTitle": "Timing variation-aware custom instruction extension technique", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Tehran": 2.0, "University of Southern California": 1.0}, "Authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Pseudo circuit model for representing uncertainty in waveforms.", "DBLP authors": ["Ashish Nigam", "Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763325", "OA papers": [{"PaperId": "https://openalex.org/W2110091239", "PaperTitle": "Pseudo circuit model for representing uncertainty in waveforms", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["Ashish Kumar Nigam", "Qin Tang", "Amir Zjajo", "Michel Berkelaar", "Nick van der Meijs"]}]}, {"DBLP title": "A global postsynthesis optimization method for combinational circuits.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763326", "OA papers": [{"PaperId": "https://openalex.org/W2107870906", "PaperTitle": "A global postsynthesis optimization method for combinational circuits", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Brno University of Technology": 2.0}, "Authors": ["Zdenek Vasicek", "Lukas Sekanina"]}]}, {"DBLP title": "An algorithm to improve accuracy of criticality in statistical static timing analysis.", "DBLP authors": ["Shuji Tsukiyama", "Masahiro Fukui"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763327", "OA papers": [{"PaperId": "https://openalex.org/W2096935871", "PaperTitle": "An algorithm to improve accuracy of criticality in statistical static timing analysis", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chuo University": 1.0, "Ritsumeikan University": 1.0}, "Authors": ["Shuji Tsukiyama", "Masahiro Fukui"]}]}, {"DBLP title": "An approach for dynamic selection of synthesis transformations based on Markov Decision Processes.", "DBLP authors": ["Tobias Welp", "Andreas Kuehlmann"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763328", "OA papers": [{"PaperId": "https://openalex.org/W2159905915", "PaperTitle": "An approach for dynamic selection of synthesis transformations based on Markov Decision Processes", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Tobias Welp", "Andreas Kuehlmann"]}]}, {"DBLP title": "Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis.", "DBLP authors": ["Michael Merrett", "Plamen Asenov", "Yangang Wang", "Mark Zwolinski", "Dave Reid", "Campbell Millar", "Scott Roy", "Zhenyu Liu", "Stephen B. Furber", "Asen Asenov"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763329", "OA papers": [{"PaperId": "https://openalex.org/W2128009350", "PaperTitle": "Modelling circuit performance variations due to statistical variability: Monte Carlo static timing analysis", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Southampton": 3.0, "University of Glasgow": 5.0, "University of Manchester": 2.0}, "Authors": ["Michael J. Merrett", "Plamen Asenov", "Yangang Wang", "Mark Zwolinski", "Dave Reid", "Campbell Millar", "Scott William Roy", "Zhenyu Liu", "Steve Furber", "Asen Asenov"]}]}, {"DBLP title": "Enabling improved power management in multicore processors through clustered DVFS.", "DBLP authors": ["T. Kolpe", "Antonia Zhai", "Sachin S. Sapatnekar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763052", "OA papers": [{"PaperId": "https://openalex.org/W2139893873", "PaperTitle": "Enabling improved power management in multicore processors through clustered DVFS", "Year": 2011, "CitationCount": 72, "EstimatedCitation": 72, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Tejaswini Kolpe", "Antonia Zhai", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Dynamic thermal management in 3D multi-core architecture through run-time adaptation.", "DBLP authors": ["Fazal Hameed", "Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763053", "OA papers": [{"PaperId": "https://openalex.org/W2113790294", "PaperTitle": "Dynamic thermal management in 3D multi-core architecture through run-time adaptation", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Karlsruher Institut fur Technologie, Karlsruhe, Baden-W\u00c3\u00bcrttemberg, DE": 1.0}, "Authors": ["Fazal Hameed", "Mohammad Abdullah Al Faruque", "Jorg Henkel"]}]}, {"DBLP title": "Distributed hardware matcher framework for SoC survivability.", "DBLP authors": ["Ilya Wagner", "Shih-Lien Lu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763054", "OA papers": [{"PaperId": "https://openalex.org/W2170404314", "PaperTitle": "Distributed hardware matcher framework for SoC survivability", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United Kingdom)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Ilya Wagner", "Shih-Lien Lu"]}]}, {"DBLP title": "A cost-effective substantial-impact-filter based method to tolerate voltage emergencies.", "DBLP authors": ["Songjun Pan", "Yu Hu", "Xing Hu", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763055", "OA papers": [{"PaperId": "https://openalex.org/W2108999265", "PaperTitle": "A cost-effective substantial-impact-filter based method to tolerate voltage emergencies", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Songjun Pan", "Yu Hu", "Xing Hu", "Xiaowei Li"]}]}, {"DBLP title": "Interpolation sequences revisited.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763056", "OA papers": [{"PaperId": "https://openalex.org/W2162271173", "PaperTitle": "Interpolation sequences revisited", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"]}]}, {"DBLP title": "Automated debugging of SystemVerilog assertions.", "DBLP authors": ["Brian Keng", "Sean Safarpour", "Andreas G. Veneris"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763057", "OA papers": [{"PaperId": "https://openalex.org/W2124933793", "PaperTitle": "Automated debugging of SystemVerilog assertions", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 1.0, "Vennsa Technologies (Canada)": 1.0, "University of Toronto, Toronto, ON, CA": 1.0}, "Authors": ["Brian Keng", "Sean Safarpour", "Andreas Veneris"]}]}, {"DBLP title": "Counterexample-guided SMT-driven optimal buffer sizing.", "DBLP authors": ["Bryan A. Brady", "Daniel E. Holcomb", "Sanjit A. Seshia"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763058", "OA papers": [{"PaperId": "https://openalex.org/W2164549255", "PaperTitle": "Counterexample-guided SMT-driven optimal buffer sizing", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Bryan Brady", "Daniel Holcomb", "Sanjit A. Seshia"]}]}, {"DBLP title": "DOM: A Data-dependency-Oriented Modeling approach for efficient simulation of OS preemptive scheduling.", "DBLP authors": ["Peng-Chih Wang", "Meng-Huan Wu", "Ren-Song Tsay"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763059", "OA papers": [{"PaperId": "https://openalex.org/W2130827605", "PaperTitle": "DOM: A Data-dependency-Oriented Modeling approach for efficient simulation of OS preemptive scheduling", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Peng-Chih Wang", "Meng-Huan Wu", "Ren-Song Tsay"]}]}, {"DBLP title": "Cycle-count-accurate processor modeling for fast and accurate system-level simulation.", "DBLP authors": ["Chen Kang Lo", "Li-Chun Chen", "Meng-Huan Wu", "Ren-Song Tsay"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763060", "OA papers": [{"PaperId": "https://openalex.org/W2132481498", "PaperTitle": "Cycle-count-accurate processor modeling for fast and accurate system-level simulation", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Chen-Kang Lo", "Lichun Chen", "Meng-Huan Wu", "Ren-Song Tsay"]}]}, {"DBLP title": "A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems.", "DBLP authors": ["Cheng-Yang Fu", "Meng-Huan Wu", "Ren-Song Tsay"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763061", "OA papers": [{"PaperId": "https://openalex.org/W2124392085", "PaperTitle": "A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Cheng-Yang Fu", "Meng-Huan Wu", "Ren-Song Tsay"]}]}, {"DBLP title": "Speeding Up MPSoC virtual platform simulation by Ultra Synchronization Checking Method.", "DBLP authors": ["Yu-Fu Yeh", "Chung-Yang Huang", "Chi-An Wu", "Hsin-Cheng Lin"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763062", "OA papers": [{"PaperId": "https://openalex.org/W2096494420", "PaperTitle": "Speeding Up MPSoC virtual platform simulation by Ultra Synchronization Checking Method", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Graduate Institute of Electronics Engineering, National Taiwan University,": 3.0, "National Taiwan University": 1.0}, "Authors": ["Yu-Fu Yeh", "Chung-Yang (Ric) Huang", "Chi-An Wu", "Hsin-Cheng Lin"]}]}, {"DBLP title": "An all-digital built-in self-test technique for transfer function characterization of RF PLLs.", "DBLP authors": ["Ping-Ying Wang", "Hsiu-Ming Chang", "Kwang-Ting Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763063", "OA papers": [{"PaperId": "https://openalex.org/W2162342448", "PaperTitle": "An all-digital built-in self-test technique for transfer function characterization of RF PLLs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Mediatek, Inc. [Ta\u00efwan]": 1.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Ping-Ying Wang", "Hsiu-Ming Chang", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A true power detector for RF PA built-in calibration and testing.", "DBLP authors": ["Pedro Fonseca da Mota", "Jos\u00e9 Machado da Silva"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763064", "OA papers": [{"PaperId": "https://openalex.org/W2096190877", "PaperTitle": "A true power detector for RF PA built-in calibration and testing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Porto": 1.0, "Institute for Systems Engineering and Computers": 1.0}, "Authors": ["Pedro Fonseca da Mota", "Jos\u00e9 Antonio Gonzalez da Silva"]}]}, {"DBLP title": "Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example.", "DBLP authors": ["Hamidreza Hashempour", "Jos Dohmen", "Bratislav Tasic", "Bram Kruseman", "Camelia Hora", "Maikel van Beurden", "Yizi Xing"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763065", "OA papers": [{"PaperId": "https://openalex.org/W2039267132", "PaperTitle": "Test time reduction in analogue/mixed-signal devices by defect oriented testing: An industrial example", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"NXP (Netherlands)": 7.0}, "Authors": ["Hamidreza Hashempour", "J.J. Dohmen", "Bratislav Tasi\u0107", "B. Kruseman", "C. Hora", "Maikel van Beurden", "Yizi Xing"]}]}, {"DBLP title": "Testing of high-speed DACs using PRBS generation with \"Alternate-Bit-Tapping\".", "DBLP authors": ["Mohit Singh", "Mahendra Sakare", "Shalabh Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763066", "OA papers": [{"PaperId": "https://openalex.org/W2130580636", "PaperTitle": "Testing of high-speed DACs using PRBS generation with &#x201C;Alternate-Bit-Tapping&#x201D;", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Bombay": 3.0}, "Authors": ["Mohit Singh", "Mahendra Sakare", "Shalabh Gupta"]}]}, {"DBLP title": "Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations.", "DBLP authors": ["Da-Cheng Juan", "Siddharth Garg", "Diana Marculescu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763067", "OA papers": [{"PaperId": "https://openalex.org/W2110544243", "PaperTitle": "Statistical thermal evaluation and mitigation techniques for 3D Chip-Multiprocessors in the presence of process variations", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Carnegie Mellon University": 2.0, "University of Waterloo": 1.0}, "Authors": ["Da-Cheng Juan", "Siddharth Garg", "Diana Marculescu"]}]}, {"DBLP title": "Design space exploration for 3D-stacked DRAMs.", "DBLP authors": ["Christian Weis", "Norbert Wehn", "Igor Loi", "Luca Benini"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763068", "OA papers": [{"PaperId": "https://openalex.org/W2149142646", "PaperTitle": "Design space exploration for 3D-stacked DRAMs", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Kaiserslautern": 2.0, "University of Bologna": 2.0}, "Authors": ["Christian Weis", "Norbert Wehn", "Loi Igor", "Luca Benini"]}]}, {"DBLP title": "Analytical heat transfer model for thermal through-silicon vias.", "DBLP authors": ["Hu Xu", "Vasilis F. Pavlidis", "Giovanni De Micheli"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763069", "OA papers": [{"PaperId": "https://openalex.org/W2107487634", "PaperTitle": "Analytical heat transfer model for thermal through-silicon vias", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Hu Xu", "Vasilis F. Pavlidis", "Giovanni De Micheli"]}]}, {"DBLP title": "A new architecture for power network in 3D IC.", "DBLP authors": ["Hsien-Te Chen", "Hong-Long Lin", "Zi-Cheng Wang", "TingTing Hwang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763070", "OA papers": [{"PaperId": "https://openalex.org/W2146176401", "PaperTitle": "A new architecture for power network in 3D IC", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Hsien-Te Chen", "Hong-Long Lin", "Zicheng Wang", "TingTing Hwang"]}]}, {"DBLP title": "Achieving composability in NoC-based MPSoCs through QoS management at software level.", "DBLP authors": ["Everton Carara", "Gabriel Marchesan Almeida", "Gilles Sassatelli", "Fernando Gehm Moraes"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763071", "OA papers": [{"PaperId": "https://openalex.org/W2120172220", "PaperTitle": "Achieving composability in NoC-based MPSoCs through QoS management at software level", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0}, "Authors": ["Everton Alceu Carara", "Gabriel Peixoto Le\u00e3o Almeida", "Gilles Sassatelli", "Fernando Moraes"]}]}, {"DBLP title": "Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links.", "DBLP authors": ["Marjan Asadinia", "Mehdi Modarressi", "Arash Tavakkol", "Hamid Sarbazi-Azad"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763072", "OA papers": [{"PaperId": "https://openalex.org/W2139391061", "PaperTitle": "Supporting non-contiguous processor allocation in mesh-based CMPs using virtual point-to-point links", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Marjan Asadinia", "Mehdi Modarressi", "Arash Tavakkol", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling.", "DBLP authors": ["Markus Winter", "Gerhard P. Fettweis"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763073", "OA papers": [{"PaperId": "https://openalex.org/W2120242077", "PaperTitle": "Guaranteed service virtual channel allocation in NoCs for run-time task scheduling", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Vodafone (Spain)": 1.0, "TU Dresden": 1.0}, "Authors": ["Markus Winter", "Gerhard Fettweis"]}]}, {"DBLP title": "An FPGA bridge preserving traffic quality of service for on-chip network-based systems.", "DBLP authors": ["Ashkan Beyranvand Nejad", "Matias Escudero Martinez", "Kees Goossens"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763074", "OA papers": [{"PaperId": "https://openalex.org/W2053105481", "PaperTitle": "An FPGA bridge preserving traffic quality of service for on-chip network-based systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Ashkan Beyranvand Nejad", "Matias Martinez", "Kees Goossens"]}]}, {"DBLP title": "Power-driven global routing for multi-supply voltage domains.", "DBLP authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeff T. Linderoth"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763077", "OA papers": [{"PaperId": "https://openalex.org/W2164812572", "PaperTitle": "Power-driven global routing for multi-supply voltage domains", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Tai-Hsuan Wu", "Azadeh Davoodi", "Jeff Linderoth"]}]}, {"DBLP title": "Obstacle-aware multiple-source rectilinear Steiner tree with electromigration and IR-drop avoidance.", "DBLP authors": ["Jin-Tai Yan", "Zhi-Wei Chen"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763078", "OA papers": [{"PaperId": "https://openalex.org/W2156895672", "PaperTitle": "Obstacle-aware multiple-source rectilinear Steiner tree with electromigration and IR-drop avoidance", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chung Hua University": 2.0}, "Authors": ["Jin-Tai Yan", "Zhiwei Chen"]}]}, {"DBLP title": "Steiner tree based rotary clock routing with bounded skew and capacitive load balancing.", "DBLP authors": ["Jianchao Lu", "Vinayak Honkote", "Xin Chen", "Baris Taskin"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763079", "OA papers": [{"PaperId": "https://openalex.org/W2103943364", "PaperTitle": "Steiner tree based rotary clock routing with bounded skew and capacitive load balancing", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Drexel University": 4.0}, "Authors": ["Jianchao Lu", "Vinayak Honkote", "Xin Chen", "Baris Taskin"]}]}, {"DBLP title": "On routing fixed escaped boundary pins for high speed boards.", "DBLP authors": ["Tsung-Ying Tsai", "Ren-Jie Lee", "Ching-Yu Chin", "Chung-Yi Kuan", "Hung-Ming Chen", "Yoji Kajitani"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763080", "OA papers": [{"PaperId": "https://openalex.org/W2107816610", "PaperTitle": "On routing fixed escaped boundary pins for high speed boards", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Global Unichip (Taiwan)": 1.0, "Dept. of Electronics Engr., NCTU, Hsinchu, Taiwan": 4.0, "The University of Kitakyushu": 1.0}, "Authors": ["Tsung-Ying Tsai", "Ren-Jie Lee", "Ching-Yu Chin", "Chung-Yi Kuan", "Hung-Ming Chen", "Yoji Kajitani"]}]}, {"DBLP title": "Dynamic write limited minimum operating voltage for nanoscale SRAMs.", "DBLP authors": ["Satyanand Nalam", "Vikas Chandra", "Robert C. Aitken", "Benton H. Calhoun"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763081", "OA papers": [{"PaperId": "https://openalex.org/W2126918373", "PaperTitle": "Dynamic write limited minimum operating voltage for nanoscale SRAMs", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Virginia": 2.0, "American Rock Mechanics Association": 2.0}, "Authors": ["Satyanand Nalam", "Vikas Chandra", "Robert Grant Aitken", "Benton H. Calhoun"]}]}, {"DBLP title": "Variation aware dynamic power management for chip multiprocessor architectures.", "DBLP authors": ["Mohammad Ghasemazar", "Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763082", "OA papers": [{"PaperId": "https://openalex.org/W2159941490", "PaperTitle": "Variation aware dynamic power management for chip multiprocessor architectures", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Mohammad Ghasemazar", "Massoud Pedram"]}]}, {"DBLP title": "Leakage aware energy minimization for real-time systems under the maximum temperature constraint.", "DBLP authors": ["Huang Huang", "Gang Quan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763083", "OA papers": [{"PaperId": "https://openalex.org/W2111318677", "PaperTitle": "Leakage aware energy minimization for real-time systems under the maximum temperature constraint", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Florida International University": 2.0}, "Authors": ["Huang Huang", "Gang Quan"]}]}, {"DBLP title": "Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures.", "DBLP authors": ["Anita Tino", "Gul N. Khan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763084", "OA papers": [{"PaperId": "https://openalex.org/W2104746706", "PaperTitle": "Multi-objective Tabu Search based topology generation technique for application-specific Network-on-Chip architectures", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Anita Tino", "Gul Majid Khan"]}]}, {"DBLP title": "A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters.", "DBLP authors": ["Abbas Rahimi", "Igor Loi", "Mohammad Reza Kakoee", "Luca Benini"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763085", "OA papers": [{"PaperId": "https://openalex.org/W2132829148", "PaperTitle": "A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters", "Year": 2011, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"University of California, San Diego": 1.0, "University of Bologna": 3.0}, "Authors": ["Abbas Rahimi", "Igor Loi", "Mohammad Reza Kakoee", "Luca Benini"]}]}, {"DBLP title": "Run-time deadlock detection in networks-on-chip using coupled transitive closure networks.", "DBLP authors": ["Ra'ed Al-Dujaily", "Terrence S. T. Mak", "Fei Xia", "Alexandre Yakovlev", "Maurizio Palesi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763086", "OA papers": [{"PaperId": "https://openalex.org/W2102714421", "PaperTitle": "Run-time deadlock detection in networks-on-chip using coupled transitive closure networks", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Newcastle University": 4.0, "Universit\u00e0 degli Studi di Enna Kore": 1.0}, "Authors": ["Ra'ed Al-Dujaily", "Terrence Mak", "Fei Xia", "Alex Yakovlev", "Maurizio Palesi"]}]}, {"DBLP title": "CARAT: Context-aware runtime adaptive task migration for multi core architectures.", "DBLP authors": ["Janmartin Jahn", "Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763093", "OA papers": [{"PaperId": "https://openalex.org/W2149345710", "PaperTitle": "CARAT: Context-aware runtime adaptive task migration for multi core architectures", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Karlsruher Institut fur Technologie, Karlsruhe, Baden-W\u00c3\u00bcrttemberg, DE": 1.0}, "Authors": ["Janmartin Jahn", "Mohammad Abdullah Al Faruque", "Jorg Henkel"]}]}, {"DBLP title": "A rule-based static dataflow clustering algorithm for efficient embedded software synthesis.", "DBLP authors": ["Joachim Falk", "Christian Zebelein", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763094", "OA papers": [{"PaperId": "https://openalex.org/W2104200053", "PaperTitle": "A rule-based static dataflow clustering algorithm for efficient embedded software synthesis", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Erlangen-Nuremberg": 4.0}, "Authors": ["Joachim Falk", "Christian Zebelein", "Christian Haubelt", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Demand code paging for NAND flash in MMU-less embedded systems.", "DBLP authors": ["Jos\u00e9 Baiocchi", "Bruce R. Childers"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763095", "OA papers": [{"PaperId": "https://openalex.org/W2125262106", "PaperTitle": "Demand code paging for NAND flash in MMU-less embedded systems", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Jos\u00e9 A. Baiocchi", "Bruce R. Childers"]}]}, {"DBLP title": "Flow-based partitioning and position constraints in VLSI placement.", "DBLP authors": ["Markus Struzyna"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763100", "OA papers": [{"PaperId": "https://openalex.org/W2142093901", "PaperTitle": "Flow-based partitioning and position constraints in VLSI placement", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Bonn": 1.0}, "Authors": ["Markus Struzyna"]}]}, {"DBLP title": "Integrated circuit white space redistribution for temperature optimization.", "DBLP authors": ["Yuankai Chen", "Hai Zhou", "Robert P. Dick"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763101", "OA papers": [{"PaperId": "https://openalex.org/W2123415763", "PaperTitle": "Integrated circuit white space redistribution for temperature optimization", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northwestern University": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Yuan-Kai Chen", "Hai Zhou", "Robert P. Dick"]}]}, {"DBLP title": "Timing-constrained I/O buffer placement for flip-chip designs.", "DBLP authors": ["Zhi-Wei Chen", "Jin-Tai Yan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763102", "OA papers": [{"PaperId": "https://openalex.org/W2126997714", "PaperTitle": "Timing-constrained I/O buffer placement for flip-chip designs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chung Hua University": 2.0}, "Authors": ["Zhiwei Chen", "Jin-Tai Yan"]}]}, {"DBLP title": "Floorplanning exploration and performance evaluation of a new Network-on-Chip.", "DBLP authors": ["Licheng Xue", "Weixing Ji", "Qi Zuo", "Yang Zhang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763103", "OA papers": [{"PaperId": "https://openalex.org/W2168404555", "PaperTitle": "Floorplanning exploration and performance evaluation of a new Network-on-Chip", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Beijing Institute of Technology": 4.0}, "Authors": ["Licheng Xue", "Weixing Ji", "Qi Zuo", "Yang Zhang"]}]}, {"DBLP title": "Worst-case temperature analysis for real-time systems.", "DBLP authors": ["Devendra Rai", "Hoeseok Yang", "Iuliana Bacivarov", "Jian-Jia Chen", "Lothar Thiele"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763104", "OA papers": [{"PaperId": "https://openalex.org/W2141680349", "PaperTitle": "Worst-case temperature analysis for real-time systems", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Devendra Rai", "Hoeseok Yang", "Iuliana Bacivarov", "Jian-Jia Chen", "Lothar Thiele"]}]}, {"DBLP title": "Black-box leakage power modeling for cell library and SRAM compiler.", "DBLP authors": ["Chun-Kai Tseng", "Shi-Yu Huang", "Chia-Chien Weng", "Shan-Chien Fang", "Ji-Jan Chen"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763105", "OA papers": [{"PaperId": "https://openalex.org/W2148716765", "PaperTitle": "Black-box leakage power modeling for cell library and SRAM compiler", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0, "TinnoTek Inc., Taiwan": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Chun-Kai Tseng", "Shi-Yu Huang", "Chia-Chien Weng", "Shan-Chien Fang", "Ji-Jan Chen"]}]}, {"DBLP title": "Clock gating optimization with delay-matching.", "DBLP authors": ["Shih-Jung Hsu", "Rung-Bin Lin"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763106", "OA papers": [{"PaperId": "https://openalex.org/W2145918722", "PaperTitle": "Clock gating optimization with delay-matching", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yuan Ze University": 2.0}, "Authors": ["Shih-Jung Hsu", "Rung-Bin Lin"]}]}, {"DBLP title": "A low complexity stopping criterion for reducing power consumption in turbo decoders.", "DBLP authors": ["Pallavi Reddy", "Fabien Clermidy", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763107", "OA papers": [{"PaperId": "https://openalex.org/W2133313229", "PaperTitle": "A low complexity stopping criterion for reducing power consumption in turbo decoders", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"CEA LETI": 2.0, "Electronics Department, ENST Bretagne, Brest, France": 2.0}, "Authors": ["Pallavi Reddy", "Fabien Clermidy", "Amer Baghdadi", "Michel Jezeque"]}]}, {"DBLP title": "A novel tag access scheme for low power L2 cache.", "DBLP authors": ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763108", "OA papers": [{"PaperId": "https://openalex.org/W2110516623", "PaperTitle": "A novel tag access scheme for low power L2 cache", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pohang University of Science and Technology": 3.0}, "Authors": ["Hyunsun Park", "Sungjoo Yoo", "Sunggu Lee"]}]}, {"DBLP title": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.", "DBLP authors": ["Alessandro Strano", "Crisp\u00edn G\u00f3mez Requena", "Daniele Ludovici", "Michele Favalli", "Mar\u00eda Engracia G\u00f3mez", "Davide Bertozzi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763109", "OA papers": [{"PaperId": "https://openalex.org/W2119264875", "PaperTitle": "Exploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"ENDIF University of Ferrara, Ferrara, Ferrara, Italy": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0, "University of Ferrara": 3.0}, "Authors": ["Alessandro Strano", "Cesar O. Gomez", "Daniele Ludovici", "Michele Favalli", "M. Calvo Gomez", "Davide Bertozzi"]}]}, {"DBLP title": "ReliNoC: A reliable network for priority-based on-chip communication.", "DBLP authors": ["Mohammad Reza Kakoee", "Valeria Bertacco", "Luca Benini"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763112", "OA papers": [{"PaperId": "https://openalex.org/W1993810327", "PaperTitle": "ReliNoC: A reliable network for priority-based on-chip communication", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Bologna": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Mohammad Reza Kakoee", "Valeria Bertacco", "Luca Benini"]}]}, {"DBLP title": "FARM: Fault-aware resource management in NoC-based multiprocessor platforms.", "DBLP authors": ["Chen-Ling Chou", "Radu Marculescu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763113", "OA papers": [{"PaperId": "https://openalex.org/W2112199513", "PaperTitle": "FARM: Fault-aware resource management in NoC-based multiprocessor platforms", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Chen-Ling Chou", "Radu Marculescu"]}]}, {"DBLP title": "On diagnosis of multiple faults using compacted responses.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763115", "OA papers": [{"PaperId": "https://openalex.org/W2153719086", "PaperTitle": "On diagnosis of multiple faults using compacted responses", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Jing Yong Ye", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "On multiplexed signal tracing for post-silicon debug.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763116", "OA papers": [{"PaperId": "https://openalex.org/W2132978148", "PaperTitle": "On multiplexed signal tracing for post-silicon debug", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "Eliminating data invalidation in debugging multiple-clock chips.", "DBLP authors": ["Jianliang Gao", "Yinhe Han", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763117", "OA papers": [{"PaperId": "https://openalex.org/W2121357476", "PaperTitle": "Eliminating data invalidation in debugging multiple-clock chips", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institute of Computing Technology": 2.5, "Central South University": 0.5}, "Authors": ["Jianliang Gao", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems.", "DBLP authors": ["Stefan J. Geuns", "Marco Jan Gerrit Bekooij", "Tjerk Bijlsma", "Henk Corporaal"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763118", "OA papers": [{"PaperId": "https://openalex.org/W2127799876", "PaperTitle": "Parallelization of while loops in nested loop programs for shared-memory multiprocessor systems", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Eindhoven University of Technology": 2.0, "NXP (Germany)": 1.0, "University of Twente": 1.0}, "Authors": ["Stefan J. Geuns", "Marco J. G. Bekooij", "Tjerk Bijlsma", "Henk Corporaal"]}]}, {"DBLP title": "Gemma in April: A matrix-like parallel programming architecture on OpenCL.", "DBLP authors": ["Tianji Wu", "Di Wu", "Yu Wang", "Xiaorui Zhang", "Hong Luo", "Ningyi Xu", "Huazhong Yang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763119", "OA papers": [{"PaperId": "https://openalex.org/W2131224891", "PaperTitle": "Gemma in April: A matrix-like parallel programming architecture on OpenCL", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Department of Electrical Engineering, UCLA, USA": 0.5, "Tsinghua University": 5.5, "Microsoft Research Asia (China)": 1.0}, "Authors": ["Tianji Wu", "Di Wu", "Yu Wang", "Xiaorui Zhang", "Hong Qun Luo", "Ningyi Xu", "Huazhong Yang"]}]}, {"DBLP title": "Evaluating the potential of graphics processors for high performance embedded computing.", "DBLP authors": ["Shuai Mu", "Chenxi Wang", "Ming Liu", "Dongdong Li", "Maohua Zhu", "Xiaoliang Chen", "Xiang Xie", "Yangdong Deng"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763120", "OA papers": [{"PaperId": "https://openalex.org/W2155719919", "PaperTitle": "Evaluating the potential of graphics processors for high performance embedded computing", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Singhua University": 5.0, "Beihang University": 2.0, "Chinese Academy of sciences": 1.0}, "Authors": ["Shuai Mu", "Chunqing Wang", "Ming Li", "Dongdong Li", "Maohua Zhu", "Xiao-Ming Chen", "Xiang Xie", "Yangdong Deng"]}]}, {"DBLP title": "Virtual Manycore platforms: Moving towards 100+ processor cores.", "DBLP authors": ["Rainer Leupers", "Lieven Eeckhout", "Grant Martin", "Frank Schirrmeister", "Nigel P. Topham", "Xiaotao Chen"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763121", "OA papers": [{"PaperId": "https://openalex.org/W1975660784", "PaperTitle": "Virtual Manycore platforms: Moving towards 100&amp;#x002B; processor cores", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"RWTH Aachen University": 1.0, "Tensilica, Inc., USA": 1.0, "University of Edinburgh": 1.0, "Ghent University Hospital": 1.0, "Synopsys, Inc., Netherlands": 1.0, "Huawei Technologies Company Limited, India": 1.0}, "Authors": ["Rainer Leupers", "Lieven Eeckhout", "Grant Martin", "Frank Schirrmeister", "Nigel Topham", "Xiaotao Chen"]}]}, {"DBLP title": "Powering and communicating with mm-size implants.", "DBLP authors": ["Jan M. Rabaey", "Michael Mark", "David Chen", "Christopher Sutardja", "Chongxuan Tang", "Suraj Gowda", "Mark Wagner", "Dan Werthimer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763123", "OA papers": [{"PaperId": "https://openalex.org/W2151445124", "PaperTitle": "Powering and communicating with mm-size implants", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of California, Berkeley": 8.0}, "Authors": ["Jan M. Rabaey", "Michael Mark", "David J. Chen", "Christopher Sutardja", "Chongxuan Tang", "Suraj Gowda", "Mark C. Wagner", "Dan Werthimer"]}]}, {"DBLP title": "An antenna-filter codesign for cardiac implants.", "DBLP authors": ["Emeric de Foucauld", "Jean-Baptiste David", "Christophe Delaveaud", "Pascal Ciais"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763124", "OA papers": [{"PaperId": "https://openalex.org/W2135641911", "PaperTitle": "An antenna-filter codesign for cardiac implants", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LETI": 4.0}, "Authors": ["Emeric de Foucauld", "Jean-Baptiste David", "Christophe Delaveaud", "Pascal Ciais"]}]}, {"DBLP title": "Design implications of memristor-based RRAM cross-point structures.", "DBLP authors": ["Cong Xu", "Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763125", "OA papers": [{"PaperId": "https://openalex.org/W2102255233", "PaperTitle": "Design implications of memristor-based RRAM cross-point structures", "Year": 2011, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Pennsylvania State University": 3.0, "Hewlett-Packard (United States)": 0.5, "Intel (United States)": 0.5}, "Authors": ["Cong Xu", "Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"]}]}, {"DBLP title": "Robust 6T Si tunneling transistor SRAM design.", "DBLP authors": ["Xuebei Yang", "Kartik Mohanram"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763126", "OA papers": [{"PaperId": "https://openalex.org/W2132688693", "PaperTitle": "Robust 6T Si tunneling transistor SRAM design", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Rice University": 2.0}, "Authors": ["Xuebei Yang", "Kartik Mohanram"]}]}, {"DBLP title": "Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory.", "DBLP authors": ["Jingtong Hu", "Chun Jason Xue", "Qingfeng Zhuge", "Wei-Che Tseng", "Edwin Hsing-Mean Sha"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763127", "OA papers": [{"PaperId": "https://openalex.org/W2154553951", "PaperTitle": "Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"The University of Texas at Dallas": 2.5, "City University of Hong Kong": 1.0, "Hunan University": 1.5}, "Authors": ["Jingtong Hu", "Chun Jason Xue", "Qingfeng Zhuge", "Wei-Che Tseng", "Edwin H.-M. Sha"]}]}, {"DBLP title": "A new reconfigurable clock-gating technique for low power SRAM-based FPGAs.", "DBLP authors": ["Luca Sterpone", "Luigi Carro", "Debora Matos", "Stephan Wong", "F. Fakhar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763128", "OA papers": [{"PaperId": "https://openalex.org/W2167739795", "PaperTitle": "A new reconfigurable clock-gating technique for low power SRAM-based FPGAs", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Polytechnic University of Turin": 1.0, "Federal University of Rio Grande do Sul": 2.0, "Delft University of Technology": 2.0}, "Authors": ["Luca Sterpone", "Luigi Carro", "Delcio Matos", "Sze Chun Wong", "F. Fakhar"]}]}, {"DBLP title": "Controlled timing-error acceptance for low energy IDCT design.", "DBLP authors": ["Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763129", "OA papers": [{"PaperId": "https://openalex.org/W2119574650", "PaperTitle": "Controlled timing-error acceptance for low energy IDCT design", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Ku He", "Andreas Gerstlauer", "Michael Orshansky"]}]}, {"DBLP title": "Energy parsimonious circuit design through probabilistic pruning.", "DBLP authors": ["Lingamneni Avinash", "Christian C. Enz", "Jean-Luc Nagel", "Krishna V. Palem", "Christian Piguet"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763130", "OA papers": [{"PaperId": "https://openalex.org/W2109489315", "PaperTitle": "Energy parsimonious circuit design through probabilistic pruning", "Year": 2011, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Rice University": 1.0, "Rice Institute": 1.0, "Swiss Center for Electronics and Microtechnology (Switzerland)": 3.0}, "Authors": ["Avinash Lingamneni", "Christian Enz", "Jean-Luc Nagel", "Krishna V. Palem", "Christian Piguet"]}]}, {"DBLP title": "Stage number optimization for switched capacitor power converters in micro-scale energy harvesting.", "DBLP authors": ["Chao Lu", "Sang Phill Park", "Vijay Raghunathan", "Kaushik Roy"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763131", "OA papers": [{"PaperId": "https://openalex.org/W2100898812", "PaperTitle": "Stage number optimization for switched capacitor power converters in micro-scale energy harvesting", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Chao Lu", "Sang Min Park", "Vijay Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring.", "DBLP authors": ["Naoya Onizawa", "Atsushi Matsumoto", "Takahiro Hanyu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763132", "OA papers": [{"PaperId": "https://openalex.org/W2072566983", "PaperTitle": "Interconnect-fault-resilient delay-insensitive asynchronous communication link based on current-flow monitoring", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Naoya Onizawa", "Atsushi Matsumoto", "Takahiro Hanyu"]}]}, {"DBLP title": "VANDAL: A tool for the design specification of nanophotonic networks.", "DBLP authors": ["Gilbert Hendry", "Johnnie Chan", "Luca P. Carloni", "Keren Bergman"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763133", "OA papers": [{"PaperId": "https://openalex.org/W2116687521", "PaperTitle": "VANDAL: A tool for the design specification of nanophotonic networks", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Lightwave Research Lab, Department of Electrical Engineering, Columbia University, New York, NY": 3.0, "Columbia University": 1.0}, "Authors": ["Gilbert Hendry", "Johnnie Chan", "Luca P. Carloni", "Keren Bergman"]}]}, {"DBLP title": "Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology.", "DBLP authors": ["S\u00e9bastien Le Beux", "Jelena Trajkovic", "Ian O'Connor", "Gabriela Nicolescu", "Guy Bois", "Pierre G. Paulin"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763134", "OA papers": [{"PaperId": "https://openalex.org/W2150018637", "PaperTitle": "Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"Institut des Nanotechnologies de Lyon": 1.0, "\u00c9cole Centrale de Lyon": 1.0, "Polytechnique Montr\u00e9al": 3.0, "STMicroelectronics (Canada)": 1.0}, "Authors": ["S\u00e9bastien Le Beux", "Jelena Trajkovic", "Ian O'Connor", "Gabriela Nicolescu", "Guy Bois", "Pierre Paulin"]}]}, {"DBLP title": "Multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Nik Sumikawa", "LeRoy Winemberg", "Li-C. Wang", "Magdy S. Abadir"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763135", "OA papers": [{"PaperId": "https://openalex.org/W2131302668", "PaperTitle": "Multidimensional parametric test set optimization of wafer probe data for predicting in field failures and setting tighter test limits", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 2.0}, "Authors": ["Dragoljub (Gagi) Drmanac", "Nik Sumikawa", "LeRoy Winemberg", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "On design of test structures for lithographic process corner identification.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763136", "OA papers": [{"PaperId": "https://openalex.org/W2115973567", "PaperTitle": "On design of test structures for lithographic process corner identification", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Aswin Sreedhar", "Sandip Kundu"]}]}, {"DBLP title": "An electrical test method for MEMS convective accelerometers: Development and evaluation.", "DBLP authors": ["Ahmed Amine Rekik", "Florence Aza\u00efs", "Norbert Dumas", "Fr\u00e9d\u00e9rick Mailly", "Pascal Nouet"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763137", "OA papers": [{"PaperId": "https://openalex.org/W2151698398", "PaperTitle": "An electrical test method for MEMS convective accelerometers: Development and evaluation", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 4.5, "University of Sfax": 0.5}, "Authors": ["A.A. Rekik", "Florence Aza\u00efs", "Dumas N", "Fr\u00e9d\u00e9rick Mailly", "Pascal Nouet"]}]}, {"DBLP title": "Correlating inline data with final test outcomes in analog/RF devices.", "DBLP authors": ["Nathan Kupp", "Mustapha Slamani", "Yiorgos Makris"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763138", "OA papers": [{"PaperId": "https://openalex.org/W2100758165", "PaperTitle": "Correlating inline data with final test outcomes in analog/RF devices", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Yale University": 2.0, "IBM, Wireless Test Development Group, 1000 River Street 863G, Essex Junction, VT 05452, USA": 1.0}, "Authors": ["Nathan Kupp", "Mustapha Slamani", "Yiorgos Makris"]}]}, {"DBLP title": "Systematic design of a programmable low-noise CMOS neural interface for cell activity recording.", "DBLP authors": ["Carolina Mora Lopez", "Silke Musa", "Carmen Bartic", "Robert Puers", "Georges G. E. Gielen", "Wolfgang Eberle"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763139", "OA papers": [{"PaperId": "https://openalex.org/W2151006429", "PaperTitle": "Systematic design of a programmable low-noise CMOS neural interface for cell activity recording", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imec": 4.0, "KU Leuven": 2.0}, "Authors": ["Carolina Mora Lopez", "Silke Musa", "Carmen Bartic", "Robert Puers", "Georges Gielen", "Wolfgang Eberle"]}]}, {"DBLP title": "A real-time compressed sensing-based personal electrocardiogram monitoring system.", "DBLP authors": ["Karim Kanoun", "Hossein Mamaghanian", "Nadia Khaled", "David Atienza"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763140", "OA papers": [{"PaperId": "https://openalex.org/W1965686981", "PaperTitle": "A real-time compressed sensing-based personal electrocardiogram monitoring system", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Karim Kanoun", "Hossein Mamaghanian", "Nadia Khaled", "David Atienza"]}]}, {"DBLP title": "A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores.", "DBLP authors": ["Andrea Bartolini", "Matteo Cacciari", "Andrea Tilli", "Luca Benini"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763141", "OA papers": [{"PaperId": "https://openalex.org/W2118348944", "PaperTitle": "A distributed and self-calibrating model-predictive controller for energy and thermal management of high-performance multicores", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Bologna": 4.0}, "Authors": ["Andrea Bartolini", "Matteo Cacciari", "Andrea Tilli", "Luca Benini"]}]}, {"DBLP title": "An effective multi-source energy harvester for low power applications.", "DBLP authors": ["Davide Carli", "Davide Brunelli", "Luca Benini", "Massimiliano Ruggeri"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763142", "OA papers": [{"PaperId": "https://openalex.org/W2128360701", "PaperTitle": "An effective multi-source energy harvester for low power applications", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Ferrara": 1.0, "University of Trento": 1.0, "University of Bologna": 1.0, "National Research Council": 0.5, "Institute for Agricultural and Earthmoving Machines": 0.5}, "Authors": ["Davide Carli", "Davide Brunelli", "Luca Benini", "Massimiliano Ruggeri"]}]}, {"DBLP title": "Composing heterogeneous components for system-wide performance analysis.", "DBLP authors": ["Simon Perathoner", "Kai Lampka", "Lothar Thiele"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763143", "OA papers": [{"PaperId": "https://openalex.org/W2157214313", "PaperTitle": "Composing heterogeneous components for system-wide performance analysis", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Simon Perathoner", "Kai Lampka", "Lothar Thiele"]}]}, {"DBLP title": "Re-engineering cyber-physical control applications for hybrid communication protocols.", "DBLP authors": ["Dip Goswami", "Reinhard Schneider", "Samarjit Chakraborty"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763148", "OA papers": [{"PaperId": "https://openalex.org/W2107119196", "PaperTitle": "Re-engineering cyber-physical control applications for hybrid communication protocols", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Technical University of Munich": 3.0}, "Authors": ["Dip Goswami", "Reinhard Schneider", "Samarjit Chakraborty"]}]}, {"DBLP title": "Precise WCET calculation in highly variant real-time systems.", "DBLP authors": ["Pascal Montag", "Sebastian Altmeyer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763149", "OA papers": [{"PaperId": "https://openalex.org/W2142910937", "PaperTitle": "Precise WCET calculation in highly variant real-time systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Daimler (Germany)": 1.0, "Saarland University": 1.0}, "Authors": ["Pascal Montag", "Sebastian Altmeyer"]}]}, {"DBLP title": "Optimal scheduling of switched FlexRay networks.", "DBLP authors": ["Thijs Schenkelaars", "Bart Vermeulen", "Kees Goossens"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763150", "OA papers": [{"PaperId": "https://openalex.org/W2143176045", "PaperTitle": "Optimal scheduling of switched FlexRay networks", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Eindhoven University of Technology": 2.0, "NXP (Netherlands)": 1.0}, "Authors": ["Thijs Schenkelaars", "Bart Vermeulen", "Kees Goossens"]}]}, {"DBLP title": "On the efficacy of NBTI mitigation techniques.", "DBLP authors": ["Tuck-Boon Chan", "John Sartori", "Puneet Gupta", "Rakesh Kumar"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763151", "OA papers": [{"PaperId": "https://openalex.org/W2153998895", "PaperTitle": "On the efficacy of NBTI mitigation techniques", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "University of California, Los Angeles": 2.0}, "Authors": ["Tuck-Boon Chan", "John Sartori", "Puneet Gupta", "Rakesh Kumar"]}]}, {"DBLP title": "Partitioned cache architectures for reduced NBTI-induced aging.", "DBLP authors": ["Andrea Calimera", "Mirko Loghi", "Enrico Macii", "Massimo Poncino"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763152", "OA papers": [{"PaperId": "https://openalex.org/W2146787584", "PaperTitle": "Partitioned cache architectures for reduced NBTI-induced aging", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Polytechnic University of Turin": 3.0, "University of Udine": 1.0}, "Authors": ["Andrea Calimera", "Mirko Loghi", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Adaptive voltage over-scaling for resilient applications.", "DBLP authors": ["Philipp Klaus Krause", "Ilia Polian"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763153", "OA papers": [{"PaperId": "https://openalex.org/W2105216798", "PaperTitle": "Adaptive voltage over-scaling for resilient applications", "Year": 2011, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Goethe University Frankfurt": 1.0, "University of Passau": 1.0}, "Authors": ["Philipp Krause", "Ilia Polian"]}]}, {"DBLP title": "Design of voltage-scalable meta-functions for approximate computing.", "DBLP authors": ["Debabrata Mohapatra", "Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763154", "OA papers": [{"PaperId": "https://openalex.org/W2124616298", "PaperTitle": "Design of voltage-scalable meta-functions for approximate computing", "Year": 2011, "CitationCount": 144, "EstimatedCitation": 144, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 4.0}, "Authors": ["Debabrata Mohapatra", "Vinay K. Chippa", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "MLP aware heterogeneous memory system.", "DBLP authors": ["Sujay Phadke", "Satish Narayanasamy"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763155", "OA papers": [{"PaperId": "https://openalex.org/W2119473230", "PaperTitle": "MLP aware heterogeneous memory system", "Year": 2011, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Sujay Phadke", "Satish Narayanasamy"]}]}, {"DBLP title": "Impact of process variation on endurance algorithms for wear-prone memories.", "DBLP authors": ["Alexandre Peixoto Ferreira", "Santiago Bock", "Bruce R. Childers", "Rami G. Melhem", "Daniel Moss\u00e9"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763156", "OA papers": [{"PaperId": "https://openalex.org/W2129972704", "PaperTitle": "Impact of process variation on endurance algorithms for wear-prone memories", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM Research - Austin": 2.5, "University of Pittsburgh": 2.5}, "Authors": ["Alexandre Rodrigues Ferreira", "Santiago Bock", "Bruce R. Childers", "Rami Melhem", "Daniel Mosse"]}]}, {"DBLP title": "Flex memory: Exploiting and managing abundant off-chip optical bandwidth.", "DBLP authors": ["Ying Wang", "Lei Zhang", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763157", "OA papers": [{"PaperId": "https://openalex.org/W2127386991", "PaperTitle": "Flex memory: Exploiting and managing abundant off-chip optical bandwidth", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Ying Wang", "Lei Zhang", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Scratchpad memory optimizations for digital signal processing applications.", "DBLP authors": ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763158", "OA papers": [{"PaperId": "https://openalex.org/W2148662752", "PaperTitle": "Scratchpad memory optimizations for digital signal processing applications", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Syed Amir Gilani", "Nam Kim", "Michael J. Schulte"]}]}, {"DBLP title": "Robustness analysis of 6T SRAMs in memory retention mode under PVT variations.", "DBLP authors": ["Elena I. Vatajelu", "Joan Figueras"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763159", "OA papers": [{"PaperId": "https://openalex.org/W2040089377", "PaperTitle": "Robustness analysis of 6T SRAMs in memory retention mode under PVT variations", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Elena I. Vatajelu", "Joan Figueras"]}]}, {"DBLP title": "Stability optimization of embedded 8T SRAMs using Word-Line Voltage modulation.", "DBLP authors": ["Bartomeu Alorda", "Gabriel Torrens", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763160", "OA papers": [{"PaperId": "https://openalex.org/W2118244559", "PaperTitle": "Stability optimization of embedded 8T SRAMs using Word-Line Voltage modulation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of the Balearic Islands": 4.0}, "Authors": ["Bartomeu Alorda", "G. Torrens", "Simona Bota", "Julian Segura"]}]}, {"DBLP title": "Proactive recovery for BTI in high-k SRAM cells.", "DBLP authors": ["Lin Li", "Youtao Zhang", "Jun Yang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763161", "OA papers": [{"PaperId": "https://openalex.org/W2137421961", "PaperTitle": "Proactive recovery for BTI in high-k SRAM cells", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Lin Li", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1.", "DBLP authors": ["Alessandro Cilardo"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763162", "OA papers": [{"PaperId": "https://openalex.org/W2108986349", "PaperTitle": "The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Naples Federico II": 1.0}, "Authors": ["Alessandro Cilardo"]}]}, {"DBLP title": "Enhancement of simple electro-magnetic attacks by pre-characterization in frequency domain and demodulation techniques.", "DBLP authors": ["Olivier Meynard", "Denis R\u00e9al", "Florent Flament", "Sylvain Guilley", "Naofumi Homma", "Jean-Luc Danger"], "year": 2011, "doi": "https://ieeexplore.ieee.org/document/5763163/", "OA papers": [{"PaperId": "https://openalex.org/W2134518757", "PaperTitle": "Enhancement of simple electro-magnetic attacks by pre-characterization in frequency domain and demodulation techniques", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"T\u00e9l\u00e9com Paris": 1.8333333333333333, "Institut Mines-T\u00e9l\u00e9com": 1.8333333333333333, "\u00c9cole Nationale de la Statistique et de l'Analyse de l'Information": 1.3333333333333333, "Tohoku University": 1.0}, "Authors": ["Olivier Meynard", "Denis R\u00e9al", "Florent Flament", "Sylvain Guilley", "Naofumi Homma", "Jean-Luc Danger"]}, {"PaperId": "https://openalex.org/W3148531249", "PaperTitle": "Enhancement of simple electro-magnetic attacks by pre-characterization in frequency domain and demodulation techniques", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Meynard", "Flament", "Guilley", "Homma", "Danger"]}]}, {"DBLP title": "LOEDAR: A low cost error detection and recovery scheme for ECC.", "DBLP authors": ["Kun Ma", "Kaijie Wu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763164", "OA papers": [{"PaperId": "https://openalex.org/W2096417573", "PaperTitle": "LOEDAR: A low cost error detection and recovery scheme for ECC", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois at Chicago": 2.0}, "Authors": ["Kun Ma", "Kaijie Wu"]}]}, {"DBLP title": "Low-cost fault detection method for ECC using Montgomery powering ladder.", "DBLP authors": ["Dusko Karaklajic", "Junfeng Fan", "J\u00f6rn-Marc Schmidt", "Ingrid Verbauwhede"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763165", "OA papers": [{"PaperId": "https://openalex.org/W2141973478", "PaperTitle": "Low-cost fault detection method for ECC using Montgomery powering ladder", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"KU Leuven": 3.0, "Graz University of Technology": 1.0}, "Authors": ["Dusko Karaklajic", "Junfeng Fan", "J\u00f6rn-Marc Schmidt", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Using contract-based component specifications for virtual integration testing and architecture design.", "DBLP authors": ["Werner Damm", "Hardi Hungar", "Bernhard Josko", "Thomas Peikenkamp", "Ingo Stierand"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763167", "OA papers": [{"PaperId": "https://openalex.org/W2140252453", "PaperTitle": "Using contract-based component specifications for virtual integration testing and architecture design", "Year": 2011, "CitationCount": 85, "EstimatedCitation": 85, "Affiliations": {"Oldenburger Institut f\u00fcr Informatik": 4.0, "Carl von Ossietzky University of Oldenburg": 1.0}, "Authors": ["Werner Damm", "Hardi Hungar", "Bernhard Josko", "Thomas Peikenkamp", "Ingo Stierand"]}]}, {"DBLP title": "An efficient mask optimization method based on homotopy continuation technique.", "DBLP authors": ["Frank Liu", "Xiaokang Shi"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763173", "OA papers": [{"PaperId": "https://openalex.org/W2144873182", "PaperTitle": "An efficient mask optimization method based on homotopy continuation technique", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"IBM Research - Austin": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["F. Liu", "Xiaokang Shi"]}]}, {"DBLP title": "Waste-aware dilution and mixing of biochemical samples with digital microfluidic biochips.", "DBLP authors": ["Sudip Roy", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763174", "OA papers": [{"PaperId": "https://openalex.org/W2098665512", "PaperTitle": "Waste-aware dilution and mixing of biochemical samples with digital microfluidic biochips", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Indian Institute of Technology Kharagpur": 1.0, "Indian Statistical Institute": 1.0, "Duke University": 1.0}, "Authors": ["Sudip Roy", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "High-temperature (>500\u00b0C) reconfigurable computing using silicon carbide NEMS switches.", "DBLP authors": ["Xinmu Wang", "Seetharam Narasimhan", "Aswin Raghav Krishna", "Francis G. Wolff", "Srihari Rajgopal", "Te-Hao Lee", "Mehran Mehregany", "Swarup Bhunia"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763175", "OA papers": [{"PaperId": "https://openalex.org/W2104612974", "PaperTitle": "High-temperature (&#x003E;500&#x00B0;C) reconfigurable computing using silicon carbide NEMS switches", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Case Western Reserve University": 8.0}, "Authors": ["Xinmu Wang", "Seetharam Narasimhan", "Aswin Krishna", "Francis Wolff", "Srihari Rajgopal", "Te-Chang Lee", "Mehran Mehregany", "Swamp Bhunia"]}]}, {"DBLP title": "Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface.", "DBLP authors": ["Wei Zhang", "Jiale Huang", "Shengqi Yang", "Pallav Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763176", "OA papers": [{"PaperId": "https://openalex.org/W2120455343", "PaperTitle": "Case study: Alleviating hotspots and improving chip reliability via carbon nanotube thermal interface", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 1.0, "Shanghai University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Wei Zhang", "Jiale Huang", "Sheng-Qi Yang", "Pallav Gupta"]}]}, {"DBLP title": "Verifying dynamic aspects of UML models.", "DBLP authors": ["Mathias Soeken", "Robert Wille", "Rolf Drechsler"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763177", "OA papers": [{"PaperId": "https://openalex.org/W2178736915", "PaperTitle": "Verifying dynamic aspects of UML models", "Year": 2011, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"University of Bremen": 3.0}, "Authors": ["Mathias Soeken", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Automated construction of fast and accurate system-level models for wireless sensor networks.", "DBLP authors": ["Lan S. Bai", "Robert P. Dick", "Pai H. Chou", "Peter A. Dinda"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763178", "OA papers": [{"PaperId": "https://openalex.org/W2152745429", "PaperTitle": "Automated construction of fast and accurate system-level models for wireless sensor networks", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "University of California, Irvine": 1.0, "Northwestern University": 1.0}, "Authors": ["Lan Bai", "Robert P. Dick", "Pai H. Chou", "Peter A. Dinda"]}]}, {"DBLP title": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration.", "DBLP authors": ["Leandro Soares Indrusiak", "Osmar Marchi dos Santos"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763179", "OA papers": [{"PaperId": "https://openalex.org/W2171631389", "PaperTitle": "Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of York": 2.0}, "Authors": ["Leandro Soares Indrusiak", "Osmar Souza dos Santos"]}]}, {"DBLP title": "A high-level analytical model for application specific CMP design exploration.", "DBLP authors": ["Andrew Cassidy", "Kai Yu", "Haolang Zhou", "Andreas G. Andreou"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763180", "OA papers": [{"PaperId": "https://openalex.org/W2139315799", "PaperTitle": "A high-level analytical model for application specific CMP design exploration", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Johns Hopkins University": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Andrew Cassidy", "Kai Yu", "Haolang Zhou", "Andreas G. Andreou"]}]}, {"DBLP title": "Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model.", "DBLP authors": ["Bo Liu", "Ying He", "Patrick Reynaert", "Georges G. E. Gielen"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763181", "OA papers": [{"PaperId": "https://openalex.org/W2121200747", "PaperTitle": "Global optimization of integrated transformers for high frequency microwave circuits using a Gaussian process based surrogate model", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Bo Liu", "Ying He", "Patrick Reynaert", "Georges Gielen"]}]}, {"DBLP title": "A method for fast jitter tolerance analysis of high-speed PLLs.", "DBLP authors": ["Stefan Erb", "Wolfgang Pribyl"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763182", "OA papers": [{"PaperId": "https://openalex.org/W2163049683", "PaperTitle": "A method for fast jitter tolerance analysis of high-speed PLLs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Graz University of Technology": 2.0}, "Authors": ["Stefan Erb", "Wolfgang Pribyl"]}]}, {"DBLP title": "SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs.", "DBLP authors": ["Aadithya V. Karthik", "Alper Demir", "Sriramkumar Venugopalan", "Jaijeet S. Roychowdhury"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763183", "OA papers": [{"PaperId": "https://openalex.org/W2158513165", "PaperTitle": "SAMURAI: An accurate method for modelling and simulating non-stationary Random Telegraph Noise in SRAMs", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Berkeley": 3.0, "Ko\u00e7 University": 1.0}, "Authors": ["Karthik V. Aadithya", "Alper Demir", "Sriramkumar Venugopalan", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "A workflow for runtime adaptive task allocation on heterogeneous MPSoCs.", "DBLP authors": ["Jia Huang", "Andreas Raabe", "Christian Buckl", "Alois C. Knoll"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763189", "OA papers": [{"PaperId": "https://openalex.org/W2095963177", "PaperTitle": "A workflow for runtime adaptive task allocation on heterogeneous MPSoCs", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Fortiss": 3.0, "Technical University of Munich": 1.0}, "Authors": ["Jia Huang", "Andreas Raabe", "Christian Buckl", "Alois Knoll"]}]}, {"DBLP title": "Energy-efficient scheduling of real-time tasks on cluster-based multicores.", "DBLP authors": ["Fanxin Kong", "Wang Yi", "Qingxu Deng"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763190", "OA papers": [{"PaperId": "https://openalex.org/W2152696988", "PaperTitle": "Energy-efficient scheduling of real-time tasks on cluster-based multicores", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Northeastern University": 2.5, "Uppsala University": 0.5}, "Authors": ["Fanxin Kong", "Wang Yi", "Qingxu Deng"]}]}, {"DBLP title": "E-RoC: Embedded RAIDs-on-Chip for low power distributed dynamically managed reliable memories.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763191", "OA papers": [{"PaperId": "https://openalex.org/W2121745311", "PaperTitle": "E-RoC: Embedded RAIDs-on-Chip for low power distributed dynamically managed reliable memories", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Luis Angel D. Bathen", "Nikil Dutt"]}]}, {"DBLP title": "Understanding the role of buildings in a smart microgrid.", "DBLP authors": ["Yuvraj Agarwal", "Thomas Weng", "Rajesh K. Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763195", "OA papers": [{"PaperId": "https://openalex.org/W2157527466", "PaperTitle": "Understanding the role of buildings in a smart microgrid", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Yuvraj Agarwal", "Thomas Weng", "Rajesh Gupta"]}]}, {"DBLP title": "Theoretical modeling of the Itoh-Tsujii Inversion algorithm for enhanced performance on k-LUT based FPGAs.", "DBLP authors": ["Sujoy Sinha Roy", "Chester Rebeiro", "Debdeep Mukhopadhyay"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763197", "OA papers": [{"PaperId": "https://openalex.org/W2108882106", "PaperTitle": "Theoretical modeling of the Itoh-Tsujii Inversion algorithm for enhanced performance on k-LUT based FPGAs", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Sujoy Sinha Roy", "Chester Rebeiro", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "SHARC: A streaming model for FPGA accelerators and its application to Saliency.", "DBLP authors": ["Srinidhi Kestur", "Dharav Dantara", "Vijaykrishnan Narayanan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763198", "OA papers": [{"PaperId": "https://openalex.org/W2170681877", "PaperTitle": "SHARC: A streaming model for FPGA accelerators and its application to Saliency", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Srinidhi Kestur", "Dharav Dantara", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "A reconfigurable, pipelined, conflict directed jumping search SAT solver.", "DBLP authors": ["Mona Safar", "M. Watheq El-Kharashi", "Mohamed Shalan", "Ashraf Salem"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763199", "OA papers": [{"PaperId": "https://openalex.org/W2113692904", "PaperTitle": "A reconfigurable, pipelined, conflict directed jumping search SAT solver", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Ain Shams University": 2.0, "American University in Cairo": 1.0, "Mentor Graphics Egypt Cairo, Egypt": 1.0}, "Authors": ["M. E. Safar", "M. Watheq El-Kharashi", "Mohamed Shalan", "Abdelfattah Z.M. Salem"]}]}, {"DBLP title": "Reducing the cost of redundant execution in safety-critical systems using relaxed dedication.", "DBLP authors": ["Brett H. Meyer", "Nishant J. George", "Benton H. Calhoun", "John C. Lach", "Kevin Skadron"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763200", "OA papers": [{"PaperId": "https://openalex.org/W2146763352", "PaperTitle": "Reducing the cost of redundant execution in safety-critical systems using relaxed dedication", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Virginia": 5.0}, "Authors": ["Brett C. Meyer", "Nishant George", "Benton H. Calhoun", "John Lach", "Kevin Skadron"]}]}, {"DBLP title": "Frugal but flexible multicore topologies in support of resource variation-driven adaptivity.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763201", "OA papers": [{"PaperId": "https://openalex.org/W2132874832", "PaperTitle": "Frugal but flexible multicore topologies in support of resource variation-driven adaptivity", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Delaware": 1.0, "University of California, San Diego": 1.0}, "Authors": ["Chengmo Yang", "Alex Orailoglu"]}]}, {"DBLP title": "Minority-Game-based resource allocation for run-time reconfigurable multi-core processors.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "Waheed Ahmed", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763202", "OA papers": [{"PaperId": "https://openalex.org/W2146894102", "PaperTitle": "Minority-Game-based resource allocation for run-time reconfigurable multi-core processors", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Muhammad Shafique", "Lars Bauer", "Waheed Ahmed", "Jorg Henkel"]}]}, {"DBLP title": "Accelerated simulation of tunable vibration energy harvesting systems using a linearised state-space technique.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Alex S. Weddell", "Geoff V. Merrett", "Ivo N. Ayala-Garcia"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763203", "OA papers": [{"PaperId": "https://openalex.org/W2119879470", "PaperTitle": "Accelerated simulation of tunable vibration energy harvesting systems using a linearised state-space technique", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Southampton": 6.0}, "Authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Alex S. Weddell", "Geoff V. Merrett", "Ivo Ayala Garcia"]}]}, {"DBLP title": "Simulation based tuning of system specification.", "DBLP authors": ["Yaseen Zaidi", "Christoph Grimm", "Jan Haase"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763204", "OA papers": [{"PaperId": "https://openalex.org/W2164459140", "PaperTitle": "Simulation based tuning of system specification", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 3.0}, "Authors": ["Yaseen Zaidi", "Christoph Grimm", "Jan Haase"]}]}, {"DBLP title": "An extension to SystemC-A to support mixed-technology systems with distributed components.", "DBLP authors": ["Chenxu Zhao", "Tom J. Kazmierski"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763205", "OA papers": [{"PaperId": "https://openalex.org/W2153663172", "PaperTitle": "An extension to SystemC-A to support mixed-technology systems with distributed components", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Chenxu Zhao", "Tom J. Kazmierski"]}]}, {"DBLP title": "Stochastic circuit reliability analysis.", "DBLP authors": ["Elie Maricau", "Georges G. E. Gielen"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763206", "OA papers": [{"PaperId": "https://openalex.org/W2099835127", "PaperTitle": "Stochastic circuit reliability analysis", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"KU Leuven": 2.0}, "Authors": ["Elie Maricau", "Georges Gielen"]}]}, {"DBLP title": "As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763207", "OA papers": [{"PaperId": "https://openalex.org/W2161054100", "PaperTitle": "As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Stephan Eggersgluss", "Rolf Drechsler"]}]}, {"DBLP title": "Built-in generation of functional broadside tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763208", "OA papers": [{"PaperId": "https://openalex.org/W2066559551", "PaperTitle": "Built-in generation of functional broadside tests", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "SAT-based fault coverage evaluation in the presence of unknown values.", "DBLP authors": ["Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763209", "OA papers": [{"PaperId": "https://openalex.org/W2171920205", "PaperTitle": "SAT-based fault coverage evaluation in the presence of unknown values", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "When to stop verification?: Statistical trade-off between expected loss and simulation cost.", "DBLP authors": ["Sumit Kumar Jha", "Christopher James Langmead", "Swarup Mohalik", "S. Ramesh"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763210", "OA papers": [{"PaperId": "https://openalex.org/W2136951299", "PaperTitle": "When to stop verification?: Statistical trade-off between expected loss and simulation cost", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Central Florida": 1.0, "Carnegie Mellon University": 0.5, "Computer Science Department": 0.5, "General Motors (India)": 2.0}, "Authors": ["Sumit Kumar Jha", "Christopher J. Langmead", "Swarup Kumar Mohalik", "S. Ramesh"]}]}, {"DBLP title": "Resynchronization of Cyclo-Static Dataflow graphs.", "DBLP authors": ["Joost P. H. M. Hausmans", "Marco Jan Gerrit Bekooij", "Henk Corporaal"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763211", "OA papers": [{"PaperId": "https://openalex.org/W1984255137", "PaperTitle": "Resynchronization of Cyclo-Static Dataflow graphs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Eindhoven University of Technology": 2.0, "NXP (Netherlands)": 1.0}, "Authors": ["Joost P. H. M. Hausmans", "Marco J. G. Bekooij", "Henk Corporaal"]}]}, {"DBLP title": "Pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints.", "DBLP authors": ["Yi-Sheng Chiu", "Chi-Sheng Shih", "Shih-Hao Hung"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763212", "OA papers": [{"PaperId": "https://openalex.org/W2141978601", "PaperTitle": "Pipeline schedule synthesis for real-time streaming tasks with inter/intra-instance precedence constraints", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Yi-Sheng Chiu", "Chi-Sheng Shih", "Shih-Hao Hung"]}]}, {"DBLP title": "Energy-modulated computing.", "DBLP authors": ["Alex Yakovlev"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763216", "OA papers": [{"PaperId": "https://openalex.org/W2051934751", "PaperTitle": "Energy-modulated computing", "Year": 2011, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Newcastle University": 1.0}, "Authors": ["Alexandre Yakovlev"]}]}, {"DBLP title": "I2CRF: Incremental interconnect customization for embedded reconfigurable fabrics.", "DBLP authors": ["Jonghee W. Yoon", "Jongeun Lee", "Jaewan Jung", "Sanghyun Park", "Yongjoo Kim", "Yunheung Paek", "Doosan Cho"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763217", "OA papers": [{"PaperId": "https://openalex.org/W2112038722", "PaperTitle": "I<sup>2</sup>CRF: Incremental interconnect customization for embedded reconfigurable fabrics", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {", Seoul National University, , , , Korea": 5.0, "Ulsan National Institute of Science and Technology": 1.0, "Sunchon National University": 1.0}, "Authors": ["Jonghee Yoon", "Jongeun Lee", "Jae-Wan Jung", "Sanghyun Park", "Young-Jin Kim", "Yunheung Paek", "Doosan Cho"]}]}, {"DBLP title": "MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers.", "DBLP authors": ["Holger Lange", "Thorsten Wink", "Andreas Koch"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763218", "OA papers": [{"PaperId": "https://openalex.org/W2095643031", "PaperTitle": "MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Holger Lange", "Thorsten Wink", "Andreas Koch"]}]}, {"DBLP title": "Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor.", "DBLP authors": ["Fakhar Anjam", "Muhammad Faisal Nadeem", "Stephan Wong"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763219", "OA papers": [{"PaperId": "https://openalex.org/W2153202373", "PaperTitle": "Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Fakhar Anjam", "Muhammad Nadeem", "Stephan Wong"]}]}, {"DBLP title": "An efficient algorithm for multi-domain clock skew scheduling.", "DBLP authors": ["Yanling Zhi", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Hengliang Zhu", "Xuan Zeng"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763220", "OA papers": [{"PaperId": "https://openalex.org/W1981792495", "PaperTitle": "An efficient algorithm for multi-domain clock skew scheduling", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 3.0, "Fudan University": 3.0}, "Authors": ["Yanling Zhi", "Wai-Shing Luk", "Hai Zhou", "Changhao Yan", "Hengliang Zhu", "Xuan Zeng"]}]}, {"DBLP title": "A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication.", "DBLP authors": ["Melinda Y. Agyekum", "Steven M. Nowick"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763221", "OA papers": [{"PaperId": "https://openalex.org/W2162348875", "PaperTitle": "A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Melinda Y. Agyekum", "Steven M. Nowick"]}]}, {"DBLP title": "Redressing timing issues for speed-independent circuits in deep submicron age.", "DBLP authors": ["Yu Li", "Terrence S. T. Mak", "Alex Yakovlev"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763222", "OA papers": [{"PaperId": "https://openalex.org/W2166754476", "PaperTitle": "Redressing timing issues for speed-independent circuits in deep submicron age", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Newcastle University": 3.0}, "Authors": ["Yu Li", "Terrence Mak", "Alex Yakovlev"]}]}, {"DBLP title": "Realistic performance-constrained pipelining in high-level synthesis.", "DBLP authors": ["Alex Kondratyev", "Luciano Lavagno", "Mike Meyer", "Yosinori Watanabe"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763223", "OA papers": [{"PaperId": "https://openalex.org/W2118578839", "PaperTitle": "Realistic performance-constrained pipelining in high-level synthesis", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Cadence Design Systems (United States)": 4.0}, "Authors": ["Alex Kondratyev", "Luciano Lavagno", "Michael Meyer", "Yosinori Watanabe"]}]}, {"DBLP title": "Optimisation of mutually exclusive arithmetic sum-of-products.", "DBLP authors": ["Theo Drane", "George A. Constantinides"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763224", "OA papers": [{"PaperId": "https://openalex.org/W2157346315", "PaperTitle": "Optimisation of mutually exclusive arithmetic sum-of-products", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Imagination Technologies (United Kingdom)": 1.0, "Imperial College London": 1.0}, "Authors": ["Theo Alan Drane", "Constantinides G"]}]}, {"DBLP title": "Intermediate representations for controllers in chip generators.", "DBLP authors": ["Kyle Kelley", "Megan Wachs", "Andrew Danowitz", "P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763225", "OA papers": [{"PaperId": "https://openalex.org/W2163622439", "PaperTitle": "Intermediate representations for controllers in chip generators", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Stanford University": 6.0}, "Authors": ["Kyle P. Kelley", "Megan Wachs", "Andrew Danowitz", "Pete Stevenson", "Stephen Richardon", "Mark Horowitz"]}]}, {"DBLP title": "Power optimization in heterogenous datapaths.", "DBLP authors": ["Alberto A. Del Barrio", "Seda Ogrenci Memik", "Mar\u00eda C. Molina", "Jos\u00e9 M. Mend\u00edas", "Rom\u00e1n Hermida"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763226", "OA papers": [{"PaperId": "https://openalex.org/W2164609528", "PaperTitle": "Power optimization in heterogenous datapaths", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universidad Complutense de Madrid": 4.0, "Northwestern University": 1.0}, "Authors": ["Alberto A. Del Barrio", "Gokhan Memik", "Mar\u00eda Molina", "Jose M. Mendias", "Roman Hermida"]}]}, {"DBLP title": "Abstract state machines as an intermediate representation for high-level synthesis.", "DBLP authors": ["Rohit Sinha", "Hiren D. Patel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763227", "OA papers": [{"PaperId": "https://openalex.org/W2117703006", "PaperTitle": "Abstract state machines as an intermediate representation for high-level synthesis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Rohit A. Sinha", "Hiren D. Patel"]}]}, {"DBLP title": "Design automation for IEEE P1687.", "DBLP authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Gunnar Carlsson", "Erik Larsson"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763228", "OA papers": [{"PaperId": "https://openalex.org/W2143586611", "PaperTitle": "Design automation for IEEE P1687", "Year": 2011, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Link\u00f6ping University": 3.0, "Ericsson (Sweden)": 1.0}, "Authors": ["Farrokh Ghani Zadegan", "Urban Ingelsson", "Gunnar E. Carlsson", "Erik G. Larsson"]}]}, {"DBLP title": "On testing prebond dies with incomplete clock networks in a 3D IC using DLLs.", "DBLP authors": ["Michael Buttrick", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763229", "OA papers": [{"PaperId": "https://openalex.org/W2126405773", "PaperTitle": "On testing prebond dies with incomplete clock networks in a 3D IC using DLLs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Michael Buttrick", "Sandip Kundu"]}]}, {"DBLP title": "Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing.", "DBLP authors": ["Amit Kumar", "Sudhakar M. Reddy", "Irith Pomeranz", "Bernd Becker"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763230", "OA papers": [{"PaperId": "https://openalex.org/W2018400787", "PaperTitle": "Hyper-graph based partitioning to reduce DFT cost for pre-bond 3D-IC testing", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Iowa": 2.0, "Purdue University West Lafayette": 1.0, "University of Freiburg": 1.0}, "Authors": ["Amit Kumar", "Sudhakar M. Reddy", "Irith Pomeranz", "Bernd Becker"]}]}, {"DBLP title": "Adaptive test optimization through real time learning of test effectiveness.", "DBLP authors": ["Baris Arslan", "Alex Orailoglu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763231", "OA papers": [{"PaperId": "https://openalex.org/W1997151065", "PaperTitle": "Adaptive test optimization through real time learning of test effectiveness", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Baris Arslan", "Alex Orailoglu"]}]}, {"DBLP title": "A high-performance parallel implementation of the Chambolle algorithm.", "DBLP authors": ["Abdulkadir Akin", "Ivan Beretta", "A. A. Nacci", "Vincenzo Rana", "Marco D. Santambrogio", "David Atienza"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763232", "OA papers": [{"PaperId": "https://openalex.org/W2172020115", "PaperTitle": "A high-performance parallel implementation of the Chambolle algorithm", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "Politecnico di Milano": 2.0}, "Authors": ["Abdulkadir Akin", "Ivan Beretta", "Alessandro Antonio Nacci", "Vincenzo Rana", "Marco D. Santambrogio", "David Atienza"]}]}, {"DBLP title": "Depth-directed hardware object detection.", "DBLP authors": ["Christos Kyrkou", "Christos Ttofis", "Theocharis Theocharides"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763233", "OA papers": [{"PaperId": "https://openalex.org/W2129097904", "PaperTitle": "Depth-directed hardware object detection", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cyprus": 3.0}, "Authors": ["Christos Kyrkou", "Christos Ttofis", "Theocharis Theocharides"]}]}, {"DBLP title": "Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding.", "DBLP authors": ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763234", "OA papers": [{"PaperId": "https://openalex.org/W2151403961", "PaperTitle": "Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Karlsruhe Institute of Technology": 2.5, "Federal University of Rio Grande do Sul": 1.5}, "Authors": ["Bruno Zatt", "Muhammad Shafique", "Sergio Bampi", "Jorg Henkel"]}]}, {"DBLP title": "An integrated platform for advanced diagnostics.", "DBLP authors": ["Giovanni De Micheli", "Sara S. Ghoreishizadeh", "Cristina Boero", "F. Valgimigli", "Sandro Carrara"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763235", "OA papers": [{"PaperId": "https://openalex.org/W2104302203", "PaperTitle": "An integrated platform for advanced diagnostics", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0, "A. Menarini Diagnostics - Florence - Italy": 1.0}, "Authors": ["Giovanni De Micheli", "Sara S. Ghoreishizadeh", "Cristina Boero", "Francesco Valgimigli", "Sandro Carrara"]}]}, {"DBLP title": "X-SENSE: Sensing in extreme environments.", "DBLP authors": ["Jan Beutel", "Bernhard Buchli", "Federico Ferrari", "Matthias Keller", "Marco Zimmerling", "Lothar Thiele"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763236", "OA papers": [{"PaperId": "https://openalex.org/W2102430527", "PaperTitle": "X-SENSE: Sensing in extreme environments", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"ETH Zurich": 5.0}, "Authors": ["Jan Beutel", "Bernhard Buchli", "Federico Ferrari", "Matthias Keller", "Marco Zimmerling"]}]}, {"DBLP title": "Towards thermally-aware design of 3D MPSoCs with inter-tier cooling.", "DBLP authors": ["Mohamed M. Sabry", "Arvind Sridhar", "David Atienza", "Yuksel Temiz", "Yusuf Leblebici", "S. Szczukiewicz", "Navid Borhani", "John Richard Thome", "Thomas Brunschwiler", "Bruno Michel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763237", "OA papers": [{"PaperId": "https://openalex.org/W2095657014", "PaperTitle": "Towards thermally-aware design of 3D MPSoCs with inter-tier cooling", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 8.0, "Avanced Thermal Packaging, IBM Zurich, Switzerland": 2.0}, "Authors": ["Mohamed Sabry", "Arvind Sridhar", "David Atienza", "Yuksel Temiz", "Yusuf Leblebici", "Sylwia Szczukiewicz", "Navid Borhani", "John R. Thome", "Thomas Brunschwiler", "Bruno Michel"]}]}, {"DBLP title": "Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation.", "DBLP authors": ["Georges G. E. Gielen", "Elie Maricau", "Pieter De Wit"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763239", "OA papers": [{"PaperId": "https://openalex.org/W2133831885", "PaperTitle": "Analog circuit reliability in sub-32 nanometer CMOS: Analysis and mitigation", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"KU Leuven": 3.0}, "Authors": ["Georges Gielen", "Elie Maricau", "Pieter De Wit"]}]}, {"DBLP title": "Statistical aspects of NBTI/PBTI and impact on SRAM yield.", "DBLP authors": ["Asen Asenov", "Andrew R. Brown", "Binjie Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763240", "OA papers": [{"PaperId": "https://openalex.org/W2135629107", "PaperTitle": "Statistical aspects of NBTI/PBTI and impact on SRAM yield", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Glasgow": 3.0}, "Authors": ["Asen Asenov", "Andrew J. Brown", "Binjie Cheng"]}]}, {"DBLP title": "Mathematical approach based on a \"Design of Experiment\" to simulate process variations.", "DBLP authors": ["Eric Remond", "Eric Nercessian", "Christophe Bernicot", "Rayan Mina"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763241", "OA papers": [{"PaperId": "https://openalex.org/W2129705310", "PaperTitle": "Mathematical approach based on a &#x201C;Design of Experiment&#x201D; to simulate process variations", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"STMicroelectronics (France)": 4.0}, "Authors": ["Eric Remond", "E. Nercessian", "Christophe Bernicot", "Rayan Mina"]}]}, {"DBLP title": "System-assisted analog mixed-signal design.", "DBLP authors": ["Naresh R. Shanbhag", "Andrew C. Singer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763242", "OA papers": [{"PaperId": "https://openalex.org/W2113755879", "PaperTitle": "System-assisted analog mixed-signal design", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Naresh R. Shanbhag", "Andrew C. Singer"]}]}, {"DBLP title": "Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration.", "DBLP authors": ["Joachim Meyer", "Juanjo Noguera", "Michael H\u00fcbner", "Lars Braun", "Oliver Sander", "R. M. Gil", "Rodney Stewart", "J\u00fcrgen Becker"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763244", "OA papers": [{"PaperId": "https://openalex.org/W2114494919", "PaperTitle": "Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Karlsruhe Institute of Technology": 5.0, "Xilinx (Ireland)": 2.0, "University of Alcal\u00e1": 1.0}, "Authors": ["J-P. Meyer", "Juanjo Noguera", "Michael H\u00fcbner", "Lundy Braun", "Oliver Sander", "R. Mateos Gil", "Robert Stewart", "J. A. Becker"]}]}, {"DBLP title": "Loop distribution for K-loops on Reconfigurable Architectures.", "DBLP authors": ["Ozana Silvia Dragomir", "Koen Bertels"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763245", "OA papers": [{"PaperId": "https://openalex.org/W2155731617", "PaperTitle": "Loop distribution for K-loops on Reconfigurable Architectures", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Ozana Silvia Dragomir", "Koen Bertels"]}]}, {"DBLP title": "mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions.", "DBLP authors": ["Waheed Ahmed", "Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763246", "OA papers": [{"PaperId": "https://openalex.org/W2112255157", "PaperTitle": "mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Waheed Ahmed", "Muhammad Shafique", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Reliability-driven don't care assignment for logic synthesis.", "DBLP authors": ["Andrew Zukoski", "Mihir R. Choudhury", "Kartik Mohanram"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763247", "OA papers": [{"PaperId": "https://openalex.org/W2102849483", "PaperTitle": "Reliability-driven don't care assignment for logic synthesis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Rice University": 3.0}, "Authors": ["Andrew Zukoski", "Mihir Choudhury", "Kartik Mohanram"]}]}, {"DBLP title": "A new circuit simplification method for error tolerant applications.", "DBLP authors": ["Doochul Shin", "Sandeep K. Gupta"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763248", "OA papers": [{"PaperId": "https://openalex.org/W2153848924", "PaperTitle": "A new circuit simplification method for error tolerant applications", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Doochul Shin", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "Aging-aware timing analysis and optimization considering path sensitization.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763249", "OA papers": [{"PaperId": "https://openalex.org/W2166089199", "PaperTitle": "Aging-aware timing analysis and optimization considering path sensitization", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Department of Electrical and Computer Engineering Carnegie-Mellon University": 2.0}, "Authors": ["Kai-Chiang Wu", "Diana Marculescu"]}]}, {"DBLP title": "Efficient parameter variation sampling for architecture simulations.", "DBLP authors": ["Feng Lu", "Russ Joseph", "Goce Trajcevski", "Song Liu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763250", "OA papers": [{"PaperId": "https://openalex.org/W2163119624", "PaperTitle": "Efficient parameter variation sampling for architecture simulations", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Feng Lu", "Russ Joseph", "Goce Trajcevski", "Song Liu"]}]}, {"DBLP title": "Temporal parallel simulation: A fast gate-level HDL simulation using higher level models.", "DBLP authors": ["Dusung Kim", "Maciej J. Ciesielski", "Kyuho Shim", "Seiyang Yang"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763251", "OA papers": [{"PaperId": "https://openalex.org/W2163722168", "PaperTitle": "Temporal parallel simulation: A fast gate-level HDL simulation using higher level models", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Massachusetts Amherst": 2.0, "Pusan National University": 2.0}, "Authors": ["Dusung Kim", "Maciej Ciesielski", "Kyuho Shim", "Seiyang Yang"]}]}, {"DBLP title": "A unified methodology for pre-silicon verification and post-silicon validation.", "DBLP authors": ["Allon Adir", "Shady Copty", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles Meissner", "John Schumann"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763252", "OA papers": [{"PaperId": "https://openalex.org/W2147524308", "PaperTitle": "A unified methodology for pre-silicon verification and post-silicon validation", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"IBM Research - Haifa": 6.0, "IBM Research - Austin": 2.0}, "Authors": ["Allon Adir", "Shady Copty", "Shimon Landa", "Amir Nahir", "Gil Shurek", "Avi Ziv", "Charles R. Meissner", "John H. Schumann"]}]}, {"DBLP title": "Efficient validation input generation in RTL by hybridized source code analysis.", "DBLP authors": ["Lingyi Liu", "Shobha Vasudevan"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763253", "OA papers": [{"PaperId": "https://openalex.org/W2111979321", "PaperTitle": "Efficient validation input generation in RTL by hybridized source code analysis", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Liu Lingyi", "Shobha Vasudevan"]}]}, {"DBLP title": "An efficient and scalable STA tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation.", "DBLP authors": ["Salvador Barcelo", "Xavier Gili", "Sebasti\u00e0 A. Bota", "Jaume Segura"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763254", "OA papers": [{"PaperId": "https://openalex.org/W2171407599", "PaperTitle": "An efficient and scalable STA tool with direct path estimation and exhaustive sensitization vector exploration for optimal delay computation", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of the Balearic Islands": 4.0}, "Authors": ["Salvador Barcelo", "Xavier Soria Gili", "Sebastia Bota", "Jaume Segura"]}]}, {"DBLP title": "A confidence-driven model for error-resilient computing.", "DBLP authors": ["Chia-Hsiang Chen", "Yejoong Kim", "Zhengya Zhang", "David T. Blaauw", "Dennis Sylvester", "Helia Naeimi", "Sumeet Sandhu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763255", "OA papers": [{"PaperId": "https://openalex.org/W2135174628", "PaperTitle": "A confidence-driven model for error-resilient computing", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 5.0, "Intel (United States)": 2.0}, "Authors": ["Chia-Hsiang Chen", "Yejoong Kim", "Zhengya Zhang", "David Blaauw", "Dennis Sylvester", "Helia Naeimi", "Sumeet Sandhu"]}]}, {"DBLP title": "Eliminating speed penalty in ECC protected memories.", "DBLP authors": ["Michael Nicolaidis", "Thierry Bonnoit", "Nacer-Eddine Zergainoh"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763256", "OA papers": [{"PaperId": "https://openalex.org/W2098867093", "PaperTitle": "Eliminating speed penalty in ECC protected memories", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Grenoble Institute of Technology": 1.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.5}, "Authors": ["Michael Nicolaidis", "Thierry Bonnoit", "Nacer-Eddine Zergainoh"]}]}, {"DBLP title": "Error correcting code analysis for cache memory high reliability and performance.", "DBLP authors": ["Daniele Rossi", "N. Timoncini", "M. Spica", "Cecilia Metra"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763257", "OA papers": [{"PaperId": "https://openalex.org/W2163405479", "PaperTitle": "Error correcting code analysis for cache memory high reliability and performance", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Bologna": 3.0, "Cypress Semiconductor Corporation (United States)": 1.0}, "Authors": ["Daniele Rossi", "Nicola Timoncini", "Michael Spica", "Cecilia Metra"]}]}, {"DBLP title": "Error prediction based on concurrent self-test and reduced slack time.", "DBLP authors": ["Valentin Gherman", "J. Massas", "Samuel Evain", "St\u00e9phane Chevobbe", "Yannick Bonhomme"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763258", "OA papers": [{"PaperId": "https://openalex.org/W2126310216", "PaperTitle": "Error prediction based on concurrent self-test and reduced slack time", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"CEA LIST": 5.0}, "Authors": ["Valentin Gherman", "Julien Massas", "Samuel Evain", "St\u00e9phane Chevobbe", "Yannick Bonhomme"]}]}, {"DBLP title": "Physically unclonable functions for embeded security based on lithographic variation.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763259", "OA papers": [{"PaperId": "https://openalex.org/W2144973015", "PaperTitle": "Physically unclonable functions for embeded security based on lithographic variation", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Aswin Sreedhar", "Sandip Kundu"]}]}, {"DBLP title": "RON: An on-chip ring oscillator network for hardware Trojan detection.", "DBLP authors": ["Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763260", "OA papers": [{"PaperId": "https://openalex.org/W2113436456", "PaperTitle": "RON: An on-chip ring oscillator network for hardware Trojan detection", "Year": 2011, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["Xuehui Zhang", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Arithmetic logic units with high error detection rates to counteract fault attacks.", "DBLP authors": ["Marcel Medwed", "Stefan Mangard"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763261", "OA papers": [{"PaperId": "https://openalex.org/W2142017081", "PaperTitle": "Arithmetic logic units with high error detection rates to counteract fault attacks", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IAIK, Graz University of Technology, Austria, Crypto Group, Universit\u00e9 catholique de Louvain, Belgium": 1.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Marcel Medwed", "Stefan Mangard"]}]}, {"DBLP title": "Data-oriented performance analysis of SHA-3 candidates on FPGA accelerated computers.", "DBLP authors": ["Zhimin Chen", "Xu Guo", "Ambuj Sinha", "Patrick Schaumont"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763262", "OA papers": [{"PaperId": "https://openalex.org/W2161791794", "PaperTitle": "Data-oriented performance analysis of SHA-3 candidates on FPGA accelerated computers", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Zhimin Chen", "Xu Guo", "Ambuj Sinha", "Patrick Schaumont"]}]}, {"DBLP title": "Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms?", "DBLP authors": ["Partha Pratim Pande", "Fabien Clermidy", "Diego Puschini", "Imen Mansouri", "Paul Bogdan", "Radu Marculescu", "Amlan Ganguly"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763263", "OA papers": [{"PaperId": "https://openalex.org/W2159518056", "PaperTitle": "Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms?", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Partha Pratim Pande", "Fabien Clermidy", "Diego Puschini", "Imen Mansouri", "Paul Bogdan", "Radu Marculescu", "Amlan Ganguly"]}]}, {"DBLP title": "Automated constraint-driven topology synthesis for analog circuits.", "DBLP authors": ["Oliver Mitea", "Markus Meissner", "Lars Hedrich", "P. Jores"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763264", "OA papers": [{"PaperId": "https://openalex.org/W2137033438", "PaperTitle": "Automated constraint-driven topology synthesis for analog circuits", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany": 3.0, "Robert Bosch (Germany)": 1.0}, "Authors": ["Oliver Mitea", "Markus Meissner", "Lars Hedrich", "Peter Jores"]}]}, {"DBLP title": "A new method for automated generation of compensation networks - The EDA Designer Finger.", "DBLP authors": ["Ralf Sommer", "Dominik Krausse", "Eckhard Hennig", "Eric Schaefer", "C. Sporrer"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763265", "OA papers": [{"PaperId": "https://openalex.org/W2142272480", "PaperTitle": "A new method for automated generation of compensation networks &#x2014; The EDA Designer Finger", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technische Universit\u00e4t Ilmenau": 2.0, "IMMS GmbH, Erfurt, Germany": 2.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Ralf J. Sommer", "Dominik Krausse", "Eckhard Hennig", "Eric W. Schaefer", "Christian Sporrer"]}]}, {"DBLP title": "Generator based approach for analog circuit and layout design and optimization.", "DBLP authors": ["Achim Graupner", "Roland Jancke", "Reimund Wittmann"], "year": 2011, "doi": "https://doi.org/10.1109/DATE.2011.5763267", "OA papers": [{"PaperId": "https://openalex.org/W2102933388", "PaperTitle": "Generator based approach for analog circuit and layout design and optimization", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Zentrum Mikroelektronik Dresden AG Dresden, Germany": 1.0, "Fraunhofer Institute for Integrated Circuits": 1.0, "IP GEN Rechte GmbH Bochum, Germany": 1.0}, "Authors": ["Achim Graupner", "Roland Jancke", "Reimund Wittmann"]}]}]