
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.701550                       # Number of seconds simulated
sim_ticks                                701549721000                       # Number of ticks simulated
final_tick                               1201879081500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171402                       # Simulator instruction rate (inst/s)
host_op_rate                                   171402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40082386                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332592                       # Number of bytes of host memory used
host_seconds                                 17502.69                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        49984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     33877888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33927872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        49984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26347264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26347264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       529342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              530123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        411676                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             411676                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        71248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     48290074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              48361322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        71248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37555804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37555804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37555804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        71248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     48290074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85917126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      530123                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     411676                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    530123                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   411676                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   33927872                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                26347264                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             33927872                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             26347264                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     33                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               32967                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               33084                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               32765                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               33509                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               33064                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               33151                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               33131                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               32543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               33802                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               32972                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              33054                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              32990                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              33582                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              33159                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              33036                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              33281                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               25947                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               25720                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               25563                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               25781                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               25601                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               25880                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               25565                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               25245                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               25860                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               25568                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              25635                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              25785                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              26065                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              25854                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              25761                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              25846                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  701547346500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                530123                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               411676                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  521858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   17708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       906866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.461435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.678362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.116575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64          873765     96.35%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128          32256      3.56%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192            516      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256            143      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             86      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             27      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             24      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       906866                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7327289000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             30799639000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2650450000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               20821900000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     13822.73                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  39279.93                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                58102.66                       # Average memory access latency
system.mem_ctrls.avgRdBW                        48.36                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        37.56                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                48.36                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                37.56                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.95                       # Average write queue length over time
system.mem_ctrls.readRowHits                    33643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1235                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     744901.35                       # Average gap between requests
system.membus.throughput                     85917126                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              491437                       # Transaction distribution
system.membus.trans_dist::ReadResp             491437                       # Transaction distribution
system.membus.trans_dist::Writeback            411676                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38686                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1471922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1471922                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     60275136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            60275136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               60275136                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2117603500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2516230000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       591574367                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    492869330                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     36056901                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    306545890                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       288150606                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     93.999174                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        27433527                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       363293                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            613067818                       # DTB read hits
system.switch_cpus.dtb.read_misses            2551096                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        615618914                       # DTB read accesses
system.switch_cpus.dtb.write_hits           184510244                       # DTB write hits
system.switch_cpus.dtb.write_misses           2233708                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       186743952                       # DTB write accesses
system.switch_cpus.dtb.data_hits            797578062                       # DTB hits
system.switch_cpus.dtb.data_misses            4784804                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        802362866                       # DTB accesses
system.switch_cpus.itb.fetch_hits           478022223                       # ITB hits
system.switch_cpus.itb.fetch_misses               261                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       478022484                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.switch_cpus.numCycles               1403099442                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    500687754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3296047319                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           591574367                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    315584133                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             625389793                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       157711533                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      123291933                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2870                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         478022223                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15524147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1369504016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.406745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.121469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        744114223     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         56461844      4.12%     58.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         57970500      4.23%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37089099      2.71%     65.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        144127278     10.52%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33575299      2.45%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         37223582      2.72%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26887449      1.96%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        232054742     16.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1369504016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.421620                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.349119                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        531866405                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     114900329                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         593486312                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      10303460                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      118947509                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     55970699                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1262138                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3172813948                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2475418                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      118947509                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        555456414                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        21008140                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     67399755                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         580470628                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      26221569                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3073338267                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         95329                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          53941                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      19409596                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2281499674                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3949540168                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   3932317461                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     17222707                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1500908499                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        780591138                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3760618                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          227                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          78544859                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    691765615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    206177375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10878038                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2534093                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2833547054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          364                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2518318047                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8689044                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    814478169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    506851837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1369504016                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.838854                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896698                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    498649705     36.41%     36.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    203418815     14.85%     51.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219455350     16.02%     67.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155063055     11.32%     78.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    148017968     10.81%     89.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     73393208      5.36%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52771060      3.85%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14743745      1.08%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3991110      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1369504016                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12435276     26.99%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22576082     49.00%     75.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      11062371     24.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      1763554      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1676973680     66.59%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1048485      0.04%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      4408892      0.18%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            1      0.00%     66.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      2645353      0.11%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     66.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       881769      0.04%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    640555730     25.44%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    190040582      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2518318047                       # Type of FU issued
system.switch_cpus.iq.rate                   1.794825                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            46073729                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018295                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6433787859                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3634522477                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2398848465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27115022                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     13581325                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     13322147                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2548906643                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13721579                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     14695103                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    203784143                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       386198                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        82782                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     47905675                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          130                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked         7200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      118947509                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10320653                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        342566                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2875572567                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     13894564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     691765615                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    206177375                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          216                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          63108                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         32824                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        82782                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23696377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     18033928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     41730305                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2461185294                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     615623187                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     57132751                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              42025149                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            802378396                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        425197297                       # Number of branches executed
system.switch_cpus.iew.exec_stores          186755209                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.754106                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2431177012                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2412170612                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1495926272                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1886080450                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.719173                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.793140                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    797962818                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           75                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     34872850                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1250556507                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.623379                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.389853                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    602785156     48.20%     48.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    264877386     21.18%     69.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    110946445      8.87%     78.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46396674      3.71%     81.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     47557233      3.80%     85.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     42427815      3.39%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27474141      2.20%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     27779075      2.22%     93.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     80312582      6.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1250556507                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2030127332                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2030127332                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              646253159                       # Number of memory references committed
system.switch_cpus.commit.loads             487981459                       # Number of loads committed
system.switch_cpus.commit.membars                  30                       # Number of memory barriers committed
system.switch_cpus.commit.branches          355694384                       # Number of branches committed
system.switch_cpus.commit.fp_insts           13226860                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1972407282                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     16638159                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      80312582                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3979310083                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5775949449                       # The number of ROB writes
system.switch_cpus.timesIdled                  327901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                33595426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.701550                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.701550                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.425416                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.425416                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3195976904                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1827279720                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           8970434                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8817745                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1764011                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         881828                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               280                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               280                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008545                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008545                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  930245376                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  513395296                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         458219.947334                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         271625.799996                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          729845.747331                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  64                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  64                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1     14535084                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 8021801.500000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.644375                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.355625                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1839.039250                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        17920                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        17920                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      2079232                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      2079232                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    525896                       # number of replacements
system.l2.tags.tagsinuse                 32277.211953                       # Cycle average of tags in use
system.l2.tags.total_refs                     3591298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    558163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.434138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3268.021065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    83.442234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27499.940966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         50.926455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1374.881234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.099732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.839232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.041958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985022                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst       651951                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       763778                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1415729                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1649173                       # number of Writeback hits
system.l2.Writeback_hits::total               1649173                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       942518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                942518                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        651951                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1706296                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2358247                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       651951                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1706296                       # number of overall hits
system.l2.overall_hits::total                 2358247                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          781                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       490656                       # number of ReadReq misses
system.l2.ReadReq_misses::total                491437                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data        38686                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38686                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       529342                       # number of demand (read+write) misses
system.l2.demand_misses::total                 530123                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          781                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       529342                       # number of overall misses
system.l2.overall_misses::total                530123                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     77598000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  45684488500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     45762086500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2792751500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2792751500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     77598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  48477240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48554838000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     77598000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  48477240000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48554838000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       652732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1254434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1907166                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1649173                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1649173                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       981204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            981204                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       652732                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2235638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2888370                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       652732                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2235638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2888370                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.001197                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.391137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257679                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.039427                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.039427                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.001197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.236774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183537                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.001197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.236774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183537                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 99357.234315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93108.997954                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 93118.927757                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72190.236778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72190.236778                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 99357.234315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91580.188234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91591.645712                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 99357.234315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91580.188234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91591.645712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               411676                       # number of writebacks
system.l2.writebacks::total                    411676                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       490656                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           491437                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        38686                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38686                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       529342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            530123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       529342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           530123                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     68628000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40045169500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  40113797500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   2348334500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2348334500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     68628000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  42393504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42462132000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     68628000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  42393504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42462132000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001197                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.391137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.257679                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.039427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039427                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.001197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.236774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.001197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.236774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183537                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 87871.959027                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 81615.570787                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81625.513545                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60702.437574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60702.437574                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 87871.959027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80087.172376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80098.641259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 87871.959027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80087.172376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80098.641259                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   413944648                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1907166                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1907166                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1649173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           981204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          981204                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1305464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6120449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7425913                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     41774848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    248627904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          290402752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             290402752                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         3917944500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         979381810                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3483940000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2403758161                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 12462039.403197                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  12462039.403197                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements            652717                       # number of replacements
system.cpu.icache.tags.tagsinuse          1010.178818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1318602150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            653729                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2017.047049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   272.224048                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   737.954771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.265844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.720659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986503                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    477368912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       477368912                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    477368912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        477368912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    477368912                       # number of overall hits
system.cpu.icache.overall_hits::total       477368912                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       653311                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        653311                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       653311                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         653311                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       653311                       # number of overall misses
system.cpu.icache.overall_misses::total        653311                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3478818310                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3478818310                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3478818310                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3478818310                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3478818310                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3478818310                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    478022223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    478022223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    478022223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    478022223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    478022223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    478022223                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.001367                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001367                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.001367                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001367                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.001367                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001367                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5324.903928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5324.903928                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5324.903928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5324.903928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5324.903928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5324.903928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1942                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   647.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          579                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          579                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          579                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          579                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          579                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          579                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       652732                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       652732                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       652732                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       652732                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       652732                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       652732                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2114532190                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2114532190                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2114532190                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2114532190                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2114532190                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2114532190                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.001365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001365                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.001365                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001365                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.001365                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001365                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3239.510534                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3239.510534                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3239.510534                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3239.510534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3239.510534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3239.510534                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1337067882                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           70165887                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 15676288.827099                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 865830.753131                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16542119.580230                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          378                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          379                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3537216.619048                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 185134.266491                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.950139                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.049861                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.731826                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          756                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          758                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         8498                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        14938                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        23498                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       362880                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       363840                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    22.481481                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           2224270                       # number of replacements
system.cpu.dcache.tags.tagsinuse           960.964572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           862007771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2225258                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            387.374305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   917.046802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data    43.917770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.895554                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.042888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.938442                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    596404195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       596404195                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    154690802                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      154690802                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           27                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           27                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    751094997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        751094997                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    751094997                       # number of overall hits
system.cpu.dcache.overall_hits::total       751094997                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      1965535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1965535                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3580868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3580868                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5546403                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5546403                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5546403                       # number of overall misses
system.cpu.dcache.overall_misses::total       5546403                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  88451091750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88451091750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  28296924646                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28296924646                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       254250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 116748016396                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 116748016396                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 116748016396                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 116748016396                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    598369730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    598369730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    158271670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    756641400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    756641400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    756641400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    756641400                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.003285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003285                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022625                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007330                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 45001.026057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45001.026057                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  7902.252930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  7902.252930                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 21049.320865                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21049.320865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 21049.320865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21049.320865                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34467                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1798                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6153                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.601658                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   224.750000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1649173                       # number of writebacks
system.cpu.dcache.writebacks::total           1649173                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       710924                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       710924                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2599841                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2599841                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3310765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3310765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3310765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3310765                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1254611                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1254611                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       981027                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       981027                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2235638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2235638                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2235638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2235638                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  48613319750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48613319750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5872687210                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5872687210                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  54486006960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54486006960                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  54486006960                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54486006960                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.006198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38747.723199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38747.723199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  5986.264608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  5986.264608                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24371.569530                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24371.569530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24371.569530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24371.569530                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
