// Seed: 780943390
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire [-1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd51,
    parameter id_7 = 32'd54
) (
    output wire  id_0,
    output tri   id_1,
    input  wand  id_2,
    input  tri1  _id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wor   _id_7,
    output wor   id_8,
    input  tri   id_9
);
  logic [7:0] id_11;
  integer [1 : 1 'b0] id_12;
  wire id_13;
  assign id_11[id_7 : id_3] = id_2 - -1;
  module_0 modCall_1 (
      id_12,
      id_13
  );
endmodule
