

================================================================
== Vitis HLS Report for 'compute_multiplication_Pipeline_VITIS_LOOP_207_4'
================================================================
* Date:           Thu Oct 19 11:50:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|      112|  2.700 us|  5.600 us|   54|  112|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_207_4  |       52|      110|        15|          2|          1|  20 ~ 49|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 2, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale"   --->   Operation 20 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_k"   --->   Operation 21 'read' 'in_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln206_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln206"   --->   Operation 22 'read' 'zext_ln206_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln203"   --->   Operation 23 'read' 'zext_ln203_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln204_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln204"   --->   Operation 24 'read' 'mul_ln204_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln206_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln206_1"   --->   Operation 25 'read' 'sext_ln206_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3"   --->   Operation 26 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln206_cast = zext i6 %zext_ln206_read"   --->   Operation 27 'zext' 'zext_ln206_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln203_cast = zext i6 %zext_ln203_read"   --->   Operation 28 'zext' 'zext_ln203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln206_1_cast = sext i62 %sext_ln206_1_read"   --->   Operation 29 'sext' 'sext_ln206_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_3 = load i6 %j" [kernel_attention.cpp:207]   --->   Operation 34 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln207 = icmp_eq  i6 %j_3, i6 %p_read" [kernel_attention.cpp:207]   --->   Operation 36 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 49, i64 0"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln207 = add i6 %j_3, i6 1" [kernel_attention.cpp:207]   --->   Operation 38 'add' 'add_ln207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %for.inc.split, void %for.inc54.loopexit.exitStub" [kernel_attention.cpp:207]   --->   Operation 39 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast4 = zext i6 %j_3" [kernel_attention.cpp:207]   --->   Operation 40 'zext' 'j_cast4' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_cast = zext i6 %j_3" [kernel_attention.cpp:207]   --->   Operation 41 'zext' 'j_cast' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.12ns)   --->   "%add_ln208 = add i63 %j_cast, i63 %sext_ln206_1_cast" [kernel_attention.cpp:208]   --->   Operation 42 'add' 'add_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln208 = sext i63 %add_ln208" [kernel_attention.cpp:208]   --->   Operation 43 'sext' 'sext_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln208" [kernel_attention.cpp:208]   --->   Operation 44 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.69ns) (grouped into DSP with root node add_ln209_1)   --->   "%add_ln209 = add i10 %j_cast4, i10 %mul_ln204_read" [kernel_attention.cpp:209]   --->   Operation 45 'add' 'add_ln209' <Predicate = (!icmp_ln207)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into DSP with root node add_ln209_1)   --->   "%zext_ln209 = zext i10 %add_ln209" [kernel_attention.cpp:209]   --->   Operation 46 'zext' 'zext_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln209_1)   --->   "%mul_ln209 = mul i16 %zext_ln209, i16 %zext_ln203_cast" [kernel_attention.cpp:209]   --->   Operation 47 'mul' 'mul_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln207 = store i6 %add_ln207, i6 %j" [kernel_attention.cpp:207]   --->   Operation 48 'store' 'store_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 49 [7/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 49 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln207)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node add_ln209_1)   --->   "%mul_ln209 = mul i16 %zext_ln209, i16 %zext_ln203_cast" [kernel_attention.cpp:209]   --->   Operation 50 'mul' 'mul_ln209' <Predicate = (!icmp_ln207)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 51 [6/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 51 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln209_1)   --->   "%mul_ln209 = mul i16 %zext_ln209, i16 %zext_ln203_cast" [kernel_attention.cpp:209]   --->   Operation 52 'mul' 'mul_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln209_1 = add i16 %mul_ln209, i16 %zext_ln206_cast" [kernel_attention.cpp:209]   --->   Operation 53 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 54 [5/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 54 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 55 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln209_1 = add i16 %mul_ln209, i16 %zext_ln206_cast" [kernel_attention.cpp:209]   --->   Operation 55 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %add_ln209_1, i2 0" [kernel_attention.cpp:209]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i18 %shl_ln" [kernel_attention.cpp:209]   --->   Operation 57 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.14ns)   --->   "%add_ln209_2 = add i64 %zext_ln209_1, i64 %in_k_read" [kernel_attention.cpp:209]   --->   Operation 58 'add' 'add_ln209_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln209_2, i32 2, i32 63" [kernel_attention.cpp:209]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i62 %trunc_ln" [kernel_attention.cpp:209]   --->   Operation 60 'sext' 'sext_ln209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln209" [kernel_attention.cpp:209]   --->   Operation 61 'getelementptr' 'gmem_addr_23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 62 [4/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 62 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 63 [7/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 63 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 64 [3/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 64 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 65 [6/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 65 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 66 [2/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 66 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 67 [5/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 67 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 68 [1/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [kernel_attention.cpp:208]   --->   Operation 68 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [4/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 69 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 70 [1/1] (36.5ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [kernel_attention.cpp:208]   --->   Operation 70 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 71 [3/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 71 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 72 [2/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 72 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 73 [1/7] (36.5ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [kernel_attention.cpp:209]   --->   Operation 73 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 74 [1/1] (36.5ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [kernel_attention.cpp:209]   --->   Operation 74 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 20.4>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln208 = bitcast i32 %gmem_addr_22_read" [kernel_attention.cpp:208]   --->   Operation 75 'bitcast' 'bitcast_ln208' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln209 = bitcast i32 %gmem_addr_23_read" [kernel_attention.cpp:209]   --->   Operation 76 'bitcast' 'bitcast_ln209' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (20.4ns)   --->   "%mul = fmul i32 %bitcast_ln208, i32 %bitcast_ln209" [kernel_attention.cpp:209]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 20.4> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 0> <II = 1> <Delay = 20.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 84 'load' 'sum_load_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 85 'write' 'write_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 20.4>
ST_14 : Operation 78 [1/1] (20.4ns)   --->   "%mul1 = fmul i32 %mul, i32 %scale_read" [kernel_attention.cpp:209]   --->   Operation 78 'fmul' 'mul1' <Predicate = true> <Delay = 20.4> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 0> <II = 1> <Delay = 20.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 31.1>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [kernel_attention.cpp:208]   --->   Operation 79 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [kernel_attention.cpp:201]   --->   Operation 80 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (30.7ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul1" [kernel_attention.cpp:208]   --->   Operation 81 'fadd' 'sum_1' <Predicate = true> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln207 = store i32 %sum_1, i32 %sum" [kernel_attention.cpp:207]   --->   Operation 82 'store' 'store_ln207' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln207 = br void %for.inc" [kernel_attention.cpp:207]   --->   Operation 83 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln206_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln204]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln203]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln206]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                (alloca           ) [ 0111111111111111]
j                  (alloca           ) [ 0100000000000000]
scale_read         (read             ) [ 0111111111111110]
in_k_read          (read             ) [ 0111100000000000]
zext_ln206_read    (read             ) [ 0000000000000000]
zext_ln203_read    (read             ) [ 0000000000000000]
mul_ln204_read     (read             ) [ 0000000000000000]
sext_ln206_1_read  (read             ) [ 0000000000000000]
p_read             (read             ) [ 0000000000000000]
zext_ln206_cast    (zext             ) [ 0111100000000000]
zext_ln203_cast    (zext             ) [ 0111000000000000]
sext_ln206_1_cast  (sext             ) [ 0000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
store_ln0          (store            ) [ 0000000000000000]
store_ln0          (store            ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000000000000]
j_3                (load             ) [ 0000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000]
icmp_ln207         (icmp             ) [ 0111111111111100]
empty              (speclooptripcount) [ 0000000000000000]
add_ln207          (add              ) [ 0000000000000000]
br_ln207           (br               ) [ 0000000000000000]
j_cast4            (zext             ) [ 0000000000000000]
j_cast             (zext             ) [ 0000000000000000]
add_ln208          (add              ) [ 0000000000000000]
sext_ln208         (sext             ) [ 0000000000000000]
gmem_addr_22       (getelementptr    ) [ 0111111111000000]
add_ln209          (add              ) [ 0000000000000000]
zext_ln209         (zext             ) [ 0111000000000000]
store_ln207        (store            ) [ 0000000000000000]
mul_ln209          (mul              ) [ 0010100000000000]
add_ln209_1        (add              ) [ 0000000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000000]
zext_ln209_1       (zext             ) [ 0000000000000000]
add_ln209_2        (add              ) [ 0000000000000000]
trunc_ln           (partselect       ) [ 0000000000000000]
sext_ln209         (sext             ) [ 0000000000000000]
gmem_addr_23       (getelementptr    ) [ 0110011111111000]
gmem_load_req      (readreq          ) [ 0000000000000000]
gmem_addr_22_read  (read             ) [ 0110000000111100]
gmem_load_6_req    (readreq          ) [ 0000000000000000]
gmem_addr_23_read  (read             ) [ 0100000000000100]
bitcast_ln208      (bitcast          ) [ 0000000000000000]
bitcast_ln209      (bitcast          ) [ 0000000000000000]
mul                (fmul             ) [ 0010000000000010]
mul1               (fmul             ) [ 0100000000000001]
sum_load           (load             ) [ 0000000000000000]
specloopname_ln201 (specloopname     ) [ 0000000000000000]
sum_1              (fadd             ) [ 0000000000000000]
store_ln207        (store            ) [ 0000000000000000]
br_ln207           (br               ) [ 0000000000000000]
sum_load_1         (load             ) [ 0000000000000000]
write_ln0          (write            ) [ 0000000000000000]
ret_ln0            (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln206_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln206_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln204">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln204"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln203">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln206">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_k">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_k"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="scale">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="sum_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="scale_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="in_k_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_k_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln206_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln206_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln203_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="6" slack="0"/>
<pin id="115" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln203_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mul_ln204_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln204_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln206_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="0" index="1" bw="62" slack="0"/>
<pin id="127" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln206_1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_readreq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="gmem_addr_22_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="8"/>
<pin id="153" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_22_read/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="gmem_addr_23_read_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="8"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_23_read/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sum_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/13 mul1/14 "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln206_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln203_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_cast/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sext_ln206_1_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="62" slack="0"/>
<pin id="191" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln206_1_cast/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_3_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln207_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln207_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_cast4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="j_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln208_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="62" slack="0"/>
<pin id="229" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln208_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="63" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln208/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gmem_addr_22_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="63" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_22/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln207_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln209_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln209_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="3"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="62" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="0"/>
<pin id="267" dir="0" index="3" bw="7" slack="0"/>
<pin id="268" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln209_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="62" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln209/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="gmem_addr_23_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="62" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_23/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bitcast_ln208_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="4"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln208/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="bitcast_ln209_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln209/13 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sum_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="14"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/15 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln207_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="14"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/15 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sum_load_1_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="12"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/13 "/>
</bind>
</comp>

<comp id="304" class="1007" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln209/1 zext_ln209/1 mul_ln209/1 add_ln209_1/3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="sum_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="322" class="1005" name="j_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="329" class="1005" name="scale_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="13"/>
<pin id="331" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="in_k_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="3"/>
<pin id="336" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="in_k_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="zext_ln206_cast_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="2"/>
<pin id="341" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln206_cast "/>
</bind>
</comp>

<comp id="344" class="1005" name="zext_ln203_cast_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_cast "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln207_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="353" class="1005" name="gmem_addr_22_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_22 "/>
</bind>
</comp>

<comp id="359" class="1005" name="gmem_addr_23_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_23 "/>
</bind>
</comp>

<comp id="365" class="1005" name="gmem_addr_22_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="4"/>
<pin id="367" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_22_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="gmem_addr_23_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_23_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="78" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="84" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="178"><net_src comp="171" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="184"><net_src comp="106" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="112" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="124" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="130" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="203" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="203" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="189" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="212" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="68" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="72" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="76" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="263" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="4" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="299"><net_src comp="167" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="310"><net_src comp="218" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="118" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="185" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="304" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="317"><net_src comp="86" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="325"><net_src comp="90" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="332"><net_src comp="94" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="337"><net_src comp="100" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="342"><net_src comp="181" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="347"><net_src comp="185" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="352"><net_src comp="206" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="236" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="362"><net_src comp="277" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="368"><net_src comp="150" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="373"><net_src comp="155" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="287" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {13 }
 - Input state : 
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : p_read3 | {1 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : sext_ln206_1 | {1 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : gmem | {2 3 4 5 6 7 8 9 10 11 12 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : mul_ln204 | {1 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : zext_ln203 | {1 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : zext_ln206 | {1 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : in_k | {1 }
	Port: compute_multiplication_Pipeline_VITIS_LOOP_207_4 : scale | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j_3 : 1
		icmp_ln207 : 2
		add_ln207 : 2
		br_ln207 : 3
		j_cast4 : 2
		j_cast : 2
		add_ln208 : 3
		sext_ln208 : 4
		gmem_addr_22 : 5
		add_ln209 : 3
		zext_ln209 : 4
		mul_ln209 : 5
		store_ln207 : 3
	State 2
	State 3
		add_ln209_1 : 1
	State 4
		shl_ln : 1
		zext_ln209_1 : 2
		add_ln209_2 : 3
		trunc_ln : 4
		sext_ln209 : 5
		gmem_addr_23 : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mul : 1
		write_ln0 : 1
	State 14
	State 15
		sum_1 : 1
		store_ln207 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |          sum_1_fu_167         |    2    |    0    |   226   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln207_fu_212       |    0    |    0    |    13   |
|    add   |        add_ln208_fu_226       |    0    |    0    |    69   |
|          |       add_ln209_2_fu_258      |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_171          |    3    |    0    |    77   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln207_fu_206       |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_304          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     scale_read_read_fu_94     |    0    |    0    |    0    |
|          |     in_k_read_read_fu_100     |    0    |    0    |    0    |
|          |  zext_ln206_read_read_fu_106  |    0    |    0    |    0    |
|          |  zext_ln203_read_read_fu_112  |    0    |    0    |    0    |
|   read   |   mul_ln204_read_read_fu_118  |    0    |    0    |    0    |
|          | sext_ln206_1_read_read_fu_124 |    0    |    0    |    0    |
|          |       p_read_read_fu_130      |    0    |    0    |    0    |
|          | gmem_addr_22_read_read_fu_150 |    0    |    0    |    0    |
|          | gmem_addr_23_read_read_fu_155 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_136      |    0    |    0    |    0    |
|          |       grp_readreq_fu_143      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_160    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln206_cast_fu_181    |    0    |    0    |    0    |
|          |     zext_ln203_cast_fu_185    |    0    |    0    |    0    |
|   zext   |         j_cast4_fu_218        |    0    |    0    |    0    |
|          |         j_cast_fu_222         |    0    |    0    |    0    |
|          |      zext_ln209_1_fu_254      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    sext_ln206_1_cast_fu_189   |    0    |    0    |    0    |
|   sext   |       sext_ln208_fu_232       |    0    |    0    |    0    |
|          |       sext_ln209_fu_273       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_247         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_263        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |    0    |   466   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|gmem_addr_22_read_reg_365|   32   |
|   gmem_addr_22_reg_353  |   32   |
|gmem_addr_23_read_reg_370|   32   |
|   gmem_addr_23_reg_359  |   32   |
|    icmp_ln207_reg_349   |    1   |
|    in_k_read_reg_334    |   64   |
|        j_reg_322        |    6   |
|         reg_175         |   32   |
|    scale_read_reg_329   |   32   |
|       sum_reg_314       |   32   |
| zext_ln203_cast_reg_344 |   16   |
| zext_ln206_cast_reg_339 |   16   |
+-------------------------+--------+
|          Total          |   327  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_171 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_171 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_304 |  p1  |   3  |  10  |   30   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   158  || 1.19386 ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   327  |   498  |
+-----------+--------+--------+--------+--------+
