

================================================================
== Vitis HLS Report for 'decision_function_40'
================================================================
* Date:           Sun Jun 26 16:46:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.272 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 3 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 4 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read22, i32 61935"   --->   Operation 7 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_79 = icmp_slt  i32 %p_read44, i32 129082"   --->   Operation 8 'icmp' 'comparison_79' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_80 = icmp_slt  i32 %p_read33, i32 73061"   --->   Operation 9 'icmp' 'comparison_80' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_81 = icmp_slt  i32 %p_read11, i32 4294820389"   --->   Operation 10 'icmp' 'comparison_81' <Predicate = (activation_99 & or_ln208 & comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_82 = icmp_slt  i32 %p_read11, i32 51429"   --->   Operation 11 'icmp' 'comparison_82' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.11ns)   --->   "%comparison_83 = icmp_slt  i32 %p_read22, i32 140288"   --->   Operation 12 'icmp' 'comparison_83' <Predicate = (or_ln208_52 & or_ln208_53)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%comparison_84 = icmp_slt  i32 %p_read33, i32 99520"   --->   Operation 13 'icmp' 'comparison_84' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.33ns)   --->   "%activation_98 = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 14 'xor' 'activation_98' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%activation_99 = and i1 %comparison_79, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 15 'and' 'activation_99' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%xor_ln195 = xor i1 %comparison_79, i1 1" [firmware/BDT.h:195]   --->   Operation 16 'xor' 'xor_ln195' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.33ns)   --->   "%activation_100 = and i1 %comparison_80, i1 %activation_98" [firmware/BDT.h:193]   --->   Operation 17 'and' 'activation_100' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln195_29 = xor i1 %comparison_80, i1 1" [firmware/BDT.h:195]   --->   Operation 18 'xor' 'xor_ln195_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_66)   --->   "%activation = and i1 %comparison_81, i1 %activation_99" [firmware/BDT.h:193]   --->   Operation 19 'and' 'activation' <Predicate = (activation_99 & or_ln208 & comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%and_ln193 = and i1 %comparison_82, i1 %xor_ln195" [firmware/BDT.h:193]   --->   Operation 20 'and' 'and_ln193' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln208)   --->   "%activation_101 = and i1 %and_ln193, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 21 'and' 'activation_101' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_68)   --->   "%activation_102 = and i1 %comparison_83, i1 %activation_100" [firmware/BDT.h:193]   --->   Operation 22 'and' 'activation_102' <Predicate = (or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193_80 = and i1 %comparison_84, i1 %activation_98" [firmware/BDT.h:193]   --->   Operation 23 'and' 'and_ln193_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_103 = and i1 %and_ln193_80, i1 %xor_ln195_29" [firmware/BDT.h:193]   --->   Operation 24 'and' 'activation_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_66)   --->   "%xor_ln208 = xor i1 %activation, i1 1" [firmware/BDT.h:208]   --->   Operation 25 'xor' 'xor_ln208' <Predicate = (activation_99 & or_ln208 & comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_66)   --->   "%zext_ln208 = zext i1 %xor_ln208" [firmware/BDT.h:208]   --->   Operation 26 'zext' 'zext_ln208' <Predicate = (activation_99 & or_ln208 & comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln208 = or i1 %activation_99, i1 %activation_101" [firmware/BDT.h:208]   --->   Operation 27 'or' 'or_ln208' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_66)   --->   "%select_ln208 = select i1 %activation_99, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 28 'select' 'select_ln208' <Predicate = (or_ln208 & comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_66)   --->   "%select_ln208_65 = select i1 %or_ln208, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 29 'select' 'select_ln208_65' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_66)   --->   "%zext_ln208_15 = zext i2 %select_ln208_65" [firmware/BDT.h:208]   --->   Operation 30 'zext' 'zext_ln208_15' <Predicate = (comparison & or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_68)   --->   "%or_ln208_51 = or i1 %comparison, i1 %activation_102" [firmware/BDT.h:208]   --->   Operation 31 'or' 'or_ln208_51' <Predicate = (or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_66 = select i1 %comparison, i3 %zext_ln208_15, i3 4" [firmware/BDT.h:208]   --->   Operation 32 'select' 'select_ln208_66' <Predicate = (or_ln208_51 & or_ln208_52 & or_ln208_53)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.33ns)   --->   "%or_ln208_52 = or i1 %comparison, i1 %activation_100" [firmware/BDT.h:208]   --->   Operation 33 'or' 'or_ln208_52' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_68)   --->   "%select_ln208_67 = select i1 %or_ln208_51, i3 %select_ln208_66, i3 5" [firmware/BDT.h:208]   --->   Operation 34 'select' 'select_ln208_67' <Predicate = (or_ln208_52 & or_ln208_53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_53 = or i1 %or_ln208_52, i1 %activation_103" [firmware/BDT.h:208]   --->   Operation 35 'or' 'or_ln208_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_68 = select i1 %or_ln208_52, i3 %select_ln208_67, i3 6" [firmware/BDT.h:208]   --->   Operation 36 'select' 'select_ln208_68' <Predicate = (or_ln208_53)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_69 = select i1 %or_ln208_53, i3 %select_ln208_68, i3 7" [firmware/BDT.h:208]   --->   Operation 37 'select' 'select_ln208_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.83ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 83716, i32 4294958485, i32 77952, i32 18725, i32 11812, i32 76369, i32 98995, i32 2268, i3 %select_ln208_69" [firmware/BDT.h:209]   --->   Operation 38 'mux' 'agg_result' <Predicate = true> <Delay = 0.83> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 39 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 01]
comparison_79    (icmp        ) [ 00]
comparison_80    (icmp        ) [ 00]
comparison_81    (icmp        ) [ 00]
comparison_82    (icmp        ) [ 00]
comparison_83    (icmp        ) [ 00]
comparison_84    (icmp        ) [ 00]
activation_98    (xor         ) [ 00]
activation_99    (and         ) [ 01]
xor_ln195        (xor         ) [ 00]
activation_100   (and         ) [ 00]
xor_ln195_29     (xor         ) [ 00]
activation       (and         ) [ 00]
and_ln193        (and         ) [ 00]
activation_101   (and         ) [ 00]
activation_102   (and         ) [ 00]
and_ln193_80     (and         ) [ 00]
activation_103   (and         ) [ 00]
xor_ln208        (xor         ) [ 00]
zext_ln208       (zext        ) [ 00]
or_ln208         (or          ) [ 01]
select_ln208     (select      ) [ 00]
select_ln208_65  (select      ) [ 00]
zext_ln208_15    (zext        ) [ 00]
or_ln208_51      (or          ) [ 01]
select_ln208_66  (select      ) [ 00]
or_ln208_52      (or          ) [ 01]
select_ln208_67  (select      ) [ 00]
or_ln208_53      (or          ) [ 01]
select_ln208_68  (select      ) [ 00]
select_ln208_69  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln213        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_read44_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read33_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read22_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read11_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="comparison_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="comparison_79_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_79/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="comparison_80_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_80/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="comparison_81_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="19" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_81/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="comparison_82_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="17" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_82/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="comparison_83_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="19" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_83/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="comparison_84_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="18" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_84/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="activation_98_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation_98/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="activation_99_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_99/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln195_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="activation_100_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_100/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="xor_ln195_29_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195_29/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="activation_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="and_ln193_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="activation_101_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_101/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="activation_102_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_102/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="and_ln193_80_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193_80/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="activation_103_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_103/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln208_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln208/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln208_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="or_ln208_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln208_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln208_65_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_65/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln208_15_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_15/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln208_51_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_51/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln208_66_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_66/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln208_52_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_52/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln208_67_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_67/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln208_53_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_53/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln208_68_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_68/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln208_69_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_69/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="agg_result_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="18" slack="0"/>
<pin id="285" dir="0" index="2" bw="15" slack="0"/>
<pin id="286" dir="0" index="3" bw="18" slack="0"/>
<pin id="287" dir="0" index="4" bw="16" slack="0"/>
<pin id="288" dir="0" index="5" bw="15" slack="0"/>
<pin id="289" dir="0" index="6" bw="18" slack="0"/>
<pin id="290" dir="0" index="7" bw="18" slack="0"/>
<pin id="291" dir="0" index="8" bw="13" slack="0"/>
<pin id="292" dir="0" index="9" bw="3" slack="0"/>
<pin id="293" dir="1" index="10" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="76" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="64" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="70" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="82" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="82" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="76" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="70" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="88" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="94" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="88" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="94" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="100" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="130" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="100" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="106" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="136" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="112" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="88" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="118" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="148" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="124" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="130" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="154" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="160" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="136" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="172" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="136" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="202" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="206" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="212" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="88" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="178" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="88" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="228" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="88" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="148" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="232" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="238" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="246" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="190" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="246" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="252" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="260" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="266" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="295"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="282" pin=8"/></net>

<net id="303"><net_src comp="274" pin="3"/><net_sink comp="282" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.40 : p_read1 | {1 }
	Port: decision_function.40 : p_read2 | {1 }
	Port: decision_function.40 : p_read3 | {1 }
	Port: decision_function.40 : p_read4 | {1 }
  - Chain level:
	State 1
		activation_98 : 1
		activation_99 : 1
		xor_ln195 : 1
		activation_100 : 1
		xor_ln195_29 : 1
		activation : 1
		and_ln193 : 1
		activation_101 : 1
		activation_102 : 1
		and_ln193_80 : 1
		activation_103 : 1
		xor_ln208 : 1
		zext_ln208 : 1
		or_ln208 : 1
		select_ln208 : 2
		select_ln208_65 : 3
		zext_ln208_15 : 4
		or_ln208_51 : 1
		select_ln208_66 : 5
		or_ln208_52 : 1
		select_ln208_67 : 6
		or_ln208_53 : 1
		select_ln208_68 : 7
		select_ln208_69 : 8
		agg_result : 9
		ret_ln213 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_88    |    0    |    20   |
|          |   comparison_79_fu_94  |    0    |    20   |
|          |  comparison_80_fu_100  |    0    |    20   |
|   icmp   |  comparison_81_fu_106  |    0    |    20   |
|          |  comparison_82_fu_112  |    0    |    20   |
|          |  comparison_83_fu_118  |    0    |    20   |
|          |  comparison_84_fu_124  |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_282   |    0    |    43   |
|----------|------------------------|---------|---------|
|          |  activation_99_fu_136  |    0    |    2    |
|          |  activation_100_fu_148 |    0    |    2    |
|          |    activation_fu_160   |    0    |    2    |
|    and   |    and_ln193_fu_166    |    0    |    2    |
|          |  activation_101_fu_172 |    0    |    2    |
|          |  activation_102_fu_178 |    0    |    2    |
|          |   and_ln193_80_fu_184  |    0    |    2    |
|          |  activation_103_fu_190 |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln208_fu_212  |    0    |    2    |
|          | select_ln208_65_fu_220 |    0    |    2    |
|  select  | select_ln208_66_fu_238 |    0    |    3    |
|          | select_ln208_67_fu_252 |    0    |    3    |
|          | select_ln208_68_fu_266 |    0    |    3    |
|          | select_ln208_69_fu_274 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |  activation_98_fu_130  |    0    |    2    |
|    xor   |    xor_ln195_fu_142    |    0    |    2    |
|          |   xor_ln195_29_fu_154  |    0    |    2    |
|          |    xor_ln208_fu_196    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln208_fu_206    |    0    |    2    |
|    or    |   or_ln208_51_fu_232   |    0    |    2    |
|          |   or_ln208_52_fu_246   |    0    |    2    |
|          |   or_ln208_53_fu_260   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read44_read_fu_64  |    0    |    0    |
|   read   |   p_read33_read_fu_70  |    0    |    0    |
|          |   p_read22_read_fu_76  |    0    |    0    |
|          |   p_read11_read_fu_82  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln208_fu_202   |    0    |    0    |
|          |  zext_ln208_15_fu_228  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   231   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   231  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   231  |
+-----------+--------+--------+
