

================================================================
== Vivado HLS Report for 'hprod'
================================================================
* Date:           Thu May 22 20:21:39 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.702 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      897|      897| 8.970 us | 8.970 us |  897|  897|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      896|      896|         7|          -|          -|   128|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [lstm_hls/rnn.cpp:54]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp eq i8 %i_0, -128" [lstm_hls/rnn.cpp:54]   --->   Operation 11 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [lstm_hls/rnn.cpp:54]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %3, label %2" [lstm_hls/rnn.cpp:54]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %i_0 to i64" [lstm_hls/rnn.cpp:56]   --->   Operation 15 'zext' 'zext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [128 x float]* %a, i64 0, i64 %zext_ln56" [lstm_hls/rnn.cpp:56]   --->   Operation 16 'getelementptr' 'a_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 17 'load' 'a_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [128 x float]* %b, i64 0, i64 %zext_ln56" [lstm_hls/rnn.cpp:56]   --->   Operation 18 'getelementptr' 'b_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 19 'load' 'b_load' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [lstm_hls/rnn.cpp:58]   --->   Operation 20 'ret' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 21 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 22 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 23 [4/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 23 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 24 [3/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 24 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 25 [2/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 25 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 26 [1/4] (5.70ns)   --->   "%tmp = fmul float %a_load, %b_load" [lstm_hls/rnn.cpp:56]   --->   Operation 26 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [128 x float]* %res, i64 0, i64 %zext_ln56" [lstm_hls/rnn.cpp:56]   --->   Operation 27 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (3.25ns)   --->   "store float %tmp, float* %res_addr, align 4" [lstm_hls/rnn.cpp:56]   --->   Operation 28 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [lstm_hls/rnn.cpp:54]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln54    (br               ) [ 011111111]
i_0        (phi              ) [ 001000000]
icmp_ln54  (icmp             ) [ 001111111]
empty      (speclooptripcount) [ 000000000]
i          (add              ) [ 011111111]
br_ln54    (br               ) [ 000000000]
zext_ln56  (zext             ) [ 000111111]
a_addr     (getelementptr    ) [ 000100000]
b_addr     (getelementptr    ) [ 000100000]
ret_ln58   (ret              ) [ 000000000]
a_load     (load             ) [ 000011110]
b_load     (load             ) [ 000011110]
tmp        (fmul             ) [ 000000001]
res_addr   (getelementptr    ) [ 000000000]
store_ln56 (store            ) [ 000000000]
br_ln54    (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="a_addr_gep_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="32" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="0" index="2" bw="8" slack="0"/>
<pin id="22" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="25" class="1004" name="grp_access_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="7" slack="0"/>
<pin id="27" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="28" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="29" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="b_addr_gep_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="32" slack="0"/>
<pin id="33" dir="0" index="1" bw="1" slack="0"/>
<pin id="34" dir="0" index="2" bw="8" slack="0"/>
<pin id="35" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="7" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="res_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="6"/>
<pin id="48" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/8 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln56_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="1"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/8 "/>
</bind>
</comp>

<comp id="57" class="1005" name="i_0_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="1"/>
<pin id="59" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="i_0_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="0" index="1" bw="32" slack="1"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln54_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln56_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="98" class="1005" name="zext_ln56_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="6"/>
<pin id="100" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="103" class="1005" name="a_addr_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="1"/>
<pin id="105" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="108" class="1005" name="b_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="1"/>
<pin id="110" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="113" class="1005" name="a_load_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="118" class="1005" name="b_load_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="123" class="1005" name="tmp_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="16" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="30"><net_src comp="18" pin="3"/><net_sink comp="25" pin=0"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="31" pin=0"/></net>

<net id="37"><net_src comp="16" pin="0"/><net_sink comp="31" pin=1"/></net>

<net id="43"><net_src comp="31" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="76"><net_src comp="61" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="61" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="61" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="18" pin=2"/></net>

<net id="89"><net_src comp="84" pin="1"/><net_sink comp="31" pin=2"/></net>

<net id="96"><net_src comp="78" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="101"><net_src comp="84" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="106"><net_src comp="18" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="25" pin=0"/></net>

<net id="111"><net_src comp="31" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="116"><net_src comp="25" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="121"><net_src comp="38" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="126"><net_src comp="68" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="51" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {8 }
 - Input state : 
	Port: hprod : a | {2 3 }
	Port: hprod : b | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln54 : 1
		i : 1
		br_ln54 : 2
		zext_ln56 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fmul   |    grp_fu_68    |    3    |   143   |   321   |
|----------|-----------------|---------|---------|---------|
|    add   |     i_fu_78     |    0    |    0    |    15   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln54_fu_72 |    0    |    0    |    11   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln56_fu_84 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    3    |   143   |   347   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| a_addr_reg_103 |    7   |
| a_load_reg_113 |   32   |
| b_addr_reg_108 |    7   |
| b_load_reg_118 |   32   |
|   i_0_reg_57   |    8   |
|    i_reg_93    |    8   |
|   tmp_reg_123  |   32   |
|zext_ln56_reg_98|   64   |
+----------------+--------+
|      Total     |   190  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_25 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_38 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   347  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   190  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   333  |   365  |
+-----------+--------+--------+--------+--------+
