Vivado Simulator v2023.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_tb_behav xil_defaultlib.AXI_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'S_AXI_AWADDR' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sim_1/new/AXI_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'S_AXI_ARADDR' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sim_1/new/AXI_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'board_state' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:449]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
