/*
 * An Arria 10 platform, minimal for xloader config
 * - OCRAM memory only
 * - emmc to hold FPGA image, once programmed will allow access to main memory
 * - serial console on second uart
 */
/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	model = "SOCFPGA Arria 10";
	compatible = "arria10,plat";

	aliases {
		serial0 = &uart1;
		eeprom1 = &gbeeth0_eeprom;
		mmc0 = &mmc;
	};

	chosen {
		linux,stdout-path = &uart1;

		environment@0 {
			compatible = "barebox,environment";
			device-path = &mmc, "partname:1";
			file-path = "barebox.env";
		};

		fpga-binary {
			file-path = "/fpga-firmware.rbf";
		};
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0xffe00000 0x40000>;
	};

	intc: intc@ffffd000 {
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0xffffd000 0x1000>,
			<0xffffc100 0x100>;
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		device_type = "soc";
		interrupt-parent = <&intc>;
		ranges;

		base_fpga_region {
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			compatible = "fpga-region";
			fpga-mgr = <&fpga_mgr>;
		};

		mmc: dwmmc0@ff808000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "altr,socfpga-dw-mshc";
			reg = <0xff808000 0x1000>;
			interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
			fifo-depth = <0x400>;
			clocks = <&l4_mp_clk>, <&sdmmc_clk>;
			clock-names = "biu", "ciu";
			status = "disabled";
		};

		uart1: serial1@ffc02100 {
			compatible = "snps,dw-apb-uart";
			reg = <0xffc02100 0x100>;
			interrupts = <0 111 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&l4_sp_clk>;
			status = "disabled";
		};

		i2c4: i2c@ffc02600 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,designware-i2c";
			reg = <0xffc02600 0x100>;
			interrupts = <0 109 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&l4_sp_clk>;
			status = "disabled";
		};

		fpga_mgr: fpga-mgr@ffd03000 {
			compatible = "altr,socfpga-a10-fpga-mgr";
			reg = <0xffd03000 0x100
				0xffcfe400 0x20>;
			clocks = <&l4_mp_clk>;
			reset-names = "fpgamgr";
		};

		clkmgr@ffd04000 {
			compatible = "altr,clk-mgr";
			reg = <0xffd04000 0x1000>;

			clocks {
				#address-cells = <1>;
				#size-cells = <0>;

				cb_intosc_hs_div2_clk: cb_intosc_hs_div2_clk {
					#clock-cells = <0>;
					compatible = "fixed-clock";
					clock-frequency = <0>;
				};

				cb_intosc_ls_clk: cb_intosc_ls_clk {
					#clock-cells = <0>;
					compatible = "fixed-clock";
					clock-frequency = <60000000>;
				};

				f2s_free_clk: f2s_free_clk {
					#clock-cells = <0>;
					compatible = "fixed-clock";
					clock-frequency = <200000000>;
				};

				osc1: osc1 {
					#clock-cells = <0>;
					compatible = "fixed-clock";
					clock-frequency = <25000000>;
				};

				main_pll: main_pll@40 {
					#address-cells = <1>;
					#size-cells = <0>;
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-pll-clock";
					clocks = <&osc1>, <&cb_intosc_ls_clk>,
						<&f2s_free_clk>;
					reg = <0x40>;

					main_noc_base_clk: main_noc_base_clk {
						#clock-cells = <0>;
						compatible = "altr,socfpga-a10-perip-clk";
						clocks = <&main_pll>;
						div-reg = <0x144 0 11>;
					};
					main_periph_ref_clk: main_periph_ref_clk@9c {
						#clock-cells = <0>;
						compatible = "altr,socfpga-a10-perip-clk";
						clocks = <&main_pll>;
						reg = <0x9C>;
					};
					main_sdmmc_clk: main_sdmmc_clk@78 {
						#clock-cells = <0>;
						compatible = "altr,socfpga-a10-perip-clk";
						clocks = <&main_pll>;
						reg = <0x78>;
					};
				};

				periph_pll: periph_pll@c0 {
					#address-cells = <1>;
					#size-cells = <0>;
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-pll-clock";
					clocks = <&osc1>, <&cb_intosc_ls_clk>,
						<&f2s_free_clk>, <&main_periph_ref_clk>;
					reg = <0xC0>;

					peri_noc_base_clk: peri_noc_base_clk {
						#clock-cells = <0>;
						compatible = "altr,socfpga-a10-perip-clk";
						clocks = <&periph_pll>;
						div-reg = <0x144 16 11>;
					};
					peri_sdmmc_clk: peri_sdmmc_clk@f8 {
						#clock-cells = <0>;
						compatible = "altr,socfpga-a10-perip-clk";
						clocks = <&periph_pll>;
						reg = <0xF8>;
					};
				};

				noc_free_clk: noc_free_clk@64 {
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-perip-clk";
					clocks = <&main_noc_base_clk>, <&peri_noc_base_clk>,
						<&osc1>, <&cb_intosc_hs_div2_clk>,
						<&f2s_free_clk>;
					reg = <0x64>;
				};

				sdmmc_free_clk: sdmmc_free_clk@f8 {
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-perip-clk";
					clocks = <&main_sdmmc_clk>, <&peri_sdmmc_clk>,
						<&osc1>, <&cb_intosc_hs_div2_clk>,
						<&f2s_free_clk>;
					fixed-divider = <4>;
					reg = <0xF8>;
				};

				l4_main_clk: l4_main_clk {
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-gate-clk";
					clocks = <&noc_free_clk>;
					div-reg = <0xA8 0 2>;
					clk-gate = <0x48 1>;
				};

				l4_mp_clk: l4_mp_clk {
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-gate-clk";
					clocks = <&noc_free_clk>;
					div-reg = <0xA8 8 2>;
					clk-gate = <0x48 2>;
				};

				l4_sp_clk: l4_sp_clk {
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-gate-clk";
					clocks = <&noc_free_clk>;
					div-reg = <0xA8 16 2>;
					clk-gate = <0x48 3>;
				};

				sdmmc_clk: sdmmc_clk {
					#clock-cells = <0>;
					compatible = "altr,socfpga-a10-gate-clk";
					clocks = <&sdmmc_free_clk>;
					clk-gate = <0xC8 5>;
					clk-phase = <0 135>;
				};
			};
		};
	};
};

&i2c4 {
	speed-mode = <0>;
	status = "okay";

	gbeeth0_eeprom: eth0_eeprom@54 {
		compatible = "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
	};
};

&mmc {
	supports-highspeed;
	broken-cd;
	bus-width = <4>;
	status = "okay";
};

&uart1 {
	reg-io-width = <4>;
	status = "okay";
};
