/*
 * Copyright (c) 2020 Particle Industries, Inc.  All rights reserved.
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation, either
 * version 3 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#ifndef MCP23S17_H
#define MCP23S17_H

#include "hal_platform.h"

#if HAL_PLATFORM_MCP23S17

#include "static_recursive_mutex.h"
#include "pinmap_defines.h"
#include "pinmap_hal.h"
#include "spi_hal.h"
#include "interrupts_hal.h"
#include "concurrent_hal.h"
#include "spark_wiring_vector.h"

#define MCP23S17_PORT_COUNT             (2)
#define MCP23S17_PIN_COUNT_PER_PORT     (8)

namespace particle {

typedef void (*Mcp23s17InterruptCallback)(void* context);

class Mcp23s17 {
public:
    int begin();
    int end();
    bool initialized() const;
    int reset(bool verify = true);
    int sync();

    int setPinMode(uint8_t port, uint8_t pin, PinMode mode, bool verify = true);
    int setPinInputInverted(uint8_t port, uint8_t pin, bool enable, bool verify = true);
    int writePinValue(uint8_t port, uint8_t pin, uint8_t value, bool verify = true);
    int readPinValue(uint8_t port, uint8_t pin, uint8_t* value);
    int attachPinInterrupt(uint8_t port, uint8_t pin, InterruptMode trig, Mcp23s17InterruptCallback callback, void* context, bool verify = true);
    int detachPinInterrupt(uint8_t port, uint8_t pin, bool verify = true);
    int interruptsSuspend();
    int interruptsRestore();

    void resetRegValue();
    int writeRegister(const uint8_t addr, const uint8_t val) const;
    int readRegister(const uint8_t addr, uint8_t* const val) const;
    int readContinuousRegisters(const uint8_t start_addr, uint8_t* const val, uint8_t len) const;

    int lock();
    int unlock();

    static Mcp23s17& getInstance();

    // Resister address
    static constexpr uint8_t IODIR_ADDR[2]     = {0x00, 0x01};
    static constexpr uint8_t IPOL_ADDR[2]      = {0x02, 0x03};
    static constexpr uint8_t GPINTEN_ADDR[2]   = {0x04, 0x05};
    static constexpr uint8_t DEFVAL_ADDR[2]    = {0x06, 0x07};
    static constexpr uint8_t INTCON_ADDR[2]    = {0x08, 0x09};
    static constexpr uint8_t IOCON_ADDR[2]     = {0x0A, 0x0B};
    static constexpr uint8_t GPPU_ADDR[2]      = {0x0C, 0x0D};
    static constexpr uint8_t INTF_ADDR[2]      = {0x0E, 0x0F};
    static constexpr uint8_t INTCAP_ADDR[2]    = {0x10, 0x11};
    static constexpr uint8_t GPIO_ADDR[2]      = {0x12, 0x13};
    static constexpr uint8_t OLAT_ADDR[2]      = {0x14, 0x15};

private:
    struct IoPinInterruptConfig {
        IoPinInterruptConfig()
                : port(PIN_INVALID),
                  pin(PIN_INVALID),
                  cb(nullptr),
                  context(nullptr) {
        }
        ~IoPinInterruptConfig() {}

        bool operator==(const IoPinInterruptConfig& config) const {
            return (port == config.port && pin == config.pin);
        }

        uint8_t port;
        uint8_t pin;
        InterruptMode trig;
        Mcp23s17InterruptCallback cb;
        void* context;
    };

    // TODO: This class can be shared potentially with other system drivers.
    class Mcp23s17SpiConfigurationGuarder {
    public:
        Mcp23s17SpiConfigurationGuarder() = delete;
        Mcp23s17SpiConfigurationGuarder(hal_spi_interface_t spi)
                : spi_(spi),
                  spiInfoCache_{} {
            hal_spi_acquire(spi_, nullptr);
            spiInfoCache_.version = HAL_SPI_INFO_VERSION_2;
            hal_spi_info(spi_, &spiInfoCache_, nullptr);
            if (spiInfoCache_.bit_order != MSBFIRST) {
                hal_spi_set_bit_order(spi_, MSBFIRST);
            }
            if (spiInfoCache_.data_mode != SPI_MODE0) {
                hal_spi_set_data_mode(spi_, SPI_MODE0);
            }
            if (spiInfoCache_.clock != HAL_PLATFORM_MCP23S17_SPI_CLOCK) {
                hal_spi_set_clock_divider(spi_, calculateClockDivider(spiInfoCache_.system_clock, HAL_PLATFORM_MCP23S17_SPI_CLOCK));
            }
            if (!spiInfoCache_.enabled || spiInfoCache_.ss_pin != PIN_INVALID || spiInfoCache_.mode != SPI_MODE_MASTER) {
                hal_spi_begin(spi_, PIN_INVALID);
            }
        }
        ~Mcp23s17SpiConfigurationGuarder() {
            if (spiInfoCache_.bit_order != MSBFIRST) {
                hal_spi_set_bit_order(spi_, spiInfoCache_.bit_order);
            }
            if (spiInfoCache_.data_mode != SPI_MODE0) {
                hal_spi_set_data_mode(spi_, spiInfoCache_.data_mode);
            }
            if (spiInfoCache_.clock != HAL_PLATFORM_MCP23S17_SPI_CLOCK) {
                hal_spi_set_clock_divider(spi_, calculateClockDivider(spiInfoCache_.system_clock, spiInfoCache_.clock));
            }
            if (spiInfoCache_.ss_pin != PIN_INVALID || spiInfoCache_.mode != SPI_MODE_MASTER) {
                hal_spi_begin_ext(spi_, spiInfoCache_.mode, spiInfoCache_.ss_pin, nullptr);
            }
            hal_spi_release(spi_, nullptr);
        }

        private:
        // FIXME: This should be resided in SPI HAL.
        uint8_t calculateClockDivider(uint32_t system_clock, uint32_t clock) {
            uint8_t result;
            // Integer division results in clean values
            switch (clock > 0 ? (system_clock / clock) : 0) {
            case 2:
                result = SPI_CLOCK_DIV2;
                break;
            case 4:
                result = SPI_CLOCK_DIV4;
                break;
            case 8:
                result = SPI_CLOCK_DIV8;
                break;
            case 16:
                result = SPI_CLOCK_DIV16;
                break;
            case 32:
                result = SPI_CLOCK_DIV32;
                break;
            case 64:
                result = SPI_CLOCK_DIV64;
                break;
            case 128:
                result = SPI_CLOCK_DIV128;
                break;
            case 256:
                result = SPI_CLOCK_DIV256;
                break;
            default:
                result = 0;
            }
            return result;
        }

        hal_spi_interface_t spi_;
        hal_spi_info_t spiInfoCache_;
    };

    Mcp23s17();
    ~Mcp23s17();

    static os_thread_return_t ioInterruptHandleThread(void* param);

    // Read/write coomand
    static constexpr uint8_t MCP23S17_CMD_READ = 0x41;
    static constexpr uint8_t MCP23S17_CMD_WRITE = 0x40;

    static constexpr uint8_t DEFAULT_REGS_VALUE[22] = {
        0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
    };

    uint8_t iodir_[2];
    uint8_t ipol_[2];
    uint8_t gpinten_[2];
    uint8_t defval_[2];
    uint8_t intcon_[2];
    uint8_t iocon_[2];
    uint8_t gppu_[2];
    uint8_t intf_[2];
    uint8_t intcap_[2];
    uint8_t gpio_[2];
    uint8_t olat_[2];

    bool initialized_;
    hal_spi_interface_t spi_;
    os_thread_t ioExpanderWorkerThread_;
    bool ioExpanderWorkerThreadExit_;
    os_semaphore_t ioExpanderWorkerSemaphore_;
    Vector<IoPinInterruptConfig> intConfigs_;
}; // class Mcp23s17

class Mcp23s17Lock {
public:
    Mcp23s17Lock()
            : locked_(false) {
        lock();
    }

    ~Mcp23s17Lock() {
        if (locked_) {
            unlock();
        }
    }

    Mcp23s17Lock(Mcp23s17Lock&& lock)
            : locked_(lock.locked_) {
        lock.locked_ = false;
    }

    void lock() {
        Mcp23s17::getInstance().lock();
        locked_ = true;
    }

    void unlock() {
        Mcp23s17::getInstance().unlock();
        locked_ = false;
    }

    Mcp23s17Lock(const Mcp23s17Lock&) = delete;
    Mcp23s17Lock& operator=(const Mcp23s17Lock&) = delete;

private:
    bool locked_;
};

} // namespace particle

#endif // HAL_PLATFORM_MCP23S17

#endif // MCP23S17_H
