\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Design Methodology}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Goals}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Notations Used}{chapter.1}% 4
\BOOKMARK [0][-]{chapter.2}{Neural Network Architecture Details}{}% 5
\BOOKMARK [1][-]{section.2.1}{Convolution}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.2}{Pooling}{chapter.2}% 7
\BOOKMARK [1][-]{section.2.3}{Residual and skip connections}{chapter.2}% 8
\BOOKMARK [1][-]{section.2.4}{Transpose convolution}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.5}{Non-linear activation}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.6}{Our Architecture}{chapter.2}% 11
\BOOKMARK [2][-]{subsection.2.6.1}{Pseudocode}{section.2.6}% 12
\BOOKMARK [2][-]{subsection.2.6.2}{Datatypes Used}{section.2.6}% 13
\BOOKMARK [0][-]{chapter.3}{Design}{}% 14
\BOOKMARK [1][-]{section.3.1}{Algorithm}{chapter.3}% 15
\BOOKMARK [1][-]{section.3.2}{Critical components}{chapter.3}% 16
\BOOKMARK [2][-]{subsection.3.2.1}{convolveCore}{section.3.2}% 17
\BOOKMARK [2][-]{subsection.3.2.2}{Accumulator}{section.3.2}% 18
\BOOKMARK [1][-]{section.3.3}{Non-critical components}{chapter.3}% 19
\BOOKMARK [2][-]{subsection.3.3.1}{Input Modules}{section.3.3}% 20
\BOOKMARK [2][-]{subsection.3.3.2}{Kernel Modules}{section.3.3}% 21
\BOOKMARK [2][-]{subsection.3.3.3}{Output Modules}{section.3.3}% 22
\BOOKMARK [1][-]{section.3.4}{Auxiliary components}{chapter.3}% 23
\BOOKMARK [2][-]{subsection.3.4.1}{Read and Write Modules}{section.3.4}% 24
\BOOKMARK [2][-]{subsection.3.4.2}{Memory Module}{section.3.4}% 25
\BOOKMARK [2][-]{subsection.3.4.3}{Interface To Access The Engine}{section.3.4}% 26
\BOOKMARK [2][-]{subsection.3.4.4}{Register File Format}{section.3.4}% 27
\BOOKMARK [1][-]{section.3.5}{Sample dataflow}{chapter.3}% 28
\BOOKMARK [1][-]{section.3.6}{Validation and Performance}{chapter.3}% 29
\BOOKMARK [1][-]{section.3.7}{Comparison With Previous FPGA Accelerators}{chapter.3}% 30
\BOOKMARK [0][-]{chapter.4}{Integration into a System-on-chip}{}% 31
\BOOKMARK [1][-]{subsection.4.0.1}{Processor Code}{chapter.4}% 32
\BOOKMARK [1][-]{section.4.1}{Processor NIC Interface}{chapter.4}% 33
\BOOKMARK [1][-]{section.4.2}{Processor Accelerator Interface}{chapter.4}% 34
\BOOKMARK [1][-]{section.4.3}{Scaling The Number Of Engines}{chapter.4}% 35
\BOOKMARK [0][-]{chapter.5}{Summary}{}% 36
