

================================================================
== Synthesis Summary Report of 'eucHW'
================================================================
+ General Information: 
    * Date:           Wed Mar 23 01:33:24 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+------------+-----+
    | Modules |  Issue |       | Latency | Latency | Iteration|         | Trip |          |      |        |           |            |     |
    | & Loops |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |     LUT    | URAM|
    +---------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+------------+-----+
    |+ eucHW  |  Timing|  -1.27|       97|  970.000|         -|       98|     -|        no|     -|  2 (2%)|  1373 (3%)|  2697 (15%)|    -|
    +---------+--------+-------+---------+---------+----------+---------+------+----------+------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| y_add    | out       | float*         |
| y_sqrt   | out       | float*         |
| x        | in        | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------------------+-----------+-----------------------+
| Argument | HW Name                   | HW Type   | HW Info               |
+----------+---------------------------+-----------+-----------------------+
| y_add    | s_axi_control y_add       | register  | offset=0x10, range=32 |
| y_add    | s_axi_control y_add_ctrl  | register  | offset=0x14, range=32 |
| y_sqrt   | s_axi_control y_sqrt      | register  | offset=0x20, range=32 |
| y_sqrt   | s_axi_control y_sqrt_ctrl | register  | offset=0x24, range=32 |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
| x        | s_axi_control             | interface |                       |
+----------+---------------------------+-----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================

