
App_014_Example_5.2_Block_When_Send_Queue_and_Send_Struct_Queue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007804  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08007994  08007994  00008994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b8c  08007b8c  00009064  2**0
                  CONTENTS
  4 .ARM          00000008  08007b8c  08007b8c  00008b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b94  08007b94  00009064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b94  08007b94  00008b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b98  08007b98  00008b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08007b9c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009064  2**0
                  CONTENTS
 10 .bss          00019a34  20000064  20000064  00009064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20019a98  20019a98  00009064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017ff9  00000000  00000000  00009094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032df  00000000  00000000  0002108d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f0  00000000  00000000  00024370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001108  00000000  00000000  00025960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000251c8  00000000  00000000  00026a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a0b6  00000000  00000000  0004bc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eb70f  00000000  00000000  00065ce6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001513f5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006110  00000000  00000000  00151438  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000db  00000000  00000000  00157548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800797c 	.word	0x0800797c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	0800797c 	.word	0x0800797c

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012ed8 	.word	0x20012ed8
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000606:	f000 fb8f 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060a:	f000 f84d 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 f8df 	bl	80007d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000612:	f000 f8b3 	bl	800077c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* enable CYCCNT (Cycle Count, needed for SEGGER SystemView) in DWT_CTRL register */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000616:	4b1b      	ldr	r3, [pc, #108]	@ (8000684 <main+0x84>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a1a      	ldr	r2, [pc, #104]	@ (8000684 <main+0x84>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6013      	str	r3, [r2, #0]

  /* initialize and configure SEGGER SystemView */
  SEGGER_SYSVIEW_Conf();
 8000622:	f005 f823 	bl	800566c <SEGGER_SYSVIEW_Conf>

  /* start recording SEGGER SystemView events */
  SEGGER_SYSVIEW_Start();
 8000626:	f005 fd79 	bl	800611c <SEGGER_SYSVIEW_Start>

  /* the queue is created to hold a maximum of 3 structures of type Data_t */
  xQueue = xQueueCreate( 3, sizeof( Data_t ) );
 800062a:	2200      	movs	r2, #0
 800062c:	2102      	movs	r1, #2
 800062e:	2003      	movs	r0, #3
 8000630:	f002 fafe 	bl	8002c30 <xQueueGenericCreate>
 8000634:	4603      	mov	r3, r0
 8000636:	4a14      	ldr	r2, [pc, #80]	@ (8000688 <main+0x88>)
 8000638:	6013      	str	r3, [r2, #0]
     The task parameter is used to pass the structure that the task will
     write to the queue, so one task will send xStructsToSend[ 0 ] to the queue,
     while the other task will send xStructsToSend[ 1 ] to the queue.
     Both tasks are created at priority 2, which is above the priority
     of the receiver */
  xTaskCreate( vSenderTask, "Sender 1", 1000, ( void * ) &( xStructsToSend[ 0 ] ), 2, NULL );
 800063a:	2300      	movs	r3, #0
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	2302      	movs	r3, #2
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	4b12      	ldr	r3, [pc, #72]	@ (800068c <main+0x8c>)
 8000644:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000648:	4911      	ldr	r1, [pc, #68]	@ (8000690 <main+0x90>)
 800064a:	4812      	ldr	r0, [pc, #72]	@ (8000694 <main+0x94>)
 800064c:	f002 ff5f 	bl	800350e <xTaskCreate>
  xTaskCreate( vSenderTask, "Sender 2", 1000, ( void * ) &( xStructsToSend[ 1 ] ), 2, NULL );
 8000650:	2300      	movs	r3, #0
 8000652:	9301      	str	r3, [sp, #4]
 8000654:	2302      	movs	r3, #2
 8000656:	9300      	str	r3, [sp, #0]
 8000658:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <main+0x98>)
 800065a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800065e:	490f      	ldr	r1, [pc, #60]	@ (800069c <main+0x9c>)
 8000660:	480c      	ldr	r0, [pc, #48]	@ (8000694 <main+0x94>)
 8000662:	f002 ff54 	bl	800350e <xTaskCreate>

  /* Create the task that will read from the queue.
     The task is created with priority 1, so below the priority of the sender tasks */
  xTaskCreate( vReceiverTask, "Receiver", 1000, NULL, 1, NULL );
 8000666:	2300      	movs	r3, #0
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	2301      	movs	r3, #1
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2300      	movs	r3, #0
 8000670:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000674:	490a      	ldr	r1, [pc, #40]	@ (80006a0 <main+0xa0>)
 8000676:	480b      	ldr	r0, [pc, #44]	@ (80006a4 <main+0xa4>)
 8000678:	f002 ff49 	bl	800350e <xTaskCreate>

  /* start the scheduler so the tasks start executing */
  vTaskStartScheduler();
 800067c:	f003 f900 	bl	8003880 <vTaskStartScheduler>

  /* If all is well, main() will not reach here because the scheduler will now
     be running the created tasks.
     If main() does reach here, then there was not enough heap memory to create either
     the idle or timer tasks */
  while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <main+0x80>
 8000684:	e0001000 	.word	0xe0001000
 8000688:	200000c8 	.word	0x200000c8
 800068c:	08007b14 	.word	0x08007b14
 8000690:	08007994 	.word	0x08007994
 8000694:	08000931 	.word	0x08000931
 8000698:	08007b16 	.word	0x08007b16
 800069c:	080079a0 	.word	0x080079a0
 80006a0:	080079ac 	.word	0x080079ac
 80006a4:	08000969 	.word	0x08000969

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0320 	add.w	r3, r7, #32
 80006b2:	2230      	movs	r2, #48	@ 0x30
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f006 fce0 	bl	800707c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	4b28      	ldr	r3, [pc, #160]	@ (8000774 <SystemClock_Config+0xcc>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	4a27      	ldr	r2, [pc, #156]	@ (8000774 <SystemClock_Config+0xcc>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	@ 0x40
 80006dc:	4b25      	ldr	r3, [pc, #148]	@ (8000774 <SystemClock_Config+0xcc>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e8:	2300      	movs	r3, #0
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	4b22      	ldr	r3, [pc, #136]	@ (8000778 <SystemClock_Config+0xd0>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a21      	ldr	r2, [pc, #132]	@ (8000778 <SystemClock_Config+0xd0>)
 80006f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000778 <SystemClock_Config+0xd0>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000704:	2302      	movs	r3, #2
 8000706:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000708:	2301      	movs	r3, #1
 800070a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070c:	2310      	movs	r3, #16
 800070e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000710:	2302      	movs	r3, #2
 8000712:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000714:	2300      	movs	r3, #0
 8000716:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000718:	2308      	movs	r3, #8
 800071a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800071c:	2332      	movs	r3, #50	@ 0x32
 800071e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000720:	2304      	movs	r3, #4
 8000722:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000724:	2307      	movs	r3, #7
 8000726:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000728:	f107 0320 	add.w	r3, r7, #32
 800072c:	4618      	mov	r0, r3
 800072e:	f000 fdd5 	bl	80012dc <HAL_RCC_OscConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000738:	f000 f96c 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073c:	230f      	movs	r3, #15
 800073e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000740:	2302      	movs	r3, #2
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000748:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800074e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000752:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f001 f836 	bl	80017cc <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000766:	f000 f955 	bl	8000a14 <Error_Handler>
  }
}
 800076a:	bf00      	nop
 800076c:	3750      	adds	r7, #80	@ 0x50
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	40023800 	.word	0x40023800
 8000778:	40007000 	.word	0x40007000

0800077c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000780:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 8000782:	4a12      	ldr	r2, [pc, #72]	@ (80007cc <MX_USART2_UART_Init+0x50>)
 8000784:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000786:	4b10      	ldr	r3, [pc, #64]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 8000788:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800078c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000794:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800079a:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_USART2_UART_Init+0x4c>)
 80007b4:	f001 fcfe 	bl	80021b4 <HAL_UART_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007be:	f000 f929 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	20000080 	.word	0x20000080
 80007cc:	40004400 	.word	0x40004400

080007d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08a      	sub	sp, #40	@ 0x28
 80007d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
 80007ea:	4b3c      	ldr	r3, [pc, #240]	@ (80008dc <MX_GPIO_Init+0x10c>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a3b      	ldr	r2, [pc, #236]	@ (80008dc <MX_GPIO_Init+0x10c>)
 80007f0:	f043 0301 	orr.w	r3, r3, #1
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b39      	ldr	r3, [pc, #228]	@ (80008dc <MX_GPIO_Init+0x10c>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	4b35      	ldr	r3, [pc, #212]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a34      	ldr	r2, [pc, #208]	@ (80008dc <MX_GPIO_Init+0x10c>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b32      	ldr	r3, [pc, #200]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	4b2e      	ldr	r3, [pc, #184]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a2d      	ldr	r2, [pc, #180]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000828:	f043 0308 	orr.w	r3, r3, #8
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b2b      	ldr	r3, [pc, #172]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0308 	and.w	r3, r3, #8
 8000836:	60bb      	str	r3, [r7, #8]
 8000838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	4b27      	ldr	r3, [pc, #156]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a26      	ldr	r2, [pc, #152]	@ (80008dc <MX_GPIO_Init+0x10c>)
 8000844:	f043 0304 	orr.w	r3, r3, #4
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b24      	ldr	r3, [pc, #144]	@ (80008dc <MX_GPIO_Init+0x10c>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0304 	and.w	r3, r3, #4
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800085c:	4820      	ldr	r0, [pc, #128]	@ (80008e0 <MX_GPIO_Init+0x110>)
 800085e:	f000 fd23 	bl	80012a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000862:	2301      	movs	r3, #1
 8000864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000866:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800086a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	4619      	mov	r1, r3
 8000876:	481b      	ldr	r0, [pc, #108]	@ (80008e4 <MX_GPIO_Init+0x114>)
 8000878:	f000 fb7a 	bl	8000f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800087c:	2304      	movs	r3, #4
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000880:	2300      	movs	r3, #0
 8000882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 0314 	add.w	r3, r7, #20
 800088c:	4619      	mov	r1, r3
 800088e:	4816      	ldr	r0, [pc, #88]	@ (80008e8 <MX_GPIO_Init+0x118>)
 8000890:	f000 fb6e 	bl	8000f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8000894:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	4619      	mov	r1, r3
 80008ac:	480c      	ldr	r0, [pc, #48]	@ (80008e0 <MX_GPIO_Init+0x110>)
 80008ae:	f000 fb5f 	bl	8000f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	2302      	movs	r3, #2
 80008b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	2300      	movs	r3, #0
 80008c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008c2:	2306      	movs	r3, #6
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 0314 	add.w	r3, r7, #20
 80008ca:	4619      	mov	r1, r3
 80008cc:	4807      	ldr	r0, [pc, #28]	@ (80008ec <MX_GPIO_Init+0x11c>)
 80008ce:	f000 fb4f 	bl	8000f70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008d2:	bf00      	nop
 80008d4:	3728      	adds	r7, #40	@ 0x28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40020c00 	.word	0x40020c00
 80008e4:	40020000 	.word	0x40020000
 80008e8:	40020400 	.word	0x40020400
 80008ec:	40020800 	.word	0x40020800

080008f0 <UART2_Print_Text>:

/* USER CODE BEGIN 4 */
void UART2_Print_Text( UART_HandleTypeDef *huart, const char *text )
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  uint8_t character;

  /* loop through the string until null character found */
  for ( character = 0; text[ character ] != '\0'; character++ )
 80008fa:	2300      	movs	r3, #0
 80008fc:	73fb      	strb	r3, [r7, #15]
 80008fe:	e00b      	b.n	8000918 <UART2_Print_Text+0x28>
  {
    /* transmit current character over UART */
    HAL_UART_Transmit( huart, ( const uint8_t* ) &text[ character ], 1, 5000 );
 8000900:	7bfb      	ldrb	r3, [r7, #15]
 8000902:	683a      	ldr	r2, [r7, #0]
 8000904:	18d1      	adds	r1, r2, r3
 8000906:	f241 3388 	movw	r3, #5000	@ 0x1388
 800090a:	2201      	movs	r2, #1
 800090c:	6878      	ldr	r0, [r7, #4]
 800090e:	f001 fca1 	bl	8002254 <HAL_UART_Transmit>
  for ( character = 0; text[ character ] != '\0'; character++ )
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	3301      	adds	r3, #1
 8000916:	73fb      	strb	r3, [r7, #15]
 8000918:	7bfb      	ldrb	r3, [r7, #15]
 800091a:	683a      	ldr	r2, [r7, #0]
 800091c:	4413      	add	r3, r2
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d1ed      	bne.n	8000900 <UART2_Print_Text+0x10>
  }
}
 8000924:	bf00      	nop
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <vSenderTask>:

static void vSenderTask( void *pvParameters )
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* declare the variable that will hold the status of xQueueSendToBack() */
  BaseType_t xStatus;

  /* get 100 milliseconds equivalency in tick interrupts */
  const TickType_t xTicksToWait = pdMS_TO_TICKS( 100 );
 8000938:	2364      	movs	r3, #100	@ 0x64
 800093a:	60fb      	str	r3, [r7, #12]
       the queue if the queue is already full.
       A block time is specified because the sending tasks have a higher priority
       than the receiving task so the queue is expected to become full.
       The receiving task will remove items from the queue when both sending tasks
       are in the Blocked state */
    xStatus = xQueueSendToBack( xQueue, pvParameters, xTicksToWait );
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <vSenderTask+0x2c>)
 800093e:	6818      	ldr	r0, [r3, #0]
 8000940:	2300      	movs	r3, #0
 8000942:	68fa      	ldr	r2, [r7, #12]
 8000944:	6879      	ldr	r1, [r7, #4]
 8000946:	f002 f9ef 	bl	8002d28 <xQueueGenericSend>
 800094a:	60b8      	str	r0, [r7, #8]

    if ( xStatus != pdPASS )
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d0f4      	beq.n	800093c <vSenderTask+0xc>
    {
      /* The send operation could not complete, even after waiting for 100ms.
         This must be an error as the receiving task should make space in the queue
         as soon as both sending tasks are in the Blocked state */
      UART2_Print_Text( &huart2, "Could not send to the queue\n\r" );
 8000952:	4903      	ldr	r1, [pc, #12]	@ (8000960 <vSenderTask+0x30>)
 8000954:	4803      	ldr	r0, [pc, #12]	@ (8000964 <vSenderTask+0x34>)
 8000956:	f7ff ffcb 	bl	80008f0 <UART2_Print_Text>
    xStatus = xQueueSendToBack( xQueue, pvParameters, xTicksToWait );
 800095a:	e7ef      	b.n	800093c <vSenderTask+0xc>
 800095c:	200000c8 	.word	0x200000c8
 8000960:	080079b8 	.word	0x080079b8
 8000964:	20000080 	.word	0x20000080

08000968 <vReceiverTask>:
    }
  }
}

static void vReceiverTask( void *pvParameters )
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
    /* Because it has the lowest priority this task will only run when the
       sending tasks are in the Blocked state.
       The sending tasks will only enter the Blocked state when the queue is
       full, so this task always expects the number of items in the queue to
       be equal to the queue length, which is 3 in this case */
    if ( uxQueueMessagesWaiting( xQueue ) != 3 )
 8000970:	4b18      	ldr	r3, [pc, #96]	@ (80009d4 <vReceiverTask+0x6c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4618      	mov	r0, r3
 8000976:	f002 fbd3 	bl	8003120 <uxQueueMessagesWaiting>
 800097a:	4603      	mov	r3, r0
 800097c:	2b03      	cmp	r3, #3
 800097e:	d003      	beq.n	8000988 <vReceiverTask+0x20>
    {
      UART2_Print_Text( &huart2, "Queue should have been full!\n\r" );
 8000980:	4915      	ldr	r1, [pc, #84]	@ (80009d8 <vReceiverTask+0x70>)
 8000982:	4816      	ldr	r0, [pc, #88]	@ (80009dc <vReceiverTask+0x74>)
 8000984:	f7ff ffb4 	bl	80008f0 <UART2_Print_Text>
       The last parameter is the block time - the maximum amount of time
       that the task will remain in the Blocked state to wait for data to
       be available if the queue is already empty.
       In this case a block time is not necessary because this task will only
       run when the queue is full */
    xStatus = xQueueReceive( xQueue, &xReceivedStructure, 0 );
 8000988:	4b12      	ldr	r3, [pc, #72]	@ (80009d4 <vReceiverTask+0x6c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f107 0108 	add.w	r1, r7, #8
 8000990:	2200      	movs	r2, #0
 8000992:	4618      	mov	r0, r3
 8000994:	f002 fad6 	bl	8002f44 <xQueueReceive>
 8000998:	60f8      	str	r0, [r7, #12]

    if ( xStatus == pdPASS )
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d114      	bne.n	80009ca <vReceiverTask+0x62>
    {
      /* data was successfully received from the queue,
         print out the received value and the source of the value */
      if ( xReceivedStructure.eDataSource == eSender1 )
 80009a0:	7a3b      	ldrb	r3, [r7, #8]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d106      	bne.n	80009b4 <vReceiverTask+0x4c>
      {
        sprintf( pcReceivedQueue, "From Sender 1 = %d\n\r", xReceivedStructure.ucValue );
 80009a6:	7a7b      	ldrb	r3, [r7, #9]
 80009a8:	461a      	mov	r2, r3
 80009aa:	490d      	ldr	r1, [pc, #52]	@ (80009e0 <vReceiverTask+0x78>)
 80009ac:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <vReceiverTask+0x7c>)
 80009ae:	f006 fb35 	bl	800701c <siprintf>
 80009b2:	e005      	b.n	80009c0 <vReceiverTask+0x58>
      }
      else
      {
        sprintf( pcReceivedQueue, "From Sender 2 = %d\n\r", xReceivedStructure.ucValue );
 80009b4:	7a7b      	ldrb	r3, [r7, #9]
 80009b6:	461a      	mov	r2, r3
 80009b8:	490b      	ldr	r1, [pc, #44]	@ (80009e8 <vReceiverTask+0x80>)
 80009ba:	480a      	ldr	r0, [pc, #40]	@ (80009e4 <vReceiverTask+0x7c>)
 80009bc:	f006 fb2e 	bl	800701c <siprintf>
      }

      UART2_Print_Text( &huart2, ( const char * ) pcReceivedQueue );
 80009c0:	4908      	ldr	r1, [pc, #32]	@ (80009e4 <vReceiverTask+0x7c>)
 80009c2:	4806      	ldr	r0, [pc, #24]	@ (80009dc <vReceiverTask+0x74>)
 80009c4:	f7ff ff94 	bl	80008f0 <UART2_Print_Text>
 80009c8:	e7d2      	b.n	8000970 <vReceiverTask+0x8>
    }
    else
    {
      /* Nothing was received from the queue.
         This must be an error as this task should only run when the queue is full */
      UART2_Print_Text( &huart2, "Could not receive from the queue\n\r" );
 80009ca:	4908      	ldr	r1, [pc, #32]	@ (80009ec <vReceiverTask+0x84>)
 80009cc:	4803      	ldr	r0, [pc, #12]	@ (80009dc <vReceiverTask+0x74>)
 80009ce:	f7ff ff8f 	bl	80008f0 <UART2_Print_Text>
    if ( uxQueueMessagesWaiting( xQueue ) != 3 )
 80009d2:	e7cd      	b.n	8000970 <vReceiverTask+0x8>
 80009d4:	200000c8 	.word	0x200000c8
 80009d8:	080079d8 	.word	0x080079d8
 80009dc:	20000080 	.word	0x20000080
 80009e0:	080079f8 	.word	0x080079f8
 80009e4:	200000cc 	.word	0x200000cc
 80009e8:	08007a10 	.word	0x08007a10
 80009ec:	08007a28 	.word	0x08007a28

080009f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a04      	ldr	r2, [pc, #16]	@ (8000a10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d101      	bne.n	8000a06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a02:	f000 f9b3 	bl	8000d6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a06:	bf00      	nop
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40001000 	.word	0x40001000

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	4b10      	ldr	r3, [pc, #64]	@ (8000a6c <HAL_MspInit+0x4c>)
 8000a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a2e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a6c <HAL_MspInit+0x4c>)
 8000a30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a34:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a36:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <HAL_MspInit+0x4c>)
 8000a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	603b      	str	r3, [r7, #0]
 8000a46:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <HAL_MspInit+0x4c>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4a:	4a08      	ldr	r2, [pc, #32]	@ (8000a6c <HAL_MspInit+0x4c>)
 8000a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <HAL_MspInit+0x4c>)
 8000a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriorityGrouping( 0 );
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f000 fa51 	bl	8000f06 <HAL_NVIC_SetPriorityGrouping>
  /* USER CODE END MspInit 1 */
}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40023800 	.word	0x40023800

08000a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08a      	sub	sp, #40	@ 0x28
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	f107 0314 	add.w	r3, r7, #20
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a19      	ldr	r2, [pc, #100]	@ (8000af4 <HAL_UART_MspInit+0x84>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d12b      	bne.n	8000aea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
 8000a96:	4b18      	ldr	r3, [pc, #96]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9a:	4a17      	ldr	r2, [pc, #92]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa2:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aaa:	613b      	str	r3, [r7, #16]
 8000aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab6:	4a10      	ldr	r2, [pc, #64]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000abe:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <HAL_UART_MspInit+0x88>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aca:	230c      	movs	r3, #12
 8000acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ada:	2307      	movs	r3, #7
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ade:	f107 0314 	add.w	r3, r7, #20
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4805      	ldr	r0, [pc, #20]	@ (8000afc <HAL_UART_MspInit+0x8c>)
 8000ae6:	f000 fa43 	bl	8000f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000aea:	bf00      	nop
 8000aec:	3728      	adds	r7, #40	@ 0x28
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40004400 	.word	0x40004400
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40020000 	.word	0x40020000

08000b00 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08e      	sub	sp, #56	@ 0x38
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	4b33      	ldr	r3, [pc, #204]	@ (8000be4 <HAL_InitTick+0xe4>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b18:	4a32      	ldr	r2, [pc, #200]	@ (8000be4 <HAL_InitTick+0xe4>)
 8000b1a:	f043 0310 	orr.w	r3, r3, #16
 8000b1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b20:	4b30      	ldr	r3, [pc, #192]	@ (8000be4 <HAL_InitTick+0xe4>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b24:	f003 0310 	and.w	r3, r3, #16
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b2c:	f107 0210 	add.w	r2, r7, #16
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 f868 	bl	8001c0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b3c:	6a3b      	ldr	r3, [r7, #32]
 8000b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d103      	bne.n	8000b4e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b46:	f001 f839 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 8000b4a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b4c:	e004      	b.n	8000b58 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b4e:	f001 f835 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 8000b52:	4603      	mov	r3, r0
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b5a:	4a23      	ldr	r2, [pc, #140]	@ (8000be8 <HAL_InitTick+0xe8>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0c9b      	lsrs	r3, r3, #18
 8000b62:	3b01      	subs	r3, #1
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b66:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <HAL_InitTick+0xec>)
 8000b68:	4a21      	ldr	r2, [pc, #132]	@ (8000bf0 <HAL_InitTick+0xf0>)
 8000b6a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <HAL_InitTick+0xec>)
 8000b6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b72:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b74:	4a1d      	ldr	r2, [pc, #116]	@ (8000bec <HAL_InitTick+0xec>)
 8000b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b78:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <HAL_InitTick+0xec>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b80:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <HAL_InitTick+0xec>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b86:	4b19      	ldr	r3, [pc, #100]	@ (8000bec <HAL_InitTick+0xec>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b8c:	4817      	ldr	r0, [pc, #92]	@ (8000bec <HAL_InitTick+0xec>)
 8000b8e:	f001 f86f 	bl	8001c70 <HAL_TIM_Base_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d11b      	bne.n	8000bd8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000ba0:	4812      	ldr	r0, [pc, #72]	@ (8000bec <HAL_InitTick+0xec>)
 8000ba2:	f001 f8bf 	bl	8001d24 <HAL_TIM_Base_Start_IT>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000bac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d111      	bne.n	8000bd8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bb4:	2036      	movs	r0, #54	@ 0x36
 8000bb6:	f000 f9cd 	bl	8000f54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2b0f      	cmp	r3, #15
 8000bbe:	d808      	bhi.n	8000bd2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	6879      	ldr	r1, [r7, #4]
 8000bc4:	2036      	movs	r0, #54	@ 0x36
 8000bc6:	f000 f9a9 	bl	8000f1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bca:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf4 <HAL_InitTick+0xf4>)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	e002      	b.n	8000bd8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bd8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3738      	adds	r7, #56	@ 0x38
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800
 8000be8:	431bde83 	.word	0x431bde83
 8000bec:	200000e4 	.word	0x200000e4
 8000bf0:	40001000 	.word	0x40001000
 8000bf4:	20000004 	.word	0x20000004

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <NMI_Handler+0x4>

08000c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <HardFault_Handler+0x4>

08000c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <MemManage_Handler+0x4>

08000c10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <BusFault_Handler+0x4>

08000c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <UsageFault_Handler+0x4>

08000c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
	...

08000c30 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c34:	4802      	ldr	r0, [pc, #8]	@ (8000c40 <TIM6_DAC_IRQHandler+0x10>)
 8000c36:	f001 f8e5 	bl	8001e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200000e4 	.word	0x200000e4

08000c44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ca0 <_sbrk+0x5c>)
 8000c4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <_sbrk+0x60>)
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <_sbrk+0x64>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d102      	bne.n	8000c66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <_sbrk+0x64>)
 8000c62:	4a12      	ldr	r2, [pc, #72]	@ (8000cac <_sbrk+0x68>)
 8000c64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c66:	4b10      	ldr	r3, [pc, #64]	@ (8000ca8 <_sbrk+0x64>)
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d207      	bcs.n	8000c84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c74:	f006 fa0a 	bl	800708c <__errno>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c82:	e009      	b.n	8000c98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c84:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <_sbrk+0x64>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <_sbrk+0x64>)
 8000c94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c96:	68fb      	ldr	r3, [r7, #12]
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3718      	adds	r7, #24
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20020000 	.word	0x20020000
 8000ca4:	00000400 	.word	0x00000400
 8000ca8:	2000012c 	.word	0x2000012c
 8000cac:	20019a98 	.word	0x20019a98

08000cb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb4:	4b06      	ldr	r3, [pc, #24]	@ (8000cd0 <SystemInit+0x20>)
 8000cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cba:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <SystemInit+0x20>)
 8000cbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000cd4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000cd8:	f7ff ffea 	bl	8000cb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000d20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d02:	f006 f9c9 	bl	8007098 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d06:	f7ff fc7b 	bl	8000600 <main>
  bx  lr    
 8000d0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000d18:	08007b9c 	.word	0x08007b9c
  ldr r2, =_sbss
 8000d1c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000d20:	20019a98 	.word	0x20019a98

08000d24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000d68 <HAL_Init+0x40>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a0d      	ldr	r2, [pc, #52]	@ (8000d68 <HAL_Init+0x40>)
 8000d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d38:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <HAL_Init+0x40>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <HAL_Init+0x40>)
 8000d3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d44:	4b08      	ldr	r3, [pc, #32]	@ (8000d68 <HAL_Init+0x40>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a07      	ldr	r2, [pc, #28]	@ (8000d68 <HAL_Init+0x40>)
 8000d4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d50:	2003      	movs	r0, #3
 8000d52:	f000 f8d8 	bl	8000f06 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d56:	2000      	movs	r0, #0
 8000d58:	f7ff fed2 	bl	8000b00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d5c:	f7ff fe60 	bl	8000a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	40023c00 	.word	0x40023c00

08000d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d70:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_IncTick+0x24>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <HAL_IncTick+0x24>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	20000130 	.word	0x20000130

08000d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <HAL_GetTick+0x14>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000130 	.word	0x20000130

08000dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f003 0307 	and.w	r3, r3, #7
 8000dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <__NVIC_SetPriorityGrouping+0x44>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc2:	68ba      	ldr	r2, [r7, #8]
 8000dc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dde:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <__NVIC_SetPriorityGrouping+0x44>)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	60d3      	str	r3, [r2, #12]
}
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df8:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <__NVIC_GetPriorityGrouping+0x18>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	0a1b      	lsrs	r3, r3, #8
 8000dfe:	f003 0307 	and.w	r3, r3, #7
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	db0b      	blt.n	8000e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	f003 021f 	and.w	r2, r3, #31
 8000e28:	4907      	ldr	r1, [pc, #28]	@ (8000e48 <__NVIC_EnableIRQ+0x38>)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	095b      	lsrs	r3, r3, #5
 8000e30:	2001      	movs	r0, #1
 8000e32:	fa00 f202 	lsl.w	r2, r0, r2
 8000e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	e000e100 	.word	0xe000e100

08000e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	6039      	str	r1, [r7, #0]
 8000e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	db0a      	blt.n	8000e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	490c      	ldr	r1, [pc, #48]	@ (8000e98 <__NVIC_SetPriority+0x4c>)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	0112      	lsls	r2, r2, #4
 8000e6c:	b2d2      	uxtb	r2, r2
 8000e6e:	440b      	add	r3, r1
 8000e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e74:	e00a      	b.n	8000e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4908      	ldr	r1, [pc, #32]	@ (8000e9c <__NVIC_SetPriority+0x50>)
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	f003 030f 	and.w	r3, r3, #15
 8000e82:	3b04      	subs	r3, #4
 8000e84:	0112      	lsls	r2, r2, #4
 8000e86:	b2d2      	uxtb	r2, r2
 8000e88:	440b      	add	r3, r1
 8000e8a:	761a      	strb	r2, [r3, #24]
}
 8000e8c:	bf00      	nop
 8000e8e:	370c      	adds	r7, #12
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	e000e100 	.word	0xe000e100
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b089      	sub	sp, #36	@ 0x24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	f1c3 0307 	rsb	r3, r3, #7
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	bf28      	it	cs
 8000ebe:	2304      	movcs	r3, #4
 8000ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3304      	adds	r3, #4
 8000ec6:	2b06      	cmp	r3, #6
 8000ec8:	d902      	bls.n	8000ed0 <NVIC_EncodePriority+0x30>
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	3b03      	subs	r3, #3
 8000ece:	e000      	b.n	8000ed2 <NVIC_EncodePriority+0x32>
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43da      	mvns	r2, r3
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef2:	43d9      	mvns	r1, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	4313      	orrs	r3, r2
         );
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3724      	adds	r7, #36	@ 0x24
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff ff4c 	bl	8000dac <__NVIC_SetPriorityGrouping>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
 8000f28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2e:	f7ff ff61 	bl	8000df4 <__NVIC_GetPriorityGrouping>
 8000f32:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	68b9      	ldr	r1, [r7, #8]
 8000f38:	6978      	ldr	r0, [r7, #20]
 8000f3a:	f7ff ffb1 	bl	8000ea0 <NVIC_EncodePriority>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f44:	4611      	mov	r1, r2
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff ff80 	bl	8000e4c <__NVIC_SetPriority>
}
 8000f4c:	bf00      	nop
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff ff54 	bl	8000e10 <__NVIC_EnableIRQ>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b089      	sub	sp, #36	@ 0x24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
 8000f8a:	e16b      	b.n	8001264 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	697a      	ldr	r2, [r7, #20]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	f040 815a 	bne.w	800125e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d005      	beq.n	8000fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d130      	bne.n	8001024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	68da      	ldr	r2, [r3, #12]
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	091b      	lsrs	r3, r3, #4
 800100e:	f003 0201 	and.w	r2, r3, #1
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	f003 0303 	and.w	r3, r3, #3
 800102c:	2b03      	cmp	r3, #3
 800102e:	d017      	beq.n	8001060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	2203      	movs	r2, #3
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d123      	bne.n	80010b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	08da      	lsrs	r2, r3, #3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3208      	adds	r2, #8
 8001074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	f003 0307 	and.w	r3, r3, #7
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	220f      	movs	r2, #15
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	691a      	ldr	r2, [r3, #16]
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	f003 0307 	and.w	r3, r3, #7
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010a6:	69fb      	ldr	r3, [r7, #28]
 80010a8:	08da      	lsrs	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3208      	adds	r2, #8
 80010ae:	69b9      	ldr	r1, [r7, #24]
 80010b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	2203      	movs	r2, #3
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 0203 	and.w	r2, r3, #3
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 80b4 	beq.w	800125e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b60      	ldr	r3, [pc, #384]	@ (800127c <HAL_GPIO_Init+0x30c>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fe:	4a5f      	ldr	r2, [pc, #380]	@ (800127c <HAL_GPIO_Init+0x30c>)
 8001100:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001104:	6453      	str	r3, [r2, #68]	@ 0x44
 8001106:	4b5d      	ldr	r3, [pc, #372]	@ (800127c <HAL_GPIO_Init+0x30c>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800110a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001112:	4a5b      	ldr	r2, [pc, #364]	@ (8001280 <HAL_GPIO_Init+0x310>)
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	089b      	lsrs	r3, r3, #2
 8001118:	3302      	adds	r3, #2
 800111a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	220f      	movs	r2, #15
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4013      	ands	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a52      	ldr	r2, [pc, #328]	@ (8001284 <HAL_GPIO_Init+0x314>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d02b      	beq.n	8001196 <HAL_GPIO_Init+0x226>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a51      	ldr	r2, [pc, #324]	@ (8001288 <HAL_GPIO_Init+0x318>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d025      	beq.n	8001192 <HAL_GPIO_Init+0x222>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a50      	ldr	r2, [pc, #320]	@ (800128c <HAL_GPIO_Init+0x31c>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d01f      	beq.n	800118e <HAL_GPIO_Init+0x21e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4f      	ldr	r2, [pc, #316]	@ (8001290 <HAL_GPIO_Init+0x320>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d019      	beq.n	800118a <HAL_GPIO_Init+0x21a>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4e      	ldr	r2, [pc, #312]	@ (8001294 <HAL_GPIO_Init+0x324>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d013      	beq.n	8001186 <HAL_GPIO_Init+0x216>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a4d      	ldr	r2, [pc, #308]	@ (8001298 <HAL_GPIO_Init+0x328>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d00d      	beq.n	8001182 <HAL_GPIO_Init+0x212>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a4c      	ldr	r2, [pc, #304]	@ (800129c <HAL_GPIO_Init+0x32c>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d007      	beq.n	800117e <HAL_GPIO_Init+0x20e>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a4b      	ldr	r2, [pc, #300]	@ (80012a0 <HAL_GPIO_Init+0x330>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d101      	bne.n	800117a <HAL_GPIO_Init+0x20a>
 8001176:	2307      	movs	r3, #7
 8001178:	e00e      	b.n	8001198 <HAL_GPIO_Init+0x228>
 800117a:	2308      	movs	r3, #8
 800117c:	e00c      	b.n	8001198 <HAL_GPIO_Init+0x228>
 800117e:	2306      	movs	r3, #6
 8001180:	e00a      	b.n	8001198 <HAL_GPIO_Init+0x228>
 8001182:	2305      	movs	r3, #5
 8001184:	e008      	b.n	8001198 <HAL_GPIO_Init+0x228>
 8001186:	2304      	movs	r3, #4
 8001188:	e006      	b.n	8001198 <HAL_GPIO_Init+0x228>
 800118a:	2303      	movs	r3, #3
 800118c:	e004      	b.n	8001198 <HAL_GPIO_Init+0x228>
 800118e:	2302      	movs	r3, #2
 8001190:	e002      	b.n	8001198 <HAL_GPIO_Init+0x228>
 8001192:	2301      	movs	r3, #1
 8001194:	e000      	b.n	8001198 <HAL_GPIO_Init+0x228>
 8001196:	2300      	movs	r3, #0
 8001198:	69fa      	ldr	r2, [r7, #28]
 800119a:	f002 0203 	and.w	r2, r2, #3
 800119e:	0092      	lsls	r2, r2, #2
 80011a0:	4093      	lsls	r3, r2
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011a8:	4935      	ldr	r1, [pc, #212]	@ (8001280 <HAL_GPIO_Init+0x310>)
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	089b      	lsrs	r3, r3, #2
 80011ae:	3302      	adds	r3, #2
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011b6:	4b3b      	ldr	r3, [pc, #236]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011da:	4a32      	ldr	r2, [pc, #200]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011e0:	4b30      	ldr	r3, [pc, #192]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001204:	4a27      	ldr	r2, [pc, #156]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800120a:	4b26      	ldr	r3, [pc, #152]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	43db      	mvns	r3, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4013      	ands	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001226:	69ba      	ldr	r2, [r7, #24]
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800122e:	4a1d      	ldr	r2, [pc, #116]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001234:	4b1b      	ldr	r3, [pc, #108]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	43db      	mvns	r3, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001258:	4a12      	ldr	r2, [pc, #72]	@ (80012a4 <HAL_GPIO_Init+0x334>)
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3301      	adds	r3, #1
 8001262:	61fb      	str	r3, [r7, #28]
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	2b0f      	cmp	r3, #15
 8001268:	f67f ae90 	bls.w	8000f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3724      	adds	r7, #36	@ 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800
 8001280:	40013800 	.word	0x40013800
 8001284:	40020000 	.word	0x40020000
 8001288:	40020400 	.word	0x40020400
 800128c:	40020800 	.word	0x40020800
 8001290:	40020c00 	.word	0x40020c00
 8001294:	40021000 	.word	0x40021000
 8001298:	40021400 	.word	0x40021400
 800129c:	40021800 	.word	0x40021800
 80012a0:	40021c00 	.word	0x40021c00
 80012a4:	40013c00 	.word	0x40013c00

080012a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	807b      	strh	r3, [r7, #2]
 80012b4:	4613      	mov	r3, r2
 80012b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012b8:	787b      	ldrb	r3, [r7, #1]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012be:	887a      	ldrh	r2, [r7, #2]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012c4:	e003      	b.n	80012ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012c6:	887b      	ldrh	r3, [r7, #2]
 80012c8:	041a      	lsls	r2, r3, #16
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	619a      	str	r2, [r3, #24]
}
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e267      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d075      	beq.n	80013e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012fa:	4b88      	ldr	r3, [pc, #544]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f003 030c 	and.w	r3, r3, #12
 8001302:	2b04      	cmp	r3, #4
 8001304:	d00c      	beq.n	8001320 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001306:	4b85      	ldr	r3, [pc, #532]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800130e:	2b08      	cmp	r3, #8
 8001310:	d112      	bne.n	8001338 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001312:	4b82      	ldr	r3, [pc, #520]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800131a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800131e:	d10b      	bne.n	8001338 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001320:	4b7e      	ldr	r3, [pc, #504]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d05b      	beq.n	80013e4 <HAL_RCC_OscConfig+0x108>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d157      	bne.n	80013e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e242      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001340:	d106      	bne.n	8001350 <HAL_RCC_OscConfig+0x74>
 8001342:	4b76      	ldr	r3, [pc, #472]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a75      	ldr	r2, [pc, #468]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800134c:	6013      	str	r3, [r2, #0]
 800134e:	e01d      	b.n	800138c <HAL_RCC_OscConfig+0xb0>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001358:	d10c      	bne.n	8001374 <HAL_RCC_OscConfig+0x98>
 800135a:	4b70      	ldr	r3, [pc, #448]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a6f      	ldr	r2, [pc, #444]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001360:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001364:	6013      	str	r3, [r2, #0]
 8001366:	4b6d      	ldr	r3, [pc, #436]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a6c      	ldr	r2, [pc, #432]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800136c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001370:	6013      	str	r3, [r2, #0]
 8001372:	e00b      	b.n	800138c <HAL_RCC_OscConfig+0xb0>
 8001374:	4b69      	ldr	r3, [pc, #420]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a68      	ldr	r2, [pc, #416]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800137a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	4b66      	ldr	r3, [pc, #408]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a65      	ldr	r2, [pc, #404]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001386:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800138a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d013      	beq.n	80013bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001394:	f7ff fcfe 	bl	8000d94 <HAL_GetTick>
 8001398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	e008      	b.n	80013ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800139c:	f7ff fcfa 	bl	8000d94 <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b64      	cmp	r3, #100	@ 0x64
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e207      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ae:	4b5b      	ldr	r3, [pc, #364]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0f0      	beq.n	800139c <HAL_RCC_OscConfig+0xc0>
 80013ba:	e014      	b.n	80013e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013bc:	f7ff fcea 	bl	8000d94 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c4:	f7ff fce6 	bl	8000d94 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b64      	cmp	r3, #100	@ 0x64
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e1f3      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013d6:	4b51      	ldr	r3, [pc, #324]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f0      	bne.n	80013c4 <HAL_RCC_OscConfig+0xe8>
 80013e2:	e000      	b.n	80013e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d063      	beq.n	80014ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013f2:	4b4a      	ldr	r3, [pc, #296]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f003 030c 	and.w	r3, r3, #12
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00b      	beq.n	8001416 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013fe:	4b47      	ldr	r3, [pc, #284]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001406:	2b08      	cmp	r3, #8
 8001408:	d11c      	bne.n	8001444 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800140a:	4b44      	ldr	r3, [pc, #272]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d116      	bne.n	8001444 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001416:	4b41      	ldr	r3, [pc, #260]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d005      	beq.n	800142e <HAL_RCC_OscConfig+0x152>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d001      	beq.n	800142e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e1c7      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800142e:	4b3b      	ldr	r3, [pc, #236]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	4937      	ldr	r1, [pc, #220]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800143e:	4313      	orrs	r3, r2
 8001440:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001442:	e03a      	b.n	80014ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d020      	beq.n	800148e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800144c:	4b34      	ldr	r3, [pc, #208]	@ (8001520 <HAL_RCC_OscConfig+0x244>)
 800144e:	2201      	movs	r2, #1
 8001450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001452:	f7ff fc9f 	bl	8000d94 <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001458:	e008      	b.n	800146c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145a:	f7ff fc9b 	bl	8000d94 <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	2b02      	cmp	r3, #2
 8001466:	d901      	bls.n	800146c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001468:	2303      	movs	r3, #3
 800146a:	e1a8      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800146c:	4b2b      	ldr	r3, [pc, #172]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d0f0      	beq.n	800145a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	691b      	ldr	r3, [r3, #16]
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	4925      	ldr	r1, [pc, #148]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 8001488:	4313      	orrs	r3, r2
 800148a:	600b      	str	r3, [r1, #0]
 800148c:	e015      	b.n	80014ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800148e:	4b24      	ldr	r3, [pc, #144]	@ (8001520 <HAL_RCC_OscConfig+0x244>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001494:	f7ff fc7e 	bl	8000d94 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800149c:	f7ff fc7a 	bl	8000d94 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e187      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ae:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f0      	bne.n	800149c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0308 	and.w	r3, r3, #8
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d036      	beq.n	8001534 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d016      	beq.n	80014fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <HAL_RCC_OscConfig+0x248>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d4:	f7ff fc5e 	bl	8000d94 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014dc:	f7ff fc5a 	bl	8000d94 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e167      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ee:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <HAL_RCC_OscConfig+0x240>)
 80014f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0f0      	beq.n	80014dc <HAL_RCC_OscConfig+0x200>
 80014fa:	e01b      	b.n	8001534 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014fc:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <HAL_RCC_OscConfig+0x248>)
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001502:	f7ff fc47 	bl	8000d94 <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001508:	e00e      	b.n	8001528 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800150a:	f7ff fc43 	bl	8000d94 <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d907      	bls.n	8001528 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e150      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
 800151c:	40023800 	.word	0x40023800
 8001520:	42470000 	.word	0x42470000
 8001524:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001528:	4b88      	ldr	r3, [pc, #544]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 800152a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800152c:	f003 0302 	and.w	r3, r3, #2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d1ea      	bne.n	800150a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	2b00      	cmp	r3, #0
 800153e:	f000 8097 	beq.w	8001670 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001542:	2300      	movs	r3, #0
 8001544:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001546:	4b81      	ldr	r3, [pc, #516]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10f      	bne.n	8001572 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	4b7d      	ldr	r3, [pc, #500]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	4a7c      	ldr	r2, [pc, #496]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001560:	6413      	str	r3, [r2, #64]	@ 0x40
 8001562:	4b7a      	ldr	r3, [pc, #488]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800156a:	60bb      	str	r3, [r7, #8]
 800156c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800156e:	2301      	movs	r3, #1
 8001570:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001572:	4b77      	ldr	r3, [pc, #476]	@ (8001750 <HAL_RCC_OscConfig+0x474>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800157a:	2b00      	cmp	r3, #0
 800157c:	d118      	bne.n	80015b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800157e:	4b74      	ldr	r3, [pc, #464]	@ (8001750 <HAL_RCC_OscConfig+0x474>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a73      	ldr	r2, [pc, #460]	@ (8001750 <HAL_RCC_OscConfig+0x474>)
 8001584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001588:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800158a:	f7ff fc03 	bl	8000d94 <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001592:	f7ff fbff 	bl	8000d94 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e10c      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a4:	4b6a      	ldr	r3, [pc, #424]	@ (8001750 <HAL_RCC_OscConfig+0x474>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f0      	beq.n	8001592 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d106      	bne.n	80015c6 <HAL_RCC_OscConfig+0x2ea>
 80015b8:	4b64      	ldr	r3, [pc, #400]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015bc:	4a63      	ldr	r2, [pc, #396]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015be:	f043 0301 	orr.w	r3, r3, #1
 80015c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80015c4:	e01c      	b.n	8001600 <HAL_RCC_OscConfig+0x324>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	2b05      	cmp	r3, #5
 80015cc:	d10c      	bne.n	80015e8 <HAL_RCC_OscConfig+0x30c>
 80015ce:	4b5f      	ldr	r3, [pc, #380]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015d2:	4a5e      	ldr	r2, [pc, #376]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015d4:	f043 0304 	orr.w	r3, r3, #4
 80015d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80015da:	4b5c      	ldr	r3, [pc, #368]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015de:	4a5b      	ldr	r2, [pc, #364]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80015e6:	e00b      	b.n	8001600 <HAL_RCC_OscConfig+0x324>
 80015e8:	4b58      	ldr	r3, [pc, #352]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ec:	4a57      	ldr	r2, [pc, #348]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015ee:	f023 0301 	bic.w	r3, r3, #1
 80015f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80015f4:	4b55      	ldr	r3, [pc, #340]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f8:	4a54      	ldr	r2, [pc, #336]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80015fa:	f023 0304 	bic.w	r3, r3, #4
 80015fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d015      	beq.n	8001634 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001608:	f7ff fbc4 	bl	8000d94 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160e:	e00a      	b.n	8001626 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001610:	f7ff fbc0 	bl	8000d94 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e0cb      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001626:	4b49      	ldr	r3, [pc, #292]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d0ee      	beq.n	8001610 <HAL_RCC_OscConfig+0x334>
 8001632:	e014      	b.n	800165e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001634:	f7ff fbae 	bl	8000d94 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163a:	e00a      	b.n	8001652 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163c:	f7ff fbaa 	bl	8000d94 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800164a:	4293      	cmp	r3, r2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e0b5      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001652:	4b3e      	ldr	r3, [pc, #248]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d1ee      	bne.n	800163c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800165e:	7dfb      	ldrb	r3, [r7, #23]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d105      	bne.n	8001670 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001664:	4b39      	ldr	r3, [pc, #228]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	4a38      	ldr	r2, [pc, #224]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 800166a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800166e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	2b00      	cmp	r3, #0
 8001676:	f000 80a1 	beq.w	80017bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800167a:	4b34      	ldr	r3, [pc, #208]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 030c 	and.w	r3, r3, #12
 8001682:	2b08      	cmp	r3, #8
 8001684:	d05c      	beq.n	8001740 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d141      	bne.n	8001712 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168e:	4b31      	ldr	r3, [pc, #196]	@ (8001754 <HAL_RCC_OscConfig+0x478>)
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fb7e 	bl	8000d94 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800169c:	f7ff fb7a 	bl	8000d94 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e087      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ae:	4b27      	ldr	r3, [pc, #156]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f0      	bne.n	800169c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69da      	ldr	r2, [r3, #28]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a1b      	ldr	r3, [r3, #32]
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016c8:	019b      	lsls	r3, r3, #6
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016d0:	085b      	lsrs	r3, r3, #1
 80016d2:	3b01      	subs	r3, #1
 80016d4:	041b      	lsls	r3, r3, #16
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016dc:	061b      	lsls	r3, r3, #24
 80016de:	491b      	ldr	r1, [pc, #108]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 80016e0:	4313      	orrs	r3, r2
 80016e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001754 <HAL_RCC_OscConfig+0x478>)
 80016e6:	2201      	movs	r2, #1
 80016e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ea:	f7ff fb53 	bl	8000d94 <HAL_GetTick>
 80016ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f0:	e008      	b.n	8001704 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f2:	f7ff fb4f 	bl	8000d94 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d901      	bls.n	8001704 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001700:	2303      	movs	r3, #3
 8001702:	e05c      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001704:	4b11      	ldr	r3, [pc, #68]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d0f0      	beq.n	80016f2 <HAL_RCC_OscConfig+0x416>
 8001710:	e054      	b.n	80017bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <HAL_RCC_OscConfig+0x478>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001718:	f7ff fb3c 	bl	8000d94 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001720:	f7ff fb38 	bl	8000d94 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e045      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001732:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_RCC_OscConfig+0x470>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1f0      	bne.n	8001720 <HAL_RCC_OscConfig+0x444>
 800173e:	e03d      	b.n	80017bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d107      	bne.n	8001758 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e038      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
 800174c:	40023800 	.word	0x40023800
 8001750:	40007000 	.word	0x40007000
 8001754:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001758:	4b1b      	ldr	r3, [pc, #108]	@ (80017c8 <HAL_RCC_OscConfig+0x4ec>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d028      	beq.n	80017b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001770:	429a      	cmp	r2, r3
 8001772:	d121      	bne.n	80017b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177e:	429a      	cmp	r2, r3
 8001780:	d11a      	bne.n	80017b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001788:	4013      	ands	r3, r2
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800178e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001790:	4293      	cmp	r3, r2
 8001792:	d111      	bne.n	80017b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800179e:	085b      	lsrs	r3, r3, #1
 80017a0:	3b01      	subs	r3, #1
 80017a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d107      	bne.n	80017b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d001      	beq.n	80017bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017b8:	2301      	movs	r3, #1
 80017ba:	e000      	b.n	80017be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017bc:	2300      	movs	r3, #0
}
 80017be:	4618      	mov	r0, r3
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	40023800 	.word	0x40023800

080017cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d101      	bne.n	80017e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e0cc      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017e0:	4b68      	ldr	r3, [pc, #416]	@ (8001984 <HAL_RCC_ClockConfig+0x1b8>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0307 	and.w	r3, r3, #7
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d90c      	bls.n	8001808 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ee:	4b65      	ldr	r3, [pc, #404]	@ (8001984 <HAL_RCC_ClockConfig+0x1b8>)
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f6:	4b63      	ldr	r3, [pc, #396]	@ (8001984 <HAL_RCC_ClockConfig+0x1b8>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	429a      	cmp	r2, r3
 8001802:	d001      	beq.n	8001808 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e0b8      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d020      	beq.n	8001856 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b00      	cmp	r3, #0
 800181e:	d005      	beq.n	800182c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001820:	4b59      	ldr	r3, [pc, #356]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	4a58      	ldr	r2, [pc, #352]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800182a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0308 	and.w	r3, r3, #8
 8001834:	2b00      	cmp	r3, #0
 8001836:	d005      	beq.n	8001844 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001838:	4b53      	ldr	r3, [pc, #332]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	4a52      	ldr	r2, [pc, #328]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001842:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001844:	4b50      	ldr	r3, [pc, #320]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	494d      	ldr	r1, [pc, #308]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	4313      	orrs	r3, r2
 8001854:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d044      	beq.n	80018ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d107      	bne.n	800187a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800186a:	4b47      	ldr	r3, [pc, #284]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001872:	2b00      	cmp	r3, #0
 8001874:	d119      	bne.n	80018aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e07f      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	2b02      	cmp	r3, #2
 8001880:	d003      	beq.n	800188a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001886:	2b03      	cmp	r3, #3
 8001888:	d107      	bne.n	800189a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800188a:	4b3f      	ldr	r3, [pc, #252]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d109      	bne.n	80018aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001896:	2301      	movs	r3, #1
 8001898:	e06f      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800189a:	4b3b      	ldr	r3, [pc, #236]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e067      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018aa:	4b37      	ldr	r3, [pc, #220]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f023 0203 	bic.w	r2, r3, #3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	4934      	ldr	r1, [pc, #208]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018bc:	f7ff fa6a 	bl	8000d94 <HAL_GetTick>
 80018c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c2:	e00a      	b.n	80018da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c4:	f7ff fa66 	bl	8000d94 <HAL_GetTick>
 80018c8:	4602      	mov	r2, r0
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e04f      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018da:	4b2b      	ldr	r3, [pc, #172]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 020c 	and.w	r2, r3, #12
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d1eb      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018ec:	4b25      	ldr	r3, [pc, #148]	@ (8001984 <HAL_RCC_ClockConfig+0x1b8>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0307 	and.w	r3, r3, #7
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d20c      	bcs.n	8001914 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018fa:	4b22      	ldr	r3, [pc, #136]	@ (8001984 <HAL_RCC_ClockConfig+0x1b8>)
 80018fc:	683a      	ldr	r2, [r7, #0]
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <HAL_RCC_ClockConfig+0x1b8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d001      	beq.n	8001914 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e032      	b.n	800197a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	2b00      	cmp	r3, #0
 800191e:	d008      	beq.n	8001932 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001920:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	4916      	ldr	r1, [pc, #88]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	4313      	orrs	r3, r2
 8001930:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	2b00      	cmp	r3, #0
 800193c:	d009      	beq.n	8001952 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800193e:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	490e      	ldr	r1, [pc, #56]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	4313      	orrs	r3, r2
 8001950:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001952:	f000 f821 	bl	8001998 <HAL_RCC_GetSysClockFreq>
 8001956:	4602      	mov	r2, r0
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	091b      	lsrs	r3, r3, #4
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	490a      	ldr	r1, [pc, #40]	@ (800198c <HAL_RCC_ClockConfig+0x1c0>)
 8001964:	5ccb      	ldrb	r3, [r1, r3]
 8001966:	fa22 f303 	lsr.w	r3, r2, r3
 800196a:	4a09      	ldr	r2, [pc, #36]	@ (8001990 <HAL_RCC_ClockConfig+0x1c4>)
 800196c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800196e:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <HAL_RCC_ClockConfig+0x1c8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff f8c4 	bl	8000b00 <HAL_InitTick>

  return HAL_OK;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023c00 	.word	0x40023c00
 8001988:	40023800 	.word	0x40023800
 800198c:	08007b18 	.word	0x08007b18
 8001990:	20000000 	.word	0x20000000
 8001994:	20000004 	.word	0x20000004

08001998 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001998:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800199c:	b094      	sub	sp, #80	@ 0x50
 800199e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80019a4:	2300      	movs	r3, #0
 80019a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019a8:	2300      	movs	r3, #0
 80019aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019b0:	4b79      	ldr	r3, [pc, #484]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x200>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f003 030c 	and.w	r3, r3, #12
 80019b8:	2b08      	cmp	r3, #8
 80019ba:	d00d      	beq.n	80019d8 <HAL_RCC_GetSysClockFreq+0x40>
 80019bc:	2b08      	cmp	r3, #8
 80019be:	f200 80e1 	bhi.w	8001b84 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d002      	beq.n	80019cc <HAL_RCC_GetSysClockFreq+0x34>
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	d003      	beq.n	80019d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80019ca:	e0db      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019cc:	4b73      	ldr	r3, [pc, #460]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x204>)
 80019ce:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80019d0:	e0db      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019d2:	4b73      	ldr	r3, [pc, #460]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x208>)
 80019d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019d6:	e0d8      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019d8:	4b6f      	ldr	r3, [pc, #444]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x200>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019e2:	4b6d      	ldr	r3, [pc, #436]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x200>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d063      	beq.n	8001ab6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ee:	4b6a      	ldr	r3, [pc, #424]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x200>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	099b      	lsrs	r3, r3, #6
 80019f4:	2200      	movs	r2, #0
 80019f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a00:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a02:	2300      	movs	r3, #0
 8001a04:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a06:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a0a:	4622      	mov	r2, r4
 8001a0c:	462b      	mov	r3, r5
 8001a0e:	f04f 0000 	mov.w	r0, #0
 8001a12:	f04f 0100 	mov.w	r1, #0
 8001a16:	0159      	lsls	r1, r3, #5
 8001a18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a1c:	0150      	lsls	r0, r2, #5
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4621      	mov	r1, r4
 8001a24:	1a51      	subs	r1, r2, r1
 8001a26:	6139      	str	r1, [r7, #16]
 8001a28:	4629      	mov	r1, r5
 8001a2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	f04f 0200 	mov.w	r2, #0
 8001a34:	f04f 0300 	mov.w	r3, #0
 8001a38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a3c:	4659      	mov	r1, fp
 8001a3e:	018b      	lsls	r3, r1, #6
 8001a40:	4651      	mov	r1, sl
 8001a42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a46:	4651      	mov	r1, sl
 8001a48:	018a      	lsls	r2, r1, #6
 8001a4a:	4651      	mov	r1, sl
 8001a4c:	ebb2 0801 	subs.w	r8, r2, r1
 8001a50:	4659      	mov	r1, fp
 8001a52:	eb63 0901 	sbc.w	r9, r3, r1
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	f04f 0300 	mov.w	r3, #0
 8001a5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a6a:	4690      	mov	r8, r2
 8001a6c:	4699      	mov	r9, r3
 8001a6e:	4623      	mov	r3, r4
 8001a70:	eb18 0303 	adds.w	r3, r8, r3
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	462b      	mov	r3, r5
 8001a78:	eb49 0303 	adc.w	r3, r9, r3
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a8a:	4629      	mov	r1, r5
 8001a8c:	024b      	lsls	r3, r1, #9
 8001a8e:	4621      	mov	r1, r4
 8001a90:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a94:	4621      	mov	r1, r4
 8001a96:	024a      	lsls	r2, r1, #9
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001aa2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001aa4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001aa8:	f7fe fc32 	bl	8000310 <__aeabi_uldivmod>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ab4:	e058      	b.n	8001b68 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab6:	4b38      	ldr	r3, [pc, #224]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	099b      	lsrs	r3, r3, #6
 8001abc:	2200      	movs	r2, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	4611      	mov	r1, r2
 8001ac2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001ac6:	623b      	str	r3, [r7, #32]
 8001ac8:	2300      	movs	r3, #0
 8001aca:	627b      	str	r3, [r7, #36]	@ 0x24
 8001acc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001ad0:	4642      	mov	r2, r8
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	f04f 0000 	mov.w	r0, #0
 8001ad8:	f04f 0100 	mov.w	r1, #0
 8001adc:	0159      	lsls	r1, r3, #5
 8001ade:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae2:	0150      	lsls	r0, r2, #5
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4641      	mov	r1, r8
 8001aea:	ebb2 0a01 	subs.w	sl, r2, r1
 8001aee:	4649      	mov	r1, r9
 8001af0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b00:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b04:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b08:	ebb2 040a 	subs.w	r4, r2, sl
 8001b0c:	eb63 050b 	sbc.w	r5, r3, fp
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	00eb      	lsls	r3, r5, #3
 8001b1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b1e:	00e2      	lsls	r2, r4, #3
 8001b20:	4614      	mov	r4, r2
 8001b22:	461d      	mov	r5, r3
 8001b24:	4643      	mov	r3, r8
 8001b26:	18e3      	adds	r3, r4, r3
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	464b      	mov	r3, r9
 8001b2c:	eb45 0303 	adc.w	r3, r5, r3
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b3e:	4629      	mov	r1, r5
 8001b40:	028b      	lsls	r3, r1, #10
 8001b42:	4621      	mov	r1, r4
 8001b44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b48:	4621      	mov	r1, r4
 8001b4a:	028a      	lsls	r2, r1, #10
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b52:	2200      	movs	r2, #0
 8001b54:	61bb      	str	r3, [r7, #24]
 8001b56:	61fa      	str	r2, [r7, #28]
 8001b58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b5c:	f7fe fbd8 	bl	8000310 <__aeabi_uldivmod>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4613      	mov	r3, r2
 8001b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	0c1b      	lsrs	r3, r3, #16
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	3301      	adds	r3, #1
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001b78:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b80:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b82:	e002      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b84:	4b05      	ldr	r3, [pc, #20]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x204>)
 8001b86:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3750      	adds	r7, #80	@ 0x50
 8001b90:	46bd      	mov	sp, r7
 8001b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	00f42400 	.word	0x00f42400
 8001ba0:	007a1200 	.word	0x007a1200

08001ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba8:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000000 	.word	0x20000000

08001bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bc0:	f7ff fff0 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	0a9b      	lsrs	r3, r3, #10
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	4903      	ldr	r1, [pc, #12]	@ (8001be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd2:	5ccb      	ldrb	r3, [r1, r3]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	08007b28 	.word	0x08007b28

08001be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001be8:	f7ff ffdc 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bec:	4602      	mov	r2, r0
 8001bee:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	0b5b      	lsrs	r3, r3, #13
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	4903      	ldr	r1, [pc, #12]	@ (8001c08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfa:	5ccb      	ldrb	r3, [r1, r3]
 8001bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	08007b28 	.word	0x08007b28

08001c0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	220f      	movs	r2, #15
 8001c1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	f003 0203 	and.w	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c28:	4b0f      	ldr	r3, [pc, #60]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c34:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c40:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <HAL_RCC_GetClockConfig+0x5c>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	08db      	lsrs	r3, r3, #3
 8001c46:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c4e:	4b07      	ldr	r3, [pc, #28]	@ (8001c6c <HAL_RCC_GetClockConfig+0x60>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 0207 	and.w	r2, r3, #7
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	601a      	str	r2, [r3, #0]
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40023c00 	.word	0x40023c00

08001c70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e041      	b.n	8001d06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d106      	bne.n	8001c9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f839 	bl	8001d0e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3304      	adds	r3, #4
 8001cac:	4619      	mov	r1, r3
 8001cae:	4610      	mov	r0, r2
 8001cb0:	f000 f9c0 	bl	8002034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d16:	bf00      	nop
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
	...

08001d24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d001      	beq.n	8001d3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e04e      	b.n	8001dda <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68da      	ldr	r2, [r3, #12]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f042 0201 	orr.w	r2, r2, #1
 8001d52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d66:	d01d      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1f      	ldr	r2, [pc, #124]	@ (8001dec <HAL_TIM_Base_Start_IT+0xc8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1e      	ldr	r2, [pc, #120]	@ (8001df0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1c      	ldr	r2, [pc, #112]	@ (8001df4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8001df8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a19      	ldr	r2, [pc, #100]	@ (8001dfc <HAL_TIM_Base_Start_IT+0xd8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_TIM_Base_Start_IT+0x80>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a18      	ldr	r2, [pc, #96]	@ (8001e00 <HAL_TIM_Base_Start_IT+0xdc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d111      	bne.n	8001dc8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d010      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f042 0201 	orr.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dc6:	e007      	b.n	8001dd8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	40010000 	.word	0x40010000
 8001dec:	40000400 	.word	0x40000400
 8001df0:	40000800 	.word	0x40000800
 8001df4:	40000c00 	.word	0x40000c00
 8001df8:	40010400 	.word	0x40010400
 8001dfc:	40014000 	.word	0x40014000
 8001e00:	40001800 	.word	0x40001800

08001e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d020      	beq.n	8001e68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f003 0302 	and.w	r3, r3, #2
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d01b      	beq.n	8001e68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f06f 0202 	mvn.w	r2, #2
 8001e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d003      	beq.n	8001e56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f8d2 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001e54:	e005      	b.n	8001e62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f8c4 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 f8d5 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	f003 0304 	and.w	r3, r3, #4
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d020      	beq.n	8001eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d01b      	beq.n	8001eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f06f 0204 	mvn.w	r2, #4
 8001e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2202      	movs	r2, #2
 8001e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d003      	beq.n	8001ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 f8ac 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001ea0:	e005      	b.n	8001eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f89e 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 f8af 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d020      	beq.n	8001f00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f003 0308 	and.w	r3, r3, #8
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d01b      	beq.n	8001f00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0208 	mvn.w	r2, #8
 8001ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f000 f886 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001eec:	e005      	b.n	8001efa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f000 f878 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f000 f889 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f003 0310 	and.w	r3, r3, #16
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d020      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d01b      	beq.n	8001f4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f06f 0210 	mvn.w	r2, #16
 8001f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2208      	movs	r2, #8
 8001f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f860 	bl	8001ff8 <HAL_TIM_IC_CaptureCallback>
 8001f38:	e005      	b.n	8001f46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f852 	bl	8001fe4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 f863 	bl	800200c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00c      	beq.n	8001f70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d007      	beq.n	8001f70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0201 	mvn.w	r2, #1
 8001f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f7fe fd40 	bl	80009f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00c      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d007      	beq.n	8001f94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f906 	bl	80021a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00c      	beq.n	8001fb8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d007      	beq.n	8001fb8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f834 	bl	8002020 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f003 0320 	and.w	r3, r3, #32
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00c      	beq.n	8001fdc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d007      	beq.n	8001fdc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f06f 0220 	mvn.w	r2, #32
 8001fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f8d8 	bl	800218c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fdc:	bf00      	nop
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a46      	ldr	r2, [pc, #280]	@ (8002160 <TIM_Base_SetConfig+0x12c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d013      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002052:	d00f      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a43      	ldr	r2, [pc, #268]	@ (8002164 <TIM_Base_SetConfig+0x130>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d00b      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a42      	ldr	r2, [pc, #264]	@ (8002168 <TIM_Base_SetConfig+0x134>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d007      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a41      	ldr	r2, [pc, #260]	@ (800216c <TIM_Base_SetConfig+0x138>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d003      	beq.n	8002074 <TIM_Base_SetConfig+0x40>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a40      	ldr	r2, [pc, #256]	@ (8002170 <TIM_Base_SetConfig+0x13c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d108      	bne.n	8002086 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800207a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	4313      	orrs	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a35      	ldr	r2, [pc, #212]	@ (8002160 <TIM_Base_SetConfig+0x12c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d02b      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002094:	d027      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a32      	ldr	r2, [pc, #200]	@ (8002164 <TIM_Base_SetConfig+0x130>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d023      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a31      	ldr	r2, [pc, #196]	@ (8002168 <TIM_Base_SetConfig+0x134>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d01f      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a30      	ldr	r2, [pc, #192]	@ (800216c <TIM_Base_SetConfig+0x138>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d01b      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a2f      	ldr	r2, [pc, #188]	@ (8002170 <TIM_Base_SetConfig+0x13c>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d017      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002174 <TIM_Base_SetConfig+0x140>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d013      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a2d      	ldr	r2, [pc, #180]	@ (8002178 <TIM_Base_SetConfig+0x144>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00f      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a2c      	ldr	r2, [pc, #176]	@ (800217c <TIM_Base_SetConfig+0x148>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d00b      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002180 <TIM_Base_SetConfig+0x14c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d007      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a2a      	ldr	r2, [pc, #168]	@ (8002184 <TIM_Base_SetConfig+0x150>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d003      	beq.n	80020e6 <TIM_Base_SetConfig+0xb2>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a29      	ldr	r2, [pc, #164]	@ (8002188 <TIM_Base_SetConfig+0x154>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d108      	bne.n	80020f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	68db      	ldr	r3, [r3, #12]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	695b      	ldr	r3, [r3, #20]
 8002102:	4313      	orrs	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a10      	ldr	r2, [pc, #64]	@ (8002160 <TIM_Base_SetConfig+0x12c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d003      	beq.n	800212c <TIM_Base_SetConfig+0xf8>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a12      	ldr	r2, [pc, #72]	@ (8002170 <TIM_Base_SetConfig+0x13c>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d103      	bne.n	8002134 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	691a      	ldr	r2, [r3, #16]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b01      	cmp	r3, #1
 8002144:	d105      	bne.n	8002152 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	f023 0201 	bic.w	r2, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	611a      	str	r2, [r3, #16]
  }
}
 8002152:	bf00      	nop
 8002154:	3714      	adds	r7, #20
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40010000 	.word	0x40010000
 8002164:	40000400 	.word	0x40000400
 8002168:	40000800 	.word	0x40000800
 800216c:	40000c00 	.word	0x40000c00
 8002170:	40010400 	.word	0x40010400
 8002174:	40014000 	.word	0x40014000
 8002178:	40014400 	.word	0x40014400
 800217c:	40014800 	.word	0x40014800
 8002180:	40001800 	.word	0x40001800
 8002184:	40001c00 	.word	0x40001c00
 8002188:	40002000 	.word	0x40002000

0800218c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e042      	b.n	800224c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d106      	bne.n	80021e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7fe fc48 	bl	8000a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2224      	movs	r2, #36	@ 0x24
 80021e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f973 	bl	80024e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	691a      	ldr	r2, [r3, #16]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800220c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	695a      	ldr	r2, [r3, #20]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800221c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800222c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2220      	movs	r2, #32
 8002238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	@ 0x28
 8002258:	af02      	add	r7, sp, #8
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	603b      	str	r3, [r7, #0]
 8002260:	4613      	mov	r3, r2
 8002262:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b20      	cmp	r3, #32
 8002272:	d175      	bne.n	8002360 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d002      	beq.n	8002280 <HAL_UART_Transmit+0x2c>
 800227a:	88fb      	ldrh	r3, [r7, #6]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e06e      	b.n	8002362 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2200      	movs	r2, #0
 8002288:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2221      	movs	r2, #33	@ 0x21
 800228e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002292:	f7fe fd7f 	bl	8000d94 <HAL_GetTick>
 8002296:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	88fa      	ldrh	r2, [r7, #6]
 800229c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	88fa      	ldrh	r2, [r7, #6]
 80022a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ac:	d108      	bne.n	80022c0 <HAL_UART_Transmit+0x6c>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d104      	bne.n	80022c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	61bb      	str	r3, [r7, #24]
 80022be:	e003      	b.n	80022c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022c8:	e02e      	b.n	8002328 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	2200      	movs	r2, #0
 80022d2:	2180      	movs	r1, #128	@ 0x80
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 f848 	bl	800236a <UART_WaitOnFlagUntilTimeout>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2220      	movs	r2, #32
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e03a      	b.n	8002362 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10b      	bne.n	800230a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	461a      	mov	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	3302      	adds	r3, #2
 8002306:	61bb      	str	r3, [r7, #24]
 8002308:	e007      	b.n	800231a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	3301      	adds	r3, #1
 8002318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800231e:	b29b      	uxth	r3, r3
 8002320:	3b01      	subs	r3, #1
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1cb      	bne.n	80022ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	2200      	movs	r2, #0
 800233a:	2140      	movs	r1, #64	@ 0x40
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 f814 	bl	800236a <UART_WaitOnFlagUntilTimeout>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d005      	beq.n	8002354 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2220      	movs	r2, #32
 800234c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e006      	b.n	8002362 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2220      	movs	r2, #32
 8002358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800235c:	2300      	movs	r3, #0
 800235e:	e000      	b.n	8002362 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002360:	2302      	movs	r3, #2
  }
}
 8002362:	4618      	mov	r0, r3
 8002364:	3720      	adds	r7, #32
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	603b      	str	r3, [r7, #0]
 8002376:	4613      	mov	r3, r2
 8002378:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800237a:	e03b      	b.n	80023f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002382:	d037      	beq.n	80023f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002384:	f7fe fd06 	bl	8000d94 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	6a3a      	ldr	r2, [r7, #32]
 8002390:	429a      	cmp	r2, r3
 8002392:	d302      	bcc.n	800239a <UART_WaitOnFlagUntilTimeout+0x30>
 8002394:	6a3b      	ldr	r3, [r7, #32]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e03a      	b.n	8002414 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d023      	beq.n	80023f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	2b80      	cmp	r3, #128	@ 0x80
 80023b0:	d020      	beq.n	80023f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	2b40      	cmp	r3, #64	@ 0x40
 80023b6:	d01d      	beq.n	80023f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b08      	cmp	r3, #8
 80023c4:	d116      	bne.n	80023f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	617b      	str	r3, [r7, #20]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	617b      	str	r3, [r7, #20]
 80023da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 f81d 	bl	800241c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2208      	movs	r2, #8
 80023e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e00f      	b.n	8002414 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	4013      	ands	r3, r2
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	429a      	cmp	r2, r3
 8002402:	bf0c      	ite	eq
 8002404:	2301      	moveq	r3, #1
 8002406:	2300      	movne	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	461a      	mov	r2, r3
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	429a      	cmp	r2, r3
 8002410:	d0b4      	beq.n	800237c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800241c:	b480      	push	{r7}
 800241e:	b095      	sub	sp, #84	@ 0x54
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	330c      	adds	r3, #12
 800242a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800242e:	e853 3f00 	ldrex	r3, [r3]
 8002432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800243a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	330c      	adds	r3, #12
 8002442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002444:	643a      	str	r2, [r7, #64]	@ 0x40
 8002446:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800244a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800244c:	e841 2300 	strex	r3, r2, [r1]
 8002450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1e5      	bne.n	8002424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	3314      	adds	r3, #20
 800245e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	e853 3f00 	ldrex	r3, [r3]
 8002466:	61fb      	str	r3, [r7, #28]
   return(result);
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f023 0301 	bic.w	r3, r3, #1
 800246e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	3314      	adds	r3, #20
 8002476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800247a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800247c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800247e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002480:	e841 2300 	strex	r3, r2, [r1]
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002488:	2b00      	cmp	r3, #0
 800248a:	d1e5      	bne.n	8002458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002490:	2b01      	cmp	r3, #1
 8002492:	d119      	bne.n	80024c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	330c      	adds	r3, #12
 800249a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	e853 3f00 	ldrex	r3, [r3]
 80024a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f023 0310 	bic.w	r3, r3, #16
 80024aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	330c      	adds	r3, #12
 80024b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80024b4:	61ba      	str	r2, [r7, #24]
 80024b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b8:	6979      	ldr	r1, [r7, #20]
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	e841 2300 	strex	r3, r2, [r1]
 80024c0:	613b      	str	r3, [r7, #16]
   return(result);
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1e5      	bne.n	8002494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2220      	movs	r2, #32
 80024cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80024d6:	bf00      	nop
 80024d8:	3754      	adds	r7, #84	@ 0x54
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
	...

080024e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024e8:	b0c0      	sub	sp, #256	@ 0x100
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002500:	68d9      	ldr	r1, [r3, #12]
 8002502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	ea40 0301 	orr.w	r3, r0, r1
 800250c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800250e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002518:	691b      	ldr	r3, [r3, #16]
 800251a:	431a      	orrs	r2, r3
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	431a      	orrs	r2, r3
 8002524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	4313      	orrs	r3, r2
 800252c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800253c:	f021 010c 	bic.w	r1, r1, #12
 8002540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800254a:	430b      	orrs	r3, r1
 800254c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800254e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800255a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255e:	6999      	ldr	r1, [r3, #24]
 8002560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	ea40 0301 	orr.w	r3, r0, r1
 800256a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800256c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	4b8f      	ldr	r3, [pc, #572]	@ (80027b0 <UART_SetConfig+0x2cc>)
 8002574:	429a      	cmp	r2, r3
 8002576:	d005      	beq.n	8002584 <UART_SetConfig+0xa0>
 8002578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	4b8d      	ldr	r3, [pc, #564]	@ (80027b4 <UART_SetConfig+0x2d0>)
 8002580:	429a      	cmp	r2, r3
 8002582:	d104      	bne.n	800258e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002584:	f7ff fb2e 	bl	8001be4 <HAL_RCC_GetPCLK2Freq>
 8002588:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800258c:	e003      	b.n	8002596 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800258e:	f7ff fb15 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 8002592:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025a0:	f040 810c 	bne.w	80027bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025a8:	2200      	movs	r2, #0
 80025aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80025ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80025b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80025b6:	4622      	mov	r2, r4
 80025b8:	462b      	mov	r3, r5
 80025ba:	1891      	adds	r1, r2, r2
 80025bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80025be:	415b      	adcs	r3, r3
 80025c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025c6:	4621      	mov	r1, r4
 80025c8:	eb12 0801 	adds.w	r8, r2, r1
 80025cc:	4629      	mov	r1, r5
 80025ce:	eb43 0901 	adc.w	r9, r3, r1
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	f04f 0300 	mov.w	r3, #0
 80025da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025e6:	4690      	mov	r8, r2
 80025e8:	4699      	mov	r9, r3
 80025ea:	4623      	mov	r3, r4
 80025ec:	eb18 0303 	adds.w	r3, r8, r3
 80025f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025f4:	462b      	mov	r3, r5
 80025f6:	eb49 0303 	adc.w	r3, r9, r3
 80025fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800260a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800260e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002612:	460b      	mov	r3, r1
 8002614:	18db      	adds	r3, r3, r3
 8002616:	653b      	str	r3, [r7, #80]	@ 0x50
 8002618:	4613      	mov	r3, r2
 800261a:	eb42 0303 	adc.w	r3, r2, r3
 800261e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002620:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002624:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002628:	f7fd fe72 	bl	8000310 <__aeabi_uldivmod>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4b61      	ldr	r3, [pc, #388]	@ (80027b8 <UART_SetConfig+0x2d4>)
 8002632:	fba3 2302 	umull	r2, r3, r3, r2
 8002636:	095b      	lsrs	r3, r3, #5
 8002638:	011c      	lsls	r4, r3, #4
 800263a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800263e:	2200      	movs	r2, #0
 8002640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002644:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002648:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800264c:	4642      	mov	r2, r8
 800264e:	464b      	mov	r3, r9
 8002650:	1891      	adds	r1, r2, r2
 8002652:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002654:	415b      	adcs	r3, r3
 8002656:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002658:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800265c:	4641      	mov	r1, r8
 800265e:	eb12 0a01 	adds.w	sl, r2, r1
 8002662:	4649      	mov	r1, r9
 8002664:	eb43 0b01 	adc.w	fp, r3, r1
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	f04f 0300 	mov.w	r3, #0
 8002670:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002674:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002678:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800267c:	4692      	mov	sl, r2
 800267e:	469b      	mov	fp, r3
 8002680:	4643      	mov	r3, r8
 8002682:	eb1a 0303 	adds.w	r3, sl, r3
 8002686:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800268a:	464b      	mov	r3, r9
 800268c:	eb4b 0303 	adc.w	r3, fp, r3
 8002690:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80026a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80026a8:	460b      	mov	r3, r1
 80026aa:	18db      	adds	r3, r3, r3
 80026ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80026ae:	4613      	mov	r3, r2
 80026b0:	eb42 0303 	adc.w	r3, r2, r3
 80026b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80026b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80026ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80026be:	f7fd fe27 	bl	8000310 <__aeabi_uldivmod>
 80026c2:	4602      	mov	r2, r0
 80026c4:	460b      	mov	r3, r1
 80026c6:	4611      	mov	r1, r2
 80026c8:	4b3b      	ldr	r3, [pc, #236]	@ (80027b8 <UART_SetConfig+0x2d4>)
 80026ca:	fba3 2301 	umull	r2, r3, r3, r1
 80026ce:	095b      	lsrs	r3, r3, #5
 80026d0:	2264      	movs	r2, #100	@ 0x64
 80026d2:	fb02 f303 	mul.w	r3, r2, r3
 80026d6:	1acb      	subs	r3, r1, r3
 80026d8:	00db      	lsls	r3, r3, #3
 80026da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026de:	4b36      	ldr	r3, [pc, #216]	@ (80027b8 <UART_SetConfig+0x2d4>)
 80026e0:	fba3 2302 	umull	r2, r3, r3, r2
 80026e4:	095b      	lsrs	r3, r3, #5
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026ec:	441c      	add	r4, r3
 80026ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026f2:	2200      	movs	r2, #0
 80026f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002700:	4642      	mov	r2, r8
 8002702:	464b      	mov	r3, r9
 8002704:	1891      	adds	r1, r2, r2
 8002706:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002708:	415b      	adcs	r3, r3
 800270a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800270c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002710:	4641      	mov	r1, r8
 8002712:	1851      	adds	r1, r2, r1
 8002714:	6339      	str	r1, [r7, #48]	@ 0x30
 8002716:	4649      	mov	r1, r9
 8002718:	414b      	adcs	r3, r1
 800271a:	637b      	str	r3, [r7, #52]	@ 0x34
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	f04f 0300 	mov.w	r3, #0
 8002724:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002728:	4659      	mov	r1, fp
 800272a:	00cb      	lsls	r3, r1, #3
 800272c:	4651      	mov	r1, sl
 800272e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002732:	4651      	mov	r1, sl
 8002734:	00ca      	lsls	r2, r1, #3
 8002736:	4610      	mov	r0, r2
 8002738:	4619      	mov	r1, r3
 800273a:	4603      	mov	r3, r0
 800273c:	4642      	mov	r2, r8
 800273e:	189b      	adds	r3, r3, r2
 8002740:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002744:	464b      	mov	r3, r9
 8002746:	460a      	mov	r2, r1
 8002748:	eb42 0303 	adc.w	r3, r2, r3
 800274c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800275c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002760:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002764:	460b      	mov	r3, r1
 8002766:	18db      	adds	r3, r3, r3
 8002768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800276a:	4613      	mov	r3, r2
 800276c:	eb42 0303 	adc.w	r3, r2, r3
 8002770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002772:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002776:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800277a:	f7fd fdc9 	bl	8000310 <__aeabi_uldivmod>
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <UART_SetConfig+0x2d4>)
 8002784:	fba3 1302 	umull	r1, r3, r3, r2
 8002788:	095b      	lsrs	r3, r3, #5
 800278a:	2164      	movs	r1, #100	@ 0x64
 800278c:	fb01 f303 	mul.w	r3, r1, r3
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	3332      	adds	r3, #50	@ 0x32
 8002796:	4a08      	ldr	r2, [pc, #32]	@ (80027b8 <UART_SetConfig+0x2d4>)
 8002798:	fba2 2303 	umull	r2, r3, r2, r3
 800279c:	095b      	lsrs	r3, r3, #5
 800279e:	f003 0207 	and.w	r2, r3, #7
 80027a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4422      	add	r2, r4
 80027aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027ac:	e106      	b.n	80029bc <UART_SetConfig+0x4d8>
 80027ae:	bf00      	nop
 80027b0:	40011000 	.word	0x40011000
 80027b4:	40011400 	.word	0x40011400
 80027b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027c0:	2200      	movs	r2, #0
 80027c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80027c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80027ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80027ce:	4642      	mov	r2, r8
 80027d0:	464b      	mov	r3, r9
 80027d2:	1891      	adds	r1, r2, r2
 80027d4:	6239      	str	r1, [r7, #32]
 80027d6:	415b      	adcs	r3, r3
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027de:	4641      	mov	r1, r8
 80027e0:	1854      	adds	r4, r2, r1
 80027e2:	4649      	mov	r1, r9
 80027e4:	eb43 0501 	adc.w	r5, r3, r1
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	00eb      	lsls	r3, r5, #3
 80027f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027f6:	00e2      	lsls	r2, r4, #3
 80027f8:	4614      	mov	r4, r2
 80027fa:	461d      	mov	r5, r3
 80027fc:	4643      	mov	r3, r8
 80027fe:	18e3      	adds	r3, r4, r3
 8002800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002804:	464b      	mov	r3, r9
 8002806:	eb45 0303 	adc.w	r3, r5, r3
 800280a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800280e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800281a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800281e:	f04f 0200 	mov.w	r2, #0
 8002822:	f04f 0300 	mov.w	r3, #0
 8002826:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800282a:	4629      	mov	r1, r5
 800282c:	008b      	lsls	r3, r1, #2
 800282e:	4621      	mov	r1, r4
 8002830:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002834:	4621      	mov	r1, r4
 8002836:	008a      	lsls	r2, r1, #2
 8002838:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800283c:	f7fd fd68 	bl	8000310 <__aeabi_uldivmod>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4b60      	ldr	r3, [pc, #384]	@ (80029c8 <UART_SetConfig+0x4e4>)
 8002846:	fba3 2302 	umull	r2, r3, r3, r2
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	011c      	lsls	r4, r3, #4
 800284e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002852:	2200      	movs	r2, #0
 8002854:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002858:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800285c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002860:	4642      	mov	r2, r8
 8002862:	464b      	mov	r3, r9
 8002864:	1891      	adds	r1, r2, r2
 8002866:	61b9      	str	r1, [r7, #24]
 8002868:	415b      	adcs	r3, r3
 800286a:	61fb      	str	r3, [r7, #28]
 800286c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002870:	4641      	mov	r1, r8
 8002872:	1851      	adds	r1, r2, r1
 8002874:	6139      	str	r1, [r7, #16]
 8002876:	4649      	mov	r1, r9
 8002878:	414b      	adcs	r3, r1
 800287a:	617b      	str	r3, [r7, #20]
 800287c:	f04f 0200 	mov.w	r2, #0
 8002880:	f04f 0300 	mov.w	r3, #0
 8002884:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002888:	4659      	mov	r1, fp
 800288a:	00cb      	lsls	r3, r1, #3
 800288c:	4651      	mov	r1, sl
 800288e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002892:	4651      	mov	r1, sl
 8002894:	00ca      	lsls	r2, r1, #3
 8002896:	4610      	mov	r0, r2
 8002898:	4619      	mov	r1, r3
 800289a:	4603      	mov	r3, r0
 800289c:	4642      	mov	r2, r8
 800289e:	189b      	adds	r3, r3, r2
 80028a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028a4:	464b      	mov	r3, r9
 80028a6:	460a      	mov	r2, r1
 80028a8:	eb42 0303 	adc.w	r3, r2, r3
 80028ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028bc:	f04f 0200 	mov.w	r2, #0
 80028c0:	f04f 0300 	mov.w	r3, #0
 80028c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80028c8:	4649      	mov	r1, r9
 80028ca:	008b      	lsls	r3, r1, #2
 80028cc:	4641      	mov	r1, r8
 80028ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028d2:	4641      	mov	r1, r8
 80028d4:	008a      	lsls	r2, r1, #2
 80028d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028da:	f7fd fd19 	bl	8000310 <__aeabi_uldivmod>
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4611      	mov	r1, r2
 80028e4:	4b38      	ldr	r3, [pc, #224]	@ (80029c8 <UART_SetConfig+0x4e4>)
 80028e6:	fba3 2301 	umull	r2, r3, r3, r1
 80028ea:	095b      	lsrs	r3, r3, #5
 80028ec:	2264      	movs	r2, #100	@ 0x64
 80028ee:	fb02 f303 	mul.w	r3, r2, r3
 80028f2:	1acb      	subs	r3, r1, r3
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	3332      	adds	r3, #50	@ 0x32
 80028f8:	4a33      	ldr	r2, [pc, #204]	@ (80029c8 <UART_SetConfig+0x4e4>)
 80028fa:	fba2 2303 	umull	r2, r3, r2, r3
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002904:	441c      	add	r4, r3
 8002906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800290a:	2200      	movs	r2, #0
 800290c:	673b      	str	r3, [r7, #112]	@ 0x70
 800290e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002910:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002914:	4642      	mov	r2, r8
 8002916:	464b      	mov	r3, r9
 8002918:	1891      	adds	r1, r2, r2
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	415b      	adcs	r3, r3
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002924:	4641      	mov	r1, r8
 8002926:	1851      	adds	r1, r2, r1
 8002928:	6039      	str	r1, [r7, #0]
 800292a:	4649      	mov	r1, r9
 800292c:	414b      	adcs	r3, r1
 800292e:	607b      	str	r3, [r7, #4]
 8002930:	f04f 0200 	mov.w	r2, #0
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800293c:	4659      	mov	r1, fp
 800293e:	00cb      	lsls	r3, r1, #3
 8002940:	4651      	mov	r1, sl
 8002942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002946:	4651      	mov	r1, sl
 8002948:	00ca      	lsls	r2, r1, #3
 800294a:	4610      	mov	r0, r2
 800294c:	4619      	mov	r1, r3
 800294e:	4603      	mov	r3, r0
 8002950:	4642      	mov	r2, r8
 8002952:	189b      	adds	r3, r3, r2
 8002954:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002956:	464b      	mov	r3, r9
 8002958:	460a      	mov	r2, r1
 800295a:	eb42 0303 	adc.w	r3, r2, r3
 800295e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	663b      	str	r3, [r7, #96]	@ 0x60
 800296a:	667a      	str	r2, [r7, #100]	@ 0x64
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002978:	4649      	mov	r1, r9
 800297a:	008b      	lsls	r3, r1, #2
 800297c:	4641      	mov	r1, r8
 800297e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002982:	4641      	mov	r1, r8
 8002984:	008a      	lsls	r2, r1, #2
 8002986:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800298a:	f7fd fcc1 	bl	8000310 <__aeabi_uldivmod>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4b0d      	ldr	r3, [pc, #52]	@ (80029c8 <UART_SetConfig+0x4e4>)
 8002994:	fba3 1302 	umull	r1, r3, r3, r2
 8002998:	095b      	lsrs	r3, r3, #5
 800299a:	2164      	movs	r1, #100	@ 0x64
 800299c:	fb01 f303 	mul.w	r3, r1, r3
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	3332      	adds	r3, #50	@ 0x32
 80029a6:	4a08      	ldr	r2, [pc, #32]	@ (80029c8 <UART_SetConfig+0x4e4>)
 80029a8:	fba2 2303 	umull	r2, r3, r2, r3
 80029ac:	095b      	lsrs	r3, r3, #5
 80029ae:	f003 020f 	and.w	r2, r3, #15
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4422      	add	r2, r4
 80029ba:	609a      	str	r2, [r3, #8]
}
 80029bc:	bf00      	nop
 80029be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80029c2:	46bd      	mov	sp, r7
 80029c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029c8:	51eb851f 	.word	0x51eb851f

080029cc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f103 0208 	add.w	r2, r3, #8
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f04f 32ff 	mov.w	r2, #4294967295
 80029e4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f103 0208 	add.w	r2, r3, #8
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f103 0208 	add.w	r2, r3, #8
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8002a00:	f240 1019 	movw	r0, #281	@ 0x119
 8002a04:	f003 fecc 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8002a1e:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8002a22:	f003 febd 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002a26:	bf00      	nop
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b084      	sub	sp, #16
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a44:	d103      	bne.n	8002a4e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	e00c      	b.n	8002a68 <vListInsert+0x3a>
        *   6) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3308      	adds	r3, #8
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	e002      	b.n	8002a5c <vListInsert+0x2e>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d2f6      	bcs.n	8002a56 <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	1c5a      	adds	r2, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8002a94:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8002a98:	f003 fe82 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8002a9c:	bf00      	nop
 8002a9e:	3710      	adds	r7, #16
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6892      	ldr	r2, [r2, #8]
 8002aba:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6852      	ldr	r2, [r2, #4]
 8002ac4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d103      	bne.n	8002ad8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	1e5a      	subs	r2, r3, #1
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4619      	mov	r1, r3
 8002aee:	f240 101d 	movw	r0, #285	@ 0x11d
 8002af2:	f003 fe91 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d10b      	bne.n	8002b34 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8002b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b20:	f383 8811 	msr	BASEPRI, r3
 8002b24:	f3bf 8f6f 	isb	sy
 8002b28:	f3bf 8f4f 	dsb	sy
 8002b2c:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8002b2e:	bf00      	nop
 8002b30:	bf00      	nop
 8002b32:	e7fd      	b.n	8002b30 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d05d      	beq.n	8002bf6 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d059      	beq.n	8002bf6 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	fba3 2302 	umull	r2, r3, r3, r2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d000      	beq.n	8002b56 <xQueueGenericReset+0x52>
 8002b54:	2101      	movs	r1, #1
 8002b56:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d14c      	bne.n	8002bf6 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8002b5c:	f002 f9ca 	bl	8004ef4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b68:	6939      	ldr	r1, [r7, #16]
 8002b6a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002b6c:	fb01 f303 	mul.w	r3, r1, r3
 8002b70:	441a      	add	r2, r3
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	6939      	ldr	r1, [r7, #16]
 8002b90:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002b92:	fb01 f303 	mul.w	r3, r1, r3
 8002b96:	441a      	add	r2, r3
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	22ff      	movs	r2, #255	@ 0xff
 8002ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	22ff      	movs	r2, #255	@ 0xff
 8002ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d114      	bne.n	8002bdc <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d01a      	beq.n	8002bf0 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	3310      	adds	r3, #16
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f001 fa00 	bl	8003fc4 <xTaskRemoveFromEventList>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d012      	beq.n	8002bf0 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002bca:	4b18      	ldr	r3, [pc, #96]	@ (8002c2c <xQueueGenericReset+0x128>)
 8002bcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	f3bf 8f4f 	dsb	sy
 8002bd6:	f3bf 8f6f 	isb	sy
 8002bda:	e009      	b.n	8002bf0 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	3310      	adds	r3, #16
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fef3 	bl	80029cc <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	3324      	adds	r3, #36	@ 0x24
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff feee 	bl	80029cc <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002bf0:	f002 f9b2 	bl	8004f58 <vPortExitCritical>
 8002bf4:	e001      	b.n	8002bfa <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d10b      	bne.n	8002c18 <xQueueGenericReset+0x114>
    __asm volatile
 8002c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c04:	f383 8811 	msr	BASEPRI, r3
 8002c08:	f3bf 8f6f 	isb	sy
 8002c0c:	f3bf 8f4f 	dsb	sy
 8002c10:	60bb      	str	r3, [r7, #8]
}
 8002c12:	bf00      	nop
 8002c14:	bf00      	nop
 8002c16:	e7fd      	b.n	8002c14 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	2096      	movs	r0, #150	@ 0x96
 8002c1e:	f003 fdfb 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8002c22:	697b      	ldr	r3, [r7, #20]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	e000ed04 	.word	0xe000ed04

08002c30 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b08a      	sub	sp, #40	@ 0x28
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d02e      	beq.n	8002ca6 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002c48:	2100      	movs	r1, #0
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	fba3 2302 	umull	r2, r3, r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d000      	beq.n	8002c58 <xQueueGenericCreate+0x28>
 8002c56:	2101      	movs	r1, #1
 8002c58:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d123      	bne.n	8002ca6 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002c66:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8002c6a:	d81c      	bhi.n	8002ca6 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	fb02 f303 	mul.w	r3, r2, r3
 8002c74:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	3350      	adds	r3, #80	@ 0x50
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f002 fa68 	bl	8005150 <pvPortMalloc>
 8002c80:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01d      	beq.n	8002cc4 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	3350      	adds	r3, #80	@ 0x50
 8002c90:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002c92:	79fa      	ldrb	r2, [r7, #7]
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	68b9      	ldr	r1, [r7, #8]
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 f81e 	bl	8002ce0 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002ca4:	e00e      	b.n	8002cc4 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10b      	bne.n	8002cc4 <xQueueGenericCreate+0x94>
    __asm volatile
 8002cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	613b      	str	r3, [r7, #16]
}
 8002cbe:	bf00      	nop
 8002cc0:	bf00      	nop
 8002cc2:	e7fd      	b.n	8002cc0 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f003 ff40 	bl	8006b4c <SEGGER_SYSVIEW_ShrinkId>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4619      	mov	r1, r3
 8002cd0:	2098      	movs	r0, #152	@ 0x98
 8002cd2:	f003 fda1 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8002cd6:	69fb      	ldr	r3, [r7, #28]
    }
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3720      	adds	r7, #32
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d103      	bne.n	8002cfc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	e002      	b.n	8002d02 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002d0e:	2101      	movs	r1, #1
 8002d10:	69b8      	ldr	r0, [r7, #24]
 8002d12:	f7ff fef7 	bl	8002b04 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	78fa      	ldrb	r2, [r7, #3]
 8002d1a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002d1e:	bf00      	nop
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
	...

08002d28 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b08e      	sub	sp, #56	@ 0x38
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
 8002d34:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002d36:	2300      	movs	r3, #0
 8002d38:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10b      	bne.n	8002d5c <xQueueGenericSend+0x34>
    __asm volatile
 8002d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d48:	f383 8811 	msr	BASEPRI, r3
 8002d4c:	f3bf 8f6f 	isb	sy
 8002d50:	f3bf 8f4f 	dsb	sy
 8002d54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002d56:	bf00      	nop
 8002d58:	bf00      	nop
 8002d5a:	e7fd      	b.n	8002d58 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d103      	bne.n	8002d6a <xQueueGenericSend+0x42>
 8002d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <xQueueGenericSend+0x46>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <xQueueGenericSend+0x48>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10b      	bne.n	8002d8c <xQueueGenericSend+0x64>
    __asm volatile
 8002d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d78:	f383 8811 	msr	BASEPRI, r3
 8002d7c:	f3bf 8f6f 	isb	sy
 8002d80:	f3bf 8f4f 	dsb	sy
 8002d84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002d86:	bf00      	nop
 8002d88:	bf00      	nop
 8002d8a:	e7fd      	b.n	8002d88 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d103      	bne.n	8002d9a <xQueueGenericSend+0x72>
 8002d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d101      	bne.n	8002d9e <xQueueGenericSend+0x76>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <xQueueGenericSend+0x78>
 8002d9e:	2300      	movs	r3, #0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10b      	bne.n	8002dbc <xQueueGenericSend+0x94>
    __asm volatile
 8002da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002da8:	f383 8811 	msr	BASEPRI, r3
 8002dac:	f3bf 8f6f 	isb	sy
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	623b      	str	r3, [r7, #32]
}
 8002db6:	bf00      	nop
 8002db8:	bf00      	nop
 8002dba:	e7fd      	b.n	8002db8 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002dbc:	f001 fb24 	bl	8004408 <xTaskGetSchedulerState>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d102      	bne.n	8002dcc <xQueueGenericSend+0xa4>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <xQueueGenericSend+0xa8>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e000      	b.n	8002dd2 <xQueueGenericSend+0xaa>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10b      	bne.n	8002dee <xQueueGenericSend+0xc6>
    __asm volatile
 8002dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dda:	f383 8811 	msr	BASEPRI, r3
 8002dde:	f3bf 8f6f 	isb	sy
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	61fb      	str	r3, [r7, #28]
}
 8002de8:	bf00      	nop
 8002dea:	bf00      	nop
 8002dec:	e7fd      	b.n	8002dea <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002dee:	f002 f881 	bl	8004ef4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d302      	bcc.n	8002e04 <xQueueGenericSend+0xdc>
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d12d      	bne.n	8002e60 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	68b9      	ldr	r1, [r7, #8]
 8002e08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e0a:	f000 f9ac 	bl	8003166 <prvCopyDataToQueue>
 8002e0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d010      	beq.n	8002e3a <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1a:	3324      	adds	r3, #36	@ 0x24
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f001 f8d1 	bl	8003fc4 <xTaskRemoveFromEventList>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d013      	beq.n	8002e50 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002e28:	4b45      	ldr	r3, [pc, #276]	@ (8002f40 <xQueueGenericSend+0x218>)
 8002e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	f3bf 8f4f 	dsb	sy
 8002e34:	f3bf 8f6f 	isb	sy
 8002e38:	e00a      	b.n	8002e50 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8002e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8002e40:	4b3f      	ldr	r3, [pc, #252]	@ (8002f40 <xQueueGenericSend+0x218>)
 8002e42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	f3bf 8f4f 	dsb	sy
 8002e4c:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002e50:	f002 f882 	bl	8004f58 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 8002e54:	2101      	movs	r1, #1
 8002e56:	20a1      	movs	r0, #161	@ 0xa1
 8002e58:	f003 fcde 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e06b      	b.n	8002f38 <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d107      	bne.n	8002e76 <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002e66:	f002 f877 	bl	8004f58 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	20a1      	movs	r0, #161	@ 0xa1
 8002e6e:	f003 fcd3 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	e060      	b.n	8002f38 <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d106      	bne.n	8002e8a <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002e7c:	f107 0314 	add.w	r3, r7, #20
 8002e80:	4618      	mov	r0, r3
 8002e82:	f001 f97f 	bl	8004184 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002e86:	2301      	movs	r3, #1
 8002e88:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002e8a:	f002 f865 	bl	8004f58 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002e8e:	f000 fd51 	bl	8003934 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002e92:	f002 f82f 	bl	8004ef4 <vPortEnterCritical>
 8002e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e9c:	b25b      	sxtb	r3, r3
 8002e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea2:	d103      	bne.n	8002eac <xQueueGenericSend+0x184>
 8002ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002eb2:	b25b      	sxtb	r3, r3
 8002eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb8:	d103      	bne.n	8002ec2 <xQueueGenericSend+0x19a>
 8002eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ec2:	f002 f849 	bl	8004f58 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ec6:	1d3a      	adds	r2, r7, #4
 8002ec8:	f107 0314 	add.w	r3, r7, #20
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f001 f970 	bl	80041b4 <xTaskCheckForTimeOut>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d124      	bne.n	8002f24 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002eda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002edc:	f000 fa3b 	bl	8003356 <prvIsQueueFull>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d018      	beq.n	8002f18 <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee8:	3310      	adds	r3, #16
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	4611      	mov	r1, r2
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f000 fff6 	bl	8003ee0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002ef4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002ef6:	f000 f9c6 	bl	8003286 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002efa:	f000 fd29 	bl	8003950 <xTaskResumeAll>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f47f af74 	bne.w	8002dee <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 8002f06:	4b0e      	ldr	r3, [pc, #56]	@ (8002f40 <xQueueGenericSend+0x218>)
 8002f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	f3bf 8f4f 	dsb	sy
 8002f12:	f3bf 8f6f 	isb	sy
 8002f16:	e76a      	b.n	8002dee <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002f18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f1a:	f000 f9b4 	bl	8003286 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002f1e:	f000 fd17 	bl	8003950 <xTaskResumeAll>
 8002f22:	e764      	b.n	8002dee <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002f24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f26:	f000 f9ae 	bl	8003286 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002f2a:	f000 fd11 	bl	8003950 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8002f2e:	2100      	movs	r1, #0
 8002f30:	20a1      	movs	r0, #161	@ 0xa1
 8002f32:	f003 fc71 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 8002f36:	2300      	movs	r3, #0
        }
    }
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3738      	adds	r7, #56	@ 0x38
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	e000ed04 	.word	0xe000ed04

08002f44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	@ 0x30
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002f50:	2300      	movs	r3, #0
 8002f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10b      	bne.n	8002f76 <xQueueReceive+0x32>
    __asm volatile
 8002f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f62:	f383 8811 	msr	BASEPRI, r3
 8002f66:	f3bf 8f6f 	isb	sy
 8002f6a:	f3bf 8f4f 	dsb	sy
 8002f6e:	623b      	str	r3, [r7, #32]
}
 8002f70:	bf00      	nop
 8002f72:	bf00      	nop
 8002f74:	e7fd      	b.n	8002f72 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d103      	bne.n	8002f84 <xQueueReceive+0x40>
 8002f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <xQueueReceive+0x44>
 8002f84:	2301      	movs	r3, #1
 8002f86:	e000      	b.n	8002f8a <xQueueReceive+0x46>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10b      	bne.n	8002fa6 <xQueueReceive+0x62>
    __asm volatile
 8002f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f92:	f383 8811 	msr	BASEPRI, r3
 8002f96:	f3bf 8f6f 	isb	sy
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	61fb      	str	r3, [r7, #28]
}
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop
 8002fa4:	e7fd      	b.n	8002fa2 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fa6:	f001 fa2f 	bl	8004408 <xTaskGetSchedulerState>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d102      	bne.n	8002fb6 <xQueueReceive+0x72>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <xQueueReceive+0x76>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e000      	b.n	8002fbc <xQueueReceive+0x78>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10b      	bne.n	8002fd8 <xQueueReceive+0x94>
    __asm volatile
 8002fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc4:	f383 8811 	msr	BASEPRI, r3
 8002fc8:	f3bf 8f6f 	isb	sy
 8002fcc:	f3bf 8f4f 	dsb	sy
 8002fd0:	61bb      	str	r3, [r7, #24]
}
 8002fd2:	bf00      	nop
 8002fd4:	bf00      	nop
 8002fd6:	e7fd      	b.n	8002fd4 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002fd8:	f001 ff8c 	bl	8004ef4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d023      	beq.n	8003030 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002fec:	f000 f925 	bl	800323a <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	1e5a      	subs	r2, r3, #1
 8002ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ff6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00f      	beq.n	8003020 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003002:	3310      	adds	r3, #16
 8003004:	4618      	mov	r0, r3
 8003006:	f000 ffdd 	bl	8003fc4 <xTaskRemoveFromEventList>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d007      	beq.n	8003020 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003010:	4b42      	ldr	r3, [pc, #264]	@ (800311c <xQueueReceive+0x1d8>)
 8003012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	f3bf 8f4f 	dsb	sy
 800301c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003020:	f001 ff9a 	bl	8004f58 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 8003024:	2101      	movs	r1, #1
 8003026:	20a4      	movs	r0, #164	@ 0xa4
 8003028:	f003 fbf6 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 800302c:	2301      	movs	r3, #1
 800302e:	e071      	b.n	8003114 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d107      	bne.n	8003046 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003036:	f001 ff8f 	bl	8004f58 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800303a:	2100      	movs	r1, #0
 800303c:	20a4      	movs	r0, #164	@ 0xa4
 800303e:	f003 fbeb 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8003042:	2300      	movs	r3, #0
 8003044:	e066      	b.n	8003114 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003048:	2b00      	cmp	r3, #0
 800304a:	d106      	bne.n	800305a <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800304c:	f107 0310 	add.w	r3, r7, #16
 8003050:	4618      	mov	r0, r3
 8003052:	f001 f897 	bl	8004184 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003056:	2301      	movs	r3, #1
 8003058:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800305a:	f001 ff7d 	bl	8004f58 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800305e:	f000 fc69 	bl	8003934 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003062:	f001 ff47 	bl	8004ef4 <vPortEnterCritical>
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800306c:	b25b      	sxtb	r3, r3
 800306e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003072:	d103      	bne.n	800307c <xQueueReceive+0x138>
 8003074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800307c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003082:	b25b      	sxtb	r3, r3
 8003084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003088:	d103      	bne.n	8003092 <xQueueReceive+0x14e>
 800308a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800308c:	2200      	movs	r2, #0
 800308e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003092:	f001 ff61 	bl	8004f58 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003096:	1d3a      	adds	r2, r7, #4
 8003098:	f107 0310 	add.w	r3, r7, #16
 800309c:	4611      	mov	r1, r2
 800309e:	4618      	mov	r0, r3
 80030a0:	f001 f888 	bl	80041b4 <xTaskCheckForTimeOut>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d123      	bne.n	80030f2 <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030ac:	f000 f93d 	bl	800332a <prvIsQueueEmpty>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d017      	beq.n	80030e6 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b8:	3324      	adds	r3, #36	@ 0x24
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	4611      	mov	r1, r2
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 ff0e 	bl	8003ee0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80030c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030c6:	f000 f8de 	bl	8003286 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80030ca:	f000 fc41 	bl	8003950 <xTaskResumeAll>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d181      	bne.n	8002fd8 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 80030d4:	4b11      	ldr	r3, [pc, #68]	@ (800311c <xQueueReceive+0x1d8>)
 80030d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030da:	601a      	str	r2, [r3, #0]
 80030dc:	f3bf 8f4f 	dsb	sy
 80030e0:	f3bf 8f6f 	isb	sy
 80030e4:	e778      	b.n	8002fd8 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80030e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030e8:	f000 f8cd 	bl	8003286 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80030ec:	f000 fc30 	bl	8003950 <xTaskResumeAll>
 80030f0:	e772      	b.n	8002fd8 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80030f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030f4:	f000 f8c7 	bl	8003286 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80030f8:	f000 fc2a 	bl	8003950 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030fe:	f000 f914 	bl	800332a <prvIsQueueEmpty>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	f43f af67 	beq.w	8002fd8 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 800310a:	2100      	movs	r1, #0
 800310c:	20a4      	movs	r0, #164	@ 0xa4
 800310e:	f003 fb83 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8003112:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8003114:	4618      	mov	r0, r3
 8003116:	3730      	adds	r7, #48	@ 0x30
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	e000ed04 	.word	0xe000ed04

08003120 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10b      	bne.n	8003146 <uxQueueMessagesWaiting+0x26>
    __asm volatile
 800312e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003132:	f383 8811 	msr	BASEPRI, r3
 8003136:	f3bf 8f6f 	isb	sy
 800313a:	f3bf 8f4f 	dsb	sy
 800313e:	60bb      	str	r3, [r7, #8]
}
 8003140:	bf00      	nop
 8003142:	bf00      	nop
 8003144:	e7fd      	b.n	8003142 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8003146:	f001 fed5 	bl	8004ef4 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800314e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8003150:	f001 ff02 	bl	8004f58 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );
 8003154:	68f9      	ldr	r1, [r7, #12]
 8003156:	20a9      	movs	r0, #169	@ 0xa9
 8003158:	f003 fb5e 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 800315c:	68fb      	ldr	r3, [r7, #12]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b086      	sub	sp, #24
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003172:	2300      	movs	r3, #0
 8003174:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800317a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10d      	bne.n	80031a0 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d14d      	bne.n	8003228 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	4618      	mov	r0, r3
 8003192:	f001 f95b 	bl	800444c <xTaskPriorityDisinherit>
 8003196:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	609a      	str	r2, [r3, #8]
 800319e:	e043      	b.n	8003228 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d119      	bne.n	80031da <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6858      	ldr	r0, [r3, #4]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ae:	461a      	mov	r2, r3
 80031b0:	68b9      	ldr	r1, [r7, #8]
 80031b2:	f003 ff97 	bl	80070e4 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	441a      	add	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d32b      	bcc.n	8003228 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	605a      	str	r2, [r3, #4]
 80031d8:	e026      	b.n	8003228 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	68d8      	ldr	r0, [r3, #12]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	461a      	mov	r2, r3
 80031e4:	68b9      	ldr	r1, [r7, #8]
 80031e6:	f003 ff7d 	bl	80070e4 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	425b      	negs	r3, r3
 80031f4:	441a      	add	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	429a      	cmp	r2, r3
 8003204:	d207      	bcs.n	8003216 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	689a      	ldr	r2, [r3, #8]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	425b      	negs	r3, r3
 8003210:	441a      	add	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b02      	cmp	r3, #2
 800321a:	d105      	bne.n	8003228 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d002      	beq.n	8003228 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	3b01      	subs	r3, #1
 8003226:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8003230:	697b      	ldr	r3, [r7, #20]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b082      	sub	sp, #8
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
 8003242:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003248:	2b00      	cmp	r3, #0
 800324a:	d018      	beq.n	800327e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003254:	441a      	add	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	429a      	cmp	r2, r3
 8003264:	d303      	bcc.n	800326e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68d9      	ldr	r1, [r3, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	461a      	mov	r2, r3
 8003278:	6838      	ldr	r0, [r7, #0]
 800327a:	f003 ff33 	bl	80070e4 <memcpy>
    }
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800328e:	f001 fe31 	bl	8004ef4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003298:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800329a:	e011      	b.n	80032c0 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d012      	beq.n	80032ca <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	3324      	adds	r3, #36	@ 0x24
 80032a8:	4618      	mov	r0, r3
 80032aa:	f000 fe8b 	bl	8003fc4 <xTaskRemoveFromEventList>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80032b4:	f000 ffea 	bl	800428c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80032c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	dce9      	bgt.n	800329c <prvUnlockQueue+0x16>
 80032c8:	e000      	b.n	80032cc <prvUnlockQueue+0x46>
                    break;
 80032ca:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	22ff      	movs	r2, #255	@ 0xff
 80032d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 80032d4:	f001 fe40 	bl	8004f58 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80032d8:	f001 fe0c 	bl	8004ef4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032e2:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80032e4:	e011      	b.n	800330a <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d012      	beq.n	8003314 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3310      	adds	r3, #16
 80032f2:	4618      	mov	r0, r3
 80032f4:	f000 fe66 	bl	8003fc4 <xTaskRemoveFromEventList>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80032fe:	f000 ffc5 	bl	800428c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003302:	7bbb      	ldrb	r3, [r7, #14]
 8003304:	3b01      	subs	r3, #1
 8003306:	b2db      	uxtb	r3, r3
 8003308:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800330a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800330e:	2b00      	cmp	r3, #0
 8003310:	dce9      	bgt.n	80032e6 <prvUnlockQueue+0x60>
 8003312:	e000      	b.n	8003316 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003314:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	22ff      	movs	r2, #255	@ 0xff
 800331a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 800331e:	f001 fe1b 	bl	8004f58 <vPortExitCritical>
}
 8003322:	bf00      	nop
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b084      	sub	sp, #16
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003332:	f001 fddf 	bl	8004ef4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333a:	2b00      	cmp	r3, #0
 800333c:	d102      	bne.n	8003344 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800333e:	2301      	movs	r3, #1
 8003340:	60fb      	str	r3, [r7, #12]
 8003342:	e001      	b.n	8003348 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003348:	f001 fe06 	bl	8004f58 <vPortExitCritical>

    return xReturn;
 800334c:	68fb      	ldr	r3, [r7, #12]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b084      	sub	sp, #16
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800335e:	f001 fdc9 	bl	8004ef4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800336a:	429a      	cmp	r2, r3
 800336c:	d102      	bne.n	8003374 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800336e:	2301      	movs	r3, #1
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	e001      	b.n	8003378 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003374:	2300      	movs	r3, #0
 8003376:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003378:	f001 fdee 	bl	8004f58 <vPortExitCritical>

    return xReturn;
 800337c:	68fb      	ldr	r3, [r7, #12]
}
 800337e:	4618      	mov	r0, r3
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8003392:	2300      	movs	r3, #0
 8003394:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10b      	bne.n	80033b4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 800339c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a0:	f383 8811 	msr	BASEPRI, r3
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	f3bf 8f4f 	dsb	sy
 80033ac:	60fb      	str	r3, [r7, #12]
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	e7fd      	b.n	80033b0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d024      	beq.n	8003404 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
 80033be:	e01e      	b.n	80033fe <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80033c0:	4a18      	ldr	r2, [pc, #96]	@ (8003424 <vQueueAddToRegistry+0x9c>)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	00db      	lsls	r3, r3, #3
 80033c6:	4413      	add	r3, r2
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d105      	bne.n	80033dc <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4a13      	ldr	r2, [pc, #76]	@ (8003424 <vQueueAddToRegistry+0x9c>)
 80033d6:	4413      	add	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
                    break;
 80033da:	e013      	b.n	8003404 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10a      	bne.n	80033f8 <vQueueAddToRegistry+0x70>
 80033e2:	4a10      	ldr	r2, [pc, #64]	@ (8003424 <vQueueAddToRegistry+0x9c>)
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d104      	bne.n	80033f8 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	4a0c      	ldr	r2, [pc, #48]	@ (8003424 <vQueueAddToRegistry+0x9c>)
 80033f4:	4413      	add	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	3301      	adds	r3, #1
 80033fc:	617b      	str	r3, [r7, #20]
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	2b07      	cmp	r3, #7
 8003402:	d9dd      	bls.n	80033c0 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d005      	beq.n	8003416 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8003416:	20b6      	movs	r0, #182	@ 0xb6
 8003418:	f003 f9c2 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800341c:	bf00      	nop
 800341e:	3718      	adds	r7, #24
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	20000134 	.word	0x20000134

08003428 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003438:	f001 fd5c 	bl	8004ef4 <vPortEnterCritical>
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003442:	b25b      	sxtb	r3, r3
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003448:	d103      	bne.n	8003452 <vQueueWaitForMessageRestricted+0x2a>
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003458:	b25b      	sxtb	r3, r3
 800345a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345e:	d103      	bne.n	8003468 <vQueueWaitForMessageRestricted+0x40>
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003468:	f001 fd76 	bl	8004f58 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	2b00      	cmp	r3, #0
 8003472:	d106      	bne.n	8003482 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	3324      	adds	r3, #36	@ 0x24
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	68b9      	ldr	r1, [r7, #8]
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fd57 	bl	8003f30 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003482:	6978      	ldr	r0, [r7, #20]
 8003484:	f7ff feff 	bl	8003286 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 8003488:	20b9      	movs	r0, #185	@ 0xb9
 800348a:	f003 f989 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800348e:	bf00      	nop
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8003496:	b580      	push	{r7, lr}
 8003498:	b08a      	sub	sp, #40	@ 0x28
 800349a:	af04      	add	r7, sp, #16
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f001 fe51 	bl	8005150 <pvPortMalloc>
 80034ae:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d013      	beq.n	80034de <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80034b6:	2058      	movs	r0, #88	@ 0x58
 80034b8:	f001 fe4a 	bl	8005150 <pvPortMalloc>
 80034bc:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d008      	beq.n	80034d6 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80034c4:	2258      	movs	r2, #88	@ 0x58
 80034c6:	2100      	movs	r1, #0
 80034c8:	6978      	ldr	r0, [r7, #20]
 80034ca:	f003 fdd7 	bl	800707c <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80034d4:	e005      	b.n	80034e2 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80034d6:	6938      	ldr	r0, [r7, #16]
 80034d8:	f001 ff6c 	bl	80053b4 <vPortFree>
 80034dc:	e001      	b.n	80034e2 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00d      	beq.n	8003504 <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80034e8:	2300      	movs	r3, #0
 80034ea:	9303      	str	r3, [sp, #12]
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	9302      	str	r3, [sp, #8]
 80034f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f2:	9301      	str	r3, [sp, #4]
 80034f4:	6a3b      	ldr	r3, [r7, #32]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	68b9      	ldr	r1, [r7, #8]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 f82d 	bl	800355e <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8003504:	697b      	ldr	r3, [r7, #20]
    }
 8003506:	4618      	mov	r0, r3
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800350e:	b580      	push	{r7, lr}
 8003510:	b088      	sub	sp, #32
 8003512:	af02      	add	r7, sp, #8
 8003514:	60f8      	str	r0, [r7, #12]
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800351c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351e:	9301      	str	r3, [sp, #4]
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f7ff ffb3 	bl	8003496 <prvCreateTask>
 8003530:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d005      	beq.n	8003544 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8003538:	6938      	ldr	r0, [r7, #16]
 800353a:	f000 f8a1 	bl	8003680 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800353e:	2301      	movs	r3, #1
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	e002      	b.n	800354a <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003544:	f04f 33ff 	mov.w	r3, #4294967295
 8003548:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	4619      	mov	r1, r3
 800354e:	20c2      	movs	r0, #194	@ 0xc2
 8003550:	f003 f962 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8003554:	697b      	ldr	r3, [r7, #20]
    }
 8003556:	4618      	mov	r0, r3
 8003558:	3718      	adds	r7, #24
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b088      	sub	sp, #32
 8003562:	af00      	add	r7, sp, #0
 8003564:	60f8      	str	r0, [r7, #12]
 8003566:	60b9      	str	r1, [r7, #8]
 8003568:	607a      	str	r2, [r7, #4]
 800356a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800356c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	461a      	mov	r2, r3
 8003576:	21a5      	movs	r1, #165	@ 0xa5
 8003578:	f003 fd80 	bl	800707c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800357c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003586:	3b01      	subs	r3, #1
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4413      	add	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	f023 0307 	bic.w	r3, r3, #7
 8003594:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00b      	beq.n	80035b8 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80035a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a4:	f383 8811 	msr	BASEPRI, r3
 80035a8:	f3bf 8f6f 	isb	sy
 80035ac:	f3bf 8f4f 	dsb	sy
 80035b0:	617b      	str	r3, [r7, #20]
}
 80035b2:	bf00      	nop
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d01e      	beq.n	80035fc <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035be:	2300      	movs	r3, #0
 80035c0:	61fb      	str	r3, [r7, #28]
 80035c2:	e012      	b.n	80035ea <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80035c4:	68ba      	ldr	r2, [r7, #8]
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	4413      	add	r3, r2
 80035ca:	7819      	ldrb	r1, [r3, #0]
 80035cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	4413      	add	r3, r2
 80035d2:	3334      	adds	r3, #52	@ 0x34
 80035d4:	460a      	mov	r2, r1
 80035d6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	4413      	add	r3, r2
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d006      	beq.n	80035f2 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	3301      	adds	r3, #1
 80035e8:	61fb      	str	r3, [r7, #28]
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	2b09      	cmp	r3, #9
 80035ee:	d9e9      	bls.n	80035c4 <prvInitialiseNewTask+0x66>
 80035f0:	e000      	b.n	80035f4 <prvInitialiseNewTask+0x96>
            {
                break;
 80035f2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80035f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80035fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d90b      	bls.n	800361a <prvInitialiseNewTask+0xbc>
    __asm volatile
 8003602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003606:	f383 8811 	msr	BASEPRI, r3
 800360a:	f3bf 8f6f 	isb	sy
 800360e:	f3bf 8f4f 	dsb	sy
 8003612:	613b      	str	r3, [r7, #16]
}
 8003614:	bf00      	nop
 8003616:	bf00      	nop
 8003618:	e7fd      	b.n	8003616 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800361a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800361c:	2b04      	cmp	r3, #4
 800361e:	d901      	bls.n	8003624 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003620:	2304      	movs	r3, #4
 8003622:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003628:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800362a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800362c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800362e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003632:	3304      	adds	r3, #4
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff f9eb 	bl	8002a10 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800363a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363c:	3318      	adds	r3, #24
 800363e:	4618      	mov	r0, r3
 8003640:	f7ff f9e6 	bl	8002a10 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003648:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800364a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800364c:	f1c3 0205 	rsb	r2, r3, #5
 8003650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003652:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003656:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	68f9      	ldr	r1, [r7, #12]
 800365e:	69b8      	ldr	r0, [r7, #24]
 8003660:	f001 faca 	bl	8004bf8 <pxPortInitialiseStack>
 8003664:	4602      	mov	r2, r0
 8003666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003668:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800366a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800366c:	2b00      	cmp	r3, #0
 800366e:	d002      	beq.n	8003676 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003674:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003676:	bf00      	nop
 8003678:	3720      	adds	r7, #32
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
	...

08003680 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8003680:	b5b0      	push	{r4, r5, r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af02      	add	r7, sp, #8
 8003686:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8003688:	f001 fc34 	bl	8004ef4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800368c:	4b50      	ldr	r3, [pc, #320]	@ (80037d0 <prvAddNewTaskToReadyList+0x150>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	3301      	adds	r3, #1
 8003692:	4a4f      	ldr	r2, [pc, #316]	@ (80037d0 <prvAddNewTaskToReadyList+0x150>)
 8003694:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8003696:	4b4f      	ldr	r3, [pc, #316]	@ (80037d4 <prvAddNewTaskToReadyList+0x154>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d109      	bne.n	80036b2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800369e:	4a4d      	ldr	r2, [pc, #308]	@ (80037d4 <prvAddNewTaskToReadyList+0x154>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036a4:	4b4a      	ldr	r3, [pc, #296]	@ (80037d0 <prvAddNewTaskToReadyList+0x150>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d110      	bne.n	80036ce <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80036ac:	f000 fe12 	bl	80042d4 <prvInitialiseTaskLists>
 80036b0:	e00d      	b.n	80036ce <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80036b2:	4b49      	ldr	r3, [pc, #292]	@ (80037d8 <prvAddNewTaskToReadyList+0x158>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d109      	bne.n	80036ce <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80036ba:	4b46      	ldr	r3, [pc, #280]	@ (80037d4 <prvAddNewTaskToReadyList+0x154>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d802      	bhi.n	80036ce <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 80036c8:	4a42      	ldr	r2, [pc, #264]	@ (80037d4 <prvAddNewTaskToReadyList+0x154>)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 80036ce:	4b43      	ldr	r3, [pc, #268]	@ (80037dc <prvAddNewTaskToReadyList+0x15c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	3301      	adds	r3, #1
 80036d4:	4a41      	ldr	r2, [pc, #260]	@ (80037dc <prvAddNewTaskToReadyList+0x15c>)
 80036d6:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80036d8:	4b40      	ldr	r3, [pc, #256]	@ (80037dc <prvAddNewTaskToReadyList+0x15c>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d016      	beq.n	8003714 <prvAddNewTaskToReadyList+0x94>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f003 f909 	bl	8006900 <SEGGER_SYSVIEW_OnTaskCreate>
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036fe:	461d      	mov	r5, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	461c      	mov	r4, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800370a:	1ae3      	subs	r3, r4, r3
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	462b      	mov	r3, r5
 8003710:	f003 fbfa 	bl	8006f08 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4618      	mov	r0, r3
 8003718:	f003 f976 	bl	8006a08 <SEGGER_SYSVIEW_OnTaskStartReady>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003720:	2201      	movs	r2, #1
 8003722:	409a      	lsls	r2, r3
 8003724:	4b2e      	ldr	r3, [pc, #184]	@ (80037e0 <prvAddNewTaskToReadyList+0x160>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4313      	orrs	r3, r2
 800372a:	4a2d      	ldr	r2, [pc, #180]	@ (80037e0 <prvAddNewTaskToReadyList+0x160>)
 800372c:	6013      	str	r3, [r2, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003732:	492c      	ldr	r1, [pc, #176]	@ (80037e4 <prvAddNewTaskToReadyList+0x164>)
 8003734:	4613      	mov	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	440b      	add	r3, r1
 800373e:	3304      	adds	r3, #4
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60fb      	str	r3, [r7, #12]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	609a      	str	r2, [r3, #8]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	60da      	str	r2, [r3, #12]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	3204      	adds	r2, #4
 800375a:	605a      	str	r2, [r3, #4]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	1d1a      	adds	r2, r3, #4
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	609a      	str	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003768:	4613      	mov	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4a1c      	ldr	r2, [pc, #112]	@ (80037e4 <prvAddNewTaskToReadyList+0x164>)
 8003772:	441a      	add	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	615a      	str	r2, [r3, #20]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800377c:	4919      	ldr	r1, [pc, #100]	@ (80037e4 <prvAddNewTaskToReadyList+0x164>)
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800378e:	1c59      	adds	r1, r3, #1
 8003790:	4814      	ldr	r0, [pc, #80]	@ (80037e4 <prvAddNewTaskToReadyList+0x164>)
 8003792:	4613      	mov	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	4413      	add	r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	4403      	add	r3, r0
 800379c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800379e:	f001 fbdb 	bl	8004f58 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 80037a2:	4b0d      	ldr	r3, [pc, #52]	@ (80037d8 <prvAddNewTaskToReadyList+0x158>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00e      	beq.n	80037c8 <prvAddNewTaskToReadyList+0x148>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 80037aa:	4b0a      	ldr	r3, [pc, #40]	@ (80037d4 <prvAddNewTaskToReadyList+0x154>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d207      	bcs.n	80037c8 <prvAddNewTaskToReadyList+0x148>
 80037b8:	4b0b      	ldr	r3, [pc, #44]	@ (80037e8 <prvAddNewTaskToReadyList+0x168>)
 80037ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	f3bf 8f4f 	dsb	sy
 80037c4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80037c8:	bf00      	nop
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bdb0      	pop	{r4, r5, r7, pc}
 80037d0:	2000024c 	.word	0x2000024c
 80037d4:	20000174 	.word	0x20000174
 80037d8:	20000258 	.word	0x20000258
 80037dc:	20000268 	.word	0x20000268
 80037e0:	20000254 	.word	0x20000254
 80037e4:	20000178 	.word	0x20000178
 80037e8:	e000ed04 	.word	0xe000ed04

080037ec <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b08a      	sub	sp, #40	@ 0x28
 80037f0:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80037f2:	2301      	movs	r3, #1
 80037f4:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80037f6:	2300      	movs	r3, #0
 80037f8:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	e011      	b.n	8003824 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8003800:	4a1c      	ldr	r2, [pc, #112]	@ (8003874 <prvCreateIdleTasks+0x88>)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	4413      	add	r3, r2
 8003806:	7819      	ldrb	r1, [r3, #0]
 8003808:	1d3a      	adds	r2, r7, #4
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	4413      	add	r3, r2
 800380e:	460a      	mov	r2, r1
 8003810:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8003812:	1d3a      	adds	r2, r7, #4
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	4413      	add	r3, r2
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d006      	beq.n	800382c <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	3301      	adds	r3, #1
 8003822:	617b      	str	r3, [r7, #20]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	2b09      	cmp	r3, #9
 8003828:	ddea      	ble.n	8003800 <prvCreateIdleTasks+0x14>
 800382a:	e000      	b.n	800382e <prvCreateIdleTasks+0x42>
        {
            break;
 800382c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800382e:	2300      	movs	r3, #0
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	e015      	b.n	8003860 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8003834:	4b10      	ldr	r3, [pc, #64]	@ (8003878 <prvCreateIdleTasks+0x8c>)
 8003836:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4a0f      	ldr	r2, [pc, #60]	@ (800387c <prvCreateIdleTasks+0x90>)
 800383e:	4413      	add	r3, r2
 8003840:	1d39      	adds	r1, r7, #4
 8003842:	9301      	str	r3, [sp, #4]
 8003844:	2300      	movs	r3, #0
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	2300      	movs	r3, #0
 800384a:	2282      	movs	r2, #130	@ 0x82
 800384c:	6938      	ldr	r0, [r7, #16]
 800384e:	f7ff fe5e 	bl	800350e <xTaskCreate>
 8003852:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d006      	beq.n	8003868 <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	3301      	adds	r3, #1
 800385e:	61bb      	str	r3, [r7, #24]
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b00      	cmp	r3, #0
 8003864:	dde6      	ble.n	8003834 <prvCreateIdleTasks+0x48>
 8003866:	e000      	b.n	800386a <prvCreateIdleTasks+0x7e>
        {
            break;
 8003868:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800386a:	69fb      	ldr	r3, [r7, #28]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3720      	adds	r7, #32
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	08007a4c 	.word	0x08007a4c
 8003878:	080042a5 	.word	0x080042a5
 800387c:	20000270 	.word	0x20000270

08003880 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8003886:	f7ff ffb1 	bl	80037ec <prvCreateIdleTasks>
 800388a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d102      	bne.n	8003898 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8003892:	f000 ff19 	bl	80046c8 <xTimerCreateTimerTask>
 8003896:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d124      	bne.n	80038e8 <vTaskStartScheduler+0x68>
    __asm volatile
 800389e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a2:	f383 8811 	msr	BASEPRI, r3
 80038a6:	f3bf 8f6f 	isb	sy
 80038aa:	f3bf 8f4f 	dsb	sy
 80038ae:	60bb      	str	r3, [r7, #8]
}
 80038b0:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80038b2:	4b1a      	ldr	r3, [pc, #104]	@ (800391c <vTaskStartScheduler+0x9c>)
 80038b4:	f04f 32ff 	mov.w	r2, #4294967295
 80038b8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80038ba:	4b19      	ldr	r3, [pc, #100]	@ (8003920 <vTaskStartScheduler+0xa0>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80038c0:	4b18      	ldr	r3, [pc, #96]	@ (8003924 <vTaskStartScheduler+0xa4>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80038c6:	4b18      	ldr	r3, [pc, #96]	@ (8003928 <vTaskStartScheduler+0xa8>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	4b18      	ldr	r3, [pc, #96]	@ (800392c <vTaskStartScheduler+0xac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d102      	bne.n	80038d8 <vTaskStartScheduler+0x58>
 80038d2:	f002 fff9 	bl	80068c8 <SEGGER_SYSVIEW_OnIdle>
 80038d6:	e004      	b.n	80038e2 <vTaskStartScheduler+0x62>
 80038d8:	4b14      	ldr	r3, [pc, #80]	@ (800392c <vTaskStartScheduler+0xac>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f003 f851 	bl	8006984 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 80038e2:	f001 fa17 	bl	8004d14 <xPortStartScheduler>
 80038e6:	e00f      	b.n	8003908 <vTaskStartScheduler+0x88>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ee:	d10b      	bne.n	8003908 <vTaskStartScheduler+0x88>
    __asm volatile
 80038f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038f4:	f383 8811 	msr	BASEPRI, r3
 80038f8:	f3bf 8f6f 	isb	sy
 80038fc:	f3bf 8f4f 	dsb	sy
 8003900:	607b      	str	r3, [r7, #4]
}
 8003902:	bf00      	nop
 8003904:	bf00      	nop
 8003906:	e7fd      	b.n	8003904 <vTaskStartScheduler+0x84>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003908:	4b09      	ldr	r3, [pc, #36]	@ (8003930 <vTaskStartScheduler+0xb0>)
 800390a:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800390c:	20cd      	movs	r0, #205	@ 0xcd
 800390e:	f002 ff47 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003912:	bf00      	nop
 8003914:	3710      	adds	r7, #16
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	2000026c 	.word	0x2000026c
 8003920:	20000258 	.word	0x20000258
 8003924:	20000250 	.word	0x20000250
 8003928:	20000270 	.word	0x20000270
 800392c:	20000174 	.word	0x20000174
 8003930:	2000000c 	.word	0x2000000c

08003934 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8003938:	4b04      	ldr	r3, [pc, #16]	@ (800394c <vTaskSuspendAll+0x18>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	3301      	adds	r3, #1
 800393e:	4a03      	ldr	r2, [pc, #12]	@ (800394c <vTaskSuspendAll+0x18>)
 8003940:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 8003942:	20cf      	movs	r0, #207	@ 0xcf
 8003944:	f002 ff2c 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003948:	bf00      	nop
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20000274 	.word	0x20000274

08003950 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b088      	sub	sp, #32
 8003954:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003956:	2300      	movs	r3, #0
 8003958:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800395a:	2300      	movs	r3, #0
 800395c:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800395e:	f001 fac9 	bl	8004ef4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8003966:	4b7a      	ldr	r3, [pc, #488]	@ (8003b50 <xTaskResumeAll+0x200>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10b      	bne.n	8003986 <xTaskResumeAll+0x36>
    __asm volatile
 800396e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003972:	f383 8811 	msr	BASEPRI, r3
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	603b      	str	r3, [r7, #0]
}
 8003980:	bf00      	nop
 8003982:	bf00      	nop
 8003984:	e7fd      	b.n	8003982 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8003986:	4b72      	ldr	r3, [pc, #456]	@ (8003b50 <xTaskResumeAll+0x200>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	3b01      	subs	r3, #1
 800398c:	4a70      	ldr	r2, [pc, #448]	@ (8003b50 <xTaskResumeAll+0x200>)
 800398e:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003990:	4b6f      	ldr	r3, [pc, #444]	@ (8003b50 <xTaskResumeAll+0x200>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	f040 80ce 	bne.w	8003b36 <xTaskResumeAll+0x1e6>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800399a:	4b6e      	ldr	r3, [pc, #440]	@ (8003b54 <xTaskResumeAll+0x204>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 80c9 	beq.w	8003b36 <xTaskResumeAll+0x1e6>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80039a4:	e092      	b.n	8003acc <xTaskResumeAll+0x17c>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80039a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003b58 <xTaskResumeAll+0x208>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	69fa      	ldr	r2, [r7, #28]
 80039ba:	6a12      	ldr	r2, [r2, #32]
 80039bc:	609a      	str	r2, [r3, #8]
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	69fa      	ldr	r2, [r7, #28]
 80039c4:	69d2      	ldr	r2, [r2, #28]
 80039c6:	605a      	str	r2, [r3, #4]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	3318      	adds	r3, #24
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d103      	bne.n	80039dc <xTaskResumeAll+0x8c>
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	6a1a      	ldr	r2, [r3, #32]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	605a      	str	r2, [r3, #4]
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2200      	movs	r2, #0
 80039e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	1e5a      	subs	r2, r3, #1
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	60bb      	str	r3, [r7, #8]
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	69fa      	ldr	r2, [r7, #28]
 80039f8:	68d2      	ldr	r2, [r2, #12]
 80039fa:	609a      	str	r2, [r3, #8]
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	69fa      	ldr	r2, [r7, #28]
 8003a02:	6892      	ldr	r2, [r2, #8]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3304      	adds	r3, #4
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d103      	bne.n	8003a1a <xTaskResumeAll+0xca>
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	605a      	str	r2, [r3, #4]
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	615a      	str	r2, [r3, #20]
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	1e5a      	subs	r2, r3, #1
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f002 ffeb 	bl	8006a08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a36:	2201      	movs	r2, #1
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	4b48      	ldr	r3, [pc, #288]	@ (8003b5c <xTaskResumeAll+0x20c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	4a46      	ldr	r2, [pc, #280]	@ (8003b5c <xTaskResumeAll+0x20c>)
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a48:	4945      	ldr	r1, [pc, #276]	@ (8003b60 <xTaskResumeAll+0x210>)
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	4413      	add	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	3304      	adds	r3, #4
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	609a      	str	r2, [r3, #8]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	60da      	str	r2, [r3, #12]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	69fa      	ldr	r2, [r7, #28]
 8003a6e:	3204      	adds	r2, #4
 8003a70:	605a      	str	r2, [r3, #4]
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	1d1a      	adds	r2, r3, #4
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	609a      	str	r2, [r3, #8]
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	4a36      	ldr	r2, [pc, #216]	@ (8003b60 <xTaskResumeAll+0x210>)
 8003a88:	441a      	add	r2, r3
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	615a      	str	r2, [r3, #20]
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a92:	4933      	ldr	r1, [pc, #204]	@ (8003b60 <xTaskResumeAll+0x210>)
 8003a94:	4613      	mov	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4413      	add	r3, r2
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	440b      	add	r3, r1
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	69fa      	ldr	r2, [r7, #28]
 8003aa2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003aa4:	1c59      	adds	r1, r3, #1
 8003aa6:	482e      	ldr	r0, [pc, #184]	@ (8003b60 <xTaskResumeAll+0x210>)
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4403      	add	r3, r0
 8003ab2:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ab8:	4b2a      	ldr	r3, [pc, #168]	@ (8003b64 <xTaskResumeAll+0x214>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d904      	bls.n	8003acc <xTaskResumeAll+0x17c>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8003ac2:	4a29      	ldr	r2, [pc, #164]	@ (8003b68 <xTaskResumeAll+0x218>)
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003acc:	4b22      	ldr	r3, [pc, #136]	@ (8003b58 <xTaskResumeAll+0x208>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f47f af68 	bne.w	80039a6 <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <xTaskResumeAll+0x190>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8003adc:	f000 fc78 	bl	80043d0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ae0:	4b22      	ldr	r3, [pc, #136]	@ (8003b6c <xTaskResumeAll+0x21c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d012      	beq.n	8003b12 <xTaskResumeAll+0x1c2>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8003aec:	f000 f86a 	bl	8003bc4 <xTaskIncrementTick>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d004      	beq.n	8003b00 <xTaskResumeAll+0x1b0>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8003af6:	4a1c      	ldr	r2, [pc, #112]	@ (8003b68 <xTaskResumeAll+0x218>)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	2101      	movs	r1, #1
 8003afc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1ef      	bne.n	8003aec <xTaskResumeAll+0x19c>

                            xPendedTicks = 0;
 8003b0c:	4b17      	ldr	r3, [pc, #92]	@ (8003b6c <xTaskResumeAll+0x21c>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8003b12:	4a15      	ldr	r2, [pc, #84]	@ (8003b68 <xTaskResumeAll+0x218>)
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00b      	beq.n	8003b36 <xTaskResumeAll+0x1e6>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8003b22:	4b10      	ldr	r3, [pc, #64]	@ (8003b64 <xTaskResumeAll+0x214>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4b12      	ldr	r3, [pc, #72]	@ (8003b70 <xTaskResumeAll+0x220>)
 8003b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	f3bf 8f4f 	dsb	sy
 8003b32:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003b36:	f001 fa0f 	bl	8004f58 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	20d0      	movs	r0, #208	@ 0xd0
 8003b40:	f002 fe6a 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 8003b44:	69bb      	ldr	r3, [r7, #24]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000274 	.word	0x20000274
 8003b54:	2000024c 	.word	0x2000024c
 8003b58:	2000020c 	.word	0x2000020c
 8003b5c:	20000254 	.word	0x20000254
 8003b60:	20000178 	.word	0x20000178
 8003b64:	20000174 	.word	0x20000174
 8003b68:	20000260 	.word	0x20000260
 8003b6c:	2000025c 	.word	0x2000025c
 8003b70:	e000ed04 	.word	0xe000ed04

08003b74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003b7a:	4b06      	ldr	r3, [pc, #24]	@ (8003b94 <xTaskGetTickCount+0x20>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	20d1      	movs	r0, #209	@ 0xd1
 8003b84:	f002 fe48 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8003b88:	687b      	ldr	r3, [r7, #4]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3708      	adds	r7, #8
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000250 	.word	0x20000250

08003b98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b9e:	f001 fa95 	bl	80050cc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003ba6:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <xTaskGetTickCountFromISR+0x28>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8003bac:	6839      	ldr	r1, [r7, #0]
 8003bae:	20d2      	movs	r0, #210	@ 0xd2
 8003bb0:	f002 fe32 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8003bb4:	683b      	ldr	r3, [r7, #0]
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20000250 	.word	0x20000250

08003bc4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b08a      	sub	sp, #40	@ 0x28
 8003bc8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003bce:	4b83      	ldr	r3, [pc, #524]	@ (8003ddc <xTaskIncrementTick+0x218>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f040 80f3 	bne.w	8003dbe <xTaskIncrementTick+0x1fa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bd8:	4b81      	ldr	r3, [pc, #516]	@ (8003de0 <xTaskIncrementTick+0x21c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003be0:	4a7f      	ldr	r2, [pc, #508]	@ (8003de0 <xTaskIncrementTick+0x21c>)
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d121      	bne.n	8003c30 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003bec:	4b7d      	ldr	r3, [pc, #500]	@ (8003de4 <xTaskIncrementTick+0x220>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00b      	beq.n	8003c0e <xTaskIncrementTick+0x4a>
    __asm volatile
 8003bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	607b      	str	r3, [r7, #4]
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	e7fd      	b.n	8003c0a <xTaskIncrementTick+0x46>
 8003c0e:	4b75      	ldr	r3, [pc, #468]	@ (8003de4 <xTaskIncrementTick+0x220>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	61fb      	str	r3, [r7, #28]
 8003c14:	4b74      	ldr	r3, [pc, #464]	@ (8003de8 <xTaskIncrementTick+0x224>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a72      	ldr	r2, [pc, #456]	@ (8003de4 <xTaskIncrementTick+0x220>)
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4a72      	ldr	r2, [pc, #456]	@ (8003de8 <xTaskIncrementTick+0x224>)
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	4b72      	ldr	r3, [pc, #456]	@ (8003dec <xTaskIncrementTick+0x228>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	3301      	adds	r3, #1
 8003c28:	4a70      	ldr	r2, [pc, #448]	@ (8003dec <xTaskIncrementTick+0x228>)
 8003c2a:	6013      	str	r3, [r2, #0]
 8003c2c:	f000 fbd0 	bl	80043d0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003c30:	4b6f      	ldr	r3, [pc, #444]	@ (8003df0 <xTaskIncrementTick+0x22c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6a3a      	ldr	r2, [r7, #32]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	f0c0 80ac 	bcc.w	8003d94 <xTaskIncrementTick+0x1d0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c3c:	4b69      	ldr	r3, [pc, #420]	@ (8003de4 <xTaskIncrementTick+0x220>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d104      	bne.n	8003c50 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8003c46:	4b6a      	ldr	r3, [pc, #424]	@ (8003df0 <xTaskIncrementTick+0x22c>)
 8003c48:	f04f 32ff 	mov.w	r2, #4294967295
 8003c4c:	601a      	str	r2, [r3, #0]
                    break;
 8003c4e:	e0a1      	b.n	8003d94 <xTaskIncrementTick+0x1d0>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003c50:	4b64      	ldr	r3, [pc, #400]	@ (8003de4 <xTaskIncrementTick+0x220>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003c60:	6a3a      	ldr	r2, [r7, #32]
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d203      	bcs.n	8003c70 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003c68:	4a61      	ldr	r2, [pc, #388]	@ (8003df0 <xTaskIncrementTick+0x22c>)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	6013      	str	r3, [r2, #0]
                        break;
 8003c6e:	e091      	b.n	8003d94 <xTaskIncrementTick+0x1d0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	613b      	str	r3, [r7, #16]
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	68d2      	ldr	r2, [r2, #12]
 8003c7e:	609a      	str	r2, [r3, #8]
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	6892      	ldr	r2, [r2, #8]
 8003c88:	605a      	str	r2, [r3, #4]
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	3304      	adds	r3, #4
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d103      	bne.n	8003c9e <xTaskIncrementTick+0xda>
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	68da      	ldr	r2, [r3, #12]
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	605a      	str	r2, [r3, #4]
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	615a      	str	r2, [r3, #20]
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	1e5a      	subs	r2, r3, #1
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d01e      	beq.n	8003cf4 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	6a12      	ldr	r2, [r2, #32]
 8003cc4:	609a      	str	r2, [r3, #8]
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	69d2      	ldr	r2, [r2, #28]
 8003cce:	605a      	str	r2, [r3, #4]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	3318      	adds	r3, #24
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d103      	bne.n	8003ce4 <xTaskIncrementTick+0x120>
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	6a1a      	ldr	r2, [r3, #32]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	605a      	str	r2, [r3, #4]
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	1e5a      	subs	r2, r3, #1
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f002 fe86 	bl	8006a08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	2201      	movs	r2, #1
 8003d02:	409a      	lsls	r2, r3
 8003d04:	4b3b      	ldr	r3, [pc, #236]	@ (8003df4 <xTaskIncrementTick+0x230>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	4a3a      	ldr	r2, [pc, #232]	@ (8003df4 <xTaskIncrementTick+0x230>)
 8003d0c:	6013      	str	r3, [r2, #0]
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d12:	4939      	ldr	r1, [pc, #228]	@ (8003df8 <xTaskIncrementTick+0x234>)
 8003d14:	4613      	mov	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4413      	add	r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	3304      	adds	r3, #4
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	60bb      	str	r3, [r7, #8]
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	609a      	str	r2, [r3, #8]
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	60da      	str	r2, [r3, #12]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	3204      	adds	r2, #4
 8003d3a:	605a      	str	r2, [r3, #4]
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	1d1a      	adds	r2, r3, #4
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	609a      	str	r2, [r3, #8]
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4a29      	ldr	r2, [pc, #164]	@ (8003df8 <xTaskIncrementTick+0x234>)
 8003d52:	441a      	add	r2, r3
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	615a      	str	r2, [r3, #20]
 8003d58:	69bb      	ldr	r3, [r7, #24]
 8003d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d5c:	4926      	ldr	r1, [pc, #152]	@ (8003df8 <xTaskIncrementTick+0x234>)
 8003d5e:	4613      	mov	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	4413      	add	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	440b      	add	r3, r1
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d6e:	1c59      	adds	r1, r3, #1
 8003d70:	4821      	ldr	r0, [pc, #132]	@ (8003df8 <xTaskIncrementTick+0x234>)
 8003d72:	4613      	mov	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	4403      	add	r3, r0
 8003d7c:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d82:	4b1e      	ldr	r3, [pc, #120]	@ (8003dfc <xTaskIncrementTick+0x238>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	f67f af57 	bls.w	8003c3c <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d92:	e753      	b.n	8003c3c <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8003d94:	4b19      	ldr	r3, [pc, #100]	@ (8003dfc <xTaskIncrementTick+0x238>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d9a:	4917      	ldr	r1, [pc, #92]	@ (8003df8 <xTaskIncrementTick+0x234>)
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	4413      	add	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d901      	bls.n	8003db0 <xTaskIncrementTick+0x1ec>
                {
                    xSwitchRequired = pdTRUE;
 8003dac:	2301      	movs	r3, #1
 8003dae:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8003db0:	4b13      	ldr	r3, [pc, #76]	@ (8003e00 <xTaskIncrementTick+0x23c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d007      	beq.n	8003dc8 <xTaskIncrementTick+0x204>
                {
                    xSwitchRequired = pdTRUE;
 8003db8:	2301      	movs	r3, #1
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dbc:	e004      	b.n	8003dc8 <xTaskIncrementTick+0x204>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8003dbe:	4b11      	ldr	r3, [pc, #68]	@ (8003e04 <xTaskIncrementTick+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8003e04 <xTaskIncrementTick+0x240>)
 8003dc6:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dca:	4619      	mov	r1, r3
 8003dcc:	20db      	movs	r0, #219	@ 0xdb
 8003dce:	f002 fd23 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3728      	adds	r7, #40	@ 0x28
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000274 	.word	0x20000274
 8003de0:	20000250 	.word	0x20000250
 8003de4:	20000204 	.word	0x20000204
 8003de8:	20000208 	.word	0x20000208
 8003dec:	20000264 	.word	0x20000264
 8003df0:	2000026c 	.word	0x2000026c
 8003df4:	20000254 	.word	0x20000254
 8003df8:	20000178 	.word	0x20000178
 8003dfc:	20000174 	.word	0x20000174
 8003e00:	20000260 	.word	0x20000260
 8003e04:	2000025c 	.word	0x2000025c

08003e08 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8003e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ec8 <vTaskSwitchContext+0xc0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8003e16:	4b2d      	ldr	r3, [pc, #180]	@ (8003ecc <vTaskSwitchContext+0xc4>)
 8003e18:	2201      	movs	r2, #1
 8003e1a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8003e1c:	e04f      	b.n	8003ebe <vTaskSwitchContext+0xb6>
            xYieldPendings[ 0 ] = pdFALSE;
 8003e1e:	4b2b      	ldr	r3, [pc, #172]	@ (8003ecc <vTaskSwitchContext+0xc4>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8003e24:	4b2a      	ldr	r3, [pc, #168]	@ (8003ed0 <vTaskSwitchContext+0xc8>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	fab3 f383 	clz	r3, r3
 8003e30:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8003e32:	7afb      	ldrb	r3, [r7, #11]
 8003e34:	f1c3 031f 	rsb	r3, r3, #31
 8003e38:	617b      	str	r3, [r7, #20]
 8003e3a:	4926      	ldr	r1, [pc, #152]	@ (8003ed4 <vTaskSwitchContext+0xcc>)
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4413      	add	r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	440b      	add	r3, r1
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d10b      	bne.n	8003e66 <vTaskSwitchContext+0x5e>
    __asm volatile
 8003e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e52:	f383 8811 	msr	BASEPRI, r3
 8003e56:	f3bf 8f6f 	isb	sy
 8003e5a:	f3bf 8f4f 	dsb	sy
 8003e5e:	607b      	str	r3, [r7, #4]
}
 8003e60:	bf00      	nop
 8003e62:	bf00      	nop
 8003e64:	e7fd      	b.n	8003e62 <vTaskSwitchContext+0x5a>
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	4a18      	ldr	r2, [pc, #96]	@ (8003ed4 <vTaskSwitchContext+0xcc>)
 8003e72:	4413      	add	r3, r2
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	605a      	str	r2, [r3, #4]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	3308      	adds	r3, #8
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d103      	bne.n	8003e94 <vTaskSwitchContext+0x8c>
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	68da      	ldr	r2, [r3, #12]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	605a      	str	r2, [r3, #4]
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	4a0f      	ldr	r2, [pc, #60]	@ (8003ed8 <vTaskSwitchContext+0xd0>)
 8003e9c:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8003e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003edc <vTaskSwitchContext+0xd4>)
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed8 <vTaskSwitchContext+0xd0>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d102      	bne.n	8003eb0 <vTaskSwitchContext+0xa8>
 8003eaa:	f002 fd0d 	bl	80068c8 <SEGGER_SYSVIEW_OnIdle>
 8003eae:	e004      	b.n	8003eba <vTaskSwitchContext+0xb2>
 8003eb0:	4b09      	ldr	r3, [pc, #36]	@ (8003ed8 <vTaskSwitchContext+0xd0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f002 fd65 	bl	8006984 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 8003eba:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <vTaskSwitchContext+0xd0>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
    }
 8003ebe:	bf00      	nop
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000274 	.word	0x20000274
 8003ecc:	20000260 	.word	0x20000260
 8003ed0:	20000254 	.word	0x20000254
 8003ed4:	20000178 	.word	0x20000178
 8003ed8:	20000174 	.word	0x20000174
 8003edc:	20000270 	.word	0x20000270

08003ee0 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10b      	bne.n	8003f08 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8003ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	60fb      	str	r3, [r7, #12]
}
 8003f02:	bf00      	nop
 8003f04:	bf00      	nop
 8003f06:	e7fd      	b.n	8003f04 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f08:	4b08      	ldr	r3, [pc, #32]	@ (8003f2c <vTaskPlaceOnEventList+0x4c>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	3318      	adds	r3, #24
 8003f0e:	4619      	mov	r1, r3
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f7fe fd8c 	bl	8002a2e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f16:	2101      	movs	r1, #1
 8003f18:	6838      	ldr	r0, [r7, #0]
 8003f1a:	f000 fb47 	bl	80045ac <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 8003f1e:	20e1      	movs	r0, #225	@ 0xe1
 8003f20:	f002 fc3e 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 8003f24:	bf00      	nop
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	20000174 	.word	0x20000174

08003f30 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10b      	bne.n	8003f5a <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8003f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f46:	f383 8811 	msr	BASEPRI, r3
 8003f4a:	f3bf 8f6f 	isb	sy
 8003f4e:	f3bf 8f4f 	dsb	sy
 8003f52:	613b      	str	r3, [r7, #16]
}
 8003f54:	bf00      	nop
 8003f56:	bf00      	nop
 8003f58:	e7fd      	b.n	8003f56 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	617b      	str	r3, [r7, #20]
 8003f60:	4b17      	ldr	r3, [pc, #92]	@ (8003fc0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	61da      	str	r2, [r3, #28]
 8003f68:	4b15      	ldr	r3, [pc, #84]	@ (8003fc0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	6892      	ldr	r2, [r2, #8]
 8003f70:	621a      	str	r2, [r3, #32]
 8003f72:	4b13      	ldr	r3, [pc, #76]	@ (8003fc0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	3218      	adds	r2, #24
 8003f7c:	605a      	str	r2, [r3, #4]
 8003f7e:	4b10      	ldr	r3, [pc, #64]	@ (8003fc0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f103 0218 	add.w	r2, r3, #24
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	609a      	str	r2, [r3, #8]
 8003f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fc0 <vTaskPlaceOnEventListRestricted+0x90>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d002      	beq.n	8003fa8 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8003fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa6:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	68b8      	ldr	r0, [r7, #8]
 8003fac:	f000 fafe 	bl	80045ac <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8003fb0:	20e3      	movs	r0, #227	@ 0xe3
 8003fb2:	f002 fbf5 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8003fb6:	bf00      	nop
 8003fb8:	3718      	adds	r7, #24
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000174 	.word	0x20000174

08003fc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b08a      	sub	sp, #40	@ 0x28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10b      	bne.n	8003ff2 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8003fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	60fb      	str	r3, [r7, #12]
}
 8003fec:	bf00      	nop
 8003fee:	bf00      	nop
 8003ff0:	e7fd      	b.n	8003fee <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff6:	61fb      	str	r3, [r7, #28]
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	6a3a      	ldr	r2, [r7, #32]
 8003ffe:	6a12      	ldr	r2, [r2, #32]
 8004000:	609a      	str	r2, [r3, #8]
 8004002:	6a3b      	ldr	r3, [r7, #32]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	6a3a      	ldr	r2, [r7, #32]
 8004008:	69d2      	ldr	r2, [r2, #28]
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	3318      	adds	r3, #24
 8004014:	429a      	cmp	r2, r3
 8004016:	d103      	bne.n	8004020 <xTaskRemoveFromEventList+0x5c>
 8004018:	6a3b      	ldr	r3, [r7, #32]
 800401a:	6a1a      	ldr	r2, [r3, #32]
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	605a      	str	r2, [r3, #4]
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	2200      	movs	r2, #0
 8004024:	629a      	str	r2, [r3, #40]	@ 0x28
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	1e5a      	subs	r2, r3, #1
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8004030:	4b4e      	ldr	r3, [pc, #312]	@ (800416c <xTaskRemoveFromEventList+0x1a8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d164      	bne.n	8004102 <xTaskRemoveFromEventList+0x13e>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004038:	6a3b      	ldr	r3, [r7, #32]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	617b      	str	r3, [r7, #20]
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	6a3a      	ldr	r2, [r7, #32]
 8004044:	68d2      	ldr	r2, [r2, #12]
 8004046:	609a      	str	r2, [r3, #8]
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	6a3a      	ldr	r2, [r7, #32]
 800404e:	6892      	ldr	r2, [r2, #8]
 8004050:	605a      	str	r2, [r3, #4]
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	6a3b      	ldr	r3, [r7, #32]
 8004058:	3304      	adds	r3, #4
 800405a:	429a      	cmp	r2, r3
 800405c:	d103      	bne.n	8004066 <xTaskRemoveFromEventList+0xa2>
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	605a      	str	r2, [r3, #4]
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	2200      	movs	r2, #0
 800406a:	615a      	str	r2, [r3, #20]
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	1e5a      	subs	r2, r3, #1
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004076:	6a3b      	ldr	r3, [r7, #32]
 8004078:	4618      	mov	r0, r3
 800407a:	f002 fcc5 	bl	8006a08 <SEGGER_SYSVIEW_OnTaskStartReady>
 800407e:	6a3b      	ldr	r3, [r7, #32]
 8004080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004082:	2201      	movs	r2, #1
 8004084:	409a      	lsls	r2, r3
 8004086:	4b3a      	ldr	r3, [pc, #232]	@ (8004170 <xTaskRemoveFromEventList+0x1ac>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4313      	orrs	r3, r2
 800408c:	4a38      	ldr	r2, [pc, #224]	@ (8004170 <xTaskRemoveFromEventList+0x1ac>)
 800408e:	6013      	str	r3, [r2, #0]
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004094:	4937      	ldr	r1, [pc, #220]	@ (8004174 <xTaskRemoveFromEventList+0x1b0>)
 8004096:	4613      	mov	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	3304      	adds	r3, #4
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	609a      	str	r2, [r3, #8]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	60da      	str	r2, [r3, #12]
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	6a3a      	ldr	r2, [r7, #32]
 80040ba:	3204      	adds	r2, #4
 80040bc:	605a      	str	r2, [r3, #4]
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	1d1a      	adds	r2, r3, #4
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	609a      	str	r2, [r3, #8]
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ca:	4613      	mov	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	4413      	add	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4a28      	ldr	r2, [pc, #160]	@ (8004174 <xTaskRemoveFromEventList+0x1b0>)
 80040d4:	441a      	add	r2, r3
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	615a      	str	r2, [r3, #20]
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040de:	4925      	ldr	r1, [pc, #148]	@ (8004174 <xTaskRemoveFromEventList+0x1b0>)
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	440b      	add	r3, r1
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6a3a      	ldr	r2, [r7, #32]
 80040ee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80040f0:	1c59      	adds	r1, r3, #1
 80040f2:	4820      	ldr	r0, [pc, #128]	@ (8004174 <xTaskRemoveFromEventList+0x1b0>)
 80040f4:	4613      	mov	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	4413      	add	r3, r2
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4403      	add	r3, r0
 80040fe:	6019      	str	r1, [r3, #0]
 8004100:	e01b      	b.n	800413a <xTaskRemoveFromEventList+0x176>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004102:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <xTaskRemoveFromEventList+0x1b4>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	61bb      	str	r3, [r7, #24]
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	61da      	str	r2, [r3, #28]
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	689a      	ldr	r2, [r3, #8]
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	621a      	str	r2, [r3, #32]
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	6a3a      	ldr	r2, [r7, #32]
 800411c:	3218      	adds	r2, #24
 800411e:	605a      	str	r2, [r3, #4]
 8004120:	6a3b      	ldr	r3, [r7, #32]
 8004122:	f103 0218 	add.w	r2, r3, #24
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	609a      	str	r2, [r3, #8]
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	4a12      	ldr	r2, [pc, #72]	@ (8004178 <xTaskRemoveFromEventList+0x1b4>)
 800412e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004130:	4b11      	ldr	r3, [pc, #68]	@ (8004178 <xTaskRemoveFromEventList+0x1b4>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3301      	adds	r3, #1
 8004136:	4a10      	ldr	r2, [pc, #64]	@ (8004178 <xTaskRemoveFromEventList+0x1b4>)
 8004138:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800413e:	4b0f      	ldr	r3, [pc, #60]	@ (800417c <xTaskRemoveFromEventList+0x1b8>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004144:	429a      	cmp	r2, r3
 8004146:	d905      	bls.n	8004154 <xTaskRemoveFromEventList+0x190>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8004148:	2301      	movs	r3, #1
 800414a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800414c:	4b0c      	ldr	r3, [pc, #48]	@ (8004180 <xTaskRemoveFromEventList+0x1bc>)
 800414e:	2201      	movs	r2, #1
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	e001      	b.n	8004158 <xTaskRemoveFromEventList+0x194>
        }
        else
        {
            xReturn = pdFALSE;
 8004154:	2300      	movs	r3, #0
 8004156:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 8004158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415a:	4619      	mov	r1, r3
 800415c:	20e4      	movs	r0, #228	@ 0xe4
 800415e:	f002 fb5b 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8004162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004164:	4618      	mov	r0, r3
 8004166:	3728      	adds	r7, #40	@ 0x28
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	20000274 	.word	0x20000274
 8004170:	20000254 	.word	0x20000254
 8004174:	20000178 	.word	0x20000178
 8004178:	2000020c 	.word	0x2000020c
 800417c:	20000174 	.word	0x20000174
 8004180:	20000260 	.word	0x20000260

08004184 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800418c:	4b07      	ldr	r3, [pc, #28]	@ (80041ac <vTaskInternalSetTimeOutState+0x28>)
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <vTaskInternalSetTimeOutState+0x2c>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 800419c:	20e7      	movs	r0, #231	@ 0xe7
 800419e:	f002 faff 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 80041a2:	bf00      	nop
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20000264 	.word	0x20000264
 80041b0:	20000250 	.word	0x20000250

080041b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b088      	sub	sp, #32
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10b      	bne.n	80041dc <xTaskCheckForTimeOut+0x28>
    __asm volatile
 80041c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c8:	f383 8811 	msr	BASEPRI, r3
 80041cc:	f3bf 8f6f 	isb	sy
 80041d0:	f3bf 8f4f 	dsb	sy
 80041d4:	613b      	str	r3, [r7, #16]
}
 80041d6:	bf00      	nop
 80041d8:	bf00      	nop
 80041da:	e7fd      	b.n	80041d8 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10b      	bne.n	80041fa <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80041e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e6:	f383 8811 	msr	BASEPRI, r3
 80041ea:	f3bf 8f6f 	isb	sy
 80041ee:	f3bf 8f4f 	dsb	sy
 80041f2:	60fb      	str	r3, [r7, #12]
}
 80041f4:	bf00      	nop
 80041f6:	bf00      	nop
 80041f8:	e7fd      	b.n	80041f6 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80041fa:	f000 fe7b 	bl	8004ef4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80041fe:	4b21      	ldr	r3, [pc, #132]	@ (8004284 <xTaskCheckForTimeOut+0xd0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	69ba      	ldr	r2, [r7, #24]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004216:	d102      	bne.n	800421e <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004218:	2300      	movs	r3, #0
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	e026      	b.n	800426c <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	4b19      	ldr	r3, [pc, #100]	@ (8004288 <xTaskCheckForTimeOut+0xd4>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	429a      	cmp	r2, r3
 8004228:	d00a      	beq.n	8004240 <xTaskCheckForTimeOut+0x8c>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	429a      	cmp	r2, r3
 8004232:	d305      	bcc.n	8004240 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004234:	2301      	movs	r3, #1
 8004236:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	e015      	b.n	800426c <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	429a      	cmp	r2, r3
 8004248:	d20b      	bcs.n	8004262 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	1ad2      	subs	r2, r2, r3
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7ff ff94 	bl	8004184 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800425c:	2300      	movs	r3, #0
 800425e:	61fb      	str	r3, [r7, #28]
 8004260:	e004      	b.n	800426c <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004268:	2301      	movs	r3, #1
 800426a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800426c:	f000 fe74 	bl	8004f58 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	4619      	mov	r1, r3
 8004274:	20e8      	movs	r0, #232	@ 0xe8
 8004276:	f002 facf 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800427a:	69fb      	ldr	r3, [r7, #28]
}
 800427c:	4618      	mov	r0, r3
 800427e:	3720      	adds	r7, #32
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	20000250 	.word	0x20000250
 8004288:	20000264 	.word	0x20000264

0800428c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8004290:	4b03      	ldr	r3, [pc, #12]	@ (80042a0 <vTaskMissedYield+0x14>)
 8004292:	2201      	movs	r2, #1
 8004294:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 8004296:	20e9      	movs	r0, #233	@ 0xe9
 8004298:	f002 fa82 	bl	80067a0 <SEGGER_SYSVIEW_RecordEndCall>
}
 800429c:	bf00      	nop
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	20000260 	.word	0x20000260

080042a4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80042ac:	f000 f852 	bl	8004354 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80042b0:	4b06      	ldr	r3, [pc, #24]	@ (80042cc <prvIdleTask+0x28>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d9f9      	bls.n	80042ac <prvIdleTask+0x8>
            {
                taskYIELD();
 80042b8:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <prvIdleTask+0x2c>)
 80042ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042be:	601a      	str	r2, [r3, #0]
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80042c8:	e7f0      	b.n	80042ac <prvIdleTask+0x8>
 80042ca:	bf00      	nop
 80042cc:	20000178 	.word	0x20000178
 80042d0:	e000ed04 	.word	0xe000ed04

080042d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042da:	2300      	movs	r3, #0
 80042dc:	607b      	str	r3, [r7, #4]
 80042de:	e00c      	b.n	80042fa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4a12      	ldr	r2, [pc, #72]	@ (8004334 <prvInitialiseTaskLists+0x60>)
 80042ec:	4413      	add	r3, r2
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fe fb6c 	bl	80029cc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3301      	adds	r3, #1
 80042f8:	607b      	str	r3, [r7, #4]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b04      	cmp	r3, #4
 80042fe:	d9ef      	bls.n	80042e0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004300:	480d      	ldr	r0, [pc, #52]	@ (8004338 <prvInitialiseTaskLists+0x64>)
 8004302:	f7fe fb63 	bl	80029cc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004306:	480d      	ldr	r0, [pc, #52]	@ (800433c <prvInitialiseTaskLists+0x68>)
 8004308:	f7fe fb60 	bl	80029cc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800430c:	480c      	ldr	r0, [pc, #48]	@ (8004340 <prvInitialiseTaskLists+0x6c>)
 800430e:	f7fe fb5d 	bl	80029cc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004312:	480c      	ldr	r0, [pc, #48]	@ (8004344 <prvInitialiseTaskLists+0x70>)
 8004314:	f7fe fb5a 	bl	80029cc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004318:	480b      	ldr	r0, [pc, #44]	@ (8004348 <prvInitialiseTaskLists+0x74>)
 800431a:	f7fe fb57 	bl	80029cc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800431e:	4b0b      	ldr	r3, [pc, #44]	@ (800434c <prvInitialiseTaskLists+0x78>)
 8004320:	4a05      	ldr	r2, [pc, #20]	@ (8004338 <prvInitialiseTaskLists+0x64>)
 8004322:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004324:	4b0a      	ldr	r3, [pc, #40]	@ (8004350 <prvInitialiseTaskLists+0x7c>)
 8004326:	4a05      	ldr	r2, [pc, #20]	@ (800433c <prvInitialiseTaskLists+0x68>)
 8004328:	601a      	str	r2, [r3, #0]
}
 800432a:	bf00      	nop
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000178 	.word	0x20000178
 8004338:	200001dc 	.word	0x200001dc
 800433c:	200001f0 	.word	0x200001f0
 8004340:	2000020c 	.word	0x2000020c
 8004344:	20000220 	.word	0x20000220
 8004348:	20000238 	.word	0x20000238
 800434c:	20000204 	.word	0x20000204
 8004350:	20000208 	.word	0x20000208

08004354 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800435a:	e019      	b.n	8004390 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800435c:	f000 fdca 	bl	8004ef4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <prvCheckTasksWaitingTermination+0x50>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3304      	adds	r3, #4
 800436c:	4618      	mov	r0, r3
 800436e:	f7fe fb99 	bl	8002aa4 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8004372:	4b0d      	ldr	r3, [pc, #52]	@ (80043a8 <prvCheckTasksWaitingTermination+0x54>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	3b01      	subs	r3, #1
 8004378:	4a0b      	ldr	r2, [pc, #44]	@ (80043a8 <prvCheckTasksWaitingTermination+0x54>)
 800437a:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800437c:	4b0b      	ldr	r3, [pc, #44]	@ (80043ac <prvCheckTasksWaitingTermination+0x58>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3b01      	subs	r3, #1
 8004382:	4a0a      	ldr	r2, [pc, #40]	@ (80043ac <prvCheckTasksWaitingTermination+0x58>)
 8004384:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8004386:	f000 fde7 	bl	8004f58 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f000 f810 	bl	80043b0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004390:	4b06      	ldr	r3, [pc, #24]	@ (80043ac <prvCheckTasksWaitingTermination+0x58>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e1      	bne.n	800435c <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004398:	bf00      	nop
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000220 	.word	0x20000220
 80043a8:	2000024c 	.word	0x2000024c
 80043ac:	20000234 	.word	0x20000234

080043b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 fff9 	bl	80053b4 <vPortFree>
            vPortFree( pxTCB );
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fff6 	bl	80053b4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80043c8:	bf00      	nop
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004400 <prvResetNextTaskUnblockTime+0x30>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d104      	bne.n	80043e8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80043de:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <prvResetNextTaskUnblockTime+0x34>)
 80043e0:	f04f 32ff 	mov.w	r2, #4294967295
 80043e4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80043e6:	e005      	b.n	80043f4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80043e8:	4b05      	ldr	r3, [pc, #20]	@ (8004400 <prvResetNextTaskUnblockTime+0x30>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a04      	ldr	r2, [pc, #16]	@ (8004404 <prvResetNextTaskUnblockTime+0x34>)
 80043f2:	6013      	str	r3, [r2, #0]
}
 80043f4:	bf00      	nop
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	20000204 	.word	0x20000204
 8004404:	2000026c 	.word	0x2000026c

08004408 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800440e:	4b0d      	ldr	r3, [pc, #52]	@ (8004444 <xTaskGetSchedulerState+0x3c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004416:	2301      	movs	r3, #1
 8004418:	607b      	str	r3, [r7, #4]
 800441a:	e008      	b.n	800442e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800441c:	4b0a      	ldr	r3, [pc, #40]	@ (8004448 <xTaskGetSchedulerState+0x40>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8004424:	2302      	movs	r3, #2
 8004426:	607b      	str	r3, [r7, #4]
 8004428:	e001      	b.n	800442e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800442a:	2300      	movs	r3, #0
 800442c:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4619      	mov	r1, r3
 8004432:	20f5      	movs	r0, #245	@ 0xf5
 8004434:	f002 f9f0 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004438:	687b      	ldr	r3, [r7, #4]
    }
 800443a:	4618      	mov	r0, r3
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	20000258 	.word	0x20000258
 8004448:	20000274 	.word	0x20000274

0800444c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8004458:	2300      	movs	r3, #0
 800445a:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 8094 	beq.w	800458c <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004464:	4b4e      	ldr	r3, [pc, #312]	@ (80045a0 <xTaskPriorityDisinherit+0x154>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	429a      	cmp	r2, r3
 800446c:	d00b      	beq.n	8004486 <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 800446e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004472:	f383 8811 	msr	BASEPRI, r3
 8004476:	f3bf 8f6f 	isb	sy
 800447a:	f3bf 8f4f 	dsb	sy
 800447e:	613b      	str	r3, [r7, #16]
}
 8004480:	bf00      	nop
 8004482:	bf00      	nop
 8004484:	e7fd      	b.n	8004482 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448a:	2b00      	cmp	r3, #0
 800448c:	d10b      	bne.n	80044a6 <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 800448e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004492:	f383 8811 	msr	BASEPRI, r3
 8004496:	f3bf 8f6f 	isb	sy
 800449a:	f3bf 8f4f 	dsb	sy
 800449e:	60fb      	str	r3, [r7, #12]
}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	e7fd      	b.n	80044a2 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044aa:	1e5a      	subs	r2, r3, #1
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d067      	beq.n	800458c <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80044bc:	69bb      	ldr	r3, [r7, #24]
 80044be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d163      	bne.n	800458c <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	3304      	adds	r3, #4
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7fe faeb 	bl	8002aa4 <uxListRemove>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10a      	bne.n	80044ea <xTaskPriorityDisinherit+0x9e>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d8:	2201      	movs	r2, #1
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43da      	mvns	r2, r3
 80044e0:	4b30      	ldr	r3, [pc, #192]	@ (80045a4 <xTaskPriorityDisinherit+0x158>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4013      	ands	r3, r2
 80044e6:	4a2f      	ldr	r2, [pc, #188]	@ (80045a4 <xTaskPriorityDisinherit+0x158>)
 80044e8:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f6:	f1c3 0205 	rsb	r2, r3, #5
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80044fe:	69bb      	ldr	r3, [r7, #24]
 8004500:	4618      	mov	r0, r3
 8004502:	f002 fa81 	bl	8006a08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450a:	2201      	movs	r2, #1
 800450c:	409a      	lsls	r2, r3
 800450e:	4b25      	ldr	r3, [pc, #148]	@ (80045a4 <xTaskPriorityDisinherit+0x158>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4313      	orrs	r3, r2
 8004514:	4a23      	ldr	r2, [pc, #140]	@ (80045a4 <xTaskPriorityDisinherit+0x158>)
 8004516:	6013      	str	r3, [r2, #0]
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800451c:	4922      	ldr	r1, [pc, #136]	@ (80045a8 <xTaskPriorityDisinherit+0x15c>)
 800451e:	4613      	mov	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	440b      	add	r3, r1
 8004528:	3304      	adds	r3, #4
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	60da      	str	r2, [r3, #12]
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	3204      	adds	r2, #4
 8004544:	605a      	str	r2, [r3, #4]
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	1d1a      	adds	r2, r3, #4
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	609a      	str	r2, [r3, #8]
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004552:	4613      	mov	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	4413      	add	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	4a13      	ldr	r2, [pc, #76]	@ (80045a8 <xTaskPriorityDisinherit+0x15c>)
 800455c:	441a      	add	r2, r3
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	615a      	str	r2, [r3, #20]
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004566:	4910      	ldr	r1, [pc, #64]	@ (80045a8 <xTaskPriorityDisinherit+0x15c>)
 8004568:	4613      	mov	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	440b      	add	r3, r1
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	69ba      	ldr	r2, [r7, #24]
 8004576:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004578:	1c59      	adds	r1, r3, #1
 800457a:	480b      	ldr	r0, [pc, #44]	@ (80045a8 <xTaskPriorityDisinherit+0x15c>)
 800457c:	4613      	mov	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	4413      	add	r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	4403      	add	r3, r0
 8004586:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004588:	2301      	movs	r3, #1
 800458a:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	4619      	mov	r1, r3
 8004590:	20f7      	movs	r0, #247	@ 0xf7
 8004592:	f002 f941 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004596:	69fb      	ldr	r3, [r7, #28]
    }
 8004598:	4618      	mov	r0, r3
 800459a:	3720      	adds	r7, #32
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	20000174 	.word	0x20000174
 80045a4:	20000254 	.word	0x20000254
 80045a8:	20000178 	.word	0x20000178

080045ac <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80045b6:	4b3d      	ldr	r3, [pc, #244]	@ (80046ac <prvAddCurrentTaskToDelayedList+0x100>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 80045bc:	4b3c      	ldr	r3, [pc, #240]	@ (80046b0 <prvAddCurrentTaskToDelayedList+0x104>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 80045c2:	4b3c      	ldr	r3, [pc, #240]	@ (80046b4 <prvAddCurrentTaskToDelayedList+0x108>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045c8:	4b3b      	ldr	r3, [pc, #236]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3304      	adds	r3, #4
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fe fa68 	bl	8002aa4 <uxListRemove>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10b      	bne.n	80045f2 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80045da:	4b37      	ldr	r3, [pc, #220]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e0:	2201      	movs	r2, #1
 80045e2:	fa02 f303 	lsl.w	r3, r2, r3
 80045e6:	43da      	mvns	r2, r3
 80045e8:	4b34      	ldr	r3, [pc, #208]	@ (80046bc <prvAddCurrentTaskToDelayedList+0x110>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4013      	ands	r3, r2
 80045ee:	4a33      	ldr	r2, [pc, #204]	@ (80046bc <prvAddCurrentTaskToDelayedList+0x110>)
 80045f0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f8:	d124      	bne.n	8004644 <prvAddCurrentTaskToDelayedList+0x98>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d021      	beq.n	8004644 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004600:	4b2f      	ldr	r3, [pc, #188]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	613b      	str	r3, [r7, #16]
 8004606:	4b2c      	ldr	r3, [pc, #176]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	609a      	str	r2, [r3, #8]
 800460e:	4b2a      	ldr	r3, [pc, #168]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	6892      	ldr	r2, [r2, #8]
 8004616:	60da      	str	r2, [r3, #12]
 8004618:	4b27      	ldr	r3, [pc, #156]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	3204      	adds	r2, #4
 8004622:	605a      	str	r2, [r3, #4]
 8004624:	4b24      	ldr	r3, [pc, #144]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	1d1a      	adds	r2, r3, #4
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	609a      	str	r2, [r3, #8]
 800462e:	4b22      	ldr	r3, [pc, #136]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a23      	ldr	r2, [pc, #140]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004634:	615a      	str	r2, [r3, #20]
 8004636:	4b22      	ldr	r3, [pc, #136]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0x114>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	3301      	adds	r3, #1
 800463c:	4a20      	ldr	r2, [pc, #128]	@ (80046c0 <prvAddCurrentTaskToDelayedList+0x114>)
 800463e:	6013      	str	r3, [r2, #0]
 8004640:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8004642:	e02e      	b.n	80046a2 <prvAddCurrentTaskToDelayedList+0xf6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8004644:	69fa      	ldr	r2, [r7, #28]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800464c:	4b1a      	ldr	r3, [pc, #104]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	429a      	cmp	r2, r3
 800465a:	d20d      	bcs.n	8004678 <prvAddCurrentTaskToDelayedList+0xcc>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800465c:	4b16      	ldr	r3, [pc, #88]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2104      	movs	r1, #4
 8004662:	4618      	mov	r0, r3
 8004664:	f002 fa12 	bl	8006a8c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004668:	4b13      	ldr	r3, [pc, #76]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	3304      	adds	r3, #4
 800466e:	4619      	mov	r1, r3
 8004670:	6978      	ldr	r0, [r7, #20]
 8004672:	f7fe f9dc 	bl	8002a2e <vListInsert>
}
 8004676:	e014      	b.n	80046a2 <prvAddCurrentTaskToDelayedList+0xf6>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8004678:	4b0f      	ldr	r3, [pc, #60]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2104      	movs	r1, #4
 800467e:	4618      	mov	r0, r3
 8004680:	f002 fa04 	bl	8006a8c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8004684:	4b0c      	ldr	r3, [pc, #48]	@ (80046b8 <prvAddCurrentTaskToDelayedList+0x10c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	3304      	adds	r3, #4
 800468a:	4619      	mov	r1, r3
 800468c:	69b8      	ldr	r0, [r7, #24]
 800468e:	f7fe f9ce 	bl	8002a2e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8004692:	4b0c      	ldr	r3, [pc, #48]	@ (80046c4 <prvAddCurrentTaskToDelayedList+0x118>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	429a      	cmp	r2, r3
 800469a:	d202      	bcs.n	80046a2 <prvAddCurrentTaskToDelayedList+0xf6>
                    xNextTaskUnblockTime = xTimeToWake;
 800469c:	4a09      	ldr	r2, [pc, #36]	@ (80046c4 <prvAddCurrentTaskToDelayedList+0x118>)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6013      	str	r3, [r2, #0]
}
 80046a2:	bf00      	nop
 80046a4:	3720      	adds	r7, #32
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20000250 	.word	0x20000250
 80046b0:	20000204 	.word	0x20000204
 80046b4:	20000208 	.word	0x20000208
 80046b8:	20000174 	.word	0x20000174
 80046bc:	20000254 	.word	0x20000254
 80046c0:	20000238 	.word	0x20000238
 80046c4:	2000026c 	.word	0x2000026c

080046c8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80046d2:	f000 fa5b 	bl	8004b8c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80046d6:	4b15      	ldr	r3, [pc, #84]	@ (800472c <xTimerCreateTimerTask+0x64>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00b      	beq.n	80046f6 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80046de:	4b14      	ldr	r3, [pc, #80]	@ (8004730 <xTimerCreateTimerTask+0x68>)
 80046e0:	9301      	str	r3, [sp, #4]
 80046e2:	2302      	movs	r3, #2
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	2300      	movs	r3, #0
 80046e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80046ec:	4911      	ldr	r1, [pc, #68]	@ (8004734 <xTimerCreateTimerTask+0x6c>)
 80046ee:	4812      	ldr	r0, [pc, #72]	@ (8004738 <xTimerCreateTimerTask+0x70>)
 80046f0:	f7fe ff0d 	bl	800350e <xTaskCreate>
 80046f4:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	603b      	str	r3, [r7, #0]
}
 800470e:	bf00      	nop
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4619      	mov	r1, r3
 8004718:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800471c:	f002 f87c 	bl	8006818 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004720:	687b      	ldr	r3, [r7, #4]
    }
 8004722:	4618      	mov	r0, r3
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	200002a8 	.word	0x200002a8
 8004730:	200002ac 	.word	0x200002ac
 8004734:	08007a54 	.word	0x08007a54
 8004738:	080047e1 	.word	0x080047e1

0800473c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004748:	e008      	b.n	800475c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	4413      	add	r3, r2
 8004752:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	699a      	ldr	r2, [r3, #24]
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	18d1      	adds	r1, r2, r3
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	f000 f8df 	bl	800492c <prvInsertTimerInActiveList>
 800476e:	4603      	mov	r3, r0
 8004770:	2b00      	cmp	r3, #0
 8004772:	d1ea      	bne.n	800474a <prvReloadTimer+0xe>
        }
    }
 8004774:	bf00      	nop
 8004776:	bf00      	nop
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800478a:	4b14      	ldr	r3, [pc, #80]	@ (80047dc <prvProcessExpiredTimer+0x5c>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3304      	adds	r3, #4
 8004798:	4618      	mov	r0, r3
 800479a:	f7fe f983 	bl	8002aa4 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047a4:	f003 0304 	and.w	r3, r3, #4
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d005      	beq.n	80047b8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80047ac:	683a      	ldr	r2, [r7, #0]
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f7ff ffc3 	bl	800473c <prvReloadTimer>
 80047b6:	e008      	b.n	80047ca <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047be:	f023 0301 	bic.w	r3, r3, #1
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	4798      	blx	r3
    }
 80047d2:	bf00      	nop
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	200002a0 	.word	0x200002a0

080047e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047e8:	f107 0308 	add.w	r3, r7, #8
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 f859 	bl	80048a4 <prvGetNextExpireTime>
 80047f2:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	4619      	mov	r1, r3
 80047f8:	68f8      	ldr	r0, [r7, #12]
 80047fa:	f000 f805 	bl	8004808 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80047fe:	f000 f8d7 	bl	80049b0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004802:	bf00      	nop
 8004804:	e7f0      	b.n	80047e8 <prvTimerTask+0x8>
	...

08004808 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004812:	f7ff f88f 	bl	8003934 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004816:	f107 0308 	add.w	r3, r7, #8
 800481a:	4618      	mov	r0, r3
 800481c:	f000 f866 	bl	80048ec <prvSampleTimeNow>
 8004820:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d130      	bne.n	800488a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10a      	bne.n	8004844 <prvProcessTimerOrBlockTask+0x3c>
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	429a      	cmp	r2, r3
 8004834:	d806      	bhi.n	8004844 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004836:	f7ff f88b 	bl	8003950 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800483a:	68f9      	ldr	r1, [r7, #12]
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff ff9f 	bl	8004780 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004842:	e024      	b.n	800488e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d008      	beq.n	800485c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800484a:	4b13      	ldr	r3, [pc, #76]	@ (8004898 <prvProcessTimerOrBlockTask+0x90>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <prvProcessTimerOrBlockTask+0x50>
 8004854:	2301      	movs	r3, #1
 8004856:	e000      	b.n	800485a <prvProcessTimerOrBlockTask+0x52>
 8004858:	2300      	movs	r3, #0
 800485a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800485c:	4b0f      	ldr	r3, [pc, #60]	@ (800489c <prvProcessTimerOrBlockTask+0x94>)
 800485e:	6818      	ldr	r0, [r3, #0]
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	4619      	mov	r1, r3
 800486a:	f7fe fddd 	bl	8003428 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800486e:	f7ff f86f 	bl	8003950 <xTaskResumeAll>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8004878:	4b09      	ldr	r3, [pc, #36]	@ (80048a0 <prvProcessTimerOrBlockTask+0x98>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
    }
 8004888:	e001      	b.n	800488e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800488a:	f7ff f861 	bl	8003950 <xTaskResumeAll>
    }
 800488e:	bf00      	nop
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	200002a4 	.word	0x200002a4
 800489c:	200002a8 	.word	0x200002a8
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80048ac:	4b0e      	ldr	r3, [pc, #56]	@ (80048e8 <prvGetNextExpireTime+0x44>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <prvGetNextExpireTime+0x16>
 80048b6:	2201      	movs	r2, #1
 80048b8:	e000      	b.n	80048bc <prvGetNextExpireTime+0x18>
 80048ba:	2200      	movs	r2, #0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d105      	bne.n	80048d4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048c8:	4b07      	ldr	r3, [pc, #28]	@ (80048e8 <prvGetNextExpireTime+0x44>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	e001      	b.n	80048d8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80048d8:	68fb      	ldr	r3, [r7, #12]
    }
 80048da:	4618      	mov	r0, r3
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	200002a0 	.word	0x200002a0

080048ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 80048f4:	f7ff f93e 	bl	8003b74 <xTaskGetTickCount>
 80048f8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80048fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004928 <prvSampleTimeNow+0x3c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	429a      	cmp	r2, r3
 8004902:	d205      	bcs.n	8004910 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004904:	f000 f91c 	bl	8004b40 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	e002      	b.n	8004916 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004916:	4a04      	ldr	r2, [pc, #16]	@ (8004928 <prvSampleTimeNow+0x3c>)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800491c:	68fb      	ldr	r3, [r7, #12]
    }
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	200002b0 	.word	0x200002b0

0800492c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	d812      	bhi.n	8004978 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	1ad2      	subs	r2, r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	429a      	cmp	r2, r3
 800495e:	d302      	bcc.n	8004966 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004960:	2301      	movs	r3, #1
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	e01b      	b.n	800499e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004966:	4b10      	ldr	r3, [pc, #64]	@ (80049a8 <prvInsertTimerInActiveList+0x7c>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3304      	adds	r3, #4
 800496e:	4619      	mov	r1, r3
 8004970:	4610      	mov	r0, r2
 8004972:	f7fe f85c 	bl	8002a2e <vListInsert>
 8004976:	e012      	b.n	800499e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	429a      	cmp	r2, r3
 800497e:	d206      	bcs.n	800498e <prvInsertTimerInActiveList+0x62>
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	429a      	cmp	r2, r3
 8004986:	d302      	bcc.n	800498e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004988:	2301      	movs	r3, #1
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	e007      	b.n	800499e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800498e:	4b07      	ldr	r3, [pc, #28]	@ (80049ac <prvInsertTimerInActiveList+0x80>)
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f7fe f848 	bl	8002a2e <vListInsert>
            }
        }

        return xProcessTimerNow;
 800499e:	697b      	ldr	r3, [r7, #20]
    }
 80049a0:	4618      	mov	r0, r3
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	200002a4 	.word	0x200002a4
 80049ac:	200002a0 	.word	0x200002a0

080049b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 80049b6:	f107 0308 	add.w	r3, r7, #8
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	605a      	str	r2, [r3, #4]
 80049c0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80049c2:	e0a9      	b.n	8004b18 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f2c0 80a6 	blt.w	8004b18 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	695b      	ldr	r3, [r3, #20]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d004      	beq.n	80049e2 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	3304      	adds	r3, #4
 80049dc:	4618      	mov	r0, r3
 80049de:	f7fe f861 	bl	8002aa4 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049e2:	1d3b      	adds	r3, r7, #4
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7ff ff81 	bl	80048ec <prvSampleTimeNow>
 80049ea:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	f200 808e 	bhi.w	8004b12 <prvProcessReceivedCommands+0x162>
 80049f6:	a201      	add	r2, pc, #4	@ (adr r2, 80049fc <prvProcessReceivedCommands+0x4c>)
 80049f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fc:	08004a21 	.word	0x08004a21
 8004a00:	08004a21 	.word	0x08004a21
 8004a04:	08004a89 	.word	0x08004a89
 8004a08:	08004a9d 	.word	0x08004a9d
 8004a0c:	08004ae9 	.word	0x08004ae9
 8004a10:	08004a21 	.word	0x08004a21
 8004a14:	08004a21 	.word	0x08004a21
 8004a18:	08004a89 	.word	0x08004a89
 8004a1c:	08004a9d 	.word	0x08004a9d
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a26:	f043 0301 	orr.w	r3, r3, #1
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	18d1      	adds	r1, r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	69f8      	ldr	r0, [r7, #28]
 8004a40:	f7ff ff74 	bl	800492c <prvInsertTimerInActiveList>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d065      	beq.n	8004b16 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a50:	f003 0304 	and.w	r3, r3, #4
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d009      	beq.n	8004a6c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	4413      	add	r3, r2
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	4619      	mov	r1, r3
 8004a64:	69f8      	ldr	r0, [r7, #28]
 8004a66:	f7ff fe69 	bl	800473c <prvReloadTimer>
 8004a6a:	e008      	b.n	8004a7e <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a72:	f023 0301 	bic.w	r3, r3, #1
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	69f8      	ldr	r0, [r7, #28]
 8004a84:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004a86:	e046      	b.n	8004b16 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a8e:	f023 0301 	bic.w	r3, r3, #1
 8004a92:	b2da      	uxtb	r2, r3
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004a9a:	e03d      	b.n	8004b18 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004aa2:	f043 0301 	orr.w	r3, r3, #1
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10b      	bne.n	8004ad4 <prvProcessReceivedCommands+0x124>
    __asm volatile
 8004abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac0:	f383 8811 	msr	BASEPRI, r3
 8004ac4:	f3bf 8f6f 	isb	sy
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	617b      	str	r3, [r7, #20]
}
 8004ace:	bf00      	nop
 8004ad0:	bf00      	nop
 8004ad2:	e7fd      	b.n	8004ad0 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	699a      	ldr	r2, [r3, #24]
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	18d1      	adds	r1, r2, r3
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	69ba      	ldr	r2, [r7, #24]
 8004ae0:	69f8      	ldr	r0, [r7, #28]
 8004ae2:	f7ff ff23 	bl	800492c <prvInsertTimerInActiveList>
                        break;
 8004ae6:	e017      	b.n	8004b18 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d103      	bne.n	8004afe <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8004af6:	69f8      	ldr	r0, [r7, #28]
 8004af8:	f000 fc5c 	bl	80053b4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004afc:	e00c      	b.n	8004b18 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b04:	f023 0301 	bic.w	r3, r3, #1
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8004b10:	e002      	b.n	8004b18 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8004b12:	bf00      	nop
 8004b14:	e000      	b.n	8004b18 <prvProcessReceivedCommands+0x168>
                        break;
 8004b16:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8004b18:	4b08      	ldr	r3, [pc, #32]	@ (8004b3c <prvProcessReceivedCommands+0x18c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f107 0108 	add.w	r1, r7, #8
 8004b20:	2200      	movs	r2, #0
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fe fa0e 	bl	8002f44 <xQueueReceive>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f47f af4a 	bne.w	80049c4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8004b30:	bf00      	nop
 8004b32:	bf00      	nop
 8004b34:	3720      	adds	r7, #32
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	200002a8 	.word	0x200002a8

08004b40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b46:	e009      	b.n	8004b5c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b48:	4b0e      	ldr	r3, [pc, #56]	@ (8004b84 <prvSwitchTimerLists+0x44>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004b52:	f04f 31ff 	mov.w	r1, #4294967295
 8004b56:	6838      	ldr	r0, [r7, #0]
 8004b58:	f7ff fe12 	bl	8004780 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b5c:	4b09      	ldr	r3, [pc, #36]	@ (8004b84 <prvSwitchTimerLists+0x44>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1f0      	bne.n	8004b48 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004b66:	4b07      	ldr	r3, [pc, #28]	@ (8004b84 <prvSwitchTimerLists+0x44>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004b6c:	4b06      	ldr	r3, [pc, #24]	@ (8004b88 <prvSwitchTimerLists+0x48>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a04      	ldr	r2, [pc, #16]	@ (8004b84 <prvSwitchTimerLists+0x44>)
 8004b72:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004b74:	4a04      	ldr	r2, [pc, #16]	@ (8004b88 <prvSwitchTimerLists+0x48>)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6013      	str	r3, [r2, #0]
    }
 8004b7a:	bf00      	nop
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	200002a0 	.word	0x200002a0
 8004b88:	200002a4 	.word	0x200002a4

08004b8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004b90:	f000 f9b0 	bl	8004ef4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004b94:	4b12      	ldr	r3, [pc, #72]	@ (8004be0 <prvCheckForValidListAndQueue+0x54>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d11d      	bne.n	8004bd8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004b9c:	4811      	ldr	r0, [pc, #68]	@ (8004be4 <prvCheckForValidListAndQueue+0x58>)
 8004b9e:	f7fd ff15 	bl	80029cc <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004ba2:	4811      	ldr	r0, [pc, #68]	@ (8004be8 <prvCheckForValidListAndQueue+0x5c>)
 8004ba4:	f7fd ff12 	bl	80029cc <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004ba8:	4b10      	ldr	r3, [pc, #64]	@ (8004bec <prvCheckForValidListAndQueue+0x60>)
 8004baa:	4a0e      	ldr	r2, [pc, #56]	@ (8004be4 <prvCheckForValidListAndQueue+0x58>)
 8004bac:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004bae:	4b10      	ldr	r3, [pc, #64]	@ (8004bf0 <prvCheckForValidListAndQueue+0x64>)
 8004bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8004be8 <prvCheckForValidListAndQueue+0x5c>)
 8004bb2:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	210c      	movs	r1, #12
 8004bb8:	200a      	movs	r0, #10
 8004bba:	f7fe f839 	bl	8002c30 <xQueueGenericCreate>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	4a07      	ldr	r2, [pc, #28]	@ (8004be0 <prvCheckForValidListAndQueue+0x54>)
 8004bc2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004bc4:	4b06      	ldr	r3, [pc, #24]	@ (8004be0 <prvCheckForValidListAndQueue+0x54>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d005      	beq.n	8004bd8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004bcc:	4b04      	ldr	r3, [pc, #16]	@ (8004be0 <prvCheckForValidListAndQueue+0x54>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4908      	ldr	r1, [pc, #32]	@ (8004bf4 <prvCheckForValidListAndQueue+0x68>)
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f7fe fbd8 	bl	8003388 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004bd8:	f000 f9be 	bl	8004f58 <vPortExitCritical>
    }
 8004bdc:	bf00      	nop
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	200002a8 	.word	0x200002a8
 8004be4:	20000278 	.word	0x20000278
 8004be8:	2000028c 	.word	0x2000028c
 8004bec:	200002a0 	.word	0x200002a0
 8004bf0:	200002a4 	.word	0x200002a4
 8004bf4:	08007a5c 	.word	0x08007a5c

08004bf8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	3b04      	subs	r3, #4
 8004c08:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004c10:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	3b04      	subs	r3, #4
 8004c16:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f023 0201 	bic.w	r2, r3, #1
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	3b04      	subs	r3, #4
 8004c26:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004c28:	4a0c      	ldr	r2, [pc, #48]	@ (8004c5c <pxPortInitialiseStack+0x64>)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	3b14      	subs	r3, #20
 8004c32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	3b04      	subs	r3, #4
 8004c3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f06f 0202 	mvn.w	r2, #2
 8004c46:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	3b20      	subs	r3, #32
 8004c4c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	08004c61 	.word	0x08004c61

08004c60 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004c66:	2300      	movs	r3, #0
 8004c68:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004c6a:	4b13      	ldr	r3, [pc, #76]	@ (8004cb8 <prvTaskExitError+0x58>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c72:	d00b      	beq.n	8004c8c <prvTaskExitError+0x2c>
    __asm volatile
 8004c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	60fb      	str	r3, [r7, #12]
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	e7fd      	b.n	8004c88 <prvTaskExitError+0x28>
    __asm volatile
 8004c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c90:	f383 8811 	msr	BASEPRI, r3
 8004c94:	f3bf 8f6f 	isb	sy
 8004c98:	f3bf 8f4f 	dsb	sy
 8004c9c:	60bb      	str	r3, [r7, #8]
}
 8004c9e:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004ca0:	bf00      	nop
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d0fc      	beq.n	8004ca2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004ca8:	bf00      	nop
 8004caa:	bf00      	nop
 8004cac:	3714      	adds	r7, #20
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	20000010 	.word	0x20000010
 8004cbc:	00000000 	.word	0x00000000

08004cc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004cc0:	4b07      	ldr	r3, [pc, #28]	@ (8004ce0 <pxCurrentTCBConst2>)
 8004cc2:	6819      	ldr	r1, [r3, #0]
 8004cc4:	6808      	ldr	r0, [r1, #0]
 8004cc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cca:	f380 8809 	msr	PSP, r0
 8004cce:	f3bf 8f6f 	isb	sy
 8004cd2:	f04f 0000 	mov.w	r0, #0
 8004cd6:	f380 8811 	msr	BASEPRI, r0
 8004cda:	4770      	bx	lr
 8004cdc:	f3af 8000 	nop.w

08004ce0 <pxCurrentTCBConst2>:
 8004ce0:	20000174 	.word	0x20000174
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8004ce4:	bf00      	nop
 8004ce6:	bf00      	nop

08004ce8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004ce8:	4808      	ldr	r0, [pc, #32]	@ (8004d0c <prvPortStartFirstTask+0x24>)
 8004cea:	6800      	ldr	r0, [r0, #0]
 8004cec:	6800      	ldr	r0, [r0, #0]
 8004cee:	f380 8808 	msr	MSP, r0
 8004cf2:	f04f 0000 	mov.w	r0, #0
 8004cf6:	f380 8814 	msr	CONTROL, r0
 8004cfa:	b662      	cpsie	i
 8004cfc:	b661      	cpsie	f
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	f3bf 8f6f 	isb	sy
 8004d06:	df00      	svc	0
 8004d08:	bf00      	nop
 8004d0a:	0000      	.short	0x0000
 8004d0c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8004d10:	bf00      	nop
 8004d12:	bf00      	nop

08004d14 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08c      	sub	sp, #48	@ 0x30
 8004d18:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004d1a:	4b69      	ldr	r3, [pc, #420]	@ (8004ec0 <xPortStartScheduler+0x1ac>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a69      	ldr	r2, [pc, #420]	@ (8004ec4 <xPortStartScheduler+0x1b0>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d10b      	bne.n	8004d3c <xPortStartScheduler+0x28>
    __asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d36:	bf00      	nop
 8004d38:	bf00      	nop
 8004d3a:	e7fd      	b.n	8004d38 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004d3c:	4b60      	ldr	r3, [pc, #384]	@ (8004ec0 <xPortStartScheduler+0x1ac>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a61      	ldr	r2, [pc, #388]	@ (8004ec8 <xPortStartScheduler+0x1b4>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d10b      	bne.n	8004d5e <xPortStartScheduler+0x4a>
    __asm volatile
 8004d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4a:	f383 8811 	msr	BASEPRI, r3
 8004d4e:	f3bf 8f6f 	isb	sy
 8004d52:	f3bf 8f4f 	dsb	sy
 8004d56:	623b      	str	r3, [r7, #32]
}
 8004d58:	bf00      	nop
 8004d5a:	bf00      	nop
 8004d5c:	e7fd      	b.n	8004d5a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 8004d5e:	4b5b      	ldr	r3, [pc, #364]	@ (8004ecc <xPortStartScheduler+0x1b8>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8004d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d66:	332c      	adds	r3, #44	@ 0x2c
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a59      	ldr	r2, [pc, #356]	@ (8004ed0 <xPortStartScheduler+0x1bc>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00b      	beq.n	8004d88 <xPortStartScheduler+0x74>
    __asm volatile
 8004d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d74:	f383 8811 	msr	BASEPRI, r3
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	61fb      	str	r3, [r7, #28]
}
 8004d82:	bf00      	nop
 8004d84:	bf00      	nop
 8004d86:	e7fd      	b.n	8004d84 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8004d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d8a:	3338      	adds	r3, #56	@ 0x38
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a51      	ldr	r2, [pc, #324]	@ (8004ed4 <xPortStartScheduler+0x1c0>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d00b      	beq.n	8004dac <xPortStartScheduler+0x98>
    __asm volatile
 8004d94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d98:	f383 8811 	msr	BASEPRI, r3
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	f3bf 8f4f 	dsb	sy
 8004da4:	61bb      	str	r3, [r7, #24]
}
 8004da6:	bf00      	nop
 8004da8:	bf00      	nop
 8004daa:	e7fd      	b.n	8004da8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004db0:	4b49      	ldr	r3, [pc, #292]	@ (8004ed8 <xPortStartScheduler+0x1c4>)
 8004db2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8004db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dbe:	22ff      	movs	r2, #255	@ 0xff
 8004dc0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004dca:	79fb      	ldrb	r3, [r7, #7]
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	4b41      	ldr	r3, [pc, #260]	@ (8004edc <xPortStartScheduler+0x1c8>)
 8004dd6:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8004dd8:	4b40      	ldr	r3, [pc, #256]	@ (8004edc <xPortStartScheduler+0x1c8>)
 8004dda:	781b      	ldrb	r3, [r3, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10b      	bne.n	8004df8 <xPortStartScheduler+0xe4>
    __asm volatile
 8004de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de4:	f383 8811 	msr	BASEPRI, r3
 8004de8:	f3bf 8f6f 	isb	sy
 8004dec:	f3bf 8f4f 	dsb	sy
 8004df0:	617b      	str	r3, [r7, #20]
}
 8004df2:	bf00      	nop
 8004df4:	bf00      	nop
 8004df6:	e7fd      	b.n	8004df4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8004df8:	79fb      	ldrb	r3, [r7, #7]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	43db      	mvns	r3, r3
 8004dfe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d013      	beq.n	8004e2e <xPortStartScheduler+0x11a>
    __asm volatile
 8004e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0a:	f383 8811 	msr	BASEPRI, r3
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	613b      	str	r3, [r7, #16]
}
 8004e18:	bf00      	nop
 8004e1a:	bf00      	nop
 8004e1c:	e7fd      	b.n	8004e1a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	3301      	adds	r3, #1
 8004e22:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e24:	79fb      	ldrb	r3, [r7, #7]
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e36:	2b80      	cmp	r3, #128	@ 0x80
 8004e38:	d0f1      	beq.n	8004e1e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	2b08      	cmp	r3, #8
 8004e3e:	d103      	bne.n	8004e48 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8004e40:	4b27      	ldr	r3, [pc, #156]	@ (8004ee0 <xPortStartScheduler+0x1cc>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
 8004e46:	e004      	b.n	8004e52 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	f1c3 0307 	rsb	r3, r3, #7
 8004e4e:	4a24      	ldr	r2, [pc, #144]	@ (8004ee0 <xPortStartScheduler+0x1cc>)
 8004e50:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e52:	4b23      	ldr	r3, [pc, #140]	@ (8004ee0 <xPortStartScheduler+0x1cc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	021b      	lsls	r3, r3, #8
 8004e58:	4a21      	ldr	r2, [pc, #132]	@ (8004ee0 <xPortStartScheduler+0x1cc>)
 8004e5a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e5c:	4b20      	ldr	r3, [pc, #128]	@ (8004ee0 <xPortStartScheduler+0x1cc>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e64:	4a1e      	ldr	r2, [pc, #120]	@ (8004ee0 <xPortStartScheduler+0x1cc>)
 8004e66:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8004e68:	7bfb      	ldrb	r3, [r7, #15]
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e6e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004e70:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee4 <xPortStartScheduler+0x1d0>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1b      	ldr	r2, [pc, #108]	@ (8004ee4 <xPortStartScheduler+0x1d0>)
 8004e76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e7a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004e7c:	4b19      	ldr	r3, [pc, #100]	@ (8004ee4 <xPortStartScheduler+0x1d0>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a18      	ldr	r2, [pc, #96]	@ (8004ee4 <xPortStartScheduler+0x1d0>)
 8004e82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e86:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8004e88:	4b17      	ldr	r3, [pc, #92]	@ (8004ee8 <xPortStartScheduler+0x1d4>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004e8e:	f000 f8ed 	bl	800506c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004e92:	4b16      	ldr	r3, [pc, #88]	@ (8004eec <xPortStartScheduler+0x1d8>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004e98:	f000 f90c 	bl	80050b4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004e9c:	4b14      	ldr	r3, [pc, #80]	@ (8004ef0 <xPortStartScheduler+0x1dc>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a13      	ldr	r2, [pc, #76]	@ (8004ef0 <xPortStartScheduler+0x1dc>)
 8004ea2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004ea6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004ea8:	f7ff ff1e 	bl	8004ce8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004eac:	f7fe ffac 	bl	8003e08 <vTaskSwitchContext>
    prvTaskExitError();
 8004eb0:	f7ff fed6 	bl	8004c60 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3730      	adds	r7, #48	@ 0x30
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	e000ed00 	.word	0xe000ed00
 8004ec4:	410fc271 	.word	0x410fc271
 8004ec8:	410fc270 	.word	0x410fc270
 8004ecc:	e000ed08 	.word	0xe000ed08
 8004ed0:	08004cc1 	.word	0x08004cc1
 8004ed4:	08004fb1 	.word	0x08004fb1
 8004ed8:	e000e400 	.word	0xe000e400
 8004edc:	200002b4 	.word	0x200002b4
 8004ee0:	200002b8 	.word	0x200002b8
 8004ee4:	e000ed20 	.word	0xe000ed20
 8004ee8:	e000ed1c 	.word	0xe000ed1c
 8004eec:	20000010 	.word	0x20000010
 8004ef0:	e000ef34 	.word	0xe000ef34

08004ef4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
    __asm volatile
 8004efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efe:	f383 8811 	msr	BASEPRI, r3
 8004f02:	f3bf 8f6f 	isb	sy
 8004f06:	f3bf 8f4f 	dsb	sy
 8004f0a:	607b      	str	r3, [r7, #4]
}
 8004f0c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004f0e:	4b10      	ldr	r3, [pc, #64]	@ (8004f50 <vPortEnterCritical+0x5c>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3301      	adds	r3, #1
 8004f14:	4a0e      	ldr	r2, [pc, #56]	@ (8004f50 <vPortEnterCritical+0x5c>)
 8004f16:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004f18:	4b0d      	ldr	r3, [pc, #52]	@ (8004f50 <vPortEnterCritical+0x5c>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d110      	bne.n	8004f42 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f20:	4b0c      	ldr	r3, [pc, #48]	@ (8004f54 <vPortEnterCritical+0x60>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00b      	beq.n	8004f42 <vPortEnterCritical+0x4e>
    __asm volatile
 8004f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2e:	f383 8811 	msr	BASEPRI, r3
 8004f32:	f3bf 8f6f 	isb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
 8004f3a:	603b      	str	r3, [r7, #0]
}
 8004f3c:	bf00      	nop
 8004f3e:	bf00      	nop
 8004f40:	e7fd      	b.n	8004f3e <vPortEnterCritical+0x4a>
    }
}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000010 	.word	0x20000010
 8004f54:	e000ed04 	.word	0xe000ed04

08004f58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004f5e:	4b12      	ldr	r3, [pc, #72]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10b      	bne.n	8004f7e <vPortExitCritical+0x26>
    __asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	607b      	str	r3, [r7, #4]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3b01      	subs	r3, #1
 8004f84:	4a08      	ldr	r2, [pc, #32]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f86:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004f88:	4b07      	ldr	r3, [pc, #28]	@ (8004fa8 <vPortExitCritical+0x50>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d105      	bne.n	8004f9c <vPortExitCritical+0x44>
 8004f90:	2300      	movs	r3, #0
 8004f92:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8004f9a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr
 8004fa8:	20000010 	.word	0x20000010
 8004fac:	00000000 	.word	0x00000000

08004fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004fb0:	f3ef 8009 	mrs	r0, PSP
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	4b15      	ldr	r3, [pc, #84]	@ (8005010 <pxCurrentTCBConst>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	f01e 0f10 	tst.w	lr, #16
 8004fc0:	bf08      	it	eq
 8004fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fca:	6010      	str	r0, [r2, #0]
 8004fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004fd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004fd4:	f380 8811 	msr	BASEPRI, r0
 8004fd8:	f3bf 8f4f 	dsb	sy
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f7fe ff12 	bl	8003e08 <vTaskSwitchContext>
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f380 8811 	msr	BASEPRI, r0
 8004fec:	bc09      	pop	{r0, r3}
 8004fee:	6819      	ldr	r1, [r3, #0]
 8004ff0:	6808      	ldr	r0, [r1, #0]
 8004ff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff6:	f01e 0f10 	tst.w	lr, #16
 8004ffa:	bf08      	it	eq
 8004ffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005000:	f380 8809 	msr	PSP, r0
 8005004:	f3bf 8f6f 	isb	sy
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	f3af 8000 	nop.w

08005010 <pxCurrentTCBConst>:
 8005010:	20000174 	.word	0x20000174
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop

08005018 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
    __asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	607b      	str	r3, [r7, #4]
}
 8005030:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8005032:	f001 fb3b 	bl	80066ac <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005036:	f7fe fdc5 	bl	8003bc4 <xTaskIncrementTick>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d006      	beq.n	800504e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8005040:	f001 fb92 	bl	8006768 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005044:	4b08      	ldr	r3, [pc, #32]	@ (8005068 <SysTick_Handler+0x50>)
 8005046:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	e001      	b.n	8005052 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800504e:	f001 fb6f 	bl	8006730 <SEGGER_SYSVIEW_RecordExitISR>
 8005052:	2300      	movs	r3, #0
 8005054:	603b      	str	r3, [r7, #0]
    __asm volatile
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	f383 8811 	msr	BASEPRI, r3
}
 800505c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800505e:	bf00      	nop
 8005060:	3708      	adds	r7, #8
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	e000ed04 	.word	0xe000ed04

0800506c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800506c:	b480      	push	{r7}
 800506e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005070:	4b0b      	ldr	r3, [pc, #44]	@ (80050a0 <vPortSetupTimerInterrupt+0x34>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005076:	4b0b      	ldr	r3, [pc, #44]	@ (80050a4 <vPortSetupTimerInterrupt+0x38>)
 8005078:	2200      	movs	r2, #0
 800507a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800507c:	4b0a      	ldr	r3, [pc, #40]	@ (80050a8 <vPortSetupTimerInterrupt+0x3c>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0a      	ldr	r2, [pc, #40]	@ (80050ac <vPortSetupTimerInterrupt+0x40>)
 8005082:	fba2 2303 	umull	r2, r3, r2, r3
 8005086:	099b      	lsrs	r3, r3, #6
 8005088:	4a09      	ldr	r2, [pc, #36]	@ (80050b0 <vPortSetupTimerInterrupt+0x44>)
 800508a:	3b01      	subs	r3, #1
 800508c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800508e:	4b04      	ldr	r3, [pc, #16]	@ (80050a0 <vPortSetupTimerInterrupt+0x34>)
 8005090:	2207      	movs	r2, #7
 8005092:	601a      	str	r2, [r3, #0]
}
 8005094:	bf00      	nop
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	e000e010 	.word	0xe000e010
 80050a4:	e000e018 	.word	0xe000e018
 80050a8:	20000000 	.word	0x20000000
 80050ac:	10624dd3 	.word	0x10624dd3
 80050b0:	e000e014 	.word	0xe000e014

080050b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80050b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050c4 <vPortEnableVFP+0x10>
 80050b8:	6801      	ldr	r1, [r0, #0]
 80050ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050be:	6001      	str	r1, [r0, #0]
 80050c0:	4770      	bx	lr
 80050c2:	0000      	.short	0x0000
 80050c4:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop

080050cc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80050cc:	b480      	push	{r7}
 80050ce:	b085      	sub	sp, #20
 80050d0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80050d2:	f3ef 8305 	mrs	r3, IPSR
 80050d6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b0f      	cmp	r3, #15
 80050dc:	d915      	bls.n	800510a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80050de:	4a18      	ldr	r2, [pc, #96]	@ (8005140 <vPortValidateInterruptPriority+0x74>)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	4413      	add	r3, r2
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80050e8:	4b16      	ldr	r3, [pc, #88]	@ (8005144 <vPortValidateInterruptPriority+0x78>)
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	7afa      	ldrb	r2, [r7, #11]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d20b      	bcs.n	800510a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 80050f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f6:	f383 8811 	msr	BASEPRI, r3
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	f3bf 8f4f 	dsb	sy
 8005102:	607b      	str	r3, [r7, #4]
}
 8005104:	bf00      	nop
 8005106:	bf00      	nop
 8005108:	e7fd      	b.n	8005106 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800510a:	4b0f      	ldr	r3, [pc, #60]	@ (8005148 <vPortValidateInterruptPriority+0x7c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005112:	4b0e      	ldr	r3, [pc, #56]	@ (800514c <vPortValidateInterruptPriority+0x80>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	429a      	cmp	r2, r3
 8005118:	d90b      	bls.n	8005132 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800511e:	f383 8811 	msr	BASEPRI, r3
 8005122:	f3bf 8f6f 	isb	sy
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	603b      	str	r3, [r7, #0]
}
 800512c:	bf00      	nop
 800512e:	bf00      	nop
 8005130:	e7fd      	b.n	800512e <vPortValidateInterruptPriority+0x62>
    }
 8005132:	bf00      	nop
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	e000e3f0 	.word	0xe000e3f0
 8005144:	200002b4 	.word	0x200002b4
 8005148:	e000ed0c 	.word	0xe000ed0c
 800514c:	200002b8 	.word	0x200002b8

08005150 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b08e      	sub	sp, #56	@ 0x38
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005158:	2300      	movs	r3, #0
 800515a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d022      	beq.n	80051a8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8005162:	2308      	movs	r3, #8
 8005164:	43db      	mvns	r3, r3
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	429a      	cmp	r2, r3
 800516a:	d81b      	bhi.n	80051a4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800516c:	2208      	movs	r2, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4413      	add	r3, r2
 8005172:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	2b00      	cmp	r3, #0
 800517c:	d014      	beq.n	80051a8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	f1c3 0308 	rsb	r3, r3, #8
 8005188:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800518a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518c:	43db      	mvns	r3, r3
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	429a      	cmp	r2, r3
 8005192:	d804      	bhi.n	800519e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005198:	4413      	add	r3, r2
 800519a:	607b      	str	r3, [r7, #4]
 800519c:	e004      	b.n	80051a8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800519e:	2300      	movs	r3, #0
 80051a0:	607b      	str	r3, [r7, #4]
 80051a2:	e001      	b.n	80051a8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80051a4:	2300      	movs	r3, #0
 80051a6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80051a8:	f7fe fbc4 	bl	8003934 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80051ac:	4b7a      	ldr	r3, [pc, #488]	@ (8005398 <pvPortMalloc+0x248>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80051b4:	f000 f978 	bl	80054a8 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f2c0 80d3 	blt.w	8005366 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f000 80cf 	beq.w	8005366 <pvPortMalloc+0x216>
 80051c8:	4b74      	ldr	r3, [pc, #464]	@ (800539c <pvPortMalloc+0x24c>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	f200 80c9 	bhi.w	8005366 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80051d4:	4b72      	ldr	r3, [pc, #456]	@ (80053a0 <pvPortMalloc+0x250>)
 80051d6:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 80051d8:	4b71      	ldr	r3, [pc, #452]	@ (80053a0 <pvPortMalloc+0x250>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 80051de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e0:	4a70      	ldr	r2, [pc, #448]	@ (80053a4 <pvPortMalloc+0x254>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d305      	bcc.n	80051f2 <pvPortMalloc+0xa2>
 80051e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e8:	4a6f      	ldr	r2, [pc, #444]	@ (80053a8 <pvPortMalloc+0x258>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d801      	bhi.n	80051f2 <pvPortMalloc+0xa2>
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <pvPortMalloc+0xa4>
 80051f2:	2300      	movs	r3, #0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d129      	bne.n	800524c <pvPortMalloc+0xfc>
    __asm volatile
 80051f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051fc:	f383 8811 	msr	BASEPRI, r3
 8005200:	f3bf 8f6f 	isb	sy
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	623b      	str	r3, [r7, #32]
}
 800520a:	bf00      	nop
 800520c:	bf00      	nop
 800520e:	e7fd      	b.n	800520c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8005210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005212:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8005214:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800521a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800521c:	4a61      	ldr	r2, [pc, #388]	@ (80053a4 <pvPortMalloc+0x254>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d305      	bcc.n	800522e <pvPortMalloc+0xde>
 8005222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005224:	4a60      	ldr	r2, [pc, #384]	@ (80053a8 <pvPortMalloc+0x258>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d801      	bhi.n	800522e <pvPortMalloc+0xde>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <pvPortMalloc+0xe0>
 800522e:	2300      	movs	r3, #0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10b      	bne.n	800524c <pvPortMalloc+0xfc>
    __asm volatile
 8005234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005238:	f383 8811 	msr	BASEPRI, r3
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	f3bf 8f4f 	dsb	sy
 8005244:	61fb      	str	r3, [r7, #28]
}
 8005246:	bf00      	nop
 8005248:	bf00      	nop
 800524a:	e7fd      	b.n	8005248 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800524c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d903      	bls.n	800525e <pvPortMalloc+0x10e>
 8005256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1d8      	bne.n	8005210 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800525e:	4b4e      	ldr	r3, [pc, #312]	@ (8005398 <pvPortMalloc+0x248>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005264:	429a      	cmp	r2, r3
 8005266:	d07e      	beq.n	8005366 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8005268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2208      	movs	r2, #8
 800526e:	4413      	add	r3, r2
 8005270:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8005272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005274:	4a4b      	ldr	r2, [pc, #300]	@ (80053a4 <pvPortMalloc+0x254>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d305      	bcc.n	8005286 <pvPortMalloc+0x136>
 800527a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527c:	4a4a      	ldr	r2, [pc, #296]	@ (80053a8 <pvPortMalloc+0x258>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d801      	bhi.n	8005286 <pvPortMalloc+0x136>
 8005282:	2301      	movs	r3, #1
 8005284:	e000      	b.n	8005288 <pvPortMalloc+0x138>
 8005286:	2300      	movs	r3, #0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10b      	bne.n	80052a4 <pvPortMalloc+0x154>
    __asm volatile
 800528c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005290:	f383 8811 	msr	BASEPRI, r3
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	f3bf 8f4f 	dsb	sy
 800529c:	61bb      	str	r3, [r7, #24]
}
 800529e:	bf00      	nop
 80052a0:	bf00      	nop
 80052a2:	e7fd      	b.n	80052a0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80052a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052aa:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80052ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d90b      	bls.n	80052ce <pvPortMalloc+0x17e>
    __asm volatile
 80052b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ba:	f383 8811 	msr	BASEPRI, r3
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	617b      	str	r3, [r7, #20]
}
 80052c8:	bf00      	nop
 80052ca:	bf00      	nop
 80052cc:	e7fd      	b.n	80052ca <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80052ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	1ad2      	subs	r2, r2, r3
 80052d6:	2308      	movs	r3, #8
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	429a      	cmp	r2, r3
 80052dc:	d924      	bls.n	8005328 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80052de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4413      	add	r3, r2
 80052e4:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00b      	beq.n	8005308 <pvPortMalloc+0x1b8>
    __asm volatile
 80052f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f4:	f383 8811 	msr	BASEPRI, r3
 80052f8:	f3bf 8f6f 	isb	sy
 80052fc:	f3bf 8f4f 	dsb	sy
 8005300:	613b      	str	r3, [r7, #16]
}
 8005302:	bf00      	nop
 8005304:	bf00      	nop
 8005306:	e7fd      	b.n	8005304 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	1ad2      	subs	r2, r2, r3
 8005310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005312:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800531a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8005322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005326:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005328:	4b1c      	ldr	r3, [pc, #112]	@ (800539c <pvPortMalloc+0x24c>)
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	4a1a      	ldr	r2, [pc, #104]	@ (800539c <pvPortMalloc+0x24c>)
 8005334:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005336:	4b19      	ldr	r3, [pc, #100]	@ (800539c <pvPortMalloc+0x24c>)
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	4b1c      	ldr	r3, [pc, #112]	@ (80053ac <pvPortMalloc+0x25c>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	429a      	cmp	r2, r3
 8005340:	d203      	bcs.n	800534a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005342:	4b16      	ldr	r3, [pc, #88]	@ (800539c <pvPortMalloc+0x24c>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a19      	ldr	r2, [pc, #100]	@ (80053ac <pvPortMalloc+0x25c>)
 8005348:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800534a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005354:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800535c:	4b14      	ldr	r3, [pc, #80]	@ (80053b0 <pvPortMalloc+0x260>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3301      	adds	r3, #1
 8005362:	4a13      	ldr	r2, [pc, #76]	@ (80053b0 <pvPortMalloc+0x260>)
 8005364:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005366:	f7fe faf3 	bl	8003950 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800536a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800536c:	f003 0307 	and.w	r3, r3, #7
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00b      	beq.n	800538c <pvPortMalloc+0x23c>
    __asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	60fb      	str	r3, [r7, #12]
}
 8005386:	bf00      	nop
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <pvPortMalloc+0x238>
    return pvReturn;
 800538c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800538e:	4618      	mov	r0, r3
 8005390:	3738      	adds	r7, #56	@ 0x38
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20012ec4 	.word	0x20012ec4
 800539c:	20012ec8 	.word	0x20012ec8
 80053a0:	20012ebc 	.word	0x20012ebc
 80053a4:	200002bc 	.word	0x200002bc
 80053a8:	20012ebb 	.word	0x20012ebb
 80053ac:	20012ecc 	.word	0x20012ecc
 80053b0:	20012ed0 	.word	0x20012ed0

080053b4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b088      	sub	sp, #32
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d064      	beq.n	8005490 <vPortFree+0xdc>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80053c6:	2308      	movs	r3, #8
 80053c8:	425b      	negs	r3, r3
 80053ca:	69fa      	ldr	r2, [r7, #28]
 80053cc:	4413      	add	r3, r2
 80053ce:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	4a30      	ldr	r2, [pc, #192]	@ (8005498 <vPortFree+0xe4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d305      	bcc.n	80053e8 <vPortFree+0x34>
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	4a2f      	ldr	r2, [pc, #188]	@ (800549c <vPortFree+0xe8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d801      	bhi.n	80053e8 <vPortFree+0x34>
 80053e4:	2301      	movs	r3, #1
 80053e6:	e000      	b.n	80053ea <vPortFree+0x36>
 80053e8:	2300      	movs	r3, #0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10b      	bne.n	8005406 <vPortFree+0x52>
    __asm volatile
 80053ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	617b      	str	r3, [r7, #20]
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	e7fd      	b.n	8005402 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	db0b      	blt.n	8005426 <vPortFree+0x72>
    __asm volatile
 800540e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005412:	f383 8811 	msr	BASEPRI, r3
 8005416:	f3bf 8f6f 	isb	sy
 800541a:	f3bf 8f4f 	dsb	sy
 800541e:	613b      	str	r3, [r7, #16]
}
 8005420:	bf00      	nop
 8005422:	bf00      	nop
 8005424:	e7fd      	b.n	8005422 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00b      	beq.n	8005446 <vPortFree+0x92>
    __asm volatile
 800542e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005432:	f383 8811 	msr	BASEPRI, r3
 8005436:	f3bf 8f6f 	isb	sy
 800543a:	f3bf 8f4f 	dsb	sy
 800543e:	60fb      	str	r3, [r7, #12]
}
 8005440:	bf00      	nop
 8005442:	bf00      	nop
 8005444:	e7fd      	b.n	8005442 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	0fdb      	lsrs	r3, r3, #31
 800544c:	f003 0301 	and.w	r3, r3, #1
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d01c      	beq.n	8005490 <vPortFree+0xdc>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d118      	bne.n	8005490 <vPortFree+0xdc>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800546a:	f7fe fa63 	bl	8003934 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	4b0b      	ldr	r3, [pc, #44]	@ (80054a0 <vPortFree+0xec>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4413      	add	r3, r2
 8005478:	4a09      	ldr	r2, [pc, #36]	@ (80054a0 <vPortFree+0xec>)
 800547a:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800547c:	69b8      	ldr	r0, [r7, #24]
 800547e:	f000 f86d 	bl	800555c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005482:	4b08      	ldr	r3, [pc, #32]	@ (80054a4 <vPortFree+0xf0>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	3301      	adds	r3, #1
 8005488:	4a06      	ldr	r2, [pc, #24]	@ (80054a4 <vPortFree+0xf0>)
 800548a:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800548c:	f7fe fa60 	bl	8003950 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005490:	bf00      	nop
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	200002bc 	.word	0x200002bc
 800549c:	20012ebb 	.word	0x20012ebb
 80054a0:	20012ec8 	.word	0x20012ec8
 80054a4:	20012ed4 	.word	0x20012ed4

080054a8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80054a8:	b480      	push	{r7}
 80054aa:	b085      	sub	sp, #20
 80054ac:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80054ae:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 80054b2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 80054b4:	4b24      	ldr	r3, [pc, #144]	@ (8005548 <prvHeapInit+0xa0>)
 80054b6:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f003 0307 	and.w	r3, r3, #7
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00c      	beq.n	80054dc <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	3307      	adds	r3, #7
 80054c6:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f023 0307 	bic.w	r3, r3, #7
 80054ce:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005548 <prvHeapInit+0xa0>)
 80054d8:	4413      	add	r3, r2
 80054da:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	4a1b      	ldr	r2, [pc, #108]	@ (800554c <prvHeapInit+0xa4>)
 80054e0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80054e2:	4b1a      	ldr	r3, [pc, #104]	@ (800554c <prvHeapInit+0xa4>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	4413      	add	r3, r2
 80054ee:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 80054f0:	2208      	movs	r2, #8
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	1a9b      	subs	r3, r3, r2
 80054f6:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f023 0307 	bic.w	r3, r3, #7
 80054fe:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a13      	ldr	r2, [pc, #76]	@ (8005550 <prvHeapInit+0xa8>)
 8005504:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005506:	4b12      	ldr	r3, [pc, #72]	@ (8005550 <prvHeapInit+0xa8>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2200      	movs	r2, #0
 800550c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800550e:	4b10      	ldr	r3, [pc, #64]	@ (8005550 <prvHeapInit+0xa8>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2200      	movs	r2, #0
 8005514:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	1ad2      	subs	r2, r2, r3
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005524:	4b0a      	ldr	r3, [pc, #40]	@ (8005550 <prvHeapInit+0xa8>)
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	4a08      	ldr	r2, [pc, #32]	@ (8005554 <prvHeapInit+0xac>)
 8005532:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	4a07      	ldr	r2, [pc, #28]	@ (8005558 <prvHeapInit+0xb0>)
 800553a:	6013      	str	r3, [r2, #0]
}
 800553c:	bf00      	nop
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	200002bc 	.word	0x200002bc
 800554c:	20012ebc 	.word	0x20012ebc
 8005550:	20012ec4 	.word	0x20012ec4
 8005554:	20012ecc 	.word	0x20012ecc
 8005558:	20012ec8 	.word	0x20012ec8

0800555c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800555c:	b480      	push	{r7}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8005564:	4b36      	ldr	r3, [pc, #216]	@ (8005640 <prvInsertBlockIntoFreeList+0xe4>)
 8005566:	617b      	str	r3, [r7, #20]
 8005568:	e002      	b.n	8005570 <prvInsertBlockIntoFreeList+0x14>
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	617b      	str	r3, [r7, #20]
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	429a      	cmp	r2, r3
 8005578:	d8f7      	bhi.n	800556a <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	4a30      	ldr	r2, [pc, #192]	@ (8005640 <prvInsertBlockIntoFreeList+0xe4>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d018      	beq.n	80055b4 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	4a2f      	ldr	r2, [pc, #188]	@ (8005644 <prvInsertBlockIntoFreeList+0xe8>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d305      	bcc.n	8005596 <prvInsertBlockIntoFreeList+0x3a>
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	4a2e      	ldr	r2, [pc, #184]	@ (8005648 <prvInsertBlockIntoFreeList+0xec>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d801      	bhi.n	8005596 <prvInsertBlockIntoFreeList+0x3a>
 8005592:	2301      	movs	r3, #1
 8005594:	e000      	b.n	8005598 <prvInsertBlockIntoFreeList+0x3c>
 8005596:	2300      	movs	r3, #0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d10b      	bne.n	80055b4 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 800559c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a0:	f383 8811 	msr	BASEPRI, r3
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	f3bf 8f4f 	dsb	sy
 80055ac:	60fb      	str	r3, [r7, #12]
}
 80055ae:	bf00      	nop
 80055b0:	bf00      	nop
 80055b2:	e7fd      	b.n	80055b0 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4413      	add	r3, r2
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d108      	bne.n	80055d8 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	685a      	ldr	r2, [r3, #4]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	441a      	add	r2, r3
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	441a      	add	r2, r3
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d118      	bne.n	800561e <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	4b16      	ldr	r3, [pc, #88]	@ (800564c <prvInsertBlockIntoFreeList+0xf0>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d00d      	beq.n	8005614 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	441a      	add	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	601a      	str	r2, [r3, #0]
 8005612:	e008      	b.n	8005626 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8005614:	4b0d      	ldr	r3, [pc, #52]	@ (800564c <prvInsertBlockIntoFreeList+0xf0>)
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	601a      	str	r2, [r3, #0]
 800561c:	e003      	b.n	8005626 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	429a      	cmp	r2, r3
 800562c:	d002      	beq.n	8005634 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005634:	bf00      	nop
 8005636:	371c      	adds	r7, #28
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	20012ebc 	.word	0x20012ebc
 8005644:	200002bc 	.word	0x200002bc
 8005648:	20012ebb 	.word	0x20012ebb
 800564c:	20012ec4 	.word	0x20012ec4

08005650 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005650:	b580      	push	{r7, lr}
 8005652:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8005654:	4803      	ldr	r0, [pc, #12]	@ (8005664 <_cbSendSystemDesc+0x14>)
 8005656:	f000 ffd3 	bl	8006600 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800565a:	4803      	ldr	r0, [pc, #12]	@ (8005668 <_cbSendSystemDesc+0x18>)
 800565c:	f000 ffd0 	bl	8006600 <SEGGER_SYSVIEW_SendSysDesc>
}
 8005660:	bf00      	nop
 8005662:	bd80      	pop	{r7, pc}
 8005664:	08007a64 	.word	0x08007a64
 8005668:	08007a90 	.word	0x08007a90

0800566c <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8005670:	4b06      	ldr	r3, [pc, #24]	@ (800568c <SEGGER_SYSVIEW_Conf+0x20>)
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	4b05      	ldr	r3, [pc, #20]	@ (800568c <SEGGER_SYSVIEW_Conf+0x20>)
 8005676:	6819      	ldr	r1, [r3, #0]
 8005678:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <SEGGER_SYSVIEW_Conf+0x24>)
 800567a:	4a06      	ldr	r2, [pc, #24]	@ (8005694 <SEGGER_SYSVIEW_Conf+0x28>)
 800567c:	f000 fc46 	bl	8005f0c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8005680:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8005684:	f000 fc86 	bl	8005f94 <SEGGER_SYSVIEW_SetRAMBase>
}
 8005688:	bf00      	nop
 800568a:	bd80      	pop	{r7, pc}
 800568c:	20000000 	.word	0x20000000
 8005690:	08005651 	.word	0x08005651
 8005694:	08007b50 	.word	0x08007b50

08005698 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800569e:	4b26      	ldr	r3, [pc, #152]	@ (8005738 <_DoInit+0xa0>)
 80056a0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80056a2:	22a8      	movs	r2, #168	@ 0xa8
 80056a4:	2100      	movs	r1, #0
 80056a6:	6838      	ldr	r0, [r7, #0]
 80056a8:	f001 fce8 	bl	800707c <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	2203      	movs	r2, #3
 80056b0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	2203      	movs	r2, #3
 80056b6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	4a20      	ldr	r2, [pc, #128]	@ (800573c <_DoInit+0xa4>)
 80056bc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	4a1f      	ldr	r2, [pc, #124]	@ (8005740 <_DoInit+0xa8>)
 80056c2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80056ca:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	2200      	movs	r2, #0
 80056d0:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2200      	movs	r2, #0
 80056d6:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	2200      	movs	r2, #0
 80056dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	4a16      	ldr	r2, [pc, #88]	@ (800573c <_DoInit+0xa4>)
 80056e2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	4a17      	ldr	r2, [pc, #92]	@ (8005744 <_DoInit+0xac>)
 80056e8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2210      	movs	r2, #16
 80056ee:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	2200      	movs	r2, #0
 80056f4:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2200      	movs	r2, #0
 80056fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	2200      	movs	r2, #0
 8005700:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005702:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005706:	2300      	movs	r3, #0
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	e00c      	b.n	8005726 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f1c3 030f 	rsb	r3, r3, #15
 8005712:	4a0d      	ldr	r2, [pc, #52]	@ (8005748 <_DoInit+0xb0>)
 8005714:	5cd1      	ldrb	r1, [r2, r3]
 8005716:	683a      	ldr	r2, [r7, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4413      	add	r3, r2
 800571c:	460a      	mov	r2, r1
 800571e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3301      	adds	r3, #1
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2b0f      	cmp	r3, #15
 800572a:	d9ef      	bls.n	800570c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800572c:	f3bf 8f5f 	dmb	sy
}
 8005730:	bf00      	nop
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	20012ed8 	.word	0x20012ed8
 800573c:	08007aa0 	.word	0x08007aa0
 8005740:	20012f80 	.word	0x20012f80
 8005744:	20013380 	.word	0x20013380
 8005748:	08007b30 	.word	0x08007b30

0800574c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800574c:	b580      	push	{r7, lr}
 800574e:	b08c      	sub	sp, #48	@ 0x30
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8005758:	4b3e      	ldr	r3, [pc, #248]	@ (8005854 <SEGGER_RTT_ReadNoLock+0x108>)
 800575a:	623b      	str	r3, [r7, #32]
 800575c:	6a3b      	ldr	r3, [r7, #32]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b53      	cmp	r3, #83	@ 0x53
 8005764:	d001      	beq.n	800576a <SEGGER_RTT_ReadNoLock+0x1e>
 8005766:	f7ff ff97 	bl	8005698 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800576a:	68fa      	ldr	r2, [r7, #12]
 800576c:	4613      	mov	r3, r2
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	4413      	add	r3, r2
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	3360      	adds	r3, #96	@ 0x60
 8005776:	4a37      	ldr	r2, [pc, #220]	@ (8005854 <SEGGER_RTT_ReadNoLock+0x108>)
 8005778:	4413      	add	r3, r2
 800577a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800578c:	2300      	movs	r3, #0
 800578e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	429a      	cmp	r2, r3
 8005796:	d92b      	bls.n	80057f0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	689a      	ldr	r2, [r3, #8]
 800579c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	4293      	cmp	r3, r2
 80057a8:	bf28      	it	cs
 80057aa:	4613      	movcs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b4:	4413      	add	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	6939      	ldr	r1, [r7, #16]
 80057bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057be:	f001 fc91 	bl	80070e4 <memcpy>
    NumBytesRead += NumBytesRem;
 80057c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	4413      	add	r3, r2
 80057c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80057ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	4413      	add	r3, r2
 80057d0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80057d2:	687a      	ldr	r2, [r7, #4]
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80057da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	4413      	add	r3, r2
 80057e0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d101      	bne.n	80057f0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80057ec:	2300      	movs	r3, #0
 80057ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80057f0:	69ba      	ldr	r2, [r7, #24]
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4293      	cmp	r3, r2
 80057fe:	bf28      	it	cs
 8005800:	4613      	movcs	r3, r2
 8005802:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d019      	beq.n	800583e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005810:	4413      	add	r3, r2
 8005812:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	6939      	ldr	r1, [r7, #16]
 8005818:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800581a:	f001 fc63 	bl	80070e4 <memcpy>
    NumBytesRead += NumBytesRem;
 800581e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	4413      	add	r3, r2
 8005824:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	4413      	add	r3, r2
 800582c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005836:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	4413      	add	r3, r2
 800583c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800583e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005840:	2b00      	cmp	r3, #0
 8005842:	d002      	beq.n	800584a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005848:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800584a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800584c:	4618      	mov	r0, r3
 800584e:	3730      	adds	r7, #48	@ 0x30
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	20012ed8 	.word	0x20012ed8

08005858 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005858:	b580      	push	{r7, lr}
 800585a:	b088      	sub	sp, #32
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
 8005864:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005866:	4b3d      	ldr	r3, [pc, #244]	@ (800595c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	2b53      	cmp	r3, #83	@ 0x53
 8005872:	d001      	beq.n	8005878 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005874:	f7ff ff10 	bl	8005698 <_DoInit>
  SEGGER_RTT_LOCK();
 8005878:	f3ef 8311 	mrs	r3, BASEPRI
 800587c:	f04f 0120 	mov.w	r1, #32
 8005880:	f381 8811 	msr	BASEPRI, r1
 8005884:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005886:	4b35      	ldr	r3, [pc, #212]	@ (800595c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005888:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800588a:	2300      	movs	r3, #0
 800588c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800588e:	6939      	ldr	r1, [r7, #16]
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	1c5a      	adds	r2, r3, #1
 8005894:	4613      	mov	r3, r2
 8005896:	005b      	lsls	r3, r3, #1
 8005898:	4413      	add	r3, r2
 800589a:	00db      	lsls	r3, r3, #3
 800589c:	440b      	add	r3, r1
 800589e:	3304      	adds	r3, #4
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	3301      	adds	r3, #1
 80058aa:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	69fa      	ldr	r2, [r7, #28]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	dbeb      	blt.n	800588e <SEGGER_RTT_AllocUpBuffer+0x36>
 80058b6:	e000      	b.n	80058ba <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80058b8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	69fa      	ldr	r2, [r7, #28]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	da3f      	bge.n	8005944 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80058c4:	6939      	ldr	r1, [r7, #16]
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	1c5a      	adds	r2, r3, #1
 80058ca:	4613      	mov	r3, r2
 80058cc:	005b      	lsls	r3, r3, #1
 80058ce:	4413      	add	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	440b      	add	r3, r1
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80058d8:	6939      	ldr	r1, [r7, #16]
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	1c5a      	adds	r2, r3, #1
 80058de:	4613      	mov	r3, r2
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	4413      	add	r3, r2
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	440b      	add	r3, r1
 80058e8:	3304      	adds	r3, #4
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80058ee:	6939      	ldr	r1, [r7, #16]
 80058f0:	69fa      	ldr	r2, [r7, #28]
 80058f2:	4613      	mov	r3, r2
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	4413      	add	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	440b      	add	r3, r1
 80058fc:	3320      	adds	r3, #32
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005902:	6939      	ldr	r1, [r7, #16]
 8005904:	69fa      	ldr	r2, [r7, #28]
 8005906:	4613      	mov	r3, r2
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	4413      	add	r3, r2
 800590c:	00db      	lsls	r3, r3, #3
 800590e:	440b      	add	r3, r1
 8005910:	3328      	adds	r3, #40	@ 0x28
 8005912:	2200      	movs	r2, #0
 8005914:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005916:	6939      	ldr	r1, [r7, #16]
 8005918:	69fa      	ldr	r2, [r7, #28]
 800591a:	4613      	mov	r3, r2
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	4413      	add	r3, r2
 8005920:	00db      	lsls	r3, r3, #3
 8005922:	440b      	add	r3, r1
 8005924:	3324      	adds	r3, #36	@ 0x24
 8005926:	2200      	movs	r2, #0
 8005928:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800592a:	6939      	ldr	r1, [r7, #16]
 800592c:	69fa      	ldr	r2, [r7, #28]
 800592e:	4613      	mov	r3, r2
 8005930:	005b      	lsls	r3, r3, #1
 8005932:	4413      	add	r3, r2
 8005934:	00db      	lsls	r3, r3, #3
 8005936:	440b      	add	r3, r1
 8005938:	332c      	adds	r3, #44	@ 0x2c
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800593e:	f3bf 8f5f 	dmb	sy
 8005942:	e002      	b.n	800594a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005944:	f04f 33ff 	mov.w	r3, #4294967295
 8005948:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005950:	69fb      	ldr	r3, [r7, #28]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3720      	adds	r7, #32
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	20012ed8 	.word	0x20012ed8

08005960 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005960:	b580      	push	{r7, lr}
 8005962:	b08a      	sub	sp, #40	@ 0x28
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800596e:	4b21      	ldr	r3, [pc, #132]	@ (80059f4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005970:	623b      	str	r3, [r7, #32]
 8005972:	6a3b      	ldr	r3, [r7, #32]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	b2db      	uxtb	r3, r3
 8005978:	2b53      	cmp	r3, #83	@ 0x53
 800597a:	d001      	beq.n	8005980 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800597c:	f7ff fe8c 	bl	8005698 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005980:	4b1c      	ldr	r3, [pc, #112]	@ (80059f4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005982:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2b02      	cmp	r3, #2
 8005988:	d82c      	bhi.n	80059e4 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800598a:	f3ef 8311 	mrs	r3, BASEPRI
 800598e:	f04f 0120 	mov.w	r1, #32
 8005992:	f381 8811 	msr	BASEPRI, r1
 8005996:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	4613      	mov	r3, r2
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	4413      	add	r3, r2
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	3360      	adds	r3, #96	@ 0x60
 80059a4:	69fa      	ldr	r2, [r7, #28]
 80059a6:	4413      	add	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00e      	beq.n	80059ce <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	683a      	ldr	r2, [r7, #0]
 80059c0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2200      	movs	r2, #0
 80059c6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	2200      	movs	r2, #0
 80059cc:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059d2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80059d4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80059de:	2300      	movs	r3, #0
 80059e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e2:	e002      	b.n	80059ea <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 80059e4:	f04f 33ff 	mov.w	r3, #4294967295
 80059e8:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 80059ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3728      	adds	r7, #40	@ 0x28
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	20012ed8 	.word	0x20012ed8

080059f8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  sStart = pText; // Remember start of string.
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	617b      	str	r3, [r7, #20]
  //
  // Save space to store count byte(s).
  //
  pLen = pPayload++;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	60fa      	str	r2, [r7, #12]
 8005a0e:	613b      	str	r3, [r7, #16]
  pPayload += 2;
#endif
  //
  // Limit string to maximum length and copy into payload buffer.
  //
  if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b80      	cmp	r3, #128	@ 0x80
 8005a14:	d90a      	bls.n	8005a2c <_EncodeStr+0x34>
    Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8005a16:	2380      	movs	r3, #128	@ 0x80
 8005a18:	607b      	str	r3, [r7, #4]
  }
  while ((Limit-- > 0) && (*pText != '\0')) {
 8005a1a:	e007      	b.n	8005a2c <_EncodeStr+0x34>
    *pPayload++ = *pText++;
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	1c53      	adds	r3, r2, #1
 8005a20:	60bb      	str	r3, [r7, #8]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	1c59      	adds	r1, r3, #1
 8005a26:	60f9      	str	r1, [r7, #12]
 8005a28:	7812      	ldrb	r2, [r2, #0]
 8005a2a:	701a      	strb	r2, [r3, #0]
  while ((Limit-- > 0) && (*pText != '\0')) {
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	1e5a      	subs	r2, r3, #1
 8005a30:	607a      	str	r2, [r7, #4]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <_EncodeStr+0x46>
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1ee      	bne.n	8005a1c <_EncodeStr+0x24>
  Limit = (unsigned int)(pText - sStart);
  *pLen++ = (U8)255;
  *pLen++ = (U8)((Limit >> 8) & 255);
  *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
  *pLen = (U8)(pText - sStart);
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	b2da      	uxtb	r2, r3
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	701a      	strb	r2, [r3, #0]
#endif
  //
  return pPayload;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	371c      	adds	r7, #28
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3307      	adds	r3, #7
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005a76:	4b34      	ldr	r3, [pc, #208]	@ (8005b48 <_HandleIncomingPacket+0xd8>)
 8005a78:	7e1b      	ldrb	r3, [r3, #24]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	1cfb      	adds	r3, r7, #3
 8005a7e:	2201      	movs	r2, #1
 8005a80:	4619      	mov	r1, r3
 8005a82:	f7ff fe63 	bl	800574c <SEGGER_RTT_ReadNoLock>
 8005a86:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d057      	beq.n	8005b3e <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8005a8e:	78fb      	ldrb	r3, [r7, #3]
 8005a90:	2b80      	cmp	r3, #128	@ 0x80
 8005a92:	d031      	beq.n	8005af8 <_HandleIncomingPacket+0x88>
 8005a94:	2b80      	cmp	r3, #128	@ 0x80
 8005a96:	dc40      	bgt.n	8005b1a <_HandleIncomingPacket+0xaa>
 8005a98:	2b07      	cmp	r3, #7
 8005a9a:	dc15      	bgt.n	8005ac8 <_HandleIncomingPacket+0x58>
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	dd3c      	ble.n	8005b1a <_HandleIncomingPacket+0xaa>
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	2b06      	cmp	r3, #6
 8005aa4:	d839      	bhi.n	8005b1a <_HandleIncomingPacket+0xaa>
 8005aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8005aac <_HandleIncomingPacket+0x3c>)
 8005aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aac:	08005acf 	.word	0x08005acf
 8005ab0:	08005ad5 	.word	0x08005ad5
 8005ab4:	08005adb 	.word	0x08005adb
 8005ab8:	08005ae1 	.word	0x08005ae1
 8005abc:	08005ae7 	.word	0x08005ae7
 8005ac0:	08005aed 	.word	0x08005aed
 8005ac4:	08005af3 	.word	0x08005af3
 8005ac8:	2b7f      	cmp	r3, #127	@ 0x7f
 8005aca:	d033      	beq.n	8005b34 <_HandleIncomingPacket+0xc4>
 8005acc:	e025      	b.n	8005b1a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005ace:	f000 fb25 	bl	800611c <SEGGER_SYSVIEW_Start>
      break;
 8005ad2:	e034      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005ad4:	f000 fbdc 	bl	8006290 <SEGGER_SYSVIEW_Stop>
      break;
 8005ad8:	e031      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005ada:	f000 fdb5 	bl	8006648 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005ade:	e02e      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005ae0:	f000 fd7a 	bl	80065d8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005ae4:	e02b      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005ae6:	f000 fbf9 	bl	80062dc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005aea:	e028      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005aec:	f001 f8e6 	bl	8006cbc <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005af0:	e025      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005af2:	f001 f8c5 	bl	8006c80 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005af6:	e022      	b.n	8005b3e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005af8:	4b13      	ldr	r3, [pc, #76]	@ (8005b48 <_HandleIncomingPacket+0xd8>)
 8005afa:	7e1b      	ldrb	r3, [r3, #24]
 8005afc:	4618      	mov	r0, r3
 8005afe:	1cfb      	adds	r3, r7, #3
 8005b00:	2201      	movs	r2, #1
 8005b02:	4619      	mov	r1, r3
 8005b04:	f7ff fe22 	bl	800574c <SEGGER_RTT_ReadNoLock>
 8005b08:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d013      	beq.n	8005b38 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005b10:	78fb      	ldrb	r3, [r7, #3]
 8005b12:	4618      	mov	r0, r3
 8005b14:	f001 f82a 	bl	8006b6c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005b18:	e00e      	b.n	8005b38 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005b1a:	78fb      	ldrb	r3, [r7, #3]
 8005b1c:	b25b      	sxtb	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	da0c      	bge.n	8005b3c <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005b22:	4b09      	ldr	r3, [pc, #36]	@ (8005b48 <_HandleIncomingPacket+0xd8>)
 8005b24:	7e1b      	ldrb	r3, [r3, #24]
 8005b26:	4618      	mov	r0, r3
 8005b28:	1cfb      	adds	r3, r7, #3
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	f7ff fe0d 	bl	800574c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005b32:	e003      	b.n	8005b3c <_HandleIncomingPacket+0xcc>
      break;
 8005b34:	bf00      	nop
 8005b36:	e002      	b.n	8005b3e <_HandleIncomingPacket+0xce>
      break;
 8005b38:	bf00      	nop
 8005b3a:	e000      	b.n	8005b3e <_HandleIncomingPacket+0xce>
      break;
 8005b3c:	bf00      	nop
    }
  }
}
 8005b3e:	bf00      	nop
 8005b40:	3708      	adds	r7, #8
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	20019798 	.word	0x20019798

08005b4c <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08c      	sub	sp, #48	@ 0x30
 8005b50:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005b52:	2301      	movs	r3, #1
 8005b54:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005b56:	1d3b      	adds	r3, r7, #4
 8005b58:	3301      	adds	r3, #1
 8005b5a:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b60:	4b31      	ldr	r3, [pc, #196]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b66:	e00b      	b.n	8005b80 <_TrySendOverflowPacket+0x34>
 8005b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6a:	b2da      	uxtb	r2, r3
 8005b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6e:	1c59      	adds	r1, r3, #1
 8005b70:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005b72:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005b76:	b2d2      	uxtb	r2, r2
 8005b78:	701a      	strb	r2, [r3, #0]
 8005b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b7c:	09db      	lsrs	r3, r3, #7
 8005b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b82:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b84:	d8f0      	bhi.n	8005b68 <_TrySendOverflowPacket+0x1c>
 8005b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b88:	1c5a      	adds	r2, r3, #1
 8005b8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b8e:	b2d2      	uxtb	r2, r2
 8005b90:	701a      	strb	r2, [r3, #0]
 8005b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b94:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005b96:	4b25      	ldr	r3, [pc, #148]	@ (8005c2c <_TrySendOverflowPacket+0xe0>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005b9c:	4b22      	ldr	r3, [pc, #136]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	623b      	str	r3, [r7, #32]
 8005bae:	e00b      	b.n	8005bc8 <_TrySendOverflowPacket+0x7c>
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb6:	1c59      	adds	r1, r3, #1
 8005bb8:	6279      	str	r1, [r7, #36]	@ 0x24
 8005bba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	701a      	strb	r2, [r3, #0]
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
 8005bc4:	09db      	lsrs	r3, r3, #7
 8005bc6:	623b      	str	r3, [r7, #32]
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
 8005bca:	2b7f      	cmp	r3, #127	@ 0x7f
 8005bcc:	d8f0      	bhi.n	8005bb0 <_TrySendOverflowPacket+0x64>
 8005bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd0:	1c5a      	adds	r2, r3, #1
 8005bd2:	627a      	str	r2, [r7, #36]	@ 0x24
 8005bd4:	6a3a      	ldr	r2, [r7, #32]
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	701a      	strb	r2, [r3, #0]
 8005bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bdc:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8005bde:	4b12      	ldr	r3, [pc, #72]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005be0:	785b      	ldrb	r3, [r3, #1]
 8005be2:	4618      	mov	r0, r3
 8005be4:	1d3b      	adds	r3, r7, #4
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	461a      	mov	r2, r3
 8005bec:	1d3b      	adds	r3, r7, #4
 8005bee:	4619      	mov	r1, r3
 8005bf0:	f7fa faee 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d009      	beq.n	8005c12 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005c00:	69bb      	ldr	r3, [r7, #24]
 8005c02:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005c04:	4b08      	ldr	r3, [pc, #32]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	b2da      	uxtb	r2, r3
 8005c0c:	4b06      	ldr	r3, [pc, #24]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005c0e:	701a      	strb	r2, [r3, #0]
 8005c10:	e004      	b.n	8005c1c <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005c12:	4b05      	ldr	r3, [pc, #20]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	3301      	adds	r3, #1
 8005c18:	4a03      	ldr	r2, [pc, #12]	@ (8005c28 <_TrySendOverflowPacket+0xdc>)
 8005c1a:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005c1c:	693b      	ldr	r3, [r7, #16]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3730      	adds	r7, #48	@ 0x30
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	20019798 	.word	0x20019798
 8005c2c:	e0001004 	.word	0xe0001004

08005c30 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b08a      	sub	sp, #40	@ 0x28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005c3c:	4b98      	ldr	r3, [pc, #608]	@ (8005ea0 <_SendPacket+0x270>)
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d010      	beq.n	8005c66 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005c44:	4b96      	ldr	r3, [pc, #600]	@ (8005ea0 <_SendPacket+0x270>)
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 812d 	beq.w	8005ea8 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005c4e:	4b94      	ldr	r3, [pc, #592]	@ (8005ea0 <_SendPacket+0x270>)
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d109      	bne.n	8005c6a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005c56:	f7ff ff79 	bl	8005b4c <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005c5a:	4b91      	ldr	r3, [pc, #580]	@ (8005ea0 <_SendPacket+0x270>)
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	f040 8124 	bne.w	8005eac <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8005c64:	e001      	b.n	8005c6a <_SendPacket+0x3a>
    goto Send;
 8005c66:	bf00      	nop
 8005c68:	e000      	b.n	8005c6c <_SendPacket+0x3c>
Send:
 8005c6a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2b1f      	cmp	r3, #31
 8005c70:	d809      	bhi.n	8005c86 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005c72:	4b8b      	ldr	r3, [pc, #556]	@ (8005ea0 <_SendPacket+0x270>)
 8005c74:	69da      	ldr	r2, [r3, #28]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	fa22 f303 	lsr.w	r3, r2, r3
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f040 8115 	bne.w	8005eb0 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2b17      	cmp	r3, #23
 8005c8a:	d807      	bhi.n	8005c9c <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	60fb      	str	r3, [r7, #12]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	b2da      	uxtb	r2, r3
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	701a      	strb	r2, [r3, #0]
 8005c9a:	e0c4      	b.n	8005e26 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ca8:	d912      	bls.n	8005cd0 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	09da      	lsrs	r2, r3, #7
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	60fb      	str	r3, [r7, #12]
 8005cb4:	b2d2      	uxtb	r2, r2
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	68fa      	ldr	r2, [r7, #12]
 8005cc0:	3a01      	subs	r2, #1
 8005cc2:	60fa      	str	r2, [r7, #12]
 8005cc4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	701a      	strb	r2, [r3, #0]
 8005cce:	e006      	b.n	8005cde <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	60fb      	str	r3, [r7, #12]
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2b7e      	cmp	r3, #126	@ 0x7e
 8005ce2:	d807      	bhi.n	8005cf4 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	60fb      	str	r3, [r7, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	701a      	strb	r2, [r3, #0]
 8005cf2:	e098      	b.n	8005e26 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cfa:	d212      	bcs.n	8005d22 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	09da      	lsrs	r2, r3, #7
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	68fa      	ldr	r2, [r7, #12]
 8005d12:	3a01      	subs	r2, #1
 8005d14:	60fa      	str	r2, [r7, #12]
 8005d16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	701a      	strb	r2, [r3, #0]
 8005d20:	e081      	b.n	8005e26 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d28:	d21d      	bcs.n	8005d66 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	0b9a      	lsrs	r2, r3, #14
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	60fb      	str	r3, [r7, #12]
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	09db      	lsrs	r3, r3, #7
 8005d3e:	b2db      	uxtb	r3, r3
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	3a01      	subs	r2, #1
 8005d44:	60fa      	str	r2, [r7, #12]
 8005d46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	3a01      	subs	r2, #1
 8005d58:	60fa      	str	r2, [r7, #12]
 8005d5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d5e:	b2da      	uxtb	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	701a      	strb	r2, [r3, #0]
 8005d64:	e05f      	b.n	8005e26 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6c:	d228      	bcs.n	8005dc0 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	0d5a      	lsrs	r2, r3, #21
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	3b01      	subs	r3, #1
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	b2d2      	uxtb	r2, r2
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	0b9b      	lsrs	r3, r3, #14
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	3a01      	subs	r2, #1
 8005d88:	60fa      	str	r2, [r7, #12]
 8005d8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	09db      	lsrs	r3, r3, #7
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	3a01      	subs	r2, #1
 8005d9e:	60fa      	str	r2, [r7, #12]
 8005da0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005da4:	b2da      	uxtb	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	3a01      	subs	r2, #1
 8005db2:	60fa      	str	r2, [r7, #12]
 8005db4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005db8:	b2da      	uxtb	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	701a      	strb	r2, [r3, #0]
 8005dbe:	e032      	b.n	8005e26 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	0f1a      	lsrs	r2, r3, #28
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	60fb      	str	r3, [r7, #12]
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	0d5b      	lsrs	r3, r3, #21
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	3a01      	subs	r2, #1
 8005dda:	60fa      	str	r2, [r7, #12]
 8005ddc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005de0:	b2da      	uxtb	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	0b9b      	lsrs	r3, r3, #14
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	3a01      	subs	r2, #1
 8005df0:	60fa      	str	r2, [r7, #12]
 8005df2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	09db      	lsrs	r3, r3, #7
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	3a01      	subs	r2, #1
 8005e06:	60fa      	str	r2, [r7, #12]
 8005e08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	3a01      	subs	r2, #1
 8005e1a:	60fa      	str	r2, [r7, #12]
 8005e1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005e20:	b2da      	uxtb	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005e26:	4b1f      	ldr	r3, [pc, #124]	@ (8005ea4 <_SendPacket+0x274>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8005ea0 <_SendPacket+0x270>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	623b      	str	r3, [r7, #32]
 8005e3e:	e00b      	b.n	8005e58 <_SendPacket+0x228>
 8005e40:	6a3b      	ldr	r3, [r7, #32]
 8005e42:	b2da      	uxtb	r2, r3
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	1c59      	adds	r1, r3, #1
 8005e48:	6279      	str	r1, [r7, #36]	@ 0x24
 8005e4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005e4e:	b2d2      	uxtb	r2, r2
 8005e50:	701a      	strb	r2, [r3, #0]
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	09db      	lsrs	r3, r3, #7
 8005e56:	623b      	str	r3, [r7, #32]
 8005e58:	6a3b      	ldr	r3, [r7, #32]
 8005e5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e5c:	d8f0      	bhi.n	8005e40 <_SendPacket+0x210>
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	627a      	str	r2, [r7, #36]	@ 0x24
 8005e64:	6a3a      	ldr	r2, [r7, #32]
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	701a      	strb	r2, [r3, #0]
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8005e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea0 <_SendPacket+0x270>)
 8005e70:	785b      	ldrb	r3, [r3, #1]
 8005e72:	4618      	mov	r0, r3
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	1ad3      	subs	r3, r2, r3
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	68f9      	ldr	r1, [r7, #12]
 8005e7e:	f7fa f9a7 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005e82:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d003      	beq.n	8005e92 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005e8a:	4a05      	ldr	r2, [pc, #20]	@ (8005ea0 <_SendPacket+0x270>)
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	60d3      	str	r3, [r2, #12]
 8005e90:	e00f      	b.n	8005eb2 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005e92:	4b03      	ldr	r3, [pc, #12]	@ (8005ea0 <_SendPacket+0x270>)
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	3301      	adds	r3, #1
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	4b01      	ldr	r3, [pc, #4]	@ (8005ea0 <_SendPacket+0x270>)
 8005e9c:	701a      	strb	r2, [r3, #0]
 8005e9e:	e008      	b.n	8005eb2 <_SendPacket+0x282>
 8005ea0:	20019798 	.word	0x20019798
 8005ea4:	e0001004 	.word	0xe0001004
    goto SendDone;
 8005ea8:	bf00      	nop
 8005eaa:	e002      	b.n	8005eb2 <_SendPacket+0x282>
      goto SendDone;
 8005eac:	bf00      	nop
 8005eae:	e000      	b.n	8005eb2 <_SendPacket+0x282>
      goto SendDone;
 8005eb0:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005eb2:	4b14      	ldr	r3, [pc, #80]	@ (8005f04 <_SendPacket+0x2d4>)
 8005eb4:	7e1b      	ldrb	r3, [r3, #24]
 8005eb6:	4619      	mov	r1, r3
 8005eb8:	4a13      	ldr	r2, [pc, #76]	@ (8005f08 <_SendPacket+0x2d8>)
 8005eba:	460b      	mov	r3, r1
 8005ebc:	005b      	lsls	r3, r3, #1
 8005ebe:	440b      	add	r3, r1
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	4413      	add	r3, r2
 8005ec4:	336c      	adds	r3, #108	@ 0x6c
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8005f04 <_SendPacket+0x2d4>)
 8005eca:	7e1b      	ldrb	r3, [r3, #24]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	490e      	ldr	r1, [pc, #56]	@ (8005f08 <_SendPacket+0x2d8>)
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	005b      	lsls	r3, r3, #1
 8005ed4:	4403      	add	r3, r0
 8005ed6:	00db      	lsls	r3, r3, #3
 8005ed8:	440b      	add	r3, r1
 8005eda:	3370      	adds	r3, #112	@ 0x70
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d00b      	beq.n	8005efa <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005ee2:	4b08      	ldr	r3, [pc, #32]	@ (8005f04 <_SendPacket+0x2d4>)
 8005ee4:	789b      	ldrb	r3, [r3, #2]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d107      	bne.n	8005efa <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005eea:	4b06      	ldr	r3, [pc, #24]	@ (8005f04 <_SendPacket+0x2d4>)
 8005eec:	2201      	movs	r2, #1
 8005eee:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005ef0:	f7ff fdbe 	bl	8005a70 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005ef4:	4b03      	ldr	r3, [pc, #12]	@ (8005f04 <_SendPacket+0x2d4>)
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8005efa:	bf00      	nop
 8005efc:	3728      	adds	r7, #40	@ 0x28
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	20019798 	.word	0x20019798
 8005f08:	20012ed8 	.word	0x20012ed8

08005f0c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b086      	sub	sp, #24
 8005f10:	af02      	add	r7, sp, #8
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	f44f 42c8 	mov.w	r2, #25600	@ 0x6400
 8005f20:	4917      	ldr	r1, [pc, #92]	@ (8005f80 <SEGGER_SYSVIEW_Init+0x74>)
 8005f22:	4818      	ldr	r0, [pc, #96]	@ (8005f84 <SEGGER_SYSVIEW_Init+0x78>)
 8005f24:	f7ff fc98 	bl	8005858 <SEGGER_RTT_AllocUpBuffer>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	4b16      	ldr	r3, [pc, #88]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f2e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005f30:	4b15      	ldr	r3, [pc, #84]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f32:	785a      	ldrb	r2, [r3, #1]
 8005f34:	4b14      	ldr	r3, [pc, #80]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f36:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005f38:	4b13      	ldr	r3, [pc, #76]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f3a:	7e1b      	ldrb	r3, [r3, #24]
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	2300      	movs	r3, #0
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	2308      	movs	r3, #8
 8005f44:	4a11      	ldr	r2, [pc, #68]	@ (8005f8c <SEGGER_SYSVIEW_Init+0x80>)
 8005f46:	490f      	ldr	r1, [pc, #60]	@ (8005f84 <SEGGER_SYSVIEW_Init+0x78>)
 8005f48:	f7ff fd0a 	bl	8005960 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005f52:	4b0f      	ldr	r3, [pc, #60]	@ (8005f90 <SEGGER_SYSVIEW_Init+0x84>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a0c      	ldr	r2, [pc, #48]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f58:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005f5a:	4a0b      	ldr	r2, [pc, #44]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005f60:	4a09      	ldr	r2, [pc, #36]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005f66:	4a08      	ldr	r2, [pc, #32]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005f6c:	4a06      	ldr	r2, [pc, #24]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005f72:	4b05      	ldr	r3, [pc, #20]	@ (8005f88 <SEGGER_SYSVIEW_Init+0x7c>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005f78:	bf00      	nop
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	20013390 	.word	0x20013390
 8005f84:	08007ab4 	.word	0x08007ab4
 8005f88:	20019798 	.word	0x20019798
 8005f8c:	20019790 	.word	0x20019790
 8005f90:	e0001004 	.word	0xe0001004

08005f94 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005f9c:	4a04      	ldr	r2, [pc, #16]	@ (8005fb0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6113      	str	r3, [r2, #16]
}
 8005fa2:	bf00      	nop
 8005fa4:	370c      	adds	r7, #12
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	20019798 	.word	0x20019798

08005fb4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005fbc:	f3ef 8311 	mrs	r3, BASEPRI
 8005fc0:	f04f 0120 	mov.w	r1, #32
 8005fc4:	f381 8811 	msr	BASEPRI, r1
 8005fc8:	60fb      	str	r3, [r7, #12]
 8005fca:	4808      	ldr	r0, [pc, #32]	@ (8005fec <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005fcc:	f7ff fd44 	bl	8005a58 <_PreparePacket>
 8005fd0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	68b9      	ldr	r1, [r7, #8]
 8005fd6:	68b8      	ldr	r0, [r7, #8]
 8005fd8:	f7ff fe2a 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f383 8811 	msr	BASEPRI, r3
}
 8005fe2:	bf00      	nop
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	200197c8 	.word	0x200197c8

08005ff0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005ffa:	f3ef 8311 	mrs	r3, BASEPRI
 8005ffe:	f04f 0120 	mov.w	r1, #32
 8006002:	f381 8811 	msr	BASEPRI, r1
 8006006:	617b      	str	r3, [r7, #20]
 8006008:	4816      	ldr	r0, [pc, #88]	@ (8006064 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800600a:	f7ff fd25 	bl	8005a58 <_PreparePacket>
 800600e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	61fb      	str	r3, [r7, #28]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	61bb      	str	r3, [r7, #24]
 800601c:	e00b      	b.n	8006036 <SEGGER_SYSVIEW_RecordU32+0x46>
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	b2da      	uxtb	r2, r3
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	1c59      	adds	r1, r3, #1
 8006026:	61f9      	str	r1, [r7, #28]
 8006028:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800602c:	b2d2      	uxtb	r2, r2
 800602e:	701a      	strb	r2, [r3, #0]
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	09db      	lsrs	r3, r3, #7
 8006034:	61bb      	str	r3, [r7, #24]
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	2b7f      	cmp	r3, #127	@ 0x7f
 800603a:	d8f0      	bhi.n	800601e <SEGGER_SYSVIEW_RecordU32+0x2e>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	61fa      	str	r2, [r7, #28]
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	b2d2      	uxtb	r2, r2
 8006046:	701a      	strb	r2, [r3, #0]
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	68f9      	ldr	r1, [r7, #12]
 8006050:	6938      	ldr	r0, [r7, #16]
 8006052:	f7ff fded 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f383 8811 	msr	BASEPRI, r3
}
 800605c:	bf00      	nop
 800605e:	3720      	adds	r7, #32
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	200197c8 	.word	0x200197c8

08006068 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006068:	b580      	push	{r7, lr}
 800606a:	b08c      	sub	sp, #48	@ 0x30
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006074:	f3ef 8311 	mrs	r3, BASEPRI
 8006078:	f04f 0120 	mov.w	r1, #32
 800607c:	f381 8811 	msr	BASEPRI, r1
 8006080:	61fb      	str	r3, [r7, #28]
 8006082:	4825      	ldr	r0, [pc, #148]	@ (8006118 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006084:	f7ff fce8 	bl	8005a58 <_PreparePacket>
 8006088:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006096:	e00b      	b.n	80060b0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609a:	b2da      	uxtb	r2, r3
 800609c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609e:	1c59      	adds	r1, r3, #1
 80060a0:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80060a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	701a      	strb	r2, [r3, #0]
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	09db      	lsrs	r3, r3, #7
 80060ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80060b4:	d8f0      	bhi.n	8006098 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80060b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b8:	1c5a      	adds	r2, r3, #1
 80060ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	701a      	strb	r2, [r3, #0]
 80060c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	623b      	str	r3, [r7, #32]
 80060ce:	e00b      	b.n	80060e8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	b2da      	uxtb	r2, r3
 80060d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d6:	1c59      	adds	r1, r3, #1
 80060d8:	6279      	str	r1, [r7, #36]	@ 0x24
 80060da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80060de:	b2d2      	uxtb	r2, r2
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	09db      	lsrs	r3, r3, #7
 80060e6:	623b      	str	r3, [r7, #32]
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80060ec:	d8f0      	bhi.n	80060d0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80060ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f0:	1c5a      	adds	r2, r3, #1
 80060f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80060f4:	6a3a      	ldr	r2, [r7, #32]
 80060f6:	b2d2      	uxtb	r2, r2
 80060f8:	701a      	strb	r2, [r3, #0]
 80060fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060fc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	6979      	ldr	r1, [r7, #20]
 8006102:	69b8      	ldr	r0, [r7, #24]
 8006104:	f7ff fd94 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	f383 8811 	msr	BASEPRI, r3
}
 800610e:	bf00      	nop
 8006110:	3730      	adds	r7, #48	@ 0x30
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	200197c8 	.word	0x200197c8

0800611c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800611c:	b580      	push	{r7, lr}
 800611e:	b08c      	sub	sp, #48	@ 0x30
 8006120:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006122:	4b58      	ldr	r3, [pc, #352]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 8006124:	2201      	movs	r2, #1
 8006126:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006128:	f3ef 8311 	mrs	r3, BASEPRI
 800612c:	f04f 0120 	mov.w	r1, #32
 8006130:	f381 8811 	msr	BASEPRI, r1
 8006134:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006136:	4b53      	ldr	r3, [pc, #332]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 8006138:	785b      	ldrb	r3, [r3, #1]
 800613a:	220a      	movs	r2, #10
 800613c:	4952      	ldr	r1, [pc, #328]	@ (8006288 <SEGGER_SYSVIEW_Start+0x16c>)
 800613e:	4618      	mov	r0, r3
 8006140:	f7fa f846 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800614a:	200a      	movs	r0, #10
 800614c:	f7ff ff32 	bl	8005fb4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006150:	f3ef 8311 	mrs	r3, BASEPRI
 8006154:	f04f 0120 	mov.w	r1, #32
 8006158:	f381 8811 	msr	BASEPRI, r1
 800615c:	60bb      	str	r3, [r7, #8]
 800615e:	484b      	ldr	r0, [pc, #300]	@ (800628c <SEGGER_SYSVIEW_Start+0x170>)
 8006160:	f7ff fc7a 	bl	8005a58 <_PreparePacket>
 8006164:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800616e:	4b45      	ldr	r3, [pc, #276]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006174:	e00b      	b.n	800618e <SEGGER_SYSVIEW_Start+0x72>
 8006176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006178:	b2da      	uxtb	r2, r3
 800617a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800617c:	1c59      	adds	r1, r3, #1
 800617e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006180:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006184:	b2d2      	uxtb	r2, r2
 8006186:	701a      	strb	r2, [r3, #0]
 8006188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618a:	09db      	lsrs	r3, r3, #7
 800618c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800618e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006190:	2b7f      	cmp	r3, #127	@ 0x7f
 8006192:	d8f0      	bhi.n	8006176 <SEGGER_SYSVIEW_Start+0x5a>
 8006194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006196:	1c5a      	adds	r2, r3, #1
 8006198:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800619a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800619c:	b2d2      	uxtb	r2, r2
 800619e:	701a      	strb	r2, [r3, #0]
 80061a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061a2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80061a8:	4b36      	ldr	r3, [pc, #216]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	623b      	str	r3, [r7, #32]
 80061ae:	e00b      	b.n	80061c8 <SEGGER_SYSVIEW_Start+0xac>
 80061b0:	6a3b      	ldr	r3, [r7, #32]
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b6:	1c59      	adds	r1, r3, #1
 80061b8:	6279      	str	r1, [r7, #36]	@ 0x24
 80061ba:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061be:	b2d2      	uxtb	r2, r2
 80061c0:	701a      	strb	r2, [r3, #0]
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	09db      	lsrs	r3, r3, #7
 80061c6:	623b      	str	r3, [r7, #32]
 80061c8:	6a3b      	ldr	r3, [r7, #32]
 80061ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80061cc:	d8f0      	bhi.n	80061b0 <SEGGER_SYSVIEW_Start+0x94>
 80061ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80061d4:	6a3a      	ldr	r2, [r7, #32]
 80061d6:	b2d2      	uxtb	r2, r2
 80061d8:	701a      	strb	r2, [r3, #0]
 80061da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061dc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	61fb      	str	r3, [r7, #28]
 80061e2:	4b28      	ldr	r3, [pc, #160]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	61bb      	str	r3, [r7, #24]
 80061e8:	e00b      	b.n	8006202 <SEGGER_SYSVIEW_Start+0xe6>
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	1c59      	adds	r1, r3, #1
 80061f2:	61f9      	str	r1, [r7, #28]
 80061f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061f8:	b2d2      	uxtb	r2, r2
 80061fa:	701a      	strb	r2, [r3, #0]
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	09db      	lsrs	r3, r3, #7
 8006200:	61bb      	str	r3, [r7, #24]
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b7f      	cmp	r3, #127	@ 0x7f
 8006206:	d8f0      	bhi.n	80061ea <SEGGER_SYSVIEW_Start+0xce>
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	61fa      	str	r2, [r7, #28]
 800620e:	69ba      	ldr	r2, [r7, #24]
 8006210:	b2d2      	uxtb	r2, r2
 8006212:	701a      	strb	r2, [r3, #0]
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	617b      	str	r3, [r7, #20]
 800621c:	2300      	movs	r3, #0
 800621e:	613b      	str	r3, [r7, #16]
 8006220:	e00b      	b.n	800623a <SEGGER_SYSVIEW_Start+0x11e>
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	b2da      	uxtb	r2, r3
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	1c59      	adds	r1, r3, #1
 800622a:	6179      	str	r1, [r7, #20]
 800622c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006230:	b2d2      	uxtb	r2, r2
 8006232:	701a      	strb	r2, [r3, #0]
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	09db      	lsrs	r3, r3, #7
 8006238:	613b      	str	r3, [r7, #16]
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	2b7f      	cmp	r3, #127	@ 0x7f
 800623e:	d8f0      	bhi.n	8006222 <SEGGER_SYSVIEW_Start+0x106>
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	617a      	str	r2, [r7, #20]
 8006246:	693a      	ldr	r2, [r7, #16]
 8006248:	b2d2      	uxtb	r2, r2
 800624a:	701a      	strb	r2, [r3, #0]
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006250:	2218      	movs	r2, #24
 8006252:	6839      	ldr	r1, [r7, #0]
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff fceb 	bl	8005c30 <_SendPacket>
      RECORD_END();
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006260:	4b08      	ldr	r3, [pc, #32]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 8006262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006264:	2b00      	cmp	r3, #0
 8006266:	d002      	beq.n	800626e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006268:	4b06      	ldr	r3, [pc, #24]	@ (8006284 <SEGGER_SYSVIEW_Start+0x168>)
 800626a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800626e:	f000 f9eb 	bl	8006648 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006272:	f000 f9b1 	bl	80065d8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006276:	f000 fd21 	bl	8006cbc <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800627a:	bf00      	nop
 800627c:	3730      	adds	r7, #48	@ 0x30
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	20019798 	.word	0x20019798
 8006288:	08007b44 	.word	0x08007b44
 800628c:	200197c8 	.word	0x200197c8

08006290 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006296:	f3ef 8311 	mrs	r3, BASEPRI
 800629a:	f04f 0120 	mov.w	r1, #32
 800629e:	f381 8811 	msr	BASEPRI, r1
 80062a2:	607b      	str	r3, [r7, #4]
 80062a4:	480b      	ldr	r0, [pc, #44]	@ (80062d4 <SEGGER_SYSVIEW_Stop+0x44>)
 80062a6:	f7ff fbd7 	bl	8005a58 <_PreparePacket>
 80062aa:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80062ac:	4b0a      	ldr	r3, [pc, #40]	@ (80062d8 <SEGGER_SYSVIEW_Stop+0x48>)
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d007      	beq.n	80062c4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80062b4:	220b      	movs	r2, #11
 80062b6:	6839      	ldr	r1, [r7, #0]
 80062b8:	6838      	ldr	r0, [r7, #0]
 80062ba:	f7ff fcb9 	bl	8005c30 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80062be:	4b06      	ldr	r3, [pc, #24]	@ (80062d8 <SEGGER_SYSVIEW_Stop+0x48>)
 80062c0:	2200      	movs	r2, #0
 80062c2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f383 8811 	msr	BASEPRI, r3
}
 80062ca:	bf00      	nop
 80062cc:	3708      	adds	r7, #8
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	200197c8 	.word	0x200197c8
 80062d8:	20019798 	.word	0x20019798

080062dc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08c      	sub	sp, #48	@ 0x30
 80062e0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80062e2:	f3ef 8311 	mrs	r3, BASEPRI
 80062e6:	f04f 0120 	mov.w	r1, #32
 80062ea:	f381 8811 	msr	BASEPRI, r1
 80062ee:	60fb      	str	r3, [r7, #12]
 80062f0:	4845      	ldr	r0, [pc, #276]	@ (8006408 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80062f2:	f7ff fbb1 	bl	8005a58 <_PreparePacket>
 80062f6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006300:	4b42      	ldr	r3, [pc, #264]	@ (800640c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006306:	e00b      	b.n	8006320 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630a:	b2da      	uxtb	r2, r3
 800630c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800630e:	1c59      	adds	r1, r3, #1
 8006310:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006312:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006316:	b2d2      	uxtb	r2, r2
 8006318:	701a      	strb	r2, [r3, #0]
 800631a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800631c:	09db      	lsrs	r3, r3, #7
 800631e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006322:	2b7f      	cmp	r3, #127	@ 0x7f
 8006324:	d8f0      	bhi.n	8006308 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006328:	1c5a      	adds	r2, r3, #1
 800632a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800632c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	701a      	strb	r2, [r3, #0]
 8006332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006334:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	627b      	str	r3, [r7, #36]	@ 0x24
 800633a:	4b34      	ldr	r3, [pc, #208]	@ (800640c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	623b      	str	r3, [r7, #32]
 8006340:	e00b      	b.n	800635a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	b2da      	uxtb	r2, r3
 8006346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006348:	1c59      	adds	r1, r3, #1
 800634a:	6279      	str	r1, [r7, #36]	@ 0x24
 800634c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006350:	b2d2      	uxtb	r2, r2
 8006352:	701a      	strb	r2, [r3, #0]
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	09db      	lsrs	r3, r3, #7
 8006358:	623b      	str	r3, [r7, #32]
 800635a:	6a3b      	ldr	r3, [r7, #32]
 800635c:	2b7f      	cmp	r3, #127	@ 0x7f
 800635e:	d8f0      	bhi.n	8006342 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	627a      	str	r2, [r7, #36]	@ 0x24
 8006366:	6a3a      	ldr	r2, [r7, #32]
 8006368:	b2d2      	uxtb	r2, r2
 800636a:	701a      	strb	r2, [r3, #0]
 800636c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	61fb      	str	r3, [r7, #28]
 8006374:	4b25      	ldr	r3, [pc, #148]	@ (800640c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	61bb      	str	r3, [r7, #24]
 800637a:	e00b      	b.n	8006394 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	b2da      	uxtb	r2, r3
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	1c59      	adds	r1, r3, #1
 8006384:	61f9      	str	r1, [r7, #28]
 8006386:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	701a      	strb	r2, [r3, #0]
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	09db      	lsrs	r3, r3, #7
 8006392:	61bb      	str	r3, [r7, #24]
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	2b7f      	cmp	r3, #127	@ 0x7f
 8006398:	d8f0      	bhi.n	800637c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	61fa      	str	r2, [r7, #28]
 80063a0:	69ba      	ldr	r2, [r7, #24]
 80063a2:	b2d2      	uxtb	r2, r2
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	617b      	str	r3, [r7, #20]
 80063ae:	2300      	movs	r3, #0
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	e00b      	b.n	80063cc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	1c59      	adds	r1, r3, #1
 80063bc:	6179      	str	r1, [r7, #20]
 80063be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063c2:	b2d2      	uxtb	r2, r2
 80063c4:	701a      	strb	r2, [r3, #0]
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	09db      	lsrs	r3, r3, #7
 80063ca:	613b      	str	r3, [r7, #16]
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80063d0:	d8f0      	bhi.n	80063b4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	1c5a      	adds	r2, r3, #1
 80063d6:	617a      	str	r2, [r7, #20]
 80063d8:	693a      	ldr	r2, [r7, #16]
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	701a      	strb	r2, [r3, #0]
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80063e2:	2218      	movs	r2, #24
 80063e4:	6879      	ldr	r1, [r7, #4]
 80063e6:	68b8      	ldr	r0, [r7, #8]
 80063e8:	f7ff fc22 	bl	8005c30 <_SendPacket>
  RECORD_END();
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80063f2:	4b06      	ldr	r3, [pc, #24]	@ (800640c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80063f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d002      	beq.n	8006400 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80063fa:	4b04      	ldr	r3, [pc, #16]	@ (800640c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80063fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fe:	4798      	blx	r3
  }
}
 8006400:	bf00      	nop
 8006402:	3730      	adds	r7, #48	@ 0x30
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	200197c8 	.word	0x200197c8
 800640c:	20019798 	.word	0x20019798

08006410 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006410:	b580      	push	{r7, lr}
 8006412:	b092      	sub	sp, #72	@ 0x48
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006418:	f3ef 8311 	mrs	r3, BASEPRI
 800641c:	f04f 0120 	mov.w	r1, #32
 8006420:	f381 8811 	msr	BASEPRI, r1
 8006424:	617b      	str	r3, [r7, #20]
 8006426:	486a      	ldr	r0, [pc, #424]	@ (80065d0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006428:	f7ff fb16 	bl	8005a58 <_PreparePacket>
 800642c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	647b      	str	r3, [r7, #68]	@ 0x44
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	4b66      	ldr	r3, [pc, #408]	@ (80065d4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800643c:	691b      	ldr	r3, [r3, #16]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	643b      	str	r3, [r7, #64]	@ 0x40
 8006442:	e00b      	b.n	800645c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006444:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006446:	b2da      	uxtb	r2, r3
 8006448:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800644a:	1c59      	adds	r1, r3, #1
 800644c:	6479      	str	r1, [r7, #68]	@ 0x44
 800644e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]
 8006456:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006458:	09db      	lsrs	r3, r3, #7
 800645a:	643b      	str	r3, [r7, #64]	@ 0x40
 800645c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800645e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006460:	d8f0      	bhi.n	8006444 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006462:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006464:	1c5a      	adds	r2, r3, #1
 8006466:	647a      	str	r2, [r7, #68]	@ 0x44
 8006468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800646a:	b2d2      	uxtb	r2, r2
 800646c:	701a      	strb	r2, [r3, #0]
 800646e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006470:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800647c:	e00b      	b.n	8006496 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800647e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006480:	b2da      	uxtb	r2, r3
 8006482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006484:	1c59      	adds	r1, r3, #1
 8006486:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006488:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800648c:	b2d2      	uxtb	r2, r2
 800648e:	701a      	strb	r2, [r3, #0]
 8006490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006492:	09db      	lsrs	r3, r3, #7
 8006494:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006498:	2b7f      	cmp	r3, #127	@ 0x7f
 800649a:	d8f0      	bhi.n	800647e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800649c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800649e:	1c5a      	adds	r2, r3, #1
 80064a0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80064a4:	b2d2      	uxtb	r2, r2
 80064a6:	701a      	strb	r2, [r3, #0]
 80064a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064aa:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	2220      	movs	r2, #32
 80064b2:	4619      	mov	r1, r3
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f7ff fa9f 	bl	80059f8 <_EncodeStr>
 80064ba:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80064bc:	2209      	movs	r2, #9
 80064be:	68f9      	ldr	r1, [r7, #12]
 80064c0:	6938      	ldr	r0, [r7, #16]
 80064c2:	f7ff fbb5 	bl	8005c30 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	4b40      	ldr	r3, [pc, #256]	@ (80065d4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80064da:	e00b      	b.n	80064f4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80064dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064e2:	1c59      	adds	r1, r3, #1
 80064e4:	6379      	str	r1, [r7, #52]	@ 0x34
 80064e6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064ea:	b2d2      	uxtb	r2, r2
 80064ec:	701a      	strb	r2, [r3, #0]
 80064ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f0:	09db      	lsrs	r3, r3, #7
 80064f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80064f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80064f8:	d8f0      	bhi.n	80064dc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80064fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064fc:	1c5a      	adds	r2, r3, #1
 80064fe:	637a      	str	r2, [r7, #52]	@ 0x34
 8006500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006502:	b2d2      	uxtb	r2, r2
 8006504:	701a      	strb	r2, [r3, #0]
 8006506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006508:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006514:	e00b      	b.n	800652e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006518:	b2da      	uxtb	r2, r3
 800651a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651c:	1c59      	adds	r1, r3, #1
 800651e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006520:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006524:	b2d2      	uxtb	r2, r2
 8006526:	701a      	strb	r2, [r3, #0]
 8006528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652a:	09db      	lsrs	r3, r3, #7
 800652c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800652e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006530:	2b7f      	cmp	r3, #127	@ 0x7f
 8006532:	d8f0      	bhi.n	8006516 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006536:	1c5a      	adds	r2, r3, #1
 8006538:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800653a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800653c:	b2d2      	uxtb	r2, r2
 800653e:	701a      	strb	r2, [r3, #0]
 8006540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006542:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	623b      	str	r3, [r7, #32]
 800654e:	e00b      	b.n	8006568 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006550:	6a3b      	ldr	r3, [r7, #32]
 8006552:	b2da      	uxtb	r2, r3
 8006554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006556:	1c59      	adds	r1, r3, #1
 8006558:	6279      	str	r1, [r7, #36]	@ 0x24
 800655a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800655e:	b2d2      	uxtb	r2, r2
 8006560:	701a      	strb	r2, [r3, #0]
 8006562:	6a3b      	ldr	r3, [r7, #32]
 8006564:	09db      	lsrs	r3, r3, #7
 8006566:	623b      	str	r3, [r7, #32]
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	2b7f      	cmp	r3, #127	@ 0x7f
 800656c:	d8f0      	bhi.n	8006550 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800656e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006570:	1c5a      	adds	r2, r3, #1
 8006572:	627a      	str	r2, [r7, #36]	@ 0x24
 8006574:	6a3a      	ldr	r2, [r7, #32]
 8006576:	b2d2      	uxtb	r2, r2
 8006578:	701a      	strb	r2, [r3, #0]
 800657a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	61fb      	str	r3, [r7, #28]
 8006582:	2300      	movs	r3, #0
 8006584:	61bb      	str	r3, [r7, #24]
 8006586:	e00b      	b.n	80065a0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	b2da      	uxtb	r2, r3
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	1c59      	adds	r1, r3, #1
 8006590:	61f9      	str	r1, [r7, #28]
 8006592:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006596:	b2d2      	uxtb	r2, r2
 8006598:	701a      	strb	r2, [r3, #0]
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	09db      	lsrs	r3, r3, #7
 800659e:	61bb      	str	r3, [r7, #24]
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80065a4:	d8f0      	bhi.n	8006588 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	61fa      	str	r2, [r7, #28]
 80065ac:	69ba      	ldr	r2, [r7, #24]
 80065ae:	b2d2      	uxtb	r2, r2
 80065b0:	701a      	strb	r2, [r3, #0]
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80065b6:	2215      	movs	r2, #21
 80065b8:	68f9      	ldr	r1, [r7, #12]
 80065ba:	6938      	ldr	r0, [r7, #16]
 80065bc:	f7ff fb38 	bl	8005c30 <_SendPacket>
  RECORD_END();
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f383 8811 	msr	BASEPRI, r3
}
 80065c6:	bf00      	nop
 80065c8:	3748      	adds	r7, #72	@ 0x48
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	200197c8 	.word	0x200197c8
 80065d4:	20019798 	.word	0x20019798

080065d8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80065d8:	b580      	push	{r7, lr}
 80065da:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80065dc:	4b07      	ldr	r3, [pc, #28]	@ (80065fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d008      	beq.n	80065f6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80065e4:	4b05      	ldr	r3, [pc, #20]	@ (80065fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d003      	beq.n	80065f6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80065ee:	4b03      	ldr	r3, [pc, #12]	@ (80065fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	4798      	blx	r3
  }
}
 80065f6:	bf00      	nop
 80065f8:	bd80      	pop	{r7, pc}
 80065fa:	bf00      	nop
 80065fc:	20019798 	.word	0x20019798

08006600 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006608:	f3ef 8311 	mrs	r3, BASEPRI
 800660c:	f04f 0120 	mov.w	r1, #32
 8006610:	f381 8811 	msr	BASEPRI, r1
 8006614:	617b      	str	r3, [r7, #20]
 8006616:	480b      	ldr	r0, [pc, #44]	@ (8006644 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006618:	f7ff fa1e 	bl	8005a58 <_PreparePacket>
 800661c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800661e:	2280      	movs	r2, #128	@ 0x80
 8006620:	6879      	ldr	r1, [r7, #4]
 8006622:	6938      	ldr	r0, [r7, #16]
 8006624:	f7ff f9e8 	bl	80059f8 <_EncodeStr>
 8006628:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800662a:	220e      	movs	r2, #14
 800662c:	68f9      	ldr	r1, [r7, #12]
 800662e:	6938      	ldr	r0, [r7, #16]
 8006630:	f7ff fafe 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	f383 8811 	msr	BASEPRI, r3
}
 800663a:	bf00      	nop
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}
 8006642:	bf00      	nop
 8006644:	200197c8 	.word	0x200197c8

08006648 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006648:	b590      	push	{r4, r7, lr}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800664e:	4b15      	ldr	r3, [pc, #84]	@ (80066a4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006650:	6a1b      	ldr	r3, [r3, #32]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d01a      	beq.n	800668c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006656:	4b13      	ldr	r3, [pc, #76]	@ (80066a4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d015      	beq.n	800668c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006660:	4b10      	ldr	r3, [pc, #64]	@ (80066a4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4798      	blx	r3
 8006668:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800666c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800666e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006672:	f04f 0200 	mov.w	r2, #0
 8006676:	f04f 0300 	mov.w	r3, #0
 800667a:	000a      	movs	r2, r1
 800667c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800667e:	4613      	mov	r3, r2
 8006680:	461a      	mov	r2, r3
 8006682:	4621      	mov	r1, r4
 8006684:	200d      	movs	r0, #13
 8006686:	f7ff fcef 	bl	8006068 <SEGGER_SYSVIEW_RecordU32x2>
 800668a:	e006      	b.n	800669a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800668c:	4b06      	ldr	r3, [pc, #24]	@ (80066a8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4619      	mov	r1, r3
 8006692:	200c      	movs	r0, #12
 8006694:	f7ff fcac 	bl	8005ff0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006698:	bf00      	nop
 800669a:	bf00      	nop
 800669c:	370c      	adds	r7, #12
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd90      	pop	{r4, r7, pc}
 80066a2:	bf00      	nop
 80066a4:	20019798 	.word	0x20019798
 80066a8:	e0001004 	.word	0xe0001004

080066ac <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80066b2:	f3ef 8311 	mrs	r3, BASEPRI
 80066b6:	f04f 0120 	mov.w	r1, #32
 80066ba:	f381 8811 	msr	BASEPRI, r1
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	4819      	ldr	r0, [pc, #100]	@ (8006728 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80066c2:	f7ff f9c9 	bl	8005a58 <_PreparePacket>
 80066c6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80066cc:	4b17      	ldr	r3, [pc, #92]	@ (800672c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	617b      	str	r3, [r7, #20]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	613b      	str	r3, [r7, #16]
 80066de:	e00b      	b.n	80066f8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	1c59      	adds	r1, r3, #1
 80066e8:	6179      	str	r1, [r7, #20]
 80066ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	09db      	lsrs	r3, r3, #7
 80066f6:	613b      	str	r3, [r7, #16]
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80066fc:	d8f0      	bhi.n	80066e0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	617a      	str	r2, [r7, #20]
 8006704:	693a      	ldr	r2, [r7, #16]
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800670e:	2202      	movs	r2, #2
 8006710:	6879      	ldr	r1, [r7, #4]
 8006712:	68b8      	ldr	r0, [r7, #8]
 8006714:	f7ff fa8c 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f383 8811 	msr	BASEPRI, r3
}
 800671e:	bf00      	nop
 8006720:	3718      	adds	r7, #24
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	200197c8 	.word	0x200197c8
 800672c:	e000ed04 	.word	0xe000ed04

08006730 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006736:	f3ef 8311 	mrs	r3, BASEPRI
 800673a:	f04f 0120 	mov.w	r1, #32
 800673e:	f381 8811 	msr	BASEPRI, r1
 8006742:	607b      	str	r3, [r7, #4]
 8006744:	4807      	ldr	r0, [pc, #28]	@ (8006764 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006746:	f7ff f987 	bl	8005a58 <_PreparePacket>
 800674a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800674c:	2203      	movs	r2, #3
 800674e:	6839      	ldr	r1, [r7, #0]
 8006750:	6838      	ldr	r0, [r7, #0]
 8006752:	f7ff fa6d 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f383 8811 	msr	BASEPRI, r3
}
 800675c:	bf00      	nop
 800675e:	3708      	adds	r7, #8
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	200197c8 	.word	0x200197c8

08006768 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800676e:	f3ef 8311 	mrs	r3, BASEPRI
 8006772:	f04f 0120 	mov.w	r1, #32
 8006776:	f381 8811 	msr	BASEPRI, r1
 800677a:	607b      	str	r3, [r7, #4]
 800677c:	4807      	ldr	r0, [pc, #28]	@ (800679c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800677e:	f7ff f96b 	bl	8005a58 <_PreparePacket>
 8006782:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006784:	2212      	movs	r2, #18
 8006786:	6839      	ldr	r1, [r7, #0]
 8006788:	6838      	ldr	r0, [r7, #0]
 800678a:	f7ff fa51 	bl	8005c30 <_SendPacket>
  RECORD_END();
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f383 8811 	msr	BASEPRI, r3
}
 8006794:	bf00      	nop
 8006796:	3708      	adds	r7, #8
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	200197c8 	.word	0x200197c8

080067a0 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80067a8:	f3ef 8311 	mrs	r3, BASEPRI
 80067ac:	f04f 0120 	mov.w	r1, #32
 80067b0:	f381 8811 	msr	BASEPRI, r1
 80067b4:	617b      	str	r3, [r7, #20]
 80067b6:	4817      	ldr	r0, [pc, #92]	@ (8006814 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 80067b8:	f7ff f94e 	bl	8005a58 <_PreparePacket>
 80067bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	61fb      	str	r3, [r7, #28]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	61bb      	str	r3, [r7, #24]
 80067ca:	e00b      	b.n	80067e4 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	b2da      	uxtb	r2, r3
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	1c59      	adds	r1, r3, #1
 80067d4:	61f9      	str	r1, [r7, #28]
 80067d6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067da:	b2d2      	uxtb	r2, r2
 80067dc:	701a      	strb	r2, [r3, #0]
 80067de:	69bb      	ldr	r3, [r7, #24]
 80067e0:	09db      	lsrs	r3, r3, #7
 80067e2:	61bb      	str	r3, [r7, #24]
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80067e8:	d8f0      	bhi.n	80067cc <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	1c5a      	adds	r2, r3, #1
 80067ee:	61fa      	str	r2, [r7, #28]
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 80067fa:	221c      	movs	r2, #28
 80067fc:	68f9      	ldr	r1, [r7, #12]
 80067fe:	6938      	ldr	r0, [r7, #16]
 8006800:	f7ff fa16 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f383 8811 	msr	BASEPRI, r3
}
 800680a:	bf00      	nop
 800680c:	3720      	adds	r7, #32
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	200197c8 	.word	0x200197c8

08006818 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8006818:	b580      	push	{r7, lr}
 800681a:	b08a      	sub	sp, #40	@ 0x28
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006822:	f3ef 8311 	mrs	r3, BASEPRI
 8006826:	f04f 0120 	mov.w	r1, #32
 800682a:	f381 8811 	msr	BASEPRI, r1
 800682e:	617b      	str	r3, [r7, #20]
 8006830:	4824      	ldr	r0, [pc, #144]	@ (80068c4 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8006832:	f7ff f911 	bl	8005a58 <_PreparePacket>
 8006836:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	623b      	str	r3, [r7, #32]
 8006844:	e00b      	b.n	800685e <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8006846:	6a3b      	ldr	r3, [r7, #32]
 8006848:	b2da      	uxtb	r2, r3
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	1c59      	adds	r1, r3, #1
 800684e:	6279      	str	r1, [r7, #36]	@ 0x24
 8006850:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006854:	b2d2      	uxtb	r2, r2
 8006856:	701a      	strb	r2, [r3, #0]
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	09db      	lsrs	r3, r3, #7
 800685c:	623b      	str	r3, [r7, #32]
 800685e:	6a3b      	ldr	r3, [r7, #32]
 8006860:	2b7f      	cmp	r3, #127	@ 0x7f
 8006862:	d8f0      	bhi.n	8006846 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	1c5a      	adds	r2, r3, #1
 8006868:	627a      	str	r2, [r7, #36]	@ 0x24
 800686a:	6a3a      	ldr	r2, [r7, #32]
 800686c:	b2d2      	uxtb	r2, r2
 800686e:	701a      	strb	r2, [r3, #0]
 8006870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006872:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	61fb      	str	r3, [r7, #28]
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	61bb      	str	r3, [r7, #24]
 800687c:	e00b      	b.n	8006896 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	b2da      	uxtb	r2, r3
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	1c59      	adds	r1, r3, #1
 8006886:	61f9      	str	r1, [r7, #28]
 8006888:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	701a      	strb	r2, [r3, #0]
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	09db      	lsrs	r3, r3, #7
 8006894:	61bb      	str	r3, [r7, #24]
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	2b7f      	cmp	r3, #127	@ 0x7f
 800689a:	d8f0      	bhi.n	800687e <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	61fa      	str	r2, [r7, #28]
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	b2d2      	uxtb	r2, r2
 80068a6:	701a      	strb	r2, [r3, #0]
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 80068ac:	221c      	movs	r2, #28
 80068ae:	68f9      	ldr	r1, [r7, #12]
 80068b0:	6938      	ldr	r0, [r7, #16]
 80068b2:	f7ff f9bd 	bl	8005c30 <_SendPacket>
  RECORD_END();
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f383 8811 	msr	BASEPRI, r3
}
 80068bc:	bf00      	nop
 80068be:	3728      	adds	r7, #40	@ 0x28
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	200197c8 	.word	0x200197c8

080068c8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80068ce:	f3ef 8311 	mrs	r3, BASEPRI
 80068d2:	f04f 0120 	mov.w	r1, #32
 80068d6:	f381 8811 	msr	BASEPRI, r1
 80068da:	607b      	str	r3, [r7, #4]
 80068dc:	4807      	ldr	r0, [pc, #28]	@ (80068fc <SEGGER_SYSVIEW_OnIdle+0x34>)
 80068de:	f7ff f8bb 	bl	8005a58 <_PreparePacket>
 80068e2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80068e4:	2211      	movs	r2, #17
 80068e6:	6839      	ldr	r1, [r7, #0]
 80068e8:	6838      	ldr	r0, [r7, #0]
 80068ea:	f7ff f9a1 	bl	8005c30 <_SendPacket>
  RECORD_END();
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f383 8811 	msr	BASEPRI, r3
}
 80068f4:	bf00      	nop
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}
 80068fc:	200197c8 	.word	0x200197c8

08006900 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006900:	b580      	push	{r7, lr}
 8006902:	b088      	sub	sp, #32
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006908:	f3ef 8311 	mrs	r3, BASEPRI
 800690c:	f04f 0120 	mov.w	r1, #32
 8006910:	f381 8811 	msr	BASEPRI, r1
 8006914:	617b      	str	r3, [r7, #20]
 8006916:	4819      	ldr	r0, [pc, #100]	@ (800697c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006918:	f7ff f89e 	bl	8005a58 <_PreparePacket>
 800691c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006922:	4b17      	ldr	r3, [pc, #92]	@ (8006980 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	61fb      	str	r3, [r7, #28]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	61bb      	str	r3, [r7, #24]
 8006934:	e00b      	b.n	800694e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	b2da      	uxtb	r2, r3
 800693a:	69fb      	ldr	r3, [r7, #28]
 800693c:	1c59      	adds	r1, r3, #1
 800693e:	61f9      	str	r1, [r7, #28]
 8006940:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	701a      	strb	r2, [r3, #0]
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	09db      	lsrs	r3, r3, #7
 800694c:	61bb      	str	r3, [r7, #24]
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b7f      	cmp	r3, #127	@ 0x7f
 8006952:	d8f0      	bhi.n	8006936 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	1c5a      	adds	r2, r3, #1
 8006958:	61fa      	str	r2, [r7, #28]
 800695a:	69ba      	ldr	r2, [r7, #24]
 800695c:	b2d2      	uxtb	r2, r2
 800695e:	701a      	strb	r2, [r3, #0]
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006964:	2208      	movs	r2, #8
 8006966:	68f9      	ldr	r1, [r7, #12]
 8006968:	6938      	ldr	r0, [r7, #16]
 800696a:	f7ff f961 	bl	8005c30 <_SendPacket>
  RECORD_END();
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f383 8811 	msr	BASEPRI, r3
}
 8006974:	bf00      	nop
 8006976:	3720      	adds	r7, #32
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	200197c8 	.word	0x200197c8
 8006980:	20019798 	.word	0x20019798

08006984 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006984:	b580      	push	{r7, lr}
 8006986:	b088      	sub	sp, #32
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800698c:	f3ef 8311 	mrs	r3, BASEPRI
 8006990:	f04f 0120 	mov.w	r1, #32
 8006994:	f381 8811 	msr	BASEPRI, r1
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	4819      	ldr	r0, [pc, #100]	@ (8006a00 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800699c:	f7ff f85c 	bl	8005a58 <_PreparePacket>
 80069a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80069a6:	4b17      	ldr	r3, [pc, #92]	@ (8006a04 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	61fb      	str	r3, [r7, #28]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	61bb      	str	r3, [r7, #24]
 80069b8:	e00b      	b.n	80069d2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	b2da      	uxtb	r2, r3
 80069be:	69fb      	ldr	r3, [r7, #28]
 80069c0:	1c59      	adds	r1, r3, #1
 80069c2:	61f9      	str	r1, [r7, #28]
 80069c4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80069c8:	b2d2      	uxtb	r2, r2
 80069ca:	701a      	strb	r2, [r3, #0]
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	09db      	lsrs	r3, r3, #7
 80069d0:	61bb      	str	r3, [r7, #24]
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80069d6:	d8f0      	bhi.n	80069ba <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	1c5a      	adds	r2, r3, #1
 80069dc:	61fa      	str	r2, [r7, #28]
 80069de:	69ba      	ldr	r2, [r7, #24]
 80069e0:	b2d2      	uxtb	r2, r2
 80069e2:	701a      	strb	r2, [r3, #0]
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80069e8:	2204      	movs	r2, #4
 80069ea:	68f9      	ldr	r1, [r7, #12]
 80069ec:	6938      	ldr	r0, [r7, #16]
 80069ee:	f7ff f91f 	bl	8005c30 <_SendPacket>
  RECORD_END();
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f383 8811 	msr	BASEPRI, r3
}
 80069f8:	bf00      	nop
 80069fa:	3720      	adds	r7, #32
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	200197c8 	.word	0x200197c8
 8006a04:	20019798 	.word	0x20019798

08006a08 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b088      	sub	sp, #32
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006a10:	f3ef 8311 	mrs	r3, BASEPRI
 8006a14:	f04f 0120 	mov.w	r1, #32
 8006a18:	f381 8811 	msr	BASEPRI, r1
 8006a1c:	617b      	str	r3, [r7, #20]
 8006a1e:	4819      	ldr	r0, [pc, #100]	@ (8006a84 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006a20:	f7ff f81a 	bl	8005a58 <_PreparePacket>
 8006a24:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006a2a:	4b17      	ldr	r3, [pc, #92]	@ (8006a88 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	61fb      	str	r3, [r7, #28]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	61bb      	str	r3, [r7, #24]
 8006a3c:	e00b      	b.n	8006a56 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	b2da      	uxtb	r2, r3
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	1c59      	adds	r1, r3, #1
 8006a46:	61f9      	str	r1, [r7, #28]
 8006a48:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a4c:	b2d2      	uxtb	r2, r2
 8006a4e:	701a      	strb	r2, [r3, #0]
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	09db      	lsrs	r3, r3, #7
 8006a54:	61bb      	str	r3, [r7, #24]
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a5a:	d8f0      	bhi.n	8006a3e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	61fa      	str	r2, [r7, #28]
 8006a62:	69ba      	ldr	r2, [r7, #24]
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	701a      	strb	r2, [r3, #0]
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006a6c:	2206      	movs	r2, #6
 8006a6e:	68f9      	ldr	r1, [r7, #12]
 8006a70:	6938      	ldr	r0, [r7, #16]
 8006a72:	f7ff f8dd 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f383 8811 	msr	BASEPRI, r3
}
 8006a7c:	bf00      	nop
 8006a7e:	3720      	adds	r7, #32
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	200197c8 	.word	0x200197c8
 8006a88:	20019798 	.word	0x20019798

08006a8c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b08a      	sub	sp, #40	@ 0x28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006a96:	f3ef 8311 	mrs	r3, BASEPRI
 8006a9a:	f04f 0120 	mov.w	r1, #32
 8006a9e:	f381 8811 	msr	BASEPRI, r1
 8006aa2:	617b      	str	r3, [r7, #20]
 8006aa4:	4827      	ldr	r0, [pc, #156]	@ (8006b44 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006aa6:	f7fe ffd7 	bl	8005a58 <_PreparePacket>
 8006aaa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006ab0:	4b25      	ldr	r3, [pc, #148]	@ (8006b48 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	1ad3      	subs	r3, r2, r3
 8006ab8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	623b      	str	r3, [r7, #32]
 8006ac2:	e00b      	b.n	8006adc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006ac4:	6a3b      	ldr	r3, [r7, #32]
 8006ac6:	b2da      	uxtb	r2, r3
 8006ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aca:	1c59      	adds	r1, r3, #1
 8006acc:	6279      	str	r1, [r7, #36]	@ 0x24
 8006ace:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006ad2:	b2d2      	uxtb	r2, r2
 8006ad4:	701a      	strb	r2, [r3, #0]
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	09db      	lsrs	r3, r3, #7
 8006ada:	623b      	str	r3, [r7, #32]
 8006adc:	6a3b      	ldr	r3, [r7, #32]
 8006ade:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ae0:	d8f0      	bhi.n	8006ac4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae4:	1c5a      	adds	r2, r3, #1
 8006ae6:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ae8:	6a3a      	ldr	r2, [r7, #32]
 8006aea:	b2d2      	uxtb	r2, r2
 8006aec:	701a      	strb	r2, [r3, #0]
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	61fb      	str	r3, [r7, #28]
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	61bb      	str	r3, [r7, #24]
 8006afa:	e00b      	b.n	8006b14 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	1c59      	adds	r1, r3, #1
 8006b04:	61f9      	str	r1, [r7, #28]
 8006b06:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b0a:	b2d2      	uxtb	r2, r2
 8006b0c:	701a      	strb	r2, [r3, #0]
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	09db      	lsrs	r3, r3, #7
 8006b12:	61bb      	str	r3, [r7, #24]
 8006b14:	69bb      	ldr	r3, [r7, #24]
 8006b16:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b18:	d8f0      	bhi.n	8006afc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	1c5a      	adds	r2, r3, #1
 8006b1e:	61fa      	str	r2, [r7, #28]
 8006b20:	69ba      	ldr	r2, [r7, #24]
 8006b22:	b2d2      	uxtb	r2, r2
 8006b24:	701a      	strb	r2, [r3, #0]
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006b2a:	2207      	movs	r2, #7
 8006b2c:	68f9      	ldr	r1, [r7, #12]
 8006b2e:	6938      	ldr	r0, [r7, #16]
 8006b30:	f7ff f87e 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f383 8811 	msr	BASEPRI, r3
}
 8006b3a:	bf00      	nop
 8006b3c:	3728      	adds	r7, #40	@ 0x28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	200197c8 	.word	0x200197c8
 8006b48:	20019798 	.word	0x20019798

08006b4c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006b54:	4b04      	ldr	r3, [pc, #16]	@ (8006b68 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	1ad3      	subs	r3, r2, r3
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr
 8006b68:	20019798 	.word	0x20019798

08006b6c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b08c      	sub	sp, #48	@ 0x30
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	4603      	mov	r3, r0
 8006b74:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006b76:	4b40      	ldr	r3, [pc, #256]	@ (8006c78 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d077      	beq.n	8006c6e <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8006b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c78 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006b84:	2300      	movs	r3, #0
 8006b86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b88:	e008      	b.n	8006b9c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d007      	beq.n	8006ba6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b98:	3301      	adds	r3, #1
 8006b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b9c:	79fb      	ldrb	r3, [r7, #7]
 8006b9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d3f2      	bcc.n	8006b8a <SEGGER_SYSVIEW_SendModule+0x1e>
 8006ba4:	e000      	b.n	8006ba8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006ba6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d055      	beq.n	8006c5a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006bae:	f3ef 8311 	mrs	r3, BASEPRI
 8006bb2:	f04f 0120 	mov.w	r1, #32
 8006bb6:	f381 8811 	msr	BASEPRI, r1
 8006bba:	617b      	str	r3, [r7, #20]
 8006bbc:	482f      	ldr	r0, [pc, #188]	@ (8006c7c <SEGGER_SYSVIEW_SendModule+0x110>)
 8006bbe:	f7fe ff4b 	bl	8005a58 <_PreparePacket>
 8006bc2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bcc:	79fb      	ldrb	r3, [r7, #7]
 8006bce:	623b      	str	r3, [r7, #32]
 8006bd0:	e00b      	b.n	8006bea <SEGGER_SYSVIEW_SendModule+0x7e>
 8006bd2:	6a3b      	ldr	r3, [r7, #32]
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd8:	1c59      	adds	r1, r3, #1
 8006bda:	6279      	str	r1, [r7, #36]	@ 0x24
 8006bdc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006be0:	b2d2      	uxtb	r2, r2
 8006be2:	701a      	strb	r2, [r3, #0]
 8006be4:	6a3b      	ldr	r3, [r7, #32]
 8006be6:	09db      	lsrs	r3, r3, #7
 8006be8:	623b      	str	r3, [r7, #32]
 8006bea:	6a3b      	ldr	r3, [r7, #32]
 8006bec:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bee:	d8f0      	bhi.n	8006bd2 <SEGGER_SYSVIEW_SendModule+0x66>
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	627a      	str	r2, [r7, #36]	@ 0x24
 8006bf6:	6a3a      	ldr	r2, [r7, #32]
 8006bf8:	b2d2      	uxtb	r2, r2
 8006bfa:	701a      	strb	r2, [r3, #0]
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	61fb      	str	r3, [r7, #28]
 8006c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	61bb      	str	r3, [r7, #24]
 8006c0a:	e00b      	b.n	8006c24 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	b2da      	uxtb	r2, r3
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	1c59      	adds	r1, r3, #1
 8006c14:	61f9      	str	r1, [r7, #28]
 8006c16:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c1a:	b2d2      	uxtb	r2, r2
 8006c1c:	701a      	strb	r2, [r3, #0]
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	09db      	lsrs	r3, r3, #7
 8006c22:	61bb      	str	r3, [r7, #24]
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c28:	d8f0      	bhi.n	8006c0c <SEGGER_SYSVIEW_SendModule+0xa0>
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	1c5a      	adds	r2, r3, #1
 8006c2e:	61fa      	str	r2, [r7, #28]
 8006c30:	69ba      	ldr	r2, [r7, #24]
 8006c32:	b2d2      	uxtb	r2, r2
 8006c34:	701a      	strb	r2, [r3, #0]
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2280      	movs	r2, #128	@ 0x80
 8006c40:	4619      	mov	r1, r3
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f7fe fed8 	bl	80059f8 <_EncodeStr>
 8006c48:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006c4a:	2216      	movs	r2, #22
 8006c4c:	68f9      	ldr	r1, [r7, #12]
 8006c4e:	6938      	ldr	r0, [r7, #16]
 8006c50:	f7fe ffee 	bl	8005c30 <_SendPacket>
      RECORD_END();
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8006c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d006      	beq.n	8006c6e <SEGGER_SYSVIEW_SendModule+0x102>
 8006c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8006c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	4798      	blx	r3
    }
  }
}
 8006c6e:	bf00      	nop
 8006c70:	3730      	adds	r7, #48	@ 0x30
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	200197c0 	.word	0x200197c0
 8006c7c:	200197c8 	.word	0x200197c8

08006c80 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006c86:	4b0c      	ldr	r3, [pc, #48]	@ (8006cb8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00f      	beq.n	8006cae <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb8 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d002      	beq.n	8006ca2 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	68db      	ldr	r3, [r3, #12]
 8006ca0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1f2      	bne.n	8006c94 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006cae:	bf00      	nop
 8006cb0:	3708      	adds	r7, #8
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	200197c0 	.word	0x200197c0

08006cbc <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006cc2:	f3ef 8311 	mrs	r3, BASEPRI
 8006cc6:	f04f 0120 	mov.w	r1, #32
 8006cca:	f381 8811 	msr	BASEPRI, r1
 8006cce:	60fb      	str	r3, [r7, #12]
 8006cd0:	4817      	ldr	r0, [pc, #92]	@ (8006d30 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006cd2:	f7fe fec1 	bl	8005a58 <_PreparePacket>
 8006cd6:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	617b      	str	r3, [r7, #20]
 8006ce0:	4b14      	ldr	r3, [pc, #80]	@ (8006d34 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	613b      	str	r3, [r7, #16]
 8006ce6:	e00b      	b.n	8006d00 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	b2da      	uxtb	r2, r3
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	1c59      	adds	r1, r3, #1
 8006cf0:	6179      	str	r1, [r7, #20]
 8006cf2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006cf6:	b2d2      	uxtb	r2, r2
 8006cf8:	701a      	strb	r2, [r3, #0]
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	09db      	lsrs	r3, r3, #7
 8006cfe:	613b      	str	r3, [r7, #16]
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d04:	d8f0      	bhi.n	8006ce8 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	1c5a      	adds	r2, r3, #1
 8006d0a:	617a      	str	r2, [r7, #20]
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	b2d2      	uxtb	r2, r2
 8006d10:	701a      	strb	r2, [r3, #0]
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006d16:	221b      	movs	r2, #27
 8006d18:	6879      	ldr	r1, [r7, #4]
 8006d1a:	68b8      	ldr	r0, [r7, #8]
 8006d1c:	f7fe ff88 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f383 8811 	msr	BASEPRI, r3
}
 8006d26:	bf00      	nop
 8006d28:	3718      	adds	r7, #24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	200197c8 	.word	0x200197c8
 8006d34:	200197c4 	.word	0x200197c4

08006d38 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b08a      	sub	sp, #40	@ 0x28
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006d40:	f3ef 8311 	mrs	r3, BASEPRI
 8006d44:	f04f 0120 	mov.w	r1, #32
 8006d48:	f381 8811 	msr	BASEPRI, r1
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	4827      	ldr	r0, [pc, #156]	@ (8006dec <SEGGER_SYSVIEW_Warn+0xb4>)
 8006d50:	f7fe fe82 	bl	8005a58 <_PreparePacket>
 8006d54:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006d56:	2280      	movs	r2, #128	@ 0x80
 8006d58:	6879      	ldr	r1, [r7, #4]
 8006d5a:	6938      	ldr	r0, [r7, #16]
 8006d5c:	f7fe fe4c 	bl	80059f8 <_EncodeStr>
 8006d60:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d66:	2301      	movs	r3, #1
 8006d68:	623b      	str	r3, [r7, #32]
 8006d6a:	e00b      	b.n	8006d84 <SEGGER_SYSVIEW_Warn+0x4c>
 8006d6c:	6a3b      	ldr	r3, [r7, #32]
 8006d6e:	b2da      	uxtb	r2, r3
 8006d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d72:	1c59      	adds	r1, r3, #1
 8006d74:	6279      	str	r1, [r7, #36]	@ 0x24
 8006d76:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d7a:	b2d2      	uxtb	r2, r2
 8006d7c:	701a      	strb	r2, [r3, #0]
 8006d7e:	6a3b      	ldr	r3, [r7, #32]
 8006d80:	09db      	lsrs	r3, r3, #7
 8006d82:	623b      	str	r3, [r7, #32]
 8006d84:	6a3b      	ldr	r3, [r7, #32]
 8006d86:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d88:	d8f0      	bhi.n	8006d6c <SEGGER_SYSVIEW_Warn+0x34>
 8006d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8c:	1c5a      	adds	r2, r3, #1
 8006d8e:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d90:	6a3a      	ldr	r2, [r7, #32]
 8006d92:	b2d2      	uxtb	r2, r2
 8006d94:	701a      	strb	r2, [r3, #0]
 8006d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d98:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	61fb      	str	r3, [r7, #28]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	61bb      	str	r3, [r7, #24]
 8006da2:	e00b      	b.n	8006dbc <SEGGER_SYSVIEW_Warn+0x84>
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	b2da      	uxtb	r2, r3
 8006da8:	69fb      	ldr	r3, [r7, #28]
 8006daa:	1c59      	adds	r1, r3, #1
 8006dac:	61f9      	str	r1, [r7, #28]
 8006dae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006db2:	b2d2      	uxtb	r2, r2
 8006db4:	701a      	strb	r2, [r3, #0]
 8006db6:	69bb      	ldr	r3, [r7, #24]
 8006db8:	09db      	lsrs	r3, r3, #7
 8006dba:	61bb      	str	r3, [r7, #24]
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8006dc0:	d8f0      	bhi.n	8006da4 <SEGGER_SYSVIEW_Warn+0x6c>
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	1c5a      	adds	r2, r3, #1
 8006dc6:	61fa      	str	r2, [r7, #28]
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	b2d2      	uxtb	r2, r2
 8006dcc:	701a      	strb	r2, [r3, #0]
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006dd2:	221a      	movs	r2, #26
 8006dd4:	68f9      	ldr	r1, [r7, #12]
 8006dd6:	6938      	ldr	r0, [r7, #16]
 8006dd8:	f7fe ff2a 	bl	8005c30 <_SendPacket>
  RECORD_END();
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f383 8811 	msr	BASEPRI, r3
}
 8006de2:	bf00      	nop
 8006de4:	3728      	adds	r7, #40	@ 0x28
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	200197c8 	.word	0x200197c8

08006df0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8006df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8006df6:	2300      	movs	r3, #0
 8006df8:	607b      	str	r3, [r7, #4]
 8006dfa:	e033      	b.n	8006e64 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8006dfc:	491e      	ldr	r1, [pc, #120]	@ (8006e78 <_cbSendTaskList+0x88>)
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	4613      	mov	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4413      	add	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	440b      	add	r3, r1
 8006e0a:	6818      	ldr	r0, [r3, #0]
 8006e0c:	491a      	ldr	r1, [pc, #104]	@ (8006e78 <_cbSendTaskList+0x88>)
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	4613      	mov	r3, r2
 8006e12:	009b      	lsls	r3, r3, #2
 8006e14:	4413      	add	r3, r2
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	440b      	add	r3, r1
 8006e1a:	3304      	adds	r3, #4
 8006e1c:	6819      	ldr	r1, [r3, #0]
 8006e1e:	4c16      	ldr	r4, [pc, #88]	@ (8006e78 <_cbSendTaskList+0x88>)
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	4613      	mov	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4413      	add	r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	4423      	add	r3, r4
 8006e2c:	3308      	adds	r3, #8
 8006e2e:	681c      	ldr	r4, [r3, #0]
 8006e30:	4d11      	ldr	r5, [pc, #68]	@ (8006e78 <_cbSendTaskList+0x88>)
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	4613      	mov	r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	442b      	add	r3, r5
 8006e3e:	330c      	adds	r3, #12
 8006e40:	681d      	ldr	r5, [r3, #0]
 8006e42:	4e0d      	ldr	r6, [pc, #52]	@ (8006e78 <_cbSendTaskList+0x88>)
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	4613      	mov	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	4433      	add	r3, r6
 8006e50:	3310      	adds	r3, #16
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	462b      	mov	r3, r5
 8006e58:	4622      	mov	r2, r4
 8006e5a:	f000 f8bd 	bl	8006fd8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	3301      	adds	r3, #1
 8006e62:	607b      	str	r3, [r7, #4]
 8006e64:	4b05      	ldr	r3, [pc, #20]	@ (8006e7c <_cbSendTaskList+0x8c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d3c6      	bcc.n	8006dfc <_cbSendTaskList+0xc>
  }
}
 8006e6e:	bf00      	nop
 8006e70:	bf00      	nop
 8006e72:	370c      	adds	r7, #12
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e78:	200198ac 	.word	0x200198ac
 8006e7c:	2001994c 	.word	0x2001994c

08006e80 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8006e80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e84:	b082      	sub	sp, #8
 8006e86:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8006e88:	f7fc fe86 	bl	8003b98 <xTaskGetTickCountFromISR>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2200      	movs	r2, #0
 8006e90:	469a      	mov	sl, r3
 8006e92:	4693      	mov	fp, r2
 8006e94:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8006e98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	f04f 0a00 	mov.w	sl, #0
 8006ea4:	f04f 0b00 	mov.w	fp, #0
 8006ea8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8006eac:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8006eb0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8006eb4:	4652      	mov	r2, sl
 8006eb6:	465b      	mov	r3, fp
 8006eb8:	1a14      	subs	r4, r2, r0
 8006eba:	eb63 0501 	sbc.w	r5, r3, r1
 8006ebe:	f04f 0200 	mov.w	r2, #0
 8006ec2:	f04f 0300 	mov.w	r3, #0
 8006ec6:	00ab      	lsls	r3, r5, #2
 8006ec8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8006ecc:	00a2      	lsls	r2, r4, #2
 8006ece:	4614      	mov	r4, r2
 8006ed0:	461d      	mov	r5, r3
 8006ed2:	eb14 0800 	adds.w	r8, r4, r0
 8006ed6:	eb45 0901 	adc.w	r9, r5, r1
 8006eda:	f04f 0200 	mov.w	r2, #0
 8006ede:	f04f 0300 	mov.w	r3, #0
 8006ee2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ee6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eee:	4690      	mov	r8, r2
 8006ef0:	4699      	mov	r9, r3
 8006ef2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8006ef6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8006efa:	4610      	mov	r0, r2
 8006efc:	4619      	mov	r1, r3
 8006efe:	3708      	adds	r7, #8
 8006f00:	46bd      	mov	sp, r7
 8006f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08006f08 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b086      	sub	sp, #24
 8006f0c:	af02      	add	r7, sp, #8
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
 8006f14:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8006f16:	2205      	movs	r2, #5
 8006f18:	492b      	ldr	r1, [pc, #172]	@ (8006fc8 <SYSVIEW_AddTask+0xc0>)
 8006f1a:	68b8      	ldr	r0, [r7, #8]
 8006f1c:	f000 f89e 	bl	800705c <memcmp>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d04b      	beq.n	8006fbe <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8006f26:	4b29      	ldr	r3, [pc, #164]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b07      	cmp	r3, #7
 8006f2c:	d903      	bls.n	8006f36 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8006f2e:	4828      	ldr	r0, [pc, #160]	@ (8006fd0 <SYSVIEW_AddTask+0xc8>)
 8006f30:	f7ff ff02 	bl	8006d38 <SEGGER_SYSVIEW_Warn>
    return;
 8006f34:	e044      	b.n	8006fc0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8006f36:	4b25      	ldr	r3, [pc, #148]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	4926      	ldr	r1, [pc, #152]	@ (8006fd4 <SYSVIEW_AddTask+0xcc>)
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	440b      	add	r3, r1
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8006f4a:	4b20      	ldr	r3, [pc, #128]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	4921      	ldr	r1, [pc, #132]	@ (8006fd4 <SYSVIEW_AddTask+0xcc>)
 8006f50:	4613      	mov	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	4413      	add	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	440b      	add	r3, r1
 8006f5a:	3304      	adds	r3, #4
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8006f60:	4b1a      	ldr	r3, [pc, #104]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	491b      	ldr	r1, [pc, #108]	@ (8006fd4 <SYSVIEW_AddTask+0xcc>)
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	440b      	add	r3, r1
 8006f70:	3308      	adds	r3, #8
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8006f76:	4b15      	ldr	r3, [pc, #84]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	4916      	ldr	r1, [pc, #88]	@ (8006fd4 <SYSVIEW_AddTask+0xcc>)
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	009b      	lsls	r3, r3, #2
 8006f80:	4413      	add	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	440b      	add	r3, r1
 8006f86:	330c      	adds	r3, #12
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8006f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	4910      	ldr	r1, [pc, #64]	@ (8006fd4 <SYSVIEW_AddTask+0xcc>)
 8006f92:	4613      	mov	r3, r2
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	4413      	add	r3, r2
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	440b      	add	r3, r1
 8006f9c:	3310      	adds	r3, #16
 8006f9e:	69ba      	ldr	r2, [r7, #24]
 8006fa0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8006fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	4a08      	ldr	r2, [pc, #32]	@ (8006fcc <SYSVIEW_AddTask+0xc4>)
 8006faa:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	68b9      	ldr	r1, [r7, #8]
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f000 f80e 	bl	8006fd8 <SYSVIEW_SendTaskInfo>
 8006fbc:	e000      	b.n	8006fc0 <SYSVIEW_AddTask+0xb8>
    return;
 8006fbe:	bf00      	nop

}
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	08007abc 	.word	0x08007abc
 8006fcc:	2001994c 	.word	0x2001994c
 8006fd0:	08007ac4 	.word	0x08007ac4
 8006fd4:	200198ac 	.word	0x200198ac

08006fd8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08a      	sub	sp, #40	@ 0x28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8006fe6:	f107 0314 	add.w	r3, r7, #20
 8006fea:	2214      	movs	r2, #20
 8006fec:	2100      	movs	r1, #0
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f000 f844 	bl	800707c <memset>
  TaskInfo.TaskID     = TaskID;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007006:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007008:	f107 0314 	add.w	r3, r7, #20
 800700c:	4618      	mov	r0, r3
 800700e:	f7ff f9ff 	bl	8006410 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007012:	bf00      	nop
 8007014:	3728      	adds	r7, #40	@ 0x28
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
	...

0800701c <siprintf>:
 800701c:	b40e      	push	{r1, r2, r3}
 800701e:	b500      	push	{lr}
 8007020:	b09c      	sub	sp, #112	@ 0x70
 8007022:	ab1d      	add	r3, sp, #116	@ 0x74
 8007024:	9002      	str	r0, [sp, #8]
 8007026:	9006      	str	r0, [sp, #24]
 8007028:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800702c:	4809      	ldr	r0, [pc, #36]	@ (8007054 <siprintf+0x38>)
 800702e:	9107      	str	r1, [sp, #28]
 8007030:	9104      	str	r1, [sp, #16]
 8007032:	4909      	ldr	r1, [pc, #36]	@ (8007058 <siprintf+0x3c>)
 8007034:	f853 2b04 	ldr.w	r2, [r3], #4
 8007038:	9105      	str	r1, [sp, #20]
 800703a:	6800      	ldr	r0, [r0, #0]
 800703c:	9301      	str	r3, [sp, #4]
 800703e:	a902      	add	r1, sp, #8
 8007040:	f000 f9b2 	bl	80073a8 <_svfiprintf_r>
 8007044:	9b02      	ldr	r3, [sp, #8]
 8007046:	2200      	movs	r2, #0
 8007048:	701a      	strb	r2, [r3, #0]
 800704a:	b01c      	add	sp, #112	@ 0x70
 800704c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007050:	b003      	add	sp, #12
 8007052:	4770      	bx	lr
 8007054:	20000014 	.word	0x20000014
 8007058:	ffff0208 	.word	0xffff0208

0800705c <memcmp>:
 800705c:	b510      	push	{r4, lr}
 800705e:	3901      	subs	r1, #1
 8007060:	4402      	add	r2, r0
 8007062:	4290      	cmp	r0, r2
 8007064:	d101      	bne.n	800706a <memcmp+0xe>
 8007066:	2000      	movs	r0, #0
 8007068:	e005      	b.n	8007076 <memcmp+0x1a>
 800706a:	7803      	ldrb	r3, [r0, #0]
 800706c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007070:	42a3      	cmp	r3, r4
 8007072:	d001      	beq.n	8007078 <memcmp+0x1c>
 8007074:	1b18      	subs	r0, r3, r4
 8007076:	bd10      	pop	{r4, pc}
 8007078:	3001      	adds	r0, #1
 800707a:	e7f2      	b.n	8007062 <memcmp+0x6>

0800707c <memset>:
 800707c:	4402      	add	r2, r0
 800707e:	4603      	mov	r3, r0
 8007080:	4293      	cmp	r3, r2
 8007082:	d100      	bne.n	8007086 <memset+0xa>
 8007084:	4770      	bx	lr
 8007086:	f803 1b01 	strb.w	r1, [r3], #1
 800708a:	e7f9      	b.n	8007080 <memset+0x4>

0800708c <__errno>:
 800708c:	4b01      	ldr	r3, [pc, #4]	@ (8007094 <__errno+0x8>)
 800708e:	6818      	ldr	r0, [r3, #0]
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	20000014 	.word	0x20000014

08007098 <__libc_init_array>:
 8007098:	b570      	push	{r4, r5, r6, lr}
 800709a:	4d0d      	ldr	r5, [pc, #52]	@ (80070d0 <__libc_init_array+0x38>)
 800709c:	4c0d      	ldr	r4, [pc, #52]	@ (80070d4 <__libc_init_array+0x3c>)
 800709e:	1b64      	subs	r4, r4, r5
 80070a0:	10a4      	asrs	r4, r4, #2
 80070a2:	2600      	movs	r6, #0
 80070a4:	42a6      	cmp	r6, r4
 80070a6:	d109      	bne.n	80070bc <__libc_init_array+0x24>
 80070a8:	4d0b      	ldr	r5, [pc, #44]	@ (80070d8 <__libc_init_array+0x40>)
 80070aa:	4c0c      	ldr	r4, [pc, #48]	@ (80070dc <__libc_init_array+0x44>)
 80070ac:	f000 fc66 	bl	800797c <_init>
 80070b0:	1b64      	subs	r4, r4, r5
 80070b2:	10a4      	asrs	r4, r4, #2
 80070b4:	2600      	movs	r6, #0
 80070b6:	42a6      	cmp	r6, r4
 80070b8:	d105      	bne.n	80070c6 <__libc_init_array+0x2e>
 80070ba:	bd70      	pop	{r4, r5, r6, pc}
 80070bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80070c0:	4798      	blx	r3
 80070c2:	3601      	adds	r6, #1
 80070c4:	e7ee      	b.n	80070a4 <__libc_init_array+0xc>
 80070c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80070ca:	4798      	blx	r3
 80070cc:	3601      	adds	r6, #1
 80070ce:	e7f2      	b.n	80070b6 <__libc_init_array+0x1e>
 80070d0:	08007b94 	.word	0x08007b94
 80070d4:	08007b94 	.word	0x08007b94
 80070d8:	08007b94 	.word	0x08007b94
 80070dc:	08007b98 	.word	0x08007b98

080070e0 <__retarget_lock_acquire_recursive>:
 80070e0:	4770      	bx	lr

080070e2 <__retarget_lock_release_recursive>:
 80070e2:	4770      	bx	lr

080070e4 <memcpy>:
 80070e4:	440a      	add	r2, r1
 80070e6:	4291      	cmp	r1, r2
 80070e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80070ec:	d100      	bne.n	80070f0 <memcpy+0xc>
 80070ee:	4770      	bx	lr
 80070f0:	b510      	push	{r4, lr}
 80070f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070fa:	4291      	cmp	r1, r2
 80070fc:	d1f9      	bne.n	80070f2 <memcpy+0xe>
 80070fe:	bd10      	pop	{r4, pc}

08007100 <_free_r>:
 8007100:	b538      	push	{r3, r4, r5, lr}
 8007102:	4605      	mov	r5, r0
 8007104:	2900      	cmp	r1, #0
 8007106:	d041      	beq.n	800718c <_free_r+0x8c>
 8007108:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800710c:	1f0c      	subs	r4, r1, #4
 800710e:	2b00      	cmp	r3, #0
 8007110:	bfb8      	it	lt
 8007112:	18e4      	addlt	r4, r4, r3
 8007114:	f000 f8e0 	bl	80072d8 <__malloc_lock>
 8007118:	4a1d      	ldr	r2, [pc, #116]	@ (8007190 <_free_r+0x90>)
 800711a:	6813      	ldr	r3, [r2, #0]
 800711c:	b933      	cbnz	r3, 800712c <_free_r+0x2c>
 800711e:	6063      	str	r3, [r4, #4]
 8007120:	6014      	str	r4, [r2, #0]
 8007122:	4628      	mov	r0, r5
 8007124:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007128:	f000 b8dc 	b.w	80072e4 <__malloc_unlock>
 800712c:	42a3      	cmp	r3, r4
 800712e:	d908      	bls.n	8007142 <_free_r+0x42>
 8007130:	6820      	ldr	r0, [r4, #0]
 8007132:	1821      	adds	r1, r4, r0
 8007134:	428b      	cmp	r3, r1
 8007136:	bf01      	itttt	eq
 8007138:	6819      	ldreq	r1, [r3, #0]
 800713a:	685b      	ldreq	r3, [r3, #4]
 800713c:	1809      	addeq	r1, r1, r0
 800713e:	6021      	streq	r1, [r4, #0]
 8007140:	e7ed      	b.n	800711e <_free_r+0x1e>
 8007142:	461a      	mov	r2, r3
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	b10b      	cbz	r3, 800714c <_free_r+0x4c>
 8007148:	42a3      	cmp	r3, r4
 800714a:	d9fa      	bls.n	8007142 <_free_r+0x42>
 800714c:	6811      	ldr	r1, [r2, #0]
 800714e:	1850      	adds	r0, r2, r1
 8007150:	42a0      	cmp	r0, r4
 8007152:	d10b      	bne.n	800716c <_free_r+0x6c>
 8007154:	6820      	ldr	r0, [r4, #0]
 8007156:	4401      	add	r1, r0
 8007158:	1850      	adds	r0, r2, r1
 800715a:	4283      	cmp	r3, r0
 800715c:	6011      	str	r1, [r2, #0]
 800715e:	d1e0      	bne.n	8007122 <_free_r+0x22>
 8007160:	6818      	ldr	r0, [r3, #0]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	6053      	str	r3, [r2, #4]
 8007166:	4408      	add	r0, r1
 8007168:	6010      	str	r0, [r2, #0]
 800716a:	e7da      	b.n	8007122 <_free_r+0x22>
 800716c:	d902      	bls.n	8007174 <_free_r+0x74>
 800716e:	230c      	movs	r3, #12
 8007170:	602b      	str	r3, [r5, #0]
 8007172:	e7d6      	b.n	8007122 <_free_r+0x22>
 8007174:	6820      	ldr	r0, [r4, #0]
 8007176:	1821      	adds	r1, r4, r0
 8007178:	428b      	cmp	r3, r1
 800717a:	bf04      	itt	eq
 800717c:	6819      	ldreq	r1, [r3, #0]
 800717e:	685b      	ldreq	r3, [r3, #4]
 8007180:	6063      	str	r3, [r4, #4]
 8007182:	bf04      	itt	eq
 8007184:	1809      	addeq	r1, r1, r0
 8007186:	6021      	streq	r1, [r4, #0]
 8007188:	6054      	str	r4, [r2, #4]
 800718a:	e7ca      	b.n	8007122 <_free_r+0x22>
 800718c:	bd38      	pop	{r3, r4, r5, pc}
 800718e:	bf00      	nop
 8007190:	20019a94 	.word	0x20019a94

08007194 <sbrk_aligned>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	4e0f      	ldr	r6, [pc, #60]	@ (80071d4 <sbrk_aligned+0x40>)
 8007198:	460c      	mov	r4, r1
 800719a:	6831      	ldr	r1, [r6, #0]
 800719c:	4605      	mov	r5, r0
 800719e:	b911      	cbnz	r1, 80071a6 <sbrk_aligned+0x12>
 80071a0:	f000 fba6 	bl	80078f0 <_sbrk_r>
 80071a4:	6030      	str	r0, [r6, #0]
 80071a6:	4621      	mov	r1, r4
 80071a8:	4628      	mov	r0, r5
 80071aa:	f000 fba1 	bl	80078f0 <_sbrk_r>
 80071ae:	1c43      	adds	r3, r0, #1
 80071b0:	d103      	bne.n	80071ba <sbrk_aligned+0x26>
 80071b2:	f04f 34ff 	mov.w	r4, #4294967295
 80071b6:	4620      	mov	r0, r4
 80071b8:	bd70      	pop	{r4, r5, r6, pc}
 80071ba:	1cc4      	adds	r4, r0, #3
 80071bc:	f024 0403 	bic.w	r4, r4, #3
 80071c0:	42a0      	cmp	r0, r4
 80071c2:	d0f8      	beq.n	80071b6 <sbrk_aligned+0x22>
 80071c4:	1a21      	subs	r1, r4, r0
 80071c6:	4628      	mov	r0, r5
 80071c8:	f000 fb92 	bl	80078f0 <_sbrk_r>
 80071cc:	3001      	adds	r0, #1
 80071ce:	d1f2      	bne.n	80071b6 <sbrk_aligned+0x22>
 80071d0:	e7ef      	b.n	80071b2 <sbrk_aligned+0x1e>
 80071d2:	bf00      	nop
 80071d4:	20019a90 	.word	0x20019a90

080071d8 <_malloc_r>:
 80071d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071dc:	1ccd      	adds	r5, r1, #3
 80071de:	f025 0503 	bic.w	r5, r5, #3
 80071e2:	3508      	adds	r5, #8
 80071e4:	2d0c      	cmp	r5, #12
 80071e6:	bf38      	it	cc
 80071e8:	250c      	movcc	r5, #12
 80071ea:	2d00      	cmp	r5, #0
 80071ec:	4606      	mov	r6, r0
 80071ee:	db01      	blt.n	80071f4 <_malloc_r+0x1c>
 80071f0:	42a9      	cmp	r1, r5
 80071f2:	d904      	bls.n	80071fe <_malloc_r+0x26>
 80071f4:	230c      	movs	r3, #12
 80071f6:	6033      	str	r3, [r6, #0]
 80071f8:	2000      	movs	r0, #0
 80071fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80072d4 <_malloc_r+0xfc>
 8007202:	f000 f869 	bl	80072d8 <__malloc_lock>
 8007206:	f8d8 3000 	ldr.w	r3, [r8]
 800720a:	461c      	mov	r4, r3
 800720c:	bb44      	cbnz	r4, 8007260 <_malloc_r+0x88>
 800720e:	4629      	mov	r1, r5
 8007210:	4630      	mov	r0, r6
 8007212:	f7ff ffbf 	bl	8007194 <sbrk_aligned>
 8007216:	1c43      	adds	r3, r0, #1
 8007218:	4604      	mov	r4, r0
 800721a:	d158      	bne.n	80072ce <_malloc_r+0xf6>
 800721c:	f8d8 4000 	ldr.w	r4, [r8]
 8007220:	4627      	mov	r7, r4
 8007222:	2f00      	cmp	r7, #0
 8007224:	d143      	bne.n	80072ae <_malloc_r+0xd6>
 8007226:	2c00      	cmp	r4, #0
 8007228:	d04b      	beq.n	80072c2 <_malloc_r+0xea>
 800722a:	6823      	ldr	r3, [r4, #0]
 800722c:	4639      	mov	r1, r7
 800722e:	4630      	mov	r0, r6
 8007230:	eb04 0903 	add.w	r9, r4, r3
 8007234:	f000 fb5c 	bl	80078f0 <_sbrk_r>
 8007238:	4581      	cmp	r9, r0
 800723a:	d142      	bne.n	80072c2 <_malloc_r+0xea>
 800723c:	6821      	ldr	r1, [r4, #0]
 800723e:	1a6d      	subs	r5, r5, r1
 8007240:	4629      	mov	r1, r5
 8007242:	4630      	mov	r0, r6
 8007244:	f7ff ffa6 	bl	8007194 <sbrk_aligned>
 8007248:	3001      	adds	r0, #1
 800724a:	d03a      	beq.n	80072c2 <_malloc_r+0xea>
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	442b      	add	r3, r5
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	f8d8 3000 	ldr.w	r3, [r8]
 8007256:	685a      	ldr	r2, [r3, #4]
 8007258:	bb62      	cbnz	r2, 80072b4 <_malloc_r+0xdc>
 800725a:	f8c8 7000 	str.w	r7, [r8]
 800725e:	e00f      	b.n	8007280 <_malloc_r+0xa8>
 8007260:	6822      	ldr	r2, [r4, #0]
 8007262:	1b52      	subs	r2, r2, r5
 8007264:	d420      	bmi.n	80072a8 <_malloc_r+0xd0>
 8007266:	2a0b      	cmp	r2, #11
 8007268:	d917      	bls.n	800729a <_malloc_r+0xc2>
 800726a:	1961      	adds	r1, r4, r5
 800726c:	42a3      	cmp	r3, r4
 800726e:	6025      	str	r5, [r4, #0]
 8007270:	bf18      	it	ne
 8007272:	6059      	strne	r1, [r3, #4]
 8007274:	6863      	ldr	r3, [r4, #4]
 8007276:	bf08      	it	eq
 8007278:	f8c8 1000 	streq.w	r1, [r8]
 800727c:	5162      	str	r2, [r4, r5]
 800727e:	604b      	str	r3, [r1, #4]
 8007280:	4630      	mov	r0, r6
 8007282:	f000 f82f 	bl	80072e4 <__malloc_unlock>
 8007286:	f104 000b 	add.w	r0, r4, #11
 800728a:	1d23      	adds	r3, r4, #4
 800728c:	f020 0007 	bic.w	r0, r0, #7
 8007290:	1ac2      	subs	r2, r0, r3
 8007292:	bf1c      	itt	ne
 8007294:	1a1b      	subne	r3, r3, r0
 8007296:	50a3      	strne	r3, [r4, r2]
 8007298:	e7af      	b.n	80071fa <_malloc_r+0x22>
 800729a:	6862      	ldr	r2, [r4, #4]
 800729c:	42a3      	cmp	r3, r4
 800729e:	bf0c      	ite	eq
 80072a0:	f8c8 2000 	streq.w	r2, [r8]
 80072a4:	605a      	strne	r2, [r3, #4]
 80072a6:	e7eb      	b.n	8007280 <_malloc_r+0xa8>
 80072a8:	4623      	mov	r3, r4
 80072aa:	6864      	ldr	r4, [r4, #4]
 80072ac:	e7ae      	b.n	800720c <_malloc_r+0x34>
 80072ae:	463c      	mov	r4, r7
 80072b0:	687f      	ldr	r7, [r7, #4]
 80072b2:	e7b6      	b.n	8007222 <_malloc_r+0x4a>
 80072b4:	461a      	mov	r2, r3
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	d1fb      	bne.n	80072b4 <_malloc_r+0xdc>
 80072bc:	2300      	movs	r3, #0
 80072be:	6053      	str	r3, [r2, #4]
 80072c0:	e7de      	b.n	8007280 <_malloc_r+0xa8>
 80072c2:	230c      	movs	r3, #12
 80072c4:	6033      	str	r3, [r6, #0]
 80072c6:	4630      	mov	r0, r6
 80072c8:	f000 f80c 	bl	80072e4 <__malloc_unlock>
 80072cc:	e794      	b.n	80071f8 <_malloc_r+0x20>
 80072ce:	6005      	str	r5, [r0, #0]
 80072d0:	e7d6      	b.n	8007280 <_malloc_r+0xa8>
 80072d2:	bf00      	nop
 80072d4:	20019a94 	.word	0x20019a94

080072d8 <__malloc_lock>:
 80072d8:	4801      	ldr	r0, [pc, #4]	@ (80072e0 <__malloc_lock+0x8>)
 80072da:	f7ff bf01 	b.w	80070e0 <__retarget_lock_acquire_recursive>
 80072de:	bf00      	nop
 80072e0:	20019a8c 	.word	0x20019a8c

080072e4 <__malloc_unlock>:
 80072e4:	4801      	ldr	r0, [pc, #4]	@ (80072ec <__malloc_unlock+0x8>)
 80072e6:	f7ff befc 	b.w	80070e2 <__retarget_lock_release_recursive>
 80072ea:	bf00      	nop
 80072ec:	20019a8c 	.word	0x20019a8c

080072f0 <__ssputs_r>:
 80072f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072f4:	688e      	ldr	r6, [r1, #8]
 80072f6:	461f      	mov	r7, r3
 80072f8:	42be      	cmp	r6, r7
 80072fa:	680b      	ldr	r3, [r1, #0]
 80072fc:	4682      	mov	sl, r0
 80072fe:	460c      	mov	r4, r1
 8007300:	4690      	mov	r8, r2
 8007302:	d82d      	bhi.n	8007360 <__ssputs_r+0x70>
 8007304:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007308:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800730c:	d026      	beq.n	800735c <__ssputs_r+0x6c>
 800730e:	6965      	ldr	r5, [r4, #20]
 8007310:	6909      	ldr	r1, [r1, #16]
 8007312:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007316:	eba3 0901 	sub.w	r9, r3, r1
 800731a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800731e:	1c7b      	adds	r3, r7, #1
 8007320:	444b      	add	r3, r9
 8007322:	106d      	asrs	r5, r5, #1
 8007324:	429d      	cmp	r5, r3
 8007326:	bf38      	it	cc
 8007328:	461d      	movcc	r5, r3
 800732a:	0553      	lsls	r3, r2, #21
 800732c:	d527      	bpl.n	800737e <__ssputs_r+0x8e>
 800732e:	4629      	mov	r1, r5
 8007330:	f7ff ff52 	bl	80071d8 <_malloc_r>
 8007334:	4606      	mov	r6, r0
 8007336:	b360      	cbz	r0, 8007392 <__ssputs_r+0xa2>
 8007338:	6921      	ldr	r1, [r4, #16]
 800733a:	464a      	mov	r2, r9
 800733c:	f7ff fed2 	bl	80070e4 <memcpy>
 8007340:	89a3      	ldrh	r3, [r4, #12]
 8007342:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800734a:	81a3      	strh	r3, [r4, #12]
 800734c:	6126      	str	r6, [r4, #16]
 800734e:	6165      	str	r5, [r4, #20]
 8007350:	444e      	add	r6, r9
 8007352:	eba5 0509 	sub.w	r5, r5, r9
 8007356:	6026      	str	r6, [r4, #0]
 8007358:	60a5      	str	r5, [r4, #8]
 800735a:	463e      	mov	r6, r7
 800735c:	42be      	cmp	r6, r7
 800735e:	d900      	bls.n	8007362 <__ssputs_r+0x72>
 8007360:	463e      	mov	r6, r7
 8007362:	6820      	ldr	r0, [r4, #0]
 8007364:	4632      	mov	r2, r6
 8007366:	4641      	mov	r1, r8
 8007368:	f000 faa8 	bl	80078bc <memmove>
 800736c:	68a3      	ldr	r3, [r4, #8]
 800736e:	1b9b      	subs	r3, r3, r6
 8007370:	60a3      	str	r3, [r4, #8]
 8007372:	6823      	ldr	r3, [r4, #0]
 8007374:	4433      	add	r3, r6
 8007376:	6023      	str	r3, [r4, #0]
 8007378:	2000      	movs	r0, #0
 800737a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800737e:	462a      	mov	r2, r5
 8007380:	f000 fac6 	bl	8007910 <_realloc_r>
 8007384:	4606      	mov	r6, r0
 8007386:	2800      	cmp	r0, #0
 8007388:	d1e0      	bne.n	800734c <__ssputs_r+0x5c>
 800738a:	6921      	ldr	r1, [r4, #16]
 800738c:	4650      	mov	r0, sl
 800738e:	f7ff feb7 	bl	8007100 <_free_r>
 8007392:	230c      	movs	r3, #12
 8007394:	f8ca 3000 	str.w	r3, [sl]
 8007398:	89a3      	ldrh	r3, [r4, #12]
 800739a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800739e:	81a3      	strh	r3, [r4, #12]
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295
 80073a4:	e7e9      	b.n	800737a <__ssputs_r+0x8a>
	...

080073a8 <_svfiprintf_r>:
 80073a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ac:	4698      	mov	r8, r3
 80073ae:	898b      	ldrh	r3, [r1, #12]
 80073b0:	061b      	lsls	r3, r3, #24
 80073b2:	b09d      	sub	sp, #116	@ 0x74
 80073b4:	4607      	mov	r7, r0
 80073b6:	460d      	mov	r5, r1
 80073b8:	4614      	mov	r4, r2
 80073ba:	d510      	bpl.n	80073de <_svfiprintf_r+0x36>
 80073bc:	690b      	ldr	r3, [r1, #16]
 80073be:	b973      	cbnz	r3, 80073de <_svfiprintf_r+0x36>
 80073c0:	2140      	movs	r1, #64	@ 0x40
 80073c2:	f7ff ff09 	bl	80071d8 <_malloc_r>
 80073c6:	6028      	str	r0, [r5, #0]
 80073c8:	6128      	str	r0, [r5, #16]
 80073ca:	b930      	cbnz	r0, 80073da <_svfiprintf_r+0x32>
 80073cc:	230c      	movs	r3, #12
 80073ce:	603b      	str	r3, [r7, #0]
 80073d0:	f04f 30ff 	mov.w	r0, #4294967295
 80073d4:	b01d      	add	sp, #116	@ 0x74
 80073d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073da:	2340      	movs	r3, #64	@ 0x40
 80073dc:	616b      	str	r3, [r5, #20]
 80073de:	2300      	movs	r3, #0
 80073e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e2:	2320      	movs	r3, #32
 80073e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80073ec:	2330      	movs	r3, #48	@ 0x30
 80073ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800758c <_svfiprintf_r+0x1e4>
 80073f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073f6:	f04f 0901 	mov.w	r9, #1
 80073fa:	4623      	mov	r3, r4
 80073fc:	469a      	mov	sl, r3
 80073fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007402:	b10a      	cbz	r2, 8007408 <_svfiprintf_r+0x60>
 8007404:	2a25      	cmp	r2, #37	@ 0x25
 8007406:	d1f9      	bne.n	80073fc <_svfiprintf_r+0x54>
 8007408:	ebba 0b04 	subs.w	fp, sl, r4
 800740c:	d00b      	beq.n	8007426 <_svfiprintf_r+0x7e>
 800740e:	465b      	mov	r3, fp
 8007410:	4622      	mov	r2, r4
 8007412:	4629      	mov	r1, r5
 8007414:	4638      	mov	r0, r7
 8007416:	f7ff ff6b 	bl	80072f0 <__ssputs_r>
 800741a:	3001      	adds	r0, #1
 800741c:	f000 80a7 	beq.w	800756e <_svfiprintf_r+0x1c6>
 8007420:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007422:	445a      	add	r2, fp
 8007424:	9209      	str	r2, [sp, #36]	@ 0x24
 8007426:	f89a 3000 	ldrb.w	r3, [sl]
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 809f 	beq.w	800756e <_svfiprintf_r+0x1c6>
 8007430:	2300      	movs	r3, #0
 8007432:	f04f 32ff 	mov.w	r2, #4294967295
 8007436:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800743a:	f10a 0a01 	add.w	sl, sl, #1
 800743e:	9304      	str	r3, [sp, #16]
 8007440:	9307      	str	r3, [sp, #28]
 8007442:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007446:	931a      	str	r3, [sp, #104]	@ 0x68
 8007448:	4654      	mov	r4, sl
 800744a:	2205      	movs	r2, #5
 800744c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007450:	484e      	ldr	r0, [pc, #312]	@ (800758c <_svfiprintf_r+0x1e4>)
 8007452:	f7f8 ff0d 	bl	8000270 <memchr>
 8007456:	9a04      	ldr	r2, [sp, #16]
 8007458:	b9d8      	cbnz	r0, 8007492 <_svfiprintf_r+0xea>
 800745a:	06d0      	lsls	r0, r2, #27
 800745c:	bf44      	itt	mi
 800745e:	2320      	movmi	r3, #32
 8007460:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007464:	0711      	lsls	r1, r2, #28
 8007466:	bf44      	itt	mi
 8007468:	232b      	movmi	r3, #43	@ 0x2b
 800746a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800746e:	f89a 3000 	ldrb.w	r3, [sl]
 8007472:	2b2a      	cmp	r3, #42	@ 0x2a
 8007474:	d015      	beq.n	80074a2 <_svfiprintf_r+0xfa>
 8007476:	9a07      	ldr	r2, [sp, #28]
 8007478:	4654      	mov	r4, sl
 800747a:	2000      	movs	r0, #0
 800747c:	f04f 0c0a 	mov.w	ip, #10
 8007480:	4621      	mov	r1, r4
 8007482:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007486:	3b30      	subs	r3, #48	@ 0x30
 8007488:	2b09      	cmp	r3, #9
 800748a:	d94b      	bls.n	8007524 <_svfiprintf_r+0x17c>
 800748c:	b1b0      	cbz	r0, 80074bc <_svfiprintf_r+0x114>
 800748e:	9207      	str	r2, [sp, #28]
 8007490:	e014      	b.n	80074bc <_svfiprintf_r+0x114>
 8007492:	eba0 0308 	sub.w	r3, r0, r8
 8007496:	fa09 f303 	lsl.w	r3, r9, r3
 800749a:	4313      	orrs	r3, r2
 800749c:	9304      	str	r3, [sp, #16]
 800749e:	46a2      	mov	sl, r4
 80074a0:	e7d2      	b.n	8007448 <_svfiprintf_r+0xa0>
 80074a2:	9b03      	ldr	r3, [sp, #12]
 80074a4:	1d19      	adds	r1, r3, #4
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	9103      	str	r1, [sp, #12]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	bfbb      	ittet	lt
 80074ae:	425b      	neglt	r3, r3
 80074b0:	f042 0202 	orrlt.w	r2, r2, #2
 80074b4:	9307      	strge	r3, [sp, #28]
 80074b6:	9307      	strlt	r3, [sp, #28]
 80074b8:	bfb8      	it	lt
 80074ba:	9204      	strlt	r2, [sp, #16]
 80074bc:	7823      	ldrb	r3, [r4, #0]
 80074be:	2b2e      	cmp	r3, #46	@ 0x2e
 80074c0:	d10a      	bne.n	80074d8 <_svfiprintf_r+0x130>
 80074c2:	7863      	ldrb	r3, [r4, #1]
 80074c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80074c6:	d132      	bne.n	800752e <_svfiprintf_r+0x186>
 80074c8:	9b03      	ldr	r3, [sp, #12]
 80074ca:	1d1a      	adds	r2, r3, #4
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	9203      	str	r2, [sp, #12]
 80074d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074d4:	3402      	adds	r4, #2
 80074d6:	9305      	str	r3, [sp, #20]
 80074d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800759c <_svfiprintf_r+0x1f4>
 80074dc:	7821      	ldrb	r1, [r4, #0]
 80074de:	2203      	movs	r2, #3
 80074e0:	4650      	mov	r0, sl
 80074e2:	f7f8 fec5 	bl	8000270 <memchr>
 80074e6:	b138      	cbz	r0, 80074f8 <_svfiprintf_r+0x150>
 80074e8:	9b04      	ldr	r3, [sp, #16]
 80074ea:	eba0 000a 	sub.w	r0, r0, sl
 80074ee:	2240      	movs	r2, #64	@ 0x40
 80074f0:	4082      	lsls	r2, r0
 80074f2:	4313      	orrs	r3, r2
 80074f4:	3401      	adds	r4, #1
 80074f6:	9304      	str	r3, [sp, #16]
 80074f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074fc:	4824      	ldr	r0, [pc, #144]	@ (8007590 <_svfiprintf_r+0x1e8>)
 80074fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007502:	2206      	movs	r2, #6
 8007504:	f7f8 feb4 	bl	8000270 <memchr>
 8007508:	2800      	cmp	r0, #0
 800750a:	d036      	beq.n	800757a <_svfiprintf_r+0x1d2>
 800750c:	4b21      	ldr	r3, [pc, #132]	@ (8007594 <_svfiprintf_r+0x1ec>)
 800750e:	bb1b      	cbnz	r3, 8007558 <_svfiprintf_r+0x1b0>
 8007510:	9b03      	ldr	r3, [sp, #12]
 8007512:	3307      	adds	r3, #7
 8007514:	f023 0307 	bic.w	r3, r3, #7
 8007518:	3308      	adds	r3, #8
 800751a:	9303      	str	r3, [sp, #12]
 800751c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800751e:	4433      	add	r3, r6
 8007520:	9309      	str	r3, [sp, #36]	@ 0x24
 8007522:	e76a      	b.n	80073fa <_svfiprintf_r+0x52>
 8007524:	fb0c 3202 	mla	r2, ip, r2, r3
 8007528:	460c      	mov	r4, r1
 800752a:	2001      	movs	r0, #1
 800752c:	e7a8      	b.n	8007480 <_svfiprintf_r+0xd8>
 800752e:	2300      	movs	r3, #0
 8007530:	3401      	adds	r4, #1
 8007532:	9305      	str	r3, [sp, #20]
 8007534:	4619      	mov	r1, r3
 8007536:	f04f 0c0a 	mov.w	ip, #10
 800753a:	4620      	mov	r0, r4
 800753c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007540:	3a30      	subs	r2, #48	@ 0x30
 8007542:	2a09      	cmp	r2, #9
 8007544:	d903      	bls.n	800754e <_svfiprintf_r+0x1a6>
 8007546:	2b00      	cmp	r3, #0
 8007548:	d0c6      	beq.n	80074d8 <_svfiprintf_r+0x130>
 800754a:	9105      	str	r1, [sp, #20]
 800754c:	e7c4      	b.n	80074d8 <_svfiprintf_r+0x130>
 800754e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007552:	4604      	mov	r4, r0
 8007554:	2301      	movs	r3, #1
 8007556:	e7f0      	b.n	800753a <_svfiprintf_r+0x192>
 8007558:	ab03      	add	r3, sp, #12
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	462a      	mov	r2, r5
 800755e:	4b0e      	ldr	r3, [pc, #56]	@ (8007598 <_svfiprintf_r+0x1f0>)
 8007560:	a904      	add	r1, sp, #16
 8007562:	4638      	mov	r0, r7
 8007564:	f3af 8000 	nop.w
 8007568:	1c42      	adds	r2, r0, #1
 800756a:	4606      	mov	r6, r0
 800756c:	d1d6      	bne.n	800751c <_svfiprintf_r+0x174>
 800756e:	89ab      	ldrh	r3, [r5, #12]
 8007570:	065b      	lsls	r3, r3, #25
 8007572:	f53f af2d 	bmi.w	80073d0 <_svfiprintf_r+0x28>
 8007576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007578:	e72c      	b.n	80073d4 <_svfiprintf_r+0x2c>
 800757a:	ab03      	add	r3, sp, #12
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	462a      	mov	r2, r5
 8007580:	4b05      	ldr	r3, [pc, #20]	@ (8007598 <_svfiprintf_r+0x1f0>)
 8007582:	a904      	add	r1, sp, #16
 8007584:	4638      	mov	r0, r7
 8007586:	f000 f879 	bl	800767c <_printf_i>
 800758a:	e7ed      	b.n	8007568 <_svfiprintf_r+0x1c0>
 800758c:	08007b58 	.word	0x08007b58
 8007590:	08007b62 	.word	0x08007b62
 8007594:	00000000 	.word	0x00000000
 8007598:	080072f1 	.word	0x080072f1
 800759c:	08007b5e 	.word	0x08007b5e

080075a0 <_printf_common>:
 80075a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075a4:	4616      	mov	r6, r2
 80075a6:	4698      	mov	r8, r3
 80075a8:	688a      	ldr	r2, [r1, #8]
 80075aa:	690b      	ldr	r3, [r1, #16]
 80075ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80075b0:	4293      	cmp	r3, r2
 80075b2:	bfb8      	it	lt
 80075b4:	4613      	movlt	r3, r2
 80075b6:	6033      	str	r3, [r6, #0]
 80075b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80075bc:	4607      	mov	r7, r0
 80075be:	460c      	mov	r4, r1
 80075c0:	b10a      	cbz	r2, 80075c6 <_printf_common+0x26>
 80075c2:	3301      	adds	r3, #1
 80075c4:	6033      	str	r3, [r6, #0]
 80075c6:	6823      	ldr	r3, [r4, #0]
 80075c8:	0699      	lsls	r1, r3, #26
 80075ca:	bf42      	ittt	mi
 80075cc:	6833      	ldrmi	r3, [r6, #0]
 80075ce:	3302      	addmi	r3, #2
 80075d0:	6033      	strmi	r3, [r6, #0]
 80075d2:	6825      	ldr	r5, [r4, #0]
 80075d4:	f015 0506 	ands.w	r5, r5, #6
 80075d8:	d106      	bne.n	80075e8 <_printf_common+0x48>
 80075da:	f104 0a19 	add.w	sl, r4, #25
 80075de:	68e3      	ldr	r3, [r4, #12]
 80075e0:	6832      	ldr	r2, [r6, #0]
 80075e2:	1a9b      	subs	r3, r3, r2
 80075e4:	42ab      	cmp	r3, r5
 80075e6:	dc26      	bgt.n	8007636 <_printf_common+0x96>
 80075e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075ec:	6822      	ldr	r2, [r4, #0]
 80075ee:	3b00      	subs	r3, #0
 80075f0:	bf18      	it	ne
 80075f2:	2301      	movne	r3, #1
 80075f4:	0692      	lsls	r2, r2, #26
 80075f6:	d42b      	bmi.n	8007650 <_printf_common+0xb0>
 80075f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075fc:	4641      	mov	r1, r8
 80075fe:	4638      	mov	r0, r7
 8007600:	47c8      	blx	r9
 8007602:	3001      	adds	r0, #1
 8007604:	d01e      	beq.n	8007644 <_printf_common+0xa4>
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	6922      	ldr	r2, [r4, #16]
 800760a:	f003 0306 	and.w	r3, r3, #6
 800760e:	2b04      	cmp	r3, #4
 8007610:	bf02      	ittt	eq
 8007612:	68e5      	ldreq	r5, [r4, #12]
 8007614:	6833      	ldreq	r3, [r6, #0]
 8007616:	1aed      	subeq	r5, r5, r3
 8007618:	68a3      	ldr	r3, [r4, #8]
 800761a:	bf0c      	ite	eq
 800761c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007620:	2500      	movne	r5, #0
 8007622:	4293      	cmp	r3, r2
 8007624:	bfc4      	itt	gt
 8007626:	1a9b      	subgt	r3, r3, r2
 8007628:	18ed      	addgt	r5, r5, r3
 800762a:	2600      	movs	r6, #0
 800762c:	341a      	adds	r4, #26
 800762e:	42b5      	cmp	r5, r6
 8007630:	d11a      	bne.n	8007668 <_printf_common+0xc8>
 8007632:	2000      	movs	r0, #0
 8007634:	e008      	b.n	8007648 <_printf_common+0xa8>
 8007636:	2301      	movs	r3, #1
 8007638:	4652      	mov	r2, sl
 800763a:	4641      	mov	r1, r8
 800763c:	4638      	mov	r0, r7
 800763e:	47c8      	blx	r9
 8007640:	3001      	adds	r0, #1
 8007642:	d103      	bne.n	800764c <_printf_common+0xac>
 8007644:	f04f 30ff 	mov.w	r0, #4294967295
 8007648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800764c:	3501      	adds	r5, #1
 800764e:	e7c6      	b.n	80075de <_printf_common+0x3e>
 8007650:	18e1      	adds	r1, r4, r3
 8007652:	1c5a      	adds	r2, r3, #1
 8007654:	2030      	movs	r0, #48	@ 0x30
 8007656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800765a:	4422      	add	r2, r4
 800765c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007660:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007664:	3302      	adds	r3, #2
 8007666:	e7c7      	b.n	80075f8 <_printf_common+0x58>
 8007668:	2301      	movs	r3, #1
 800766a:	4622      	mov	r2, r4
 800766c:	4641      	mov	r1, r8
 800766e:	4638      	mov	r0, r7
 8007670:	47c8      	blx	r9
 8007672:	3001      	adds	r0, #1
 8007674:	d0e6      	beq.n	8007644 <_printf_common+0xa4>
 8007676:	3601      	adds	r6, #1
 8007678:	e7d9      	b.n	800762e <_printf_common+0x8e>
	...

0800767c <_printf_i>:
 800767c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007680:	7e0f      	ldrb	r7, [r1, #24]
 8007682:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007684:	2f78      	cmp	r7, #120	@ 0x78
 8007686:	4691      	mov	r9, r2
 8007688:	4680      	mov	r8, r0
 800768a:	460c      	mov	r4, r1
 800768c:	469a      	mov	sl, r3
 800768e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007692:	d807      	bhi.n	80076a4 <_printf_i+0x28>
 8007694:	2f62      	cmp	r7, #98	@ 0x62
 8007696:	d80a      	bhi.n	80076ae <_printf_i+0x32>
 8007698:	2f00      	cmp	r7, #0
 800769a:	f000 80d2 	beq.w	8007842 <_printf_i+0x1c6>
 800769e:	2f58      	cmp	r7, #88	@ 0x58
 80076a0:	f000 80b9 	beq.w	8007816 <_printf_i+0x19a>
 80076a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80076ac:	e03a      	b.n	8007724 <_printf_i+0xa8>
 80076ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80076b2:	2b15      	cmp	r3, #21
 80076b4:	d8f6      	bhi.n	80076a4 <_printf_i+0x28>
 80076b6:	a101      	add	r1, pc, #4	@ (adr r1, 80076bc <_printf_i+0x40>)
 80076b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076bc:	08007715 	.word	0x08007715
 80076c0:	08007729 	.word	0x08007729
 80076c4:	080076a5 	.word	0x080076a5
 80076c8:	080076a5 	.word	0x080076a5
 80076cc:	080076a5 	.word	0x080076a5
 80076d0:	080076a5 	.word	0x080076a5
 80076d4:	08007729 	.word	0x08007729
 80076d8:	080076a5 	.word	0x080076a5
 80076dc:	080076a5 	.word	0x080076a5
 80076e0:	080076a5 	.word	0x080076a5
 80076e4:	080076a5 	.word	0x080076a5
 80076e8:	08007829 	.word	0x08007829
 80076ec:	08007753 	.word	0x08007753
 80076f0:	080077e3 	.word	0x080077e3
 80076f4:	080076a5 	.word	0x080076a5
 80076f8:	080076a5 	.word	0x080076a5
 80076fc:	0800784b 	.word	0x0800784b
 8007700:	080076a5 	.word	0x080076a5
 8007704:	08007753 	.word	0x08007753
 8007708:	080076a5 	.word	0x080076a5
 800770c:	080076a5 	.word	0x080076a5
 8007710:	080077eb 	.word	0x080077eb
 8007714:	6833      	ldr	r3, [r6, #0]
 8007716:	1d1a      	adds	r2, r3, #4
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	6032      	str	r2, [r6, #0]
 800771c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007724:	2301      	movs	r3, #1
 8007726:	e09d      	b.n	8007864 <_printf_i+0x1e8>
 8007728:	6833      	ldr	r3, [r6, #0]
 800772a:	6820      	ldr	r0, [r4, #0]
 800772c:	1d19      	adds	r1, r3, #4
 800772e:	6031      	str	r1, [r6, #0]
 8007730:	0606      	lsls	r6, r0, #24
 8007732:	d501      	bpl.n	8007738 <_printf_i+0xbc>
 8007734:	681d      	ldr	r5, [r3, #0]
 8007736:	e003      	b.n	8007740 <_printf_i+0xc4>
 8007738:	0645      	lsls	r5, r0, #25
 800773a:	d5fb      	bpl.n	8007734 <_printf_i+0xb8>
 800773c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007740:	2d00      	cmp	r5, #0
 8007742:	da03      	bge.n	800774c <_printf_i+0xd0>
 8007744:	232d      	movs	r3, #45	@ 0x2d
 8007746:	426d      	negs	r5, r5
 8007748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800774c:	4859      	ldr	r0, [pc, #356]	@ (80078b4 <_printf_i+0x238>)
 800774e:	230a      	movs	r3, #10
 8007750:	e011      	b.n	8007776 <_printf_i+0xfa>
 8007752:	6821      	ldr	r1, [r4, #0]
 8007754:	6833      	ldr	r3, [r6, #0]
 8007756:	0608      	lsls	r0, r1, #24
 8007758:	f853 5b04 	ldr.w	r5, [r3], #4
 800775c:	d402      	bmi.n	8007764 <_printf_i+0xe8>
 800775e:	0649      	lsls	r1, r1, #25
 8007760:	bf48      	it	mi
 8007762:	b2ad      	uxthmi	r5, r5
 8007764:	2f6f      	cmp	r7, #111	@ 0x6f
 8007766:	4853      	ldr	r0, [pc, #332]	@ (80078b4 <_printf_i+0x238>)
 8007768:	6033      	str	r3, [r6, #0]
 800776a:	bf14      	ite	ne
 800776c:	230a      	movne	r3, #10
 800776e:	2308      	moveq	r3, #8
 8007770:	2100      	movs	r1, #0
 8007772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007776:	6866      	ldr	r6, [r4, #4]
 8007778:	60a6      	str	r6, [r4, #8]
 800777a:	2e00      	cmp	r6, #0
 800777c:	bfa2      	ittt	ge
 800777e:	6821      	ldrge	r1, [r4, #0]
 8007780:	f021 0104 	bicge.w	r1, r1, #4
 8007784:	6021      	strge	r1, [r4, #0]
 8007786:	b90d      	cbnz	r5, 800778c <_printf_i+0x110>
 8007788:	2e00      	cmp	r6, #0
 800778a:	d04b      	beq.n	8007824 <_printf_i+0x1a8>
 800778c:	4616      	mov	r6, r2
 800778e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007792:	fb03 5711 	mls	r7, r3, r1, r5
 8007796:	5dc7      	ldrb	r7, [r0, r7]
 8007798:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800779c:	462f      	mov	r7, r5
 800779e:	42bb      	cmp	r3, r7
 80077a0:	460d      	mov	r5, r1
 80077a2:	d9f4      	bls.n	800778e <_printf_i+0x112>
 80077a4:	2b08      	cmp	r3, #8
 80077a6:	d10b      	bne.n	80077c0 <_printf_i+0x144>
 80077a8:	6823      	ldr	r3, [r4, #0]
 80077aa:	07df      	lsls	r7, r3, #31
 80077ac:	d508      	bpl.n	80077c0 <_printf_i+0x144>
 80077ae:	6923      	ldr	r3, [r4, #16]
 80077b0:	6861      	ldr	r1, [r4, #4]
 80077b2:	4299      	cmp	r1, r3
 80077b4:	bfde      	ittt	le
 80077b6:	2330      	movle	r3, #48	@ 0x30
 80077b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077c0:	1b92      	subs	r2, r2, r6
 80077c2:	6122      	str	r2, [r4, #16]
 80077c4:	f8cd a000 	str.w	sl, [sp]
 80077c8:	464b      	mov	r3, r9
 80077ca:	aa03      	add	r2, sp, #12
 80077cc:	4621      	mov	r1, r4
 80077ce:	4640      	mov	r0, r8
 80077d0:	f7ff fee6 	bl	80075a0 <_printf_common>
 80077d4:	3001      	adds	r0, #1
 80077d6:	d14a      	bne.n	800786e <_printf_i+0x1f2>
 80077d8:	f04f 30ff 	mov.w	r0, #4294967295
 80077dc:	b004      	add	sp, #16
 80077de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e2:	6823      	ldr	r3, [r4, #0]
 80077e4:	f043 0320 	orr.w	r3, r3, #32
 80077e8:	6023      	str	r3, [r4, #0]
 80077ea:	4833      	ldr	r0, [pc, #204]	@ (80078b8 <_printf_i+0x23c>)
 80077ec:	2778      	movs	r7, #120	@ 0x78
 80077ee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	6831      	ldr	r1, [r6, #0]
 80077f6:	061f      	lsls	r7, r3, #24
 80077f8:	f851 5b04 	ldr.w	r5, [r1], #4
 80077fc:	d402      	bmi.n	8007804 <_printf_i+0x188>
 80077fe:	065f      	lsls	r7, r3, #25
 8007800:	bf48      	it	mi
 8007802:	b2ad      	uxthmi	r5, r5
 8007804:	6031      	str	r1, [r6, #0]
 8007806:	07d9      	lsls	r1, r3, #31
 8007808:	bf44      	itt	mi
 800780a:	f043 0320 	orrmi.w	r3, r3, #32
 800780e:	6023      	strmi	r3, [r4, #0]
 8007810:	b11d      	cbz	r5, 800781a <_printf_i+0x19e>
 8007812:	2310      	movs	r3, #16
 8007814:	e7ac      	b.n	8007770 <_printf_i+0xf4>
 8007816:	4827      	ldr	r0, [pc, #156]	@ (80078b4 <_printf_i+0x238>)
 8007818:	e7e9      	b.n	80077ee <_printf_i+0x172>
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	f023 0320 	bic.w	r3, r3, #32
 8007820:	6023      	str	r3, [r4, #0]
 8007822:	e7f6      	b.n	8007812 <_printf_i+0x196>
 8007824:	4616      	mov	r6, r2
 8007826:	e7bd      	b.n	80077a4 <_printf_i+0x128>
 8007828:	6833      	ldr	r3, [r6, #0]
 800782a:	6825      	ldr	r5, [r4, #0]
 800782c:	6961      	ldr	r1, [r4, #20]
 800782e:	1d18      	adds	r0, r3, #4
 8007830:	6030      	str	r0, [r6, #0]
 8007832:	062e      	lsls	r6, r5, #24
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	d501      	bpl.n	800783c <_printf_i+0x1c0>
 8007838:	6019      	str	r1, [r3, #0]
 800783a:	e002      	b.n	8007842 <_printf_i+0x1c6>
 800783c:	0668      	lsls	r0, r5, #25
 800783e:	d5fb      	bpl.n	8007838 <_printf_i+0x1bc>
 8007840:	8019      	strh	r1, [r3, #0]
 8007842:	2300      	movs	r3, #0
 8007844:	6123      	str	r3, [r4, #16]
 8007846:	4616      	mov	r6, r2
 8007848:	e7bc      	b.n	80077c4 <_printf_i+0x148>
 800784a:	6833      	ldr	r3, [r6, #0]
 800784c:	1d1a      	adds	r2, r3, #4
 800784e:	6032      	str	r2, [r6, #0]
 8007850:	681e      	ldr	r6, [r3, #0]
 8007852:	6862      	ldr	r2, [r4, #4]
 8007854:	2100      	movs	r1, #0
 8007856:	4630      	mov	r0, r6
 8007858:	f7f8 fd0a 	bl	8000270 <memchr>
 800785c:	b108      	cbz	r0, 8007862 <_printf_i+0x1e6>
 800785e:	1b80      	subs	r0, r0, r6
 8007860:	6060      	str	r0, [r4, #4]
 8007862:	6863      	ldr	r3, [r4, #4]
 8007864:	6123      	str	r3, [r4, #16]
 8007866:	2300      	movs	r3, #0
 8007868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800786c:	e7aa      	b.n	80077c4 <_printf_i+0x148>
 800786e:	6923      	ldr	r3, [r4, #16]
 8007870:	4632      	mov	r2, r6
 8007872:	4649      	mov	r1, r9
 8007874:	4640      	mov	r0, r8
 8007876:	47d0      	blx	sl
 8007878:	3001      	adds	r0, #1
 800787a:	d0ad      	beq.n	80077d8 <_printf_i+0x15c>
 800787c:	6823      	ldr	r3, [r4, #0]
 800787e:	079b      	lsls	r3, r3, #30
 8007880:	d413      	bmi.n	80078aa <_printf_i+0x22e>
 8007882:	68e0      	ldr	r0, [r4, #12]
 8007884:	9b03      	ldr	r3, [sp, #12]
 8007886:	4298      	cmp	r0, r3
 8007888:	bfb8      	it	lt
 800788a:	4618      	movlt	r0, r3
 800788c:	e7a6      	b.n	80077dc <_printf_i+0x160>
 800788e:	2301      	movs	r3, #1
 8007890:	4632      	mov	r2, r6
 8007892:	4649      	mov	r1, r9
 8007894:	4640      	mov	r0, r8
 8007896:	47d0      	blx	sl
 8007898:	3001      	adds	r0, #1
 800789a:	d09d      	beq.n	80077d8 <_printf_i+0x15c>
 800789c:	3501      	adds	r5, #1
 800789e:	68e3      	ldr	r3, [r4, #12]
 80078a0:	9903      	ldr	r1, [sp, #12]
 80078a2:	1a5b      	subs	r3, r3, r1
 80078a4:	42ab      	cmp	r3, r5
 80078a6:	dcf2      	bgt.n	800788e <_printf_i+0x212>
 80078a8:	e7eb      	b.n	8007882 <_printf_i+0x206>
 80078aa:	2500      	movs	r5, #0
 80078ac:	f104 0619 	add.w	r6, r4, #25
 80078b0:	e7f5      	b.n	800789e <_printf_i+0x222>
 80078b2:	bf00      	nop
 80078b4:	08007b69 	.word	0x08007b69
 80078b8:	08007b7a 	.word	0x08007b7a

080078bc <memmove>:
 80078bc:	4288      	cmp	r0, r1
 80078be:	b510      	push	{r4, lr}
 80078c0:	eb01 0402 	add.w	r4, r1, r2
 80078c4:	d902      	bls.n	80078cc <memmove+0x10>
 80078c6:	4284      	cmp	r4, r0
 80078c8:	4623      	mov	r3, r4
 80078ca:	d807      	bhi.n	80078dc <memmove+0x20>
 80078cc:	1e43      	subs	r3, r0, #1
 80078ce:	42a1      	cmp	r1, r4
 80078d0:	d008      	beq.n	80078e4 <memmove+0x28>
 80078d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078da:	e7f8      	b.n	80078ce <memmove+0x12>
 80078dc:	4402      	add	r2, r0
 80078de:	4601      	mov	r1, r0
 80078e0:	428a      	cmp	r2, r1
 80078e2:	d100      	bne.n	80078e6 <memmove+0x2a>
 80078e4:	bd10      	pop	{r4, pc}
 80078e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078ee:	e7f7      	b.n	80078e0 <memmove+0x24>

080078f0 <_sbrk_r>:
 80078f0:	b538      	push	{r3, r4, r5, lr}
 80078f2:	4d06      	ldr	r5, [pc, #24]	@ (800790c <_sbrk_r+0x1c>)
 80078f4:	2300      	movs	r3, #0
 80078f6:	4604      	mov	r4, r0
 80078f8:	4608      	mov	r0, r1
 80078fa:	602b      	str	r3, [r5, #0]
 80078fc:	f7f9 f9a2 	bl	8000c44 <_sbrk>
 8007900:	1c43      	adds	r3, r0, #1
 8007902:	d102      	bne.n	800790a <_sbrk_r+0x1a>
 8007904:	682b      	ldr	r3, [r5, #0]
 8007906:	b103      	cbz	r3, 800790a <_sbrk_r+0x1a>
 8007908:	6023      	str	r3, [r4, #0]
 800790a:	bd38      	pop	{r3, r4, r5, pc}
 800790c:	20019a88 	.word	0x20019a88

08007910 <_realloc_r>:
 8007910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007914:	4680      	mov	r8, r0
 8007916:	4615      	mov	r5, r2
 8007918:	460c      	mov	r4, r1
 800791a:	b921      	cbnz	r1, 8007926 <_realloc_r+0x16>
 800791c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007920:	4611      	mov	r1, r2
 8007922:	f7ff bc59 	b.w	80071d8 <_malloc_r>
 8007926:	b92a      	cbnz	r2, 8007934 <_realloc_r+0x24>
 8007928:	f7ff fbea 	bl	8007100 <_free_r>
 800792c:	2400      	movs	r4, #0
 800792e:	4620      	mov	r0, r4
 8007930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007934:	f000 f81a 	bl	800796c <_malloc_usable_size_r>
 8007938:	4285      	cmp	r5, r0
 800793a:	4606      	mov	r6, r0
 800793c:	d802      	bhi.n	8007944 <_realloc_r+0x34>
 800793e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007942:	d8f4      	bhi.n	800792e <_realloc_r+0x1e>
 8007944:	4629      	mov	r1, r5
 8007946:	4640      	mov	r0, r8
 8007948:	f7ff fc46 	bl	80071d8 <_malloc_r>
 800794c:	4607      	mov	r7, r0
 800794e:	2800      	cmp	r0, #0
 8007950:	d0ec      	beq.n	800792c <_realloc_r+0x1c>
 8007952:	42b5      	cmp	r5, r6
 8007954:	462a      	mov	r2, r5
 8007956:	4621      	mov	r1, r4
 8007958:	bf28      	it	cs
 800795a:	4632      	movcs	r2, r6
 800795c:	f7ff fbc2 	bl	80070e4 <memcpy>
 8007960:	4621      	mov	r1, r4
 8007962:	4640      	mov	r0, r8
 8007964:	f7ff fbcc 	bl	8007100 <_free_r>
 8007968:	463c      	mov	r4, r7
 800796a:	e7e0      	b.n	800792e <_realloc_r+0x1e>

0800796c <_malloc_usable_size_r>:
 800796c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007970:	1f18      	subs	r0, r3, #4
 8007972:	2b00      	cmp	r3, #0
 8007974:	bfbc      	itt	lt
 8007976:	580b      	ldrlt	r3, [r1, r0]
 8007978:	18c0      	addlt	r0, r0, r3
 800797a:	4770      	bx	lr

0800797c <_init>:
 800797c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800797e:	bf00      	nop
 8007980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007982:	bc08      	pop	{r3}
 8007984:	469e      	mov	lr, r3
 8007986:	4770      	bx	lr

08007988 <_fini>:
 8007988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798a:	bf00      	nop
 800798c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800798e:	bc08      	pop	{r3}
 8007990:	469e      	mov	lr, r3
 8007992:	4770      	bx	lr
