// Seed: 3872997986
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply1 id_4
);
  assign id_6 = 1;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    output wor id_7,
    output wire id_8
    , id_26,
    input tri id_9,
    input tri id_10,
    input wand id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input tri id_16
    , id_27,
    input supply1 id_17,
    input uwire id_18,
    output wor id_19,
    output wor id_20,
    input wand id_21,
    input supply1 id_22,
    output wor id_23,
    output supply1 id_24
);
  assign id_7 = 1 == 1;
  tri0 id_28 = 1;
  wire id_29;
  module_0(
      id_18, id_5, id_5, id_5, id_14
  );
  wire id_30;
endmodule
