git clone --depth 1 --no-tags https://github.com/Eduard2609/LDH-Etapa-4.git f:/verilog_sva_gh_scraper/data/full_repos/492504090
git clone --depth 1 --no-tags https://github.com/nishata24/ECE-251-Computer-Architecture-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/492384986
git clone --depth 1 --no-tags https://github.com/Venkateshcho/Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/492374921
git clone --depth 1 --no-tags https://github.com/Ahmed0100/img_inv_dma_uart_microblaze_soc.git f:/verilog_sva_gh_scraper/data/full_repos/491462495
git clone --depth 1 --no-tags https://github.com/andrew-hsieh-ch/School_Verilog-lessons.git f:/verilog_sva_gh_scraper/data/full_repos/490636012
git clone --depth 1 --no-tags https://github.com/yumeow0122/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/489937912
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-RISC-V_32_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/488774065
git clone --depth 1 --no-tags https://github.com/cuesta22/FINAL-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/488824776
git clone --depth 1 --no-tags https://github.com/thanhloc2742/RealTimeClock.git f:/verilog_sva_gh_scraper/data/full_repos/488968832
git clone --depth 1 --no-tags https://github.com/MarcusWheeler/CS271Final.git f:/verilog_sva_gh_scraper/data/full_repos/491587900
git clone --depth 1 --no-tags https://github.com/ianafp/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/491477466
git clone --depth 1 --no-tags https://github.com/Amisha-Mathew/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/488982741
git clone --depth 1 --no-tags https://github.com/jasonsogod/jasonsssssssssssssssssssss.git f:/verilog_sva_gh_scraper/data/full_repos/488878689
git clone --depth 1 --no-tags https://github.com/537Cheese/FINALLAB.git f:/verilog_sva_gh_scraper/data/full_repos/488827650
git clone --depth 1 --no-tags https://github.com/Palacios1337/FinalLabCompArch.git f:/verilog_sva_gh_scraper/data/full_repos/488735683
git clone --depth 1 --no-tags https://github.com/JYDbeg/Seminar.git f:/verilog_sva_gh_scraper/data/full_repos/489925804
git clone --depth 1 --no-tags https://github.com/theintrigued/12Bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/492698629
git clone --depth 1 --no-tags https://github.com/javierespinoza09/Temporal_MicroProc.git f:/verilog_sva_gh_scraper/data/full_repos/492907063
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/Pseudo-Random-Pattern-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/493583832
git clone --depth 1 --no-tags https://github.com/park-hyeonbeen/verilog_programming.git f:/verilog_sva_gh_scraper/data/full_repos/493239596
git clone --depth 1 --no-tags https://github.com/ShreedeviAngadi/codes.git f:/verilog_sva_gh_scraper/data/full_repos/493158924
git clone --depth 1 --no-tags https://github.com/shwetamutalikdesai/verilogcode.git f:/verilog_sva_gh_scraper/data/full_repos/493206505
git clone --depth 1 --no-tags https://github.com/Joynercc/USTC_COD.git f:/verilog_sva_gh_scraper/data/full_repos/494079927
git clone --depth 1 --no-tags https://github.com/hackme199/AlarmClk.git f:/verilog_sva_gh_scraper/data/full_repos/490004755
git clone --depth 1 --no-tags https://github.com/dbs261/Minor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/489878973
git clone --depth 1 --no-tags https://github.com/Mr-Moore/BCD.git f:/verilog_sva_gh_scraper/data/full_repos/489064341
git clone --depth 1 --no-tags https://github.com/0901122/bcd0506.git f:/verilog_sva_gh_scraper/data/full_repos/489186430
git clone --depth 1 --no-tags https://github.com/Namerlok/Designing_digital_devices_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/489174368
git clone --depth 1 --no-tags https://github.com/M-Kunkle/comp-design-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/488134355
git clone --depth 1 --no-tags https://github.com/wufei-png/ME.git f:/verilog_sva_gh_scraper/data/full_repos/488491750
git clone --depth 1 --no-tags https://github.com/alex0652/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/488581434
git clone --depth 1 --no-tags https://github.com/NAvi349/rev-cla-16.git f:/verilog_sva_gh_scraper/data/full_repos/488581216
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Lab_7_CU.git f:/verilog_sva_gh_scraper/data/full_repos/488436747
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipG.git f:/verilog_sva_gh_scraper/data/full_repos/490859165
git clone --depth 1 --no-tags https://github.com/tima8816811/Tetris-.git f:/verilog_sva_gh_scraper/data/full_repos/490936701
git clone --depth 1 --no-tags https://github.com/nusriz/Low-Latency-Successive-Cancellation-Polar-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/487950928
git clone --depth 1 --no-tags https://github.com/AndreiZamfira22/Maze-solver.git f:/verilog_sva_gh_scraper/data/full_repos/490704183
git clone --depth 1 --no-tags https://github.com/Sanskruti51/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/487726441
git clone --depth 1 --no-tags https://github.com/VasantJ3/6Bit-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/490416987
git clone --depth 1 --no-tags https://github.com/anuic3/pll.git f:/verilog_sva_gh_scraper/data/full_repos/488306165
git clone --depth 1 --no-tags https://github.com/vijaybharath99/32-bit-RISC-processor-with-thermal-management-unit-and-flexible-5-stage-pipelining..git f:/verilog_sva_gh_scraper/data/full_repos/491450458
git clone --depth 1 --no-tags https://github.com/AllanRegush/fpga_flip_flop.git f:/verilog_sva_gh_scraper/data/full_repos/493894289
git clone --depth 1 --no-tags https://github.com/vidyuthshashidhar/rom-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/490828354
git clone --depth 1 --no-tags https://github.com/Midlij/EE354-Project.git f:/verilog_sva_gh_scraper/data/full_repos/490062287
git clone --depth 1 --no-tags https://github.com/Yaoshangshang96/Approx_Mult.git f:/verilog_sva_gh_scraper/data/full_repos/489864292
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/hls_demo.git f:/verilog_sva_gh_scraper/data/full_repos/488818935
git clone --depth 1 --no-tags https://github.com/Ly403/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/488435729
git clone --depth 1 --no-tags https://github.com/kripanshukumar/Sequential--Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/489070378
git clone --depth 1 --no-tags https://github.com/bcqsd/verilog_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/490111088
git clone --depth 1 --no-tags https://github.com/GaryBlackbourne/logterv-hf-2022.git f:/verilog_sva_gh_scraper/data/full_repos/488603341
git clone --depth 1 --no-tags https://github.com/wyi345/Im.git f:/verilog_sva_gh_scraper/data/full_repos/490454686
git clone --depth 1 --no-tags https://github.com/8G6/test_bench.git f:/verilog_sva_gh_scraper/data/full_repos/490379516
git clone --depth 1 --no-tags https://github.com/gabriel-pimentel/microwave-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/491294671
git clone --depth 1 --no-tags https://github.com/Jade-Lu18/BUShandshake.git f:/verilog_sva_gh_scraper/data/full_repos/487700360
git clone --depth 1 --no-tags https://github.com/handsomehh/ZJU-Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/488053048
git clone --depth 1 --no-tags https://github.com/AllenDBoston/NB_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/489157545
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220429.git f:/verilog_sva_gh_scraper/data/full_repos/488884513
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw4.git f:/verilog_sva_gh_scraper/data/full_repos/488928326
git clone --depth 1 --no-tags https://github.com/Seif2001/SimpleCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/488796809
git clone --depth 1 --no-tags https://github.com/svhum/ltc2308-led.git f:/verilog_sva_gh_scraper/data/full_repos/491743060
git clone --depth 1 --no-tags https://github.com/andrewchandlerramirez/Zynq-HCSR04-Disctance-Sensor-Project-with-Interrupts.git f:/verilog_sva_gh_scraper/data/full_repos/491333550
git clone --depth 1 --no-tags https://github.com/usmanali-rs/APB_Slave.git f:/verilog_sva_gh_scraper/data/full_repos/491811068
git clone --depth 1 --no-tags https://github.com/qian160/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/491872323
git clone --depth 1 --no-tags https://github.com/r1ng0hacking/my_rvcore.git f:/verilog_sva_gh_scraper/data/full_repos/492821808
git clone --depth 1 --no-tags https://github.com/Jakub-Mroczek/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/493083916
git clone --depth 1 --no-tags https://github.com/TzuHaoLi/digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/493060126
git clone --depth 1 --no-tags https://github.com/AllanRegush/fpga_sr_latch.git f:/verilog_sva_gh_scraper/data/full_repos/493873115
git clone --depth 1 --no-tags https://github.com/snaketail/Apd_Pulse_detection.git f:/verilog_sva_gh_scraper/data/full_repos/492772061
git clone --depth 1 --no-tags https://github.com/praveenbr2002/VLSI-Systems-Design-CourseWork.git f:/verilog_sva_gh_scraper/data/full_repos/493231783
git clone --depth 1 --no-tags https://github.com/masachika-kamada/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/493266191
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494256043
git clone --depth 1 --no-tags https://github.com/YunghsiGu/DD_lab.git f:/verilog_sva_gh_scraper/data/full_repos/492096638
git clone --depth 1 --no-tags https://github.com/visionvlsi/yosys.git f:/verilog_sva_gh_scraper/data/full_repos/487913076
git clone --depth 1 --no-tags https://github.com/MohammadTtay/CA_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/489340351
git clone --depth 1 --no-tags https://github.com/nmoroze/wavy.git f:/verilog_sva_gh_scraper/data/full_repos/490536110
git clone --depth 1 --no-tags https://github.com/Rentao-Wan/Whac-A-Mole-on-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/490516220
git clone --depth 1 --no-tags https://github.com/jassieldeliz/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/491135068
git clone --depth 1 --no-tags https://github.com/jonnnhhh/PONG.git f:/verilog_sva_gh_scraper/data/full_repos/489484074
git clone --depth 1 --no-tags https://github.com/AkiLin7110/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/491457475
git clone --depth 1 --no-tags https://github.com/ygkim912/chipyard-vcs.git f:/verilog_sva_gh_scraper/data/full_repos/491588830
git clone --depth 1 --no-tags https://github.com/LjBLincoln/ComputerOrganization-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/488050493
git clone --depth 1 --no-tags https://github.com/CatMadSan/LAB_DIGITAL.git f:/verilog_sva_gh_scraper/data/full_repos/488062417
git clone --depth 1 --no-tags https://github.com/PublicRecordOfficeVictoria/V2Generator.git f:/verilog_sva_gh_scraper/data/full_repos/488785857
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework4.git f:/verilog_sva_gh_scraper/data/full_repos/488583739
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/488811544
git clone --depth 1 --no-tags https://github.com/Hubert-1102/CS202_Project.git f:/verilog_sva_gh_scraper/data/full_repos/492140037
git clone --depth 1 --no-tags https://github.com/sateigashira/Matrix-Multiplication-in-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/492054950
git clone --depth 1 --no-tags https://github.com/JAYJUN0125/Digital-Logio-Design-homework4.git f:/verilog_sva_gh_scraper/data/full_repos/490857037
git clone --depth 1 --no-tags https://github.com/arrke/systemy-wbudowane.git f:/verilog_sva_gh_scraper/data/full_repos/492471923
git clone --depth 1 --no-tags https://github.com/shiokuo/ca-final.git f:/verilog_sva_gh_scraper/data/full_repos/487768618
git clone --depth 1 --no-tags https://github.com/Chi-you/FPGA_HW5.git f:/verilog_sva_gh_scraper/data/full_repos/492385624
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/BCM_STDP_USING_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/492387936
git clone --depth 1 --no-tags https://github.com/KarinCryptoDev/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492576176
git clone --depth 1 --no-tags https://github.com/YassYe/GoBoardProjects.git f:/verilog_sva_gh_scraper/data/full_repos/493929779
git clone --depth 1 --no-tags https://github.com/TangChiaHui/Homework5.git f:/verilog_sva_gh_scraper/data/full_repos/493986620
git clone --depth 1 --no-tags https://github.com/siliconcompiler/caravel_wrapper_heartbeat_example.git f:/verilog_sva_gh_scraper/data/full_repos/493676583
git clone --depth 1 --no-tags https://github.com/Janavind/sel_set.git f:/verilog_sva_gh_scraper/data/full_repos/493851698
git clone --depth 1 --no-tags https://github.com/Tommywei0628/homework5.git f:/verilog_sva_gh_scraper/data/full_repos/493909905
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/Counts-up-BCD-to-7-segment-displays.git f:/verilog_sva_gh_scraper/data/full_repos/488904210
git clone --depth 1 --no-tags https://github.com/shen1005/BUAA_CO.git f:/verilog_sva_gh_scraper/data/full_repos/490231451
