1     TP_POWER_ON      SFCS_CHECK_ROUTE                               20231031_22:36:41 20231031_22:36:41    1  [[32m Pass [0;39m]
2     TP_POWER_ON      SFCS_PASS                                      20231031_22:36:43 20231031_22:36:44    1  [[32m Pass [0;39m]
1     TN_SMC           SFCS_CHECK_ROUTE                               20231031_23:09:53 20231031_23:09:53    1  [[32m Pass [0;39m]
2     TN_SMC           SFCS_UPLOAD_TIME                               20231031_23:09:54 20231031_23:09:55    1  [[32m Pass [0;39m]
3     TN_SMC           TT_BMC_UPDATE                                  20231031_23:09:56 20231031_23:09:57    1  [[32m Pass [0;39m]
4     TN_SMC           TTP_FRU_CHECK                                  20231031_23:09:59 20231031_23:10:01    1  [[32m Pass [0;39m]
5     TN_REWORK        TTP_JBOG_SMC_UPDATE                            20231031_23:10:02 20231031_23:10:03    1  [[32m Pass [0;39m]
6     TN_REWORK        TTP_JBOG_RETIMER_FRU                           20231031_23:10:04 20231031_23:10:05    1  [[32m Pass [0;39m]
7     TN_SMC_1         TT_JBOG_SMC_MAC                                20231031_23:10:06 20231031_23:10:08    1  [[32m Pass [0;39m]
8     TN_SMC_1         TT_JBOG_CHECK_SN                               20231031_23:10:10 20231031_23:10:10    1  [[32m Pass [0;39m]
9     TN_SMC_1         TTP_JBOG_FRU_WRITE                             20231031_23:10:11 20231031_23:12:08    1  [[32m Pass [0;39m]
10    TN_SMC_1         TT_JBOG_DHCP_SET                               20231031_23:12:09 20231031_23:12:12    1  [[32m Pass [0;39m]
11    TN_SMC_1         TT_POWER_AC                                    20231031_23:12:13 20231031_23:12:13    1  [[32m Pass [0;39m]
12    TN_PUSH_KEG      TT_JBOG_CHECK_SN                               20231031_23:42:45 20231031_23:42:46    1  [[32m Pass [0;39m]
13    TN_PUSH_KEG      TT_JBOG_CABLE_DETECT                           20231031_23:42:47 20231031_23:45:06    1  [[32m Pass [0;39m]
14    TN_PUSH_KEG      TT_JBOG_SMC_READSPI                            20231031_23:45:07 20231031_23:45:17    1  [[32m Pass [0;39m]
15    TN_PUSH_CHECK    TT_JBOG_SMC_UPDATE                             20231031_23:45:18 20231031_23:58:06    1  [[32m Pass [0;39m]
16    TN_PUSH_CHECK    TT_JBOG_SMC_VER                                20231031_23:58:08 20231031_23:58:10    1  [[32m Pass [0;39m]
17    TN_FRU           TT_JBOG_CHECK_SN                               20231031_23:58:11 20231031_23:58:12    1  [[32m Pass [0;39m]
18    TN_FRU           TTP_JBOG_FRU_WRITE                             20231031_23:58:13 20231031_23:59:53    1  [[32m Pass [0;39m]
19    TN_FRU           TTP_JBOG_FRU_WRITE                             20231031_23:59:54 20231101_00:01:39    1  [[32m Pass [0;39m]
20    TN_FRU           TTP_JBOG_FRU_WRITE                             20231101_00:01:40 20231101_00:03:23    1  [[32m Pass [0;39m]
21    TN_FRU           TTP_JBOG_FRU_CHECK                             20231101_00:03:24 20231101_00:03:54    1  [[32m Pass [0;39m]
22    TN_FRU           TT_JBOG_GPU_FRU_CHECK                          20231101_00:03:55 20231101_00:04:10    1  [[32m Pass [0;39m]
23    TN_FW            TT_JBOG_CHECK_SN                               20231101_00:04:12 20231101_00:04:12    1  [[32m Pass [0;39m]
24    TN_FW            TT_JBOG_CPLD_CHECK                             20231101_00:04:14 20231101_00:22:16    1  [[32m Pass [0;39m]
25    TN_FW            TTP_JBOG_SWITCH_UPDATE                         20231101_00:22:18 20231101_00:22:20    1  [[32m Pass [0;39m]
26    TN_FW            TTP_JBOG_SWITCH_VR_UPDATE                      20231101_00:22:21 20231101_00:22:23    1  [[32m Pass [0;39m]
27    TN_FW            TTP_JBOG_RETIMER_VR_UPDATE                     20231101_00:22:25 20231101_00:24:56    1  [[32m Pass [0;39m]
28    TN_FW            TT_POWER_AC                                    20231101_00:24:58 20231101_00:24:58    1  [[32m Pass [0;39m]
29    TN_FW            TTP_JBOG_SWITCH_VR_UPDATE                      20231101_00:58:29 20231101_00:59:02    1  [[32m Pass [0;39m]
30    TN_FW            TTP_JBOG_RETIMER_VR_UPDATE                     20231101_00:59:04 20231101_00:59:18    1  [[32m Pass [0;39m]
31    TN_FW            TT_JBOG_CHECK_SN                               20231101_00:59:19 20231101_00:59:20    1  [[32m Pass [0;39m]
32    TN_FW            TTP_JBOG_SWITCH_CHECK                          20231101_00:59:21 20231101_00:59:24    1  [[32m Pass [0;39m]
33    TN_RETIMER       TTP_JBOG_SW_FRU                                20231101_00:59:25 20231101_01:01:21    1  [[32m Pass [0;39m]
34    TN_RETIMER       TTP_JBOG_SW_FRU                                20231101_01:01:23 20231101_01:03:32    1  [[32m Pass [0;39m]
35    TN_RETIMER       TTP_JBOG_RETIMER_UPDATE                        20231101_01:03:33 20231101_01:52:42    1  [[32m Pass [0;39m]
36    TN_RETIMER       TTP_JBOG_SW_FRU                                20231101_01:52:43 20231101_01:54:52    1  [[32m Pass [0;39m]
37    TN_RETIMER       TTP_JBOG_SW_FRU                                20231101_01:54:53 20231101_01:57:01    1  [[32m Pass [0;39m]
38    TN_RETIMER       IDLE                                           20231101_01:57:02 20231101_01:57:03    1  [[32m Pass [0;39m]
39    TN_RETIMER       TT_JBOG_RETIMER_CHECK                          20231101_01:57:05 20231101_01:57:10    1  [[32m Pass [0;39m]
40    TN_RETIMER       TTP_JBOG_RETIMER_UPDATE                        20231101_01:57:12 20231101_03:18:13    1  [[32m Pass [0;39m]
41    TN_RETIMER       TT_POWER_AC                                    20231101_03:18:14 20231101_03:18:14    1  [[32m Pass [0;39m]
42    TN_RETIMER       TTP_JBOG_FRU_WRITE                             20231101_03:52:46 20231101_03:54:23    1  [[32m Pass [0;39m]
43    TN_RETIMER       TTP_JBOG_FRU_CHECK                             20231101_03:54:25 20231101_03:54:56    1  [[32m Pass [0;39m]
44    TN_RETIMER       TT_JBOG_RETIMER_CHECK                          20231101_03:54:58 20231101_03:55:18    1  [[32m Pass [0;39m]
45    TN_RETIMER       TT_JBOG_SWITCH_EEPROM_CHECK                    20231101_03:55:19 20231101_03:56:52    1  [[32m Pass [0;39m]
46    TN_RETIMER       TT_JBOG_FAN_CHECK                              20231101_03:56:53 20231101_04:01:07    1  [[32m Pass [0;39m]
47    TN_SFCS          SFCS_UPLOAD_TIME                               20231101_04:01:09 20231101_04:01:10    1  [[32m Pass [0;39m]
48    TN_SFCS          SFCS_PASS                                      20231101_04:01:12 20231101_04:01:12    1  [[32m Pass [0;39m]
49    TO_SFCS          SFCS_UPLOAD_TIME                               20231101_04:01:14 20231101_04:01:14    1  [[32m Pass [0;39m]
50    TO_MLA_JBOG      TT_JBOG_CHECK_SN                               20231101_04:01:15 20231101_04:01:16    1  [[32m Pass [0;39m]
51    TO_MLA_JBOG      TT_JBOG_CABLE_DETECT                           20231101_04:01:18 20231101_04:03:36    1  [[32m Pass [0;39m]
52    TO_MLA_JBOG      TT_JBOG_PCI_CHECK                              20231101_04:03:38 20231101_04:03:42    1  [[32m Pass [0;39m]
53    TO_MLA_JBOG      TT_PCI_SPEED_CHECK                             20231101_04:03:44 20231101_04:03:45    1  [[32m Pass [0;39m]
54    TO_MLA_JBOG      TT_JBOG_GPO_SET                                20231101_04:03:47 20231101_04:04:02    1  [[32m Pass [0;39m]
55    TO_MLA_JBOG      PSTORE_RESET                                   20231101_04:04:03 20231101_04:04:46    1  [[32m Pass [0;39m]
56    TO_MLA_JBOG      TT_SET_RECOVERY                                20231101_04:04:47 20231101_04:04:48    1  [[32m Pass [0;39m]
57    TO_MLA_JBOG      POWER_CYCLE_DC                                 20231101_04:04:49 20231101_04:04:49    1  [[32m Pass [0;39m]
58    TO_MLA_JBOG      TT_GPU_LINK                                    20231101_05:02:11 20231101_05:02:16    1  [[32m Pass [0;39m]
59    TO_MLA_JBOG      PXE_BOOTMENU                                   20231101_05:02:18 20231101_05:02:28    1  [[32m Pass [0;39m]
60    TO_MLA_JBOG      AP_RAMDISK_LOG_CHECK                           20231101_11:26:40 20231101_11:26:41    1  [[32m Pass [0;39m]
61    TO_MLA_LOG       TT_JBOG_GPU_CHECK                              20231101_11:26:42 20231101_11:26:46    1  [[32m Pass [0;39m]
62    TO_MLA_LOG       TT_JBOG_SDR_CHECK                              20231101_11:26:47 20231101_11:30:02    1  [[32m Pass [0;39m]
63    TO_MLA_LOG       TT_JBOG_GPU_FRU_CHECK                          20231101_11:30:03 20231101_11:30:13    1  [[32m Pass [0;39m]
64    TO_SFCS          SFCS_UPLOAD_TIME                               20231101_11:30:14 20231101_11:30:16    1  [[32m Pass [0;39m]
65    TO_SFCS          SFCS_PASS                                      20231101_11:30:17 20231101_11:30:17    1  [[32m Pass [0;39m]
66    TP_SFCS          SFCS_UPLOAD_TIME                               20231101_11:30:19 20231101_11:30:19    1  [[32m Pass [0;39m]
67    TP_SN_CHECK      TT_JBOG_CHECK_SN                               20231101_11:30:21 20231101_11:30:21    1  [[32m Pass [0;39m]
68    TP_SFCS          SFCS_UPLOAD_TIME                               20231101_11:30:22 20231101_11:30:24    1  [[32m Pass [0;39m]
69    TP_SFCS          SFCS_PASS                                      20231101_11:30:25 20231101_11:30:26    1  [[32m Pass [0;39m]
