<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 12.900.20.24</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Wed Aug  4 11:33:55 2021 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>u8</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         2580</cell>
 <cell>         4049</cell>
 <cell>         6629</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         4871</cell>
 <cell>           12</cell>
 <cell>         4883</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           84</cell>
 <cell>            8</cell>
 <cell>           92</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         7535</cell>
 <cell>         4069</cell>
 <cell>        11604</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         2580</cell>
 <cell>         4049</cell>
 <cell>         6629</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         4871</cell>
 <cell>           12</cell>
 <cell>         4883</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           84</cell>
 <cell>            8</cell>
 <cell>           92</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         7535</cell>
 <cell>         4069</cell>
 <cell>        11604</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>mclk</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            2</cell>
 <cell>            0</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            3</cell>
 <cell>            0</cell>
 <cell>            3</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>sdclk</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          911</cell>
 <cell>            5</cell>
 <cell>          916</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          394</cell>
 <cell>            0</cell>
 <cell>          394</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            5</cell>
 <cell>            0</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1310</cell>
 <cell>            5</cell>
 <cell>         1315</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          911</cell>
 <cell>            5</cell>
 <cell>          916</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          394</cell>
 <cell>            0</cell>
 <cell>          394</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            5</cell>
 <cell>            0</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1310</cell>
 <cell>            5</cell>
 <cell>         1315</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>cmd</item>
 <item>sd_d0</item>
 <item>sd_d1</item>
 <item>sd_d2</item>
 <item>sd_d3</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>cmd</item>
 <item>sd_d0</item>
 <item>sd_d1</item>
 <item>sd_d2</item>
 <item>sd_d3</item>
</list>
<text></text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/u100/UD100/data0[0]:D</item>
 <item>test_0/u100/UD100/data0[1]:D</item>
 <item>test_0/u100/UD100/data0[2]:D</item>
 <item>test_0/u100/UD100/data0[3]:D</item>
 <item>test_0/u100/cmd0:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/u100/UD100/data0[0]:D</item>
 <item>test_0/u100/UD100/data0[1]:D</item>
 <item>test_0/u100/UD100/data0[2]:D</item>
 <item>test_0/u100/UD100/data0[3]:D</item>
 <item>test_0/u100/cmd0:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/UADC/clkd16:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>           81</cell>
 <cell>           81</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           79</cell>
 <cell>            0</cell>
 <cell>           79</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>           79</cell>
 <cell>           83</cell>
 <cell>          162</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>           81</cell>
 <cell>           81</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           79</cell>
 <cell>            0</cell>
 <cell>           79</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>           79</cell>
 <cell>           83</cell>
 <cell>          162</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>wstart</item>
</list>
<text></text>
<text> - Min input delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>wstart</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>odata</item>
 <item>olrck</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>odata</item>
 <item>olrck</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/u100/UADC_GEAR/din[10]:EN</item>
 <item>test_0/u100/UADC_GEAR/flag:D</item>
 <item>test_0/u100/UADC_GEAR/flag:EN</item>
 <item>test_0/u100/UADC_GEAR/i[0]:D</item>
 <item>test_0/u100/UADC_GEAR/i[1]:D</item>
 <item>test_0/u100/UADC_GEAR/i[2]:D</item>
 <item>test_0/u100/UADC_GEAR/i[3]:D</item>
 <item>test_0/u100/UADC_GEAR/i[4]:D</item>
 <item>test_0/u100/UADC_GEAR/ready:D</item>
 <item>test_0/u100/UADC_GEAR/state:D</item>
 <item>test_0/u_pcm_tx/d1:D</item>
 <item>test_0/u_pcm_tx/i[0]:D</item>
 <item>test_0/u_pcm_tx/i[1]:D</item>
 <item>test_0/u_pcm_tx/i[2]:D</item>
 <item>test_0/u_pcm_tx/i[3]:D</item>
 <item>test_0/u_pcm_tx/i[4]:D</item>
 <item>test_0/u_pcm_tx/i[5]:D</item>
 <item>test_0/u_pcm_tx/t1[0]:D</item>
 <item>test_0/u_pcm_tx/t1[10]:D</item>
 <item>test_0/u_pcm_tx/t1[11]:D</item>
 <item>test_0/u_pcm_tx/t1[12]:D</item>
 <item>test_0/u_pcm_tx/t1[13]:D</item>
 <item>test_0/u_pcm_tx/t1[14]:D</item>
 <item>test_0/u_pcm_tx/t1[15]:D</item>
 <item>test_0/u_pcm_tx/t1[16]:D</item>
 <item>test_0/u_pcm_tx/t1[17]:D</item>
 <item>test_0/u_pcm_tx/t1[18]:D</item>
 <item>test_0/u_pcm_tx/t1[19]:D</item>
 <item>test_0/u_pcm_tx/t1[1]:D</item>
 <item>test_0/u_pcm_tx/t1[20]:D</item>
 <item>test_0/u_pcm_tx/t1[21]:D</item>
 <item>test_0/u_pcm_tx/t1[22]:D</item>
 <item>test_0/u_pcm_tx/t1[23]:D</item>
 <item>test_0/u_pcm_tx/t1[24]:D</item>
 <item>test_0/u_pcm_tx/t1[25]:D</item>
 <item>test_0/u_pcm_tx/t1[26]:D</item>
 <item>test_0/u_pcm_tx/t1[27]:D</item>
 <item>test_0/u_pcm_tx/t1[28]:D</item>
 <item>test_0/u_pcm_tx/t1[29]:D</item>
 <item>test_0/u_pcm_tx/t1[2]:D</item>
 <item>test_0/u_pcm_tx/t1[30]:D</item>
 <item>test_0/u_pcm_tx/t1[31]:D</item>
 <item>test_0/u_pcm_tx/t1[32]:D</item>
 <item>test_0/u_pcm_tx/t1[33]:D</item>
 <item>test_0/u_pcm_tx/t1[34]:D</item>
 <item>test_0/u_pcm_tx/t1[35]:D</item>
 <item>test_0/u_pcm_tx/t1[36]:D</item>
 <item>test_0/u_pcm_tx/t1[37]:D</item>
 <item>test_0/u_pcm_tx/t1[38]:D</item>
 <item>test_0/u_pcm_tx/t1[39]:D</item>
 <item>test_0/u_pcm_tx/t1[3]:D</item>
 <item>test_0/u_pcm_tx/t1[40]:D</item>
 <item>test_0/u_pcm_tx/t1[41]:D</item>
 <item>test_0/u_pcm_tx/t1[42]:D</item>
 <item>test_0/u_pcm_tx/t1[43]:D</item>
 <item>test_0/u_pcm_tx/t1[44]:D</item>
 <item>test_0/u_pcm_tx/t1[45]:D</item>
 <item>test_0/u_pcm_tx/t1[46]:D</item>
 <item>test_0/u_pcm_tx/t1[47]:D</item>
 <item>test_0/u_pcm_tx/t1[48]:D</item>
 <item>test_0/u_pcm_tx/t1[49]:D</item>
 <item>test_0/u_pcm_tx/t1[4]:D</item>
 <item>test_0/u_pcm_tx/t1[50]:D</item>
 <item>test_0/u_pcm_tx/t1[51]:D</item>
 <item>test_0/u_pcm_tx/t1[52]:D</item>
 <item>test_0/u_pcm_tx/t1[53]:D</item>
 <item>test_0/u_pcm_tx/t1[54]:D</item>
 <item>test_0/u_pcm_tx/t1[55]:D</item>
 <item>test_0/u_pcm_tx/t1[56]:D</item>
 <item>test_0/u_pcm_tx/t1[57]:D</item>
 <item>test_0/u_pcm_tx/t1[58]:D</item>
 <item>test_0/u_pcm_tx/t1[59]:D</item>
 <item>test_0/u_pcm_tx/t1[5]:D</item>
 <item>test_0/u_pcm_tx/t1[60]:D</item>
 <item>test_0/u_pcm_tx/t1[61]:D</item>
 <item>test_0/u_pcm_tx/t1[62]:D</item>
 <item>test_0/u_pcm_tx/t1[63]:D</item>
 <item>test_0/u_pcm_tx/t1[6]:D</item>
 <item>test_0/u_pcm_tx/t1[7]:D</item>
 <item>test_0/u_pcm_tx/t1[8]:D</item>
 <item>test_0/u_pcm_tx/t1[9]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/u100/UADC_GEAR/din[10]:EN</item>
 <item>test_0/u100/UADC_GEAR/flag:D</item>
 <item>test_0/u100/UADC_GEAR/flag:EN</item>
 <item>test_0/u100/UADC_GEAR/i[0]:D</item>
 <item>test_0/u100/UADC_GEAR/i[1]:D</item>
 <item>test_0/u100/UADC_GEAR/i[2]:D</item>
 <item>test_0/u100/UADC_GEAR/i[3]:D</item>
 <item>test_0/u100/UADC_GEAR/i[4]:D</item>
 <item>test_0/u100/UADC_GEAR/ready:D</item>
 <item>test_0/u100/UADC_GEAR/state:D</item>
 <item>test_0/u_pcm_tx/d1:D</item>
 <item>test_0/u_pcm_tx/i[0]:D</item>
 <item>test_0/u_pcm_tx/i[1]:D</item>
 <item>test_0/u_pcm_tx/i[2]:D</item>
 <item>test_0/u_pcm_tx/i[3]:D</item>
 <item>test_0/u_pcm_tx/i[4]:D</item>
 <item>test_0/u_pcm_tx/i[5]:D</item>
 <item>test_0/u_pcm_tx/t1[0]:D</item>
 <item>test_0/u_pcm_tx/t1[10]:D</item>
 <item>test_0/u_pcm_tx/t1[11]:D</item>
 <item>test_0/u_pcm_tx/t1[12]:D</item>
 <item>test_0/u_pcm_tx/t1[13]:D</item>
 <item>test_0/u_pcm_tx/t1[14]:D</item>
 <item>test_0/u_pcm_tx/t1[15]:D</item>
 <item>test_0/u_pcm_tx/t1[16]:D</item>
 <item>test_0/u_pcm_tx/t1[17]:D</item>
 <item>test_0/u_pcm_tx/t1[18]:D</item>
 <item>test_0/u_pcm_tx/t1[19]:D</item>
 <item>test_0/u_pcm_tx/t1[1]:D</item>
 <item>test_0/u_pcm_tx/t1[20]:D</item>
 <item>test_0/u_pcm_tx/t1[21]:D</item>
 <item>test_0/u_pcm_tx/t1[22]:D</item>
 <item>test_0/u_pcm_tx/t1[23]:D</item>
 <item>test_0/u_pcm_tx/t1[24]:D</item>
 <item>test_0/u_pcm_tx/t1[25]:D</item>
 <item>test_0/u_pcm_tx/t1[26]:D</item>
 <item>test_0/u_pcm_tx/t1[27]:D</item>
 <item>test_0/u_pcm_tx/t1[28]:D</item>
 <item>test_0/u_pcm_tx/t1[29]:D</item>
 <item>test_0/u_pcm_tx/t1[2]:D</item>
 <item>test_0/u_pcm_tx/t1[30]:D</item>
 <item>test_0/u_pcm_tx/t1[31]:D</item>
 <item>test_0/u_pcm_tx/t1[32]:D</item>
 <item>test_0/u_pcm_tx/t1[33]:D</item>
 <item>test_0/u_pcm_tx/t1[34]:D</item>
 <item>test_0/u_pcm_tx/t1[35]:D</item>
 <item>test_0/u_pcm_tx/t1[36]:D</item>
 <item>test_0/u_pcm_tx/t1[37]:D</item>
 <item>test_0/u_pcm_tx/t1[38]:D</item>
 <item>test_0/u_pcm_tx/t1[39]:D</item>
 <item>test_0/u_pcm_tx/t1[3]:D</item>
 <item>test_0/u_pcm_tx/t1[40]:D</item>
 <item>test_0/u_pcm_tx/t1[41]:D</item>
 <item>test_0/u_pcm_tx/t1[42]:D</item>
 <item>test_0/u_pcm_tx/t1[43]:D</item>
 <item>test_0/u_pcm_tx/t1[44]:D</item>
 <item>test_0/u_pcm_tx/t1[45]:D</item>
 <item>test_0/u_pcm_tx/t1[46]:D</item>
 <item>test_0/u_pcm_tx/t1[47]:D</item>
 <item>test_0/u_pcm_tx/t1[48]:D</item>
 <item>test_0/u_pcm_tx/t1[49]:D</item>
 <item>test_0/u_pcm_tx/t1[4]:D</item>
 <item>test_0/u_pcm_tx/t1[50]:D</item>
 <item>test_0/u_pcm_tx/t1[51]:D</item>
 <item>test_0/u_pcm_tx/t1[52]:D</item>
 <item>test_0/u_pcm_tx/t1[53]:D</item>
 <item>test_0/u_pcm_tx/t1[54]:D</item>
 <item>test_0/u_pcm_tx/t1[55]:D</item>
 <item>test_0/u_pcm_tx/t1[56]:D</item>
 <item>test_0/u_pcm_tx/t1[57]:D</item>
 <item>test_0/u_pcm_tx/t1[58]:D</item>
 <item>test_0/u_pcm_tx/t1[59]:D</item>
 <item>test_0/u_pcm_tx/t1[5]:D</item>
 <item>test_0/u_pcm_tx/t1[60]:D</item>
 <item>test_0/u_pcm_tx/t1[61]:D</item>
 <item>test_0/u_pcm_tx/t1[62]:D</item>
 <item>test_0/u_pcm_tx/t1[63]:D</item>
 <item>test_0/u_pcm_tx/t1[6]:D</item>
 <item>test_0/u_pcm_tx/t1[7]:D</item>
 <item>test_0/u_pcm_tx/t1[8]:D</item>
 <item>test_0/u_pcm_tx/t1[9]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/UADC/clkd2:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            1</cell>
 <cell>            1</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            1</cell>
 <cell>            1</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/UADC/clkd4:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/UADC/clkd4:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/UADC/clkd4:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            1</cell>
 <cell>            1</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            1</cell>
 <cell>            1</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/UADC/clkd8:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/UADC/clkd8:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/UADC/clkd8:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            1</cell>
 <cell>            2</cell>
 <cell>            3</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            1</cell>
 <cell>            0</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            1</cell>
 <cell>            2</cell>
 <cell>            3</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>obck</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>obck</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/UADC/clkd16:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/UADC/clkd16:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/c1:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/c2:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/c2:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/c2:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            2</cell>
 <cell>            2</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>spdif_tx</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/c3:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pin:</text>
<text>   </text>
<list>
 <item>test_0/c3:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/mclk_d2:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          289</cell>
 <cell>           36</cell>
 <cell>          325</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          170</cell>
 <cell>            0</cell>
 <cell>          170</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          475</cell>
 <cell>           36</cell>
 <cell>          511</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          289</cell>
 <cell>           36</cell>
 <cell>          325</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          170</cell>
 <cell>            0</cell>
 <cell>          170</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          475</cell>
 <cell>           36</cell>
 <cell>          511</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>dsd_lp6</item>
 <item>dsd_rp6</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>dsd_lp6</item>
 <item>dsd_rp6</item>
</list>
<text></text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/UADC/rdsd_l:D</item>
 <item>test_0/UADC/rdsd_r:D</item>
 <item>test_0/u100/UADC/HWDATA[10]:D</item>
 <item>test_0/u100/UADC/sync_bck[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[10]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[11]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[12]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[13]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[14]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[15]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[16]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[17]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[18]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[19]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[1]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[20]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[21]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[22]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[23]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[24]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[25]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[26]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[27]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[28]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[29]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[2]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[30]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[31]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[3]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[4]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[5]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[6]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[7]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[8]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[9]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/UADC/rdsd_l:D</item>
 <item>test_0/UADC/rdsd_r:D</item>
 <item>test_0/u100/UADC/HWDATA[10]:D</item>
 <item>test_0/u100/UADC/sync_bck[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[10]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[11]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[12]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[13]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[14]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[15]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[16]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[17]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[18]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[19]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[1]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[20]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[21]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[22]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[23]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[24]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[25]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[26]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[27]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[28]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[29]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[2]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[30]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[31]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[3]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[4]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[5]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[6]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[7]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[8]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[9]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>test_0/uGEN_DDS/U100/pclk_div2:Q</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>         3886</cell>
 <cell>         3886</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         3605</cell>
 <cell>            0</cell>
 <cell>         3605</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         3605</cell>
 <cell>         3886</cell>
 <cell>         7491</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>         3886</cell>
 <cell>         3886</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         3605</cell>
 <cell>            0</cell>
 <cell>         3605</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         3605</cell>
 <cell>         3886</cell>
 <cell>         7491</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/uGEN_DDS/U100/AX[31]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[31]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[31]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[32]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[32]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[32]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[33]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[33]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[33]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[34]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[34]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[34]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[35]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[35]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[35]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[36]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[36]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[36]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[37]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[37]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[37]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[38]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[38]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[38]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[39]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[39]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[39]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[40]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[40]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[40]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[41]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[41]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[41]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[42]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[42]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[42]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[43]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[43]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[43]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[44]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[44]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[44]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[45]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[45]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[45]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[46]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[46]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[46]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[47]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[47]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[47]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[48]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[48]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[48]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[49]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[49]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[49]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[50]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[50]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[50]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[51]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[51]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[51]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[52]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[52]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[52]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[53]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[53]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[53]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[54]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[54]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[54]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[55]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[55]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[55]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[56]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[56]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[56]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[57]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[57]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[57]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[58]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[58]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[58]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[59]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[59]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[59]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[60]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[60]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[60]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[61]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[61]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[61]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[62]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[62]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[62]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[63]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[63]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[63]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[64]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/uGEN_DDS/U100/AX[31]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[31]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[31]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[32]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[32]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[32]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[33]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[33]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[33]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[34]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[34]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[34]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[35]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[35]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[35]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[36]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[36]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[36]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[37]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[37]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[37]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[38]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[38]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[38]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[39]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[39]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[39]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[40]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[40]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[40]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[41]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[41]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[41]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[42]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[42]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[42]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[43]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[43]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[43]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[44]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[44]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[44]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[45]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[45]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[45]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[46]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[46]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[46]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[47]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[47]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[47]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[48]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[48]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[48]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[49]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[49]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[49]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[50]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[50]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[50]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[51]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[51]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[51]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[52]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[52]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[52]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[53]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[53]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[53]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[54]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[54]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[54]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[55]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[55]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[55]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[56]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[56]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[56]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[57]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[57]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[57]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[58]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[58]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[58]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[59]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[59]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[59]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[60]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[60]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[60]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[61]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[61]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[61]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[62]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[62]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[62]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[63]:D</item>
 <item>test_0/uGEN_DDS/U100/AX[63]:EN</item>
 <item>test_0/uGEN_DDS/U100/AX[63]:SLn</item>
 <item>test_0/uGEN_DDS/U100/AX[64]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>u8_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           89</cell>
 <cell>            0</cell>
 <cell>           89</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           21</cell>
 <cell>            2</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          140</cell>
 <cell>            8</cell>
 <cell>          148</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           89</cell>
 <cell>            0</cell>
 <cell>           89</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           21</cell>
 <cell>            2</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          140</cell>
 <cell>            8</cell>
 <cell>          148</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Clock constraint is missing </text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>obck</item>
 <item>olrck</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>obck</item>
 <item>olrck</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>gl0</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>           89</cell>
 <cell>            0</cell>
 <cell>           89</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           21</cell>
 <cell>            2</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          140</cell>
 <cell>            8</cell>
 <cell>          148</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>           89</cell>
 <cell>            0</cell>
 <cell>           89</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>           30</cell>
 <cell>            6</cell>
 <cell>           36</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           21</cell>
 <cell>            2</cell>
 <cell>           23</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          140</cell>
 <cell>            8</cell>
 <cell>          148</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>obck</item>
 <item>olrck</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>obck</item>
 <item>olrck</item>
</list>
<text></text>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>u8_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>sdclk_n</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          911</cell>
 <cell>            0</cell>
 <cell>          911</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          389</cell>
 <cell>            0</cell>
 <cell>          389</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            5</cell>
 <cell>            0</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         1305</cell>
 <cell>            0</cell>
 <cell>         1305</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          911</cell>
 <cell>            0</cell>
 <cell>          911</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          389</cell>
 <cell>            0</cell>
 <cell>          389</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            5</cell>
 <cell>            0</cell>
 <cell>            5</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         1305</cell>
 <cell>            0</cell>
 <cell>         1305</cell>
</row>
</table>
</section>
<section>
<name>Clock domain: </name>
<text>mclk4549</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>          289</cell>
 <cell>           36</cell>
 <cell>          325</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>          170</cell>
 <cell>            0</cell>
 <cell>          170</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>          475</cell>
 <cell>           36</cell>
 <cell>          511</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>          289</cell>
 <cell>           36</cell>
 <cell>          325</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>          170</cell>
 <cell>            0</cell>
 <cell>          170</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>           16</cell>
 <cell>            0</cell>
 <cell>           16</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>          475</cell>
 <cell>           36</cell>
 <cell>          511</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>dsd_lp6</item>
 <item>dsd_rp6</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>dsd_lp6</item>
 <item>dsd_rp6</item>
</list>
<text></text>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/UADC/rdsd_l:D</item>
 <item>test_0/UADC/rdsd_r:D</item>
 <item>test_0/u100/UADC/HWDATA[10]:D</item>
 <item>test_0/u100/UADC/sync_bck[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[10]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[11]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[12]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[13]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[14]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[15]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[16]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[17]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[18]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[19]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[1]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[20]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[21]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[22]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[23]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[24]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[25]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[26]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[27]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[28]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[29]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[2]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[30]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[31]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[3]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[4]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[5]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[6]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[7]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[8]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[9]:D</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>test_0/UADC/rdsd_l:D</item>
 <item>test_0/UADC/rdsd_r:D</item>
 <item>test_0/u100/UADC/HWDATA[10]:D</item>
 <item>test_0/u100/UADC/sync_bck[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[0]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[10]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[11]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[12]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[13]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[14]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[15]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[16]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[17]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[18]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[19]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[1]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[20]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[21]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[22]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[23]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[24]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[25]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[26]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[27]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[28]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[29]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[2]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[30]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[31]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[3]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[4]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[5]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[6]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[7]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[8]:D</item>
 <item>test_0/uGEN_DDS/pcmslow[9]:D</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
