#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01193ed0 .scope module, "E_REG" "E_REG" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "RegWrite_D"
    .port_info 3 /INPUT 2 "RegDst_D"
    .port_info 4 /INPUT 2 "WriteSel_D"
    .port_info 5 /INPUT 1 "ALUSrc_D"
    .port_info 6 /INPUT 4 "ALUCtrl_D"
    .port_info 7 /INPUT 1 "MemWrite_D"
    .port_info 8 /INPUT 1 "MemtoReg_D"
    .port_info 9 /INPUT 32 "RD1_D"
    .port_info 10 /INPUT 32 "RD2_D"
    .port_info 11 /INPUT 5 "Rs_D"
    .port_info 12 /INPUT 5 "Rt_D"
    .port_info 13 /INPUT 5 "Rd_D"
    .port_info 14 /INPUT 32 "SignImm_D"
    .port_info 15 /INPUT 32 "PC_D"
    .port_info 16 /INPUT 32 "Instr_D"
    .port_info 17 /OUTPUT 1 "RegWrite_E"
    .port_info 18 /OUTPUT 2 "RegDst_E"
    .port_info 19 /OUTPUT 2 "WriteSel_E"
    .port_info 20 /OUTPUT 1 "ALUSrc_E"
    .port_info 21 /OUTPUT 4 "ALUCtrl_E"
    .port_info 22 /OUTPUT 1 "MemWrite_E"
    .port_info 23 /OUTPUT 1 "MemtoReg_E"
    .port_info 24 /OUTPUT 32 "RD1_E"
    .port_info 25 /OUTPUT 32 "RD2_E"
    .port_info 26 /OUTPUT 5 "Rs_E"
    .port_info 27 /OUTPUT 5 "Rt_E"
    .port_info 28 /OUTPUT 5 "Rd_E"
    .port_info 29 /OUTPUT 32 "SignImm_E"
    .port_info 30 /OUTPUT 32 "PC_E"
    .port_info 31 /OUTPUT 32 "Instr_E"
o02cb6fdc .functor BUFZ 4, C4<zzzz>; HiZ drive
v0119ef58_0 .net "ALUCtrl_D", 3 0, o02cb6fdc;  0 drivers
v01195dd8_0 .var "ALUCtrl_E", 3 0;
o02cb700c .functor BUFZ 1, C4<z>; HiZ drive
v01195e30_0 .net "ALUSrc_D", 0 0, o02cb700c;  0 drivers
v01193fa0_0 .var "ALUSrc_E", 0 0;
o02cb703c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v01193ff8_0 .net "Instr_D", 31 0, o02cb703c;  0 drivers
v01194050_0 .var "Instr_E", 31 0;
o02cb706c .functor BUFZ 1, C4<z>; HiZ drive
v0119be40_0 .net "MemWrite_D", 0 0, o02cb706c;  0 drivers
v0119be98_0 .var "MemWrite_E", 0 0;
o02cb709c .functor BUFZ 1, C4<z>; HiZ drive
v0119bef0_0 .net "MemtoReg_D", 0 0, o02cb709c;  0 drivers
v0119bf48_0 .var "MemtoReg_E", 0 0;
o02cb70cc .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0119bfa0_0 .net "PC_D", 31 0, o02cb70cc;  0 drivers
v02cb0040_0 .var "PC_E", 31 0;
o02cb70fc .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v02cb0098_0 .net "RD1_D", 31 0, o02cb70fc;  0 drivers
v02cb00f0_0 .var "RD1_E", 31 0;
o02cb712c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v02cb0148_0 .net "RD2_D", 31 0, o02cb712c;  0 drivers
v02cb01a0_0 .var "RD2_E", 31 0;
o02cb715c .functor BUFZ 5, C4<zzzzz>; HiZ drive
v02cb0a48_0 .net "Rd_D", 4 0, o02cb715c;  0 drivers
v02cb0aa0_0 .var "Rd_E", 4 0;
o02cb718c .functor BUFZ 2, C4<zz>; HiZ drive
v02cb09f0_0 .net "RegDst_D", 1 0, o02cb718c;  0 drivers
v02cb0998_0 .var "RegDst_E", 1 0;
o02cb71bc .functor BUFZ 1, C4<z>; HiZ drive
v02cb0af8_0 .net "RegWrite_D", 0 0, o02cb71bc;  0 drivers
v02cb0838_0 .var "RegWrite_E", 0 0;
o02cb71ec .functor BUFZ 5, C4<zzzzz>; HiZ drive
v02cb0b50_0 .net "Rs_D", 4 0, o02cb71ec;  0 drivers
v02cb0890_0 .var "Rs_E", 4 0;
o02cb721c .functor BUFZ 5, C4<zzzzz>; HiZ drive
v02cb0ba8_0 .net "Rt_D", 4 0, o02cb721c;  0 drivers
v02cb0c58_0 .var "Rt_E", 4 0;
o02cb724c .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v02cb0788_0 .net "SignImm_D", 31 0, o02cb724c;  0 drivers
v02cb0d08_0 .var "SignImm_E", 31 0;
o02cb727c .functor BUFZ 2, C4<zz>; HiZ drive
v02cb0c00_0 .net "WriteSel_D", 1 0, o02cb727c;  0 drivers
v02cb0cb0_0 .var "WriteSel_E", 1 0;
o02cb72ac .functor BUFZ 1, C4<z>; HiZ drive
v02cb08e8_0 .net "clk", 0 0, o02cb72ac;  0 drivers
o02cb72c4 .functor BUFZ 1, C4<z>; HiZ drive
v02cb0d60_0 .net "reset", 0 0, o02cb72c4;  0 drivers
E_02ca2ee0 .event posedge, v02cb08e8_0;
    .scope S_01193ed0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02cb0838_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v02cb0998_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v02cb0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01193fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v01195dd8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0119be98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0119bf48_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb00f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb01a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v02cb0890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v02cb0c58_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v02cb0aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb0d08_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb0040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v01194050_0, 0;
    %end;
    .thread T_0;
    .scope S_01193ed0;
T_1 ;
    %wait E_02ca2ee0;
    %load/vec4 v02cb0d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v02cb0838_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v02cb0998_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v02cb0cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01193fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v01195dd8_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0119be98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0119bf48_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb00f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb01a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v02cb0890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v02cb0c58_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v02cb0aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb0d08_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v02cb0040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v01194050_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v02cb0af8_0;
    %assign/vec4 v02cb0838_0, 0;
    %load/vec4 v02cb09f0_0;
    %assign/vec4 v02cb0998_0, 0;
    %load/vec4 v02cb0c00_0;
    %assign/vec4 v02cb0cb0_0, 0;
    %load/vec4 v01195e30_0;
    %assign/vec4 v01193fa0_0, 0;
    %load/vec4 v0119ef58_0;
    %assign/vec4 v01195dd8_0, 0;
    %load/vec4 v0119be40_0;
    %assign/vec4 v0119be98_0, 0;
    %load/vec4 v0119bef0_0;
    %assign/vec4 v0119bf48_0, 0;
    %load/vec4 v02cb0098_0;
    %assign/vec4 v02cb00f0_0, 0;
    %load/vec4 v02cb0148_0;
    %assign/vec4 v02cb01a0_0, 0;
    %load/vec4 v02cb0b50_0;
    %assign/vec4 v02cb0890_0, 0;
    %load/vec4 v02cb0ba8_0;
    %assign/vec4 v02cb0c58_0, 0;
    %load/vec4 v02cb0a48_0;
    %assign/vec4 v02cb0aa0_0, 0;
    %load/vec4 v02cb0788_0;
    %assign/vec4 v02cb0d08_0, 0;
    %load/vec4 v0119bfa0_0;
    %assign/vec4 v02cb0040_0, 0;
    %load/vec4 v01193ff8_0;
    %assign/vec4 v01194050_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "E_REG.v";
