Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 11 22:52:13 2024
| Host         : DESKTOP-9R0FEIM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add2b_timing_summary_routed.rpt -pb add2b_timing_summary_routed.pb -rpx add2b_timing_summary_routed.rpx -warn_on_violation
| Design       : add2b
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.811ns (56.365%)  route 3.725ns (43.635%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.452 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.452    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.765 r  y_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           1.923     5.688    y_OBUF[7]
    N12                  OBUF (Prop_obuf_I_O)         2.847     8.536 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.536    y[7]
    N12                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.841ns (56.854%)  route 3.673ns (43.146%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.452 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.452    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.786 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           1.872     5.658    y_OBUF[5]
    P11                  OBUF (Prop_obuf_I_O)         2.856     8.514 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.514    y[5]
    P11                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 4.750ns (56.397%)  route 3.672ns (43.603%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.452 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.452    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.691 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           1.871     5.562    y_OBUF[6]
    P10                  OBUF (Prop_obuf_I_O)         2.860     8.423 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.423    y[6]
    P10                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.379ns  (logic 4.712ns (56.236%)  route 3.667ns (43.764%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.452 r  y_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.452    y_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.674 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           1.866     5.540    y_OBUF[4]
    R12                  OBUF (Prop_obuf_I_O)         2.839     8.379 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.379    y[4]
    R12                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 4.498ns (55.081%)  route 3.668ns (44.919%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.467 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           1.867     5.334    y_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         2.832     8.166 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.166    y[2]
    R13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.569ns (56.395%)  route 3.533ns (43.605%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.526 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           1.732     5.258    y_OBUF[3]
    T12                  OBUF (Prop_obuf_I_O)         2.844     8.102 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.102    y[3]
    T12                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.370ns (55.370%)  route 3.522ns (44.630%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.344 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           1.721     5.065    y_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         2.827     7.892 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.892    y[1]
    T13                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 4.207ns (54.398%)  route 3.527ns (45.602%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           1.801     2.796    a_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     2.920 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.920    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.167 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           1.726     4.893    y_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.841     7.734 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.734    y[0]
    R10                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.582ns (66.972%)  route 0.780ns (33.028%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R11                                               0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    R11                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[7]_inst/O
                         net (fo=1, routed)           0.343     0.569    b_IBUF[7]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.614 r  y_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.614    y_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.677 r  y_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.437     1.115    y_OBUF[7]
    N12                  OBUF (Prop_obuf_I_O)         1.247     2.362 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.362    y[7]
    N12                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.589ns (65.405%)  route 0.841ns (34.595%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.484     0.713    b_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.758 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.758    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.828 r  y_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           0.357     1.185    y_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         1.245     2.430 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.430    y[0]
    R10                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.607ns (65.515%)  route 0.846ns (34.485%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T7                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  b_IBUF[0]_inst/O
                         net (fo=1, routed)           0.484     0.713    b_IBUF[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.758 r  y_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.758    y_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.864 r  y_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, routed)           0.362     1.227    y_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         1.227     2.453 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.453    y[1]
    T13                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.590ns (64.507%)  route 0.875ns (35.493%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P9                                                0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    P9                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  b_IBUF[5]_inst/O
                         net (fo=1, routed)           0.452     0.677    b_IBUF[5]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.722 r  y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     0.722    y_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.787 r  y_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.422     1.209    y_OBUF[5]
    P11                  OBUF (Prop_obuf_I_O)         1.255     2.464 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.464    y[5]
    P11                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.607ns (65.140%)  route 0.860ns (34.860%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    M6                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  b_IBUF[4]_inst/O
                         net (fo=1, routed)           0.443     0.692    b_IBUF[4]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.737 r  y_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.737    y_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.807 r  y_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.417     1.224    y_OBUF[4]
    R12                  OBUF (Prop_obuf_I_O)         1.242     2.466 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.466    y[4]
    R12                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[6]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.597ns (64.136%)  route 0.893ns (35.864%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N9                                                0.000     0.000 r  b[6] (IN)
                         net (fo=0)                   0.000     0.000    b[6]
    N9                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  b_IBUF[6]_inst/O
                         net (fo=1, routed)           0.464     0.688    b_IBUF[6]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.733 r  y_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.733    y_OBUF[7]_inst_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.799 r  y_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.429     1.229    y_OBUF[6]
    P10                  OBUF (Prop_obuf_I_O)         1.261     2.490 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.490    y[6]
    P10                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.599ns (64.166%)  route 0.893ns (35.834%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    N6                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  b_IBUF[3]_inst/O
                         net (fo=1, routed)           0.521     0.769    b_IBUF[3]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.814 r  y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.814    y_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.877 r  y_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.372     1.249    y_OBUF[3]
    T12                  OBUF (Prop_obuf_I_O)         1.244     2.493 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.493    y[3]
    T12                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.585ns (62.680%)  route 0.944ns (37.320%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P8                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    P8                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.539     0.779    b_IBUF[2]
    SLICE_X0Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.824 r  y_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.824    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.890 r  y_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           0.405     1.295    y_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         1.234     2.529 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.529    y[2]
    R13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





