
---------- Begin Simulation Statistics ----------
simSeconds                                   0.073829                       # Number of seconds simulated (Second)
simTicks                                  73829197000                       # Number of ticks simulated (Tick)
finalTick                                 73829197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    220.95                       # Real time elapsed on the host (Second)
hostTickRate                                334146961                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   211354                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     376567                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message
system.caches.delayHistogram::samples         1939834                       # delay histogram for all message
system.caches.delayHistogram::mean           0.345176                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.470776                       # delay histogram for all message
system.caches.delayHistogram             |     1938392     99.93%     99.93% |        1328      0.07%     99.99% |          97      0.01%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1939834                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            2                      
system.caches.m_outstandReqHistSeqr::max_bucket           19                      
system.caches.m_outstandReqHistSeqr::samples     27760391                      
system.caches.m_outstandReqHistSeqr::mean     1.683484                      
system.caches.m_outstandReqHistSeqr::gmean     1.474245                      
system.caches.m_outstandReqHistSeqr::stdev     1.023996                      
system.caches.m_outstandReqHistSeqr      |    15653468     56.39%     56.39% |    10449335     37.64%     94.03% |     1485365      5.35%     99.38% |      119439      0.43%     99.81% |       25295      0.09%     99.90% |       16486      0.06%     99.96% |        6597      0.02%     99.98% |        2894      0.01%     99.99% |        1512      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     27760391                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples     28074209                      
system.caches.m_latencyHistSeqr::mean        2.717608                      
system.caches.m_latencyHistSeqr::gmean       1.158108                      
system.caches.m_latencyHistSeqr::stdev      11.092450                      
system.caches.m_latencyHistSeqr          |    27918727     99.45%     99.45% |      111130      0.40%     99.84% |       32422      0.12%     99.96% |        7712      0.03%     99.98% |        2410      0.01%     99.99% |        1305      0.00%    100.00% |         282      0.00%    100.00% |         183      0.00%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28074209                      
system.caches.m_hitLatencyHistSeqr::bucket_size           64                      
system.caches.m_hitLatencyHistSeqr::max_bucket          639                      
system.caches.m_hitLatencyHistSeqr::samples     27104276                      
system.caches.m_hitLatencyHistSeqr::mean     1.093465                      
system.caches.m_hitLatencyHistSeqr::gmean     1.019303                      
system.caches.m_hitLatencyHistSeqr::stdev     1.892565                      
system.caches.m_hitLatencyHistSeqr       |    27100967     99.99%     99.99% |        2284      0.01%    100.00% |         750      0.00%    100.00% |         152      0.00%    100.00% |          84      0.00%    100.00% |          23      0.00%    100.00% |          12      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27104276                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples       969933                      
system.caches.m_missLatencyHistSeqr::mean    48.103450                      
system.caches.m_missLatencyHistSeqr::gmean    41.034900                      
system.caches.m_missLatencyHistSeqr::stdev    36.437918                      
system.caches.m_missLatencyHistSeqr      |      817760     84.31%     84.31% |      108846     11.22%     95.53% |       31672      3.27%     98.80% |        7560      0.78%     99.58% |        2326      0.24%     99.82% |        1282      0.13%     99.95% |         270      0.03%     99.98% |         179      0.02%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       969933                      
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples       969933                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.031309                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.432969                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |      965415     99.53%     99.53% |        3479      0.36%     99.89% |         995      0.10%    100.00% |          23      0.00%    100.00% |          20      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        969933                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples       969901                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       0.659053                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      1.985431                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |      968480     99.85%     99.85% |        1307      0.13%     99.99% |          97      0.01%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        969901                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         8794624      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8321354      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10958232      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          969933      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       969902      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       969901      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        393629      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       406621      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       169684      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8400995      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      7914733      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10788548      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       969902      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       969901      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       800249      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       169684      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        969933      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        969901      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       969933      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       969901      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       969933      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       969901      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       969933      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       969901      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       969933                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    48.103450                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    41.034900                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.437918                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      817760     84.31%     84.31% |      108846     11.22%     95.53% |       31672      3.27%     98.80% |        7560      0.78%     99.58% |        2326      0.24%     99.82% |        1282      0.13%     99.95% |         270      0.03%     99.98% |         179      0.02%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       969933                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       969932                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8794624                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.560072                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.201264                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    14.515328                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8709990     99.04%     99.04% |       58719      0.67%     99.71% |       17827      0.20%     99.91% |        5714      0.06%     99.97% |        1390      0.02%     99.99% |         682      0.01%    100.00% |         157      0.00%    100.00% |         113      0.00%    100.00% |          32      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8794624                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8400995                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.087199                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.010731                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     2.196746                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8399429     99.98%     99.98% |        1046      0.01%     99.99% |         392      0.00%    100.00% |          65      0.00%    100.00% |          44      0.00%    100.00% |          10      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8400995                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393629                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    56.337180                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    47.905394                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.091455                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      310561     78.90%     78.90% |       57673     14.65%     93.55% |       17435      4.43%     97.98% |        5649      1.44%     99.41% |        1346      0.34%     99.75% |         672      0.17%     99.93% |         149      0.04%     99.96% |         112      0.03%     99.99% |          32      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393629                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10485006                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.802644                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.091236                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     6.935756                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10451731     99.68%     99.68% |       28212      0.27%     99.95% |        3821      0.04%     99.99% |         662      0.01%     99.99% |         365      0.00%    100.00% |         168      0.00%    100.00% |          31      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10485006                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10318335                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.136185                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.030917                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     1.932337                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10317320     99.99%     99.99% |         735      0.01%    100.00% |         205      0.00%    100.00% |          35      0.00%    100.00% |          24      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10318335                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       166671                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.062032                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    36.876055                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    32.637410                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      134411     80.64%     80.64% |       27477     16.49%     97.13% |        3616      2.17%     99.30% |         627      0.38%     99.68% |         341      0.20%     99.88% |         158      0.09%     99.98% |          27      0.02%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       166671                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8321353                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.031165                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.196177                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.257134                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8285796     99.57%     99.57% |       22527      0.27%     99.84% |       10500      0.13%     99.97% |        1309      0.02%     99.99% |         631      0.01%     99.99% |         442      0.01%    100.00% |          91      0.00%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8321353                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      7914733                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.029542                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.003133                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     1.385108                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     7914134     99.99%     99.99% |         419      0.01%    100.00% |         115      0.00%    100.00% |          47      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      7914733                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       406620                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    41.992135                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    36.780297                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    30.984908                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      371662     91.40%     91.40% |       22108      5.44%     96.84% |       10385      2.55%     99.39% |        1262      0.31%     99.70% |         617      0.15%     99.86% |         439      0.11%     99.96% |          91      0.02%     99.99% |          52      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       406620                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       473226                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.819600                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.240978                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.445555                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      471210     99.57%     99.57% |        1672      0.35%     99.93% |         274      0.06%     99.99% |          27      0.01%     99.99% |          24      0.01%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       473226                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       470213                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.343944                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.209902                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     2.417493                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      469876     99.93%     99.93% |         208      0.04%     99.97% |          61      0.01%     99.99% |          23      0.00%     99.99% |          13      0.00%     99.99% |          25      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       470213                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         3013                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    76.051112                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    64.951324                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    47.433528                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1126     37.37%     37.37% |        1588     52.70%     90.08% |         236      7.83%     97.91% |          22      0.73%     98.64% |          22      0.73%     99.37% |          13      0.43%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         3013                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393629                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    56.337180                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    47.905394                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.091455                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      310561     78.90%     78.90% |       57673     14.65%     93.55% |       17435      4.43%     97.98% |        5649      1.44%     99.41% |        1346      0.34%     99.75% |         672      0.17%     99.93% |         149      0.04%     99.96% |         112      0.03%     99.99% |          32      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393629                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       166671                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.062032                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    36.876055                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    32.637410                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      134411     80.64%     80.64% |       27477     16.49%     97.13% |        3616      2.17%     99.30% |         627      0.38%     99.68% |         341      0.20%     99.88% |         158      0.09%     99.98% |          27      0.02%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       166671                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       406620                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    41.992135                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    36.780297                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    30.984908                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      371662     91.40%     91.40% |       22108      5.44%     96.84% |       10385      2.55%     99.39% |        1262      0.31%     99.70% |         617      0.15%     99.86% |         439      0.11%     99.96% |          91      0.02%     99.99% |          52      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       406620                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         3013                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    76.051112                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    64.951324                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    47.433528                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1126     37.37%     37.37% |        1588     52.70%     90.08% |         236      7.83%     97.91% |          22      0.73%     98.64% |          22      0.73%     99.37% |          13      0.43%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         3013                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1939834                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.345176                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.470776                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      1938392     99.93%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         1328      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47           97      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           15      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1939834                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27104276                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       969934                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28074210                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013137                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5248.330048                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.443110                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1152.066939                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.052549                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999919                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013138                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5017.732510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013137                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988284                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.026275                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9779.721185                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.026311                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.215078                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013138                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999065                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.027886                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999079                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1939866                       (Unspecified)
system.caches.network.msg_byte.Control       15518928                       (Unspecified)
system.caches.network.msg_count.Data          1939803                       (Unspecified)
system.caches.network.msg_byte.Data         139665816                       (Unspecified)
system.caches.network.msg_count.Response_Data      1939866                       (Unspecified)
system.caches.network.msg_byte.Response_Data    139670352                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1939802                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     15518416                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.026275                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7779.721592                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013137                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3248.353670                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013138                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3017.734569                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.568655                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       969933                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7759464                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       969902                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     69832944                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       969933                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     69835176                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       969901                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7759208                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013137                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4248.341872                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013138                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4017.733553                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.088937                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6779.721754                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.568741                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       969933                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     69835176                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       969901                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7759208                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.568569                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       969933                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7759464                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       969902                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     69832944                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.568655                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       969933                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7759464                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       969901                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     69832872                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       969933                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     69835176                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       969901                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7759208                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.026275                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8779.721402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.017466                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2248.365440                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013343                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2017.735558                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.568568                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       969933                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7759464                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       969901                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     69832872                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.568741                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       969933                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     69835176                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       969901                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7759208                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         73829198                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        95965761                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   918478                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92688706                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1667                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             13682264                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16241172                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 838                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            69981019                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.324484                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.841905                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  36804582     52.59%     52.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  10662663     15.24%     67.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6711622      9.59%     77.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5291576      7.56%     84.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3852845      5.51%     90.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3742588      5.35%     95.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2015747      2.88%     98.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    685899      0.98%     99.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    213497      0.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              69981019                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   41792     18.03%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     41      0.02%     18.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    134      0.06%     18.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     18.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   27      0.01%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 184769     79.73%     97.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4620      1.99%     99.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               241      0.10%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              118      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1602036      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      53998780     58.26%     59.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1915      0.00%     59.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         45649      0.05%     60.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1847823      1.99%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6716      0.01%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       274319      0.30%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13933      0.02%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       405687      0.44%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1029      0.00%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       524370      0.57%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       394456      0.43%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       393264      0.42%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19194393     20.71%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9622328     10.38%     96.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2383927      2.57%     98.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1322466      1.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92688706                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.255448                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              231747                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002500                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                237034255                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101211626                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        82765931                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18557585                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9358104                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9274054                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    82039368                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9279049                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        157752                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2087271                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       621444                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   96884239                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     1077                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22414864                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11379824                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    918474                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         25419                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       570962                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3628                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72847                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75713                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148560                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          92268266                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21475558                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    420435                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32282251                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6938812                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10806693                       # Number of stores executed (Count)
system.cpu.numRate                           1.249753                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     92118549                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    92039985                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      65756278                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     106216689                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.246661                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.619077                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                          164071                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         3848179                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.580981                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.580981                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.632519                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.632519                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  145471479                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  64763909                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9171966                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7419527                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19463688                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19757004                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  47330516                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22414864                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11379824                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      8823341                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2169911                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7587369                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2818094                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146786                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4312846                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4310798                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999525                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1602133                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5547                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3924                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1623                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          535                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        13629262                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146637                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     68202498                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.219925                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.165254                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        40310370     59.10%     59.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11969302     17.55%     76.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4430618      6.50%     83.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4055276      5.95%     89.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          869692      1.28%     90.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1129881      1.66%     92.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          617644      0.91%     92.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1186168      1.74%     94.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3633547      5.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     68202498                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3633547                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                 17791942                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37534755                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13324404                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1172166                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 157752                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4231817                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   645                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98750262                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2971                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           21065564                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59044040                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7587369                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5916855                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      48735721                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  316778                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  726                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3814                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        16771                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8326534                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 46235                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           69981019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.449031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.828033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 53340902     76.22%     76.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   800191      1.14%     77.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   969213      1.38%     78.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1431529      2.05%     80.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1333099      1.90%     82.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1171084      1.67%     84.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1534177      2.19%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1227982      1.75%     88.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8172842     11.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             69981019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.102769                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.799738                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10753825                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3953752                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10625                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3628                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 894674                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1267                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.123091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.476408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               17810744     96.48%     96.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                99509      0.54%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                70694      0.38%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               176152      0.95%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                81885      0.44%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                92125      0.50%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                20974      0.11%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                30270      0.16%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                21684      0.12%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                10387      0.06%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3902      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4205      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4046      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4222      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5252      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               4564      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4240      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3336      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2741      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2320      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1825      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1404      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                513      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                462      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                343      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                296      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                273      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                272      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                290      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                283      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1894      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              565                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21472163                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10806696                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7164                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       727                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8327074                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       758                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 157752                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 18497893                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2845435                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       30649407                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13717386                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4113146                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               98061519                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  6662                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 403668                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                2254625                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  22001                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              57                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           103100171                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   240019817                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                157720599                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9216244                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 18698726                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918644                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918686                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8638409                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        161295024                       # The number of ROB reads (Count)
system.cpu.rob.writes                       195441191                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    760770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000168314750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         26148                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         26148                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1545785                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              404022                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       969933                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      969901                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     969933                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    969901                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  638671                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 540393                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 969933                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                969901                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   227788                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    67068                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    22477                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     9621                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     2653                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     1246                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      387                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    3961                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    4502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   14412                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   21385                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   25464                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   26377                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   27242                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   28148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   28107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   28006                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   28010                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   31810                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   28893                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   26863                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   26528                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   26489                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   26289                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   26308                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     443                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      58                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        26148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       12.668541                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      12.064808                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       3.589430                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2-3               96      0.37%      0.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4-5              708      2.71%      3.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6-7             1716      6.56%      9.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8-9             3035     11.61%     21.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10-11           3272     12.51%     33.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12-13           4499     17.21%     50.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14-15           7044     26.94%     77.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-17           4883     18.67%     96.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18-19            536      2.05%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20-21            158      0.60%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22-23             89      0.34%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24-25             52      0.20%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26-27             32      0.12%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28-29             15      0.06%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30-31             10      0.04%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32-33              2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::62-63              1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          26148                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        26148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.425080                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.399599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.954109                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             21163     80.94%     80.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               606      2.32%     83.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              3149     12.04%     95.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               890      3.40%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               227      0.87%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                75      0.29%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                22      0.08%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 7      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 7      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          26148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 40874944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 62075712                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              62073664                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               840801668.20722699                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               840773928.50419331                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    73829136000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       38059.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     21200768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     27486912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 287159672.073908627033                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 372304089.938835442066                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       969933                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       969901                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  13406075750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1879758497750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     13821.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1938093.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     62075712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        62075712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     62073664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     62073664                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       969933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           969933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       969901                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          969901                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    840801668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          840801668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    840773929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         840773929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1681575597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1681575597                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                331262                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               429483                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3649                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         20249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         23955                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          8814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         12153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3060                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       158492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        45926                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        30426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         2263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          5341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4091                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         27968                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         60392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         12165                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         12637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          5565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       169800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        68544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        43207                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3452                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               7194913250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1656310000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         13406075750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 21719.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            40469.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               231351                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              375683                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             69.84                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       153707                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   316.752679                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   193.906170                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   315.370572                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        52290     34.02%     34.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        34220     22.26%     56.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        19976     13.00%     69.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        10972      7.14%     76.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         7262      4.72%     81.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         6265      4.08%     85.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4818      3.13%     88.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3237      2.11%     90.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        14667      9.54%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       153707                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               21200768                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            27486912                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               287.159672                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               372.304090                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.24                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.91                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        429635220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        228348945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       583766400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      686095920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5827401840.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  21558441390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  10195934880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    39509624595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    535.149049                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  26249293500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2465060000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  45114843500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        667861320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        354969120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1781444280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1555805340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5827401840.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  31857871710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1522730400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    43568084010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    590.119977                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3623324000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2465060000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  67740813000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  73829197000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001592                       # Number of seconds simulated (Second)
simTicks                                   1592394000                       # Number of ticks simulated (Tick)
finalTick                                 75421591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.72                       # Real time elapsed on the host (Second)
hostTickRate                                428053340                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 12834600                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   22875921                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message
system.caches.delayHistogram::samples         3912452                       # delay histogram for all message
system.caches.delayHistogram::mean           0.342284                       # delay histogram for all message
system.caches.delayHistogram::stdev          1.464939                       # delay histogram for all message
system.caches.delayHistogram             |     3909568     99.93%     99.93% |        2656      0.07%     99.99% |         194      0.00%    100.00% |          30      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           3912452                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            2                      
system.caches.m_outstandReqHistSeqr::max_bucket           19                      
system.caches.m_outstandReqHistSeqr::samples     28186453                      
system.caches.m_outstandReqHistSeqr::mean     1.690781                      
system.caches.m_outstandReqHistSeqr::gmean     1.478819                      
system.caches.m_outstandReqHistSeqr::stdev     1.032259                      
system.caches.m_outstandReqHistSeqr      |    15833761     56.18%     56.18% |    10629733     37.71%     93.89% |     1533259      5.44%     99.33% |      136915      0.49%     99.81% |       25296      0.09%     99.90% |       16486      0.06%     99.96% |        6597      0.02%     99.98% |        2894      0.01%     99.99% |        1512      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28186453                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples     28500280                      
system.caches.m_latencyHistSeqr::mean        2.779303                      
system.caches.m_latencyHistSeqr::gmean       1.159599                      
system.caches.m_latencyHistSeqr::stdev      11.557733                      
system.caches.m_latencyHistSeqr          |    28323938     99.38%     99.38% |      127438      0.45%     99.83% |       34635      0.12%     99.95% |        9280      0.03%     99.98% |        3010      0.01%     99.99% |        1416      0.00%    100.00% |         319      0.00%    100.00% |         196      0.00%    100.00% |          47      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28500280                      
system.caches.m_hitLatencyHistSeqr::bucket_size           64                      
system.caches.m_hitLatencyHistSeqr::max_bucket          639                      
system.caches.m_hitLatencyHistSeqr::samples     27513955                      
system.caches.m_hitLatencyHistSeqr::mean     1.107824                      
system.caches.m_hitLatencyHistSeqr::gmean     1.019796                      
system.caches.m_hitLatencyHistSeqr::stdev     2.304673                      
system.caches.m_hitLatencyHistSeqr       |    27505990     99.97%     99.97% |        6365      0.02%     99.99% |         854      0.00%    100.00% |         537      0.00%    100.00% |         162      0.00%    100.00% |          31      0.00%    100.00% |          12      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27513955                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples       986325                      
system.caches.m_missLatencyHistSeqr::mean    49.405912                      
system.caches.m_missLatencyHistSeqr::gmean    41.756461                      
system.caches.m_missLatencyHistSeqr::stdev    38.206594                      
system.caches.m_missLatencyHistSeqr      |      817948     82.93%     82.93% |      121073     12.28%     95.20% |       33781      3.42%     98.63% |        8743      0.89%     99.52% |        2848      0.29%     99.80% |        1385      0.14%     99.94% |         307      0.03%     99.98% |         192      0.02%    100.00% |          47      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       986325                      
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples      1956258                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.031047                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.431160                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |     1947222     99.54%     99.54% |        6958      0.36%     99.89% |        1990      0.10%    100.00% |          46      0.00%    100.00% |          40      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1956258                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples      1956194                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       0.653530                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      1.978007                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |     1953352     99.85%     99.85% |        2614      0.13%     99.99% |         194      0.01%    100.00% |          30      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1956194                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         8958488      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8452482      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11089311      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          986325      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       986294      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       986293      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        410014      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       406627      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       169685      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8548474      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8045855      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10919626      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       986294      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       986293      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       816640      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       169685      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        986325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        986294      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       986325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       986293      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       986325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       986294      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       986325      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       986293      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       986325                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    49.405912                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    41.756461                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.206594                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      817948     82.93%     82.93% |      121073     12.28%     95.20% |       33781      3.42%     98.63% |        8743      0.89%     99.52% |        2848      0.29%     99.80% |        1385      0.14%     99.94% |         307      0.03%     99.98% |         192      0.02%    100.00% |          47      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       986325                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1956256                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8958488                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.742780                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.207720                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    15.506868                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8857653     98.87%     98.87% |       70945      0.79%     99.67% |       19934      0.22%     99.89% |        6898      0.08%     99.97% |        1911      0.02%     99.99% |         785      0.01%    100.00% |         194      0.00%    100.00% |         126      0.00%    100.00% |          41      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8958488                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8548474                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.085738                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.010547                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     2.179404                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8546906     99.98%     99.98% |        1047      0.01%     99.99% |         392      0.00%    100.00% |          66      0.00%    100.00% |          44      0.00%    100.00% |          10      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8548474                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       410014                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    59.140032                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    49.648015                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.032435                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      310747     75.79%     75.79% |       69898     17.05%     92.84% |       19542      4.77%     97.60% |        6832      1.67%     99.27% |        1867      0.46%     99.72% |         775      0.19%     99.91% |         186      0.05%     99.96% |         125      0.03%     99.99% |          41      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       410014                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616080                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.813360                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.091149                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.059653                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10580466     99.66%     99.66% |       30264      0.29%     99.95% |        3873      0.04%     99.99% |         854      0.01%     99.99% |         403      0.00%    100.00% |         173      0.00%    100.00% |          31      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616080                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10449408                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.155424                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.031568                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.464005                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10446055     99.97%     99.97% |        2786      0.03%     99.99% |         257      0.00%    100.00% |         227      0.00%    100.00% |          62      0.00%    100.00% |          15      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10449408                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       166672                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.062278                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    36.876237                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    32.637466                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      134411     80.64%     80.64% |       27478     16.49%     97.13% |        3616      2.17%     99.30% |         627      0.38%     99.68% |         341      0.20%     99.88% |         158      0.09%     99.98% |          27      0.02%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       166672                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8452481                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.025075                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.194348                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.295429                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8414604     99.55%     99.55% |       24557      0.29%     99.84% |       10554      0.12%     99.97% |        1501      0.02%     99.99% |         672      0.01%     99.99% |         445      0.01%    100.00% |          91      0.00%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8452481                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8045855                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.055670                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.004395                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     2.209294                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8042940     99.96%     99.96% |        2448      0.03%     99.99% |         167      0.00%    100.00% |         239      0.00%    100.00% |          54      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8045855                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       406626                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    41.993446                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    36.780879                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    30.988260                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      371664     91.40%     91.40% |       22109      5.44%     96.84% |       10387      2.55%     99.39% |        1262      0.31%     99.70% |         618      0.15%     99.86% |         439      0.11%     99.96% |          91      0.02%     99.99% |          52      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       406626                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       473231                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.819596                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.240979                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.445516                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      471215     99.57%     99.57% |        1672      0.35%     99.93% |         274      0.06%     99.99% |          27      0.01%     99.99% |          24      0.01%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       473231                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       470218                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.343945                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.209903                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     2.417481                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      469881     99.93%     99.93% |         208      0.04%     99.97% |          61      0.01%     99.99% |          23      0.00%     99.99% |          13      0.00%     99.99% |          25      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       470218                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         3013                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    76.051112                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    64.951324                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    47.433528                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1126     37.37%     37.37% |        1588     52.70%     90.08% |         236      7.83%     97.91% |          22      0.73%     98.64% |          22      0.73%     99.37% |          13      0.43%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         3013                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       410014                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    59.140032                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    49.648015                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.032435                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      310747     75.79%     75.79% |       69898     17.05%     92.84% |       19542      4.77%     97.60% |        6832      1.67%     99.27% |        1867      0.46%     99.72% |         775      0.19%     99.91% |         186      0.05%     99.96% |         125      0.03%     99.99% |          41      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       410014                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       166672                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.062278                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    36.876237                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    32.637466                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      134411     80.64%     80.64% |       27478     16.49%     97.13% |        3616      2.17%     99.30% |         627      0.38%     99.68% |         341      0.20%     99.88% |         158      0.09%     99.98% |          27      0.02%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       166672                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       406626                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    41.993446                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    36.780879                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    30.988260                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      371664     91.40%     91.40% |       22109      5.44%     96.84% |       10387      2.55%     99.39% |        1262      0.31%     99.70% |         618      0.15%     99.86% |         439      0.11%     99.96% |          91      0.02%     99.99% |          52      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       406626                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         3013                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    76.051112                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    64.951324                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    47.433528                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1126     37.37%     37.37% |        1588     52.70%     90.08% |         236      7.83%     97.91% |          22      0.73%     98.64% |          22      0.73%     99.37% |          13      0.43%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         3013                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1972618                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.339439                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.459170                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      1971176     99.93%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         1328      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47           97      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           15      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1972618                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27513955                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       986326                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28500281                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013077                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5243.086996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.448056                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1154.557731                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.052309                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999920                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013077                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5017.358120                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013077                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988531                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.026155                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9780.907804                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.026190                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.210537                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013077                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999085                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.027840                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1972652                       (Unspecified)
system.caches.network.msg_byte.Control       15781216                       (Unspecified)
system.caches.network.msg_count.Data          1972588                       (Unspecified)
system.caches.network.msg_byte.Data         142026336                       (Unspecified)
system.caches.network.msg_count.Response_Data      1972650                       (Unspecified)
system.caches.network.msg_byte.Response_Data    142030800                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1972586                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     15780688                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.020589                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7835.921261                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.010294                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.010294                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1592394000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.147093                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       986326                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7890608                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       986294                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     71013168                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       986325                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     71015400                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       986293                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7890344                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013077                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4243.098571                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013077                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4017.359141                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.088364                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6780.908308                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.146967                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       986325                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     71015400                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       986293                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7890344                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.147219                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       986326                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7890608                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       986294                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     71013168                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.147124                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       986326                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7890608                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       986294                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     71013168                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       986325                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     71015400                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       986293                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7890344                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.026155                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8780.907963                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.017315                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2243.121641                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013279                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2017.361103                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.147281                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       986326                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7890608                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       986294                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     71013168                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.146967                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       986325                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     71015400                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       986293                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7890344                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  75421591000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1592394                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1900883                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1900805                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  331                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined               329                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1592261                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.193777                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.171441                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1094095     68.71%     68.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    107059      6.72%     75.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     77368      4.86%     80.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     46702      2.93%     83.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     84298      5.29%     88.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     41128      2.58%     91.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     76107      4.78%     95.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     24602      1.55%     97.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40902      2.57%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1592261                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16356     33.29%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     33.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  32781     66.71%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        983184     51.72%     51.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     51.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131094      6.90%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65539      3.45%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65538      3.45%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       327734     17.24%     82.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        65543      3.45%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       196631     10.34%     96.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65540      3.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1900805                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.193678                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49137                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025851                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4132155                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1245638                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1245355                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1310858                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   655589                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           655414                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1294514                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       655428                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            13                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             39                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          107                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1900884                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       524381                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      131099                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          107                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 12                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1900782                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        524357                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        28                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             655440                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         131091                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       131083                       # Number of stores executed (Count)
system.cpu.numRate                           1.193663                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1900778                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1900769                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1507462                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1761426                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.193655                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855819                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               6                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             133                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.518614                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.518614                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.658495                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.658495                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2097414                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1048724                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      720940                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     589879                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      327720                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     262174                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    917623                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         524381                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        131099                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       208285                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        65532                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  131116                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             65557                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                65559                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   65555                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999939                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts             319                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1592209                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.193664                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.607090                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1231766     77.36%     77.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           40942      2.57%     79.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           49154      3.09%     83.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           73728      4.63%     87.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8180      0.51%     88.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5              33      0.00%     88.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               1      0.00%     88.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               2      0.00%     88.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          188403     11.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1592209                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        188403                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   279848                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1058375                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    204879                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 49146                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     13                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                65552                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1901028                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             345386                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1048914                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      131116                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              65556                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1246860                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      30                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    131130                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     9                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1592261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.194004                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.692849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1321831     83.02%     83.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     83.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        9      0.00%     83.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    16384      1.03%     84.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        3      0.00%     84.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        1      0.00%     84.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    57364      3.60%     87.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    65550      4.12%     91.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   131118      8.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1592261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.082339                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.658703                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      327710                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      95                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     24                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.681318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.186241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 475135     90.62%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    2      0.00%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    1      0.00%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   86      0.02%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  262      0.05%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  410      0.08%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 5275      1.01%     91.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                16395      3.13%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14313      2.73%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 27      0.01%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 55      0.01%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4959      0.95%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 48      0.01%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                110      0.02%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                157      0.03%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2020      0.39%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                143      0.03%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                196      0.04%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                966      0.18%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1250      0.24%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                534      0.10%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 33      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 63      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                486      0.09%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 91      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                240      0.05%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                225      0.04%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 70      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                312      0.06%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              421      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  524357                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  131083                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1592394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  131130                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1592394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1592394000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     13                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   304408                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                     146                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    229459                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1058235                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1900953                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                1041851                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             1900951                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4064106                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2097611                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    721041                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      400                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    261864                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3304688                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3801820                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     32775.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000030144750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1023                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1023                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                42480                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               15389                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        16392                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       16393                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      16392                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     16393                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      7                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.64                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.19                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  16392                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 16393                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    10562                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5825                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1024                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1017                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1022                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1452                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1027                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1023                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1023                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.022483                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.019210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.325803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 9      0.88%      0.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 2      0.20%      1.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               983     96.09%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                15      1.47%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                14      1.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1023                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1023                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.022483                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.021303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.203883                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1007     98.44%     98.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                11      1.08%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.39%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.10%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1023                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1049088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1049152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               658811826.72127628                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               658852017.77951944                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1592445000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       48572.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1048896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1049024                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 658691253.546546936035                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 658771635.663033127785                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        16392                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        16393                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   1222934750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  39990188750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     74605.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2439467.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1049088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1049088                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1049152                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1049152                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        16392                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            16392                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        16393                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           16393                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    658811827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          658811827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    658852018                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         658852018                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1317663845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1317663845                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16389                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                16391                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          899                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1032                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                915641000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               81945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1222934750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 55869.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            74619.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  991                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               15352                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              6.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        16438                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   127.610658                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    83.300171                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   181.958088                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        14404     87.63%     87.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          142      0.86%     88.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           34      0.21%     88.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           98      0.60%     89.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1107      6.73%     96.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          446      2.71%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           13      0.08%     98.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           22      0.13%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          172      1.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        16438                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1048896                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1049024                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               658.691254                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               658.771636                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    10.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                49.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1592394000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         59419080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         31585785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        58519440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       42897960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 126001200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    363340800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    305508000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      987272265                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    619.992455                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    713160250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     53300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    825933750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         57941100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         30796425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58498020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       42663060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 126001200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    354650580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    312826080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      983376465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    617.545950                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    737152250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     53300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    801941750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1592394000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000789                       # Number of seconds simulated (Second)
simTicks                                    789191000                       # Number of ticks simulated (Tick)
finalTick                                 76210782000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.36                       # Real time elapsed on the host (Second)
hostTickRate                                333815265                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648892                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 20476765                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   36585648                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size           16                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket          159                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         5904740                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.340400                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          1.461195                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     5900408     99.93%     99.93% |        3990      0.07%     99.99% |         291      0.00%    100.00% |          45      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           5904740                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28472180                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.707642                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.487440                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     1.063945                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    15917509     55.91%     55.91% |    10723325     37.66%     93.57% |     1583527      5.56%     99.13% |      178308      0.63%     99.76% |       41847      0.15%     99.90% |       16586      0.06%     99.96% |        6646      0.02%     99.98% |        2911      0.01%     99.99% |        1521      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28472180                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28786043                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        2.785459                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.159558                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      11.596624                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28607873     99.38%     99.38% |      128457      0.45%     99.83% |       35023      0.12%     99.95% |        9592      0.03%     99.98% |        3079      0.01%     99.99% |        1450      0.01%    100.00% |         319      0.00%    100.00% |         199      0.00%    100.00% |          50      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28786043                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     27789883                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.106919                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.019611                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     2.296443                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    27781897     99.97%     99.97% |        6374      0.02%     99.99% |         866      0.00%    100.00% |         537      0.00%    100.00% |         162      0.00%    100.00% |          31      0.00%    100.00% |          12      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     27789883                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       996160                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    49.611714                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    41.933076                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.310612                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      825976     82.92%     82.92% |      122083     12.26%     95.17% |       34157      3.43%     98.60% |        9055      0.91%     99.51% |        2917      0.29%     99.80% |        1419      0.14%     99.94% |         307      0.03%     99.98% |         195      0.02%     99.99% |          50      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       996160                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      2952418                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.030914                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.430252                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     2938838     99.54%     99.54% |       10455      0.35%     99.89% |        2993      0.10%    100.00% |          69      0.00%    100.00% |          60      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       2952418                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      2952322                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.649896                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      1.973209                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     2948053     99.86%     99.86% |        3927      0.13%     99.99% |         291      0.01%    100.00% |          45      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       2952322                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8977845      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8586170      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11222028      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          996160      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       996128      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       996128      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        418884      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch       407413      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       169863      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8558961      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8178757      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11052165      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       996128      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       996128      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       826297      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       169863      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        996160      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        996128      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       996160      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       996128      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       996160      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       996128      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       996160      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       996128      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       996160                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    49.611714                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    41.933076                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.310612                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      825976     82.92%     82.92% |      122083     12.26%     95.17% |       34157      3.43%     98.60% |        9055      0.91%     99.51% |        2917      0.29%     99.80% |        1419      0.14%     99.94% |         307      0.03%     99.98% |         195      0.02%     99.99% |          50      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       996160                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      2952415                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8977845                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     3.804928                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.212214                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    15.686913                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8875567     98.86%     98.86% |       71706      0.80%     99.66% |       20211      0.23%     99.88% |        7203      0.08%     99.96% |        1973      0.02%     99.99% |         817      0.01%    100.00% |         194      0.00%    100.00% |         129      0.00%    100.00% |          44      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8977845                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8558961                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.085793                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.010551                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     2.180266                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8557389     99.98%     99.98% |        1049      0.01%     99.99% |         394      0.00%    100.00% |          66      0.00%    100.00% |          44      0.00%    100.00% |          10      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8558961                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       418884                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    59.364394                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    49.911267                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    44.035303                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      318178     75.96%     75.96% |       70657     16.87%     92.83% |       19817      4.73%     97.56% |        7137      1.70%     99.26% |        1929      0.46%     99.72% |         807      0.19%     99.91% |         186      0.04%     99.96% |         128      0.03%     99.99% |          44      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       418884                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748667                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.804424                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.090045                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     7.024609                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10712986     99.67%     99.67% |       30309      0.28%     99.95% |        3890      0.04%     99.99% |         857      0.01%     99.99% |         405      0.00%    100.00% |         173      0.00%    100.00% |          31      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748667                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10581851                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.153551                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.031175                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.449615                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10578495     99.97%     99.97% |        2788      0.03%     99.99% |         258      0.00%    100.00% |         227      0.00%    100.00% |          62      0.00%    100.00% |          15      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10581851                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples       166816                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    43.092072                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    36.894863                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    32.670110                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |      134491     80.62%     80.62% |       27521     16.50%     97.12% |        3632      2.18%     99.30% |         630      0.38%     99.68% |         343      0.21%     99.88% |         158      0.09%     99.98% |          27      0.02%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total       166816                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8586170                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     3.000401                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.191522                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    11.237962                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8548003     99.56%     99.56% |       24755      0.29%     99.84% |       10636      0.12%     99.97% |        1504      0.02%     99.99% |         677      0.01%     99.99% |         447      0.01%    100.00% |          91      0.00%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8586170                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8178757                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.054919                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.004335                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     2.194835                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8175836     99.96%     99.96% |        2450      0.03%     99.99% |         171      0.00%    100.00% |         239      0.00%    100.00% |          54      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8178757                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples       407413                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    42.055666                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    36.823306                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    31.041609                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |      372167     91.35%     91.35% |       22305      5.47%     96.82% |       10465      2.57%     99.39% |        1265      0.31%     99.70% |         623      0.15%     99.86% |         441      0.11%     99.96% |          91      0.02%     99.99% |          52      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total       407413                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       473361                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.827764                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.241450                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     7.506293                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      471317     99.57%     99.57% |        1687      0.36%     99.92% |         286      0.06%     99.99% |          28      0.01%     99.99% |          24      0.01%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       473361                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       470314                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.346449                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210019                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     2.481223                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      469966     99.93%     99.93% |         211      0.04%     99.97% |          64      0.01%     99.98% |          23      0.00%     99.99% |          16      0.00%     99.99% |          27      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       470314                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples         3047                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    76.120118                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    65.008600                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    47.419663                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |        1140     37.41%     37.41% |        1600     52.51%     89.92% |         243      7.98%     97.90% |          23      0.75%     98.65% |          22      0.72%     99.38% |          13      0.43%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total         3047                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       418884                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    59.364394                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    49.911267                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    44.035303                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      318178     75.96%     75.96% |       70657     16.87%     92.83% |       19817      4.73%     97.56% |        7137      1.70%     99.26% |        1929      0.46%     99.72% |         807      0.19%     99.91% |         186      0.04%     99.96% |         128      0.03%     99.99% |          44      0.01%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       418884                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples       166816                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    43.092072                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    36.894863                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    32.670110                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |      134491     80.62%     80.62% |       27521     16.50%     97.12% |        3632      2.18%     99.30% |         630      0.38%     99.68% |         343      0.21%     99.88% |         158      0.09%     99.98% |          27      0.02%     99.99% |          12      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total       166816                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples       407413                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    42.055666                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    36.823306                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    31.041609                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |      372167     91.35%     91.35% |       22305      5.47%     96.82% |       10465      2.57%     99.39% |        1265      0.31%     99.70% |         623      0.15%     99.86% |         441      0.11%     99.96% |          91      0.02%     99.99% |          52      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total       407413                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         3047                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    76.120118                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    65.008600                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    47.419663                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |        1140     37.41%     37.41% |        1600     52.51%     89.92% |         243      7.98%     97.90% |          23      0.75%     98.65% |          22      0.72%     99.38% |          13      0.43%     99.80% |           3      0.10%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         3047                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1992288                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.336700                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     1.453808                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-15      1990840     99.93%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-31         1334      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::32-47           97      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::48-63           15      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::80-95            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1992288                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     27789883                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       996160                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28786043                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013071                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5240.785077                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.447291                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1153.739952                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.052284                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999921                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013071                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5017.200335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013071                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.988650                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.026142                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9782.205646                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.026177                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.209249                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013071                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999095                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.027847                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999108                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1992320                       (Unspecified)
system.caches.network.msg_byte.Control       15938560                       (Unspecified)
system.caches.network.msg_count.Data          1992256                       (Unspecified)
system.caches.network.msg_byte.Data         143442432                       (Unspecified)
system.caches.network.msg_count.Response_Data      1992320                       (Unspecified)
system.caches.network.msg_byte.Response_Data    143447040                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1992256                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     15938048                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024922                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7906.243229                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012462                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3020.794713                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012462                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3002.121160                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    789191000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.230748                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       996160                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7969280                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       996128                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     71721216                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       996160                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     71723520                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       996128                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7969024                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013071                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4240.796532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013071                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4017.201346                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.088288                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6782.206198                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.231064                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       996160                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     71723520                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       996128                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7969024                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.230431                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       996160                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7969280                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       996128                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     71721216                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.230748                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       996160                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7969280                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       996128                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     71721216                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       996160                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     71723520                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       996128                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7969024                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.026142                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8782.205856                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.017271                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2240.819363                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013271                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2017.203288                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.230431                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       996160                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7969280                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       996128                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     71721216                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.231064                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       996160                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     71723520                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       996128                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7969024                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  76210782000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           789191                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1408584                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1405411                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     54                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                13571                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             15839                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              765230                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.836586                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.379263                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    403858     52.78%     52.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     68034      8.89%     61.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     42700      5.58%     67.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     33966      4.44%     71.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66740      8.72%     80.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     50195      6.56%     86.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     74454      9.73%     96.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16844      2.20%     98.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8439      1.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                765230                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     222     62.71%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     62.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.56%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     63.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     70     19.77%     83.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    14      3.95%     87.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                36     10.17%     97.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      2.82%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          997      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        741795     52.78%     52.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           17      0.00%     52.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           157      0.01%     52.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131149      9.33%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           67      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          124      0.01%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65536      4.66%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200872     14.29%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        67415      4.80%     85.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       131402      9.35%     95.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65748      4.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1405411                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.780825                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 354                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000252                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2788049                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1027789                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1009862                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    788411                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   394433                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           394003                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1010539                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       394229                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           746                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3074                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          715                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1408617                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       75                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       332457                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      133443                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        31                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            54                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          638                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 41                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 89                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             676                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      765                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1404941                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        332159                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       470                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             465273                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         133978                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133114                       # Number of stores executed (Count)
system.cpu.numRate                           1.780229                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1404366                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1403865                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        993748                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1135890                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.778866                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.874863                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             605                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           23961                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.186568                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.186568                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.842767                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.842767                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1612358                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    808308                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      262993                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     328190                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      341003                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     270365                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    734182                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         332457                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133443                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       204908                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        73765                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  135434                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             68704                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               559                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                67334                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66803                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992114                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     230                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             390                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              376                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           13400                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               666                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       762896                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.828612                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.028751                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          486949     63.83%     63.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75377      9.88%     73.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             982      0.13%     73.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9280      1.22%     75.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57811      7.58%     82.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             300      0.04%     82.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             135      0.02%     82.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             190      0.02%     82.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131872     17.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       762896                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131872                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    97236                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                473210                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    177280                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16758                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    746                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66889                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   160                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1410758                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   763                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             155062                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         674800                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      135434                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              67047                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        606973                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1812                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1960                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    133823                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   403                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             765230                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.846806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.148318                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   554633     72.48%     72.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      288      0.04%     72.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8485      1.11%     73.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8551      1.12%     74.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      416      0.05%     74.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57790      7.55%     82.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      206      0.03%     82.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      418      0.05%     82.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   134443     17.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               765230                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.171611                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.855053                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      262380                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2072                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  41                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    856                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     22                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.090446                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.476309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 272273     82.41%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   10      0.00%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   14      0.00%     82.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14381      4.35%     86.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14770      4.47%     91.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22457      6.80%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1420      0.43%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  542      0.16%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  105      0.03%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   66      0.02%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 24      0.01%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 29      0.01%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 28      0.01%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                230      0.07%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                429      0.13%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                357      0.11%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                238      0.07%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                199      0.06%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                506      0.15%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                628      0.19%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                772      0.23%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                218      0.07%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 65      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 76      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 68      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 85      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              365      0.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  331995                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133114                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       202                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    789191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  134125                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       342                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    789191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    789191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    746                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   105749                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4630                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            758                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    185457                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                467890                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1409951                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    355                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 458602                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    599                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1413883                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2967724                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1621873                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    263206                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16281                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      29                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132697                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2038828                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2819225                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     19305.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000018757250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           608                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           608                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                28034                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                9151                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9835                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9834                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9835                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9834                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     275                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     89                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9835                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9834                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8855                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      427                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      185                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       74                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     544                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     575                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     598                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     613                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     613                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     622                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     614                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     629                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     620                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     617                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     614                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     612                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          608                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.725329                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.646275                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       1.285536                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3                  1      0.16%      0.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6                  1      0.16%      0.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8                  1      0.16%      0.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9                  3      0.49%      0.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 4      0.66%      1.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 4      0.66%      2.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 9      1.48%      3.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 5      0.82%      4.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                17      2.80%      7.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 9      1.48%      8.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               539     88.65%     97.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                11      1.81%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 3      0.49%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22                 1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            608                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          608                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.031250                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.028980                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.288169                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               598     98.36%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 5      0.82%     99.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3      0.49%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.16%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.16%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            608                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    17600                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   629440                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                629376                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               797576252.13668180                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               797495156.43234658                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      789067000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       40117.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       611840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       623808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 775274933.444502115250                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 790439830.155184268951                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         9835                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         9834                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    308590500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  19489770750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     31376.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1981876.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       629440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          629440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       629376                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       629376                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         9835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         9834                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9834                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    797576252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          797576252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    797495156                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         797495156                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1595071409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1595071409                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9560                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9747                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           667                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           563                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           632                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          723                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           676                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           621                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           644                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          657                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          758                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          690                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                129340500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               47800000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           308590500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13529.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32279.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8531                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8987                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1784                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   691.659193                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   489.967184                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   400.020763                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          205     11.49%     11.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          234     13.12%     24.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          113      6.33%     30.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           79      4.43%     35.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           58      3.25%     38.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           53      2.97%     41.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           45      2.52%     44.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           33      1.85%     45.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          964     54.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1784                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 611840                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              623808                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               775.274933                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               790.439830                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.18                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                90.73                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    789191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6340320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3362370                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        33879300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       25040340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 62078640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    213596100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    123179040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      467476110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    592.348506                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    316618750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     26260000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    446312250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6433140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3407910                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        34379100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       25839000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 62078640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    211748160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    124735200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      468621150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    593.799410                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    320806250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     26260000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    442124750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    789191000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
