#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x563e13eb0e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563e13eb1010 .scope module, "core_t" "core_t" 3 3;
 .timescale -9 -12;
v0x563e13f41840_0 .var "clk", 0 0;
v0x563e13f418e0_0 .var "rst", 0 0;
S_0x563e13e754c0 .scope module, "dut" "core" 3 8, 4 3 0, S_0x563e13eb1010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x563e13e75650 .param/l "FIXED_MEM_BASE" 1 4 105, C4<0000000000000000000000000000000000000000000000000001000000000000>;
enum0x563e13e9a9a0 .enum4 (2)
   "S_FETCH" 2'b00,
   "S_WAIT_DEC" 2'b01,
   "S_EXEC" 2'b10
 ;
v0x563e13f3e820_0 .var "alu_a", 63 0;
v0x563e13f3e900_0 .var "alu_b", 63 0;
v0x563e13f3e9d0_0 .net "alu_carry", 0 0, v0x563e13f0a2d0_0;  1 drivers
v0x563e13f3ead0_0 .net "alu_en", 0 0, v0x563e13f3b040_0;  1 drivers
v0x563e13f3eba0_0 .net "alu_eq", 0 0, v0x563e13f04900_0;  1 drivers
v0x563e13f3ec40_0 .net "alu_gt", 0 0, v0x563e13ed3d80_0;  1 drivers
v0x563e13f3ed10_0 .net "alu_lt", 0 0, v0x563e13f3a390_0;  1 drivers
v0x563e13f3ede0_0 .net "alu_op", 7 0, v0x563e13f3b100_0;  1 drivers
v0x563e13f3eed0_0 .net "alu_overflow", 0 0, v0x563e13f3a530_0;  1 drivers
v0x563e13f3ef70_0 .net "alu_res", 63 0, v0x563e13f3a5f0_0;  1 drivers
v0x563e13f3f040_0 .var "alu_valid", 0 0;
v0x563e13f3f110_0 .net "alu_zero", 0 0, L_0x563e13f52460;  1 drivers
v0x563e13f3f1e0_0 .net "clk", 0 0, v0x563e13f41840_0;  1 drivers
v0x563e13f3f310_0 .var "cur_flags", 3 0;
v0x563e13f3f3b0_0 .var "cur_imm", 63 0;
v0x563e13f3f450_0 .var "cur_imm_present", 0 0;
v0x563e13f3f4f0_0 .var "cur_mode", 3 0;
v0x563e13f3f6a0_0 .var "cur_opcode", 11 0;
v0x563e13f3f740_0 .var "cur_rdest", 5 0;
v0x563e13f3f820_0 .var "cur_rsrc", 5 0;
v0x563e13f3f900_0 .net "decoded_valid", 0 0, v0x563e13f3b290_0;  1 drivers
v0x563e13f3f9d0_0 .var "dm_addr", 31 0;
v0x563e13f3faa0_0 .net "dm_rd_data", 63 0, v0x563e13f3c8d0_0;  1 drivers
v0x563e13f3fb70_0 .var "dm_rd_en", 0 0;
v0x563e13f3fc40_0 .var "dm_wr_data", 63 0;
v0x563e13f3fd10_0 .var "dm_wr_en", 0 0;
v0x563e13f3fde0_0 .var "fetch_imm_latched", 63 0;
v0x563e13f3fe80_0 .var "fetch_inst_latched", 31 0;
v0x563e13f3ff40_0 .var "fetched_imm", 63 0;
v0x563e13f40030_0 .var "fetched_imm_valid", 0 0;
v0x563e13f40100_0 .var "fetched_inst", 31 0;
v0x563e13f401d0_0 .var "fetched_valid", 0 0;
v0x563e13f40270_0 .net "flags_out", 3 0, v0x563e13f3b330_0;  1 drivers
v0x563e13f40550_0 .var/i "i", 31 0;
v0x563e13f40610 .array "imem", 1023 0, 7 0;
v0x563e13f406d0_0 .net "imm_out", 63 0, v0x563e13f3b420_0;  1 drivers
v0x563e13f407c0_0 .net "imm_present", 0 0, v0x563e13f3b500_0;  1 drivers
v0x563e13f40890_0 .net "mem_rd", 0 0, v0x563e13f3b840_0;  1 drivers
v0x563e13f40960_0 .net "mem_wr", 0 0, v0x563e13f3b900_0;  1 drivers
v0x563e13f40a30_0 .net "mode_out", 3 0, v0x563e13f3b9c0_0;  1 drivers
v0x563e13f40b00_0 .net "opcode_out", 11 0, v0x563e13f3baa0_0;  1 drivers
v0x563e13f40bd0_0 .var "pc", 31 0;
v0x563e13f40c70_0 .var "pending_imm_expected", 0 0;
v0x563e13f40d10_0 .var "rdest_addr", 5 0;
o0x7f17b4892128 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563e13f40de0_0 .net "rdest_data", 63 0, o0x7f17b4892128;  0 drivers
v0x563e13f40eb0_0 .net "rdest_out", 5 0, v0x563e13f3bb80_0;  1 drivers
v0x563e13f40f80_0 .var "reg_we", 0 0;
v0x563e13f41050_0 .net "reg_wr", 0 0, v0x563e13f3bc60_0;  1 drivers
v0x563e13f41120_0 .net "reset", 0 0, v0x563e13f418e0_0;  1 drivers
v0x563e13f411c0_0 .var "rsrc_addr", 5 0;
v0x563e13f41290_0 .net "rsrc_data", 63 0, L_0x563e13f52280;  1 drivers
v0x563e13f41360_0 .net "rsrc_out", 5 0, v0x563e13f3bd20_0;  1 drivers
v0x563e13f41430_0 .var "rwr_addr", 5 0;
v0x563e13f41500_0 .var "state", 1 0;
v0x563e13f415a0_0 .var "wr_data", 63 0;
S_0x563e13e75740 .scope module, "alu_mod" "alu" 4 75, 5 3 0, S_0x563e13e754c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 8 "op";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 64 "res";
    .port_info 7 /OUTPUT 1 "carry";
    .port_info 8 /OUTPUT 1 "overflow";
    .port_info 9 /OUTPUT 1 "eq";
    .port_info 10 /OUTPUT 1 "lt";
    .port_info 11 /OUTPUT 1 "gt";
    .port_info 12 /OUTPUT 1 "zero";
P_0x563e13f1bf00 .param/l "DATA_W" 0 5 4, +C4<00000000000000000000000001000000>;
P_0x563e13f1bf40 .param/l "OP_W" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7f17b48481c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e13f1da20_0 .net/2u *"_ivl_0", 63 0, L_0x7f17b48481c8;  1 drivers
v0x563e13f16a60_0 .net "a", 63 0, v0x563e13f3e820_0;  1 drivers
v0x563e13f1c920_0 .net "b", 63 0, v0x563e13f3e900_0;  1 drivers
v0x563e13f0a2d0_0 .var "carry", 0 0;
v0x563e13f11f00_0 .net "clk", 0 0, v0x563e13f41840_0;  alias, 1 drivers
v0x563e13f04900_0 .var "eq", 0 0;
v0x563e13ed3d80_0 .var "gt", 0 0;
v0x563e13f3a390_0 .var "lt", 0 0;
v0x563e13f3a450_0 .net "op", 7 0, v0x563e13f3b100_0;  alias, 1 drivers
v0x563e13f3a530_0 .var "overflow", 0 0;
v0x563e13f3a5f0_0 .var "res", 63 0;
v0x563e13f3a6d0_0 .net "rst", 0 0, v0x563e13f418e0_0;  alias, 1 drivers
v0x563e13f3a790_0 .net "valid", 0 0, v0x563e13f3f040_0;  1 drivers
v0x563e13f3a850_0 .net "zero", 0 0, L_0x563e13f52460;  alias, 1 drivers
E_0x563e13ee8420 .event posedge, v0x563e13f11f00_0;
L_0x563e13f52460 .cmp/eq 64, v0x563e13f3a5f0_0, L_0x7f17b48481c8;
S_0x563e13f3aab0 .scope module, "dec" "decoder" 4 28, 6 3 0, S_0x563e13e754c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 64 "imm_in";
    .port_info 2 /INPUT 1 "imm_in_en";
    .port_info 3 /OUTPUT 12 "opcode";
    .port_info 4 /OUTPUT 4 "mode";
    .port_info 5 /OUTPUT 6 "rsrc";
    .port_info 6 /OUTPUT 6 "rdest";
    .port_info 7 /OUTPUT 4 "flags";
    .port_info 8 /OUTPUT 64 "imm";
    .port_info 9 /OUTPUT 8 "alu_op";
    .port_info 10 /OUTPUT 1 "alu_en";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 1 "reg_write";
    .port_info 14 /OUTPUT 1 "imm_en";
    .port_info 15 /OUTPUT 1 "decoded_valid";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /INPUT 1 "rst";
P_0x563e13f09900 .param/l "DATA_W" 0 6 4, +C4<00000000000000000000000001000000>;
P_0x563e13f09940 .param/l "INST_W" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x563e13f09980 .param/l "REG_W" 0 6 6, +C4<00000000000000000000000000000110>;
v0x563e13f3b040_0 .var "alu_en", 0 0;
v0x563e13f3b100_0 .var "alu_op", 7 0;
v0x563e13f3b1c0_0 .net "clk", 0 0, v0x563e13f41840_0;  alias, 1 drivers
v0x563e13f3b290_0 .var "decoded_valid", 0 0;
v0x563e13f3b330_0 .var "flags", 3 0;
v0x563e13f3b420_0 .var "imm", 63 0;
v0x563e13f3b500_0 .var "imm_en", 0 0;
v0x563e13f3b5c0_0 .net "imm_in", 63 0, v0x563e13f3ff40_0;  1 drivers
v0x563e13f3b6a0_0 .net "imm_in_en", 0 0, v0x563e13f40030_0;  1 drivers
v0x563e13f3b760_0 .net "inst", 31 0, v0x563e13f40100_0;  1 drivers
v0x563e13f3b840_0 .var "mem_read", 0 0;
v0x563e13f3b900_0 .var "mem_write", 0 0;
v0x563e13f3b9c0_0 .var "mode", 3 0;
v0x563e13f3baa0_0 .var "opcode", 11 0;
v0x563e13f3bb80_0 .var "rdest", 5 0;
v0x563e13f3bc60_0 .var "reg_write", 0 0;
v0x563e13f3bd20_0 .var "rsrc", 5 0;
v0x563e13f3be00_0 .net "rst", 0 0, v0x563e13f418e0_0;  alias, 1 drivers
v0x563e13f3bea0_0 .var "waiting_for_imm", 0 0;
S_0x563e13f3c220 .scope module, "dmem" "mem" 4 95, 7 3 0, S_0x563e13e754c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "byte_addr";
    .port_info 5 /INPUT 64 "wr_data";
    .port_info 6 /OUTPUT 64 "rd_data";
P_0x563e13f3acb0 .param/l "DATA_W" 0 7 5, +C4<00000000000000000000000001000000>;
P_0x563e13f3acf0 .param/l "DEPTH" 0 7 4, +C4<00000000000000000000000100000000>;
L_0x563e13f0a6e0 .functor BUFZ 32, v0x563e13f3f9d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563e13f3ade0_0 .net "byte_addr", 31 0, v0x563e13f3f9d0_0;  1 drivers
v0x563e13f3c660_0 .net "clk", 0 0, v0x563e13f41840_0;  alias, 1 drivers
v0x563e13f3c770_0 .var/i "i", 31 0;
v0x563e13f3c810 .array "mem", 255 0, 63 0;
v0x563e13f3c8d0_0 .var "rd_data", 63 0;
v0x563e13f3ca00_0 .net "rd_en", 0 0, v0x563e13f3fb70_0;  1 drivers
v0x563e13f3cac0_0 .net "rst", 0 0, v0x563e13f418e0_0;  alias, 1 drivers
v0x563e13f3cbb0_0 .net "word_addr", 31 0, L_0x563e13f0a6e0;  1 drivers
v0x563e13f3cc90_0 .net "wr_data", 63 0, v0x563e13f3fc40_0;  1 drivers
v0x563e13f3cd70_0 .net "wr_en", 0 0, v0x563e13f3fd10_0;  1 drivers
S_0x563e13f3cf10 .scope module, "rf" "regfile" 4 55, 8 5 0, S_0x563e13e754c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 6 "wr1_addr";
    .port_info 4 /INPUT 64 "wr1_data";
    .port_info 5 /INPUT 6 "rd1_addr";
    .port_info 6 /OUTPUT 64 "rd1_out";
    .port_info 7 /INPUT 6 "rd2_addr";
    .port_info 8 /OUTPUT 64 "rd2_out";
P_0x563e13e86d10 .param/l "DATA_W" 0 8 6, +C4<00000000000000000000000001000000>;
P_0x563e13e86d50 .param/l "NUM_REGS" 0 8 7, +C4<00000000000000000000000000100010>;
P_0x563e13e86d90 .param/l "REG_ADDR_W" 0 8 8, +C4<00000000000000000000000000000110>;
L_0x563e13f18650 .functor AND 1, L_0x563e13f51ab0, L_0x563e13f51d40, C4<1>, C4<1>;
v0x563e13f3d380_0 .net *"_ivl_0", 31 0, L_0x563e13f419a0;  1 drivers
L_0x7f17b48480a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e13f3d480_0 .net *"_ivl_11", 25 0, L_0x7f17b48480a8;  1 drivers
L_0x7f17b48480f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e13f3d560_0 .net/2u *"_ivl_12", 31 0, L_0x7f17b48480f0;  1 drivers
v0x563e13f3d650_0 .net *"_ivl_14", 0 0, L_0x563e13f51d40;  1 drivers
v0x563e13f3d710_0 .net *"_ivl_17", 0 0, L_0x563e13f18650;  1 drivers
v0x563e13f3d820_0 .net *"_ivl_18", 63 0, L_0x563e13f51f80;  1 drivers
v0x563e13f3d900_0 .net *"_ivl_20", 6 0, L_0x563e13f52020;  1 drivers
L_0x7f17b4848138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563e13f3d9e0_0 .net *"_ivl_23", 0 0, L_0x7f17b4848138;  1 drivers
L_0x7f17b4848180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e13f3dac0_0 .net/2u *"_ivl_24", 63 0, L_0x7f17b4848180;  1 drivers
L_0x7f17b4848018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563e13f3dba0_0 .net *"_ivl_3", 25 0, L_0x7f17b4848018;  1 drivers
L_0x7f17b4848060 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x563e13f3dc80_0 .net/2u *"_ivl_4", 31 0, L_0x7f17b4848060;  1 drivers
v0x563e13f3dd60_0 .net *"_ivl_6", 0 0, L_0x563e13f51ab0;  1 drivers
v0x563e13f3de20_0 .net *"_ivl_8", 31 0, L_0x563e13f51c20;  1 drivers
v0x563e13f3df00_0 .net "clk", 0 0, v0x563e13f41840_0;  alias, 1 drivers
v0x563e13f3dfa0_0 .net "rd1_addr", 5 0, v0x563e13f411c0_0;  1 drivers
v0x563e13f3e080_0 .net "rd1_out", 63 0, L_0x563e13f52280;  alias, 1 drivers
v0x563e13f3e160_0 .net "rd2_addr", 5 0, v0x563e13f40d10_0;  1 drivers
v0x563e13f3e240_0 .net "rd2_out", 63 0, o0x7f17b4892128;  alias, 0 drivers
v0x563e13f3e320 .array "regs", 33 0, 63 0;
v0x563e13f3e3e0_0 .net "rst", 0 0, v0x563e13f418e0_0;  alias, 1 drivers
v0x563e13f3e480_0 .net "wr1_addr", 5 0, v0x563e13f41430_0;  1 drivers
v0x563e13f3e560_0 .net "wr1_data", 63 0, v0x563e13f415a0_0;  1 drivers
v0x563e13f3e640_0 .net "wr_en", 0 0, v0x563e13f40f80_0;  1 drivers
L_0x563e13f419a0 .concat [ 6 26 0 0], v0x563e13f411c0_0, L_0x7f17b4848018;
L_0x563e13f51ab0 .cmp/gt 32, L_0x7f17b4848060, L_0x563e13f419a0;
L_0x563e13f51c20 .concat [ 6 26 0 0], v0x563e13f411c0_0, L_0x7f17b48480a8;
L_0x563e13f51d40 .cmp/ne 32, L_0x563e13f51c20, L_0x7f17b48480f0;
L_0x563e13f51f80 .array/port v0x563e13f3e320, L_0x563e13f52020;
L_0x563e13f52020 .concat [ 6 1 0 0], v0x563e13f411c0_0, L_0x7f17b4848138;
L_0x563e13f52280 .functor MUXZ 64, L_0x7f17b4848180, L_0x563e13f51f80, L_0x563e13f18650, C4<>;
S_0x563e13f416b0 .scope task, "load_program" "load_program" 3 19, 3 19 0, S_0x563e13eb1010;
 .timescale -9 -12;
TD_core_t.load_program ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563e13f40610, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563e13f40610, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563e13f40610, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563e13f40610, 4, 0;
    %vpi_call/w 3 36 "$display", "PROGRAM LOADED." {0 0 0};
    %end;
    .scope S_0x563e13f3aab0;
T_1 ;
    %wait E_0x563e13ee8420;
    %load/vec4 v0x563e13f3be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3bea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3b290_0, 0;
    %vpi_call/w 6 38 "$display", "Decoder, Reset completed!\012" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3b290_0, 0;
    %load/vec4 v0x563e13f3bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563e13f3b6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x563e13f3b5c0_0;
    %assign/vec4 v0x563e13f3b420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3bea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b290_0, 0;
T_1.4 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v0x563e13f3baa0_0, 0;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x563e13f3b9c0_0, 0;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 6, 10, 5;
    %assign/vec4 v0x563e13f3bd20_0, 0;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 6, 4, 4;
    %assign/vec4 v0x563e13f3bb80_0, 0;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x563e13f3b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3b840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3b900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3b040_0, 0;
    %vpi_call/w 6 62 "$display", "[DECODER] Op: %b\012\011Mode: %b\012\011RSrc: %b\012\011RDest: %b\012\011Flags: %b\012", v0x563e13f3baa0_0, v0x563e13f3b9c0_0, v0x563e13f3bd20_0, v0x563e13f3bb80_0, v0x563e13f3b330_0 {0 0 0};
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 12, 20, 6;
    %cmpi/u 256, 0, 12;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b290_0, 0;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 8, 20, 6;
    %assign/vec4 v0x563e13f3b100_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x563e13f3b760_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 12;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 257, 0, 12;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3bc60_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b900_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %load/vec4 v0x563e13f3b330_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3bea0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3b290_0, 0;
T_1.13 ;
T_1.7 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563e13f3cf10;
T_2 ;
    %wait E_0x563e13ee8420;
    %load/vec4 v0x563e13f3e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e13f3e320, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e13f3e320, 0, 4;
    %pushi/vec4 65535, 0, 64;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e13f3e320, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563e13f3e640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x563e13f3e480_0;
    %pushi/vec4 0, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x563e13f3e480_0;
    %pad/u 32;
    %cmpi/u 34, 0, 32;
    %jmp/0xz  T_2.5, 5;
    %load/vec4 v0x563e13f3e560_0;
    %load/vec4 v0x563e13f3e480_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e13f3e320, 0, 4;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563e13e75740;
T_3 ;
    %wait E_0x563e13ee8420;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f0a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3a530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f04900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3a390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13ed3d80_0, 0;
    %load/vec4 v0x563e13f3a790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x563e13f3a6d0_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563e13f3a450_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.3 ;
    %load/vec4 v0x563e13f16a60_0;
    %pad/u 65;
    %load/vec4 v0x563e13f1c920_0;
    %pad/u 65;
    %add;
    %split/vec4 64;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %assign/vec4 v0x563e13f0a2d0_0, 0;
    %jmp T_3.21;
T_3.4 ;
    %load/vec4 v0x563e13f16a60_0;
    %pad/u 65;
    %load/vec4 v0x563e13f1c920_0;
    %pad/u 65;
    %sub;
    %split/vec4 64;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %assign/vec4 v0x563e13f0a2d0_0, 0;
    %load/vec4 v0x563e13f16a60_0;
    %parti/s 1, 63, 7;
    %load/vec4 v0x563e13f1c920_0;
    %parti/s 1, 63, 7;
    %xor;
    %load/vec4 v0x563e13f16a60_0;
    %parti/s 1, 63, 7;
    %load/vec4 v0x563e13f3a5f0_0;
    %parti/s 1, 63, 7;
    %xor;
    %and;
    %assign/vec4 v0x563e13f3a530_0, 0;
    %jmp T_3.21;
T_3.5 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %mul;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.6 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %div;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.7 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %and;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.8 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %or;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.9 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %xor;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.10 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f04900_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x563e13f1c920_0;
    %load/vec4 v0x563e13f16a60_0;
    %cmp/u;
    %jmp/0xz  T_3.24, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13ed3d80_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3a390_0, 0;
T_3.25 ;
T_3.23 ;
    %jmp T_3.21;
T_3.11 ;
    %load/vec4 v0x563e13f16a60_0;
    %inv;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.12 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.13 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.14 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.15 ;
    %load/vec4 v0x563e13f16a60_0;
    %parti/s 63, 0, 2;
    %load/vec4 v0x563e13f16a60_0;
    %parti/s 1, 63, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.16 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %cmp/e;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f04900_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x563e13f1c920_0;
    %load/vec4 v0x563e13f16a60_0;
    %cmp/s;
    %jmp/0xz  T_3.28, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13ed3d80_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3a390_0, 0;
T_3.29 ;
T_3.27 ;
    %jmp T_3.21;
T_3.17 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %and;
    %inv;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.18 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %or;
    %inv;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x563e13f16a60_0;
    %load/vec4 v0x563e13f1c920_0;
    %xor;
    %inv;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563e13f3a5f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563e13f3c220;
T_4 ;
    %wait E_0x563e13ee8420;
    %load/vec4 v0x563e13f3cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563e13f3c770_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x563e13f3c770_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x563e13f3c770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e13f3c810, 0, 4;
    %load/vec4 v0x563e13f3c770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563e13f3c770_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563e13f3c8d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563e13f3cd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x563e13f3cc90_0;
    %ix/getv 3, v0x563e13f3cbb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563e13f3c810, 0, 4;
T_4.4 ;
    %load/vec4 v0x563e13f3ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %ix/getv 4, v0x563e13f3cbb0_0;
    %load/vec4a v0x563e13f3c810, 4;
    %assign/vec4 v0x563e13f3c8d0_0, 0;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563e13e754c0;
T_5 ;
    %load/vec4 v0x563e13f41120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563e13f40550_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x563e13f40550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563e13f40550_0;
    %store/vec4a v0x563e13f40610, 4, 0;
    %load/vec4 v0x563e13f40550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563e13f40550_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
T_5.0 ;
    %end;
    .thread T_5;
    .scope S_0x563e13e754c0;
T_6 ;
    %wait E_0x563e13ee8420;
    %load/vec4 v0x563e13f41120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563e13f40bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f401d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40c70_0, 0;
    %vpi_call/w 4 135 "$display", "Reset Completed!\012" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f401d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40030_0, 0;
    %load/vec4 v0x563e13f40c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fe80_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fe80_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fe80_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fe80_0, 4, 8;
    %load/vec4 v0x563e13f3fe80_0;
    %assign/vec4 v0x563e13f40100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f401d0_0, 0;
    %load/vec4 v0x563e13f3fe80_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f40c70_0, 0;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x563e13f40bd0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x563e13f40bd0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563e13f40610, 4;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563e13f3fde0_0, 4, 8;
    %load/vec4 v0x563e13f3fde0_0;
    %assign/vec4 v0x563e13f3ff40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f40030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40c70_0, 0;
    %load/vec4 v0x563e13f40bd0_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x563e13f40bd0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563e13e754c0;
T_7 ;
    %wait E_0x563e13ee8420;
    %load/vec4 v0x563e13f41120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3f040_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3fd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3f040_0, 0;
    %load/vec4 v0x563e13f41500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %vpi_call/w 4 189 "$display", "Fetching....\012" {0 0 0};
    %load/vec4 v0x563e13f3f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x563e13f40b00_0;
    %assign/vec4 v0x563e13f3f6a0_0, 0;
    %load/vec4 v0x563e13f40a30_0;
    %assign/vec4 v0x563e13f3f4f0_0, 0;
    %load/vec4 v0x563e13f41360_0;
    %assign/vec4 v0x563e13f3f820_0, 0;
    %load/vec4 v0x563e13f40eb0_0;
    %assign/vec4 v0x563e13f3f740_0, 0;
    %load/vec4 v0x563e13f40270_0;
    %assign/vec4 v0x563e13f3f310_0, 0;
    %load/vec4 v0x563e13f406d0_0;
    %assign/vec4 v0x563e13f3f3b0_0, 0;
    %load/vec4 v0x563e13f407c0_0;
    %assign/vec4 v0x563e13f3f450_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %vpi_call/w 4 199 "$display", "Fetch Cycle Complete -\012\011Opcode: %h\012\011Mode: %b\012\011Registers: %d (src), %d (dest)\012\011Imm: %h\012\011Flags: %b\012\011Imm Present: %b\012", v0x563e13f3f6a0_0, v0x563e13f3f4f0_0, v0x563e13f3f820_0, v0x563e13f3f740_0, v0x563e13f3f3b0_0, v0x563e13f3f310_0, v0x563e13f3f450_0 {0 0 0};
T_7.6 ;
    %jmp T_7.5;
T_7.3 ;
    %vpi_call/w 4 205 "$display", "Executing...\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f40f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563e13f3fd10_0, 0;
    %load/vec4 v0x563e13f3f6a0_0;
    %cmpi/u 256, 0, 12;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0x563e13f3f820_0;
    %assign/vec4 v0x563e13f411c0_0, 0;
    %load/vec4 v0x563e13f3f740_0;
    %assign/vec4 v0x563e13f40d10_0, 0;
    %load/vec4 v0x563e13f41290_0;
    %assign/vec4 v0x563e13f3e820_0, 0;
    %load/vec4 v0x563e13f40de0_0;
    %assign/vec4 v0x563e13f3e900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3f040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f40f80_0, 0;
    %load/vec4 v0x563e13f3ef70_0;
    %assign/vec4 v0x563e13f415a0_0, 0;
    %load/vec4 v0x563e13f3f740_0;
    %assign/vec4 v0x563e13f41430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x563e13f3f6a0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 12;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 257, 0, 12;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x563e13f3f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0x563e13f3f3b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x563e13f3f9d0_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x563e13f3f9d0_0, 0;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3fb70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f40f80_0, 0;
    %load/vec4 v0x563e13f3f740_0;
    %assign/vec4 v0x563e13f41430_0, 0;
    %load/vec4 v0x563e13f3faa0_0;
    %assign/vec4 v0x563e13f415a0_0, 0;
    %vpi_call/w 4 246 "$display", "Exec Done!\012\011Wr Addr: %h\012\011Wr Data: %h\012", v0x563e13f41430_0, v0x563e13f415a0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x563e13f3f820_0;
    %assign/vec4 v0x563e13f411c0_0, 0;
    %load/vec4 v0x563e13f3f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x563e13f3f3b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x563e13f3f9d0_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x563e13f3f9d0_0, 0;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563e13f3fd10_0, 0;
    %load/vec4 v0x563e13f41290_0;
    %assign/vec4 v0x563e13f3fc40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563e13f41500_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563e13eb1010;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x563e13f41840_0;
    %inv;
    %store/vec4 v0x563e13f41840_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563e13eb1010;
T_9 ;
    %vpi_call/w 3 44 "$display", "=== CORE TESTBENCH START ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563e13f418e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e13f41840_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563e13f418e0_0, 0, 1;
    %wait E_0x563e13ee8420;
    %vpi_call/w 3 53 "$display", "[%0t] Reset Deasserted", $time {0 0 0};
    %fork TD_core_t.load_program, S_0x563e13f416b0;
    %join;
    %vpi_call/w 3 59 "$display", "=== CORE TESTBENCH END ===" {0 0 0};
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "core_t.v";
    "core.v";
    "alu.v";
    "decoder.v";
    "mem.v";
    "regfile.v";
