<div id="pfbb" class="pf w0 h0" data-page-no="bb"><div class="pc pcbb w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgbb.png"/><div class="t m0 x18 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">PORT<span class="ff7">x</span><span class="ws0">_ISFR field descriptions</span></div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1a7 ff2 fs4 fc0 sc0 ls0">31–0</div><div class="t m0 x8b h7 y1a8 ff2 fs4 fc0 sc0 ls0">ISF</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Interrupt Status Flag</div><div class="t m0 x83 h7 y103a ff2 fs4 fc0 sc0 ls0 ws0">Each bit in the field indicates the detection of the configured interrupt of the same number as the field.</div><div class="t m0 x83 h7 y103b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Configured interrupt is not detected.</div><div class="t m0 x83 h7 y103c ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the</div><div class="t m0 x5 h7 y1ac ff2 fs4 fc0 sc0 ls0 ws0">corresponding flag will be cleared automatically at the completion of the requested DMA transfer.</div><div class="t m0 x5 h7 y1ad ff2 fs4 fc0 sc0 ls0 ws0">Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level</div><div class="t m0 x5 h7 y263 ff2 fs4 fc0 sc0 ls0 ws0">sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is</div><div class="t m0 x5 h7 y103d ff2 fs4 fc0 sc0 ls0">cleared.</div><div class="t m0 x9 hd y103e ff1 fs7 fc0 sc0 ls0 ws0">11.6<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 he y103f ff1 fs1 fc0 sc0 ls0 ws0">11.6.1<span class="_ _b"> </span>Pin control</div><div class="t m0 x9 hf y1040 ff3 fs5 fc0 sc0 ls0 ws0">Each port pin has a corresponding pin control register, PORT_PCRn, associated with it.</div><div class="t m0 x9 hf y1041 ff3 fs5 fc0 sc0 ls0 ws0">The upper half of the pin control register configures the pin&apos;s capability to either interrupt</div><div class="t m0 x9 hf y1042 ff3 fs5 fc0 sc0 ls0 ws0">the CPU or request a DMA transfer, on a rising/falling edge or both edges as well as a</div><div class="t m0 x9 hf y1043 ff3 fs5 fc0 sc0 ls0 ws0">logic level occurring on the port pin. It also includes a flag to indicate that an interrupt</div><div class="t m0 x9 hf y1044 ff3 fs5 fc0 sc0 ls0 ws0">has occurred.</div><div class="t m0 x9 hf y1045 ff3 fs5 fc0 sc0 ls0 ws0">The lower half of the pin control register configures the following functions for each pin</div><div class="t m0 x9 hf y1046 ff3 fs5 fc0 sc0 ls0 ws0">within the 32-bit port.</div><div class="t m0 x33 hf y1047 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pullup or pulldown enable on selected pins</div><div class="t m0 x33 hf y1048 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Drive strength and slew rate configuration on selected pins</div><div class="t m0 x33 hf y1049 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Passive input filter enable on selected pins</div><div class="t m0 x33 hf y104a ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Pin Muxing mode</div><div class="t m0 x9 hf y104b ff3 fs5 fc0 sc0 ls0 ws0">The functions apply across all digital Pin Muxing modes and individual peripherals do</div><div class="t m0 x9 h15 y104c ff3 fs5 fc0 sc0 ls0 ws0">not override the configuration in the pin control register. For example, if an I<span class="fs8 ws198 v3">2</span>C function</div><div class="t m0 x9 hf y104d ff3 fs5 fc0 sc0 ls0 ws0">is enabled on a pin, that does not override the pullup configuration for that pin.</div><div class="t m0 x9 hf y104e ff3 fs5 fc0 sc0 ls0 ws0">When the Pin Muxing mode is configured for analog or is disabled, all the digital</div><div class="t m0 x9 hf y104f ff3 fs5 fc0 sc0 ls0 ws0">functions on that pin are disabled. This includes the pullup and pulldown enables, and</div><div class="t m0 x9 hf y1050 ff3 fs5 fc0 sc0 ls0 ws0">passive filter enable.</div><div class="t m0 x9 hf y1051 ff3 fs5 fc0 sc0 ls0 ws0">The configuration of each pin control register is retained when the PORT module is</div><div class="t m0 x9 hf y1052 ff3 fs5 fc0 sc0 ls0">disabled.</div><div class="t m0 xf7 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 11 Port control and interrupts (PORT)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>187</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
