<stg><name>top_function_Pipeline_VITIS_LOOP_79_1</name>


<trans_list>

<trans id="331" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %top = alloca i32 1

]]></Node>
<StgValue><ssdm name="top"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %p_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload

]]></Node>
<StgValue><ssdm name="p_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %top

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 %p_reload_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %while.cond.i24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond.i24:0 %top_1 = load i32 %top

]]></Node>
<StgValue><ssdm name="top_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:1 %visited_1_addr = getelementptr i1 %visited_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="visited_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:2 %visited_1_addr_1 = getelementptr i1 %visited_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="visited_1_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:3 %visited_1_addr_2 = getelementptr i1 %visited_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="visited_1_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:4 %visited_1_addr_3 = getelementptr i1 %visited_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="visited_1_addr_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:5 %visited_1_addr_4 = getelementptr i1 %visited_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="visited_1_addr_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:6 %visited_1_addr_5 = getelementptr i1 %visited_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="visited_1_addr_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:7 %visited_1_addr_6 = getelementptr i1 %visited_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="visited_1_addr_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:8 %visited_1_addr_7 = getelementptr i1 %visited_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="visited_1_addr_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:9 %visited_1_addr_8 = getelementptr i1 %visited_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="visited_1_addr_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i24:10 %visited_1_addr_9 = getelementptr i1 %visited_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="visited_1_addr_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond.i24:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond.i24:12 %icmp_ln79 = icmp_eq  i32 %top_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i24:13 %br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_83_2.i, void %memset.loop.i50.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_83_2.i:2 %zext_ln80 = zext i32 %top_1

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_83_2.i:3 %stack_addr = getelementptr i5 %stack, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="stack_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.i:4 %node = load i5 %stack_addr

]]></Node>
<StgValue><ssdm name="node"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memset.loop.i50.preheader.exitStub:0 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.i50.preheader.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
memset.loop.i50.preheader.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.i:4 %node = load i5 %stack_addr

]]></Node>
<StgValue><ssdm name="node"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_83_2.i:5 %traversalSize_load = load i32 %traversalSize

]]></Node>
<StgValue><ssdm name="traversalSize_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_83_2.i:8 %zext_ln81 = zext i32 %traversalSize_load

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_83_2.i:9 %allTraversal_addr = getelementptr i5 %allTraversal, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="allTraversal_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_83_2.i:10 %store_ln81 = store i5 %node, i5 %allTraversal_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.i:11 %idxprom9_i31_cast = zext i5 %node

]]></Node>
<StgValue><ssdm name="idxprom9_i31_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_83_2.i:12 %adjacencyList_18_addr = getelementptr i1 %adjacencyList_18, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_18_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.i:13 %adjacencyList_18_load = load i5 %adjacencyList_18_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_18_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.2:1 %adjacencyList_16_addr = getelementptr i1 %adjacencyList_16, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_16_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.2:2 %adjacencyList_16_load = load i5 %adjacencyList_16_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_16_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.4:1 %adjacencyList_15_addr = getelementptr i1 %adjacencyList_15, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_15_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.4:2 %adjacencyList_15_load = load i5 %adjacencyList_15_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_15_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.5:1 %adjacencyList_13_addr = getelementptr i1 %adjacencyList_13, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_13_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.5:2 %adjacencyList_13_load = load i5 %adjacencyList_13_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_13_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.7:1 %adjacencyList_11_addr = getelementptr i1 %adjacencyList_11, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_11_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.7:2 %adjacencyList_11_load = load i5 %adjacencyList_11_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_11_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.9:1 %adjacencyList_7_addr = getelementptr i1 %adjacencyList_7, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.9:2 %adjacencyList_7_load = load i5 %adjacencyList_7_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_7_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.13:1 %adjacencyList_4_addr = getelementptr i1 %adjacencyList_4, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_4_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.13:2 %adjacencyList_4_load = load i5 %adjacencyList_4_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_4_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.16:1 %adjacencyList_3_addr = getelementptr i1 %adjacencyList_3, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.16:2 %adjacencyList_3_load = load i5 %adjacencyList_3_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_3_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.17:1 %adjacencyList_2_addr = getelementptr i1 %adjacencyList_2, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_2_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.17:2 %adjacencyList_2_load = load i5 %adjacencyList_2_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_2_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i37.split.18:1 %adjacencyList_1_addr = getelementptr i1 %adjacencyList_1, i64 0, i64 %idxprom9_i31_cast

]]></Node>
<StgValue><ssdm name="adjacencyList_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.18:2 %adjacencyList_1_load = load i5 %adjacencyList_1_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_83_2.i:0 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_83_2.i:1 %top_2 = add i32 %top_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="top_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_83_2.i:6 %add_ln81 = add i32 %traversalSize_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_83_2.i:7 %store_ln81 = store i32 %add_ln81, i32 %traversalSize

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_83_2.i:13 %adjacencyList_18_load = load i5 %adjacencyList_18_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_18_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_83_2.i:14 %br_ln84 = br i1 %adjacencyList_18_load, void %for.body.i37.split.2, void %land.lhs.true.i39.1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="adjacencyList_18_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.1:0 %visited_1_load = load i5 %visited_1_addr_9

]]></Node>
<StgValue><ssdm name="visited_1_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.2:2 %adjacencyList_16_load = load i5 %adjacencyList_16_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_16_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="adjacencyList_16_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.3:0 %visited_1_load_1 = load i5 %visited_1_addr_8

]]></Node>
<StgValue><ssdm name="visited_1_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.4:2 %adjacencyList_15_load = load i5 %adjacencyList_15_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_15_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.5:2 %adjacencyList_13_load = load i5 %adjacencyList_13_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_13_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.7:2 %adjacencyList_11_load = load i5 %adjacencyList_11_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_11_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.9:2 %adjacencyList_7_load = load i5 %adjacencyList_7_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_7_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.13:2 %adjacencyList_4_load = load i5 %adjacencyList_4_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_4_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.16:2 %adjacencyList_3_load = load i5 %adjacencyList_3_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_3_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.17:2 %adjacencyList_2_load = load i5 %adjacencyList_2_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_2_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="5">
<![CDATA[
for.body.i37.split.18:2 %adjacencyList_1_load = load i5 %adjacencyList_1_addr

]]></Node>
<StgValue><ssdm name="adjacencyList_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_18_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.1:0 %visited_1_load = load i5 %visited_1_addr_9

]]></Node>
<StgValue><ssdm name="visited_1_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_18_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.1:1 %br_ln84 = br i1 %visited_1_load, void %if.then.i43.1, void %for.body.i37.split.2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_18_load" val="1"/>
<literal name="visited_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.1:1 %store_ln86 = store i5 18, i5 %stack_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_18_load" val="1"/>
<literal name="visited_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.1:2 %br_ln87 = br void %for.body.i37.split.2

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.2:0 %top_9_1 = phi i32 %top_1, void %if.then.i43.1, i32 %top_2, void %VITIS_LOOP_83_2.i, i32 %top_2, void %land.lhs.true.i39.1

]]></Node>
<StgValue><ssdm name="top_9_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.2:3 %br_ln84 = br i1 %adjacencyList_16_load, void %for.body.i37.split.4, void %land.lhs.true.i39.3

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.3:0 %visited_1_load_1 = load i5 %visited_1_addr_8

]]></Node>
<StgValue><ssdm name="visited_1_load_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.3:1 %br_ln84 = br i1 %visited_1_load_1, void %if.then.i43.3, void %for.body.i37.split.4

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
<literal name="visited_1_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.3:1 %add_ln86 = add i32 %top_9_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
<literal name="visited_1_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.3:5 %br_ln87 = br void %for.body.i37.split.4

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.4:0 %top_9_3 = phi i32 %add_ln86, void %if.then.i43.3, i32 %top_9_1, void %for.body.i37.split.2, i32 %top_9_1, void %land.lhs.true.i39.3

]]></Node>
<StgValue><ssdm name="top_9_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.4:3 %br_ln84 = br i1 %adjacencyList_15_load, void %for.body.i37.split.5, void %land.lhs.true.i39.4

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.4:0 %visited_1_load_2 = load i5 %visited_1_addr_7

]]></Node>
<StgValue><ssdm name="visited_1_load_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.6:0 %visited_1_load_3 = load i5 %visited_1_addr_6

]]></Node>
<StgValue><ssdm name="visited_1_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
<literal name="visited_1_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.3:2 %zext_ln86 = zext i32 %add_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
<literal name="visited_1_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.3:3 %stack_addr_1 = getelementptr i5 %stack, i64 0, i64 %zext_ln86

]]></Node>
<StgValue><ssdm name="stack_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
<literal name="visited_1_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i43.3:4 %store_ln86 = store i5 16, i5 %stack_addr_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.4:0 %visited_1_load_2 = load i5 %visited_1_addr_7

]]></Node>
<StgValue><ssdm name="visited_1_load_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.4:1 %br_ln84 = br i1 %visited_1_load_2, void %if.then.i43.4, void %for.body.i37.split.5

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
<literal name="visited_1_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.4:1 %add_ln86_1 = add i32 %top_9_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
<literal name="visited_1_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.4:5 %br_ln87 = br void %for.body.i37.split.5

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.5:0 %top_9_4 = phi i32 %add_ln86_1, void %if.then.i43.4, i32 %top_9_3, void %for.body.i37.split.4, i32 %top_9_3, void %land.lhs.true.i39.4

]]></Node>
<StgValue><ssdm name="top_9_4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.5:3 %br_ln84 = br i1 %adjacencyList_13_load, void %for.body.i37.split.7, void %land.lhs.true.i39.6

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.6:0 %visited_1_load_3 = load i5 %visited_1_addr_6

]]></Node>
<StgValue><ssdm name="visited_1_load_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.6:1 %br_ln84 = br i1 %visited_1_load_3, void %if.then.i43.6, void %for.body.i37.split.7

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
<literal name="visited_1_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.6:1 %add_ln86_2 = add i32 %top_9_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
<literal name="visited_1_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.6:5 %br_ln87 = br void %for.body.i37.split.7

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.7:0 %top_9_6 = phi i32 %add_ln86_2, void %if.then.i43.6, i32 %top_9_4, void %for.body.i37.split.5, i32 %top_9_4, void %land.lhs.true.i39.6

]]></Node>
<StgValue><ssdm name="top_9_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.7:3 %br_ln84 = br i1 %adjacencyList_11_load, void %for.body.i37.split.9, void %land.lhs.true.i39.8

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.8:0 %visited_1_load_4 = load i5 %visited_1_addr_5

]]></Node>
<StgValue><ssdm name="visited_1_load_4"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.12:0 %visited_1_load_5 = load i5 %visited_1_addr_4

]]></Node>
<StgValue><ssdm name="visited_1_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
<literal name="visited_1_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.4:2 %zext_ln86_1 = zext i32 %add_ln86_1

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
<literal name="visited_1_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.4:3 %stack_addr_2 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_1

]]></Node>
<StgValue><ssdm name="stack_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
<literal name="visited_1_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.i43.4:4 %store_ln86 = store i5 15, i5 %stack_addr_2

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.8:0 %visited_1_load_4 = load i5 %visited_1_addr_5

]]></Node>
<StgValue><ssdm name="visited_1_load_4"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.8:1 %br_ln84 = br i1 %visited_1_load_4, void %if.then.i43.8, void %for.body.i37.split.9

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.12:0 %visited_1_load_5 = load i5 %visited_1_addr_4

]]></Node>
<StgValue><ssdm name="visited_1_load_5"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.15:0 %visited_1_load_6 = load i5 %visited_1_addr_3

]]></Node>
<StgValue><ssdm name="visited_1_load_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.16:0 %visited_1_load_7 = load i5 %visited_1_addr_2

]]></Node>
<StgValue><ssdm name="visited_1_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
<literal name="visited_1_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.6:2 %zext_ln86_2 = zext i32 %add_ln86_2

]]></Node>
<StgValue><ssdm name="zext_ln86_2"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
<literal name="visited_1_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.6:3 %stack_addr_3 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_2

]]></Node>
<StgValue><ssdm name="stack_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
<literal name="visited_1_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then.i43.6:4 %store_ln86 = store i5 13, i5 %stack_addr_3

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
<literal name="visited_1_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.8:1 %add_ln86_3 = add i32 %top_9_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_3"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
<literal name="visited_1_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.8:5 %br_ln87 = br void %for.body.i37.split.9

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.15:0 %visited_1_load_6 = load i5 %visited_1_addr_3

]]></Node>
<StgValue><ssdm name="visited_1_load_6"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.16:0 %visited_1_load_7 = load i5 %visited_1_addr_2

]]></Node>
<StgValue><ssdm name="visited_1_load_7"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.17:0 %visited_1_load_8 = load i5 %visited_1_addr_1

]]></Node>
<StgValue><ssdm name="visited_1_load_8"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.18:0 %visited_1_load_9 = load i5 %visited_1_addr

]]></Node>
<StgValue><ssdm name="visited_1_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="130" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_18_load" val="1"/>
<literal name="visited_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.1:0 %store_ln85 = store i1 1, i5 %visited_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_16_load" val="1"/>
<literal name="visited_1_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.3:0 %store_ln85 = store i1 1, i5 %visited_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
<literal name="visited_1_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.8:2 %zext_ln86_3 = zext i32 %add_ln86_3

]]></Node>
<StgValue><ssdm name="zext_ln86_3"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
<literal name="visited_1_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.8:3 %stack_addr_4 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_3

]]></Node>
<StgValue><ssdm name="stack_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
<literal name="visited_1_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then.i43.8:4 %store_ln86 = store i5 11, i5 %stack_addr_4

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.9:0 %top_9_8 = phi i32 %add_ln86_3, void %if.then.i43.8, i32 %top_9_6, void %for.body.i37.split.7, i32 %top_9_6, void %land.lhs.true.i39.8

]]></Node>
<StgValue><ssdm name="top_9_8"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.9:3 %br_ln84 = br i1 %adjacencyList_7_load, void %for.body.i37.split.13, void %land.lhs.true.i39.12

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.12:1 %br_ln84 = br i1 %visited_1_load_5, void %if.then.i43.12, void %for.body.i37.split.13

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.17:0 %visited_1_load_8 = load i5 %visited_1_addr_1

]]></Node>
<StgValue><ssdm name="visited_1_load_8"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5">
<![CDATA[
land.lhs.true.i39.18:0 %visited_1_load_9 = load i5 %visited_1_addr

]]></Node>
<StgValue><ssdm name="visited_1_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="140" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_15_load" val="1"/>
<literal name="visited_1_load_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.4:0 %store_ln85 = store i1 1, i5 %visited_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_13_load" val="1"/>
<literal name="visited_1_load_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.6:0 %store_ln85 = store i1 1, i5 %visited_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
<literal name="visited_1_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.12:1 %add_ln86_4 = add i32 %top_9_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_4"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
<literal name="visited_1_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.12:2 %zext_ln86_4 = zext i32 %add_ln86_4

]]></Node>
<StgValue><ssdm name="zext_ln86_4"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
<literal name="visited_1_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.12:3 %stack_addr_5 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_4

]]></Node>
<StgValue><ssdm name="stack_addr_5"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
<literal name="visited_1_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then.i43.12:4 %store_ln86 = store i5 7, i5 %stack_addr_5

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_11_load" val="1"/>
<literal name="visited_1_load_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.8:0 %store_ln85 = store i1 1, i5 %visited_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
<literal name="visited_1_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.12:0 %store_ln85 = store i1 1, i5 %visited_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_7_load" val="1"/>
<literal name="visited_1_load_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.12:5 %br_ln87 = br void %for.body.i37.split.13

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.13:0 %top_9_12 = phi i32 %add_ln86_4, void %if.then.i43.12, i32 %top_9_8, void %for.body.i37.split.9, i32 %top_9_8, void %land.lhs.true.i39.12

]]></Node>
<StgValue><ssdm name="top_9_12"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.13:3 %br_ln84 = br i1 %adjacencyList_4_load, void %for.body.i37.split.16, void %land.lhs.true.i39.15

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.15:1 %br_ln84 = br i1 %visited_1_load_6, void %if.then.i43.15, void %for.body.i37.split.16

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
<literal name="visited_1_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.15:1 %add_ln86_5 = add i32 %top_9_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_5"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
<literal name="visited_1_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.15:2 %zext_ln86_5 = zext i32 %add_ln86_5

]]></Node>
<StgValue><ssdm name="zext_ln86_5"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
<literal name="visited_1_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.15:3 %stack_addr_6 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_5

]]></Node>
<StgValue><ssdm name="stack_addr_6"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
<literal name="visited_1_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then.i43.15:4 %store_ln86 = store i5 4, i5 %stack_addr_6

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
<literal name="visited_1_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.15:0 %store_ln85 = store i1 1, i5 %visited_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_4_load" val="1"/>
<literal name="visited_1_load_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.15:5 %br_ln87 = br void %for.body.i37.split.16

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.16:0 %top_9_15 = phi i32 %add_ln86_5, void %if.then.i43.15, i32 %top_9_12, void %for.body.i37.split.13, i32 %top_9_12, void %land.lhs.true.i39.15

]]></Node>
<StgValue><ssdm name="top_9_15"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.16:3 %br_ln84 = br i1 %adjacencyList_3_load, void %for.body.i37.split.17, void %land.lhs.true.i39.16

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.16:1 %br_ln84 = br i1 %visited_1_load_7, void %if.then.i43.16, void %for.body.i37.split.17

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
<literal name="visited_1_load_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.16:0 %store_ln85 = store i1 1, i5 %visited_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
<literal name="visited_1_load_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.16:1 %add_ln86_6 = add i32 %top_9_15, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_6"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
<literal name="visited_1_load_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.16:2 %zext_ln86_6 = zext i32 %add_ln86_6

]]></Node>
<StgValue><ssdm name="zext_ln86_6"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
<literal name="visited_1_load_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.16:3 %stack_addr_7 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_6

]]></Node>
<StgValue><ssdm name="stack_addr_7"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
<literal name="visited_1_load_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then.i43.16:4 %store_ln86 = store i5 3, i5 %stack_addr_7

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_3_load" val="1"/>
<literal name="visited_1_load_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.16:5 %br_ln87 = br void %for.body.i37.split.17

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.17:0 %top_9_16 = phi i32 %add_ln86_6, void %if.then.i43.16, i32 %top_9_15, void %for.body.i37.split.16, i32 %top_9_15, void %land.lhs.true.i39.16

]]></Node>
<StgValue><ssdm name="top_9_16"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.17:3 %br_ln84 = br i1 %adjacencyList_2_load, void %for.body.i37.split.18, void %land.lhs.true.i39.17

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.17:1 %br_ln84 = br i1 %visited_1_load_8, void %if.then.i43.17, void %for.body.i37.split.18

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
<literal name="visited_1_load_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.17:0 %store_ln85 = store i1 1, i5 %visited_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
<literal name="visited_1_load_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.17:1 %add_ln86_7 = add i32 %top_9_16, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_7"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
<literal name="visited_1_load_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.17:2 %zext_ln86_7 = zext i32 %add_ln86_7

]]></Node>
<StgValue><ssdm name="zext_ln86_7"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
<literal name="visited_1_load_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.17:3 %stack_addr_8 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_7

]]></Node>
<StgValue><ssdm name="stack_addr_8"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
<literal name="visited_1_load_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then.i43.17:4 %store_ln86 = store i5 2, i5 %stack_addr_8

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_2_load" val="1"/>
<literal name="visited_1_load_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.17:5 %br_ln87 = br void %for.body.i37.split.18

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i37.split.18:0 %top_9_17 = phi i32 %add_ln86_7, void %if.then.i43.17, i32 %top_9_16, void %for.body.i37.split.17, i32 %top_9_16, void %land.lhs.true.i39.17

]]></Node>
<StgValue><ssdm name="top_9_17"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i37.split.18:3 %br_ln84 = br i1 %adjacencyList_1_load, void %for.end.i48, void %land.lhs.true.i39.18

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i39.18:1 %br_ln84 = br i1 %visited_1_load_9, void %if.then.i43.18, void %for.end.i48

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
<literal name="visited_1_load_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then.i43.18:0 %store_ln85 = store i1 1, i5 %visited_1_addr

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="180" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
<literal name="visited_1_load_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i43.18:1 %add_ln86_8 = add i32 %top_9_17, i32 1

]]></Node>
<StgValue><ssdm name="add_ln86_8"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
<literal name="visited_1_load_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
if.then.i43.18:2 %zext_ln86_8 = zext i32 %add_ln86_8

]]></Node>
<StgValue><ssdm name="zext_ln86_8"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
<literal name="visited_1_load_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i43.18:3 %stack_addr_9 = getelementptr i5 %stack, i64 0, i64 %zext_ln86_8

]]></Node>
<StgValue><ssdm name="stack_addr_9"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
<literal name="visited_1_load_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then.i43.18:4 %store_ln86 = store i5 1, i5 %stack_addr_9

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
<literal name="adjacencyList_1_load" val="1"/>
<literal name="visited_1_load_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
if.then.i43.18:5 %br_ln87 = br void %for.end.i48

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end.i48:0 %top_9_18 = phi i32 %add_ln86_8, void %if.then.i43.18, i32 %top_9_17, void %for.body.i37.split.18, i32 %top_9_17, void %land.lhs.true.i39.18

]]></Node>
<StgValue><ssdm name="top_9_18"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.i48:1 %store_ln79 = store i32 %top_9_18, i32 %top

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end.i48:2 %store_ln79 = store i32 %add_ln81, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
for.end.i48:3 %br_ln79 = br void %while.cond.i24

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
