#[allow(unused_imports)] use bobbin_common::*;

// PeripheralGroup { name: "USART_F24", peripherals: [Peripheral { derived_from: None, group_name: None, name: "USART1", address: 1073811456, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "USART1", types: ["USART"], value: 37, description: Some("USART1 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "USART1_TX", types: ["TX"], description: None }, Signal { name: "USART1_RX", types: ["RX"], description: None }, Signal { name: "USART1_CTS", types: ["CTS"], description: None }, Signal { name: "USART1_RTS", types: ["RTS"], description: None }, Signal { name: "USART1_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "USART2", address: 1073759232, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "USART2", types: ["USART"], value: 38, description: Some("USART2 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "USART2_TX", types: ["TX"], description: None }, Signal { name: "USART2_RX", types: ["RX"], description: None }, Signal { name: "USART2_CTS", types: ["CTS"], description: None }, Signal { name: "USART2_RTS", types: ["RTS"], description: None }, Signal { name: "USART2_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "USART3", address: 1073760256, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "USART3", types: ["USART"], value: 39, description: Some("USART3 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "USART3_TX", types: ["TX"], description: None }, Signal { name: "USART3_RX", types: ["RX"], description: None }, Signal { name: "USART3_CTS", types: ["CTS"], description: None }, Signal { name: "USART3_RTS", types: ["RTS"], description: None }, Signal { name: "USART3_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "UART4", address: 1073761280, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "UART4", types: ["USART"], value: 52, description: Some("UART4 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "UART4_TX", types: ["TX"], description: None }, Signal { name: "UART4_RX", types: ["RX"], description: None }, Signal { name: "UART4_CTS", types: ["CTS"], description: None }, Signal { name: "UART4_RTS", types: ["RTS"], description: None }, Signal { name: "UART4_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "UART5", address: 1073762304, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "UART5", types: ["USART"], value: 53, description: Some("UART5 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "UART5_TX", types: ["TX"], description: None }, Signal { name: "UART5_RX", types: ["RX"], description: None }, Signal { name: "UART5_CTS", types: ["CTS"], description: None }, Signal { name: "UART5_RTS", types: ["RTS"], description: None }, Signal { name: "UART5_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "USART6", address: 1073812480, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "USART6", types: ["USART"], value: 71, description: Some("USART6 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "USART6_TX", types: ["TX"], description: None }, Signal { name: "USART6_RX", types: ["RX"], description: None }, Signal { name: "USART6_CTS", types: ["CTS"], description: None }, Signal { name: "USART6_RTS", types: ["RTS"], description: None }, Signal { name: "USART6_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "UART7", address: 1073772544, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "UART7", types: ["USART"], value: 82, description: Some("UART 7 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "UART7_TX", types: ["TX"], description: None }, Signal { name: "UART7_RX", types: ["RX"], description: None }, Signal { name: "UART7_CTS", types: ["CTS"], description: None }, Signal { name: "UART7_RTS", types: ["RTS"], description: None }, Signal { name: "UART7_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }, Peripheral { derived_from: None, group_name: None, name: "UART8", address: 1073773568, size: None, access: None, reset_value: None, reset_mask: None, description: None, modules: [], features: [], links: [], interrupts: [Interrupt { name: "UART8", types: ["USART"], value: 83, description: Some("UART 8 global interrupt") }], clusters: [], registers: [], descriptors: [], signals: [Signal { name: "UART8_TX", types: ["TX"], description: None }, Signal { name: "UART8_RX", types: ["RX"], description: None }, Signal { name: "UART8_CTS", types: ["CTS"], description: None }, Signal { name: "UART8_RTS", types: ["RTS"], description: None }, Signal { name: "UART8_CK", types: ["CK"], description: None }], pins: [], channels: [], dim: None, dim_increment: None, dim_index: None }], prototype: None, modules: [Module { name: "stm32_common::chip::usart_f24::*", _as: None }], has_pins: false, has_channels: false, description: None }
pub use stm32_common::chip::usart_f24::*;

periph!( USART1, Usart1, _USART1, UsartF24Periph, 0x40011000);
periph!( USART2, Usart2, _USART2, UsartF24Periph, 0x40004400);
periph!( USART3, Usart3, _USART3, UsartF24Periph, 0x40004800);
periph!( UART4, Uart4, _UART4, UsartF24Periph, 0x40004c00);
periph!( UART5, Uart5, _UART5, UsartF24Periph, 0x40005000);
periph!( USART6, Usart6, _USART6, UsartF24Periph, 0x40011400);
periph!( UART7, Uart7, _UART7, UsartF24Periph, 0x40007800);
periph!( UART8, Uart8, _UART8, UsartF24Periph, 0x40007c00);

impl super::sig::Signal<super::sig::Usart1Tx> for Usart1 {}
impl super::sig::SignalTx<super::sig::Usart1Tx> for Usart1 {}
impl super::sig::Signal<super::sig::Usart1Rx> for Usart1 {}
impl super::sig::SignalRx<super::sig::Usart1Rx> for Usart1 {}
impl super::sig::Signal<super::sig::Usart1Cts> for Usart1 {}
impl super::sig::SignalCts<super::sig::Usart1Cts> for Usart1 {}
impl super::sig::Signal<super::sig::Usart1Rts> for Usart1 {}
impl super::sig::SignalRts<super::sig::Usart1Rts> for Usart1 {}
impl super::sig::Signal<super::sig::Usart1Ck> for Usart1 {}
impl super::sig::SignalCk<super::sig::Usart1Ck> for Usart1 {}

impl super::sig::Signal<super::sig::Usart2Tx> for Usart2 {}
impl super::sig::SignalTx<super::sig::Usart2Tx> for Usart2 {}
impl super::sig::Signal<super::sig::Usart2Rx> for Usart2 {}
impl super::sig::SignalRx<super::sig::Usart2Rx> for Usart2 {}
impl super::sig::Signal<super::sig::Usart2Cts> for Usart2 {}
impl super::sig::SignalCts<super::sig::Usart2Cts> for Usart2 {}
impl super::sig::Signal<super::sig::Usart2Rts> for Usart2 {}
impl super::sig::SignalRts<super::sig::Usart2Rts> for Usart2 {}
impl super::sig::Signal<super::sig::Usart2Ck> for Usart2 {}
impl super::sig::SignalCk<super::sig::Usart2Ck> for Usart2 {}

impl super::sig::Signal<super::sig::Usart3Tx> for Usart3 {}
impl super::sig::SignalTx<super::sig::Usart3Tx> for Usart3 {}
impl super::sig::Signal<super::sig::Usart3Rx> for Usart3 {}
impl super::sig::SignalRx<super::sig::Usart3Rx> for Usart3 {}
impl super::sig::Signal<super::sig::Usart3Cts> for Usart3 {}
impl super::sig::SignalCts<super::sig::Usart3Cts> for Usart3 {}
impl super::sig::Signal<super::sig::Usart3Rts> for Usart3 {}
impl super::sig::SignalRts<super::sig::Usart3Rts> for Usart3 {}
impl super::sig::Signal<super::sig::Usart3Ck> for Usart3 {}
impl super::sig::SignalCk<super::sig::Usart3Ck> for Usart3 {}

impl super::sig::Signal<super::sig::Uart4Tx> for Uart4 {}
impl super::sig::SignalTx<super::sig::Uart4Tx> for Uart4 {}
impl super::sig::Signal<super::sig::Uart4Rx> for Uart4 {}
impl super::sig::SignalRx<super::sig::Uart4Rx> for Uart4 {}
impl super::sig::Signal<super::sig::Uart4Cts> for Uart4 {}
impl super::sig::SignalCts<super::sig::Uart4Cts> for Uart4 {}
impl super::sig::Signal<super::sig::Uart4Rts> for Uart4 {}
impl super::sig::SignalRts<super::sig::Uart4Rts> for Uart4 {}
impl super::sig::Signal<super::sig::Uart4Ck> for Uart4 {}
impl super::sig::SignalCk<super::sig::Uart4Ck> for Uart4 {}

impl super::sig::Signal<super::sig::Uart5Tx> for Uart5 {}
impl super::sig::SignalTx<super::sig::Uart5Tx> for Uart5 {}
impl super::sig::Signal<super::sig::Uart5Rx> for Uart5 {}
impl super::sig::SignalRx<super::sig::Uart5Rx> for Uart5 {}
impl super::sig::Signal<super::sig::Uart5Cts> for Uart5 {}
impl super::sig::SignalCts<super::sig::Uart5Cts> for Uart5 {}
impl super::sig::Signal<super::sig::Uart5Rts> for Uart5 {}
impl super::sig::SignalRts<super::sig::Uart5Rts> for Uart5 {}
impl super::sig::Signal<super::sig::Uart5Ck> for Uart5 {}
impl super::sig::SignalCk<super::sig::Uart5Ck> for Uart5 {}

impl super::sig::Signal<super::sig::Usart6Tx> for Usart6 {}
impl super::sig::SignalTx<super::sig::Usart6Tx> for Usart6 {}
impl super::sig::Signal<super::sig::Usart6Rx> for Usart6 {}
impl super::sig::SignalRx<super::sig::Usart6Rx> for Usart6 {}
impl super::sig::Signal<super::sig::Usart6Cts> for Usart6 {}
impl super::sig::SignalCts<super::sig::Usart6Cts> for Usart6 {}
impl super::sig::Signal<super::sig::Usart6Rts> for Usart6 {}
impl super::sig::SignalRts<super::sig::Usart6Rts> for Usart6 {}
impl super::sig::Signal<super::sig::Usart6Ck> for Usart6 {}
impl super::sig::SignalCk<super::sig::Usart6Ck> for Usart6 {}

impl super::sig::Signal<super::sig::Uart7Tx> for Uart7 {}
impl super::sig::SignalTx<super::sig::Uart7Tx> for Uart7 {}
impl super::sig::Signal<super::sig::Uart7Rx> for Uart7 {}
impl super::sig::SignalRx<super::sig::Uart7Rx> for Uart7 {}
impl super::sig::Signal<super::sig::Uart7Cts> for Uart7 {}
impl super::sig::SignalCts<super::sig::Uart7Cts> for Uart7 {}
impl super::sig::Signal<super::sig::Uart7Rts> for Uart7 {}
impl super::sig::SignalRts<super::sig::Uart7Rts> for Uart7 {}
impl super::sig::Signal<super::sig::Uart7Ck> for Uart7 {}
impl super::sig::SignalCk<super::sig::Uart7Ck> for Uart7 {}

impl super::sig::Signal<super::sig::Uart8Tx> for Uart8 {}
impl super::sig::SignalTx<super::sig::Uart8Tx> for Uart8 {}
impl super::sig::Signal<super::sig::Uart8Rx> for Uart8 {}
impl super::sig::SignalRx<super::sig::Uart8Rx> for Uart8 {}
impl super::sig::Signal<super::sig::Uart8Cts> for Uart8 {}
impl super::sig::SignalCts<super::sig::Uart8Cts> for Uart8 {}
impl super::sig::Signal<super::sig::Uart8Rts> for Uart8 {}
impl super::sig::SignalRts<super::sig::Uart8Rts> for Uart8 {}
impl super::sig::Signal<super::sig::Uart8Ck> for Uart8 {}
impl super::sig::SignalCk<super::sig::Uart8Ck> for Uart8 {}


