// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module split_ip_RGB2Gray (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_in_data_stream_0_V_dout,
        img_in_data_stream_0_V_empty_n,
        img_in_data_stream_0_V_read,
        img_in_data_stream_1_V_dout,
        img_in_data_stream_1_V_empty_n,
        img_in_data_stream_1_V_read,
        img_in_data_stream_2_V_dout,
        img_in_data_stream_2_V_empty_n,
        img_in_data_stream_2_V_read,
        img_out_data_stream_0_V_din,
        img_out_data_stream_0_V_full_n,
        img_out_data_stream_0_V_write,
        img_out_data_stream_1_V_din,
        img_out_data_stream_1_V_full_n,
        img_out_data_stream_1_V_write,
        img_out_data_stream_2_V_din,
        img_out_data_stream_2_V_full_n,
        img_out_data_stream_2_V_write
);

parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st8_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_438 = 11'b10000111000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_780 = 11'b11110000000;
parameter    ap_const_lv16_96 = 16'b10010110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv14_1D = 14'b11101;
parameter    ap_const_lv16_4D = 16'b1001101;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_in_data_stream_0_V_dout;
input   img_in_data_stream_0_V_empty_n;
output   img_in_data_stream_0_V_read;
input  [7:0] img_in_data_stream_1_V_dout;
input   img_in_data_stream_1_V_empty_n;
output   img_in_data_stream_1_V_read;
input  [7:0] img_in_data_stream_2_V_dout;
input   img_in_data_stream_2_V_empty_n;
output   img_in_data_stream_2_V_read;
output  [7:0] img_out_data_stream_0_V_din;
input   img_out_data_stream_0_V_full_n;
output   img_out_data_stream_0_V_write;
output  [7:0] img_out_data_stream_1_V_din;
input   img_out_data_stream_1_V_full_n;
output   img_out_data_stream_1_V_write;
output  [7:0] img_out_data_stream_2_V_din;
input   img_out_data_stream_2_V_full_n;
output   img_out_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_in_data_stream_0_V_read;
reg img_in_data_stream_1_V_read;
reg img_in_data_stream_2_V_read;
reg img_out_data_stream_0_V_write;
reg img_out_data_stream_1_V_write;
reg img_out_data_stream_2_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_22;
reg    img_in_data_stream_0_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_59;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] exitcond_reg_210;
reg    img_in_data_stream_1_V_blk_n;
reg    img_in_data_stream_2_V_blk_n;
reg    img_out_data_stream_0_V_blk_n;
reg   [0:0] ap_reg_ppstg_exitcond_reg_210_pp0_iter3;
reg    img_out_data_stream_1_V_blk_n;
reg    img_out_data_stream_2_V_blk_n;
reg   [10:0] col_reg_126;
wire   [0:0] exitcond2_fu_137_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_93;
wire   [10:0] row_1_fu_143_p2;
reg   [10:0] row_1_reg_205;
wire   [0:0] exitcond_fu_149_p2;
reg    ap_sig_106;
reg    ap_sig_116;
reg   [0:0] ap_reg_ppstg_exitcond_reg_210_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_210_pp0_iter2;
wire   [10:0] col_1_fu_155_p2;
reg   [7:0] tmp_8_reg_219;
reg   [7:0] ap_reg_ppstg_tmp_8_reg_219_pp0_iter2;
reg   [7:0] tmp_9_reg_224;
reg   [7:0] tmp_6_reg_229;
reg   [7:0] ap_reg_ppstg_tmp_6_reg_229_pp0_iter2;
wire   [15:0] p_Val2_3_fu_164_p2;
reg   [15:0] p_Val2_3_reg_234;
reg   [7:0] gray_reg_239;
reg   [10:0] row_reg_115;
reg    ap_sig_160;
reg    ap_sig_cseq_ST_st8_fsm_3;
reg    ap_sig_168;
wire   [7:0] p_Val2_3_fu_164_p0;
wire   [15:0] grp_fu_192_p3;
wire   [7:0] grp_fu_185_p0;
wire   [5:0] grp_fu_185_p1;
wire   [7:0] grp_fu_192_p0;
wire   [7:0] grp_fu_192_p1;
wire   [15:0] grp_fu_185_p3;
reg   [3:0] ap_NS_fsm;
wire   [13:0] grp_fu_185_p00;
wire   [15:0] grp_fu_192_p00;
wire   [15:0] p_Val2_3_fu_164_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

split_ip_mac_muladd_8ns_6ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
split_ip_mac_muladd_8ns_6ns_16ns_16_1_U12(
    .din0(grp_fu_185_p0),
    .din1(grp_fu_185_p1),
    .din2(p_Val2_3_reg_234),
    .dout(grp_fu_185_p3)
);

split_ip_mac_muladd_8ns_8ns_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
split_ip_mac_muladd_8ns_8ns_16ns_16_1_U13(
    .din0(grp_fu_192_p0),
    .din1(grp_fu_192_p1),
    .din2(grp_fu_185_p3),
    .dout(grp_fu_192_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_137_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & ~(1'b0 == exitcond_fu_149_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & (1'b0 == exitcond_fu_149_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & ~(1'b0 == exitcond_fu_149_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2))) begin
            ap_reg_ppiten_pp0_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & (1'b0 == exitcond_fu_149_p2))) begin
        col_reg_126 <= col_1_fu_155_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2))) begin
        col_reg_126 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_3)) begin
        row_reg_115 <= row_1_reg_205;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_160)) begin
        row_reg_115 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        ap_reg_ppstg_exitcond_reg_210_pp0_iter1 <= exitcond_reg_210;
        exitcond_reg_210 <= exitcond_fu_149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116))) begin
        ap_reg_ppstg_exitcond_reg_210_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_210_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_210_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_210_pp0_iter2;
        ap_reg_ppstg_tmp_6_reg_229_pp0_iter2 <= tmp_6_reg_229;
        ap_reg_ppstg_tmp_8_reg_219_pp0_iter2 <= tmp_8_reg_219;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter2))) begin
        gray_reg_239 <= {{grp_fu_192_p3[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter1))) begin
        p_Val2_3_reg_234[15 : 1] <= p_Val2_3_fu_164_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        row_1_reg_205 <= row_1_fu_143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_210 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        tmp_6_reg_229 <= img_in_data_stream_2_V_dout;
        tmp_8_reg_219 <= img_in_data_stream_0_V_dout;
        tmp_9_reg_224 <= img_in_data_stream_1_V_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_137_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_137_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_59) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_93) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_168) begin
        ap_sig_cseq_ST_st8_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_210 == 1'b0))) begin
        img_in_data_stream_0_V_blk_n = img_in_data_stream_0_V_empty_n;
    end else begin
        img_in_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_210 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        img_in_data_stream_0_V_read = 1'b1;
    end else begin
        img_in_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_210 == 1'b0))) begin
        img_in_data_stream_1_V_blk_n = img_in_data_stream_1_V_empty_n;
    end else begin
        img_in_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_210 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        img_in_data_stream_1_V_read = 1'b1;
    end else begin
        img_in_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_210 == 1'b0))) begin
        img_in_data_stream_2_V_blk_n = img_in_data_stream_2_V_empty_n;
    end else begin
        img_in_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_210 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        img_in_data_stream_2_V_read = 1'b1;
    end else begin
        img_in_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3))) begin
        img_out_data_stream_0_V_blk_n = img_out_data_stream_0_V_full_n;
    end else begin
        img_out_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        img_out_data_stream_0_V_write = 1'b1;
    end else begin
        img_out_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3))) begin
        img_out_data_stream_1_V_blk_n = img_out_data_stream_1_V_full_n;
    end else begin
        img_out_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        img_out_data_stream_1_V_write = 1'b1;
    end else begin
        img_out_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3))) begin
        img_out_data_stream_2_V_blk_n = img_out_data_stream_2_V_full_n;
    end else begin
        img_out_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)))) begin
        img_out_data_stream_2_V_write = 1'b1;
    end else begin
        img_out_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_160) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == exitcond2_fu_137_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & ~(1'b0 == exitcond_fu_149_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_106) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_116)) & ~(1'b0 == exitcond_fu_149_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st8_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st8_fsm_3 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_106 = (((exitcond_reg_210 == 1'b0) & (img_in_data_stream_0_V_empty_n == 1'b0)) | ((exitcond_reg_210 == 1'b0) & (img_in_data_stream_1_V_empty_n == 1'b0)) | ((exitcond_reg_210 == 1'b0) & (img_in_data_stream_2_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_116 = (((1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3) & (img_out_data_stream_0_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3) & (img_out_data_stream_1_V_full_n == 1'b0)) | ((1'b0 == ap_reg_ppstg_exitcond_reg_210_pp0_iter3) & (img_out_data_stream_2_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_160 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_sig_168 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_22 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_59 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_93 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign col_1_fu_155_p2 = (col_reg_126 + ap_const_lv11_1);

assign exitcond2_fu_137_p2 = ((row_reg_115 == ap_const_lv11_438) ? 1'b1 : 1'b0);

assign exitcond_fu_149_p2 = ((col_reg_126 == ap_const_lv11_780) ? 1'b1 : 1'b0);

assign grp_fu_185_p0 = grp_fu_185_p00;

assign grp_fu_185_p00 = ap_reg_ppstg_tmp_8_reg_219_pp0_iter2;

assign grp_fu_185_p1 = ap_const_lv14_1D;

assign grp_fu_192_p0 = grp_fu_192_p00;

assign grp_fu_192_p00 = ap_reg_ppstg_tmp_6_reg_229_pp0_iter2;

assign grp_fu_192_p1 = ap_const_lv16_4D;

assign img_out_data_stream_0_V_din = gray_reg_239;

assign img_out_data_stream_1_V_din = gray_reg_239;

assign img_out_data_stream_2_V_din = gray_reg_239;

assign p_Val2_3_fu_164_p0 = p_Val2_3_fu_164_p00;

assign p_Val2_3_fu_164_p00 = tmp_9_reg_224;

assign p_Val2_3_fu_164_p2 = (p_Val2_3_fu_164_p0 * $signed('h96));

assign row_1_fu_143_p2 = (row_reg_115 + ap_const_lv11_1);

always @ (posedge ap_clk) begin
    p_Val2_3_reg_234[0] <= 1'b0;
end

endmodule //split_ip_RGB2Gray
