Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Dec 27 19:21:32 2025
| Host         : Shreyadas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Top_UART_Module_timing_summary_routed.rpt -pb Top_UART_Module_timing_summary_routed.pb -rpx Top_UART_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_UART_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  85          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (10)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  166          inf        0.000                      0                  166           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_transmit
                            (input port)
  Destination:            Btn_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 3.537ns (55.557%)  route 2.829ns (44.443%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_transmit (IN)
                         net (fo=0)                   0.000     0.000    btn_transmit
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  btn_transmit_IBUF_inst/O
                         net (fo=2, routed)           2.829     3.767    Btn_debug_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.599     6.366 r  Btn_debug_OBUF_inst/O
                         net (fo=0)                   0.000     6.366    Btn_debug
    U14                                                               r  Btn_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            Reset_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 3.520ns (58.500%)  route 2.497ns (41.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  btn_reset_IBUF_inst/O
                         net (fo=2, routed)           2.497     3.423    Reset_debug_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.594     6.017 r  Reset_debug_OBUF_inst/O
                         net (fo=0)                   0.000     6.017    Reset_debug
    V14                                                               r  Reset_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/TXD_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 3.053ns (62.087%)  route 1.864ns (37.913%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE                         0.000     0.000 r  uart_tx/TXD_reg_lopt_replica/C
    SLICE_X0Y6           FDSE (Prop_fdse_C_Q)         0.456     0.456 r  uart_tx/TXD_reg_lopt_replica/Q
                         net (fo=1, routed)           1.864     2.320    lopt
    V13                  OBUF (Prop_obuf_I_O)         2.597     4.917 r  TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.917    TXD
    V13                                                               r  TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/transmit_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            Transmit_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.878ns  (logic 3.198ns (65.576%)  route 1.679ns (34.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  debounce_transmit/transmit_reg_lopt_replica/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debounce_transmit/transmit_reg_lopt_replica/Q
                         net (fo=1, routed)           1.679     2.098    lopt_2
    U15                  OBUF (Prop_obuf_I_O)         2.779     4.878 r  Transmit_debug_OBUF_inst/O
                         net (fo=0)                   0.000     4.878    Transmit_debug
    U15                                                               r  Transmit_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/TXD_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            TXD_debug
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 3.054ns (63.848%)  route 1.729ns (36.152%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE                         0.000     0.000 r  uart_tx/TXD_reg/C
    SLICE_X0Y6           FDSE (Prop_fdse_C_Q)         0.456     0.456 r  uart_tx/TXD_reg/Q
                         net (fo=1, routed)           1.729     2.185    TXD_debug_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.598     4.783 r  TXD_debug_OBUF_inst/O
                         net (fo=0)                   0.000     4.783    TXD_debug
    U16                                                               r  TXD_debug (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_reset/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_reset/count_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 0.890ns (21.479%)  route 3.254ns (78.521%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  debounce_reset/count_reg[7]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debounce_reset/count_reg[7]/Q
                         net (fo=2, routed)           0.808     1.326    debounce_reset/count_reg[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124     1.450 f  debounce_reset/count[0]_i_6__0/O
                         net (fo=1, routed)           0.634     2.084    debounce_reset/count[0]_i_6__0_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  debounce_reset/count[0]_i_3__0/O
                         net (fo=2, routed)           1.004     3.212    debounce_reset/count[0]_i_3__0_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.336 r  debounce_reset/count[0]_i_1__0/O
                         net (fo=20, routed)          0.807     4.144    debounce_reset/count[0]_i_1__0_n_0
    SLICE_X2Y6           FDRE                                         r  debounce_reset/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_reset/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_reset/count_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 0.890ns (21.479%)  route 3.254ns (78.521%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  debounce_reset/count_reg[7]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debounce_reset/count_reg[7]/Q
                         net (fo=2, routed)           0.808     1.326    debounce_reset/count_reg[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124     1.450 f  debounce_reset/count[0]_i_6__0/O
                         net (fo=1, routed)           0.634     2.084    debounce_reset/count[0]_i_6__0_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  debounce_reset/count[0]_i_3__0/O
                         net (fo=2, routed)           1.004     3.212    debounce_reset/count[0]_i_3__0_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.336 r  debounce_reset/count[0]_i_1__0/O
                         net (fo=20, routed)          0.807     4.144    debounce_reset/count[0]_i_1__0_n_0
    SLICE_X2Y6           FDRE                                         r  debounce_reset/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_reset/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_reset/count_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 0.890ns (21.479%)  route 3.254ns (78.521%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  debounce_reset/count_reg[7]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debounce_reset/count_reg[7]/Q
                         net (fo=2, routed)           0.808     1.326    debounce_reset/count_reg[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124     1.450 f  debounce_reset/count[0]_i_6__0/O
                         net (fo=1, routed)           0.634     2.084    debounce_reset/count[0]_i_6__0_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  debounce_reset/count[0]_i_3__0/O
                         net (fo=2, routed)           1.004     3.212    debounce_reset/count[0]_i_3__0_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.336 r  debounce_reset/count[0]_i_1__0/O
                         net (fo=20, routed)          0.807     4.144    debounce_reset/count[0]_i_1__0_n_0
    SLICE_X2Y6           FDRE                                         r  debounce_reset/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_reset/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_reset/count_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 0.890ns (21.479%)  route 3.254ns (78.521%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  debounce_reset/count_reg[7]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debounce_reset/count_reg[7]/Q
                         net (fo=2, routed)           0.808     1.326    debounce_reset/count_reg[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124     1.450 f  debounce_reset/count[0]_i_6__0/O
                         net (fo=1, routed)           0.634     2.084    debounce_reset/count[0]_i_6__0_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  debounce_reset/count[0]_i_3__0/O
                         net (fo=2, routed)           1.004     3.212    debounce_reset/count[0]_i_3__0_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.336 r  debounce_reset/count[0]_i_1__0/O
                         net (fo=20, routed)          0.807     4.144    debounce_reset/count[0]_i_1__0_n_0
    SLICE_X2Y6           FDRE                                         r  debounce_reset/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_reset/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_reset/count_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 0.890ns (21.806%)  route 3.192ns (78.194%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  debounce_reset/count_reg[7]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debounce_reset/count_reg[7]/Q
                         net (fo=2, routed)           0.808     1.326    debounce_reset/count_reg[7]
    SLICE_X3Y4           LUT4 (Prop_lut4_I2_O)        0.124     1.450 f  debounce_reset/count[0]_i_6__0/O
                         net (fo=1, routed)           0.634     2.084    debounce_reset/count[0]_i_6__0_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I2_O)        0.124     2.208 r  debounce_reset/count[0]_i_3__0/O
                         net (fo=2, routed)           1.004     3.212    debounce_reset/count[0]_i_3__0_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.336 r  debounce_reset/count[0]_i_1__0/O
                         net (fo=20, routed)          0.745     4.082    debounce_reset/count[0]_i_1__0_n_0
    SLICE_X2Y4           FDRE                                         r  debounce_reset/count_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/shift_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  uart_tx/bit_counter_reg[2]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.080     0.221    uart_tx/bit_counter_reg[2]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.045     0.266 r  uart_tx/shift_i_1/O
                         net (fo=1, routed)           0.000     0.266    uart_tx/shift_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  uart_tx/shift_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/TXD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  uart_tx/shift_register_reg[0]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    uart_tx/shift_register_reg_n_0_[0]
    SLICE_X0Y6           FDSE                                         r  uart_tx/TXD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/transmit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  debounce_transmit/transmit_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_transmit/transmit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uart_tx/Transmit_debug_OBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.099     0.302 r  uart_tx/next_state_i_1/O
                         net (fo=1, routed)           0.000     0.302    uart_tx/next_state_i_1_n_0
    SLICE_X0Y7           FDRE                                         r  uart_tx/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/button_ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_transmit/button_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  debounce_transmit/button_ff1_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_transmit/button_ff1_reg/Q
                         net (fo=1, routed)           0.162     0.303    debounce_transmit/button_ff1
    SLICE_X0Y4           FDRE                                         r  debounce_transmit/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/transmit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  debounce_transmit/transmit_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  debounce_transmit/transmit_reg/Q
                         net (fo=2, routed)           0.076     0.204    debounce_transmit/Transmit_debug_OBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.099     0.303 r  debounce_transmit/load_i_1/O
                         net (fo=1, routed)           0.000     0.303    uart_tx/load_reg_0
    SLICE_X0Y7           FDRE                                         r  uart_tx/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/TXD_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.913%)  route 0.180ns (56.087%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  uart_tx/shift_register_reg[0]/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.180     0.321    uart_tx/shift_register_reg_n_0_[0]
    SLICE_X0Y6           FDSE                                         r  uart_tx/TXD_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_transmit/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  debounce_transmit/count_reg[3]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_transmit/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    debounce_transmit/count_reg_n_0_[3]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  debounce_transmit/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.357    debounce_transmit/count_reg[0]_i_2_n_4
    SLICE_X1Y1           FDRE                                         r  debounce_transmit/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_transmit/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  debounce_transmit/count_reg[4]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_transmit/count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    debounce_transmit/count_reg_n_0_[4]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  debounce_transmit/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    debounce_transmit/count_reg[4]_i_1_n_7
    SLICE_X1Y2           FDRE                                         r  debounce_transmit/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_transmit/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_transmit/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  debounce_transmit/count_reg[2]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_transmit/count_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    debounce_transmit/count_reg_n_0_[2]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  debounce_transmit/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.361    debounce_transmit/count_reg[0]_i_2_n_5
    SLICE_X1Y1           FDRE                                         r  debounce_transmit/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/baudrate_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx/baudrate_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE                         0.000     0.000 r  uart_tx/baudrate_counter_reg[7]/C
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx/baudrate_counter_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    uart_tx/baudrate_counter_reg[7]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  uart_tx/baudrate_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    uart_tx/baudrate_counter_reg[4]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  uart_tx/baudrate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





