$date
	Mon Feb  6 00:18:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_2to4_tb $end
$var wire 1 ! D3 $end
$var wire 1 " D2 $end
$var wire 1 # D1 $end
$var wire 1 $ D0 $end
$var reg 1 % A0 $end
$var reg 1 & A1 $end
$var reg 1 ' EN $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
x&
x%
0$
0#
0"
0!
$end
#5
1$
0%
0&
1'
#10
1#
0$
1%
#15
1"
0#
0%
1&
#20
1!
0"
1%
#25
