===== Simulator configuration =====
BLOCKSIZE:		 32
L1_SIZE:		 8192
L1_ASSOC:		 4
L2_SIZE:		 0
L2_ASSOC:		 0
REPLACEMENT POLICY:	 LRU
INCLUSION PROPERTY:	 non-inclusive
trace_file:		 ./traces/gcc_trace.txt
===== L1 contents =====
Set 	0:		8007d D  800ac D  800a3 D  80066 D  
Set 	1:		8007e D  800a3 D  80066 D  8006d D  
Set 	2:		80066 D  800a3 D  800aa D  800ac D  
Set 	3:		8006c D  800a3 D  8006b D  800ac D  
Set 	4:		800a3 D  800ac D  8006b D  8003e    
Set 	5:		800a3 D  800ab D  800aa D  800ac D  
Set 	6:		8006f D  8006b D  800a3 D  80079 D  
Set 	7:		8006b    800a3 D  800ac D  800ab D  
Set 	8:		800ac D  8007f D  800a3 D  f6067 D  
Set 	9:		800a3 D  f6067 D  800a8 D  800ac D  
Set 	10:		800a3 D  80085 D  800ac D  8007f D  
Set 	11:		80085 D  800a3 D  f6067 D  800ac D  
Set 	12:		800ac D  8007d D  800a3 D  8003e    
Set 	13:		800aa D  800ac D  800a3 D  800ab D  
Set 	14:		800ac D  800a3 D  8006a D  80074    
Set 	15:		800ab D  8007e D  800ac D  800a3 D  
Set 	16:		800ac D  f6067 D  800a3 D  80074 D  
Set 	17:		800a3 D  80070 D  80074 D  800ac D  
Set 	18:		800a3 D  80070 D  80090    80052    
Set 	19:		80070 D  8006f D  8007f D  800a3 D  
Set 	20:		800ac D  8003e    800a3 D  80052    
Set 	21:		8006b    800a3 D  800ab D  80002    
Set 	22:		800a3 D  8003e    8006b D  80002    
Set 	23:		800a3 D  80002    80052    8003e    
Set 	24:		80052    800a3 D  8003e    80002    
Set 	25:		8007f D  80002    800a3 D  8003e    
Set 	26:		80002    800a3 D  800a9 D  800a8 D  
Set 	27:		80063 D  800a3 D  800ab D  80002    
Set 	28:		80063 D  8006b D  800a3 D  80062 D  
Set 	29:		80074 D  8007d D  800a3 D  80063 D  
Set 	30:		80063 D  8007f D  8006b D  800a3 D  
Set 	31:		8006a D  80074 D  800a3 D  80063 D  
Set 	32:		800ab D  80062    8005e D  800a3 D  
Set 	33:		800a7 D  800ab D  800a8 D  800a3 D  
Set 	34:		80062    800ab D  800a8 D  800a3 D  
Set 	35:		80062    800a8 D  8005e D  800a3 D  
Set 	36:		800a8 D  800a3 D  80062    8005e D  
Set 	37:		8005e    8003e    800a3 D  80062    
Set 	38:		800a2 D  800ab D  80062    8006c D  
Set 	39:		8007d D  8005e    8006c D  8003e    
Set 	40:		8006c D  8003e    800ab D  8006a    
Set 	41:		8003e    8006c D  8006a    800a6 D  
Set 	42:		8003e    8006c D  8006a    8006b    
Set 	43:		8006a    800a8 D  800a9 D  8004e    
Set 	44:		8007c    8004e    8006a    80062 D  
Set 	45:		8006c D  8007f D  80088 D  8004e    
Set 	46:		800ab D  8006c D  800a2 D  8004e    
Set 	47:		8004e    800ab D  80088 D  800a2 D  
Set 	48:		80088 D  800a2 D  80073    8006a    
Set 	49:		8004e    8003e    80054 D  800a2 D  
Set 	50:		8007d D  80088 D  800a2 D  8004e    
Set 	51:		800aa D  800ab D  800a5 D  800a2 D  
Set 	52:		80063 D  800a9 D  8007c D  8008f    
Set 	53:		800a2 D  800ab D  8008f    80063 D  
Set 	54:		80088 D  8008f    800a2 D  8007f D  
Set 	55:		8006b D  8006e D  8005e D  8008f    
Set 	56:		8008f    8005e D  8007d D  8006e D  
Set 	57:		800a2 D  8005e D  8008f    800a6 D  
Set 	58:		80063 D  800a2 D  8008f    8006a D  
Set 	59:		8008f    800a2 D  8006a    800ab D  
Set 	60:		8006a    8008f    80063 D  8006b D  
Set 	61:		800a2 D  8006b D  8006c D  8006a D  
Set 	62:		8003d    8006c D  800a2 D  80069 D  
Set 	63:		80065 D  80039    80069 D  800a2 D  
===== Simulation results (raw) =====
a. number of L1 reads:          63640
b. number of L1 read misses:    1844
c. number of L1 writes:         36360
d. number of L1 write misses:   2403
e. L1 miss rate:                0.042470
f. number of L1 writebacks:     2496
g. number of L2 reads:          0
h. number of L2 read misses:    0
i. number of L2 writes:         0
j. number of L2 write misses:   0
k. L2 miss rate:                0
l. number of L2 writebacks:     0
m. total memory traffic:        6743
