vendor_name = ModelSim
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/initbram.list.txt
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab3/bram.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab2/mux_2_to_1.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab2/mux.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab1/hex2seg.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab1/alu.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/program_counter.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/fsm.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/IRreg.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_IRreg.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/lab4_tb.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/flags_register.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/tb_clk_divider.v
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/clk_divider.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/db/altsyncram_dpm1.tdf
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/db/lab4.ram0_bram_337df6.hdl.mif
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_dla.tdf
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/db/decode_61a.tdf
source_file = 1, C:/Users/bblea/source/repos/ECE3710Project/lab4/db/mux_chb.tdf
design_name = lab4
instance = comp, \seg_4[6]~output , seg_4[6]~output, lab4, 1
instance = comp, \seg_4[5]~output , seg_4[5]~output, lab4, 1
instance = comp, \seg_4[4]~output , seg_4[4]~output, lab4, 1
instance = comp, \seg_4[3]~output , seg_4[3]~output, lab4, 1
instance = comp, \seg_4[2]~output , seg_4[2]~output, lab4, 1
instance = comp, \seg_4[1]~output , seg_4[1]~output, lab4, 1
instance = comp, \seg_4[0]~output , seg_4[0]~output, lab4, 1
instance = comp, \seg_3[6]~output , seg_3[6]~output, lab4, 1
instance = comp, \seg_3[5]~output , seg_3[5]~output, lab4, 1
instance = comp, \seg_3[4]~output , seg_3[4]~output, lab4, 1
instance = comp, \seg_3[3]~output , seg_3[3]~output, lab4, 1
instance = comp, \seg_3[2]~output , seg_3[2]~output, lab4, 1
instance = comp, \seg_3[1]~output , seg_3[1]~output, lab4, 1
instance = comp, \seg_3[0]~output , seg_3[0]~output, lab4, 1
instance = comp, \seg_2[6]~output , seg_2[6]~output, lab4, 1
instance = comp, \seg_2[5]~output , seg_2[5]~output, lab4, 1
instance = comp, \seg_2[4]~output , seg_2[4]~output, lab4, 1
instance = comp, \seg_2[3]~output , seg_2[3]~output, lab4, 1
instance = comp, \seg_2[2]~output , seg_2[2]~output, lab4, 1
instance = comp, \seg_2[1]~output , seg_2[1]~output, lab4, 1
instance = comp, \seg_2[0]~output , seg_2[0]~output, lab4, 1
instance = comp, \seg_1[6]~output , seg_1[6]~output, lab4, 1
instance = comp, \seg_1[5]~output , seg_1[5]~output, lab4, 1
instance = comp, \seg_1[4]~output , seg_1[4]~output, lab4, 1
instance = comp, \seg_1[3]~output , seg_1[3]~output, lab4, 1
instance = comp, \seg_1[2]~output , seg_1[2]~output, lab4, 1
instance = comp, \seg_1[1]~output , seg_1[1]~output, lab4, 1
instance = comp, \seg_1[0]~output , seg_1[0]~output, lab4, 1
instance = comp, \clk_in~input , clk_in~input, lab4, 1
instance = comp, \rst~input , rst~input, lab4, 1
instance = comp, \clk_in~inputCLKENA0 , clk_in~inputCLKENA0, lab4, 1
instance = comp, \clock|Add0~33 , clock|Add0~33, lab4, 1
instance = comp, \clock|Equal0~1 , clock|Equal0~1, lab4, 1
instance = comp, \clock|Add0~1 , clock|Add0~1, lab4, 1
instance = comp, \clock|Add0~53 , clock|Add0~53, lab4, 1
instance = comp, \clock|count[18] , clock|count[18], lab4, 1
instance = comp, \clock|Add0~57 , clock|Add0~57, lab4, 1
instance = comp, \clock|count[19] , clock|count[19], lab4, 1
instance = comp, \clock|Add0~61 , clock|Add0~61, lab4, 1
instance = comp, \clock|count[20] , clock|count[20], lab4, 1
instance = comp, \clock|Add0~65 , clock|Add0~65, lab4, 1
instance = comp, \clock|count[21] , clock|count[21], lab4, 1
instance = comp, \clock|Add0~69 , clock|Add0~69, lab4, 1
instance = comp, \clock|count[22] , clock|count[22], lab4, 1
instance = comp, \clock|Add0~73 , clock|Add0~73, lab4, 1
instance = comp, \clock|count[23] , clock|count[23], lab4, 1
instance = comp, \clock|Add0~77 , clock|Add0~77, lab4, 1
instance = comp, \clock|count[24] , clock|count[24], lab4, 1
instance = comp, \clock|Equal0~3 , clock|Equal0~3, lab4, 1
instance = comp, \clock|Equal0~0 , clock|Equal0~0, lab4, 1
instance = comp, \clock|Equal0~2 , clock|Equal0~2, lab4, 1
instance = comp, \clock|clk_1Hz~1 , clock|clk_1Hz~1, lab4, 1
instance = comp, \clock|count[0] , clock|count[0], lab4, 1
instance = comp, \clock|Add0~29 , clock|Add0~29, lab4, 1
instance = comp, \clock|count[1] , clock|count[1], lab4, 1
instance = comp, \clock|Add0~97 , clock|Add0~97, lab4, 1
instance = comp, \clock|count[2] , clock|count[2], lab4, 1
instance = comp, \clock|Add0~93 , clock|Add0~93, lab4, 1
instance = comp, \clock|count[3] , clock|count[3], lab4, 1
instance = comp, \clock|Add0~89 , clock|Add0~89, lab4, 1
instance = comp, \clock|count[4] , clock|count[4], lab4, 1
instance = comp, \clock|Add0~85 , clock|Add0~85, lab4, 1
instance = comp, \clock|count[5] , clock|count[5], lab4, 1
instance = comp, \clock|Add0~81 , clock|Add0~81, lab4, 1
instance = comp, \clock|count[6] , clock|count[6], lab4, 1
instance = comp, \clock|Add0~37 , clock|Add0~37, lab4, 1
instance = comp, \clock|count[7] , clock|count[7], lab4, 1
instance = comp, \clock|Add0~41 , clock|Add0~41, lab4, 1
instance = comp, \clock|count[8] , clock|count[8], lab4, 1
instance = comp, \clock|Add0~45 , clock|Add0~45, lab4, 1
instance = comp, \clock|count[9] , clock|count[9], lab4, 1
instance = comp, \clock|Add0~49 , clock|Add0~49, lab4, 1
instance = comp, \clock|count[10] , clock|count[10], lab4, 1
instance = comp, \clock|Add0~5 , clock|Add0~5, lab4, 1
instance = comp, \clock|count[11] , clock|count[11], lab4, 1
instance = comp, \clock|Add0~9 , clock|Add0~9, lab4, 1
instance = comp, \clock|count[12] , clock|count[12], lab4, 1
instance = comp, \clock|Add0~13 , clock|Add0~13, lab4, 1
instance = comp, \clock|count[13] , clock|count[13], lab4, 1
instance = comp, \clock|Add0~17 , clock|Add0~17, lab4, 1
instance = comp, \clock|count[14] , clock|count[14], lab4, 1
instance = comp, \clock|Add0~21 , clock|Add0~21, lab4, 1
instance = comp, \clock|count[15] , clock|count[15], lab4, 1
instance = comp, \clock|Add0~25 , clock|Add0~25, lab4, 1
instance = comp, \clock|count[16] , clock|count[16], lab4, 1
instance = comp, \clock|count[17] , clock|count[17], lab4, 1
instance = comp, \clock|Equal0~4 , clock|Equal0~4, lab4, 1
instance = comp, \clock|clk_1Hz~0 , clock|clk_1Hz~0, lab4, 1
instance = comp, \clock|clk_1Hz , clock|clk_1Hz, lab4, 1
instance = comp, \prog_count|PC[15]~0 , prog_count|PC[15]~0, lab4, 1
instance = comp, \test|state_counter.0000 , test|state_counter.0000, lab4, 1
instance = comp, \test|state_counter~19 , test|state_counter~19, lab4, 1
instance = comp, \test|state_counter.0001 , test|state_counter.0001, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[0]~0 , Instr_Reg|RsrcOut[0]~0, lab4, 1
instance = comp, \Instr_Reg|ImmOut[7] , Instr_Reg|ImmOut[7], lab4, 1
instance = comp, \Instr_Reg|always0~0 , Instr_Reg|always0~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|address_reg_b[0] , memory|ram_rtl_0|auto_generated|address_reg_b[0], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1125w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode563w[3]~0, lab4, 1
instance = comp, \Instr_Reg|Opcode[7] , Instr_Reg|Opcode[7], lab4, 1
instance = comp, \Instr_Reg|Opcode[4] , Instr_Reg|Opcode[4], lab4, 1
instance = comp, \Instr_Reg|Opcode[5] , Instr_Reg|Opcode[5], lab4, 1
instance = comp, \test|always1~0 , test|always1~0, lab4, 1
instance = comp, \Instr_Reg|ImmOut[0] , Instr_Reg|ImmOut[0], lab4, 1
instance = comp, \registers|r[10][0]~feeder , registers|r[10][0]~feeder, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode585w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1145w[3]~0, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[1]~feeder , Instr_Reg|RsrcOut[1]~feeder, lab4, 1
instance = comp, \Instr_Reg|ImmOut[1] , Instr_Reg|ImmOut[1], lab4, 1
instance = comp, \Instr_Reg|RdstOut[1]~feeder , Instr_Reg|RdstOut[1]~feeder, lab4, 1
instance = comp, \Instr_Reg|RdstOut[1] , Instr_Reg|RdstOut[1], lab4, 1
instance = comp, \Instr_Reg|instruction[11] , Instr_Reg|instruction[11], lab4, 1
instance = comp, \Instr_Reg|instruction[8] , Instr_Reg|instruction[8], lab4, 1
instance = comp, \test|Decoder0~0 , test|Decoder0~0, lab4, 1
instance = comp, \Instr_Reg|instruction[10] , Instr_Reg|instruction[10], lab4, 1
instance = comp, \registers|r[3][7]~0 , registers|r[3][7]~0, lab4, 1
instance = comp, \registers|r[3][1] , registers|r[3][1], lab4, 1
instance = comp, \registers|r[11][1]~11 , registers|r[11][1]~11, lab4, 1
instance = comp, \registers|r[11][1] , registers|r[11][1], lab4, 1
instance = comp, \Instr_Reg|ImmOut[2] , Instr_Reg|ImmOut[2], lab4, 1
instance = comp, \registers|r[14][2]~feeder , registers|r[14][2]~feeder, lab4, 1
instance = comp, \registers|r[14][8]~14 , registers|r[14][8]~14, lab4, 1
instance = comp, \registers|r[14][2] , registers|r[14][2], lab4, 1
instance = comp, \registers|r[15][8]~15 , registers|r[15][8]~15, lab4, 1
instance = comp, \registers|r[15][2] , registers|r[15][2], lab4, 1
instance = comp, \registers|r[12][2]~feeder , registers|r[12][2]~feeder, lab4, 1
instance = comp, \test|Decoder0~4 , test|Decoder0~4, lab4, 1
instance = comp, \registers|r[12][15]~12 , registers|r[12][15]~12, lab4, 1
instance = comp, \registers|r[12][2] , registers|r[12][2], lab4, 1
instance = comp, \registers|r[13][2]~feeder , registers|r[13][2]~feeder, lab4, 1
instance = comp, \test|Decoder0~5 , test|Decoder0~5, lab4, 1
instance = comp, \registers|r[13][9]~13 , registers|r[13][9]~13, lab4, 1
instance = comp, \registers|r[13][2] , registers|r[13][2], lab4, 1
instance = comp, \muxDst|Mux13~3 , muxDst|Mux13~3, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|address_reg_b[1] , memory|ram_rtl_0|auto_generated|address_reg_b[1], lab4, 1
instance = comp, \Instr_Reg|ImmOut[3] , Instr_Reg|ImmOut[3], lab4, 1
instance = comp, \registers|r[4][3] , registers|r[4][3], lab4, 1
instance = comp, \test|Decoder0~1 , test|Decoder0~1, lab4, 1
instance = comp, \registers|r[0][8]~1 , registers|r[0][8]~1, lab4, 1
instance = comp, \registers|r[0][3] , registers|r[0][3], lab4, 1
instance = comp, \registers|r[8][3]~feeder , registers|r[8][3]~feeder, lab4, 1
instance = comp, \registers|r[8][10]~8 , registers|r[8][10]~8, lab4, 1
instance = comp, \registers|r[8][3] , registers|r[8][3], lab4, 1
instance = comp, \registers|r[12][3]~feeder , registers|r[12][3]~feeder, lab4, 1
instance = comp, \registers|r[12][3] , registers|r[12][3], lab4, 1
instance = comp, \muxDst|Mux12~0 , muxDst|Mux12~0, lab4, 1
instance = comp, \registers|r[5][3]~feeder , registers|r[5][3]~feeder, lab4, 1
instance = comp, \registers|r[5][10]~5 , registers|r[5][10]~5, lab4, 1
instance = comp, \registers|r[5][3] , registers|r[5][3], lab4, 1
instance = comp, \registers|r[13][3] , registers|r[13][3], lab4, 1
instance = comp, \registers|r[9][3]~feeder , registers|r[9][3]~feeder, lab4, 1
instance = comp, \test|Decoder0~2 , test|Decoder0~2, lab4, 1
instance = comp, \registers|r[9][10]~9 , registers|r[9][10]~9, lab4, 1
instance = comp, \registers|r[9][3] , registers|r[9][3], lab4, 1
instance = comp, \muxDst|Mux12~1 , muxDst|Mux12~1, lab4, 1
instance = comp, \registers|r[10][3]~feeder , registers|r[10][3]~feeder, lab4, 1
instance = comp, \registers|r[10][3] , registers|r[10][3], lab4, 1
instance = comp, \registers|r[14][3]~feeder , registers|r[14][3]~feeder, lab4, 1
instance = comp, \registers|r[14][3] , registers|r[14][3], lab4, 1
instance = comp, \registers|r[2][3]~3 , registers|r[2][3]~3, lab4, 1
instance = comp, \registers|r[2][3] , registers|r[2][3], lab4, 1
instance = comp, \registers|r[6][3]~feeder , registers|r[6][3]~feeder, lab4, 1
instance = comp, \registers|r[6][10]~6 , registers|r[6][10]~6, lab4, 1
instance = comp, \registers|r[6][3] , registers|r[6][3], lab4, 1
instance = comp, \muxDst|Mux12~2 , muxDst|Mux12~2, lab4, 1
instance = comp, \registers|r[3][3] , registers|r[3][3], lab4, 1
instance = comp, \registers|r[11][3] , registers|r[11][3], lab4, 1
instance = comp, \registers|r[7][10]~7 , registers|r[7][10]~7, lab4, 1
instance = comp, \registers|r[7][3] , registers|r[7][3], lab4, 1
instance = comp, \registers|r[15][3] , registers|r[15][3], lab4, 1
instance = comp, \muxDst|Mux12~3 , muxDst|Mux12~3, lab4, 1
instance = comp, \muxDst|Mux12~4 , muxDst|Mux12~4, lab4, 1
instance = comp, \immMux|mux_out[3]~3 , immMux|mux_out[3]~3, lab4, 1
instance = comp, \logicBox|Add3~49 , logicBox|Add3~49, lab4, 1
instance = comp, \logicBox|Add3~53 , logicBox|Add3~53, lab4, 1
instance = comp, \logicBox|Add3~57 , logicBox|Add3~57, lab4, 1
instance = comp, \logicBox|Add3~61 , logicBox|Add3~61, lab4, 1
instance = comp, \logicBox|Add6~66 , logicBox|Add6~66, lab4, 1
instance = comp, \logicBox|Add6~49 , logicBox|Add6~49, lab4, 1
instance = comp, \logicBox|Add6~53 , logicBox|Add6~53, lab4, 1
instance = comp, \logicBox|Add6~57 , logicBox|Add6~57, lab4, 1
instance = comp, \logicBox|Add6~61 , logicBox|Add6~61, lab4, 1
instance = comp, \logicBox|Selector12~4 , logicBox|Selector12~4, lab4, 1
instance = comp, \Instr_Reg|ImmOut[6] , Instr_Reg|ImmOut[6], lab4, 1
instance = comp, \registers|r[8][4] , registers|r[8][4], lab4, 1
instance = comp, \registers|r[11][4] , registers|r[11][4], lab4, 1
instance = comp, \registers|r[10][4] , registers|r[10][4], lab4, 1
instance = comp, \registers|r[9][4]~feeder , registers|r[9][4]~feeder, lab4, 1
instance = comp, \registers|r[9][4] , registers|r[9][4], lab4, 1
instance = comp, \muxDst|Mux11~2 , muxDst|Mux11~2, lab4, 1
instance = comp, \registers|r[7][4]~feeder , registers|r[7][4]~feeder, lab4, 1
instance = comp, \registers|r[7][4] , registers|r[7][4], lab4, 1
instance = comp, \registers|r[5][4] , registers|r[5][4], lab4, 1
instance = comp, \registers|r[6][4]~feeder , registers|r[6][4]~feeder, lab4, 1
instance = comp, \registers|r[6][4] , registers|r[6][4], lab4, 1
instance = comp, \muxDst|Mux11~1 , muxDst|Mux11~1, lab4, 1
instance = comp, \registers|r[13][4] , registers|r[13][4], lab4, 1
instance = comp, \registers|r[14][4] , registers|r[14][4], lab4, 1
instance = comp, \registers|r[12][4] , registers|r[12][4], lab4, 1
instance = comp, \registers|r[15][4] , registers|r[15][4], lab4, 1
instance = comp, \muxDst|Mux11~3 , muxDst|Mux11~3, lab4, 1
instance = comp, \registers|r[1][4]~2 , registers|r[1][4]~2, lab4, 1
instance = comp, \registers|r[1][4] , registers|r[1][4], lab4, 1
instance = comp, \registers|r[2][4] , registers|r[2][4], lab4, 1
instance = comp, \registers|r[0][4] , registers|r[0][4], lab4, 1
instance = comp, \registers|r[3][4] , registers|r[3][4], lab4, 1
instance = comp, \muxDst|Mux11~0 , muxDst|Mux11~0, lab4, 1
instance = comp, \muxDst|Mux11~4 , muxDst|Mux11~4, lab4, 1
instance = comp, \immMux|mux_out[4]~8 , immMux|mux_out[4]~8, lab4, 1
instance = comp, \logicBox|Add3~33 , logicBox|Add3~33, lab4, 1
instance = comp, \logicBox|Add4~61 , logicBox|Add4~61, lab4, 1
instance = comp, \logicBox|Add4~33 , logicBox|Add4~33, lab4, 1
instance = comp, \logicBox|Selector11~4 , logicBox|Selector11~4, lab4, 1
instance = comp, \logicBox|Add6~33 , logicBox|Add6~33, lab4, 1
instance = comp, \logicBox|Selector11~2 , logicBox|Selector11~2, lab4, 1
instance = comp, \logicBox|Add0~49 , logicBox|Add0~49, lab4, 1
instance = comp, \logicBox|Add0~53 , logicBox|Add0~53, lab4, 1
instance = comp, \logicBox|Add0~57 , logicBox|Add0~57, lab4, 1
instance = comp, \logicBox|Add0~61 , logicBox|Add0~61, lab4, 1
instance = comp, \logicBox|Add0~33 , logicBox|Add0~33, lab4, 1
instance = comp, \logicBox|Add9~49 , logicBox|Add9~49, lab4, 1
instance = comp, \logicBox|Add9~53 , logicBox|Add9~53, lab4, 1
instance = comp, \logicBox|Add9~57 , logicBox|Add9~57, lab4, 1
instance = comp, \logicBox|Add9~61 , logicBox|Add9~61, lab4, 1
instance = comp, \logicBox|Add9~33 , logicBox|Add9~33, lab4, 1
instance = comp, \logicBox|Add10~49 , logicBox|Add10~49, lab4, 1
instance = comp, \logicBox|Add10~53 , logicBox|Add10~53, lab4, 1
instance = comp, \logicBox|Add10~57 , logicBox|Add10~57, lab4, 1
instance = comp, \logicBox|Add10~61 , logicBox|Add10~61, lab4, 1
instance = comp, \logicBox|Add10~33 , logicBox|Add10~33, lab4, 1
instance = comp, \logicBox|Selector11~3 , logicBox|Selector11~3, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~2 , ALUcntl|mux_out[6]~2, lab4, 1
instance = comp, \flags|flags_out[0]~0 , flags|flags_out[0]~0, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~6 , ALUcntl|mux_out[13]~6, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~95 , ALUcntl|mux_out[6]~95, lab4, 1
instance = comp, \immMux|mux_out[1]~2 , immMux|mux_out[1]~2, lab4, 1
instance = comp, \logicBox|Add11~57 , logicBox|Add11~57, lab4, 1
instance = comp, \logicBox|Add11~1 , logicBox|Add11~1, lab4, 1
instance = comp, \registers|r[14][15]~feeder , registers|r[14][15]~feeder, lab4, 1
instance = comp, \registers|r[14][15] , registers|r[14][15], lab4, 1
instance = comp, \registers|r[10][15] , registers|r[10][15], lab4, 1
instance = comp, \registers|r[2][15] , registers|r[2][15], lab4, 1
instance = comp, \registers|r[6][15]~feeder , registers|r[6][15]~feeder, lab4, 1
instance = comp, \registers|r[6][15] , registers|r[6][15], lab4, 1
instance = comp, \muxDst|Mux0~2 , muxDst|Mux0~2, lab4, 1
instance = comp, \registers|r[7][15]~feeder , registers|r[7][15]~feeder, lab4, 1
instance = comp, \registers|r[7][15] , registers|r[7][15], lab4, 1
instance = comp, \registers|r[11][15] , registers|r[11][15], lab4, 1
instance = comp, \registers|r[15][15] , registers|r[15][15], lab4, 1
instance = comp, \registers|r[3][15] , registers|r[3][15], lab4, 1
instance = comp, \muxDst|Mux0~3 , muxDst|Mux0~3, lab4, 1
instance = comp, \registers|r[9][15]~feeder , registers|r[9][15]~feeder, lab4, 1
instance = comp, \registers|r[9][15] , registers|r[9][15], lab4, 1
instance = comp, \registers|r[5][15] , registers|r[5][15], lab4, 1
instance = comp, \registers|r[13][15] , registers|r[13][15], lab4, 1
instance = comp, \muxDst|Mux0~1 , muxDst|Mux0~1, lab4, 1
instance = comp, \registers|r[4][15] , registers|r[4][15], lab4, 1
instance = comp, \registers|r[0][15] , registers|r[0][15], lab4, 1
instance = comp, \registers|r[12][15] , registers|r[12][15], lab4, 1
instance = comp, \registers|r[8][15] , registers|r[8][15], lab4, 1
instance = comp, \muxDst|Mux0~0 , muxDst|Mux0~0, lab4, 1
instance = comp, \muxDst|Mux0~4 , muxDst|Mux0~4, lab4, 1
instance = comp, \immMux|mux_out[15]~5 , immMux|mux_out[15]~5, lab4, 1
instance = comp, \logicBox|ShiftRight1~0 , logicBox|ShiftRight1~0, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~93 , ALUcntl|mux_out[6]~93, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~53 , ALUcntl|mux_out[9]~53, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~67 , ALUcntl|mux_out[9]~67, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~68 , ALUcntl|mux_out[9]~68, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~33 , ALUcntl|mux_out[13]~33, lab4, 1
instance = comp, \logicBox|Selector3~11 , logicBox|Selector3~11, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~10 , ALUcntl|mux_out[13]~10, lab4, 1
instance = comp, \immMux|mux_out[7]~12 , immMux|mux_out[7]~12, lab4, 1
instance = comp, \immMux|mux_out[6]~11 , immMux|mux_out[6]~11, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~99 , ALUcntl|mux_out[6]~99, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~98 , ALUcntl|mux_out[6]~98, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~150 , ALUcntl|mux_out[6]~150, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~101 , ALUcntl|mux_out[6]~101, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~102 , ALUcntl|mux_out[6]~102, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~100 , ALUcntl|mux_out[6]~100, lab4, 1
instance = comp, \registers|r[15][5] , registers|r[15][5], lab4, 1
instance = comp, \registers|r[11][5] , registers|r[11][5], lab4, 1
instance = comp, \registers|r[7][5]~feeder , registers|r[7][5]~feeder, lab4, 1
instance = comp, \registers|r[7][5] , registers|r[7][5], lab4, 1
instance = comp, \registers|r[3][5] , registers|r[3][5], lab4, 1
instance = comp, \muxDst|Mux10~3 , muxDst|Mux10~3, lab4, 1
instance = comp, \registers|r[9][5]~feeder , registers|r[9][5]~feeder, lab4, 1
instance = comp, \registers|r[9][5] , registers|r[9][5], lab4, 1
instance = comp, \registers|r[5][5] , registers|r[5][5], lab4, 1
instance = comp, \registers|r[13][5]~feeder , registers|r[13][5]~feeder, lab4, 1
instance = comp, \registers|r[13][5] , registers|r[13][5], lab4, 1
instance = comp, \registers|r[1][5]~feeder , registers|r[1][5]~feeder, lab4, 1
instance = comp, \registers|r[1][5] , registers|r[1][5], lab4, 1
instance = comp, \muxDst|Mux10~1 , muxDst|Mux10~1, lab4, 1
instance = comp, \registers|r[10][5] , registers|r[10][5], lab4, 1
instance = comp, \registers|r[14][5] , registers|r[14][5], lab4, 1
instance = comp, \registers|r[2][5]~feeder , registers|r[2][5]~feeder, lab4, 1
instance = comp, \registers|r[2][5] , registers|r[2][5], lab4, 1
instance = comp, \registers|r[6][5] , registers|r[6][5], lab4, 1
instance = comp, \muxDst|Mux10~2 , muxDst|Mux10~2, lab4, 1
instance = comp, \registers|r[12][5] , registers|r[12][5], lab4, 1
instance = comp, \registers|r[4][5] , registers|r[4][5], lab4, 1
instance = comp, \registers|r[8][5]~feeder , registers|r[8][5]~feeder, lab4, 1
instance = comp, \registers|r[8][5] , registers|r[8][5], lab4, 1
instance = comp, \muxDst|Mux10~0 , muxDst|Mux10~0, lab4, 1
instance = comp, \muxDst|Mux10~4 , muxDst|Mux10~4, lab4, 1
instance = comp, \logicBox|Add0~37 , logicBox|Add0~37, lab4, 1
instance = comp, \logicBox|Add0~41 , logicBox|Add0~41, lab4, 1
instance = comp, \logicBox|Add3~37 , logicBox|Add3~37, lab4, 1
instance = comp, \logicBox|Add3~41 , logicBox|Add3~41, lab4, 1
instance = comp, \logicBox|Add4~37 , logicBox|Add4~37, lab4, 1
instance = comp, \logicBox|Add4~41 , logicBox|Add4~41, lab4, 1
instance = comp, \logicBox|Add9~37 , logicBox|Add9~37, lab4, 1
instance = comp, \logicBox|Add9~41 , logicBox|Add9~41, lab4, 1
instance = comp, \logicBox|Add10~37 , logicBox|Add10~37, lab4, 1
instance = comp, \logicBox|Add10~41 , logicBox|Add10~41, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~124 , ALUcntl|mux_out[6]~124, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~120 , ALUcntl|mux_out[6]~120, lab4, 1
instance = comp, \logicBox|ShiftRight1~6 , logicBox|ShiftRight1~6, lab4, 1
instance = comp, \logicBox|ShiftRight1~11 , logicBox|ShiftRight1~11, lab4, 1
instance = comp, \logicBox|ShiftLeft0~5 , logicBox|ShiftLeft0~5, lab4, 1
instance = comp, \registers|r[5][8] , registers|r[5][8], lab4, 1
instance = comp, \registers|r[6][8]~feeder , registers|r[6][8]~feeder, lab4, 1
instance = comp, \registers|r[6][8] , registers|r[6][8], lab4, 1
instance = comp, \registers|r[7][8]~feeder , registers|r[7][8]~feeder, lab4, 1
instance = comp, \registers|r[7][8] , registers|r[7][8], lab4, 1
instance = comp, \registers|r[4][8]~feeder , registers|r[4][8]~feeder, lab4, 1
instance = comp, \registers|r[4][8] , registers|r[4][8], lab4, 1
instance = comp, \muxDst|Mux7~1 , muxDst|Mux7~1, lab4, 1
instance = comp, \registers|r[13][8] , registers|r[13][8], lab4, 1
instance = comp, \registers|r[12][8] , registers|r[12][8], lab4, 1
instance = comp, \registers|r[14][8] , registers|r[14][8], lab4, 1
instance = comp, \registers|r[15][8] , registers|r[15][8], lab4, 1
instance = comp, \muxDst|Mux7~3 , muxDst|Mux7~3, lab4, 1
instance = comp, \registers|r[11][8] , registers|r[11][8], lab4, 1
instance = comp, \registers|r[9][8]~feeder , registers|r[9][8]~feeder, lab4, 1
instance = comp, \registers|r[9][8] , registers|r[9][8], lab4, 1
instance = comp, \registers|r[10][8] , registers|r[10][8], lab4, 1
instance = comp, \muxDst|Mux7~2 , muxDst|Mux7~2, lab4, 1
instance = comp, \registers|r[2][8] , registers|r[2][8], lab4, 1
instance = comp, \registers|r[1][8] , registers|r[1][8], lab4, 1
instance = comp, \registers|r[3][8] , registers|r[3][8], lab4, 1
instance = comp, \registers|r[0][8] , registers|r[0][8], lab4, 1
instance = comp, \muxDst|Mux7~0 , muxDst|Mux7~0, lab4, 1
instance = comp, \muxDst|Mux7~4 , muxDst|Mux7~4, lab4, 1
instance = comp, \immMux|mux_out[8]~7 , immMux|mux_out[8]~7, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~35 , ALUcntl|mux_out[13]~35, lab4, 1
instance = comp, \logicBox|Add9~45 , logicBox|Add9~45, lab4, 1
instance = comp, \logicBox|Add9~17 , logicBox|Add9~17, lab4, 1
instance = comp, \logicBox|Add9~21 , logicBox|Add9~21, lab4, 1
instance = comp, \logicBox|Add9~25 , logicBox|Add9~25, lab4, 1
instance = comp, \logicBox|Add9~29 , logicBox|Add9~29, lab4, 1
instance = comp, \logicBox|Add9~1 , logicBox|Add9~1, lab4, 1
instance = comp, \logicBox|Add9~5 , logicBox|Add9~5, lab4, 1
instance = comp, \logicBox|Add3~21 , logicBox|Add3~21, lab4, 1
instance = comp, \logicBox|Add3~25 , logicBox|Add3~25, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~9 , ALUcntl|mux_out[13]~9, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~86 , ALUcntl|mux_out[10]~86, lab4, 1
instance = comp, \logicBox|Add0~45 , logicBox|Add0~45, lab4, 1
instance = comp, \logicBox|Add0~17 , logicBox|Add0~17, lab4, 1
instance = comp, \logicBox|Add0~21 , logicBox|Add0~21, lab4, 1
instance = comp, \logicBox|Add0~25 , logicBox|Add0~25, lab4, 1
instance = comp, \logicBox|Add3~17 , logicBox|Add3~17, lab4, 1
instance = comp, \logicBox|Add4~45 , logicBox|Add4~45, lab4, 1
instance = comp, \logicBox|Add4~17 , logicBox|Add4~17, lab4, 1
instance = comp, \logicBox|Add4~21 , logicBox|Add4~21, lab4, 1
instance = comp, \logicBox|Add4~25 , logicBox|Add4~25, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~87 , ALUcntl|mux_out[10]~87, lab4, 1
instance = comp, \logicBox|Add10~45 , logicBox|Add10~45, lab4, 1
instance = comp, \logicBox|Add10~17 , logicBox|Add10~17, lab4, 1
instance = comp, \logicBox|Add10~21 , logicBox|Add10~21, lab4, 1
instance = comp, \logicBox|Add10~25 , logicBox|Add10~25, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~88 , ALUcntl|mux_out[10]~88, lab4, 1
instance = comp, \registers|r[10][10] , registers|r[10][10], lab4, 1
instance = comp, \registers|r[8][10] , registers|r[8][10], lab4, 1
instance = comp, \registers|r[11][10] , registers|r[11][10], lab4, 1
instance = comp, \registers|r[9][10]~feeder , registers|r[9][10]~feeder, lab4, 1
instance = comp, \registers|r[9][10] , registers|r[9][10], lab4, 1
instance = comp, \muxDst|Mux5~2 , muxDst|Mux5~2, lab4, 1
instance = comp, \registers|r[4][10] , registers|r[4][10], lab4, 1
instance = comp, \registers|r[6][10] , registers|r[6][10], lab4, 1
instance = comp, \registers|r[7][10] , registers|r[7][10], lab4, 1
instance = comp, \muxDst|Mux5~1 , muxDst|Mux5~1, lab4, 1
instance = comp, \registers|r[1][10] , registers|r[1][10], lab4, 1
instance = comp, \registers|r[2][10]~feeder , registers|r[2][10]~feeder, lab4, 1
instance = comp, \registers|r[2][10] , registers|r[2][10], lab4, 1
instance = comp, \registers|r[0][10] , registers|r[0][10], lab4, 1
instance = comp, \registers|r[3][10] , registers|r[3][10], lab4, 1
instance = comp, \muxDst|Mux5~0 , muxDst|Mux5~0, lab4, 1
instance = comp, \registers|r[13][10] , registers|r[13][10], lab4, 1
instance = comp, \registers|r[14][10] , registers|r[14][10], lab4, 1
instance = comp, \registers|r[15][10] , registers|r[15][10], lab4, 1
instance = comp, \registers|r[12][10] , registers|r[12][10], lab4, 1
instance = comp, \muxDst|Mux5~3 , muxDst|Mux5~3, lab4, 1
instance = comp, \muxDst|Mux5~4 , muxDst|Mux5~4, lab4, 1
instance = comp, \immMux|mux_out[10]~14 , immMux|mux_out[10]~14, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~69 , ALUcntl|mux_out[9]~69, lab4, 1
instance = comp, \logicBox|Add6~37 , logicBox|Add6~37, lab4, 1
instance = comp, \logicBox|Add6~41 , logicBox|Add6~41, lab4, 1
instance = comp, \logicBox|Add6~45 , logicBox|Add6~45, lab4, 1
instance = comp, \logicBox|Add6~17 , logicBox|Add6~17, lab4, 1
instance = comp, \logicBox|Add6~21 , logicBox|Add6~21, lab4, 1
instance = comp, \logicBox|Add6~25 , logicBox|Add6~25, lab4, 1
instance = comp, \immMux|mux_out[0]~1 , immMux|mux_out[0]~1, lab4, 1
instance = comp, \logicBox|ShiftLeft0~15 , logicBox|ShiftLeft0~15, lab4, 1
instance = comp, \logicBox|ShiftLeft0~14 , logicBox|ShiftLeft0~14, lab4, 1
instance = comp, \logicBox|ShiftLeft0~13 , logicBox|ShiftLeft0~13, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~75 , ALUcntl|mux_out[10]~75, lab4, 1
instance = comp, \logicBox|Add1~49 , logicBox|Add1~49, lab4, 1
instance = comp, \logicBox|Add1~53 , logicBox|Add1~53, lab4, 1
instance = comp, \logicBox|Add1~57 , logicBox|Add1~57, lab4, 1
instance = comp, \logicBox|Add1~61 , logicBox|Add1~61, lab4, 1
instance = comp, \logicBox|Add1~33 , logicBox|Add1~33, lab4, 1
instance = comp, \logicBox|Add1~37 , logicBox|Add1~37, lab4, 1
instance = comp, \logicBox|Add1~41 , logicBox|Add1~41, lab4, 1
instance = comp, \logicBox|Add1~45 , logicBox|Add1~45, lab4, 1
instance = comp, \logicBox|Add1~17 , logicBox|Add1~17, lab4, 1
instance = comp, \logicBox|Add1~21 , logicBox|Add1~21, lab4, 1
instance = comp, \logicBox|Add1~25 , logicBox|Add1~25, lab4, 1
instance = comp, \logicBox|ShiftRight1~5 , logicBox|ShiftRight1~5, lab4, 1
instance = comp, \logicBox|ShiftRight1~2 , logicBox|ShiftRight1~2, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~76 , ALUcntl|mux_out[6]~76, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~12 , ALUcntl|mux_out[13]~12, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~56 , ALUcntl|mux_out[9]~56, lab4, 1
instance = comp, \logicBox|ShiftRight1~1 , logicBox|ShiftRight1~1, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~39 , ALUcntl|mux_out[14]~39, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~77 , ALUcntl|mux_out[10]~77, lab4, 1
instance = comp, \logicBox|ShiftRight3~2 , logicBox|ShiftRight3~2, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~78 , ALUcntl|mux_out[10]~78, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~79 , ALUcntl|mux_out[10]~79, lab4, 1
instance = comp, \logicBox|Add11~9 , logicBox|Add11~9, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~61 , ALUcntl|mux_out[9]~61, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~20 , ALUcntl|mux_out[13]~20, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~21 , ALUcntl|mux_out[9]~21, lab4, 1
instance = comp, \registers|r[14][12] , registers|r[14][12], lab4, 1
instance = comp, \registers|r[13][12] , registers|r[13][12], lab4, 1
instance = comp, \registers|r[15][12] , registers|r[15][12], lab4, 1
instance = comp, \registers|r[12][12] , registers|r[12][12], lab4, 1
instance = comp, \muxDst|Mux3~3 , muxDst|Mux3~3, lab4, 1
instance = comp, \registers|r[5][12] , registers|r[5][12], lab4, 1
instance = comp, \registers|r[6][12] , registers|r[6][12], lab4, 1
instance = comp, \registers|r[7][12]~feeder , registers|r[7][12]~feeder, lab4, 1
instance = comp, \registers|r[7][12] , registers|r[7][12], lab4, 1
instance = comp, \muxDst|Mux3~1 , muxDst|Mux3~1, lab4, 1
instance = comp, \registers|r[1][12] , registers|r[1][12], lab4, 1
instance = comp, \registers|r[2][12]~feeder , registers|r[2][12]~feeder, lab4, 1
instance = comp, \registers|r[2][12] , registers|r[2][12], lab4, 1
instance = comp, \registers|r[0][12] , registers|r[0][12], lab4, 1
instance = comp, \muxDst|Mux3~0 , muxDst|Mux3~0, lab4, 1
instance = comp, \registers|r[9][12] , registers|r[9][12], lab4, 1
instance = comp, \registers|r[11][12] , registers|r[11][12], lab4, 1
instance = comp, \registers|r[8][12] , registers|r[8][12], lab4, 1
instance = comp, \registers|r[10][12] , registers|r[10][12], lab4, 1
instance = comp, \muxDst|Mux3~2 , muxDst|Mux3~2, lab4, 1
instance = comp, \muxDst|Mux3~4 , muxDst|Mux3~4, lab4, 1
instance = comp, \immMux|mux_out[11]~15 , immMux|mux_out[11]~15, lab4, 1
instance = comp, \logicBox|Selector4~4 , logicBox|Selector4~4, lab4, 1
instance = comp, \registers|r[14][14] , registers|r[14][14], lab4, 1
instance = comp, \registers|r[15][14] , registers|r[15][14], lab4, 1
instance = comp, \registers|r[13][14] , registers|r[13][14], lab4, 1
instance = comp, \registers|r[12][14]~feeder , registers|r[12][14]~feeder, lab4, 1
instance = comp, \registers|r[12][14] , registers|r[12][14], lab4, 1
instance = comp, \muxDst|Mux1~3 , muxDst|Mux1~3, lab4, 1
instance = comp, \registers|r[0][14] , registers|r[0][14], lab4, 1
instance = comp, \registers|r[1][14]~feeder , registers|r[1][14]~feeder, lab4, 1
instance = comp, \registers|r[1][14] , registers|r[1][14], lab4, 1
instance = comp, \registers|r[2][14]~feeder , registers|r[2][14]~feeder, lab4, 1
instance = comp, \registers|r[2][14] , registers|r[2][14], lab4, 1
instance = comp, \registers|r[3][14] , registers|r[3][14], lab4, 1
instance = comp, \muxDst|Mux1~0 , muxDst|Mux1~0, lab4, 1
instance = comp, \registers|r[7][14] , registers|r[7][14], lab4, 1
instance = comp, \registers|r[6][14]~feeder , registers|r[6][14]~feeder, lab4, 1
instance = comp, \registers|r[6][14] , registers|r[6][14], lab4, 1
instance = comp, \registers|r[4][14] , registers|r[4][14], lab4, 1
instance = comp, \muxDst|Mux1~1 , muxDst|Mux1~1, lab4, 1
instance = comp, \registers|r[8][14]~feeder , registers|r[8][14]~feeder, lab4, 1
instance = comp, \registers|r[8][14] , registers|r[8][14], lab4, 1
instance = comp, \registers|r[11][14] , registers|r[11][14], lab4, 1
instance = comp, \registers|r[10][14] , registers|r[10][14], lab4, 1
instance = comp, \registers|r[9][14] , registers|r[9][14], lab4, 1
instance = comp, \muxDst|Mux1~2 , muxDst|Mux1~2, lab4, 1
instance = comp, \muxDst|Mux1~4 , muxDst|Mux1~4, lab4, 1
instance = comp, \logicBox|Add11~25 , logicBox|Add11~25, lab4, 1
instance = comp, \logicBox|Add11~29 , logicBox|Add11~29, lab4, 1
instance = comp, \logicBox|Add11~5 , logicBox|Add11~5, lab4, 1
instance = comp, \logicBox|Add11~33 , logicBox|Add11~33, lab4, 1
instance = comp, \logicBox|Add11~37 , logicBox|Add11~37, lab4, 1
instance = comp, \logicBox|Add11~41 , logicBox|Add11~41, lab4, 1
instance = comp, \logicBox|Add11~45 , logicBox|Add11~45, lab4, 1
instance = comp, \logicBox|Add11~49 , logicBox|Add11~49, lab4, 1
instance = comp, \logicBox|Add11~53 , logicBox|Add11~53, lab4, 1
instance = comp, \logicBox|Add11~13 , logicBox|Add11~13, lab4, 1
instance = comp, \logicBox|Add11~17 , logicBox|Add11~17, lab4, 1
instance = comp, \logicBox|Add11~21 , logicBox|Add11~21, lab4, 1
instance = comp, \logicBox|ShiftRight0~0 , logicBox|ShiftRight0~0, lab4, 1
instance = comp, \logicBox|ShiftRight1~8 , logicBox|ShiftRight1~8, lab4, 1
instance = comp, \logicBox|ShiftRight1~3 , logicBox|ShiftRight1~3, lab4, 1
instance = comp, \logicBox|Selector4~1 , logicBox|Selector4~1, lab4, 1
instance = comp, \logicBox|Selector4~2 , logicBox|Selector4~2, lab4, 1
instance = comp, \logicBox|ShiftRight2~4 , logicBox|ShiftRight2~4, lab4, 1
instance = comp, \logicBox|Selector4~3 , logicBox|Selector4~3, lab4, 1
instance = comp, \logicBox|Add1~29 , logicBox|Add1~29, lab4, 1
instance = comp, \logicBox|Selector4~0 , logicBox|Selector4~0, lab4, 1
instance = comp, \logicBox|ShiftLeft0~17 , logicBox|ShiftLeft0~17, lab4, 1
instance = comp, \logicBox|ShiftLeft0~19 , logicBox|ShiftLeft0~19, lab4, 1
instance = comp, \logicBox|ShiftLeft0~18 , logicBox|ShiftLeft0~18, lab4, 1
instance = comp, \logicBox|ShiftLeft0~22 , logicBox|ShiftLeft0~22, lab4, 1
instance = comp, \logicBox|Selector4~33 , logicBox|Selector4~33, lab4, 1
instance = comp, \logicBox|Selector4~29 , logicBox|Selector4~29, lab4, 1
instance = comp, \logicBox|Add2~49 , logicBox|Add2~49, lab4, 1
instance = comp, \logicBox|Add2~53 , logicBox|Add2~53, lab4, 1
instance = comp, \logicBox|Add2~57 , logicBox|Add2~57, lab4, 1
instance = comp, \logicBox|Add2~61 , logicBox|Add2~61, lab4, 1
instance = comp, \logicBox|Add2~33 , logicBox|Add2~33, lab4, 1
instance = comp, \logicBox|Add2~37 , logicBox|Add2~37, lab4, 1
instance = comp, \logicBox|Add2~41 , logicBox|Add2~41, lab4, 1
instance = comp, \logicBox|Add2~45 , logicBox|Add2~45, lab4, 1
instance = comp, \logicBox|Add2~17 , logicBox|Add2~17, lab4, 1
instance = comp, \logicBox|Add2~21 , logicBox|Add2~21, lab4, 1
instance = comp, \logicBox|Add2~25 , logicBox|Add2~25, lab4, 1
instance = comp, \logicBox|Add2~29 , logicBox|Add2~29, lab4, 1
instance = comp, \logicBox|Selector4~24 , logicBox|Selector4~24, lab4, 1
instance = comp, \logicBox|ShiftRight3~3 , logicBox|ShiftRight3~3, lab4, 1
instance = comp, \logicBox|Selector4~41 , logicBox|Selector4~41, lab4, 1
instance = comp, \logicBox|Add5~66 , logicBox|Add5~66, lab4, 1
instance = comp, \logicBox|Add5~49 , logicBox|Add5~49, lab4, 1
instance = comp, \logicBox|Add5~53 , logicBox|Add5~53, lab4, 1
instance = comp, \logicBox|Add5~57 , logicBox|Add5~57, lab4, 1
instance = comp, \logicBox|Add5~61 , logicBox|Add5~61, lab4, 1
instance = comp, \logicBox|Add5~33 , logicBox|Add5~33, lab4, 1
instance = comp, \logicBox|Add5~37 , logicBox|Add5~37, lab4, 1
instance = comp, \logicBox|Add5~41 , logicBox|Add5~41, lab4, 1
instance = comp, \logicBox|Add5~45 , logicBox|Add5~45, lab4, 1
instance = comp, \logicBox|Add5~17 , logicBox|Add5~17, lab4, 1
instance = comp, \logicBox|Add5~21 , logicBox|Add5~21, lab4, 1
instance = comp, \logicBox|Add5~25 , logicBox|Add5~25, lab4, 1
instance = comp, \logicBox|Add5~29 , logicBox|Add5~29, lab4, 1
instance = comp, \logicBox|Selector4~25 , logicBox|Selector4~25, lab4, 1
instance = comp, \logicBox|Selector4~26 , logicBox|Selector4~26, lab4, 1
instance = comp, \logicBox|Selector4~27 , logicBox|Selector4~27, lab4, 1
instance = comp, \logicBox|Selector4~28 , logicBox|Selector4~28, lab4, 1
instance = comp, \logicBox|Add7~49 , logicBox|Add7~49, lab4, 1
instance = comp, \logicBox|Add7~53 , logicBox|Add7~53, lab4, 1
instance = comp, \logicBox|Add7~57 , logicBox|Add7~57, lab4, 1
instance = comp, \logicBox|Add7~61 , logicBox|Add7~61, lab4, 1
instance = comp, \logicBox|Add7~33 , logicBox|Add7~33, lab4, 1
instance = comp, \logicBox|Add7~37 , logicBox|Add7~37, lab4, 1
instance = comp, \logicBox|Add7~41 , logicBox|Add7~41, lab4, 1
instance = comp, \logicBox|Add7~45 , logicBox|Add7~45, lab4, 1
instance = comp, \logicBox|Add7~17 , logicBox|Add7~17, lab4, 1
instance = comp, \logicBox|Add7~21 , logicBox|Add7~21, lab4, 1
instance = comp, \logicBox|Add7~25 , logicBox|Add7~25, lab4, 1
instance = comp, \logicBox|Add7~29 , logicBox|Add7~29, lab4, 1
instance = comp, \logicBox|Add8~49 , logicBox|Add8~49, lab4, 1
instance = comp, \logicBox|Add8~53 , logicBox|Add8~53, lab4, 1
instance = comp, \logicBox|Add8~57 , logicBox|Add8~57, lab4, 1
instance = comp, \logicBox|Add8~61 , logicBox|Add8~61, lab4, 1
instance = comp, \logicBox|Add8~33 , logicBox|Add8~33, lab4, 1
instance = comp, \logicBox|Add8~37 , logicBox|Add8~37, lab4, 1
instance = comp, \logicBox|Add8~41 , logicBox|Add8~41, lab4, 1
instance = comp, \logicBox|Add8~45 , logicBox|Add8~45, lab4, 1
instance = comp, \logicBox|Add8~17 , logicBox|Add8~17, lab4, 1
instance = comp, \logicBox|Add8~21 , logicBox|Add8~21, lab4, 1
instance = comp, \logicBox|Add8~25 , logicBox|Add8~25, lab4, 1
instance = comp, \logicBox|Add8~29 , logicBox|Add8~29, lab4, 1
instance = comp, \logicBox|Selector4~37 , logicBox|Selector4~37, lab4, 1
instance = comp, \logicBox|Selector4~5 , logicBox|Selector4~5, lab4, 1
instance = comp, \logicBox|Add0~29 , logicBox|Add0~29, lab4, 1
instance = comp, \logicBox|Add10~29 , logicBox|Add10~29, lab4, 1
instance = comp, \logicBox|Selector4~7 , logicBox|Selector4~7, lab4, 1
instance = comp, \logicBox|Add3~29 , logicBox|Add3~29, lab4, 1
instance = comp, \logicBox|Add6~29 , logicBox|Add6~29, lab4, 1
instance = comp, \logicBox|Selector4~6 , logicBox|Selector4~6, lab4, 1
instance = comp, \logicBox|Add4~29 , logicBox|Add4~29, lab4, 1
instance = comp, \logicBox|Selector4~8 , logicBox|Selector4~8, lab4, 1
instance = comp, \logicBox|Selector4~9 , logicBox|Selector4~9, lab4, 1
instance = comp, \ALUcntl|mux_out[11]~90 , ALUcntl|mux_out[11]~90, lab4, 1
instance = comp, \registers|r[5][11] , registers|r[5][11], lab4, 1
instance = comp, \registers|r[1][11] , registers|r[1][11], lab4, 1
instance = comp, \registers|r[9][11]~feeder , registers|r[9][11]~feeder, lab4, 1
instance = comp, \registers|r[9][11] , registers|r[9][11], lab4, 1
instance = comp, \registers|r[13][11] , registers|r[13][11], lab4, 1
instance = comp, \muxDst|Mux4~1 , muxDst|Mux4~1, lab4, 1
instance = comp, \registers|r[7][11] , registers|r[7][11], lab4, 1
instance = comp, \registers|r[3][11] , registers|r[3][11], lab4, 1
instance = comp, \registers|r[11][11] , registers|r[11][11], lab4, 1
instance = comp, \registers|r[15][11] , registers|r[15][11], lab4, 1
instance = comp, \muxDst|Mux4~3 , muxDst|Mux4~3, lab4, 1
instance = comp, \registers|r[0][11] , registers|r[0][11], lab4, 1
instance = comp, \registers|r[12][11]~feeder , registers|r[12][11]~feeder, lab4, 1
instance = comp, \registers|r[12][11] , registers|r[12][11], lab4, 1
instance = comp, \registers|r[4][11] , registers|r[4][11], lab4, 1
instance = comp, \registers|r[8][11]~feeder , registers|r[8][11]~feeder, lab4, 1
instance = comp, \registers|r[8][11] , registers|r[8][11], lab4, 1
instance = comp, \muxDst|Mux4~0 , muxDst|Mux4~0, lab4, 1
instance = comp, \registers|r[6][11] , registers|r[6][11], lab4, 1
instance = comp, \registers|r[2][11] , registers|r[2][11], lab4, 1
instance = comp, \registers|r[14][11] , registers|r[14][11], lab4, 1
instance = comp, \registers|r[10][11] , registers|r[10][11], lab4, 1
instance = comp, \muxDst|Mux4~2 , muxDst|Mux4~2, lab4, 1
instance = comp, \muxDst|Mux4~4 , muxDst|Mux4~4, lab4, 1
instance = comp, \logicBox|ShiftRight0~8 , logicBox|ShiftRight0~8, lab4, 1
instance = comp, \logicBox|ShiftRight0~9 , logicBox|ShiftRight0~9, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~62 , ALUcntl|mux_out[9]~62, lab4, 1
instance = comp, \logicBox|ShiftRight0~2 , logicBox|ShiftRight0~2, lab4, 1
instance = comp, \logicBox|ShiftRight0~3 , logicBox|ShiftRight0~3, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~63 , ALUcntl|mux_out[9]~63, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~17 , ALUcntl|mux_out[13]~17, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~59 , ALUcntl|mux_out[9]~59, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~42 , ALUcntl|mux_out[6]~42, lab4, 1
instance = comp, \logicBox|ShiftRight2~2 , logicBox|ShiftRight2~2, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~80 , ALUcntl|mux_out[6]~80, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~140 , ALUcntl|mux_out[10]~140, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~141 , ALUcntl|mux_out[10]~141, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~81 , ALUcntl|mux_out[10]~81, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~82 , ALUcntl|mux_out[10]~82, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~83 , ALUcntl|mux_out[10]~83, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~84 , ALUcntl|mux_out[10]~84, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~85 , ALUcntl|mux_out[10]~85, lab4, 1
instance = comp, \ALUcntl|mux_out[10]~89 , ALUcntl|mux_out[10]~89, lab4, 1
instance = comp, \registers|r[5][10] , registers|r[5][10], lab4, 1
instance = comp, \muxSrc|Mux5~1 , muxSrc|Mux5~1, lab4, 1
instance = comp, \muxSrc|Mux5~3 , muxSrc|Mux5~3, lab4, 1
instance = comp, \muxSrc|Mux5~2 , muxSrc|Mux5~2, lab4, 1
instance = comp, \muxSrc|Mux5~0 , muxSrc|Mux5~0, lab4, 1
instance = comp, \muxSrc|Mux5~4 , muxSrc|Mux5~4, lab4, 1
instance = comp, \logicBox|Add10~1 , logicBox|Add10~1, lab4, 1
instance = comp, \logicBox|Add10~5 , logicBox|Add10~5, lab4, 1
instance = comp, \logicBox|Add0~1 , logicBox|Add0~1, lab4, 1
instance = comp, \logicBox|Add0~5 , logicBox|Add0~5, lab4, 1
instance = comp, \immMux|mux_out[5]~9 , immMux|mux_out[5]~9, lab4, 1
instance = comp, \logicBox|Add3~1 , logicBox|Add3~1, lab4, 1
instance = comp, \logicBox|Add3~5 , logicBox|Add3~5, lab4, 1
instance = comp, \logicBox|Add4~1 , logicBox|Add4~1, lab4, 1
instance = comp, \logicBox|Add4~5 , logicBox|Add4~5, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~34 , ALUcntl|mux_out[13]~34, lab4, 1
instance = comp, \logicBox|Add6~1 , logicBox|Add6~1, lab4, 1
instance = comp, \logicBox|Add6~5 , logicBox|Add6~5, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~11 , ALUcntl|mux_out[13]~11, lab4, 1
instance = comp, \logicBox|Add5~1 , logicBox|Add5~1, lab4, 1
instance = comp, \logicBox|Add5~5 , logicBox|Add5~5, lab4, 1
instance = comp, \logicBox|ShiftLeft0~10 , logicBox|ShiftLeft0~10, lab4, 1
instance = comp, \logicBox|ShiftLeft0~12 , logicBox|ShiftLeft0~12, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~30 , ALUcntl|mux_out[13]~30, lab4, 1
instance = comp, \logicBox|ShiftLeft0~11 , logicBox|ShiftLeft0~11, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~26 , ALUcntl|mux_out[13]~26, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~27 , ALUcntl|mux_out[13]~27, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~28 , ALUcntl|mux_out[13]~28, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~31 , ALUcntl|mux_out[13]~31, lab4, 1
instance = comp, \logicBox|ShiftRight1~4 , logicBox|ShiftRight1~4, lab4, 1
instance = comp, \logicBox|ShiftRight3~1 , logicBox|ShiftRight3~1, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~13 , ALUcntl|mux_out[13]~13, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~14 , ALUcntl|mux_out[13]~14, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~15 , ALUcntl|mux_out[13]~15, lab4, 1
instance = comp, \logicBox|Add1~1 , logicBox|Add1~1, lab4, 1
instance = comp, \logicBox|Add1~5 , logicBox|Add1~5, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~24 , ALUcntl|mux_out[13]~24, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~22 , ALUcntl|mux_out[13]~22, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~23 , ALUcntl|mux_out[13]~23, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~16 , ALUcntl|mux_out[13]~16, lab4, 1
instance = comp, \logicBox|ShiftRight2~1 , logicBox|ShiftRight2~1, lab4, 1
instance = comp, \logicBox|ShiftRight0~4 , logicBox|ShiftRight0~4, lab4, 1
instance = comp, \logicBox|Add2~1 , logicBox|Add2~1, lab4, 1
instance = comp, \logicBox|Add2~5 , logicBox|Add2~5, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~18 , ALUcntl|mux_out[13]~18, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~19 , ALUcntl|mux_out[13]~19, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~25 , ALUcntl|mux_out[13]~25, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~32 , ALUcntl|mux_out[13]~32, lab4, 1
instance = comp, \logicBox|Add7~1 , logicBox|Add7~1, lab4, 1
instance = comp, \logicBox|Add7~5 , logicBox|Add7~5, lab4, 1
instance = comp, \logicBox|Add8~1 , logicBox|Add8~1, lab4, 1
instance = comp, \logicBox|Add8~5 , logicBox|Add8~5, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~162 , ALUcntl|mux_out[13]~162, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~36 , ALUcntl|mux_out[13]~36, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~37 , ALUcntl|mux_out[13]~37, lab4, 1
instance = comp, \registers|r[0][13] , registers|r[0][13], lab4, 1
instance = comp, \registers|r[12][13]~feeder , registers|r[12][13]~feeder, lab4, 1
instance = comp, \registers|r[12][13] , registers|r[12][13], lab4, 1
instance = comp, \registers|r[4][13] , registers|r[4][13], lab4, 1
instance = comp, \registers|r[8][13]~feeder , registers|r[8][13]~feeder, lab4, 1
instance = comp, \registers|r[8][13] , registers|r[8][13], lab4, 1
instance = comp, \muxDst|Mux2~0 , muxDst|Mux2~0, lab4, 1
instance = comp, \registers|r[1][13] , registers|r[1][13], lab4, 1
instance = comp, \registers|r[13][13] , registers|r[13][13], lab4, 1
instance = comp, \registers|r[5][13] , registers|r[5][13], lab4, 1
instance = comp, \registers|r[9][13] , registers|r[9][13], lab4, 1
instance = comp, \muxDst|Mux2~1 , muxDst|Mux2~1, lab4, 1
instance = comp, \registers|r[11][13] , registers|r[11][13], lab4, 1
instance = comp, \registers|r[15][13] , registers|r[15][13], lab4, 1
instance = comp, \registers|r[3][13] , registers|r[3][13], lab4, 1
instance = comp, \registers|r[7][13] , registers|r[7][13], lab4, 1
instance = comp, \muxDst|Mux2~3 , muxDst|Mux2~3, lab4, 1
instance = comp, \registers|r[14][13] , registers|r[14][13], lab4, 1
instance = comp, \registers|r[6][13] , registers|r[6][13], lab4, 1
instance = comp, \registers|r[2][13]~feeder , registers|r[2][13]~feeder, lab4, 1
instance = comp, \registers|r[2][13] , registers|r[2][13], lab4, 1
instance = comp, \registers|r[10][13] , registers|r[10][13], lab4, 1
instance = comp, \muxDst|Mux2~2 , muxDst|Mux2~2, lab4, 1
instance = comp, \muxDst|Mux2~4 , muxDst|Mux2~4, lab4, 1
instance = comp, \immMux|mux_out[13]~6 , immMux|mux_out[13]~6, lab4, 1
instance = comp, \logicBox|ShiftLeft0~6 , logicBox|ShiftLeft0~6, lab4, 1
instance = comp, \logicBox|ShiftLeft0~8 , logicBox|ShiftLeft0~8, lab4, 1
instance = comp, \logicBox|ShiftLeft0~7 , logicBox|ShiftLeft0~7, lab4, 1
instance = comp, \logicBox|ShiftLeft0~9 , logicBox|ShiftLeft0~9, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~29 , ALUcntl|mux_out[13]~29, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~125 , ALUcntl|mux_out[6]~125, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~146 , ALUcntl|mux_out[6]~146, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~116 , ALUcntl|mux_out[6]~116, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~91 , ALUcntl|mux_out[6]~91, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~115 , ALUcntl|mux_out[6]~115, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~117 , ALUcntl|mux_out[6]~117, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~114 , ALUcntl|mux_out[6]~114, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~118 , ALUcntl|mux_out[6]~118, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~107 , ALUcntl|mux_out[6]~107, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~108 , ALUcntl|mux_out[6]~108, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~106 , ALUcntl|mux_out[6]~106, lab4, 1
instance = comp, \logicBox|ShiftRight0~6 , logicBox|ShiftRight0~6, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~109 , ALUcntl|mux_out[6]~109, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~127 , ALUcntl|mux_out[6]~127, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~111 , ALUcntl|mux_out[6]~111, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~112 , ALUcntl|mux_out[6]~112, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~126 , ALUcntl|mux_out[6]~126, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~128 , ALUcntl|mux_out[6]~128, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~129 , ALUcntl|mux_out[6]~129, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~144 , ALUcntl|mux_out[6]~144, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~145 , ALUcntl|mux_out[6]~145, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~130 , ALUcntl|mux_out[6]~130, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~131 , ALUcntl|mux_out[6]~131, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~132 , ALUcntl|mux_out[6]~132, lab4, 1
instance = comp, \registers|r[14][6] , registers|r[14][6], lab4, 1
instance = comp, \registers|r[12][6] , registers|r[12][6], lab4, 1
instance = comp, \registers|r[13][6]~feeder , registers|r[13][6]~feeder, lab4, 1
instance = comp, \registers|r[13][6] , registers|r[13][6], lab4, 1
instance = comp, \registers|r[15][6] , registers|r[15][6], lab4, 1
instance = comp, \muxDst|Mux9~3 , muxDst|Mux9~3, lab4, 1
instance = comp, \registers|r[5][6] , registers|r[5][6], lab4, 1
instance = comp, \registers|r[6][6]~feeder , registers|r[6][6]~feeder, lab4, 1
instance = comp, \registers|r[6][6] , registers|r[6][6], lab4, 1
instance = comp, \registers|r[4][6]~feeder , registers|r[4][6]~feeder, lab4, 1
instance = comp, \registers|r[4][6] , registers|r[4][6], lab4, 1
instance = comp, \registers|r[7][6]~feeder , registers|r[7][6]~feeder, lab4, 1
instance = comp, \registers|r[7][6] , registers|r[7][6], lab4, 1
instance = comp, \muxDst|Mux9~1 , muxDst|Mux9~1, lab4, 1
instance = comp, \registers|r[1][6] , registers|r[1][6], lab4, 1
instance = comp, \registers|r[2][6]~feeder , registers|r[2][6]~feeder, lab4, 1
instance = comp, \registers|r[2][6] , registers|r[2][6], lab4, 1
instance = comp, \registers|r[3][6] , registers|r[3][6], lab4, 1
instance = comp, \registers|r[0][6] , registers|r[0][6], lab4, 1
instance = comp, \muxDst|Mux9~0 , muxDst|Mux9~0, lab4, 1
instance = comp, \registers|r[11][6] , registers|r[11][6], lab4, 1
instance = comp, \registers|r[9][6] , registers|r[9][6], lab4, 1
instance = comp, \registers|r[8][6]~feeder , registers|r[8][6]~feeder, lab4, 1
instance = comp, \registers|r[8][6] , registers|r[8][6], lab4, 1
instance = comp, \registers|r[10][6] , registers|r[10][6], lab4, 1
instance = comp, \muxDst|Mux9~2 , muxDst|Mux9~2, lab4, 1
instance = comp, \muxDst|Mux9~4 , muxDst|Mux9~4, lab4, 1
instance = comp, \logicBox|Add3~45 , logicBox|Add3~45, lab4, 1
instance = comp, \logicBox|Selector8~2 , logicBox|Selector8~2, lab4, 1
instance = comp, \logicBox|Selector8~4 , logicBox|Selector8~4, lab4, 1
instance = comp, \logicBox|Selector8~3 , logicBox|Selector8~3, lab4, 1
instance = comp, \logicBox|C~23 , logicBox|C~23, lab4, 1
instance = comp, \logicBox|ShiftRight1~9 , logicBox|ShiftRight1~9, lab4, 1
instance = comp, \logicBox|ShiftRight1~14 , logicBox|ShiftRight1~14, lab4, 1
instance = comp, \logicBox|C~16 , logicBox|C~16, lab4, 1
instance = comp, \logicBox|C~17 , logicBox|C~17, lab4, 1
instance = comp, \logicBox|C~15 , logicBox|C~15, lab4, 1
instance = comp, \logicBox|C~18 , logicBox|C~18, lab4, 1
instance = comp, \logicBox|C~19 , logicBox|C~19, lab4, 1
instance = comp, \logicBox|ShiftLeft0~24 , logicBox|ShiftLeft0~24, lab4, 1
instance = comp, \logicBox|C~27 , logicBox|C~27, lab4, 1
instance = comp, \logicBox|Selector8~8 , logicBox|Selector8~8, lab4, 1
instance = comp, \logicBox|Selector8~7 , logicBox|Selector8~7, lab4, 1
instance = comp, \logicBox|C~11 , logicBox|C~11, lab4, 1
instance = comp, \logicBox|ShiftRight3~4 , logicBox|ShiftRight3~4, lab4, 1
instance = comp, \logicBox|C~12 , logicBox|C~12, lab4, 1
instance = comp, \logicBox|C~13 , logicBox|C~13, lab4, 1
instance = comp, \logicBox|C~14 , logicBox|C~14, lab4, 1
instance = comp, \logicBox|C~20 , logicBox|C~20, lab4, 1
instance = comp, \logicBox|C~22 , logicBox|C~22, lab4, 1
instance = comp, \logicBox|C~21 , logicBox|C~21, lab4, 1
instance = comp, \logicBox|Selector8~0 , logicBox|Selector8~0, lab4, 1
instance = comp, \logicBox|Selector8~6 , logicBox|Selector8~6, lab4, 1
instance = comp, \logicBox|Selector8~1 , logicBox|Selector8~1, lab4, 1
instance = comp, \logicBox|Selector8~5 , logicBox|Selector8~5, lab4, 1
instance = comp, \ALUcntl|mux_out[7]~133 , ALUcntl|mux_out[7]~133, lab4, 1
instance = comp, \registers|r[14][7] , registers|r[14][7], lab4, 1
instance = comp, \registers|r[2][7] , registers|r[2][7], lab4, 1
instance = comp, \registers|r[10][7] , registers|r[10][7], lab4, 1
instance = comp, \registers|r[6][7]~feeder , registers|r[6][7]~feeder, lab4, 1
instance = comp, \registers|r[6][7] , registers|r[6][7], lab4, 1
instance = comp, \muxSrc|Mux8~2 , muxSrc|Mux8~2, lab4, 1
instance = comp, \registers|r[13][7]~feeder , registers|r[13][7]~feeder, lab4, 1
instance = comp, \registers|r[13][7] , registers|r[13][7], lab4, 1
instance = comp, \registers|r[1][7]~feeder , registers|r[1][7]~feeder, lab4, 1
instance = comp, \registers|r[1][7] , registers|r[1][7], lab4, 1
instance = comp, \registers|r[9][7]~feeder , registers|r[9][7]~feeder, lab4, 1
instance = comp, \registers|r[9][7] , registers|r[9][7], lab4, 1
instance = comp, \registers|r[5][7]~feeder , registers|r[5][7]~feeder, lab4, 1
instance = comp, \registers|r[5][7] , registers|r[5][7], lab4, 1
instance = comp, \muxSrc|Mux8~1 , muxSrc|Mux8~1, lab4, 1
instance = comp, \registers|r[0][7] , registers|r[0][7], lab4, 1
instance = comp, \registers|r[4][7] , registers|r[4][7], lab4, 1
instance = comp, \registers|r[12][7]~feeder , registers|r[12][7]~feeder, lab4, 1
instance = comp, \registers|r[12][7] , registers|r[12][7], lab4, 1
instance = comp, \registers|r[8][7]~feeder , registers|r[8][7]~feeder, lab4, 1
instance = comp, \registers|r[8][7] , registers|r[8][7], lab4, 1
instance = comp, \muxSrc|Mux8~0 , muxSrc|Mux8~0, lab4, 1
instance = comp, \registers|r[11][7] , registers|r[11][7], lab4, 1
instance = comp, \registers|r[7][7] , registers|r[7][7], lab4, 1
instance = comp, \registers|r[15][7] , registers|r[15][7], lab4, 1
instance = comp, \registers|r[3][7] , registers|r[3][7], lab4, 1
instance = comp, \muxSrc|Mux8~3 , muxSrc|Mux8~3, lab4, 1
instance = comp, \muxSrc|Mux8~4 , muxSrc|Mux8~4, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~72 , ALUcntl|mux_out[9]~72, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~73 , ALUcntl|mux_out[9]~73, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~71 , ALUcntl|mux_out[9]~71, lab4, 1
instance = comp, \immMux|mux_out[9]~13 , immMux|mux_out[9]~13, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~57 , ALUcntl|mux_out[9]~57, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~55 , ALUcntl|mux_out[5]~55, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~154 , ALUcntl|mux_out[9]~154, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~58 , ALUcntl|mux_out[5]~58, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~138 , ALUcntl|mux_out[9]~138, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~139 , ALUcntl|mux_out[9]~139, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~60 , ALUcntl|mux_out[9]~60, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~64 , ALUcntl|mux_out[9]~64, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~54 , ALUcntl|mux_out[9]~54, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~65 , ALUcntl|mux_out[9]~65, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~66 , ALUcntl|mux_out[9]~66, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~70 , ALUcntl|mux_out[9]~70, lab4, 1
instance = comp, \ALUcntl|mux_out[9]~74 , ALUcntl|mux_out[9]~74, lab4, 1
instance = comp, \registers|r[1][9] , registers|r[1][9], lab4, 1
instance = comp, \registers|r[9][9]~feeder , registers|r[9][9]~feeder, lab4, 1
instance = comp, \registers|r[9][9] , registers|r[9][9], lab4, 1
instance = comp, \registers|r[13][9] , registers|r[13][9], lab4, 1
instance = comp, \registers|r[5][9] , registers|r[5][9], lab4, 1
instance = comp, \muxDst|Mux6~1 , muxDst|Mux6~1, lab4, 1
instance = comp, \registers|r[6][9] , registers|r[6][9], lab4, 1
instance = comp, \registers|r[14][9] , registers|r[14][9], lab4, 1
instance = comp, \registers|r[10][9] , registers|r[10][9], lab4, 1
instance = comp, \registers|r[2][9]~feeder , registers|r[2][9]~feeder, lab4, 1
instance = comp, \registers|r[2][9] , registers|r[2][9], lab4, 1
instance = comp, \muxDst|Mux6~2 , muxDst|Mux6~2, lab4, 1
instance = comp, \registers|r[12][9]~feeder , registers|r[12][9]~feeder, lab4, 1
instance = comp, \registers|r[12][9] , registers|r[12][9], lab4, 1
instance = comp, \registers|r[8][9]~feeder , registers|r[8][9]~feeder, lab4, 1
instance = comp, \registers|r[8][9] , registers|r[8][9], lab4, 1
instance = comp, \registers|r[0][9] , registers|r[0][9], lab4, 1
instance = comp, \registers|r[4][9] , registers|r[4][9], lab4, 1
instance = comp, \muxDst|Mux6~0 , muxDst|Mux6~0, lab4, 1
instance = comp, \registers|r[15][9] , registers|r[15][9], lab4, 1
instance = comp, \registers|r[11][9] , registers|r[11][9], lab4, 1
instance = comp, \registers|r[7][9] , registers|r[7][9], lab4, 1
instance = comp, \registers|r[3][9] , registers|r[3][9], lab4, 1
instance = comp, \muxDst|Mux6~3 , muxDst|Mux6~3, lab4, 1
instance = comp, \muxDst|Mux6~4 , muxDst|Mux6~4, lab4, 1
instance = comp, \logicBox|ShiftRight0~1 , logicBox|ShiftRight0~1, lab4, 1
instance = comp, \logicBox|ShiftRight0~5 , logicBox|ShiftRight0~5, lab4, 1
instance = comp, \logicBox|Selector3~12 , logicBox|Selector3~12, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~94 , ALUcntl|mux_out[6]~94, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~96 , ALUcntl|mux_out[6]~96, lab4, 1
instance = comp, \ALUcntl|mux_out[6]~97 , ALUcntl|mux_out[6]~97, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~103 , ALUcntl|mux_out[5]~103, lab4, 1
instance = comp, \logicBox|ShiftRight1~13 , logicBox|ShiftRight1~13, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~104 , ALUcntl|mux_out[5]~104, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~105 , ALUcntl|mux_out[5]~105, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~110 , ALUcntl|mux_out[5]~110, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~113 , ALUcntl|mux_out[5]~113, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~119 , ALUcntl|mux_out[5]~119, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~142 , ALUcntl|mux_out[5]~142, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~143 , ALUcntl|mux_out[5]~143, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~121 , ALUcntl|mux_out[5]~121, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~122 , ALUcntl|mux_out[5]~122, lab4, 1
instance = comp, \ALUcntl|mux_out[5]~123 , ALUcntl|mux_out[5]~123, lab4, 1
instance = comp, \registers|r[0][5] , registers|r[0][5], lab4, 1
instance = comp, \muxSrc|Mux10~0 , muxSrc|Mux10~0, lab4, 1
instance = comp, \muxSrc|Mux10~1 , muxSrc|Mux10~1, lab4, 1
instance = comp, \muxSrc|Mux10~3 , muxSrc|Mux10~3, lab4, 1
instance = comp, \muxSrc|Mux10~2 , muxSrc|Mux10~2, lab4, 1
instance = comp, \muxSrc|Mux10~4 , muxSrc|Mux10~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[6] , memory|ram_rtl_0_bypass[6], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode596w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1155w[3]~0, lab4, 1
instance = comp, \prog_count|Add0~13 , prog_count|Add0~13, lab4, 1
instance = comp, \prog_count|PC~1 , prog_count|PC~1, lab4, 1
instance = comp, \prog_count|PC[0] , prog_count|PC[0], lab4, 1
instance = comp, \LScntl|mux_out[0]~3 , LScntl|mux_out[0]~3, lab4, 1
instance = comp, \prog_count|Add0~17 , prog_count|Add0~17, lab4, 1
instance = comp, \prog_count|PC[1] , prog_count|PC[1], lab4, 1
instance = comp, \LScntl|mux_out[1]~4 , LScntl|mux_out[1]~4, lab4, 1
instance = comp, \prog_count|Add0~21 , prog_count|Add0~21, lab4, 1
instance = comp, \prog_count|PC[2] , prog_count|PC[2], lab4, 1
instance = comp, \LScntl|mux_out[2]~5 , LScntl|mux_out[2]~5, lab4, 1
instance = comp, \prog_count|Add0~25 , prog_count|Add0~25, lab4, 1
instance = comp, \prog_count|PC[3] , prog_count|PC[3], lab4, 1
instance = comp, \LScntl|mux_out[3]~6 , LScntl|mux_out[3]~6, lab4, 1
instance = comp, \prog_count|Add0~29 , prog_count|Add0~29, lab4, 1
instance = comp, \prog_count|PC[4] , prog_count|PC[4], lab4, 1
instance = comp, \LScntl|mux_out[4]~7 , LScntl|mux_out[4]~7, lab4, 1
instance = comp, \prog_count|Add0~33 , prog_count|Add0~33, lab4, 1
instance = comp, \prog_count|PC[5] , prog_count|PC[5], lab4, 1
instance = comp, \LScntl|mux_out[5]~8 , LScntl|mux_out[5]~8, lab4, 1
instance = comp, \prog_count|Add0~37 , prog_count|Add0~37, lab4, 1
instance = comp, \prog_count|PC[6] , prog_count|PC[6], lab4, 1
instance = comp, \LScntl|mux_out[6]~9 , LScntl|mux_out[6]~9, lab4, 1
instance = comp, \prog_count|Add0~41 , prog_count|Add0~41, lab4, 1
instance = comp, \prog_count|PC[7] , prog_count|PC[7], lab4, 1
instance = comp, \LScntl|mux_out[7]~10 , LScntl|mux_out[7]~10, lab4, 1
instance = comp, \prog_count|Add0~45 , prog_count|Add0~45, lab4, 1
instance = comp, \prog_count|PC[8] , prog_count|PC[8], lab4, 1
instance = comp, \LScntl|mux_out[8]~11 , LScntl|mux_out[8]~11, lab4, 1
instance = comp, \prog_count|Add0~49 , prog_count|Add0~49, lab4, 1
instance = comp, \prog_count|PC[9] , prog_count|PC[9], lab4, 1
instance = comp, \LScntl|mux_out[9]~12 , LScntl|mux_out[9]~12, lab4, 1
instance = comp, \prog_count|Add0~53 , prog_count|Add0~53, lab4, 1
instance = comp, \prog_count|PC[10] , prog_count|PC[10], lab4, 1
instance = comp, \LScntl|mux_out[10]~13 , LScntl|mux_out[10]~13, lab4, 1
instance = comp, \prog_count|Add0~57 , prog_count|Add0~57, lab4, 1
instance = comp, \prog_count|PC[11] , prog_count|PC[11], lab4, 1
instance = comp, \LScntl|mux_out[11]~14 , LScntl|mux_out[11]~14, lab4, 1
instance = comp, \prog_count|Add0~61 , prog_count|Add0~61, lab4, 1
instance = comp, \prog_count|PC[12] , prog_count|PC[12], lab4, 1
instance = comp, \LScntl|mux_out[12]~15 , LScntl|mux_out[12]~15, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a85 , memory|ram_rtl_0|auto_generated|ram_block1a85, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a69 , memory|ram_rtl_0|auto_generated|ram_block1a69, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1175w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode618w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a117 , memory|ram_rtl_0|auto_generated|ram_block1a117, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode607w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a101 , memory|ram_rtl_0|auto_generated|ram_block1a101, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w5_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a37 , memory|ram_rtl_0|auto_generated|ram_block1a37, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1135w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode574w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a53 , memory|ram_rtl_0|auto_generated|ram_block1a53, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1098w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w[3] , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode534w[3], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a5 , memory|ram_rtl_0|auto_generated|ram_block1a5, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0 , memory|ram_rtl_0|auto_generated|rden_decode_b|w_anode552w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a21 , memory|ram_rtl_0|auto_generated|ram_block1a21, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~9 , memory|ram~9, lab4, 1
instance = comp, \Instr_Reg|ImmOut[5] , Instr_Reg|ImmOut[5], lab4, 1
instance = comp, \logicBox|Selector3~4 , logicBox|Selector3~4, lab4, 1
instance = comp, \logicBox|Selector3~23 , logicBox|Selector3~23, lab4, 1
instance = comp, \logicBox|Selector3~0 , logicBox|Selector3~0, lab4, 1
instance = comp, \logicBox|Selector3~17 , logicBox|Selector3~17, lab4, 1
instance = comp, \logicBox|Selector3~16 , logicBox|Selector3~16, lab4, 1
instance = comp, \logicBox|ShiftRight1~10 , logicBox|ShiftRight1~10, lab4, 1
instance = comp, \logicBox|ShiftRight0~10 , logicBox|ShiftRight0~10, lab4, 1
instance = comp, \logicBox|ShiftRight2~0 , logicBox|ShiftRight2~0, lab4, 1
instance = comp, \logicBox|Selector3~18 , logicBox|Selector3~18, lab4, 1
instance = comp, \logicBox|Selector3~19 , logicBox|Selector3~19, lab4, 1
instance = comp, \logicBox|ShiftLeft0~3 , logicBox|ShiftLeft0~3, lab4, 1
instance = comp, \logicBox|ShiftLeft0~1 , logicBox|ShiftLeft0~1, lab4, 1
instance = comp, \logicBox|ShiftLeft0~23 , logicBox|ShiftLeft0~23, lab4, 1
instance = comp, \logicBox|Selector3~30 , logicBox|Selector3~30, lab4, 1
instance = comp, \logicBox|Selector11~8 , logicBox|Selector11~8, lab4, 1
instance = comp, \logicBox|Selector11~7 , logicBox|Selector11~7, lab4, 1
instance = comp, \logicBox|ShiftRight3~0 , logicBox|ShiftRight3~0, lab4, 1
instance = comp, \logicBox|ShiftRight1~12 , logicBox|ShiftRight1~12, lab4, 1
instance = comp, \logicBox|Selector3~13 , logicBox|Selector3~13, lab4, 1
instance = comp, \logicBox|Selector3~14 , logicBox|Selector3~14, lab4, 1
instance = comp, \logicBox|Selector3~15 , logicBox|Selector3~15, lab4, 1
instance = comp, \logicBox|Selector3~20 , logicBox|Selector3~20, lab4, 1
instance = comp, \logicBox|Selector3~22 , logicBox|Selector3~22, lab4, 1
instance = comp, \logicBox|Selector3~21 , logicBox|Selector3~21, lab4, 1
instance = comp, \logicBox|Selector11~0 , logicBox|Selector11~0, lab4, 1
instance = comp, \logicBox|Selector11~6 , logicBox|Selector11~6, lab4, 1
instance = comp, \logicBox|Selector11~1 , logicBox|Selector11~1, lab4, 1
instance = comp, \logicBox|Selector11~5 , logicBox|Selector11~5, lab4, 1
instance = comp, \ALUcntl|mux_out[4]~92 , ALUcntl|mux_out[4]~92, lab4, 1
instance = comp, \registers|r[4][4]~feeder , registers|r[4][4]~feeder, lab4, 1
instance = comp, \registers|r[4][4] , registers|r[4][4], lab4, 1
instance = comp, \muxSrc|Mux11~1 , muxSrc|Mux11~1, lab4, 1
instance = comp, \muxSrc|Mux11~2 , muxSrc|Mux11~2, lab4, 1
instance = comp, \muxSrc|Mux11~3 , muxSrc|Mux11~3, lab4, 1
instance = comp, \muxSrc|Mux11~0 , muxSrc|Mux11~0, lab4, 1
instance = comp, \muxSrc|Mux11~4 , muxSrc|Mux11~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[5] , memory|ram_rtl_0_bypass[5], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a4 , memory|ram_rtl_0|auto_generated|ram_block1a4, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a52 , memory|ram_rtl_0|auto_generated|ram_block1a52, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a20 , memory|ram_rtl_0|auto_generated|ram_block1a20, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a36 , memory|ram_rtl_0|auto_generated|ram_block1a36, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a68 , memory|ram_rtl_0|auto_generated|ram_block1a68, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a84 , memory|ram_rtl_0|auto_generated|ram_block1a84, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a116 , memory|ram_rtl_0|auto_generated|ram_block1a116, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a100 , memory|ram_rtl_0|auto_generated|ram_block1a100, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w4_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~8 , memory|ram~8, lab4, 1
instance = comp, \Instr_Reg|ImmOut[4] , Instr_Reg|ImmOut[4], lab4, 1
instance = comp, \ALUcntl|mux_out[13]~1 , ALUcntl|mux_out[13]~1, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~3 , ALUcntl|mux_out[13]~3, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~4 , ALUcntl|mux_out[13]~4, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~5 , ALUcntl|mux_out[13]~5, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~7 , ALUcntl|mux_out[13]~7, lab4, 1
instance = comp, \ALUcntl|mux_out[13]~8 , ALUcntl|mux_out[13]~8, lab4, 1
instance = comp, \logicBox|Add3~9 , logicBox|Add3~9, lab4, 1
instance = comp, \immMux|mux_out[14]~10 , immMux|mux_out[14]~10, lab4, 1
instance = comp, \logicBox|Add6~9 , logicBox|Add6~9, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~38 , ALUcntl|mux_out[14]~38, lab4, 1
instance = comp, \logicBox|Add0~9 , logicBox|Add0~9, lab4, 1
instance = comp, \logicBox|Add4~9 , logicBox|Add4~9, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~48 , ALUcntl|mux_out[14]~48, lab4, 1
instance = comp, \logicBox|Add9~9 , logicBox|Add9~9, lab4, 1
instance = comp, \logicBox|Add10~9 , logicBox|Add10~9, lab4, 1
instance = comp, \logicBox|Add5~9 , logicBox|Add5~9, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~46 , ALUcntl|mux_out[14]~46, lab4, 1
instance = comp, \logicBox|Add1~9 , logicBox|Add1~9, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~40 , ALUcntl|mux_out[14]~40, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~41 , ALUcntl|mux_out[14]~41, lab4, 1
instance = comp, \logicBox|Add2~9 , logicBox|Add2~9, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~43 , ALUcntl|mux_out[14]~43, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~44 , ALUcntl|mux_out[14]~44, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~45 , ALUcntl|mux_out[14]~45, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~47 , ALUcntl|mux_out[14]~47, lab4, 1
instance = comp, \logicBox|Add7~9 , logicBox|Add7~9, lab4, 1
instance = comp, \logicBox|Add8~9 , logicBox|Add8~9, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~158 , ALUcntl|mux_out[14]~158, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~49 , ALUcntl|mux_out[14]~49, lab4, 1
instance = comp, \ALUcntl|mux_out[14]~50 , ALUcntl|mux_out[14]~50, lab4, 1
instance = comp, \registers|r[5][14] , registers|r[5][14], lab4, 1
instance = comp, \muxSrc|Mux1~1 , muxSrc|Mux1~1, lab4, 1
instance = comp, \muxSrc|Mux1~2 , muxSrc|Mux1~2, lab4, 1
instance = comp, \muxSrc|Mux1~0 , muxSrc|Mux1~0, lab4, 1
instance = comp, \muxSrc|Mux1~3 , muxSrc|Mux1~3, lab4, 1
instance = comp, \muxSrc|Mux1~4 , muxSrc|Mux1~4, lab4, 1
instance = comp, \logicBox|Add6~13 , logicBox|Add6~13, lab4, 1
instance = comp, \logicBox|Add3~13 , logicBox|Add3~13, lab4, 1
instance = comp, \logicBox|C~8 , logicBox|C~8, lab4, 1
instance = comp, \logicBox|Add4~13 , logicBox|Add4~13, lab4, 1
instance = comp, \logicBox|C~10 , logicBox|C~10, lab4, 1
instance = comp, \logicBox|Add0~13 , logicBox|Add0~13, lab4, 1
instance = comp, \logicBox|Add9~13 , logicBox|Add9~13, lab4, 1
instance = comp, \logicBox|Add10~13 , logicBox|Add10~13, lab4, 1
instance = comp, \logicBox|C~9 , logicBox|C~9, lab4, 1
instance = comp, \logicBox|Add5~13 , logicBox|Add5~13, lab4, 1
instance = comp, \logicBox|C~5 , logicBox|C~5, lab4, 1
instance = comp, \logicBox|ShiftLeft0~16 , logicBox|ShiftLeft0~16, lab4, 1
instance = comp, \logicBox|ShiftLeft0~20 , logicBox|ShiftLeft0~20, lab4, 1
instance = comp, \logicBox|C~43 , logicBox|C~43, lab4, 1
instance = comp, \logicBox|C~4 , logicBox|C~4, lab4, 1
instance = comp, \logicBox|C~31 , logicBox|C~31, lab4, 1
instance = comp, \logicBox|Selector6~0 , logicBox|Selector6~0, lab4, 1
instance = comp, \logicBox|Add1~13 , logicBox|Add1~13, lab4, 1
instance = comp, \logicBox|C~35 , logicBox|C~35, lab4, 1
instance = comp, \logicBox|C~2 , logicBox|C~2, lab4, 1
instance = comp, \logicBox|ShiftRight2~3 , logicBox|ShiftRight2~3, lab4, 1
instance = comp, \logicBox|C~1 , logicBox|C~1, lab4, 1
instance = comp, \logicBox|C~3 , logicBox|C~3, lab4, 1
instance = comp, \logicBox|Add2~13 , logicBox|Add2~13, lab4, 1
instance = comp, \logicBox|C~6 , logicBox|C~6, lab4, 1
instance = comp, \logicBox|C~7 , logicBox|C~7, lab4, 1
instance = comp, \logicBox|Add7~13 , logicBox|Add7~13, lab4, 1
instance = comp, \logicBox|Add8~13 , logicBox|Add8~13, lab4, 1
instance = comp, \logicBox|C~0 , logicBox|C~0, lab4, 1
instance = comp, \logicBox|C~39 , logicBox|C~39, lab4, 1
instance = comp, \logicBox|Selector0~0 , logicBox|Selector0~0, lab4, 1
instance = comp, \logicBox|Selector0~1 , logicBox|Selector0~1, lab4, 1
instance = comp, \ALUcntl|mux_out[15]~51 , ALUcntl|mux_out[15]~51, lab4, 1
instance = comp, \registers|r[1][15] , registers|r[1][15], lab4, 1
instance = comp, \muxSrc|Mux0~1 , muxSrc|Mux0~1, lab4, 1
instance = comp, \muxSrc|Mux0~2 , muxSrc|Mux0~2, lab4, 1
instance = comp, \muxSrc|Mux0~3 , muxSrc|Mux0~3, lab4, 1
instance = comp, \muxSrc|Mux0~0 , muxSrc|Mux0~0, lab4, 1
instance = comp, \muxSrc|Mux0~4 , muxSrc|Mux0~4, lab4, 1
instance = comp, \logicBox|Add3~65 , logicBox|Add3~65, lab4, 1
instance = comp, \logicBox|Add4~65 , logicBox|Add4~65, lab4, 1
instance = comp, \logicBox|Add6~69 , logicBox|Add6~69, lab4, 1
instance = comp, \logicBox|Selector16~5 , logicBox|Selector16~5, lab4, 1
instance = comp, \logicBox|Selector16~0 , logicBox|Selector16~0, lab4, 1
instance = comp, \logicBox|Selector16~4 , logicBox|Selector16~4, lab4, 1
instance = comp, \logicBox|Add7~65 , logicBox|Add7~65, lab4, 1
instance = comp, \logicBox|Add8~65 , logicBox|Add8~65, lab4, 1
instance = comp, \logicBox|Add9~65 , logicBox|Add9~65, lab4, 1
instance = comp, \logicBox|Add10~65 , logicBox|Add10~65, lab4, 1
instance = comp, \logicBox|Add1~65 , logicBox|Add1~65, lab4, 1
instance = comp, \logicBox|Add2~65 , logicBox|Add2~65, lab4, 1
instance = comp, \logicBox|Add5~69 , logicBox|Add5~69, lab4, 1
instance = comp, \logicBox|Selector16~2 , logicBox|Selector16~2, lab4, 1
instance = comp, \logicBox|Selector16~3 , logicBox|Selector16~3, lab4, 1
instance = comp, \logicBox|Selector16~1 , logicBox|Selector16~1, lab4, 1
instance = comp, \logicBox|Add4~49 , logicBox|Add4~49, lab4, 1
instance = comp, \logicBox|Add4~53 , logicBox|Add4~53, lab4, 1
instance = comp, \logicBox|Add4~57 , logicBox|Add4~57, lab4, 1
instance = comp, \logicBox|Selector12~6 , logicBox|Selector12~6, lab4, 1
instance = comp, \logicBox|Selector12~5 , logicBox|Selector12~5, lab4, 1
instance = comp, \logicBox|Selector4~23 , logicBox|Selector4~23, lab4, 1
instance = comp, \logicBox|Selector12~2 , logicBox|Selector12~2, lab4, 1
instance = comp, \logicBox|Selector4~10 , logicBox|Selector4~10, lab4, 1
instance = comp, \logicBox|ShiftRight1~19 , logicBox|ShiftRight1~19, lab4, 1
instance = comp, \logicBox|ShiftRight1~22 , logicBox|ShiftRight1~22, lab4, 1
instance = comp, \logicBox|Selector4~11 , logicBox|Selector4~11, lab4, 1
instance = comp, \logicBox|Selector4~12 , logicBox|Selector4~12, lab4, 1
instance = comp, \logicBox|Selector4~13 , logicBox|Selector4~13, lab4, 1
instance = comp, \logicBox|Selector4~19 , logicBox|Selector4~19, lab4, 1
instance = comp, \logicBox|Selector4~17 , logicBox|Selector4~17, lab4, 1
instance = comp, \logicBox|Selector4~14 , logicBox|Selector4~14, lab4, 1
instance = comp, \logicBox|ShiftRight0~16 , logicBox|ShiftRight0~16, lab4, 1
instance = comp, \logicBox|Selector4~15 , logicBox|Selector4~15, lab4, 1
instance = comp, \logicBox|Selector4~16 , logicBox|Selector4~16, lab4, 1
instance = comp, \logicBox|Selector4~18 , logicBox|Selector4~18, lab4, 1
instance = comp, \logicBox|Selector4~20 , logicBox|Selector4~20, lab4, 1
instance = comp, \logicBox|Selector12~0 , logicBox|Selector12~0, lab4, 1
instance = comp, \logicBox|Selector4~22 , logicBox|Selector4~22, lab4, 1
instance = comp, \logicBox|Selector4~21 , logicBox|Selector4~21, lab4, 1
instance = comp, \logicBox|Selector12~1 , logicBox|Selector12~1, lab4, 1
instance = comp, \logicBox|Selector12~3 , logicBox|Selector12~3, lab4, 1
instance = comp, \logicBox|Selector12~7 , logicBox|Selector12~7, lab4, 1
instance = comp, \ALUcntl|mux_out[3]~137 , ALUcntl|mux_out[3]~137, lab4, 1
instance = comp, \registers|r[1][3]~feeder , registers|r[1][3]~feeder, lab4, 1
instance = comp, \registers|r[1][3] , registers|r[1][3], lab4, 1
instance = comp, \muxSrc|Mux12~1 , muxSrc|Mux12~1, lab4, 1
instance = comp, \muxSrc|Mux12~2 , muxSrc|Mux12~2, lab4, 1
instance = comp, \muxSrc|Mux12~0 , muxSrc|Mux12~0, lab4, 1
instance = comp, \muxSrc|Mux12~3 , muxSrc|Mux12~3, lab4, 1
instance = comp, \muxSrc|Mux12~4 , muxSrc|Mux12~4, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a35 , memory|ram_rtl_0|auto_generated|ram_block1a35, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a51 , memory|ram_rtl_0|auto_generated|ram_block1a51, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a19 , memory|ram_rtl_0|auto_generated|ram_block1a19, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a3 , memory|ram_rtl_0|auto_generated|ram_block1a3, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[4] , memory|ram_rtl_0_bypass[4], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a67 , memory|ram_rtl_0|auto_generated|ram_block1a67, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a99 , memory|ram_rtl_0|auto_generated|ram_block1a99, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a83 , memory|ram_rtl_0|auto_generated|ram_block1a83, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a115 , memory|ram_rtl_0|auto_generated|ram_block1a115, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w3_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~15 , memory|ram~15, lab4, 1
instance = comp, \Instr_Reg|RdstOut[3]~feeder , Instr_Reg|RdstOut[3]~feeder, lab4, 1
instance = comp, \Instr_Reg|RdstOut[3] , Instr_Reg|RdstOut[3], lab4, 1
instance = comp, \registers|r[8][2]~feeder , registers|r[8][2]~feeder, lab4, 1
instance = comp, \registers|r[8][2] , registers|r[8][2], lab4, 1
instance = comp, \registers|r[11][2] , registers|r[11][2], lab4, 1
instance = comp, \registers|r[9][2]~feeder , registers|r[9][2]~feeder, lab4, 1
instance = comp, \registers|r[9][2] , registers|r[9][2], lab4, 1
instance = comp, \registers|r[10][2] , registers|r[10][2], lab4, 1
instance = comp, \muxDst|Mux13~2 , muxDst|Mux13~2, lab4, 1
instance = comp, \registers|r[3][2] , registers|r[3][2], lab4, 1
instance = comp, \registers|r[0][2] , registers|r[0][2], lab4, 1
instance = comp, \registers|r[1][2] , registers|r[1][2], lab4, 1
instance = comp, \muxDst|Mux13~0 , muxDst|Mux13~0, lab4, 1
instance = comp, \registers|r[5][2] , registers|r[5][2], lab4, 1
instance = comp, \registers|r[6][2] , registers|r[6][2], lab4, 1
instance = comp, \registers|r[4][2]~feeder , registers|r[4][2]~feeder, lab4, 1
instance = comp, \registers|r[4][2] , registers|r[4][2], lab4, 1
instance = comp, \registers|r[7][2] , registers|r[7][2], lab4, 1
instance = comp, \muxDst|Mux13~1 , muxDst|Mux13~1, lab4, 1
instance = comp, \muxDst|Mux13~4 , muxDst|Mux13~4, lab4, 1
instance = comp, \immMux|mux_out[2]~4 , immMux|mux_out[2]~4, lab4, 1
instance = comp, \logicBox|Selector13~6 , logicBox|Selector13~6, lab4, 1
instance = comp, \logicBox|Selector13~5 , logicBox|Selector13~5, lab4, 1
instance = comp, \logicBox|Selector13~4 , logicBox|Selector13~4, lab4, 1
instance = comp, \logicBox|Selector5~14 , logicBox|Selector5~14, lab4, 1
instance = comp, \logicBox|Selector13~2 , logicBox|Selector13~2, lab4, 1
instance = comp, \logicBox|Selector5~8 , logicBox|Selector5~8, lab4, 1
instance = comp, \logicBox|Selector5~4 , logicBox|Selector5~4, lab4, 1
instance = comp, \logicBox|Selector7~18 , logicBox|Selector7~18, lab4, 1
instance = comp, \logicBox|ShiftRight1~16 , logicBox|ShiftRight1~16, lab4, 1
instance = comp, \logicBox|ShiftRight0~15 , logicBox|ShiftRight0~15, lab4, 1
instance = comp, \logicBox|Selector5~5 , logicBox|Selector5~5, lab4, 1
instance = comp, \logicBox|Selector5~6 , logicBox|Selector5~6, lab4, 1
instance = comp, \logicBox|Selector5~7 , logicBox|Selector5~7, lab4, 1
instance = comp, \logicBox|Selector5~9 , logicBox|Selector5~9, lab4, 1
instance = comp, \logicBox|Selector5~0 , logicBox|Selector5~0, lab4, 1
instance = comp, \logicBox|ShiftRight1~21 , logicBox|ShiftRight1~21, lab4, 1
instance = comp, \logicBox|Selector5~1 , logicBox|Selector5~1, lab4, 1
instance = comp, \logicBox|Selector5~2 , logicBox|Selector5~2, lab4, 1
instance = comp, \logicBox|Selector5~10 , logicBox|Selector5~10, lab4, 1
instance = comp, \logicBox|Selector5~3 , logicBox|Selector5~3, lab4, 1
instance = comp, \logicBox|Selector5~11 , logicBox|Selector5~11, lab4, 1
instance = comp, \logicBox|Selector13~0 , logicBox|Selector13~0, lab4, 1
instance = comp, \logicBox|Selector5~13 , logicBox|Selector5~13, lab4, 1
instance = comp, \logicBox|Selector5~12 , logicBox|Selector5~12, lab4, 1
instance = comp, \logicBox|Selector13~1 , logicBox|Selector13~1, lab4, 1
instance = comp, \logicBox|Selector13~3 , logicBox|Selector13~3, lab4, 1
instance = comp, \logicBox|Selector13~7 , logicBox|Selector13~7, lab4, 1
instance = comp, \ALUcntl|mux_out[2]~136 , ALUcntl|mux_out[2]~136, lab4, 1
instance = comp, \registers|r[2][2] , registers|r[2][2], lab4, 1
instance = comp, \muxSrc|Mux13~0 , muxSrc|Mux13~0, lab4, 1
instance = comp, \muxSrc|Mux13~2 , muxSrc|Mux13~2, lab4, 1
instance = comp, \muxSrc|Mux13~3 , muxSrc|Mux13~3, lab4, 1
instance = comp, \muxSrc|Mux13~1 , muxSrc|Mux13~1, lab4, 1
instance = comp, \muxSrc|Mux13~4 , muxSrc|Mux13~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[3] , memory|ram_rtl_0_bypass[3], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a50 , memory|ram_rtl_0|auto_generated|ram_block1a50, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a34 , memory|ram_rtl_0|auto_generated|ram_block1a34, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a2 , memory|ram_rtl_0|auto_generated|ram_block1a2, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a18 , memory|ram_rtl_0|auto_generated|ram_block1a18, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a98 , memory|ram_rtl_0|auto_generated|ram_block1a98, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a82 , memory|ram_rtl_0|auto_generated|ram_block1a82, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a66 , memory|ram_rtl_0|auto_generated|ram_block1a66, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a114 , memory|ram_rtl_0|auto_generated|ram_block1a114, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w2_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~14 , memory|ram~14, lab4, 1
instance = comp, \Instr_Reg|RdstOut[2]~feeder , Instr_Reg|RdstOut[2]~feeder, lab4, 1
instance = comp, \Instr_Reg|RdstOut[2] , Instr_Reg|RdstOut[2], lab4, 1
instance = comp, \registers|r[7][1]~feeder , registers|r[7][1]~feeder, lab4, 1
instance = comp, \registers|r[7][1] , registers|r[7][1], lab4, 1
instance = comp, \muxDst|Mux14~3 , muxDst|Mux14~3, lab4, 1
instance = comp, \registers|r[10][1] , registers|r[10][1], lab4, 1
instance = comp, \registers|r[14][1] , registers|r[14][1], lab4, 1
instance = comp, \registers|r[2][1] , registers|r[2][1], lab4, 1
instance = comp, \registers|r[6][1] , registers|r[6][1], lab4, 1
instance = comp, \muxDst|Mux14~2 , muxDst|Mux14~2, lab4, 1
instance = comp, \registers|r[9][1]~feeder , registers|r[9][1]~feeder, lab4, 1
instance = comp, \registers|r[9][1] , registers|r[9][1], lab4, 1
instance = comp, \registers|r[5][1] , registers|r[5][1], lab4, 1
instance = comp, \registers|r[1][1] , registers|r[1][1], lab4, 1
instance = comp, \registers|r[13][1] , registers|r[13][1], lab4, 1
instance = comp, \muxDst|Mux14~1 , muxDst|Mux14~1, lab4, 1
instance = comp, \registers|r[0][1] , registers|r[0][1], lab4, 1
instance = comp, \registers|r[4][1] , registers|r[4][1], lab4, 1
instance = comp, \registers|r[8][1] , registers|r[8][1], lab4, 1
instance = comp, \registers|r[12][1] , registers|r[12][1], lab4, 1
instance = comp, \muxDst|Mux14~0 , muxDst|Mux14~0, lab4, 1
instance = comp, \muxDst|Mux14~4 , muxDst|Mux14~4, lab4, 1
instance = comp, \logicBox|Selector14~4 , logicBox|Selector14~4, lab4, 1
instance = comp, \logicBox|Selector14~6 , logicBox|Selector14~6, lab4, 1
instance = comp, \logicBox|Selector14~5 , logicBox|Selector14~5, lab4, 1
instance = comp, \logicBox|Selector6~1 , logicBox|Selector6~1, lab4, 1
instance = comp, \logicBox|ShiftRight1~18 , logicBox|ShiftRight1~18, lab4, 1
instance = comp, \logicBox|ShiftRight1~20 , logicBox|ShiftRight1~20, lab4, 1
instance = comp, \logicBox|Selector6~14 , logicBox|Selector6~14, lab4, 1
instance = comp, \logicBox|Selector6~2 , logicBox|Selector6~2, lab4, 1
instance = comp, \logicBox|Selector6~9 , logicBox|Selector6~9, lab4, 1
instance = comp, \logicBox|Selector6~7 , logicBox|Selector6~7, lab4, 1
instance = comp, \logicBox|Selector6~3 , logicBox|Selector6~3, lab4, 1
instance = comp, \logicBox|Selector6~4 , logicBox|Selector6~4, lab4, 1
instance = comp, \logicBox|ShiftRight0~14 , logicBox|ShiftRight0~14, lab4, 1
instance = comp, \logicBox|Selector6~5 , logicBox|Selector6~5, lab4, 1
instance = comp, \logicBox|Selector6~6 , logicBox|Selector6~6, lab4, 1
instance = comp, \logicBox|Selector6~8 , logicBox|Selector6~8, lab4, 1
instance = comp, \logicBox|Selector6~10 , logicBox|Selector6~10, lab4, 1
instance = comp, \logicBox|Selector14~0 , logicBox|Selector14~0, lab4, 1
instance = comp, \logicBox|Selector6~13 , logicBox|Selector6~13, lab4, 1
instance = comp, \logicBox|Selector14~2 , logicBox|Selector14~2, lab4, 1
instance = comp, \logicBox|Selector6~12 , logicBox|Selector6~12, lab4, 1
instance = comp, \logicBox|Selector6~11 , logicBox|Selector6~11, lab4, 1
instance = comp, \logicBox|Selector14~1 , logicBox|Selector14~1, lab4, 1
instance = comp, \logicBox|Selector14~3 , logicBox|Selector14~3, lab4, 1
instance = comp, \logicBox|Selector14~7 , logicBox|Selector14~7, lab4, 1
instance = comp, \ALUcntl|mux_out[1]~135 , ALUcntl|mux_out[1]~135, lab4, 1
instance = comp, \registers|r[15][1] , registers|r[15][1], lab4, 1
instance = comp, \muxSrc|Mux14~3 , muxSrc|Mux14~3, lab4, 1
instance = comp, \muxSrc|Mux14~1 , muxSrc|Mux14~1, lab4, 1
instance = comp, \muxSrc|Mux14~2 , muxSrc|Mux14~2, lab4, 1
instance = comp, \muxSrc|Mux14~0 , muxSrc|Mux14~0, lab4, 1
instance = comp, \muxSrc|Mux14~4 , muxSrc|Mux14~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[2] , memory|ram_rtl_0_bypass[2], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a17 , memory|ram_rtl_0|auto_generated|ram_block1a17, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a33 , memory|ram_rtl_0|auto_generated|ram_block1a33, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a49 , memory|ram_rtl_0|auto_generated|ram_block1a49, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a1 , memory|ram_rtl_0|auto_generated|ram_block1a1, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a97 , memory|ram_rtl_0|auto_generated|ram_block1a97, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a65 , memory|ram_rtl_0|auto_generated|ram_block1a65, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a81 , memory|ram_rtl_0|auto_generated|ram_block1a81, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a113 , memory|ram_rtl_0|auto_generated|ram_block1a113, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w1_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~13 , memory|ram~13, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[1] , Instr_Reg|RsrcOut[1], lab4, 1
instance = comp, \muxSrc|Mux6~3 , muxSrc|Mux6~3, lab4, 1
instance = comp, \muxSrc|Mux6~1 , muxSrc|Mux6~1, lab4, 1
instance = comp, \muxSrc|Mux6~2 , muxSrc|Mux6~2, lab4, 1
instance = comp, \muxSrc|Mux6~0 , muxSrc|Mux6~0, lab4, 1
instance = comp, \muxSrc|Mux6~4 , muxSrc|Mux6~4, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a73 , memory|ram_rtl_0|auto_generated|ram_block1a73, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a89 , memory|ram_rtl_0|auto_generated|ram_block1a89, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a105 , memory|ram_rtl_0|auto_generated|ram_block1a105, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a121 , memory|ram_rtl_0|auto_generated|ram_block1a121, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w9_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[10] , memory|ram_rtl_0_bypass[10], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a41 , memory|ram_rtl_0|auto_generated|ram_block1a41, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a25 , memory|ram_rtl_0|auto_generated|ram_block1a25, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a9 , memory|ram_rtl_0|auto_generated|ram_block1a9, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a57 , memory|ram_rtl_0|auto_generated|ram_block1a57, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w9_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~5 , memory|ram~5, lab4, 1
instance = comp, \Instr_Reg|instruction[9] , Instr_Reg|instruction[9], lab4, 1
instance = comp, \test|Decoder0~3 , test|Decoder0~3, lab4, 1
instance = comp, \registers|r[10][4]~10 , registers|r[10][4]~10, lab4, 1
instance = comp, \registers|r[10][0] , registers|r[10][0], lab4, 1
instance = comp, \registers|r[8][0]~feeder , registers|r[8][0]~feeder, lab4, 1
instance = comp, \registers|r[8][0] , registers|r[8][0], lab4, 1
instance = comp, \registers|r[11][0] , registers|r[11][0], lab4, 1
instance = comp, \registers|r[9][0]~feeder , registers|r[9][0]~feeder, lab4, 1
instance = comp, \registers|r[9][0] , registers|r[9][0], lab4, 1
instance = comp, \muxDst|Mux15~2 , muxDst|Mux15~2, lab4, 1
instance = comp, \registers|r[3][0] , registers|r[3][0], lab4, 1
instance = comp, \registers|r[1][0] , registers|r[1][0], lab4, 1
instance = comp, \registers|r[2][0] , registers|r[2][0], lab4, 1
instance = comp, \muxDst|Mux15~0 , muxDst|Mux15~0, lab4, 1
instance = comp, \registers|r[6][0] , registers|r[6][0], lab4, 1
instance = comp, \registers|r[5][0] , registers|r[5][0], lab4, 1
instance = comp, \registers|r[4][0] , registers|r[4][0], lab4, 1
instance = comp, \registers|r[7][0] , registers|r[7][0], lab4, 1
instance = comp, \muxDst|Mux15~1 , muxDst|Mux15~1, lab4, 1
instance = comp, \registers|r[14][0] , registers|r[14][0], lab4, 1
instance = comp, \registers|r[12][0] , registers|r[12][0], lab4, 1
instance = comp, \registers|r[13][0]~feeder , registers|r[13][0]~feeder, lab4, 1
instance = comp, \registers|r[13][0] , registers|r[13][0], lab4, 1
instance = comp, \registers|r[15][0] , registers|r[15][0], lab4, 1
instance = comp, \muxDst|Mux15~3 , muxDst|Mux15~3, lab4, 1
instance = comp, \muxDst|Mux15~4 , muxDst|Mux15~4, lab4, 1
instance = comp, \logicBox|Selector15~4 , logicBox|Selector15~4, lab4, 1
instance = comp, \logicBox|Selector15~5 , logicBox|Selector15~5, lab4, 1
instance = comp, \logicBox|Selector15~6 , logicBox|Selector15~6, lab4, 1
instance = comp, \logicBox|ShiftRight1~7 , logicBox|ShiftRight1~7, lab4, 1
instance = comp, \logicBox|ShiftRight1~15 , logicBox|ShiftRight1~15, lab4, 1
instance = comp, \logicBox|ShiftRight1~17 , logicBox|ShiftRight1~17, lab4, 1
instance = comp, \logicBox|Selector7~27 , logicBox|Selector7~27, lab4, 1
instance = comp, \logicBox|Selector7~20 , logicBox|Selector7~20, lab4, 1
instance = comp, \logicBox|Selector7~15 , logicBox|Selector7~15, lab4, 1
instance = comp, \logicBox|Selector7~16 , logicBox|Selector7~16, lab4, 1
instance = comp, \logicBox|Selector7~17 , logicBox|Selector7~17, lab4, 1
instance = comp, \logicBox|ShiftRight0~11 , logicBox|ShiftRight0~11, lab4, 1
instance = comp, \logicBox|ShiftRight0~7 , logicBox|ShiftRight0~7, lab4, 1
instance = comp, \logicBox|ShiftRight0~12 , logicBox|ShiftRight0~12, lab4, 1
instance = comp, \logicBox|ShiftRight0~13 , logicBox|ShiftRight0~13, lab4, 1
instance = comp, \logicBox|Selector7~19 , logicBox|Selector7~19, lab4, 1
instance = comp, \logicBox|Selector7~21 , logicBox|Selector7~21, lab4, 1
instance = comp, \logicBox|Selector15~0 , logicBox|Selector15~0, lab4, 1
instance = comp, \logicBox|Selector7~24 , logicBox|Selector7~24, lab4, 1
instance = comp, \logicBox|Selector7~22 , logicBox|Selector7~22, lab4, 1
instance = comp, \logicBox|Selector7~23 , logicBox|Selector7~23, lab4, 1
instance = comp, \logicBox|Selector15~1 , logicBox|Selector15~1, lab4, 1
instance = comp, \logicBox|Selector15~2 , logicBox|Selector15~2, lab4, 1
instance = comp, \logicBox|Selector15~3 , logicBox|Selector15~3, lab4, 1
instance = comp, \logicBox|Selector15~7 , logicBox|Selector15~7, lab4, 1
instance = comp, \ALUcntl|mux_out[0]~134 , ALUcntl|mux_out[0]~134, lab4, 1
instance = comp, \registers|r[0][0]~feeder , registers|r[0][0]~feeder, lab4, 1
instance = comp, \registers|r[0][0] , registers|r[0][0], lab4, 1
instance = comp, \muxSrc|Mux15~0 , muxSrc|Mux15~0, lab4, 1
instance = comp, \muxSrc|Mux15~3 , muxSrc|Mux15~3, lab4, 1
instance = comp, \muxSrc|Mux15~1 , muxSrc|Mux15~1, lab4, 1
instance = comp, \muxSrc|Mux15~2 , muxSrc|Mux15~2, lab4, 1
instance = comp, \muxSrc|Mux15~4 , muxSrc|Mux15~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[1] , memory|ram_rtl_0_bypass[1], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a0 , memory|ram_rtl_0|auto_generated|ram_block1a0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a32 , memory|ram_rtl_0|auto_generated|ram_block1a32, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a16 , memory|ram_rtl_0|auto_generated|ram_block1a16, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a48 , memory|ram_rtl_0|auto_generated|ram_block1a48, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a112 , memory|ram_rtl_0|auto_generated|ram_block1a112, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a80 , memory|ram_rtl_0|auto_generated|ram_block1a80, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a64 , memory|ram_rtl_0|auto_generated|ram_block1a64, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a96 , memory|ram_rtl_0|auto_generated|ram_block1a96, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w0_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~12 , memory|ram~12, lab4, 1
instance = comp, \Instr_Reg|RdstOut[0]~feeder , Instr_Reg|RdstOut[0]~feeder, lab4, 1
instance = comp, \Instr_Reg|RdstOut[0] , Instr_Reg|RdstOut[0], lab4, 1
instance = comp, \muxDst|Mux8~3 , muxDst|Mux8~3, lab4, 1
instance = comp, \muxDst|Mux8~2 , muxDst|Mux8~2, lab4, 1
instance = comp, \muxDst|Mux8~1 , muxDst|Mux8~1, lab4, 1
instance = comp, \muxDst|Mux8~0 , muxDst|Mux8~0, lab4, 1
instance = comp, \muxDst|Mux8~4 , muxDst|Mux8~4, lab4, 1
instance = comp, \logicBox|Selector7~11 , logicBox|Selector7~11, lab4, 1
instance = comp, \logicBox|Selector7~13 , logicBox|Selector7~13, lab4, 1
instance = comp, \logicBox|Selector7~12 , logicBox|Selector7~12, lab4, 1
instance = comp, \logicBox|Selector7~8 , logicBox|Selector7~8, lab4, 1
instance = comp, \logicBox|Selector7~3 , logicBox|Selector7~3, lab4, 1
instance = comp, \logicBox|Selector7~2 , logicBox|Selector7~2, lab4, 1
instance = comp, \logicBox|Selector7~4 , logicBox|Selector7~4, lab4, 1
instance = comp, \logicBox|ShiftLeft0~2 , logicBox|ShiftLeft0~2, lab4, 1
instance = comp, \logicBox|ShiftLeft0~21 , logicBox|ShiftLeft0~21, lab4, 1
instance = comp, \logicBox|Selector7~35 , logicBox|Selector7~35, lab4, 1
instance = comp, \logicBox|Selector7~31 , logicBox|Selector7~31, lab4, 1
instance = comp, \logicBox|Selector7~26 , logicBox|Selector7~26, lab4, 1
instance = comp, \logicBox|Selector7~0 , logicBox|Selector7~0, lab4, 1
instance = comp, \logicBox|Selector7~1 , logicBox|Selector7~1, lab4, 1
instance = comp, \logicBox|Selector7~5 , logicBox|Selector7~5, lab4, 1
instance = comp, \logicBox|Selector7~7 , logicBox|Selector7~7, lab4, 1
instance = comp, \logicBox|Selector7~6 , logicBox|Selector7~6, lab4, 1
instance = comp, \logicBox|Selector7~9 , logicBox|Selector7~9, lab4, 1
instance = comp, \logicBox|Selector7~25 , logicBox|Selector7~25, lab4, 1
instance = comp, \logicBox|Selector7~10 , logicBox|Selector7~10, lab4, 1
instance = comp, \logicBox|Selector7~14 , logicBox|Selector7~14, lab4, 1
instance = comp, \ALUcntl|mux_out[8]~52 , ALUcntl|mux_out[8]~52, lab4, 1
instance = comp, \registers|r[8][8] , registers|r[8][8], lab4, 1
instance = comp, \muxSrc|Mux7~2 , muxSrc|Mux7~2, lab4, 1
instance = comp, \muxSrc|Mux7~1 , muxSrc|Mux7~1, lab4, 1
instance = comp, \muxSrc|Mux7~3 , muxSrc|Mux7~3, lab4, 1
instance = comp, \muxSrc|Mux7~0 , muxSrc|Mux7~0, lab4, 1
instance = comp, \muxSrc|Mux7~4 , muxSrc|Mux7~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[9] , memory|ram_rtl_0_bypass[9], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a120 , memory|ram_rtl_0|auto_generated|ram_block1a120, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a72 , memory|ram_rtl_0|auto_generated|ram_block1a72, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a88 , memory|ram_rtl_0|auto_generated|ram_block1a88, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a104 , memory|ram_rtl_0|auto_generated|ram_block1a104, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w8_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a8 , memory|ram_rtl_0|auto_generated|ram_block1a8, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a40 , memory|ram_rtl_0|auto_generated|ram_block1a40, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a56 , memory|ram_rtl_0|auto_generated|ram_block1a56, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a24 , memory|ram_rtl_0|auto_generated|ram_block1a24, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w8_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~4 , memory|ram~4, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[0]~feeder , Instr_Reg|RsrcOut[0]~feeder, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[0] , Instr_Reg|RsrcOut[0], lab4, 1
instance = comp, \muxSrc|Mux4~2 , muxSrc|Mux4~2, lab4, 1
instance = comp, \muxSrc|Mux4~3 , muxSrc|Mux4~3, lab4, 1
instance = comp, \muxSrc|Mux4~0 , muxSrc|Mux4~0, lab4, 1
instance = comp, \muxSrc|Mux4~1 , muxSrc|Mux4~1, lab4, 1
instance = comp, \muxSrc|Mux4~4 , muxSrc|Mux4~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[12] , memory|ram_rtl_0_bypass[12], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a59 , memory|ram_rtl_0|auto_generated|ram_block1a59, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a27 , memory|ram_rtl_0|auto_generated|ram_block1a27, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a43 , memory|ram_rtl_0|auto_generated|ram_block1a43, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a11 , memory|ram_rtl_0|auto_generated|ram_block1a11, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w11_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a107 , memory|ram_rtl_0|auto_generated|ram_block1a107, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a91 , memory|ram_rtl_0|auto_generated|ram_block1a91, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a123 , memory|ram_rtl_0|auto_generated|ram_block1a123, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a75 , memory|ram_rtl_0|auto_generated|ram_block1a75, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w11_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~7 , memory|ram~7, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[3]~feeder , Instr_Reg|RsrcOut[3]~feeder, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[3] , Instr_Reg|RsrcOut[3], lab4, 1
instance = comp, \muxSrc|Mux9~2 , muxSrc|Mux9~2, lab4, 1
instance = comp, \muxSrc|Mux9~1 , muxSrc|Mux9~1, lab4, 1
instance = comp, \muxSrc|Mux9~3 , muxSrc|Mux9~3, lab4, 1
instance = comp, \muxSrc|Mux9~0 , muxSrc|Mux9~0, lab4, 1
instance = comp, \muxSrc|Mux9~4 , muxSrc|Mux9~4, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a38 , memory|ram_rtl_0|auto_generated|ram_block1a38, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a22 , memory|ram_rtl_0|auto_generated|ram_block1a22, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a6 , memory|ram_rtl_0|auto_generated|ram_block1a6, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a54 , memory|ram_rtl_0|auto_generated|ram_block1a54, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[7] , memory|ram_rtl_0_bypass[7], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a118 , memory|ram_rtl_0|auto_generated|ram_block1a118, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a86 , memory|ram_rtl_0|auto_generated|ram_block1a86, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a70 , memory|ram_rtl_0|auto_generated|ram_block1a70, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a102 , memory|ram_rtl_0|auto_generated|ram_block1a102, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w6_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~10 , memory|ram~10, lab4, 1
instance = comp, \test|Equal5~0 , test|Equal5~0, lab4, 1
instance = comp, \test|always0~0 , test|always0~0, lab4, 1
instance = comp, \test|always0~1 , test|always0~1, lab4, 1
instance = comp, \test|state_counter~15 , test|state_counter~15, lab4, 1
instance = comp, \test|state_counter.0010 , test|state_counter.0010, lab4, 1
instance = comp, \registers|r[4][10]~4 , registers|r[4][10]~4, lab4, 1
instance = comp, \registers|r[4][12] , registers|r[4][12], lab4, 1
instance = comp, \muxSrc|Mux3~1 , muxSrc|Mux3~1, lab4, 1
instance = comp, \muxSrc|Mux3~3 , muxSrc|Mux3~3, lab4, 1
instance = comp, \muxSrc|Mux3~0 , muxSrc|Mux3~0, lab4, 1
instance = comp, \muxSrc|Mux3~2 , muxSrc|Mux3~2, lab4, 1
instance = comp, \muxSrc|Mux3~4 , muxSrc|Mux3~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[13] , memory|ram_rtl_0_bypass[13], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a108 , memory|ram_rtl_0|auto_generated|ram_block1a108, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a92 , memory|ram_rtl_0|auto_generated|ram_block1a92, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a124 , memory|ram_rtl_0|auto_generated|ram_block1a124, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a76 , memory|ram_rtl_0|auto_generated|ram_block1a76, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w12_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a44 , memory|ram_rtl_0|auto_generated|ram_block1a44, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a28 , memory|ram_rtl_0|auto_generated|ram_block1a28, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a60 , memory|ram_rtl_0|auto_generated|ram_block1a60, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a12 , memory|ram_rtl_0|auto_generated|ram_block1a12, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w12_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~0 , memory|ram~0, lab4, 1
instance = comp, \test|state_counter~20 , test|state_counter~20, lab4, 1
instance = comp, \test|state_counter.0110 , test|state_counter.0110, lab4, 1
instance = comp, \prog_count|Add0~5 , prog_count|Add0~5, lab4, 1
instance = comp, \prog_count|PC[13] , prog_count|PC[13], lab4, 1
instance = comp, \prog_count|Add0~9 , prog_count|Add0~9, lab4, 1
instance = comp, \prog_count|PC[14] , prog_count|PC[14], lab4, 1
instance = comp, \LScntl|mux_out[14]~2 , LScntl|mux_out[14]~2, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1115w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a30 , memory|ram_rtl_0|auto_generated|ram_block1a30, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a46 , memory|ram_rtl_0|auto_generated|ram_block1a46, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a62 , memory|ram_rtl_0|auto_generated|ram_block1a62, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a14 , memory|ram_rtl_0|auto_generated|ram_block1a14, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w14_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[15] , memory|ram_rtl_0_bypass[15], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a94 , memory|ram_rtl_0|auto_generated|ram_block1a94, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a126 , memory|ram_rtl_0|auto_generated|ram_block1a126, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a78 , memory|ram_rtl_0|auto_generated|ram_block1a78, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a110 , memory|ram_rtl_0|auto_generated|ram_block1a110, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w14_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~2 , memory|ram~2, lab4, 1
instance = comp, \Instr_Reg|Opcode[6] , Instr_Reg|Opcode[6], lab4, 1
instance = comp, \flags|flags_out[0]~3 , flags|flags_out[0]~3, lab4, 1
instance = comp, \logicBox|LessThan3~0 , logicBox|LessThan3~0, lab4, 1
instance = comp, \logicBox|LessThan3~1 , logicBox|LessThan3~1, lab4, 1
instance = comp, \logicBox|C~24 , logicBox|C~24, lab4, 1
instance = comp, \logicBox|LessThan3~2 , logicBox|LessThan3~2, lab4, 1
instance = comp, \logicBox|LessThan3~3 , logicBox|LessThan3~3, lab4, 1
instance = comp, \flags|flags_out~6 , flags|flags_out~6, lab4, 1
instance = comp, \flags|flags_out~7 , flags|flags_out~7, lab4, 1
instance = comp, \flags|flags_out~8 , flags|flags_out~8, lab4, 1
instance = comp, \flags|flags_out[0]~4 , flags|flags_out[0]~4, lab4, 1
instance = comp, \logicBox|C~25 , logicBox|C~25, lab4, 1
instance = comp, \immMux|mux_out[12]~0 , immMux|mux_out[12]~0, lab4, 1
instance = comp, \logicBox|C~26 , logicBox|C~26, lab4, 1
instance = comp, \logicBox|LessThan0~1 , logicBox|LessThan0~1, lab4, 1
instance = comp, \logicBox|LessThan0~0 , logicBox|LessThan0~0, lab4, 1
instance = comp, \logicBox|LessThan0~2 , logicBox|LessThan0~2, lab4, 1
instance = comp, \flags|flags_out~5 , flags|flags_out~5, lab4, 1
instance = comp, \flags|flags_out~9 , flags|flags_out~9, lab4, 1
instance = comp, \flags|flags_out[0]~10 , flags|flags_out[0]~10, lab4, 1
instance = comp, \flags|flags_out[3] , flags|flags_out[3], lab4, 1
instance = comp, \logicBox|Selector18~0 , logicBox|Selector18~0, lab4, 1
instance = comp, \logicBox|Selector19~11 , logicBox|Selector19~11, lab4, 1
instance = comp, \logicBox|Selector19~12 , logicBox|Selector19~12, lab4, 1
instance = comp, \logicBox|LessThan2~0 , logicBox|LessThan2~0, lab4, 1
instance = comp, \logicBox|LessThan2~1 , logicBox|LessThan2~1, lab4, 1
instance = comp, \flags|flags_out~12 , flags|flags_out~12, lab4, 1
instance = comp, \flags|flags_out[0]~11 , flags|flags_out[0]~11, lab4, 1
instance = comp, \flags|flags_out~13 , flags|flags_out~13, lab4, 1
instance = comp, \flags|flags_out[0] , flags|flags_out[0], lab4, 1
instance = comp, \test|Mux0~1 , test|Mux0~1, lab4, 1
instance = comp, \logicBox|Equal0~0 , logicBox|Equal0~0, lab4, 1
instance = comp, \logicBox|Equal0~1 , logicBox|Equal0~1, lab4, 1
instance = comp, \logicBox|Equal0~2 , logicBox|Equal0~2, lab4, 1
instance = comp, \logicBox|Equal0~3 , logicBox|Equal0~3, lab4, 1
instance = comp, \logicBox|Equal0~7 , logicBox|Equal0~7, lab4, 1
instance = comp, \logicBox|Equal0~5 , logicBox|Equal0~5, lab4, 1
instance = comp, \logicBox|Equal0~6 , logicBox|Equal0~6, lab4, 1
instance = comp, \logicBox|Equal0~4 , logicBox|Equal0~4, lab4, 1
instance = comp, \logicBox|Equal0~8 , logicBox|Equal0~8, lab4, 1
instance = comp, \logicBox|Selector19~13 , logicBox|Selector19~13, lab4, 1
instance = comp, \logicBox|Selector19~0 , logicBox|Selector19~0, lab4, 1
instance = comp, \logicBox|Selector19~1 , logicBox|Selector19~1, lab4, 1
instance = comp, \logicBox|Selector19~2 , logicBox|Selector19~2, lab4, 1
instance = comp, \logicBox|Selector19~3 , logicBox|Selector19~3, lab4, 1
instance = comp, \logicBox|Selector19~4 , logicBox|Selector19~4, lab4, 1
instance = comp, \logicBox|Selector19~5 , logicBox|Selector19~5, lab4, 1
instance = comp, \logicBox|Selector19~6 , logicBox|Selector19~6, lab4, 1
instance = comp, \logicBox|Selector19~7 , logicBox|Selector19~7, lab4, 1
instance = comp, \logicBox|Selector19~8 , logicBox|Selector19~8, lab4, 1
instance = comp, \logicBox|Selector19~9 , logicBox|Selector19~9, lab4, 1
instance = comp, \logicBox|Selector19~10 , logicBox|Selector19~10, lab4, 1
instance = comp, \logicBox|Selector19~14 , logicBox|Selector19~14, lab4, 1
instance = comp, \flags|flags_out~1 , flags|flags_out~1, lab4, 1
instance = comp, \flags|flags_out[1] , flags|flags_out[1], lab4, 1
instance = comp, \test|Mux0~3 , test|Mux0~3, lab4, 1
instance = comp, \flags|flags_out~2 , flags|flags_out~2, lab4, 1
instance = comp, \flags|flags_out[4] , flags|flags_out[4], lab4, 1
instance = comp, \test|Mux0~0 , test|Mux0~0, lab4, 1
instance = comp, \flags|flags_out~14 , flags|flags_out~14, lab4, 1
instance = comp, \flags|flags_out~16 , flags|flags_out~16, lab4, 1
instance = comp, \logicBox|Selector18~2 , logicBox|Selector18~2, lab4, 1
instance = comp, \logicBox|Selector18~1 , logicBox|Selector18~1, lab4, 1
instance = comp, \logicBox|Selector18~3 , logicBox|Selector18~3, lab4, 1
instance = comp, \logicBox|Selector18~4 , logicBox|Selector18~4, lab4, 1
instance = comp, \flags|flags_out~15 , flags|flags_out~15, lab4, 1
instance = comp, \flags|flags_out[2] , flags|flags_out[2], lab4, 1
instance = comp, \test|Mux0~2 , test|Mux0~2, lab4, 1
instance = comp, \test|Mux0~4 , test|Mux0~4, lab4, 1
instance = comp, \prog_count|Add0~1 , prog_count|Add0~1, lab4, 1
instance = comp, \prog_count|PC[15] , prog_count|PC[15], lab4, 1
instance = comp, \LScntl|mux_out[15]~0 , LScntl|mux_out[15]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|address_reg_b[2]~feeder , memory|ram_rtl_0|auto_generated|address_reg_b[2]~feeder, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|address_reg_b[2] , memory|ram_rtl_0|auto_generated|address_reg_b[2], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a122 , memory|ram_rtl_0|auto_generated|ram_block1a122, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a74 , memory|ram_rtl_0|auto_generated|ram_block1a74, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a90 , memory|ram_rtl_0|auto_generated|ram_block1a90, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a106 , memory|ram_rtl_0|auto_generated|ram_block1a106, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w10_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[11]~feeder , memory|ram_rtl_0_bypass[11]~feeder, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[11] , memory|ram_rtl_0_bypass[11], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a26 , memory|ram_rtl_0|auto_generated|ram_block1a26, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a10 , memory|ram_rtl_0|auto_generated|ram_block1a10, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a42 , memory|ram_rtl_0|auto_generated|ram_block1a42, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a58 , memory|ram_rtl_0|auto_generated|ram_block1a58, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w10_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~6 , memory|ram~6, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[2]~feeder , Instr_Reg|RsrcOut[2]~feeder, lab4, 1
instance = comp, \Instr_Reg|RsrcOut[2] , Instr_Reg|RsrcOut[2], lab4, 1
instance = comp, \muxSrc|Mux2~2 , muxSrc|Mux2~2, lab4, 1
instance = comp, \muxSrc|Mux2~1 , muxSrc|Mux2~1, lab4, 1
instance = comp, \muxSrc|Mux2~0 , muxSrc|Mux2~0, lab4, 1
instance = comp, \muxSrc|Mux2~3 , muxSrc|Mux2~3, lab4, 1
instance = comp, \muxSrc|Mux2~4 , muxSrc|Mux2~4, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[14] , memory|ram_rtl_0_bypass[14], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a13 , memory|ram_rtl_0|auto_generated|ram_block1a13, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a45 , memory|ram_rtl_0|auto_generated|ram_block1a45, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a61 , memory|ram_rtl_0|auto_generated|ram_block1a61, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a29 , memory|ram_rtl_0|auto_generated|ram_block1a29, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w13_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a77 , memory|ram_rtl_0|auto_generated|ram_block1a77, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a93 , memory|ram_rtl_0|auto_generated|ram_block1a93, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a125 , memory|ram_rtl_0|auto_generated|ram_block1a125, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a109 , memory|ram_rtl_0|auto_generated|ram_block1a109, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w13_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~1 , memory|ram~1, lab4, 1
instance = comp, \test|Equal4~0 , test|Equal4~0, lab4, 1
instance = comp, \test|Equal4~1 , test|Equal4~1, lab4, 1
instance = comp, \test|state_counter~18 , test|state_counter~18, lab4, 1
instance = comp, \test|state_counter.0111 , test|state_counter.0111, lab4, 1
instance = comp, \test|WideOr2 , test|WideOr2, lab4, 1
instance = comp, \LScntl|mux_out[13]~1 , LScntl|mux_out[13]~1, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0 , memory|ram_rtl_0|auto_generated|decode2|w_anode1165w[3]~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a103 , memory|ram_rtl_0|auto_generated|ram_block1a103, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a71 , memory|ram_rtl_0|auto_generated|ram_block1a71, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a87 , memory|ram_rtl_0|auto_generated|ram_block1a87, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a119 , memory|ram_rtl_0|auto_generated|ram_block1a119, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w7_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a23 , memory|ram_rtl_0|auto_generated|ram_block1a23, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a55 , memory|ram_rtl_0|auto_generated|ram_block1a55, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a7 , memory|ram_rtl_0|auto_generated|ram_block1a7, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a39 , memory|ram_rtl_0|auto_generated|ram_block1a39, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[8] , memory|ram_rtl_0_bypass[8], lab4, 1
instance = comp, \memory|ram~11 , memory|ram~11, lab4, 1
instance = comp, \test|state_counter~17 , test|state_counter~17, lab4, 1
instance = comp, \test|state_counter.0011 , test|state_counter.0011, lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[0] , memory|ram_rtl_0_bypass[0], lab4, 1
instance = comp, \memory|ram_rtl_0_bypass[16] , memory|ram_rtl_0_bypass[16], lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a111 , memory|ram_rtl_0|auto_generated|ram_block1a111, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a127 , memory|ram_rtl_0|auto_generated|ram_block1a127, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a79 , memory|ram_rtl_0|auto_generated|ram_block1a79, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a95 , memory|ram_rtl_0|auto_generated|ram_block1a95, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w15_n1_mux_dataout~0, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a47 , memory|ram_rtl_0|auto_generated|ram_block1a47, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a15 , memory|ram_rtl_0|auto_generated|ram_block1a15, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a63 , memory|ram_rtl_0|auto_generated|ram_block1a63, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|ram_block1a31 , memory|ram_rtl_0|auto_generated|ram_block1a31, lab4, 1
instance = comp, \memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0 , memory|ram_rtl_0|auto_generated|mux3|l2_w15_n0_mux_dataout~0, lab4, 1
instance = comp, \memory|ram~3 , memory|ram~3, lab4, 1
instance = comp, \test|Equal2~0 , test|Equal2~0, lab4, 1
instance = comp, \test|state_counter~16 , test|state_counter~16, lab4, 1
instance = comp, \test|state_counter.0100 , test|state_counter.0100, lab4, 1
instance = comp, \test|state_counter~14 , test|state_counter~14, lab4, 1
instance = comp, \test|state_counter.0101 , test|state_counter.0101, lab4, 1
instance = comp, \logicBox|Selector3~7 , logicBox|Selector3~7, lab4, 1
instance = comp, \logicBox|Selector3~8 , logicBox|Selector3~8, lab4, 1
instance = comp, \logicBox|Selector3~5 , logicBox|Selector3~5, lab4, 1
instance = comp, \logicBox|Selector3~1 , logicBox|Selector3~1, lab4, 1
instance = comp, \logicBox|Selector3~2 , logicBox|Selector3~2, lab4, 1
instance = comp, \logicBox|Selector3~3 , logicBox|Selector3~3, lab4, 1
instance = comp, \logicBox|ShiftLeft0~0 , logicBox|ShiftLeft0~0, lab4, 1
instance = comp, \logicBox|ShiftLeft0~4 , logicBox|ShiftLeft0~4, lab4, 1
instance = comp, \logicBox|Selector3~38 , logicBox|Selector3~38, lab4, 1
instance = comp, \logicBox|Selector3~34 , logicBox|Selector3~34, lab4, 1
instance = comp, \logicBox|Selector3~25 , logicBox|Selector3~25, lab4, 1
instance = comp, \logicBox|Selector3~26 , logicBox|Selector3~26, lab4, 1
instance = comp, \logicBox|Selector3~28 , logicBox|Selector3~28, lab4, 1
instance = comp, \logicBox|Selector3~27 , logicBox|Selector3~27, lab4, 1
instance = comp, \logicBox|Selector3~29 , logicBox|Selector3~29, lab4, 1
instance = comp, \logicBox|Selector3~24 , logicBox|Selector3~24, lab4, 1
instance = comp, \logicBox|Selector3~6 , logicBox|Selector3~6, lab4, 1
instance = comp, \logicBox|Selector3~9 , logicBox|Selector3~9, lab4, 1
instance = comp, \logicBox|Selector3~10 , logicBox|Selector3~10, lab4, 1
instance = comp, \ALUcntl|mux_out[12]~0 , ALUcntl|mux_out[12]~0, lab4, 1
instance = comp, \registers|r[3][12] , registers|r[3][12], lab4, 1
instance = comp, \seg4|WideOr6~0 , seg4|WideOr6~0, lab4, 1
instance = comp, \seg4|WideOr5~0 , seg4|WideOr5~0, lab4, 1
instance = comp, \seg4|WideOr4~0 , seg4|WideOr4~0, lab4, 1
instance = comp, \seg4|WideOr3~0 , seg4|WideOr3~0, lab4, 1
instance = comp, \seg4|WideOr2~0 , seg4|WideOr2~0, lab4, 1
instance = comp, \seg4|WideOr1~0 , seg4|WideOr1~0, lab4, 1
instance = comp, \seg4|WideOr0~0 , seg4|WideOr0~0, lab4, 1
instance = comp, \seg3|WideOr6~0 , seg3|WideOr6~0, lab4, 1
instance = comp, \seg3|WideOr5~0 , seg3|WideOr5~0, lab4, 1
instance = comp, \seg3|WideOr4~0 , seg3|WideOr4~0, lab4, 1
instance = comp, \seg3|WideOr3~0 , seg3|WideOr3~0, lab4, 1
instance = comp, \seg3|WideOr2~0 , seg3|WideOr2~0, lab4, 1
instance = comp, \seg3|WideOr1~0 , seg3|WideOr1~0, lab4, 1
instance = comp, \seg3|WideOr0~0 , seg3|WideOr0~0, lab4, 1
instance = comp, \seg2|WideOr6~0 , seg2|WideOr6~0, lab4, 1
instance = comp, \seg2|WideOr5~0 , seg2|WideOr5~0, lab4, 1
instance = comp, \seg2|WideOr4~0 , seg2|WideOr4~0, lab4, 1
instance = comp, \seg2|WideOr3~0 , seg2|WideOr3~0, lab4, 1
instance = comp, \seg2|WideOr2~0 , seg2|WideOr2~0, lab4, 1
instance = comp, \seg2|WideOr1~0 , seg2|WideOr1~0, lab4, 1
instance = comp, \seg2|WideOr0~0 , seg2|WideOr0~0, lab4, 1
instance = comp, \seg1|WideOr6~0 , seg1|WideOr6~0, lab4, 1
instance = comp, \seg1|WideOr5~0 , seg1|WideOr5~0, lab4, 1
instance = comp, \seg1|WideOr4~0 , seg1|WideOr4~0, lab4, 1
instance = comp, \seg1|WideOr3~0 , seg1|WideOr3~0, lab4, 1
instance = comp, \seg1|WideOr2~0 , seg1|WideOr2~0, lab4, 1
instance = comp, \seg1|WideOr1~0 , seg1|WideOr1~0, lab4, 1
instance = comp, \seg1|WideOr0~0 , seg1|WideOr0~0, lab4, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, lab4, 1
