Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan  7 12:00:07 2020
| Host         : PC-28 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    85 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           40 |
| No           | No                    | Yes                    |              51 |           22 |
| No           | Yes                   | No                     |              70 |           20 |
| Yes          | No                    | No                     |              49 |           17 |
| Yes          | No                    | Yes                    |              19 |           10 |
| Yes          | Yes                   | No                     |              66 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                         Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/CLK |                                                               | rst_IBUF                                                      |                2 |              2 |
|  clk_IBUF_BUFG      |                                                               | mouse_inst/MC1/Inst_Ps2Interface/clk_inter0                   |                1 |              4 |
|  clk_IBUF_BUFG      |                                                               | mouse_inst/MC1/Inst_Ps2Interface/data_inter0                  |                1 |              4 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_3    | mouse_inst/MC1/x_overflow_i_1_n_0                             |                2 |              4 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/shift_frame                  | mouse_inst/MC1/Inst_Ps2Interface/reset_bit_count              |                1 |              4 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mouse_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1    | mouse_inst/MC1/x_inc[7]_i_1_n_0                               |                2 |              8 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]_2    | mouse_inst/MC1/y_inc[4]_i_1_n_0                               |                2 |              8 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/load_rx_data                 |                                                               |                2 |              8 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/write_data_1                                   |                                                               |                3 |              8 |
|  clk18_BUFG         | ball_inst/inst_1/FSM_sequential_state_reg[0]_1[0]             | rst_IBUF                                                      |                5 |              9 |
|  clk18_BUFG         | ball_inst/inst_1/E[0]                                         | rst_IBUF                                                      |                5 |             10 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                               |                3 |             10 |
|  clk_wiz_0_inst/CLK |                                                               | vga_inst/pixel_cnt[9]_i_1_n_0                                 |                4 |             10 |
|  clk_wiz_0_inst/CLK | vga_inst/line_cnt                                             | vga_inst/line_cnt[9]_i_1_n_0                                  |                4 |             10 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             11 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/y_new_reg_n_0                                  |                                                               |                4 |             11 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/x_new_reg_n_0                                  |                                                               |                5 |             12 |
|  clk_IBUF_BUFG      | mouse_inst/MC1/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mouse_inst/MC1/Inst_Ps2Interface/clear                        |                4 |             14 |
|  clk_IBUF_BUFG      |                                                               | mouse_inst/MC1/reset_timeout_cnt                              |                6 |             24 |
|  clk_IBUF_BUFG      |                                                               | mouse_inst/MC1/reset_periodic_check_cnt                       |                6 |             26 |
|  clk18_BUFG         |                                                               | rst_IBUF                                                      |               22 |             51 |
|  clk_IBUF_BUFG      |                                                               |                                                               |               40 |            116 |
+---------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


