0.7
2020.2
Nov  8 2024
22:36:57
D:/01 Engineering/06 FPGA/01 Projects/Vivado/01 Arty S7-25 Resources/top-1.v,1738713737,verilog,,,,tb;top,,,,,,,,
D:/01 Engineering/06 FPGA/01 Projects/Vivado/Arty-S7-001/Arty-S7-001.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/01 Engineering/06 FPGA/01 Projects/Vivado/Arty-S7-001/Verilog Files/halfadder.v,1738717042,verilog,,,,halfadder,,,,,,,,
