<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64AdvSIMDScalarPass.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64AdvSIMDScalarPass.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64AdvSIMDScalarPass_8cpp__incl.png" border="0" usemap="#alib_2Target_2AArch64_2AArch64AdvSIMDScalarPass_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AArch64AdvSIMDScalarPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f0a0714da67eeb613f55cd5bff739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> Optimization&quot;</td></tr>
<tr class="separator:a155f0a0714da67eeb613f55cd5bff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acac1bf58543704f4241435547bb846d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#acac1bf58543704f4241435547bb846d7">STATISTIC</a> (NumScalarInsnsUsed, &quot;Number of scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> used&quot;)</td></tr>
<tr class="separator:acac1bf58543704f4241435547bb846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a7fc7b14f41e8cf70fccd79f6c967fed9">STATISTIC</a> (NumCopiesDeleted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;)</td></tr>
<tr class="separator:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a8da651b52638af71198c22c0df32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a323a8da651b52638af71198c22c0df32">STATISTIC</a> (NumCopiesInserted, &quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;)</td></tr>
<tr class="separator:a323a8da651b52638af71198c22c0df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f9183f21b42d44056b2dfb0a872d20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a34f9183f21b42d44056b2dfb0a872d20">INITIALIZE_PASS</a> (AArch64AdvSIMDScalar, &quot;aarch64-simd-scalar&quot;, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>, false, false) static <a class="el" href="classbool.html">bool</a> isGPR64(<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a34f9183f21b42d44056b2dfb0a872d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af411b1dc5e26d5cc2fc0ec5829d00f34"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#af411b1dc5e26d5cc2fc0ec5829d00f34">if</a> (TargetRegisterInfo::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) return <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> -&gt; <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td></tr>
<tr class="separator:af411b1dc5e26d5cc2fc0ec5829d00f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memItemLeft" align="right" valign="top">return AArch64::GPR64RegClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ddee154305e17ed2acb0303fe4f80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ac67ddee154305e17ed2acb0303fe4f80">isFPR64</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ac67ddee154305e17ed2acb0303fe4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2335bec8a3791c077504eda4ca8718b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#af2335bec8a3791c077504eda4ca8718b">getSrcFromCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:af2335bec8a3791c077504eda4ca8718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e13637d0c20d7511db31722e34afd5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aa5e13637d0c20d7511db31722e34afd5">getTransformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa5e13637d0c20d7511db31722e34afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71ce362681a4722b85397b9b7e8c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a73b71ce362681a4722b85397b9b7e8c8">isTransformable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a73b71ce362681a4722b85397b9b7e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e158f6bc607637bde46f2974a2ecf88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a4e158f6bc607637bde46f2974a2ecf88">insertCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Dst, <a class="el" href="classunsigned.html">unsigned</a> Src, <a class="el" href="classbool.html">bool</a> IsKill)</td></tr>
<tr class="separator:a4e158f6bc607637bde46f2974a2ecf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a50393ef1e907f83e77bd8001063ca87b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a50393ef1e907f83e77bd8001063ca87b">TransformAll</a> (&quot;aarch64-simd-scalar-force-all&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> of AdvSIMD scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> everywhere&quot;), cl::init(false), cl::Hidden)</td></tr>
<tr class="separator:a50393ef1e907f83e77bd8001063ca87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></td></tr>
<tr class="separator:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></td></tr>
<tr class="separator:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a155f0a0714da67eeb613f55cd5bff739" name="a155f0a0714da67eeb613f55cd5bff739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f0a0714da67eeb613f55cd5bff739">&#9670;&nbsp;</a></span>AARCH64_ADVSIMD_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_ADVSIMD_NAME&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> Optimization&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00062">62</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1112b818386ec01ddfdf3a5d0024eb17" name="a1112b818386ec01ddfdf3a5d0024eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112b818386ec01ddfdf3a5d0024eb17">&#9670;&nbsp;</a></span>contains()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return AArch64::GPR64RegClass contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>.</p>

</div>
</div>
<a id="af2335bec8a3791c077504eda4ca8718b" name="af2335bec8a3791c077504eda4ca8718b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2335bec8a3791c077504eda4ca8718b">&#9670;&nbsp;</a></span>getSrcFromCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * getSrcFromCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">127</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="aa5e13637d0c20d7511db31722e34afd5" name="aa5e13637d0c20d7511db31722e34afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e13637d0c20d7511db31722e34afd5">&#9670;&nbsp;</a></span>getTransformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getTransformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">164</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="af411b1dc5e26d5cc2fc0ec5829d00f34" name="af411b1dc5e26d5cc2fc0ec5829d00f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af411b1dc5e26d5cc2fc0ec5829d00f34">&#9670;&nbsp;</a></span>if()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">TargetRegisterInfo::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> -&gt;  <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="regcomp_8c_source.html#l01193">allocset()</a>, <a class="el" href="SwitchLoweringUtils_8cpp_source.html#l00359">llvm::SwitchCG::SwitchLowering::buildBitTests()</a>, <a class="el" href="NVPTXISelDAGToDAG_8cpp_source.html#l00675">canLowerToLDG()</a>, <a class="el" href="ValueLatticeUtils_8cpp_source.html#l00027">llvm::canTrackGlobalVariableInterprocedurally()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02811">llvm::GenericScheduler::checkAcyclicLatency()</a>, <a class="el" href="DbiStreamBuilder_8cpp_source.html#l00391">llvm::pdb::DbiStreamBuilder::commit()</a>, <a class="el" href="InstructionSimplify_8cpp_source.html#l02145">computePointerICmp()</a>, <a class="el" href="DWARFDebugRnglists_8cpp_source.html#l00173">llvm::RangeListEntry::dump()</a>, <a class="el" href="MCDwarf_8cpp_source.html#l00660">llvm::MCDwarfLineAddr::Encode()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00077">llvm::SystemZPostRASchedStrategy::enterMBB()</a>, <a class="el" href="PPCTargetTransformInfo_8cpp_source.html#l00780">llvm::PPCTTIImpl::getMemoryOpCost()</a>, <a class="el" href="LoopUnrollAndJam_8cpp_source.html#l00685">llvm::isSafeToUnrollAndJam()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00429">llvm::AMDGPUSubtarget::makeLIDRangeMetadata()</a>, <a class="el" href="DWARFDebugLine_8cpp_source.html#l00498">llvm::DWARFDebugLine::LineTable::parse()</a>, <a class="el" href="ValueEnumerator_8cpp_source.html#l00170">predictValueUseListOrderImpl()</a>, <a class="el" href="CallGraph_8cpp_source.html#l00088">llvm::CallGraph::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00154">llvm::printRegClassOrBank()</a>, <a class="el" href="SampleProfReader_8cpp_source.html#l00470">llvm::sampleprof::SampleProfileReaderCompactBinary::read()</a>, <a class="el" href="ExecutionEngine_2Orc_2Core_8cpp_source.html#l01100">llvm::orc::JITDylib::remove()</a>, <a class="el" href="SystemZMachineScheduler_8cpp_source.html#l00240">llvm::SystemZPostRASchedStrategy::schedNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="FunctionImport_8cpp_source.html#l00176">selectCallee()</a>, <a class="el" href="RPCSerialization_8h_source.html#l00374">llvm::orc::rpc::SerializationTraits&lt; ChannelT, Error &gt;::serialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02511">llvm::GenericSchedulerBase::setPolicy()</a>, <a class="el" href="DwarfDebug_8cpp_source.html#l00729">sortGlobalExprs()</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l00378">translateImmediate()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00291">llvm::mca::RegisterFile::tryEliminateMove()</a>, and <a class="el" href="CoverageMappingWriter_8cpp_source.html#l00117">llvm::coverage::CoverageMappingWriter::write()</a>.</p>

</div>
</div>
<a id="a34f9183f21b42d44056b2dfb0a872d20" name="a34f9183f21b42d44056b2dfb0a872d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f9183f21b42d44056b2dfb0a872d20">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64AdvSIMDScalar&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simd-scalar&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e158f6bc607637bde46f2974a2ecf88" name="a4e158f6bc607637bde46f2974a2ecf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e158f6bc607637bde46f2974a2ecf88">&#9670;&nbsp;</a></span>insertCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * insertCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">274</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00311">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00471">llvm::getKillRegState()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="ac67ddee154305e17ed2acb0303fe4f80" name="ac67ddee154305e17ed2acb0303fe4f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ddee154305e17ed2acb0303fe4f80">&#9670;&nbsp;</a></span>isFPR64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFPR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00294">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>.</p>

</div>
</div>
<a id="a73b71ce362681a4722b85397b9b7e8c8" name="a73b71ce362681a4722b85397b9b7e8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b71ce362681a4722b85397b9b7e8c8">&#9670;&nbsp;</a></span>isTransformable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTransformable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">184</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00091">MI</a>.</p>

</div>
</div>
<a id="a7fc7b14f41e8cf70fccd79f6c967fed9" name="a7fc7b14f41e8cf70fccd79f6c967fed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc7b14f41e8cf70fccd79f6c967fed9">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesDeleted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> deleted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a8da651b52638af71198c22c0df32" name="a323a8da651b52638af71198c22c0df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a8da651b52638af71198c22c0df32">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesInserted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of cross-class <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> inserted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac1bf58543704f4241435547bb846d7" name="acac1bf58543704f4241435547bb846d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1bf58543704f4241435547bb846d7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScalarInsnsUsed&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> used&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aacd2ab195054a3e6a74bfbb9d5d571c8" name="aacd2ab195054a3e6a74bfbb9d5d571c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2ab195054a3e6a74bfbb9d5d571c8">&#9670;&nbsp;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line">    <span class="keywordflow">return</span> <span class="keyword">false</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AliasSetTracker_8cpp_source.html#l00454">llvm::AliasSetTracker::add()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00176">addCalleeSavedRegs()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00059">addHints()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00942">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00641">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00487">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00590">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00257">llvm::addLiveIns()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00175">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00199">llvm::MachineInstr::addOperand()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00654">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02202">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10198">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00583">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00930">llvm::RegPressureTracker::advance()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00202">allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00262">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00169">allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00253">allocateSystemSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00325">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00223">allPhiOperandsUndefined()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00617">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="ARMAsmBackendDarwin_8h_source.html#l00021">llvm::ARMAsmBackendDarwin::ARMAsmBackendDarwin()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09915">attachMEMCPYScratchRegs()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00143">llvm::LivePhysRegs::available()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00144">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00135">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00125">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00866">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03750">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03782">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05373">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01266">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01025">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00031">llvm::calculateSpillWeightsAndHints()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03468">canCombine()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00237">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00432">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00432">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00458">canFoldIntoSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00498">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00753">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00624">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02706">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02048">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00405">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00640">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02912">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00133">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="FunctionAttrs_8cpp_source.html#l00111">checkFunctionMemoryAccess()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00176">llvm::clearMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00182">llvm::clearMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00179">llvm::clearRef()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00407">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00552">llvm::RegisterOperands::collect()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00231">collectVirtualRegUses()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00104">CombineCVTAToLocal()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00246">llvm::computeLiveIns()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01505">computeLiveOuts()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00966">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00322">llvm::ConstantFoldBinOp()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00127">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00040">llvm::constrainOperandRegClass()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00036">llvm::InstructionSelector::constrainOperandRegToRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00030">llvm::constrainRegToClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00113">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="Context_8h_source.html#l00057">llvm::mca::Context::Context()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00098">convertImplicitDefToConstZero()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05934">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05959">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02526">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00055">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64AsmBackend_8cpp_source.html#l00731">llvm::createAArch64leAsmBackend()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00240">createAArch64MCAsmInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00262">createAArch64MCInstPrinter()</a>, <a class="el" href="AMDGPUMCTargetDesc_8cpp_source.html#l00075">createAMDGPUMCInstPrinter()</a>, <a class="el" href="ARCMCTargetDesc_8cpp_source.html#l00065">createARCMCInstPrinter()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01309">createARMAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01339">llvm::createARMBEAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01332">llvm::createARMLEAsmBackend()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00189">createARMMCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00226">createARMMCInstPrinter()</a>, <a class="el" href="AVRMCTargetDesc_8cpp_source.html#l00059">createAVRMCInstPrinter()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00617">createBBSelectReg()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00080">llvm::createBPFbeMCCodeEmitter()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00074">llvm::createBPFMCCodeEmitter()</a>, <a class="el" href="BPFMCTargetDesc_8cpp_source.html#l00061">createBPFMCInstPrinter()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00221">createHexagonMCAsmInfo()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00234">createHexagonMCInstPrinter()</a>, <a class="el" href="LanaiMCTargetDesc_8cpp_source.html#l00074">createLanaiMCInstPrinter()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00427">createLaneMaskReg()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04184">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00406">llvm::Target::createMCAsmBackend()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00338">llvm::Target::createMCAsmInfo()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00453">llvm::Target::createMCCodeEmitter()</a>, <a class="el" href="WebAssemblyMCTargetDesc_8cpp_source.html#l00054">createMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00443">llvm::Target::createMCInstPrinter()</a>, <a class="el" href="MipsAsmBackend_8cpp_source.html#l00585">llvm::createMipsAsmBackend()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00083">createMipsMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00094">createMipsMCInstPrinter()</a>, <a class="el" href="MSP430MCTargetDesc_8cpp_source.html#l00050">createMSP430MCInstPrinter()</a>, <a class="el" href="NVPTXMCTargetDesc_8cpp_source.html#l00052">createNVPTXMCInstPrinter()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00078">createPPCMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00280">createPPCMCInstPrinter()</a>, <a class="el" href="R600MCCodeEmitter_8cpp_source.html#l00093">llvm::createR600MCCodeEmitter()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00051">createRISCVMCAsmInfo()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00070">createRISCVMCInstPrinter()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00089">llvm::createSIMCCodeEmitter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00035">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00084">createSparcMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00044">createSparcV9MCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00149">createSystemZMCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00177">createSystemZMCInstPrinter()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01974">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00693">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l00839">llvm::createX86_32AsmBackend()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l00858">llvm::createX86_64AsmBackend()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00321">createX86MCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00364">createX86MCInstPrinter()</a>, <a class="el" href="XCoreMCTargetDesc_8cpp_source.html#l00068">createXCoreMCInstPrinter()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02044">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01602">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01929">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00062">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00534">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00697">llvm::RegPressureTracker::discoverLiveInOrOut()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01351">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00409">doCandidateWalk()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00138">dominatesAllUsesOf()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00597">doVRegRenaming()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00039">llvm::DWARFDebugLoc::LocationList::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00288">llvm::dwarf::CIE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00315">llvm::dwarf::FDE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00274">llvm::dwarf::CFIProgram::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00543">llvm::DWARFDebugFrame::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00067">llvm::DWARFDebugLoc::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00222">llvm::DWARFDebugLoclists::LocationList::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00260">llvm::DWARFDebugLoclists::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00031">dumpExpression()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00077">dumpLocation()</a>, <a class="el" href="DWARFContext_8cpp_source.html#l00296">dumpLoclistsSection()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00180">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01140">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00083">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00313">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00460">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00102">emitCallSPUpdate()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10559">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10417">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00388">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00822">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00225">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03059">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03437">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03346">emitIndirectSrc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00289">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03537">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09623">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30828">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04209">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00676">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00116">llvm::ARCFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00356">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00145">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00042">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00767">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00341">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00152">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00067">emitPrologueEpilogueSPUpdate()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00185">llvm::emitThumbRegPlusImmediate()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28843">emitXBegin()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00674">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06323">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06290">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00048">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01011">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04362">extractRsrcPtr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10484">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l03837">llvm::SMSchedule::finalizeSchedule()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00520">findOnlyInterestingUse()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01969">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00351">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00316">findSingleRegDef()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00294">findSingleRegUse()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00168">findStartOfTree()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00378">findSurvivorBackwards()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01618">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00082">findUnusedSGPRNonCalleeSaved()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01206">findUseBetween()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00156">fixupGlobalSaddr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02446">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02237">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03160">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01332">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00699">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03076">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00235">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06487">forceReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00855">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04058">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03943">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04022">genMaddR()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00455">llvm::LegalizerInfo::getAction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06058">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00517">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00279">llvm::getConstantFPVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00210">llvm::getConstantVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00221">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01942">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00161">getCopyRegClasses()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00650">getDataDeps()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00287">llvm::getDefIgnoringCopies()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00197">getDefRegMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02525">getFoldableImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03806">getImmedFromMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00808">getImmOrMaterializedImm()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01180">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00268">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00331">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00275">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00509">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01504">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00211">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00357">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00159">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00157">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00405">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01237">llvm::RegPressureTracker::getLastUsedLanes()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01202">llvm::AMDGPULegalizerInfo::getLiveInRegister()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00257">llvm::getLiveLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00433">getLiveLanesAt()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01227">llvm::RegPressureTracker::getLiveLanesAt()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00203">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00276">llvm::getLiveRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01248">llvm::RegPressureTracker::getLiveThroughAt()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00148">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00333">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01111">getNewSource()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">llvm::getOpcodeDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00176">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03705">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00120">getOrExecSource()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00936">getOtherVRegDef()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00680">getPHIDeps()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00112">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00029">getRC32()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00290">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00391">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00553">getRegClassesForCopy()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01803">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00262">llvm::SIRegisterInfo::getRegClassForTypeOnBank()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00089">llvm::VirtRegMap::getRegInfo()</a>, <a class="el" href="MCContext_8h_source.html#l00315">llvm::MCContext::getRegisterInfo()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00112">llvm::LLVMDisasmContext::getRegisterInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01087">llvm::AMDGPU::getRegOperandSize()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00253">llvm::getRegPressure()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00466">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00964">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00807">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00343">getSingleDef()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00489">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00425">getSubRegForIndex()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00367">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01420">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03626">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00269">getVRegDef()</a>, <a class="el" href="MIParser_8cpp_source.html#l00323">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00529">GetVRegRenameMap()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06254">llvm::getVRegSubRegDef()</a>, <a class="el" href="X86WinAllocaExpander_8cpp_source.html#l00079">getWinAllocaAmount()</a>, <a class="el" href="CSEInfo_8h_source.html#l00172">llvm::GISelInstProfileBuilder::GISelInstProfileBuilder()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01441">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01454">llvm::LiveIntervals::handleMoveIntoBundle()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00331">HandleVRSaveUpdate()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00574">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00044">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01141">hasOneNonDBGUseInst()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00287">hasOneUse()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00667">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00686">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02512">hasTiedDef()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02279">hasUseAfterLoop()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00146">hasVectorOperands()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00663">llvm::SIInstrInfo::hasVGPRUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00954">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00469">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00097">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00209">llvm::LiveRegSet::init()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00055">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00385">llvm::MIRParserImpl::initializeMachineFunction()</a>, <a class="el" href="ModuleSymbolTable_8cpp_source.html#l00071">initializeRecordStreamer()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00059">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00073">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00179">llvm::WebAssemblyInstrInfo::insertBranch()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l12012">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01953">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14765">llvm::PPCTargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00923">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01698">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00351">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00936">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00116">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00755">insertPHI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02088">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00540">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00790">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00657">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02742">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00795">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01818">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00057">llvm::InstructionSelector::isBaseWithConstantOffset()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00255">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00947">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00073">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00308">isDefBetween()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00288">isDefLiveOut()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02555">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00059">isImplicitlyDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00214">isImplicitlyDefined()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00913">isInvariantStore()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00470">isKilled()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00373">llvm::isKnownNeverNaN()</a>, <a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00160">llvm::isKnownNeverSNaN()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00486">llvm::LegalizerInfo::isLegal()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00491">llvm::LegalizerInfo::isLegalOrCustom()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03811">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03839">llvm::SIInstrInfo::isLegalVSrcOperand()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00721">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00282">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l03616">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l03644">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00146">llvm::isModAndRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00143">llvm::isModOrRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00150">llvm::isModSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00156">llvm::isMustSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00139">llvm::isNoModRef()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00997">llvm::isOfRegClass()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00048">llvm::InstructionSelector::isOperandImmEqual()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00801">isOperandKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03850">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00482">llvm::X86InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00153">llvm::isRefSet()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00316">isSafeToMove()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00064">isSCC()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10635">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00142">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03764">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00145">isSimpleIf()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00306">isSSA()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03511">isTerminalReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00160">llvm::isTriviallyDead()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00491">isValidCopy()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00213">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01811">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00655">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00044">llvm::LegalizationArtifactCombiner::LegalizationArtifactCombiner()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00878">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00598">llvm::AArch64LegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00774">llvm::AMDGPULegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00358">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01131">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00984">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l00957">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04173">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01275">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01160">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01309">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01029">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01075">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04403">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04154">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03913">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04025">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10059">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="LiveRangeEdit_8h_source.html#l00138">llvm::LiveRangeEdit::LiveRangeEdit()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00045">LLVMCreateDisasmCPUFeatures()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00085">llvm::LLVMDisasmContext::LLVMDisasmContext()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00299">LLVMSetDisasmOptions()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01213">llvm::AMDGPULegalizerInfo::loadInputValue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03227">loadM0FromVGPR()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01160">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04292">loadSRsrcFromVGPR()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00489">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00181">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00501">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00374">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00404">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00260">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00347">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00357">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00323">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00691">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01277">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00307">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00333">LowerFPToInt()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00070">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00184">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00230">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00705">llvm::machineFunctionIsIllegal()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00158">llvm::MIPatternMatch::bind_ty&lt; Class &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00046">llvm::MIPatternMatch::ConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00086">llvm::MIPatternMatch::And&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00104">llvm::MIPatternMatch::Or&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00178">llvm::MIPatternMatch::BinaryOp_match&lt; LHS_P, RHS_P, Opcode, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00245">llvm::MIPatternMatch::UnaryOp_match&lt; SrcTy, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00033">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00326">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02427">MatchingStackOffset()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00457">matchSwap()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00397">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00364">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00619">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01221">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00734">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00060">maybeRewriteToDrop()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00074">maybeRewriteToFallthrough()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02716">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00024">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00596">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00483">moveForSingleUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00186">moveOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04696">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01395">needToReserveScavengingSpillSlots()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00400">oneUseDominatesOtherUses()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00149">optimizeCall()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01183">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02866">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00284">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03465">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01644">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04591">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00171">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03745">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00494">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02199">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00188">optimizeVcndVcmpPair()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00120">llvm::CallLowering::packRegs()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00075">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00330">phiHasBreakDef()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00318">phiHasVGPROperands()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00379">populateCandidates()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10105">llvm::SITargetLowering::PostISelFolding()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01550">llvm::HexagonInstrInfo::PredicateInstruction()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00205">llvm::prettyPrintRegisterOp()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00604">llvm::MIPrinter::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01469">llvm::MachineInstr::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00284">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00740">llvm::MachineOperand::print()</a>, <a class="el" href="X86WinCOFFTargetStreamer_8cpp_source.html#l00290">printFPOReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00091">printLivenessInfo()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00036">llvm::printLivesAt()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00876">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01740">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00326">propagateLocalCopies()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01165">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04112">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00771">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00747">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00279">llvm::recomputeLivenessFlags()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03953">llvm::PPCInstrInfo::reduceLoopCount()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00466">regIsPICBase()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00528">rematerializeCheapDef()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00419">removeCopies()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00295">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02261">replaceRegUsesAfterLoop()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00025">llvm::CombinerHelper::replaceRegWith()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00159">rescheduleCanonically()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01834">reservePrivateMemoryRegs()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01242">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00219">llvm::WebAssemblyInstrInfo::reverseBranchCondition()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00647">runOnBasicBlock()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00412">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00060">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="Legalizer_8cpp_source.html#l00142">llvm::Legalizer::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00410">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00062">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="WebAssemblyAsmPrinter_8h_source.html#l00049">llvm::WebAssemblyAsmPrinter::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00751">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00677">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00623">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00578">selectCopy()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00782">selectFCMPOpc()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00230">selectMergeValues()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00768">selectSelectOpc()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00528">selectSubregisterCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00261">selectUnmergeValues()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00098">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03289">setM0ToIndexFromSGPR()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00160">llvm::setMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00172">llvm::setModAndRef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00168">llvm::setMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00164">llvm::setRef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00052">llvm::MachineOperand::setReg()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00397">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00587">setRegsToType()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00574">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00412">llvm::SIInstrInfo::shouldClusterMemOps()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00814">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00315">shrinkScalarLogicOp()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00557">llvm::SMSchedule::SMSchedule()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01816">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02172">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02071">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00567">spillVGPRtoAGPR()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00873">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00139">splitMBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01635">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="EarlyIfConversion_8cpp.html#a934f14f58650acc924fb18d1157f4d78">STATISTIC()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01026">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00309">tryAddToFoldList()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00197">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00331">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00383">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00216">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00137">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00094">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00830">tryConstantFoldOp()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00172">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00423">tryToFoldACImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00088">tryToGetTargetInfo()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00338">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00972">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00460">updateLiveness()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00180">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01049">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04534">updateOperandRegConstraints()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00055">updatePHIs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00344">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03024">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01075">llvm::LiveInterval::verify()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01191">verifyCFIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03114">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00305">verifyLeafProcRegUse()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00070">llvm::VirtRegMap::VirtRegMap()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00481">X86SelectAddress()</a>, and <a class="el" href="LiveRangeEdit_8h_source.html#l00148">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="a92a6b0a9b7228d190b0a7d8ae3ef03c7" name="a92a6b0a9b7228d190b0a7d8ae3ef03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6b0a9b7228d190b0a7d8ae3ef03c7">&#9670;&nbsp;</a></span>SubReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SubReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">104</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00285">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03750">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03782">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00966">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02404">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02377">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="MachineOperand_8h_source.html#l00765">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03437">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03346">emitIndirectSrc()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01365">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00124">llvm::finalizeBundle()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01969">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00531">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04900">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00235">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00362">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00802">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06217">llvm::getRegSequenceSubReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01048">llvm::SuperRegClassIterator::getSubReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00305">getSubRegForClass()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00043">llvm::MCRegisterInfo::getSubRegIndex()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00755">insertPHI()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00390">instAccessReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00418">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00412">instReadsReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03104">isSubRegOf()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00614">narrowIfNeeded()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01056">llvm::SuperRegClassIterator::operator++()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l09562">performBitcastCombine()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00740">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00262">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00963">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00578">selectCopy()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00528">selectSubregisterCopy()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00276">llvm::AVRRegisterInfo::shouldCoalesce()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00542">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00782">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="GCNRegBankReassign_8cpp.html#a66d67ecf1a420dd1fbea4dec3c854182">STATISTIC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01574">swapRegAndNonRegOperand()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00972">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00143">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00851">Widen()</a>.</p>

</div>
</div>
<a id="a50393ef1e907f83e77bd8001063ca87b" name="a50393ef1e907f83e77bd8001063ca87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50393ef1e907f83e77bd8001063ca87b">&#9670;&nbsp;</a></span>TransformAll</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; TransformAll(&quot;aarch64-simd-scalar-force-all&quot;, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> of AdvSIMD scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> everywhere&quot;), cl::init(false), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-simd-scalar-force-all&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Force <a class="el" href="Localizer_8cpp.html#a428090a453f41a199ef67fc3f2179fbc">use</a> of AdvSIMD scalar <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> everywhere&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:25:16 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
