// Seed: 2851129042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
  assign id_9 = -1 - id_8;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1  = 32'd15,
    parameter id_11 = 32'd56
) (
    input wor id_0,
    output tri0 _id_1,
    output supply0 id_2,
    input wor id_3,
    output tri id_4,
    output supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    output tri id_10,
    output supply1 _id_11
);
  logic [id_11 : id_1] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
