/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = !(celloutsig_1_8z ? celloutsig_1_14z : celloutsig_1_4z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_4z[8] ? celloutsig_1_15z : celloutsig_1_7z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : in_data[65]);
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_5z;
  assign celloutsig_0_4z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_1_18z = celloutsig_1_4z[3] | celloutsig_1_10z;
  assign celloutsig_0_5z = celloutsig_0_2z | in_data[22];
  assign celloutsig_0_1z = in_data[49] | in_data[81];
  assign celloutsig_1_2z = celloutsig_1_0z | celloutsig_1_1z[5];
  assign celloutsig_0_16z = celloutsig_0_2z ^ celloutsig_0_15z;
  assign celloutsig_0_17z = celloutsig_0_14z ^ celloutsig_0_7z[17];
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_4z = { in_data[152:145], celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[5:0], celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_7z[8:4] };
  assign celloutsig_1_3z = { in_data[124], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, in_data[186:185] };
  assign celloutsig_1_7z = celloutsig_1_4z[8:5] === celloutsig_1_4z[3:0];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } === { in_data[174:170], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[152:147] === in_data[160:155];
  assign celloutsig_1_14z = ! in_data[190:170];
  assign celloutsig_0_9z = { celloutsig_0_6z[3:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z } || { in_data[28:16], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_11z[3], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z } || { celloutsig_0_6z[5:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z } || { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[55:48] < in_data[34:27];
  assign celloutsig_1_5z = | in_data[124:120];
  assign celloutsig_0_25z = | { celloutsig_0_7z[24:19], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_1_6z = in_data[120] & celloutsig_1_4z[0];
  assign celloutsig_0_10z = celloutsig_0_5z & celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_13z & celloutsig_0_0z;
  assign celloutsig_0_3z = ~^ in_data[39:32];
  assign celloutsig_0_15z = ~^ { celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_7z = { in_data[40:31], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } << { in_data[61:38], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[136:130] << in_data[168:162];
  assign celloutsig_0_6z = { in_data[28:27], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } <<< { in_data[85:81], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_23z = { in_data[77], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_13z } <<< { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_26z = { in_data[81], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_13z } <<< { _00_[6:3], celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_27z = { celloutsig_0_11z[6:1], celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_16z } <<< { celloutsig_0_23z[7:4], celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_20z = ~((celloutsig_0_19z & celloutsig_0_12z) | celloutsig_0_11z[4]);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_11z = { in_data[74:69], celloutsig_0_0z };
  assign celloutsig_0_19z = ~((celloutsig_0_15z & celloutsig_0_7z[20]) | (celloutsig_0_3z & celloutsig_0_1z));
  assign { out_data[128], out_data[96], out_data[44:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
