{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys","version":"0.33-6","section":"electronics","priority":"optional","architecture":"amd64","depends":["tcl-dev","libffi-dev","libreadline-dev"],"installedSize":506,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/main/y/yosys/yosys-dev_0.33-6_amd64.deb","size":102260,"md5":"06f13093bc69a3b0ec6ed66ef02830c9","sha256":"19203fc86d8db8032728beb41daf66be612a6a0c3d9333f5968f1e08a63c235b","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}