02:24:25 INFO  : Registering command handlers for SDK TCF services
02:24:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
02:24:28 INFO  : XSCT server has started successfully.
02:24:28 INFO  : Successfully done setting XSCT server connection channel  
02:24:28 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
02:24:28 INFO  : Successfully done setting SDK workspace  
02:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:26:32 INFO  : 'fpga -state' command is executed.
02:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:33 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:26:33 INFO  : 'jtag frequency' command is executed.
02:26:33 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:33 INFO  : Context for 'APU' is selected.
02:26:33 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:33 INFO  : Context for 'APU' is selected.
02:26:33 INFO  : 'stop' command is executed.
02:26:33 INFO  : 'ps7_init' command is executed.
02:26:33 INFO  : 'ps7_post_config' command is executed.
02:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:33 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:34 INFO  : Memory regions updated for context APU
02:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:34 INFO  : 'con' command is executed.
02:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:26:34 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:27:21 INFO  : Disconnected from the channel tcfchan#1.
02:27:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:27:22 INFO  : 'fpga -state' command is executed.
02:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:22 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:27:22 INFO  : 'jtag frequency' command is executed.
02:27:22 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:22 INFO  : Context for 'APU' is selected.
02:27:25 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:25 INFO  : Context for 'APU' is selected.
02:27:25 INFO  : 'stop' command is executed.
02:27:26 INFO  : 'ps7_init' command is executed.
02:27:26 INFO  : 'ps7_post_config' command is executed.
02:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:26 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:26 INFO  : Memory regions updated for context APU
02:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:26 INFO  : 'con' command is executed.
02:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:27:26 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:32:22 INFO  : Disconnected from the channel tcfchan#2.
02:32:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:32:23 INFO  : 'fpga -state' command is executed.
02:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:24 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:32:24 INFO  : 'jtag frequency' command is executed.
02:32:24 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:32:24 INFO  : Context for 'APU' is selected.
02:32:27 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:32:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:27 INFO  : Context for 'APU' is selected.
02:32:27 INFO  : 'stop' command is executed.
02:32:27 INFO  : 'ps7_init' command is executed.
02:32:27 INFO  : 'ps7_post_config' command is executed.
02:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:27 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:27 INFO  : Memory regions updated for context APU
02:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:28 INFO  : 'con' command is executed.
02:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:32:28 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
03:18:52 INFO  : Disconnected from the channel tcfchan#3.
03:31:14 INFO  : Registering command handlers for SDK TCF services
03:31:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
03:31:17 INFO  : XSCT server has started successfully.
03:31:17 INFO  : Successfully done setting XSCT server connection channel  
03:31:17 INFO  : Successfully done setting SDK workspace  
03:31:17 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
03:31:17 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
03:31:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637454640780,  Project:1637448638934
03:31:21 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
03:31:22 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
03:31:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:31:33 INFO  : 
03:31:34 INFO  : Updating hardware inferred compiler options for app_test.
03:31:34 INFO  : Clearing existing target manager status.
03:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:55:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
03:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:55:52 INFO  : 'fpga -state' command is executed.
03:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:52 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:55:52 INFO  : 'jtag frequency' command is executed.
03:55:52 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:55:52 INFO  : Context for 'APU' is selected.
03:55:52 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:52 INFO  : Context for 'APU' is selected.
03:55:53 INFO  : 'stop' command is executed.
03:55:53 INFO  : 'ps7_init' command is executed.
03:55:53 INFO  : 'ps7_post_config' command is executed.
03:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:53 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:53 INFO  : Memory regions updated for context APU
03:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:54 INFO  : 'con' command is executed.
03:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:55:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
03:57:23 INFO  : Disconnected from the channel tcfchan#1.
03:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:57:24 INFO  : 'fpga -state' command is executed.
03:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:25 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:57:25 INFO  : 'jtag frequency' command is executed.
03:57:25 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:57:25 INFO  : Context for 'APU' is selected.
03:57:27 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:28 INFO  : Context for 'APU' is selected.
03:57:28 INFO  : 'stop' command is executed.
03:57:28 INFO  : 'ps7_init' command is executed.
03:57:28 INFO  : 'ps7_post_config' command is executed.
03:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:28 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:28 INFO  : Memory regions updated for context APU
03:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:28 INFO  : 'con' command is executed.
03:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:57:28 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
04:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
04:01:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
04:01:51 INFO  : Disconnected from the channel tcfchan#2.
04:01:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
04:01:52 INFO  : 'fpga -state' command is executed.
04:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:52 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
04:01:52 INFO  : 'jtag frequency' command is executed.
04:01:52 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:01:52 INFO  : Context for 'APU' is selected.
04:01:52 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
04:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
04:01:52 INFO  : Context for 'APU' is selected.
04:01:53 INFO  : 'stop' command is executed.
04:01:53 INFO  : 'ps7_init' command is executed.
04:01:53 INFO  : 'ps7_post_config' command is executed.
04:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:53 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
04:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

04:01:53 INFO  : Memory regions updated for context APU
04:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:54 INFO  : 'con' command is executed.
04:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

04:01:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:02:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637459937844,  Project:1637454640780
05:02:30 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:02:33 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
05:02:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:02:43 INFO  : 
05:02:43 INFO  : Updating hardware inferred compiler options for app_test.
05:02:43 INFO  : Clearing existing target manager status.
05:02:43 INFO  : Closing and re-opening the MSS file of ther project app_test_bsp
05:02:44 INFO  : Closing and re-opening the MSS file of ther project app_test_bsp
05:02:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
05:02:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
05:07:23 INFO  : Disconnected from the channel tcfchan#3.
05:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:07:24 INFO  : 'fpga -state' command is executed.
05:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:24 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:07:24 INFO  : 'jtag frequency' command is executed.
05:07:24 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:07:24 INFO  : Context for 'APU' is selected.
05:07:24 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
05:07:24 INFO  : Context for 'APU' is selected.
05:07:25 INFO  : 'stop' command is executed.
05:07:25 INFO  : 'ps7_init' command is executed.
05:07:25 INFO  : 'ps7_post_config' command is executed.
05:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:26 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
05:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:07:26 INFO  : Memory regions updated for context APU
05:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:27 INFO  : 'con' command is executed.
05:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:07:27 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:07:36 INFO  : Disconnected from the channel tcfchan#4.
05:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:07:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
05:07:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:07:46 INFO  : 'fpga -state' command is executed.
05:07:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:07:46 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:07:46 INFO  : 'jtag frequency' command is executed.
05:07:46 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:07:47 INFO  : Context for 'APU' is selected.
05:07:47 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
05:07:47 INFO  : Context for 'APU' is selected.
05:07:47 INFO  : 'stop' command is executed.
05:07:47 INFO  : 'ps7_init' command is executed.
05:07:47 INFO  : 'ps7_post_config' command is executed.
05:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:48 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
05:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:07:49 INFO  : Memory regions updated for context APU
05:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:07:49 INFO  : 'con' command is executed.
05:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:07:49 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:08:23 INFO  : Disconnected from the channel tcfchan#5.
05:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:08:24 INFO  : 'fpga -state' command is executed.
05:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:08:25 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:08:25 INFO  : 'jtag frequency' command is executed.
05:08:25 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:08:25 INFO  : Context for 'APU' is selected.
05:08:25 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:08:25 INFO  : 'configparams force-mem-access 1' command is executed.
05:08:25 INFO  : Context for 'APU' is selected.
05:08:25 INFO  : 'stop' command is executed.
05:08:25 INFO  : 'ps7_init' command is executed.
05:08:25 INFO  : 'ps7_post_config' command is executed.
05:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:27 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
05:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:08:27 INFO  : Memory regions updated for context APU
05:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:08:27 INFO  : 'con' command is executed.
05:08:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:08:27 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
05:10:03 INFO  : Disconnected from the channel tcfchan#6.
05:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
05:10:04 INFO  : 'fpga -state' command is executed.
05:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:10:05 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
05:10:05 INFO  : 'jtag frequency' command is executed.
05:10:05 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:10:05 INFO  : Context for 'APU' is selected.
05:10:05 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
05:10:05 INFO  : 'configparams force-mem-access 1' command is executed.
05:10:05 INFO  : Context for 'APU' is selected.
05:10:05 INFO  : 'stop' command is executed.
05:10:05 INFO  : 'ps7_init' command is executed.
05:10:05 INFO  : 'ps7_post_config' command is executed.
05:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:07 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
05:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

05:10:07 INFO  : Memory regions updated for context APU
05:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:10:07 INFO  : 'con' command is executed.
05:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

05:10:07 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
06:56:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637466774834,  Project:1637459937844
06:56:03 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
06:56:07 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
06:56:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
06:56:17 INFO  : 
06:56:18 INFO  : Updating hardware inferred compiler options for app_test.
06:56:18 INFO  : Clearing existing target manager status.
06:56:18 INFO  : Closing and re-opening the MSS file of ther project app_test_bsp
06:56:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
06:56:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:15:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
07:15:18 INFO  : Disconnected from the channel tcfchan#7.
07:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:15:19 INFO  : 'fpga -state' command is executed.
07:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:15:20 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:15:20 INFO  : 'jtag frequency' command is executed.
07:15:20 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:15:20 INFO  : Context for 'APU' is selected.
07:15:20 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
07:15:20 INFO  : Context for 'APU' is selected.
07:15:20 INFO  : 'stop' command is executed.
07:15:20 INFO  : 'ps7_init' command is executed.
07:15:20 INFO  : 'ps7_post_config' command is executed.
07:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:15:23 ERROR : Memory write error at 0x50000000. APB AP transaction error, DAP status f0000021
07:15:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
----------------End of Script----------------

07:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:15:45 INFO  : 'fpga -state' command is executed.
07:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:15:45 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:15:45 INFO  : 'jtag frequency' command is executed.
07:15:45 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:15:45 INFO  : Context for 'APU' is selected.
07:15:45 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
07:15:45 INFO  : Context for 'APU' is selected.
07:15:45 INFO  : 'stop' command is executed.
07:15:45 ERROR : AP transaction error, DAP status f0000021
07:15:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
----------------End of Script----------------

07:34:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637469232376,  Project:1637466774834
07:34:46 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
07:34:47 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
07:34:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
07:34:56 INFO  : 
07:34:57 INFO  : Updating hardware inferred compiler options for app_test.
07:34:57 INFO  : Clearing existing target manager status.
07:34:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
07:35:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
07:35:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:35:10 ERROR : fpga configuration failed. DONE PIN is not HIGH
07:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:35:30 ERROR : fpga initialization failed
07:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:35:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
07:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:36:48 INFO  : 'fpga -state' command is executed.
07:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:36:48 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:36:48 INFO  : 'jtag frequency' command is executed.
07:36:48 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:36:48 INFO  : Context for 'APU' is selected.
07:36:48 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
07:36:48 INFO  : Context for 'APU' is selected.
07:36:48 INFO  : 'stop' command is executed.
07:36:49 INFO  : 'ps7_init' command is executed.
07:36:49 INFO  : 'ps7_post_config' command is executed.
07:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:49 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
07:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:36:49 INFO  : Memory regions updated for context APU
07:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:49 INFO  : 'con' command is executed.
07:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:36:49 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:38:24 INFO  : Disconnected from the channel tcfchan#8.
07:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:38:25 INFO  : 'fpga -state' command is executed.
07:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:38:25 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:38:25 INFO  : 'jtag frequency' command is executed.
07:38:25 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:38:25 INFO  : Context for 'APU' is selected.
07:38:25 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:38:25 INFO  : 'configparams force-mem-access 1' command is executed.
07:38:25 INFO  : Context for 'APU' is selected.
07:38:25 INFO  : 'stop' command is executed.
07:38:26 INFO  : 'ps7_init' command is executed.
07:38:26 INFO  : 'ps7_post_config' command is executed.
07:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:38:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:38:26 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:38:26 INFO  : 'configparams force-mem-access 0' command is executed.
07:38:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:38:26 INFO  : Memory regions updated for context APU
07:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:38:26 INFO  : 'con' command is executed.
07:38:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:38:26 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:39:33 INFO  : Disconnected from the channel tcfchan#9.
07:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:39:35 INFO  : 'fpga -state' command is executed.
07:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:39:35 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:39:35 INFO  : 'jtag frequency' command is executed.
07:39:35 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:39:35 INFO  : Context for 'APU' is selected.
07:39:35 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:39:35 INFO  : 'configparams force-mem-access 1' command is executed.
07:39:35 INFO  : Context for 'APU' is selected.
07:39:35 INFO  : 'stop' command is executed.
07:39:37 INFO  : 'ps7_init' command is executed.
07:39:37 INFO  : 'ps7_post_config' command is executed.
07:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:39:39 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
07:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
----------------End of Script----------------

07:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:39:49 INFO  : 'fpga -state' command is executed.
07:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:39:49 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:39:49 INFO  : 'jtag frequency' command is executed.
07:39:49 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:39:49 INFO  : Context for 'APU' is selected.
07:39:49 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:39:49 INFO  : 'configparams force-mem-access 1' command is executed.
07:39:49 INFO  : Context for 'APU' is selected.
07:39:49 INFO  : 'stop' command is executed.
07:39:49 ERROR : AP transaction error, DAP status f0000021
07:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
----------------End of Script----------------

07:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:40:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
07:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:40:11 INFO  : 'fpga -state' command is executed.
07:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:40:11 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:40:11 INFO  : 'jtag frequency' command is executed.
07:40:11 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:40:11 INFO  : Context for 'APU' is selected.
07:40:11 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:40:11 INFO  : 'configparams force-mem-access 1' command is executed.
07:40:11 INFO  : Context for 'APU' is selected.
07:40:12 INFO  : 'stop' command is executed.
07:40:12 INFO  : 'ps7_init' command is executed.
07:40:12 INFO  : 'ps7_post_config' command is executed.
07:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:12 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
07:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:40:13 INFO  : Memory regions updated for context APU
07:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:13 INFO  : 'con' command is executed.
07:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:40:13 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:41:56 INFO  : Disconnected from the channel tcfchan#10.
07:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:41:57 INFO  : 'fpga -state' command is executed.
07:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:41:57 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:41:57 INFO  : 'jtag frequency' command is executed.
07:41:57 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:41:57 INFO  : Context for 'APU' is selected.
07:41:57 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
07:41:58 INFO  : Context for 'APU' is selected.
07:41:58 INFO  : 'stop' command is executed.
07:41:58 INFO  : 'ps7_init' command is executed.
07:41:58 INFO  : 'ps7_post_config' command is executed.
07:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:58 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:41:58 INFO  : 'configparams force-mem-access 0' command is executed.
07:41:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:41:59 INFO  : Memory regions updated for context APU
07:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:41:59 INFO  : 'con' command is executed.
07:41:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:41:59 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:42:27 INFO  : Disconnected from the channel tcfchan#11.
07:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:42:29 INFO  : 'fpga -state' command is executed.
07:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:42:29 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:42:29 INFO  : 'jtag frequency' command is executed.
07:42:29 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:42:29 INFO  : Context for 'APU' is selected.
07:42:29 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
07:42:30 INFO  : Context for 'APU' is selected.
07:42:30 INFO  : 'stop' command is executed.
07:42:31 INFO  : 'ps7_init' command is executed.
07:42:31 INFO  : 'ps7_post_config' command is executed.
07:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:42:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:42:34 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
07:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
----------------End of Script----------------

07:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:42:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:42:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
07:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:43:56 INFO  : 'fpga -state' command is executed.
07:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:43:57 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:43:57 INFO  : 'jtag frequency' command is executed.
07:43:57 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:43:57 INFO  : Context for 'APU' is selected.
07:43:57 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:43:57 INFO  : 'configparams force-mem-access 1' command is executed.
07:43:57 INFO  : Context for 'APU' is selected.
07:43:57 INFO  : 'stop' command is executed.
07:43:57 INFO  : 'ps7_init' command is executed.
07:43:57 INFO  : 'ps7_post_config' command is executed.
07:43:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:58 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
07:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:43:58 INFO  : Memory regions updated for context APU
07:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:43:58 INFO  : 'con' command is executed.
07:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:43:58 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:44:36 INFO  : Disconnected from the channel tcfchan#12.
07:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:44:38 INFO  : 'fpga -state' command is executed.
07:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:44:38 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:44:38 INFO  : 'jtag frequency' command is executed.
07:44:38 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:44:38 INFO  : Context for 'APU' is selected.
07:44:38 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:44:38 INFO  : 'configparams force-mem-access 1' command is executed.
07:44:38 INFO  : Context for 'APU' is selected.
07:44:38 INFO  : 'stop' command is executed.
07:44:38 INFO  : 'ps7_init' command is executed.
07:44:38 INFO  : 'ps7_post_config' command is executed.
07:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:44:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:44:39 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
07:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:44:39 INFO  : Memory regions updated for context APU
07:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:44:39 INFO  : 'con' command is executed.
07:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:44:39 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:47:46 INFO  : Disconnected from the channel tcfchan#13.
07:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:47:47 INFO  : 'fpga -state' command is executed.
07:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:47:47 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:47:47 INFO  : 'jtag frequency' command is executed.
07:47:47 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:47:47 INFO  : Context for 'APU' is selected.
07:47:47 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:47:47 INFO  : 'configparams force-mem-access 1' command is executed.
07:47:47 INFO  : Context for 'APU' is selected.
07:47:47 INFO  : 'stop' command is executed.
07:47:47 INFO  : 'ps7_init' command is executed.
07:47:48 INFO  : 'ps7_post_config' command is executed.
07:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:48 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
07:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:47:48 INFO  : Memory regions updated for context APU
07:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:47:48 INFO  : 'con' command is executed.
07:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:47:48 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
07:48:06 INFO  : Disconnected from the channel tcfchan#14.
07:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:48:07 INFO  : 'fpga -state' command is executed.
07:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:07 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:48:07 INFO  : 'jtag frequency' command is executed.
07:48:07 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:48:07 INFO  : Context for 'APU' is selected.
07:48:07 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
07:48:07 INFO  : Context for 'APU' is selected.
07:48:07 INFO  : 'stop' command is executed.
07:48:07 ERROR : AP transaction error, DAP status f0000021
07:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
----------------End of Script----------------

07:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:48:22 INFO  : 'fpga -state' command is executed.
07:48:25 INFO  : Memory regions updated for context APU
07:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:48:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
07:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
07:48:51 INFO  : 'fpga -state' command is executed.
07:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:48:51 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
07:48:51 INFO  : 'jtag frequency' command is executed.
07:48:51 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:48:51 INFO  : Context for 'APU' is selected.
07:48:51 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
07:48:51 INFO  : 'configparams force-mem-access 1' command is executed.
07:48:52 INFO  : Context for 'APU' is selected.
07:48:52 INFO  : 'stop' command is executed.
07:48:52 INFO  : 'ps7_init' command is executed.
07:48:52 INFO  : 'ps7_post_config' command is executed.
07:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:48:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:52 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
07:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

07:48:52 INFO  : Memory regions updated for context APU
07:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:48:53 INFO  : 'con' command is executed.
07:48:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

07:48:53 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:06:29 INFO  : Disconnected from the channel tcfchan#15.
08:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:06:31 INFO  : 'fpga -state' command is executed.
08:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:06:31 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:06:31 INFO  : 'jtag frequency' command is executed.
08:06:31 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:06:31 INFO  : Context for 'APU' is selected.
08:06:31 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:06:31 INFO  : 'configparams force-mem-access 1' command is executed.
08:06:31 INFO  : Context for 'APU' is selected.
08:06:31 INFO  : 'stop' command is executed.
08:06:31 INFO  : 'ps7_init' command is executed.
08:06:31 INFO  : 'ps7_post_config' command is executed.
08:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:32 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:06:32 INFO  : 'configparams force-mem-access 0' command is executed.
08:06:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:06:32 INFO  : Memory regions updated for context APU
08:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:06:32 INFO  : 'con' command is executed.
08:06:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:06:32 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:07:13 INFO  : Disconnected from the channel tcfchan#16.
08:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:07:14 INFO  : 'fpga -state' command is executed.
08:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:14 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:07:14 INFO  : 'jtag frequency' command is executed.
08:07:14 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:07:14 INFO  : Context for 'APU' is selected.
08:07:14 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:07:14 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:14 INFO  : Context for 'APU' is selected.
08:07:15 INFO  : 'stop' command is executed.
08:07:16 INFO  : 'ps7_init' command is executed.
08:07:16 INFO  : 'ps7_post_config' command is executed.
08:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:18 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
08:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
----------------End of Script----------------

08:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:07:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:07:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:07:40 INFO  : 'fpga -state' command is executed.
08:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:41 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:07:41 INFO  : 'jtag frequency' command is executed.
08:07:41 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:07:41 INFO  : Context for 'APU' is selected.
08:07:41 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
08:07:41 INFO  : Context for 'APU' is selected.
08:07:41 INFO  : 'stop' command is executed.
08:07:41 INFO  : 'ps7_init' command is executed.
08:07:41 INFO  : 'ps7_post_config' command is executed.
08:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:42 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
08:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:07:42 INFO  : Memory regions updated for context APU
08:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:07:42 INFO  : 'con' command is executed.
08:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:07:42 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:10:21 INFO  : Disconnected from the channel tcfchan#17.
08:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:10:22 INFO  : 'fpga -state' command is executed.
08:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:10:22 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:10:22 INFO  : 'jtag frequency' command is executed.
08:10:22 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:10:22 INFO  : Context for 'APU' is selected.
08:10:22 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
08:10:22 INFO  : Context for 'APU' is selected.
08:10:22 INFO  : 'stop' command is executed.
08:10:23 INFO  : 'ps7_init' command is executed.
08:10:23 INFO  : 'ps7_post_config' command is executed.
08:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:10:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:10:23 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:10:23 INFO  : 'configparams force-mem-access 0' command is executed.
08:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:10:23 INFO  : Memory regions updated for context APU
08:10:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:10:23 INFO  : 'con' command is executed.
08:10:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:10:23 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:11:05 INFO  : Disconnected from the channel tcfchan#18.
08:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:11:06 INFO  : 'fpga -state' command is executed.
08:11:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:07 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:11:07 INFO  : 'jtag frequency' command is executed.
08:11:07 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:11:07 INFO  : Context for 'APU' is selected.
08:11:07 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:07 INFO  : Context for 'APU' is selected.
08:11:07 INFO  : 'stop' command is executed.
08:11:08 INFO  : 'ps7_init' command is executed.
08:11:08 INFO  : 'ps7_post_config' command is executed.
08:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:11 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
08:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
----------------End of Script----------------

08:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:11:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:11:30 INFO  : 'fpga -state' command is executed.
08:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:11:30 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:11:30 INFO  : 'jtag frequency' command is executed.
08:11:30 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:11:30 INFO  : Context for 'APU' is selected.
08:11:30 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:30 INFO  : Context for 'APU' is selected.
08:11:30 INFO  : 'stop' command is executed.
08:11:31 INFO  : 'ps7_init' command is executed.
08:11:31 INFO  : 'ps7_post_config' command is executed.
08:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:31 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:11:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:11:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:11:31 INFO  : Memory regions updated for context APU
08:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:31 INFO  : 'con' command is executed.
08:11:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:11:31 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:12:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:12:08 INFO  : Disconnected from the channel tcfchan#19.
08:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:12:09 INFO  : 'fpga -state' command is executed.
08:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:09 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:12:09 INFO  : 'jtag frequency' command is executed.
08:12:09 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:12:09 INFO  : Context for 'APU' is selected.
08:12:09 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:09 INFO  : Context for 'APU' is selected.
08:12:09 INFO  : 'stop' command is executed.
08:12:10 INFO  : 'ps7_init' command is executed.
08:12:10 INFO  : 'ps7_post_config' command is executed.
08:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:10 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:10 INFO  : Memory regions updated for context APU
08:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:10 INFO  : 'con' command is executed.
08:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:12:10 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:12:39 INFO  : Disconnected from the channel tcfchan#20.
08:12:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:12:47 INFO  : 'fpga -state' command is executed.
08:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:12:48 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:12:48 INFO  : 'jtag frequency' command is executed.
08:12:48 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:12:48 INFO  : Context for 'APU' is selected.
08:12:48 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
08:12:48 INFO  : Context for 'APU' is selected.
08:12:48 INFO  : 'stop' command is executed.
08:12:48 INFO  : 'ps7_init' command is executed.
08:12:48 INFO  : 'ps7_post_config' command is executed.
08:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:48 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
08:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:12:49 INFO  : Memory regions updated for context APU
08:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:12:49 INFO  : 'con' command is executed.
08:12:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:12:49 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:13:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:13:30 INFO  : Disconnected from the channel tcfchan#21.
08:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:13:32 INFO  : 'fpga -state' command is executed.
08:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:32 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:13:32 INFO  : 'jtag frequency' command is executed.
08:13:32 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:13:32 INFO  : Context for 'APU' is selected.
08:13:32 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:32 INFO  : Context for 'APU' is selected.
08:13:33 INFO  : 'stop' command is executed.
08:13:34 INFO  : 'ps7_init' command is executed.
08:13:34 INFO  : 'ps7_post_config' command is executed.
08:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:36 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
08:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
----------------End of Script----------------

08:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:13:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:13:56 INFO  : 'fpga -state' command is executed.
08:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:57 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:13:57 INFO  : 'jtag frequency' command is executed.
08:13:57 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:13:57 INFO  : Context for 'APU' is selected.
08:13:57 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:57 INFO  : Context for 'APU' is selected.
08:13:57 INFO  : 'stop' command is executed.
08:13:57 INFO  : 'ps7_init' command is executed.
08:13:57 INFO  : 'ps7_post_config' command is executed.
08:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:58 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:58 INFO  : Memory regions updated for context APU
08:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:58 INFO  : 'con' command is executed.
08:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:13:58 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:14:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:14:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:14:34 INFO  : Disconnected from the channel tcfchan#22.
08:14:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:14:35 INFO  : 'fpga -state' command is executed.
08:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:35 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:14:35 INFO  : 'jtag frequency' command is executed.
08:14:35 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:14:35 INFO  : Context for 'APU' is selected.
08:14:35 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:14:35 INFO  : 'configparams force-mem-access 1' command is executed.
08:14:35 INFO  : Context for 'APU' is selected.
08:14:35 INFO  : 'stop' command is executed.
08:14:36 INFO  : 'ps7_init' command is executed.
08:14:36 INFO  : 'ps7_post_config' command is executed.
08:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:36 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
08:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:14:36 INFO  : Memory regions updated for context APU
08:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:14:36 INFO  : 'con' command is executed.
08:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:14:36 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:15:03 INFO  : Disconnected from the channel tcfchan#23.
08:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:15:05 INFO  : 'fpga -state' command is executed.
08:15:08 INFO  : Memory regions updated for context APU
08:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:15:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:15:19 INFO  : 'fpga -state' command is executed.
08:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:19 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:15:19 INFO  : 'jtag frequency' command is executed.
08:15:19 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:15:19 INFO  : Context for 'APU' is selected.
08:15:19 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:19 INFO  : Context for 'APU' is selected.
08:15:19 INFO  : 'stop' command is executed.
08:15:20 INFO  : 'ps7_init' command is executed.
08:15:20 INFO  : 'ps7_post_config' command is executed.
08:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:20 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:20 INFO  : Memory regions updated for context APU
08:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:20 INFO  : 'con' command is executed.
08:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:15:20 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:16:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:16:38 INFO  : Disconnected from the channel tcfchan#24.
08:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:16:39 INFO  : 'fpga -state' command is executed.
08:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:16:40 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:16:40 INFO  : 'jtag frequency' command is executed.
08:16:40 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:16:40 INFO  : Context for 'APU' is selected.
08:16:40 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
08:16:40 INFO  : Context for 'APU' is selected.
08:16:40 INFO  : 'stop' command is executed.
08:16:40 INFO  : 'ps7_init' command is executed.
08:16:40 INFO  : 'ps7_post_config' command is executed.
08:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:41 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
08:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:16:41 INFO  : Memory regions updated for context APU
08:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:41 INFO  : 'con' command is executed.
08:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:16:41 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:18:25 INFO  : Disconnected from the channel tcfchan#25.
08:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:18:26 INFO  : 'fpga -state' command is executed.
08:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:18:26 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:18:26 INFO  : 'jtag frequency' command is executed.
08:18:26 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:18:27 INFO  : Context for 'APU' is selected.
08:18:27 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:18:27 INFO  : Context for 'APU' is selected.
08:18:27 INFO  : 'stop' command is executed.
08:18:27 INFO  : 'ps7_init' command is executed.
08:18:27 INFO  : 'ps7_post_config' command is executed.
08:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:18:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:18:27 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:18:28 INFO  : Memory regions updated for context APU
08:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:18:28 INFO  : 'con' command is executed.
08:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:18:28 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:19:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:19:06 INFO  : Disconnected from the channel tcfchan#26.
08:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:19:07 INFO  : 'fpga -state' command is executed.
08:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:07 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:19:07 INFO  : 'jtag frequency' command is executed.
08:19:07 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:19:07 INFO  : Context for 'APU' is selected.
08:19:07 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:19:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:19:07 INFO  : Context for 'APU' is selected.
08:19:07 INFO  : 'stop' command is executed.
08:19:08 INFO  : 'ps7_init' command is executed.
08:19:08 INFO  : 'ps7_post_config' command is executed.
08:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:19:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:19:08 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
08:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:19:08 INFO  : Memory regions updated for context APU
08:19:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:19:08 INFO  : 'con' command is executed.
08:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:19:08 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:43:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1637473344431,  Project:1637469232376
08:43:45 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
08:44:55 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
08:45:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:45:08 INFO  : 
08:45:09 INFO  : Updating hardware inferred compiler options for app_test.
08:45:09 INFO  : Clearing existing target manager status.
08:45:09 INFO  : Closing and re-opening the MSS file of ther project app_test_bsp
08:45:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
08:45:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
08:46:09 INFO  : Disconnected from the channel tcfchan#27.
08:46:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:46:11 INFO  : 'fpga -state' command is executed.
08:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:11 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:46:11 INFO  : 'jtag frequency' command is executed.
08:46:11 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:46:11 INFO  : Context for 'APU' is selected.
08:46:11 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:11 INFO  : Context for 'APU' is selected.
08:46:11 INFO  : 'stop' command is executed.
08:46:12 INFO  : 'ps7_init' command is executed.
08:46:12 INFO  : 'ps7_post_config' command is executed.
08:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:12 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:12 INFO  : Memory regions updated for context APU
08:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:12 INFO  : 'con' command is executed.
08:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:46:12 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:48:50 INFO  : Disconnected from the channel tcfchan#28.
08:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:50:44 INFO  : 'fpga -state' command is executed.
08:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:50:45 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:50:45 INFO  : 'jtag frequency' command is executed.
08:50:45 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:50:45 INFO  : Context for 'APU' is selected.
08:50:45 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:50:45 INFO  : Context for 'APU' is selected.
08:50:45 INFO  : 'stop' command is executed.
08:50:45 INFO  : 'ps7_init' command is executed.
08:50:45 INFO  : 'ps7_post_config' command is executed.
08:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:46 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:50:46 INFO  : 'configparams force-mem-access 0' command is executed.
08:50:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:50:46 INFO  : Memory regions updated for context APU
08:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:50:46 INFO  : 'con' command is executed.
08:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:50:46 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
08:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:51:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
08:51:05 INFO  : Disconnected from the channel tcfchan#29.
08:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
08:51:07 INFO  : 'fpga -state' command is executed.
08:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:07 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
08:51:07 INFO  : 'jtag frequency' command is executed.
08:51:07 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:51:07 INFO  : Context for 'APU' is selected.
08:51:07 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
08:51:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:51:07 INFO  : Context for 'APU' is selected.
08:51:07 INFO  : 'stop' command is executed.
08:51:07 INFO  : 'ps7_init' command is executed.
08:51:07 INFO  : 'ps7_post_config' command is executed.
08:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:08 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:51:08 INFO  : 'configparams force-mem-access 0' command is executed.
08:51:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

08:51:08 INFO  : Memory regions updated for context APU
08:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:08 INFO  : 'con' command is executed.
08:51:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

08:51:08 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:12:19 INFO  : Disconnected from the channel tcfchan#30.
09:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:12:20 INFO  : 'fpga -state' command is executed.
09:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:20 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:12:20 INFO  : 'jtag frequency' command is executed.
09:12:20 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:12:20 INFO  : Context for 'APU' is selected.
09:12:20 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:12:21 INFO  : Context for 'APU' is selected.
09:12:21 INFO  : 'stop' command is executed.
09:12:21 INFO  : 'ps7_init' command is executed.
09:12:21 INFO  : 'ps7_post_config' command is executed.
09:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:21 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:22 INFO  : Memory regions updated for context APU
09:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:12:22 INFO  : 'con' command is executed.
09:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:12:22 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:12:25 INFO  : Disconnected from the channel tcfchan#31.
09:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:18:27 ERROR : fpga configuration failed. DONE PIN is not HIGH
09:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:18:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:18:45 INFO  : 'fpga -state' command is executed.
09:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:46 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:18:46 INFO  : 'jtag frequency' command is executed.
09:18:46 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:18:46 INFO  : Context for 'APU' is selected.
09:18:46 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:18:46 INFO  : Context for 'APU' is selected.
09:18:46 INFO  : 'stop' command is executed.
09:18:46 INFO  : 'ps7_init' command is executed.
09:18:46 INFO  : 'ps7_post_config' command is executed.
09:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:47 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:18:47 INFO  : Memory regions updated for context APU
09:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:18:47 INFO  : 'con' command is executed.
09:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:18:47 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:23:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:23:14 INFO  : Disconnected from the channel tcfchan#32.
09:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:23:16 INFO  : 'fpga -state' command is executed.
09:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:16 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:23:16 INFO  : 'jtag frequency' command is executed.
09:23:16 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:23:16 INFO  : Context for 'APU' is selected.
09:23:16 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:23:16 INFO  : Context for 'APU' is selected.
09:23:16 INFO  : 'stop' command is executed.
09:23:17 INFO  : 'ps7_init' command is executed.
09:23:17 INFO  : 'ps7_post_config' command is executed.
09:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:17 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:23:17 INFO  : Memory regions updated for context APU
09:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:23:17 INFO  : 'con' command is executed.
09:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:23:17 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:26:34 INFO  : Disconnected from the channel tcfchan#33.
09:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:26:35 INFO  : 'fpga -state' command is executed.
09:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:36 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:26:36 INFO  : 'jtag frequency' command is executed.
09:26:36 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:26:36 INFO  : Context for 'APU' is selected.
09:26:36 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:26:36 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:36 INFO  : Context for 'APU' is selected.
09:26:36 INFO  : 'stop' command is executed.
09:26:36 INFO  : 'ps7_init' command is executed.
09:26:36 INFO  : 'ps7_post_config' command is executed.
09:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:26:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:37 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:37 INFO  : Memory regions updated for context APU
09:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:37 INFO  : 'con' command is executed.
09:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:26:37 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:26:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:27:00 INFO  : Disconnected from the channel tcfchan#34.
09:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:27:02 INFO  : 'fpga -state' command is executed.
09:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:02 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:27:02 INFO  : 'jtag frequency' command is executed.
09:27:02 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:27:02 INFO  : Context for 'APU' is selected.
09:27:02 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:27:02 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:02 INFO  : Context for 'APU' is selected.
09:27:02 INFO  : 'stop' command is executed.
09:27:03 INFO  : 'ps7_init' command is executed.
09:27:03 INFO  : 'ps7_post_config' command is executed.
09:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:03 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:03 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:03 INFO  : Memory regions updated for context APU
09:27:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:03 INFO  : 'con' command is executed.
09:27:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:27:03 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:29:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:29:59 INFO  : Disconnected from the channel tcfchan#35.
09:30:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:30:00 INFO  : 'fpga -state' command is executed.
09:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:01 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:30:01 INFO  : 'jtag frequency' command is executed.
09:30:01 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:30:01 INFO  : Context for 'APU' is selected.
09:30:01 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:30:01 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:01 INFO  : Context for 'APU' is selected.
09:30:01 INFO  : 'stop' command is executed.
09:30:01 INFO  : 'ps7_init' command is executed.
09:30:01 INFO  : 'ps7_post_config' command is executed.
09:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:02 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:02 INFO  : Memory regions updated for context APU
09:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:02 INFO  : 'con' command is executed.
09:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:30:02 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:32:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:32:40 INFO  : Disconnected from the channel tcfchan#36.
09:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:32:42 INFO  : 'fpga -state' command is executed.
09:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:42 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:32:42 INFO  : 'jtag frequency' command is executed.
09:32:42 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:32:42 INFO  : Context for 'APU' is selected.
09:32:42 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:42 INFO  : Context for 'APU' is selected.
09:32:42 INFO  : 'stop' command is executed.
09:32:42 INFO  : 'ps7_init' command is executed.
09:32:42 INFO  : 'ps7_post_config' command is executed.
09:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:43 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:43 INFO  : Memory regions updated for context APU
09:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:43 INFO  : 'con' command is executed.
09:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:32:43 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:39:51 INFO  : Disconnected from the channel tcfchan#37.
09:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:39:52 INFO  : 'fpga -state' command is executed.
09:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:52 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:39:52 INFO  : 'jtag frequency' command is executed.
09:39:52 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:53 INFO  : Context for 'APU' is selected.
09:39:53 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:39:53 INFO  : Context for 'APU' is selected.
09:39:53 INFO  : 'stop' command is executed.
09:39:53 INFO  : 'ps7_init' command is executed.
09:39:53 INFO  : 'ps7_post_config' command is executed.
09:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:39:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:53 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:39:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:39:54 INFO  : Memory regions updated for context APU
09:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:54 INFO  : 'con' command is executed.
09:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:39:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:40:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:40:52 INFO  : Disconnected from the channel tcfchan#38.
09:40:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:40:54 INFO  : 'fpga -state' command is executed.
09:40:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:54 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:40:54 INFO  : 'jtag frequency' command is executed.
09:40:54 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:40:54 INFO  : Context for 'APU' is selected.
09:40:54 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:54 INFO  : Context for 'APU' is selected.
09:40:54 INFO  : 'stop' command is executed.
09:40:54 INFO  : 'ps7_init' command is executed.
09:40:54 INFO  : 'ps7_post_config' command is executed.
09:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:55 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:55 INFO  : Memory regions updated for context APU
09:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:40:55 INFO  : 'con' command is executed.
09:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:40:55 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:52:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:52:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:52:10 INFO  : Disconnected from the channel tcfchan#39.
09:52:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:52:11 INFO  : 'fpga -state' command is executed.
09:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:11 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:52:11 INFO  : 'jtag frequency' command is executed.
09:52:11 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:11 INFO  : Context for 'APU' is selected.
09:52:11 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:52:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:52:11 INFO  : Context for 'APU' is selected.
09:52:11 INFO  : 'stop' command is executed.
09:52:12 INFO  : 'ps7_init' command is executed.
09:52:12 INFO  : 'ps7_post_config' command is executed.
09:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:12 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:52:12 INFO  : Memory regions updated for context APU
09:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:12 INFO  : 'con' command is executed.
09:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:52:12 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:56:18 INFO  : Disconnected from the channel tcfchan#40.
09:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:56:20 INFO  : 'fpga -state' command is executed.
09:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:20 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:56:20 INFO  : 'jtag frequency' command is executed.
09:56:20 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:20 INFO  : Context for 'APU' is selected.
09:56:20 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:20 INFO  : Context for 'APU' is selected.
09:56:20 INFO  : 'stop' command is executed.
09:56:21 INFO  : 'ps7_init' command is executed.
09:56:21 INFO  : 'ps7_post_config' command is executed.
09:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:21 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:21 INFO  : Memory regions updated for context APU
09:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:21 INFO  : 'con' command is executed.
09:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:56:21 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:56:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:56:37 INFO  : Disconnected from the channel tcfchan#41.
09:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:56:38 INFO  : 'fpga -state' command is executed.
09:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:56:38 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:56:38 INFO  : 'jtag frequency' command is executed.
09:56:38 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:56:38 INFO  : Context for 'APU' is selected.
09:56:38 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:38 INFO  : Context for 'APU' is selected.
09:56:38 INFO  : 'stop' command is executed.
09:56:39 INFO  : 'ps7_init' command is executed.
09:56:39 INFO  : 'ps7_post_config' command is executed.
09:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:39 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:39 INFO  : Memory regions updated for context APU
09:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:39 INFO  : 'con' command is executed.
09:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:56:39 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
09:59:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:59:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
09:59:52 INFO  : Disconnected from the channel tcfchan#42.
09:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
09:59:53 INFO  : 'fpga -state' command is executed.
09:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:53 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
09:59:53 INFO  : 'jtag frequency' command is executed.
09:59:53 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:59:53 INFO  : Context for 'APU' is selected.
09:59:53 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
09:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:59:53 INFO  : Context for 'APU' is selected.
09:59:53 INFO  : 'stop' command is executed.
09:59:54 INFO  : 'ps7_init' command is executed.
09:59:54 INFO  : 'ps7_post_config' command is executed.
09:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
09:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:59:54 INFO  : Memory regions updated for context APU
09:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:59:54 INFO  : 'con' command is executed.
09:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

09:59:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:07:52 INFO  : Disconnected from the channel tcfchan#43.
10:07:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:07:53 INFO  : 'fpga -state' command is executed.
10:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:54 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:07:54 INFO  : 'jtag frequency' command is executed.
10:07:54 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:07:54 INFO  : Context for 'APU' is selected.
10:07:54 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:07:54 INFO  : Context for 'APU' is selected.
10:07:54 INFO  : 'stop' command is executed.
10:07:54 INFO  : 'ps7_init' command is executed.
10:07:54 INFO  : 'ps7_post_config' command is executed.
10:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:55 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:55 INFO  : Memory regions updated for context APU
10:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:07:55 INFO  : 'con' command is executed.
10:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:07:55 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:08:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:08:12 INFO  : Disconnected from the channel tcfchan#44.
10:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:08:13 INFO  : 'fpga -state' command is executed.
10:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:13 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:08:13 INFO  : 'jtag frequency' command is executed.
10:08:13 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:13 INFO  : Context for 'APU' is selected.
10:08:13 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:13 INFO  : Context for 'APU' is selected.
10:08:13 INFO  : 'stop' command is executed.
10:08:14 INFO  : 'ps7_init' command is executed.
10:08:14 INFO  : 'ps7_post_config' command is executed.
10:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:14 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:14 INFO  : Memory regions updated for context APU
10:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:14 INFO  : 'con' command is executed.
10:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:08:14 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:12:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:12:10 INFO  : Disconnected from the channel tcfchan#45.
10:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:12:11 INFO  : 'fpga -state' command is executed.
10:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:11 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:12:11 INFO  : 'jtag frequency' command is executed.
10:12:11 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:12:11 INFO  : Context for 'APU' is selected.
10:12:11 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:11 INFO  : Context for 'APU' is selected.
10:12:11 INFO  : 'stop' command is executed.
10:12:12 INFO  : 'ps7_init' command is executed.
10:12:12 INFO  : 'ps7_post_config' command is executed.
10:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:12 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:12 INFO  : Memory regions updated for context APU
10:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:12 INFO  : 'con' command is executed.
10:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:12:12 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:17:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:17:27 INFO  : Disconnected from the channel tcfchan#46.
10:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:17:28 INFO  : 'fpga -state' command is executed.
10:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:29 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:17:29 INFO  : 'jtag frequency' command is executed.
10:17:29 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:29 INFO  : Context for 'APU' is selected.
10:17:29 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:29 INFO  : Context for 'APU' is selected.
10:17:29 INFO  : 'stop' command is executed.
10:17:29 INFO  : 'ps7_init' command is executed.
10:17:29 INFO  : 'ps7_post_config' command is executed.
10:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:30 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:30 INFO  : Memory regions updated for context APU
10:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:30 INFO  : 'con' command is executed.
10:17:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:17:30 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:21:42 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:21:53 INFO  : Disconnected from the channel tcfchan#47.
10:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:21:54 INFO  : 'fpga -state' command is executed.
10:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:54 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:21:54 INFO  : 'jtag frequency' command is executed.
10:21:54 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:54 INFO  : Context for 'APU' is selected.
10:21:54 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:54 INFO  : Context for 'APU' is selected.
10:21:54 INFO  : 'stop' command is executed.
10:21:55 INFO  : 'ps7_init' command is executed.
10:21:55 INFO  : 'ps7_post_config' command is executed.
10:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:55 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:55 INFO  : Memory regions updated for context APU
10:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:55 INFO  : 'con' command is executed.
10:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:21:55 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:25:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:25:13 INFO  : Disconnected from the channel tcfchan#48.
10:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:25:14 INFO  : 'fpga -state' command is executed.
10:25:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:14 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:25:14 INFO  : 'jtag frequency' command is executed.
10:25:14 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:25:15 INFO  : Context for 'APU' is selected.
10:25:15 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:15 INFO  : Context for 'APU' is selected.
10:25:15 INFO  : 'stop' command is executed.
10:25:15 INFO  : 'ps7_init' command is executed.
10:25:15 INFO  : 'ps7_post_config' command is executed.
10:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:15 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:16 INFO  : Memory regions updated for context APU
10:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:16 INFO  : 'con' command is executed.
10:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:25:16 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:25:20 INFO  : Disconnected from the channel tcfchan#49.
10:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:25:21 INFO  : 'fpga -state' command is executed.
10:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:21 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:25:21 INFO  : 'jtag frequency' command is executed.
10:25:21 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:25:21 INFO  : Context for 'APU' is selected.
10:25:21 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:25:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:21 INFO  : Context for 'APU' is selected.
10:25:21 INFO  : 'stop' command is executed.
10:25:22 INFO  : 'ps7_init' command is executed.
10:25:22 INFO  : 'ps7_post_config' command is executed.
10:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:22 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:22 INFO  : Memory regions updated for context APU
10:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:22 INFO  : 'con' command is executed.
10:25:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:25:22 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:25:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:25:39 INFO  : Disconnected from the channel tcfchan#50.
10:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:25:40 INFO  : 'fpga -state' command is executed.
10:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:40 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:25:40 INFO  : 'jtag frequency' command is executed.
10:25:40 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:25:40 INFO  : Context for 'APU' is selected.
10:25:40 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:40 INFO  : Context for 'APU' is selected.
10:25:40 INFO  : 'stop' command is executed.
10:25:41 INFO  : 'ps7_init' command is executed.
10:25:41 INFO  : 'ps7_post_config' command is executed.
10:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:41 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:41 INFO  : Memory regions updated for context APU
10:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:41 INFO  : 'con' command is executed.
10:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:25:41 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:26:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:26:50 INFO  : Disconnected from the channel tcfchan#51.
10:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:26:51 INFO  : 'fpga -state' command is executed.
10:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:51 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:26:51 INFO  : 'jtag frequency' command is executed.
10:26:51 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:26:51 INFO  : Context for 'APU' is selected.
10:26:51 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:52 INFO  : Context for 'APU' is selected.
10:26:52 INFO  : 'stop' command is executed.
10:26:52 INFO  : 'ps7_init' command is executed.
10:26:52 INFO  : 'ps7_post_config' command is executed.
10:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:26:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:52 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:52 INFO  : Memory regions updated for context APU
10:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:53 INFO  : 'con' command is executed.
10:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:26:53 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:29:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:29:52 INFO  : Disconnected from the channel tcfchan#52.
10:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:29:53 INFO  : 'fpga -state' command is executed.
10:29:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:53 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:29:53 INFO  : 'jtag frequency' command is executed.
10:29:53 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:29:53 INFO  : Context for 'APU' is selected.
10:29:53 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:53 INFO  : Context for 'APU' is selected.
10:29:53 INFO  : 'stop' command is executed.
10:29:54 INFO  : 'ps7_init' command is executed.
10:29:54 INFO  : 'ps7_post_config' command is executed.
10:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:54 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:54 INFO  : Memory regions updated for context APU
10:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:55 INFO  : 'con' command is executed.
10:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:29:55 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:31:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:31:10 INFO  : Disconnected from the channel tcfchan#53.
10:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:31:11 INFO  : 'fpga -state' command is executed.
10:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:12 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:31:12 INFO  : 'jtag frequency' command is executed.
10:31:12 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:12 INFO  : Context for 'APU' is selected.
10:31:12 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:12 INFO  : Context for 'APU' is selected.
10:31:12 INFO  : 'stop' command is executed.
10:31:12 INFO  : 'ps7_init' command is executed.
10:31:12 INFO  : 'ps7_post_config' command is executed.
10:31:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:13 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:13 INFO  : Memory regions updated for context APU
10:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:13 INFO  : 'con' command is executed.
10:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:31:13 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:34:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:35:05 INFO  : Disconnected from the channel tcfchan#54.
10:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:35:06 INFO  : 'fpga -state' command is executed.
10:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:06 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:35:06 INFO  : 'jtag frequency' command is executed.
10:35:06 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:06 INFO  : Context for 'APU' is selected.
10:35:06 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:06 INFO  : Context for 'APU' is selected.
10:35:06 INFO  : 'stop' command is executed.
10:35:07 INFO  : 'ps7_init' command is executed.
10:35:07 INFO  : 'ps7_post_config' command is executed.
10:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:07 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:07 INFO  : Memory regions updated for context APU
10:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:07 INFO  : 'con' command is executed.
10:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:35:07 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:37:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:37:27 INFO  : Disconnected from the channel tcfchan#55.
10:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:37:29 INFO  : 'fpga -state' command is executed.
10:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:29 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:37:29 INFO  : 'jtag frequency' command is executed.
10:37:29 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:37:29 INFO  : Context for 'APU' is selected.
10:37:29 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:29 INFO  : Context for 'APU' is selected.
10:37:29 INFO  : 'stop' command is executed.
10:37:29 INFO  : 'ps7_init' command is executed.
10:37:29 INFO  : 'ps7_post_config' command is executed.
10:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:30 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:30 INFO  : Memory regions updated for context APU
10:37:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:30 INFO  : 'con' command is executed.
10:37:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:37:30 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:38:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:38:51 INFO  : Disconnected from the channel tcfchan#56.
10:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:38:52 INFO  : 'fpga -state' command is executed.
10:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:52 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:38:52 INFO  : 'jtag frequency' command is executed.
10:38:52 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:52 INFO  : Context for 'APU' is selected.
10:38:52 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:52 INFO  : Context for 'APU' is selected.
10:38:52 INFO  : 'stop' command is executed.
10:38:53 INFO  : 'ps7_init' command is executed.
10:38:53 INFO  : 'ps7_post_config' command is executed.
10:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:53 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:53 INFO  : Memory regions updated for context APU
10:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:54 INFO  : 'con' command is executed.
10:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:38:54 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:50:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:50:47 INFO  : Disconnected from the channel tcfchan#57.
10:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:50:48 INFO  : 'fpga -state' command is executed.
10:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:48 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:50:48 INFO  : 'jtag frequency' command is executed.
10:50:48 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:50:48 INFO  : Context for 'APU' is selected.
10:50:48 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:48 INFO  : Context for 'APU' is selected.
10:50:48 INFO  : 'stop' command is executed.
10:50:48 INFO  : 'ps7_init' command is executed.
10:50:48 INFO  : 'ps7_post_config' command is executed.
10:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:49 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:49 INFO  : Memory regions updated for context APU
10:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:49 INFO  : 'con' command is executed.
10:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:50:49 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:52:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:52:15 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:52:21 INFO  : Disconnected from the channel tcfchan#58.
10:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:52:23 INFO  : 'fpga -state' command is executed.
10:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:23 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:52:23 INFO  : 'jtag frequency' command is executed.
10:52:23 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:23 INFO  : Context for 'APU' is selected.
10:52:23 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:52:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:23 INFO  : Context for 'APU' is selected.
10:52:23 INFO  : 'stop' command is executed.
10:52:24 INFO  : 'ps7_init' command is executed.
10:52:24 INFO  : 'ps7_post_config' command is executed.
10:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:24 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:24 INFO  : Memory regions updated for context APU
10:52:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:24 INFO  : 'con' command is executed.
10:52:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:52:24 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:52:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:54:55 INFO  : Disconnected from the channel tcfchan#59.
10:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:54:56 INFO  : 'fpga -state' command is executed.
10:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:56 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:54:56 INFO  : 'jtag frequency' command is executed.
10:54:56 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:56 INFO  : Context for 'APU' is selected.
10:54:56 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:56 INFO  : Context for 'APU' is selected.
10:54:56 INFO  : 'stop' command is executed.
10:54:57 INFO  : 'ps7_init' command is executed.
10:54:57 INFO  : 'ps7_post_config' command is executed.
10:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:57 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:57 INFO  : Memory regions updated for context APU
10:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:57 INFO  : 'con' command is executed.
10:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:54:57 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
10:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:57:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
10:57:41 INFO  : Disconnected from the channel tcfchan#60.
10:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
10:57:42 INFO  : 'fpga -state' command is executed.
10:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:42 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
10:57:42 INFO  : 'jtag frequency' command is executed.
10:57:42 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:42 INFO  : Context for 'APU' is selected.
10:57:42 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
10:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:42 INFO  : Context for 'APU' is selected.
10:57:42 INFO  : 'stop' command is executed.
10:57:43 INFO  : 'ps7_init' command is executed.
10:57:43 INFO  : 'ps7_post_config' command is executed.
10:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:43 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:43 INFO  : Memory regions updated for context APU
10:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:43 INFO  : 'con' command is executed.
10:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

10:57:43 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
11:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:02:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:03:04 INFO  : Disconnected from the channel tcfchan#61.
11:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:03:05 INFO  : 'fpga -state' command is executed.
11:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:05 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
11:03:05 INFO  : 'jtag frequency' command is executed.
11:03:05 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:05 INFO  : Context for 'APU' is selected.
11:03:05 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:05 INFO  : Context for 'APU' is selected.
11:03:05 INFO  : 'stop' command is executed.
11:03:06 INFO  : 'ps7_init' command is executed.
11:03:06 INFO  : 'ps7_post_config' command is executed.
11:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:06 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:06 INFO  : Memory regions updated for context APU
11:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:06 INFO  : 'con' command is executed.
11:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

11:03:06 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
11:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:51:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:51:45 INFO  : Disconnected from the channel tcfchan#62.
11:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:51:46 INFO  : 'fpga -state' command is executed.
11:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:47 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
11:51:47 INFO  : 'jtag frequency' command is executed.
11:51:47 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:47 INFO  : Context for 'APU' is selected.
11:51:47 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:47 INFO  : Context for 'APU' is selected.
11:51:47 INFO  : 'stop' command is executed.
11:51:47 INFO  : 'ps7_init' command is executed.
11:51:47 INFO  : 'ps7_post_config' command is executed.
11:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:48 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:48 INFO  : Memory regions updated for context APU
11:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:48 INFO  : 'con' command is executed.
11:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

11:51:48 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
11:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:53:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:53:41 INFO  : Disconnected from the channel tcfchan#63.
11:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:53:43 INFO  : 'fpga -state' command is executed.
11:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:43 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
11:53:43 INFO  : 'jtag frequency' command is executed.
11:53:43 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:43 INFO  : Context for 'APU' is selected.
11:53:43 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:43 INFO  : Context for 'APU' is selected.
11:53:43 INFO  : 'stop' command is executed.
11:53:43 INFO  : 'ps7_init' command is executed.
11:53:43 INFO  : 'ps7_post_config' command is executed.
11:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:44 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:44 INFO  : Memory regions updated for context APU
11:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:44 INFO  : 'con' command is executed.
11:53:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

11:53:44 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
11:55:17 INFO  : Disconnected from the channel tcfchan#64.
11:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:55:24 INFO  : 'fpga -state' command is executed.
11:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:24 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
11:55:24 INFO  : 'jtag frequency' command is executed.
11:55:24 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:24 INFO  : Context for 'APU' is selected.
11:55:24 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:24 INFO  : Context for 'APU' is selected.
11:55:24 INFO  : 'stop' command is executed.
11:55:25 INFO  : 'ps7_init' command is executed.
11:55:25 INFO  : 'ps7_post_config' command is executed.
11:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:25 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:26 INFO  : Memory regions updated for context APU
11:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:26 INFO  : 'con' command is executed.
11:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

11:55:26 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
11:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:55:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:55:49 INFO  : Disconnected from the channel tcfchan#65.
11:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:55:50 INFO  : 'fpga -state' command is executed.
11:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:51 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
11:55:51 INFO  : 'jtag frequency' command is executed.
11:55:51 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:55:51 INFO  : Context for 'APU' is selected.
11:55:51 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:55:51 INFO  : Context for 'APU' is selected.
11:55:51 INFO  : 'stop' command is executed.
11:55:51 INFO  : 'ps7_init' command is executed.
11:55:51 INFO  : 'ps7_post_config' command is executed.
11:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:52 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:55:52 INFO  : Memory regions updated for context APU
11:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:55:52 INFO  : 'con' command is executed.
11:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

11:55:52 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
11:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:57:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
11:58:06 INFO  : Disconnected from the channel tcfchan#66.
11:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
11:58:07 INFO  : 'fpga -state' command is executed.
11:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:08 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
11:58:08 INFO  : 'jtag frequency' command is executed.
11:58:08 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:58:08 INFO  : Context for 'APU' is selected.
11:58:08 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
11:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:08 INFO  : Context for 'APU' is selected.
11:58:08 INFO  : 'stop' command is executed.
11:58:08 INFO  : 'ps7_init' command is executed.
11:58:08 INFO  : 'ps7_post_config' command is executed.
11:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:09 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:09 INFO  : Memory regions updated for context APU
11:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:09 INFO  : 'con' command is executed.
11:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

11:58:09 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
12:20:40 INFO  : Disconnected from the channel tcfchan#67.
23:04:44 INFO  : Registering command handlers for SDK TCF services
23:04:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
23:04:49 INFO  : XSCT server has started successfully.
23:04:49 INFO  : Successfully done setting XSCT server connection channel  
23:04:52 INFO  : Successfully done setting SDK workspace  
23:04:52 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
23:04:52 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
01:48:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1638742904960,  Project:1637473344431
01:48:17 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:48:25 INFO  : Project system_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
01:48:42 INFO  : Registering command handlers for SDK TCF services
01:48:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
01:48:47 INFO  : XSCT server has started successfully.
01:48:47 INFO  : Successfully done setting XSCT server connection channel  
01:48:50 INFO  : Successfully done setting SDK workspace  
01:48:50 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
02:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:12:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:12:31 INFO  : 'fpga -state' command is executed.
02:12:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:32 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:12:32 INFO  : 'jtag frequency' command is executed.
02:12:32 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:12:32 INFO  : Context for 'APU' is selected.
02:12:32 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:12:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:32 INFO  : Context for 'APU' is selected.
02:12:32 INFO  : 'stop' command is executed.
02:12:32 INFO  : 'ps7_init' command is executed.
02:12:32 INFO  : 'ps7_post_config' command is executed.
02:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:32 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:33 INFO  : Memory regions updated for context APU
02:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:33 INFO  : 'con' command is executed.
02:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:12:33 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:13:40 INFO  : Disconnected from the channel tcfchan#1.
02:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:18:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:18:36 INFO  : 'fpga -state' command is executed.
02:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:37 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:18:37 INFO  : 'jtag frequency' command is executed.
02:18:37 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:37 INFO  : Context for 'APU' is selected.
02:18:37 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:37 INFO  : Context for 'APU' is selected.
02:18:37 INFO  : 'stop' command is executed.
02:18:37 INFO  : 'ps7_init' command is executed.
02:18:37 INFO  : 'ps7_post_config' command is executed.
02:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:38 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:38 INFO  : Memory regions updated for context APU
02:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:38 INFO  : 'con' command is executed.
02:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:18:38 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:19:56 INFO  : Disconnected from the channel tcfchan#2.
02:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:19:57 INFO  : 'fpga -state' command is executed.
02:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:57 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:19:57 INFO  : 'jtag frequency' command is executed.
02:19:57 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:19:57 INFO  : Context for 'APU' is selected.
02:19:57 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:57 INFO  : Context for 'APU' is selected.
02:19:57 INFO  : 'stop' command is executed.
02:19:58 INFO  : 'ps7_init' command is executed.
02:19:58 INFO  : 'ps7_post_config' command is executed.
02:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:58 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:58 INFO  : Memory regions updated for context APU
02:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:58 INFO  : 'con' command is executed.
02:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:19:58 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:20:10 INFO  : Disconnected from the channel tcfchan#3.
02:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:20:12 INFO  : 'fpga -state' command is executed.
02:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:12 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:20:12 INFO  : 'jtag frequency' command is executed.
02:20:12 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:12 INFO  : Context for 'APU' is selected.
02:20:12 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:12 INFO  : Context for 'APU' is selected.
02:20:12 INFO  : 'stop' command is executed.
02:20:12 INFO  : 'ps7_init' command is executed.
02:20:12 INFO  : 'ps7_post_config' command is executed.
02:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:12 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:13 INFO  : Memory regions updated for context APU
02:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:13 INFO  : 'con' command is executed.
02:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:20:13 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:20:20 INFO  : Disconnected from the channel tcfchan#4.
02:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:20:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:20:46 INFO  : 'fpga -state' command is executed.
02:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:46 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:20:46 INFO  : 'jtag frequency' command is executed.
02:20:46 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:47 INFO  : Context for 'APU' is selected.
02:20:47 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:47 INFO  : Context for 'APU' is selected.
02:20:47 INFO  : 'stop' command is executed.
02:20:47 INFO  : 'ps7_init' command is executed.
02:20:47 INFO  : 'ps7_post_config' command is executed.
02:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:47 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:47 INFO  : Memory regions updated for context APU
02:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:48 INFO  : 'con' command is executed.
02:20:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:20:48 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:21:13 INFO  : Disconnected from the channel tcfchan#5.
02:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:21:14 INFO  : 'fpga -state' command is executed.
02:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:14 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:21:14 INFO  : 'jtag frequency' command is executed.
02:21:15 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:15 INFO  : Context for 'APU' is selected.
02:21:15 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:15 INFO  : Context for 'APU' is selected.
02:21:15 INFO  : 'stop' command is executed.
02:21:15 INFO  : 'ps7_init' command is executed.
02:21:15 INFO  : 'ps7_post_config' command is executed.
02:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:15 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:15 INFO  : Memory regions updated for context APU
02:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:15 INFO  : 'con' command is executed.
02:21:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:21:15 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:22:00 INFO  : Disconnected from the channel tcfchan#6.
02:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:22:01 INFO  : 'fpga -state' command is executed.
02:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:02 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:22:02 INFO  : 'jtag frequency' command is executed.
02:22:02 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:22:02 INFO  : Context for 'APU' is selected.
02:22:02 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:22:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:02 INFO  : Context for 'APU' is selected.
02:22:02 INFO  : 'stop' command is executed.
02:22:02 INFO  : 'ps7_init' command is executed.
02:22:02 INFO  : 'ps7_post_config' command is executed.
02:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:02 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:03 INFO  : Memory regions updated for context APU
02:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:03 INFO  : 'con' command is executed.
02:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:22:03 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:24:04 INFO  : Disconnected from the channel tcfchan#7.
02:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:24:10 INFO  : 'fpga -state' command is executed.
02:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:10 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:24:10 INFO  : 'jtag frequency' command is executed.
02:24:10 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:10 INFO  : Context for 'APU' is selected.
02:24:10 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:10 INFO  : Context for 'APU' is selected.
02:24:10 INFO  : 'stop' command is executed.
02:24:10 INFO  : 'ps7_init' command is executed.
02:24:10 INFO  : 'ps7_post_config' command is executed.
02:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:11 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:11 INFO  : Memory regions updated for context APU
02:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:11 INFO  : 'con' command is executed.
02:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:24:11 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:24:36 INFO  : Disconnected from the channel tcfchan#8.
02:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:24:37 INFO  : 'fpga -state' command is executed.
02:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:37 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:24:37 INFO  : 'jtag frequency' command is executed.
02:24:37 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:37 INFO  : Context for 'APU' is selected.
02:24:37 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:24:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:37 INFO  : Context for 'APU' is selected.
02:24:37 INFO  : 'stop' command is executed.
02:24:37 INFO  : 'ps7_init' command is executed.
02:24:37 INFO  : 'ps7_post_config' command is executed.
02:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:38 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:38 INFO  : Memory regions updated for context APU
02:24:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:38 INFO  : 'con' command is executed.
02:24:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:24:38 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:26:37 INFO  : Disconnected from the channel tcfchan#9.
02:26:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:26:42 INFO  : 'fpga -state' command is executed.
02:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:42 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:26:42 INFO  : 'jtag frequency' command is executed.
02:26:42 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:42 INFO  : Context for 'APU' is selected.
02:26:43 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:43 INFO  : Context for 'APU' is selected.
02:26:43 INFO  : 'stop' command is executed.
02:26:43 INFO  : 'ps7_init' command is executed.
02:26:43 INFO  : 'ps7_post_config' command is executed.
02:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:43 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:43 INFO  : Memory regions updated for context APU
02:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:43 INFO  : 'con' command is executed.
02:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:26:43 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:27:42 INFO  : Disconnected from the channel tcfchan#10.
02:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:27:49 INFO  : 'fpga -state' command is executed.
02:27:52 INFO  : Memory regions updated for context APU
02:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:27:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
02:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:28:03 INFO  : 'fpga -state' command is executed.
02:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:03 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:28:03 INFO  : 'jtag frequency' command is executed.
02:28:03 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:03 INFO  : Context for 'APU' is selected.
02:28:03 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:03 INFO  : Context for 'APU' is selected.
02:28:03 INFO  : 'stop' command is executed.
02:28:04 INFO  : 'ps7_init' command is executed.
02:28:04 INFO  : 'ps7_post_config' command is executed.
02:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:04 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:04 INFO  : Memory regions updated for context APU
02:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:04 INFO  : 'con' command is executed.
02:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:28:04 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:31:08 INFO  : Disconnected from the channel tcfchan#11.
02:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
02:33:43 INFO  : 'fpga -state' command is executed.
02:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:43 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
02:33:43 INFO  : 'jtag frequency' command is executed.
02:33:43 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:33:43 INFO  : Context for 'APU' is selected.
02:33:44 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:44 INFO  : Context for 'APU' is selected.
02:33:44 INFO  : 'stop' command is executed.
02:33:44 INFO  : 'ps7_init' command is executed.
02:33:44 INFO  : 'ps7_post_config' command is executed.
02:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:44 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:44 INFO  : Memory regions updated for context APU
02:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:44 INFO  : 'con' command is executed.
02:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

02:33:44 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
02:45:32 INFO  : Disconnected from the channel tcfchan#12.
02:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:04:38 INFO  : Registering command handlers for SDK TCF services
03:04:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\temp_xsdb_launch_script.tcl
03:04:42 INFO  : XSCT server has started successfully.
03:04:42 INFO  : Successfully done setting XSCT server connection channel  
03:04:45 INFO  : Successfully done setting SDK workspace  
03:04:45 INFO  : Processing command line option -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
03:04:45 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
03:04:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1638749029672,  Project:1638742904960
03:04:54 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf.
03:04:54 INFO  : Copied contents of C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
03:05:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:05:01 INFO  : Clearing existing target manager status.
03:05:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:05:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:05:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
03:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:05:32 INFO  : 'fpga -state' command is executed.
03:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:32 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:05:32 INFO  : 'jtag frequency' command is executed.
03:05:32 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:05:33 INFO  : Context for 'APU' is selected.
03:05:33 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
03:05:33 INFO  : Context for 'APU' is selected.
03:05:33 INFO  : 'stop' command is executed.
03:05:33 INFO  : 'ps7_init' command is executed.
03:05:33 INFO  : 'ps7_post_config' command is executed.
03:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:33 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:05:34 INFO  : Memory regions updated for context APU
03:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:34 INFO  : 'con' command is executed.
03:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:05:34 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
03:05:57 INFO  : Disconnected from the channel tcfchan#1.
03:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:09:16 INFO  : 'fpga -state' command is executed.
03:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:16 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:09:16 INFO  : 'jtag frequency' command is executed.
03:09:16 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:09:17 INFO  : Context for 'APU' is selected.
03:09:21 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:21 INFO  : Context for 'APU' is selected.
03:09:21 INFO  : 'stop' command is executed.
03:09:21 INFO  : 'ps7_init' command is executed.
03:09:21 INFO  : 'ps7_post_config' command is executed.
03:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:21 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:21 INFO  : Memory regions updated for context APU
03:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:22 INFO  : 'con' command is executed.
03:09:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:09:22 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
03:09:30 INFO  : Disconnected from the channel tcfchan#2.
03:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B02024" && level==0} -index 1' command is executed.
03:09:31 INFO  : 'fpga -state' command is executed.
03:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:09:32 INFO  : Jtag cable 'Digilent Zed 210248B02024' is selected.
03:09:32 INFO  : 'jtag frequency' command is executed.
03:09:32 INFO  : Sourcing of 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:09:32 INFO  : Context for 'APU' is selected.
03:09:32 INFO  : Hardware design information is loaded from 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf'.
03:09:32 INFO  : 'configparams force-mem-access 1' command is executed.
03:09:32 INFO  : Context for 'APU' is selected.
03:09:32 INFO  : 'stop' command is executed.
03:09:32 INFO  : 'ps7_init' command is executed.
03:09:32 INFO  : 'ps7_post_config' command is executed.
03:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:33 INFO  : The application 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
loadhw -hw C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
dow C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/app_test/Debug/app_test.elf
configparams force-mem-access 0
----------------End of Script----------------

03:09:33 INFO  : Memory regions updated for context APU
03:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:09:33 INFO  : 'con' command is executed.
03:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248B02024"} -index 0
con
----------------End of Script----------------

03:09:33 INFO  : Launch script is exported to file 'C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app_test.elf_on_local.tcl'
