$date
	Sat Dec  6 15:27:28 2025
$end

$version
	Synopsys VCS version X-2025.06-1_Full64
$end

$timescale
	1s
$end

$comment Csum: 1 caa4c9e7d6f43d29 $end


$scope module switch_collision_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end

$scope begin unnamed$$_0 $end

$scope fork unnamed$$_vcs_7 $end

$scope begin unnamed$$_vcs_8 $end
$upscope $end


$scope begin unnamed$$_vcs_9 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_10 $end

$scope begin unnamed$$_vcs_11 $end
$upscope $end


$scope begin unnamed$$_vcs_12 $end
$upscope $end

$upscope $end


$scope fork unnamed$$_vcs_13 $end

$scope begin unnamed$$_vcs_14 $end
$upscope $end


$scope begin unnamed$$_vcs_15 $end
$upscope $end

$upscope $end

$upscope $end


$scope begin unnamed$$_vcs_16 $end
$upscope $end


$scope begin unnamed$$_vcs_17 $end
$upscope $end


$scope module port0 $end
$var reg 1 # valid_in $end
$var reg 4 $ source_in [3:0] $end
$var reg 4 % target_in [3:0] $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' valid_out $end
$var reg 8 ( data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 + source_out [3:0] $end
$var reg 4 , target_out [3:0] $end
$upscope $end


$scope module port1 $end
$var reg 1 - valid_in $end
$var reg 4 . source_in [3:0] $end
$var reg 4 / target_in [3:0] $end
$var reg 8 0 data_in [7:0] $end
$var reg 1 1 valid_out $end
$var reg 8 2 data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 3 source_out [3:0] $end
$var reg 4 4 target_out [3:0] $end
$upscope $end


$scope module port2 $end
$var reg 1 5 valid_in $end
$var reg 4 6 source_in [3:0] $end
$var reg 4 7 target_in [3:0] $end
$var reg 8 8 data_in [7:0] $end
$var reg 1 9 valid_out $end
$var reg 8 : data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 ; source_out [3:0] $end
$var reg 4 < target_out [3:0] $end
$upscope $end


$scope module port3 $end
$var reg 1 = valid_in $end
$var reg 4 > source_in [3:0] $end
$var reg 4 ? target_in [3:0] $end
$var reg 8 @ data_in [7:0] $end
$var reg 1 A valid_out $end
$var reg 8 B data_out [7:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst_n $end
$var reg 4 C source_out [3:0] $end
$var reg 4 D target_out [3:0] $end
$upscope $end


$scope module dut $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 E grant [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 1 N active0 $end
$var reg 1 O active1 $end
$var reg 1 P active2 $end
$var reg 1 Q active3 $end
$var reg 16 R fifo_data_out0 [15:0] $end
$var reg 16 S fifo_data_out1 [15:0] $end
$var reg 16 T fifo_data_out2 [15:0] $end
$var reg 16 U fifo_data_out3 [15:0] $end
$var reg 4 V port_reqs [3:0] $end

$scope module port0_i $end
$var reg 1 W clk $end
$var reg 1 X rst_n $end
$var reg 1 # valid_in $end
$var reg 4 Y source_in [3:0] $end
$var reg 4 Z target_in [3:0] $end
$var reg 8 [ data_in [7:0] $end
$var reg 1 \ grant $end
$var reg 4 J pkt_dst [3:0] $end
$var reg 16 R fifo_data_out [15:0] $end
$var reg 1 ] port_req $end
$var reg 1 ^ fifo_full $end
$var reg 1 _ fifo_empty $end
$var reg 8 ` header_out [7:0] $end
$var reg 2 a current_state [1:0] $end
$var reg 2 b next_state [1:0] $end
$var reg 2 c Packet_Type [1:0] $end
$var reg 2 d pkt_type [1:0] $end
$var reg 1 e pkt_valid $end
$var reg 1 f read_en_fifo $end

$scope module parser_inst $end
$var reg 4 g source [3:0] $end
$var reg 4 h target [3:0] $end
$var reg 2 d pkt_type [1:0] $end
$var reg 1 e pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 X rst_n $end
$var reg 1 W clk $end
$var reg 16 i data_in [15:0] $end
$var reg 1 # wr_en $end
$var reg 1 ^ fifo_full $end
$var reg 8 ` header_out [7:0] $end
$var reg 1 f rd_en $end
$var reg 16 R data_out [15:0] $end
$var reg 1 _ fifo_empty $end
$var reg 3 j wr_ptr [2:0] $end
$var reg 3 k rd_ptr [2:0] $end
$var reg 4 l fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port1_i $end
$var reg 1 W clk $end
$var reg 1 X rst_n $end
$var reg 1 - valid_in $end
$var reg 4 m source_in [3:0] $end
$var reg 4 n target_in [3:0] $end
$var reg 8 o data_in [7:0] $end
$var reg 1 p grant $end
$var reg 4 K pkt_dst [3:0] $end
$var reg 16 S fifo_data_out [15:0] $end
$var reg 1 q port_req $end
$var reg 1 r fifo_full $end
$var reg 1 s fifo_empty $end
$var reg 8 t header_out [7:0] $end
$var reg 2 u current_state [1:0] $end
$var reg 2 v next_state [1:0] $end
$var reg 2 w Packet_Type [1:0] $end
$var reg 2 x pkt_type [1:0] $end
$var reg 1 y pkt_valid $end
$var reg 1 z read_en_fifo $end

$scope module parser_inst $end
$var reg 4 { source [3:0] $end
$var reg 4 | target [3:0] $end
$var reg 2 x pkt_type [1:0] $end
$var reg 1 y pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 X rst_n $end
$var reg 1 W clk $end
$var reg 16 } data_in [15:0] $end
$var reg 1 - wr_en $end
$var reg 1 r fifo_full $end
$var reg 8 t header_out [7:0] $end
$var reg 1 z rd_en $end
$var reg 16 S data_out [15:0] $end
$var reg 1 s fifo_empty $end
$var reg 3 ~ wr_ptr [2:0] $end
$var reg 3 "! rd_ptr [2:0] $end
$var reg 4 "" fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port2_i $end
$var reg 1 W clk $end
$var reg 1 X rst_n $end
$var reg 1 5 valid_in $end
$var reg 4 "# source_in [3:0] $end
$var reg 4 "$ target_in [3:0] $end
$var reg 8 "% data_in [7:0] $end
$var reg 1 "& grant $end
$var reg 4 L pkt_dst [3:0] $end
$var reg 16 T fifo_data_out [15:0] $end
$var reg 1 "' port_req $end
$var reg 1 "( fifo_full $end
$var reg 1 ") fifo_empty $end
$var reg 8 "* header_out [7:0] $end
$var reg 2 "+ current_state [1:0] $end
$var reg 2 ", next_state [1:0] $end
$var reg 2 "- Packet_Type [1:0] $end
$var reg 2 ". pkt_type [1:0] $end
$var reg 1 "/ pkt_valid $end
$var reg 1 "0 read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "1 source [3:0] $end
$var reg 4 "2 target [3:0] $end
$var reg 2 ". pkt_type [1:0] $end
$var reg 1 "/ pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 X rst_n $end
$var reg 1 W clk $end
$var reg 16 "3 data_in [15:0] $end
$var reg 1 5 wr_en $end
$var reg 1 "( fifo_full $end
$var reg 8 "* header_out [7:0] $end
$var reg 1 "0 rd_en $end
$var reg 16 T data_out [15:0] $end
$var reg 1 ") fifo_empty $end
$var reg 3 "4 wr_ptr [2:0] $end
$var reg 3 "5 rd_ptr [2:0] $end
$var reg 4 "6 fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module port3_i $end
$var reg 1 W clk $end
$var reg 1 X rst_n $end
$var reg 1 = valid_in $end
$var reg 4 "7 source_in [3:0] $end
$var reg 4 "8 target_in [3:0] $end
$var reg 8 "9 data_in [7:0] $end
$var reg 1 ": grant $end
$var reg 4 M pkt_dst [3:0] $end
$var reg 16 U fifo_data_out [15:0] $end
$var reg 1 "; port_req $end
$var reg 1 "< fifo_full $end
$var reg 1 "= fifo_empty $end
$var reg 8 "> header_out [7:0] $end
$var reg 2 "? current_state [1:0] $end
$var reg 2 "@ next_state [1:0] $end
$var reg 2 "A Packet_Type [1:0] $end
$var reg 2 "B pkt_type [1:0] $end
$var reg 1 "C pkt_valid $end
$var reg 1 "D read_en_fifo $end

$scope module parser_inst $end
$var reg 4 "E source [3:0] $end
$var reg 4 "F target [3:0] $end
$var reg 2 "B pkt_type [1:0] $end
$var reg 1 "C pkt_valid $end
$upscope $end


$scope module port_fifo $end
$var reg 1 X rst_n $end
$var reg 1 W clk $end
$var reg 16 "G data_in [15:0] $end
$var reg 1 = wr_en $end
$var reg 1 "< fifo_full $end
$var reg 8 "> header_out [7:0] $end
$var reg 1 "D rd_en $end
$var reg 16 U data_out [15:0] $end
$var reg 1 "= fifo_empty $end
$var reg 3 "H wr_ptr [2:0] $end
$var reg 3 "I rd_ptr [2:0] $end
$var reg 4 "J fifo_count [3:0] $end
$upscope $end

$upscope $end


$scope module top_arb_i $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 4 V port_reqs [3:0] $end
$var reg 4 J port0_dst [3:0] $end
$var reg 4 K port1_dst [3:0] $end
$var reg 4 L port2_dst [3:0] $end
$var reg 4 M port3_dst [3:0] $end
$var reg 4 E grant_bus [3:0] $end
$var reg 2 F mux_sel0 [1:0] $end
$var reg 2 G mux_sel1 [1:0] $end
$var reg 2 H mux_sel2 [1:0] $end
$var reg 2 I mux_sel3 [1:0] $end
$var reg 1 N active0 $end
$var reg 1 O active1 $end
$var reg 1 P active2 $end
$var reg 1 Q active3 $end
$var reg 2 "K ptr0 [1:0] $end
$var reg 2 "L ptr1 [1:0] $end
$var reg 2 "M ptr2 [1:0] $end
$var reg 2 "N ptr3 [1:0] $end
$var reg 4 "O win_out0 [3:0] $end
$var reg 4 "P win_out1 [3:0] $end
$var reg 4 "Q win_out2 [3:0] $end
$var reg 4 "R win_out3 [3:0] $end
$var reg 4 "S reqs_out0 [3:0] $end
$var reg 4 "T reqs_out1 [3:0] $end
$var reg 4 "U reqs_out2 [3:0] $end
$var reg 4 "V reqs_out3 [3:0] $end
$upscope $end


$scope module mux0_i $end
$var reg 2 F mux_sel [1:0] $end
$var reg 16 R data_in0 [15:0] $end
$var reg 16 S data_in1 [15:0] $end
$var reg 16 T data_in2 [15:0] $end
$var reg 16 U data_in3 [15:0] $end
$var reg 1 "W arb_active $end
$var reg 8 "X data_out [7:0] $end
$var reg 1 "Y valid_out $end
$upscope $end


$scope module mux1_i $end
$var reg 2 G mux_sel [1:0] $end
$var reg 16 R data_in0 [15:0] $end
$var reg 16 S data_in1 [15:0] $end
$var reg 16 T data_in2 [15:0] $end
$var reg 16 U data_in3 [15:0] $end
$var reg 1 "Z arb_active $end
$var reg 8 "[ data_out [7:0] $end
$var reg 1 "\ valid_out $end
$upscope $end


$scope module mux2_i $end
$var reg 2 H mux_sel [1:0] $end
$var reg 16 R data_in0 [15:0] $end
$var reg 16 S data_in1 [15:0] $end
$var reg 16 T data_in2 [15:0] $end
$var reg 16 U data_in3 [15:0] $end
$var reg 1 "] arb_active $end
$var reg 8 "^ data_out [7:0] $end
$var reg 1 "_ valid_out $end
$upscope $end


$scope module mux3_i $end
$var reg 2 I mux_sel [1:0] $end
$var reg 16 R data_in0 [15:0] $end
$var reg 16 S data_in1 [15:0] $end
$var reg 16 T data_in2 [15:0] $end
$var reg 16 U data_in3 [15:0] $end
$var reg 1 "` arb_active $end
$var reg 8 "a data_out [7:0] $end
$var reg 1 "b valid_out $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0N
0O
0P
0Q
0!
0"
b0000000000000000 R
b0000000000000000 S
b0000000000000000 T
b0000000000000000 U
b0000 E
b00 F
b00 G
b00 H
b00 I
b0000 J
b0000 K
b0000 L
b0000 M
b0000 V
b00 "K
b00 "L
b00 "M
b00 "N
b0000 "S
b0000 "T
b0000 "U
b0000 "V
b0000 "O
b0000 "P
b0000 "Q
b0000 "R
b00000000 (
bxxxxxxxx &
bxxxx %
bxxxx $
b00000000 2
bxxxxxxxx 0
bxxxx /
bxxxx .
b00000000 :
bxxxxxxxx 8
bxxxx 7
bxxxx 6
b00000000 B
bxxxxxxxx @
bxxxx ?
bxxxx >
1_
0^
0e
0]
0f
b00 c
b00 a
bxxxxxxxx [
b0000 l
b00000000 `
b00 b
b00 d
b000 k
bxxxx Y
bxxxx Z
bxxxxxxxxxxxxxxxx i
bxxxx h
bxxxx g
b000 j
1s
0r
0y
0q
0z
b00 w
b00 u
bxxxxxxxx o
b0000 ""
b00000000 t
b00 v
b00 x
b000 "!
bxxxx m
bxxxx n
bxxxxxxxxxxxxxxxx }
bxxxx |
bxxxx {
b000 ~
1")
0"(
0"/
0"'
0"0
b00 "-
b00 "+
bxxxxxxxx "%
b0000 "6
b00000000 "*
b00 ",
b00 ".
b000 "5
bxxxx "#
bxxxx "$
bxxxxxxxxxxxxxxxx "3
bxxxx "2
bxxxx "1
b000 "4
1"=
0"<
0"C
0";
0"D
b00 "A
b00 "?
bxxxxxxxx "9
b0000 "J
b00000000 ">
b00 "@
b00 "B
b000 "I
bxxxx "7
bxxxx "8
bxxxxxxxxxxxxxxxx "G
bxxxx "F
bxxxx "E
b000 "H
0"Y
b00000000 "X
0"\
b00000000 "[
0"_
b00000000 "^
0"b
b00000000 "a
bxxxx D
bxxxx C
0W
0X
0\
0p
0"&
0":
0"W
0"Z
0"]
0"`
0)
0*
x#
0'
x-
01
x5
09
x=
0A
$end
b0000 h
b0000 g
b0000 |
b0000 {
b0000 "2
b0000 "1
b0000 "F
b0000 "E
#5
1!
1W
1)
#10
0!
0W
0)
#15
1!
1W
1)
#20
0!
0W
0)
#25
1!
1W
1)
#30
0!
0W
0)
#35
1!
1W
1)
#40
0!
0W
0)
#45
1!
1W
1)
1"
1*
1X
#50
0!
0W
0)
#55
1!
1W
1)
#60
0!
0W
0)
#65
1!
1W
1)
#70
0!
0W
0)
#75
1!
1W
1)
#80
0!
0W
0)
#85
1!
1W
1)
#90
0!
0W
0)
#95
1!
1W
1)
#100
0!
0W
0)
#105
1!
1W
1)
1-
b0001 .
b0001 m
bxxxxxxxxxxxx0001 }
b1100 /
b1100 n
bxxxxxxxx11000001 }
b10110000 0
b10110000 o
b1011000011000001 }
1#
b0010 $
b0010 Y
bxxxxxxxxxxxx0010 i
b1100 %
b1100 Z
bxxxxxxxx11000010 i
b10100000 &
b10100000 [
b1010000011000010 i
#110
0!
0W
0)
#115
1!
1W
1)
b001 j
b0001 l
0_
b001 ~
b0001 ""
0s
0-
b0000 .
b0000 m
b1011000011000000 }
b0000 /
b0000 n
b1011000000000000 }
b00000000 0
b00000000 o
b0000000000000000 }
0#
b0000 $
b0000 Y
b1010000011000000 i
b0000 %
b0000 Z
b1010000000000000 i
b00000000 &
b00000000 [
b0000000000000000 i
b11000010 `
b1100 h
b0010 g
b1100 J
b01 b
b11000001 t
b1100 |
b0001 {
b1100 K
b01 v
b0011 "U
b0011 "V
b0001 "Q
b0001 "R
b10 d
1e
b10 x
1y
#120
0!
0W
0)
#125
1!
1W
1)
b01 a
b01 u
b10 b
b10 v
#130
0!
0W
0)
#135
1!
1W
1)
b10 a
b10 c
b10 u
b10 w
1]
1q
b0011 V
b0001 E
1\
b11 b
1f
#140
0!
0W
0)
#145
1!
1W
1)
b1010000011000010 R
b001 k
b0000 l
1_
b11 a
1P
1"]
1Q
1"`
b01 "M
b01 "N
b10100000 "a
b10100000 B
1"b
1A
b10100000 "^
b10100000 :
1"_
19
b00000000 `
b0000 h
b0000 g
b0000 J
b00 b
0]
0f
b0000 E
0\
b0010 "U
b0010 "V
b0010 "Q
b0010 "R
b00 d
0e
b0010 V
b0010 E
1p
b11 v
1z
#150
0!
0W
0)
#155
1!
1W
1)
b00 a
b1011000011000001 S
b001 "!
b0000 ""
1s
b11 u
b01 H
b01 I
b10 "M
b10 "N
b10110000 "a
b10110000 B
b10110000 "^
b10110000 :
b00000000 t
b0000 |
b0000 {
b0000 K
b00 v
0q
0z
b0000 E
0p
b0000 "U
b0000 "V
b0000 "Q
b0000 "R
b00 x
0y
b0000 V
#160
0!
0W
0)
#165
1!
1W
1)
b00 u
0P
0"]
0Q
0"`
b00 H
b00 I
b00000000 "^
b00000000 :
0"_
09
b00000000 "a
b00000000 B
0"b
0A
#170
0!
0W
0)
#175
1!
1W
1)
#180
0!
0W
0)
#185
1!
1W
1)
#190
0!
0W
0)
#195
1!
1W
1)
#200
0!
0W
0)
#205
1!
1W
1)
#210
0!
0W
0)
#215
1!
1W
1)
#220
0!
0W
0)
#225
1!
1W
1)
#230
0!
0W
0)
#235
1!
1W
1)
#240
0!
0W
0)
#245
1!
1W
1)
#250
0!
0W
0)
#255
1!
1W
1)
#260
0!
0W
0)
#265
1!
1W
1)
#270
0!
0W
0)
#275
1!
1W
1)
#280
0!
0W
0)
#285
1!
1W
1)
#290
0!
0W
0)
#295
1!
1W
1)
#300
0!
0W
0)
#305
1!
1W
1)
#310
0!
0W
0)
#315
1!
1W
1)
#320
0!
0W
0)
#325
1!
1W
1)
1=
b1000 >
b1000 "7
bxxxxxxxxxxxx1000 "G
b0001 ?
b0001 "8
bxxxxxxxx00011000 "G
b00110011 @
b00110011 "9
b0011001100011000 "G
15
b0100 6
b0100 "#
bxxxxxxxxxxxx0100 "3
b1111 7
b1111 "$
bxxxxxxxx11110100 "3
b11111111 8
b11111111 "%
b1111111111110100 "3
#330
0!
0W
0)
#335
1!
1W
1)
b001 "4
b0001 "6
0")
b001 "H
b0001 "J
0"=
0=
b0000 >
b0000 "7
b0011001100010000 "G
b0000 ?
b0000 "8
b0011001100000000 "G
b00000000 @
b00000000 "9
b0000000000000000 "G
05
b0000 6
b0000 "#
b1111111111110000 "3
b0000 7
b0000 "$
b1111111100000000 "3
b00000000 8
b00000000 "%
b0000000000000000 "3
b11110100 "*
b1111 "2
b0100 "1
b1111 L
b01 ",
b00011000 ">
b0001 "F
b1000 "E
b0001 M
b01 "@
b1100 "S
b0100 "T
b0100 "U
b0100 "V
b0100 "O
b0100 "P
b0100 "Q
b0100 "R
b11 ".
1"/
b01 "B
1"C
#340
0!
0W
0)
#345
1!
1W
1)
b01 "+
b01 "?
b10 F
b10 G
b10 H
b10 I
b10 ",
b10 "@
#350
0!
0W
0)
#355
1!
1W
1)
b10 "+
b11 "-
b10 "?
b01 "A
1"'
1";
b1100 V
b0100 E
1"&
b11 ",
1"0
#360
0!
0W
0)
#365
1!
1W
1)
b1111111111110100 T
b001 "5
b0000 "6
1")
b11 "+
1N
1"W
1O
1"Z
1P
1"]
1Q
1"`
b11 "K
b11 "L
b11 "M
b11 "N
b11111111 "a
b11111111 B
1"b
1A
b11111111 "^
b11111111 :
1"_
19
b11111111 "[
b11111111 2
1"\
11
b11111111 "X
b11111111 (
1"Y
1'
b00000000 "*
b0000 "2
b0000 "1
b0000 L
b00 ",
0"'
0"0
b0000 E
0"&
b1000 "S
b0000 "T
b0000 "U
b0000 "V
b1000 "O
b0000 "P
b0000 "Q
b0000 "R
b00 ".
0"/
b1000 V
b1000 E
1":
b11 "@
1"D
#370
0!
0W
0)
#375
1!
1W
1)
b00 "+
b0011001100011000 U
b001 "I
b0000 "J
1"=
b11 "?
0O
0"Z
0P
0"]
0Q
0"`
b11 F
b00 G
b00 H
b00 I
b00 "K
b00000000 "a
b00000000 B
0"b
0A
b00000000 "^
b00000000 :
0"_
09
b00000000 "[
b00000000 2
0"\
01
b00110011 "X
b00110011 (
b00000000 ">
b0000 "F
b0000 "E
b0000 M
b00 "@
0";
0"D
b0000 E
0":
b0000 "S
b0000 "O
b00 "B
0"C
b0000 V
#380
0!
0W
0)
#385
1!
1W
1)
b00 "?
0N
0"W
b00 F
b00000000 "X
b00000000 (
0"Y
0'
#390
0!
0W
0)
#395
1!
1W
1)
#400
0!
0W
0)
#405
1!
1W
1)
#410
0!
0W
0)
#415
1!
1W
1)
#420
0!
0W
0)
#425
1!
1W
1)
#430
0!
0W
0)
#435
1!
1W
1)
#440
0!
0W
0)
#445
1!
1W
1)
#450
0!
0W
0)
#455
1!
1W
1)
#460
0!
0W
0)
#465
1!
1W
1)
#470
0!
0W
0)
#475
1!
1W
1)
#480
0!
0W
0)
#485
1!
1W
1)
#490
0!
0W
0)
#495
1!
1W
1)
#500
0!
0W
0)
#505
1!
1W
1)
#510
0!
0W
0)
#515
1!
1W
1)
#520
0!
0W
0)
#525
1!
1W
1)
#530
0!
0W
0)
#535
1!
1W
1)
#540
0!
0W
0)
#545
1!
1W
1)
#550
0!
0W
0)
#555
1!
1W
1)
#560
0!
0W
0)
#565
1!
1W
1)
#570
0!
0W
0)
#575
1!
1W
1)
#580
0!
0W
0)
#585
1!
1W
1)
#590
0!
0W
0)
#595
1!
1W
1)
1=
b1000 >
b1000 "7
b0000000000001000 "G
b1111 ?
b1111 "8
b0000000011111000 "G
b11101110 @
b11101110 "9
b1110111011111000 "G
1-
b0010 .
b0010 m
b0000000000000010 }
b1100 /
b1100 n
b0000000011000010 }
b11011101 0
b11011101 o
b1101110111000010 }
#600
0!
0W
0)
#605
1!
1W
1)
b010 ~
b0001 ""
0s
b010 "H
b0001 "J
0"=
0=
b0000 >
b0000 "7
b1110111011110000 "G
b0000 ?
b0000 "8
b1110111000000000 "G
b00000000 @
b00000000 "9
b0000000000000000 "G
0-
b0000 .
b0000 m
b1101110111000000 }
b0000 /
b0000 n
b1101110100000000 }
b00000000 0
b00000000 o
b0000000000000000 }
b11000010 t
b1100 |
b0010 {
b1100 K
b01 v
b11111000 ">
b1111 "F
b1000 "E
b1111 M
b01 "@
b1000 "S
b1000 "T
b1010 "U
b1010 "V
b1000 "O
b1000 "P
b1000 "Q
b1000 "R
b10 x
1y
b11 "B
1"C
#610
0!
0W
0)
#615
1!
1W
1)
b01 u
b01 "?
b11 F
b11 G
b11 H
b11 I
b10 v
b10 "@
#620
0!
0W
0)
#625
1!
1W
1)
b10 u
b10 "?
b11 "A
1-
b1000 .
b1000 m
b0000000000001000 }
b0101 /
b0101 n
b0000000001011000 }
b11001100 0
b11001100 o
b1100110001011000 }
1q
1";
b1010 V
b1000 E
1":
b11 "@
1"D
#630
0!
0W
0)
#635
1!
1W
1)
b011 ~
b0010 ""
b1110111011111000 U
b010 "I
b0000 "J
1"=
b11 "?
0-
b0000 .
b0000 m
b1100110001010000 }
b0000 /
b0000 n
b1100110000000000 }
b00000000 0
b00000000 o
b0000000000000000 }
1N
1"W
1O
1"Z
1P
1"]
1Q
1"`
b00 "L
b00 "M
b00 "N
b11101110 "a
b11101110 B
1"b
1A
b11101110 "^
b11101110 :
1"_
19
b11101110 "[
b11101110 2
1"\
11
b11101110 "X
b11101110 (
1"Y
1'
b00000000 ">
b0000 "F
b0000 "E
b0000 M
b00 "@
0";
0"D
b0000 E
0":
b0000 "S
b0000 "T
b0010 "U
b0010 "V
b0000 "O
b0000 "P
b0010 "Q
b0010 "R
b00 "B
0"C
b0010 V
b0010 E
1p
b11 v
1z
#640
0!
0W
0)
#645
1!
1W
1)
b1101110111000010 S
b010 "!
b0001 ""
b11 u
b00 "?
0N
0"W
0O
0"Z
b00 F
b00 G
b01 H
b01 I
b10 "M
b10 "N
b11011101 "a
b11011101 B
b11011101 "^
b11011101 :
b00000000 "[
b00000000 2
0"\
01
b00000000 "X
b00000000 (
0"Y
0'
b01011000 t
b0101 |
b1000 {
b0101 K
b01 v
0q
0z
b0000 E
0p
b0010 "S
b0000 "V
b0010 "O
b0000 "R
b0000 V
#650
0!
0W
0)
#655
1!
1W
1)
b01 u
0P
0"]
0Q
0"`
b01 F
b00 I
b10 v
b00000000 "^
b00000000 :
0"_
09
b00000000 "a
b00000000 B
0"b
0A
#660
0!
0W
0)
#665
1!
1W
1)
b10 u
1q
b0010 V
b0010 E
1p
b11 v
1z
#670
0!
0W
0)
#675
1!
1W
1)
b1100110001011000 S
b011 "!
b0000 ""
1s
b11 u
1N
1"W
1P
1"]
b10 "K
b11001100 "^
b11001100 :
1"_
19
b11001100 "X
b11001100 (
1"Y
1'
b00000000 t
b0000 |
b0000 {
b0000 K
b00 v
0q
0z
b0000 E
0p
b0000 "S
b0000 "U
b0000 "O
b0000 "Q
b00 x
0y
b0000 V
#680
0!
0W
0)
#685
1!
1W
1)
b00 u
0N
0"W
0P
0"]
b00 F
b00 H
b00000000 "X
b00000000 (
0"Y
0'
b00000000 "^
b00000000 :
0"_
09
#690
0!
0W
0)
#695
1!
1W
1)
#700
0!
0W
0)
#705
1!
1W
1)
#710
0!
0W
0)
#715
1!
1W
1)
#720
0!
0W
0)
#725
1!
1W
1)
#730
0!
0W
0)
#735
1!
1W
1)
#740
0!
0W
0)
#745
1!
1W
1)
#750
0!
0W
0)
#755
1!
1W
1)
#760
0!
0W
0)
#765
1!
1W
1)
#770
0!
0W
0)
#775
1!
1W
1)
#780
0!
0W
0)
#785
1!
1W
1)
#790
0!
0W
0)
#795
1!
1W
1)
#800
0!
0W
0)
#805
1!
1W
1)
#810
0!
0W
0)
#815
1!
1W
1)
#820
0!
0W
0)
#825
1!
1W
1)
#830
0!
0W
0)
#835
1!
1W
1)
#840
0!
0W
0)
#845
1!
1W
1)
#850
0!
0W
0)
#855
1!
1W
1)
#860
0!
0W
0)
#865
1!
1W
1)
#870
0!
0W
0)
#875
1!
1W
1)
#880
0!
0W
0)
#885
1!
1W
1)
#890
0!
0W
0)
#895
1!
1W
1)
#900
0!
0W
0)
#905
1!
1W
1)
#910
0!
0W
0)
#915
1!
1W
1)
#920
0!
0W
0)
#925
1!
1W
1)
#930
0!
0W
0)
#935
1!
1W
1)
#940
0!
0W
0)
#945
1!
1W
1)
#950
0!
0W
0)
#955
1!
1W
1)
#960
0!
0W
0)
#965
1!
1W
1)
#970
0!
0W
0)
#975
1!
1W
1)
#980
0!
0W
0)
#985
1!
1W
1)
#990
0!
0W
0)
#995
1!
1W
1)
#1000
0!
0W
0)
#1005
1!
1W
1)
#1010
0!
0W
0)
#1015
1!
1W
1)
#1020
0!
0W
0)
#1025
1!
1W
1)
#1030
0!
0W
0)
#1035
1!
1W
1)
