// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myip_v1_0_HLS_HH_
#define _myip_v1_0_HLS_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "generic_tanh_double_s.h"
#include "myip_v1_0_HLS_fadmb6.h"
#include "myip_v1_0_HLS_fmuncg.h"
#include "myip_v1_0_HLS_fptocq.h"
#include "myip_v1_0_HLS_fpepcA.h"
#include "myip_v1_0_HLS_weijbC.h"
#include "myip_v1_0_HLS_bias1.h"
#include "myip_v1_0_HLS_weikbM.h"
#include "myip_v1_0_HLS_bias2.h"
#include "myip_v1_0_HLS_weilbW.h"
#include "myip_v1_0_HLS_bias3.h"
#include "myip_v1_0_HLS_v.h"
#include "myip_v1_0_HLS_v3.h"
#include "myip_v1_0_HLS_input.h"

namespace ap_rtl {

struct myip_v1_0_HLS : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > S_AXIS_TDATA;
    sc_in< sc_logic > S_AXIS_TVALID;
    sc_out< sc_logic > S_AXIS_TREADY;
    sc_in< sc_logic > S_AXIS_TLAST;
    sc_out< sc_lv<32> > M_AXIS_TDATA;
    sc_out< sc_logic > M_AXIS_TVALID;
    sc_in< sc_logic > M_AXIS_TREADY;
    sc_out< sc_logic > M_AXIS_TLAST;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myip_v1_0_HLS(sc_module_name name);
    SC_HAS_PROCESS(myip_v1_0_HLS);

    ~myip_v1_0_HLS();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myip_v1_0_HLS_weijbC* weights1_U;
    myip_v1_0_HLS_bias1* bias1_U;
    myip_v1_0_HLS_weikbM* weights2_U;
    myip_v1_0_HLS_bias2* bias2_U;
    myip_v1_0_HLS_weilbW* weights3_U;
    myip_v1_0_HLS_bias3* bias3_U;
    myip_v1_0_HLS_v* v_U;
    myip_v1_0_HLS_v* v2_U;
    myip_v1_0_HLS_v3* v3_U;
    myip_v1_0_HLS_input* input_U;
    generic_tanh_double_s* grp_generic_tanh_double_s_fu_447;
    myip_v1_0_HLS_fadmb6<1,4,32,32,32>* myip_v1_0_HLS_fadmb6_U16;
    myip_v1_0_HLS_fmuncg<1,3,32,32,32>* myip_v1_0_HLS_fmuncg_U17;
    myip_v1_0_HLS_fptocq<1,2,64,32>* myip_v1_0_HLS_fptocq_U18;
    myip_v1_0_HLS_fpepcA<1,2,32,64>* myip_v1_0_HLS_fpepcA_U19;
    regslice_both<32>* regslice_both_S_AXIS_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_S_AXIS_V_last_U;
    regslice_both<32>* regslice_both_M_AXIS_V_data_U;
    regslice_both_w1<1>* regslice_both_w1_M_AXIS_V_last_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<11> > weights1_address0;
    sc_signal< sc_logic > weights1_ce0;
    sc_signal< sc_lv<32> > weights1_q0;
    sc_signal< sc_lv<6> > bias1_address0;
    sc_signal< sc_logic > bias1_ce0;
    sc_signal< sc_lv<32> > bias1_q0;
    sc_signal< sc_lv<12> > weights2_address0;
    sc_signal< sc_logic > weights2_ce0;
    sc_signal< sc_lv<32> > weights2_q0;
    sc_signal< sc_lv<6> > bias2_address0;
    sc_signal< sc_logic > bias2_ce0;
    sc_signal< sc_lv<32> > bias2_q0;
    sc_signal< sc_lv<9> > weights3_address0;
    sc_signal< sc_logic > weights3_ce0;
    sc_signal< sc_lv<32> > weights3_q0;
    sc_signal< sc_lv<3> > bias3_address0;
    sc_signal< sc_logic > bias3_ce0;
    sc_signal< sc_lv<32> > bias3_q0;
    sc_signal< sc_logic > S_AXIS_TDATA_blk_n;
    sc_signal< sc_lv<60> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln46_fu_506_p2;
    sc_signal< sc_logic > M_AXIS_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > grp_fu_466_p2;
    sc_signal< sc_lv<32> > reg_479;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<32> > grp_fu_458_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<32> > reg_491;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<64> > grp_fu_476_p1;
    sc_signal< sc_lv<64> > reg_496;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<64> > grp_generic_tanh_double_s_fu_447_ap_return;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_447_ap_ready;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_447_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<6> > word_cnt_fu_512_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<6> > word_cnt_5_fu_534_p2;
    sc_signal< sc_lv<6> > word_cnt_5_reg_745;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln54_fu_540_p1;
    sc_signal< sc_lv<64> > zext_ln54_reg_750;
    sc_signal< sc_lv<1> > icmp_ln51_fu_528_p2;
    sc_signal< sc_lv<11> > zext_ln53_fu_544_p1;
    sc_signal< sc_lv<11> > zext_ln53_reg_756;
    sc_signal< sc_lv<6> > i_fu_554_p2;
    sc_signal< sc_lv<6> > i_reg_764;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<11> > add_ln54_1_fu_565_p2;
    sc_signal< sc_lv<11> > add_ln54_1_reg_769;
    sc_signal< sc_lv<1> > icmp_ln53_fu_548_p2;
    sc_signal< sc_lv<32> > weights1_load_reg_789;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > input_q0;
    sc_signal< sc_lv<32> > input_load_reg_794;
    sc_signal< sc_lv<32> > bias1_load_reg_799;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<6> > word_cnt_6_fu_587_p2;
    sc_signal< sc_lv<6> > word_cnt_6_reg_807;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<64> > zext_ln65_fu_593_p1;
    sc_signal< sc_lv<64> > zext_ln65_reg_812;
    sc_signal< sc_lv<1> > icmp_ln62_fu_581_p2;
    sc_signal< sc_lv<12> > zext_ln64_fu_597_p1;
    sc_signal< sc_lv<12> > zext_ln64_reg_818;
    sc_signal< sc_lv<6> > x_fu_607_p2;
    sc_signal< sc_lv<6> > x_reg_826;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<12> > add_ln65_1_fu_618_p2;
    sc_signal< sc_lv<12> > add_ln65_1_reg_831;
    sc_signal< sc_lv<1> > icmp_ln64_fu_601_p2;
    sc_signal< sc_lv<32> > weights2_load_reg_851;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<32> > v_q0;
    sc_signal< sc_lv<32> > v_load_reg_856;
    sc_signal< sc_lv<32> > bias2_load_reg_861;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<3> > word_cnt_8_fu_640_p2;
    sc_signal< sc_lv<3> > word_cnt_8_reg_869;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<64> > zext_ln75_fu_646_p1;
    sc_signal< sc_lv<64> > zext_ln75_reg_874;
    sc_signal< sc_lv<1> > icmp_ln72_fu_634_p2;
    sc_signal< sc_lv<10> > zext_ln74_fu_650_p1;
    sc_signal< sc_lv<10> > zext_ln74_reg_880;
    sc_signal< sc_lv<6> > x_1_fu_660_p2;
    sc_signal< sc_lv<6> > x_1_reg_888;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > icmp_ln74_fu_654_p2;
    sc_signal< sc_lv<32> > weights3_load_reg_908;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<32> > v2_q0;
    sc_signal< sc_lv<32> > v2_load_reg_913;
    sc_signal< sc_lv<32> > bias3_load_reg_918;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<3> > word_cnt_7_fu_717_p2;
    sc_signal< sc_lv<3> > word_cnt_7_reg_926;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > regslice_both_M_AXIS_V_data_U_apdone_blk;
    sc_signal< sc_lv<1> > icmp_ln81_fu_711_p2;
    sc_signal< sc_lv<1> > tmp_last_fu_728_p2;
    sc_signal< sc_lv<1> > tmp_last_reg_936;
    sc_signal< sc_lv<32> > v3_q0;
    sc_signal< sc_lv<6> > v_address0;
    sc_signal< sc_logic > v_ce0;
    sc_signal< sc_logic > v_we0;
    sc_signal< sc_lv<6> > v2_address0;
    sc_signal< sc_logic > v2_ce0;
    sc_signal< sc_logic > v2_we0;
    sc_signal< sc_lv<3> > v3_address0;
    sc_signal< sc_logic > v3_ce0;
    sc_signal< sc_logic > v3_we0;
    sc_signal< sc_lv<6> > input_address0;
    sc_signal< sc_logic > input_ce0;
    sc_signal< sc_logic > input_we0;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_447_ap_start;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_447_ap_idle;
    sc_signal< sc_lv<6> > word_cnt_0_reg_301;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > word_cnt_1_reg_312;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<32> > sum_0_reg_323;
    sc_signal< sc_lv<6> > i_0_reg_335;
    sc_signal< sc_lv<11> > phi_mul_reg_346;
    sc_signal< sc_lv<6> > word_cnt_2_reg_357;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<32> > sum2_0_reg_368;
    sc_signal< sc_lv<6> > x_0_reg_380;
    sc_signal< sc_lv<12> > phi_mul2_reg_391;
    sc_signal< sc_lv<3> > word_cnt_3_reg_402;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<32> > sum3_0_reg_413;
    sc_signal< sc_lv<6> > x1_0_reg_425;
    sc_signal< sc_lv<3> > word_cnt_4_reg_436;
    sc_signal< sc_logic > grp_generic_tanh_double_s_fu_447_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<64> > zext_ln48_fu_523_p1;
    sc_signal< sc_lv<64> > zext_ln54_2_fu_576_p1;
    sc_signal< sc_lv<64> > zext_ln54_1_fu_560_p1;
    sc_signal< sc_lv<64> > zext_ln65_2_fu_629_p1;
    sc_signal< sc_lv<64> > zext_ln65_1_fu_613_p1;
    sc_signal< sc_lv<64> > sext_ln75_fu_706_p1;
    sc_signal< sc_lv<64> > zext_ln75_1_fu_666_p1;
    sc_signal< sc_lv<64> > zext_ln83_fu_723_p1;
    sc_signal< sc_lv<32> > grp_fu_470_p1;
    sc_signal< sc_lv<32> > grp_fu_458_p0;
    sc_signal< sc_lv<32> > grp_fu_458_p1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<32> > grp_fu_466_p0;
    sc_signal< sc_lv<32> > grp_fu_466_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<11> > add_ln54_fu_571_p2;
    sc_signal< sc_lv<12> > add_ln65_fu_624_p2;
    sc_signal< sc_lv<9> > tmp_3_fu_671_p3;
    sc_signal< sc_lv<7> > tmp_8_fu_683_p3;
    sc_signal< sc_lv<10> > zext_ln75_2_fu_679_p1;
    sc_signal< sc_lv<10> > zext_ln75_3_fu_691_p1;
    sc_signal< sc_lv<10> > sub_ln75_fu_695_p2;
    sc_signal< sc_lv<10> > add_ln75_fu_701_p2;
    sc_signal< sc_logic > grp_fu_470_ce;
    sc_signal< sc_lv<60> > ap_NS_fsm;
    sc_signal< sc_logic > regslice_both_S_AXIS_V_data_U_apdone_blk;
    sc_signal< sc_lv<32> > S_AXIS_TDATA_int;
    sc_signal< sc_logic > S_AXIS_TVALID_int;
    sc_signal< sc_logic > S_AXIS_TREADY_int;
    sc_signal< sc_logic > regslice_both_S_AXIS_V_data_U_ack_in;
    sc_signal< sc_logic > regslice_both_w1_S_AXIS_V_last_U_apdone_blk;
    sc_signal< sc_logic > S_AXIS_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_S_AXIS_V_last_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_S_AXIS_V_last_U_ack_in;
    sc_signal< sc_logic > M_AXIS_TVALID_int;
    sc_signal< sc_logic > M_AXIS_TREADY_int;
    sc_signal< sc_logic > regslice_both_M_AXIS_V_data_U_vld_out;
    sc_signal< sc_logic > regslice_both_w1_M_AXIS_V_last_U_apdone_blk;
    sc_signal< sc_logic > M_AXIS_TLAST_int;
    sc_signal< sc_logic > regslice_both_w1_M_AXIS_V_last_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_w1_M_AXIS_V_last_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<60> ap_ST_fsm_state1;
    static const sc_lv<60> ap_ST_fsm_state2;
    static const sc_lv<60> ap_ST_fsm_state3;
    static const sc_lv<60> ap_ST_fsm_state4;
    static const sc_lv<60> ap_ST_fsm_state5;
    static const sc_lv<60> ap_ST_fsm_state6;
    static const sc_lv<60> ap_ST_fsm_state7;
    static const sc_lv<60> ap_ST_fsm_state8;
    static const sc_lv<60> ap_ST_fsm_state9;
    static const sc_lv<60> ap_ST_fsm_state10;
    static const sc_lv<60> ap_ST_fsm_state11;
    static const sc_lv<60> ap_ST_fsm_state12;
    static const sc_lv<60> ap_ST_fsm_state13;
    static const sc_lv<60> ap_ST_fsm_state14;
    static const sc_lv<60> ap_ST_fsm_state15;
    static const sc_lv<60> ap_ST_fsm_state16;
    static const sc_lv<60> ap_ST_fsm_state17;
    static const sc_lv<60> ap_ST_fsm_state18;
    static const sc_lv<60> ap_ST_fsm_state19;
    static const sc_lv<60> ap_ST_fsm_state20;
    static const sc_lv<60> ap_ST_fsm_state21;
    static const sc_lv<60> ap_ST_fsm_state22;
    static const sc_lv<60> ap_ST_fsm_state23;
    static const sc_lv<60> ap_ST_fsm_state24;
    static const sc_lv<60> ap_ST_fsm_state25;
    static const sc_lv<60> ap_ST_fsm_state26;
    static const sc_lv<60> ap_ST_fsm_state27;
    static const sc_lv<60> ap_ST_fsm_state28;
    static const sc_lv<60> ap_ST_fsm_state29;
    static const sc_lv<60> ap_ST_fsm_state30;
    static const sc_lv<60> ap_ST_fsm_state31;
    static const sc_lv<60> ap_ST_fsm_state32;
    static const sc_lv<60> ap_ST_fsm_state33;
    static const sc_lv<60> ap_ST_fsm_state34;
    static const sc_lv<60> ap_ST_fsm_state35;
    static const sc_lv<60> ap_ST_fsm_state36;
    static const sc_lv<60> ap_ST_fsm_state37;
    static const sc_lv<60> ap_ST_fsm_state38;
    static const sc_lv<60> ap_ST_fsm_state39;
    static const sc_lv<60> ap_ST_fsm_state40;
    static const sc_lv<60> ap_ST_fsm_state41;
    static const sc_lv<60> ap_ST_fsm_state42;
    static const sc_lv<60> ap_ST_fsm_state43;
    static const sc_lv<60> ap_ST_fsm_state44;
    static const sc_lv<60> ap_ST_fsm_state45;
    static const sc_lv<60> ap_ST_fsm_state46;
    static const sc_lv<60> ap_ST_fsm_state47;
    static const sc_lv<60> ap_ST_fsm_state48;
    static const sc_lv<60> ap_ST_fsm_state49;
    static const sc_lv<60> ap_ST_fsm_state50;
    static const sc_lv<60> ap_ST_fsm_state51;
    static const sc_lv<60> ap_ST_fsm_state52;
    static const sc_lv<60> ap_ST_fsm_state53;
    static const sc_lv<60> ap_ST_fsm_state54;
    static const sc_lv<60> ap_ST_fsm_state55;
    static const sc_lv<60> ap_ST_fsm_state56;
    static const sc_lv<60> ap_ST_fsm_state57;
    static const sc_lv<60> ap_ST_fsm_state58;
    static const sc_lv<60> ap_ST_fsm_state59;
    static const sc_lv<60> ap_ST_fsm_state60;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<11> ap_const_lv11_32;
    static const sc_lv<12> ap_const_lv12_32;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_M_AXIS_TDATA_blk_n();
    void thread_M_AXIS_TLAST_int();
    void thread_M_AXIS_TVALID();
    void thread_M_AXIS_TVALID_int();
    void thread_S_AXIS_TDATA_blk_n();
    void thread_S_AXIS_TREADY();
    void thread_S_AXIS_TREADY_int();
    void thread_add_ln54_1_fu_565_p2();
    void thread_add_ln54_fu_571_p2();
    void thread_add_ln65_1_fu_618_p2();
    void thread_add_ln65_fu_624_p2();
    void thread_add_ln75_fu_701_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2();
    void thread_ap_rst_n_inv();
    void thread_bias1_address0();
    void thread_bias1_ce0();
    void thread_bias2_address0();
    void thread_bias2_ce0();
    void thread_bias3_address0();
    void thread_bias3_ce0();
    void thread_grp_fu_458_p0();
    void thread_grp_fu_458_p1();
    void thread_grp_fu_466_p0();
    void thread_grp_fu_466_p1();
    void thread_grp_fu_470_ce();
    void thread_grp_generic_tanh_double_s_fu_447_ap_start();
    void thread_i_fu_554_p2();
    void thread_icmp_ln46_fu_506_p2();
    void thread_icmp_ln51_fu_528_p2();
    void thread_icmp_ln53_fu_548_p2();
    void thread_icmp_ln62_fu_581_p2();
    void thread_icmp_ln64_fu_601_p2();
    void thread_icmp_ln72_fu_634_p2();
    void thread_icmp_ln74_fu_654_p2();
    void thread_icmp_ln81_fu_711_p2();
    void thread_input_address0();
    void thread_input_ce0();
    void thread_input_we0();
    void thread_sext_ln75_fu_706_p1();
    void thread_sub_ln75_fu_695_p2();
    void thread_tmp_3_fu_671_p3();
    void thread_tmp_8_fu_683_p3();
    void thread_tmp_last_fu_728_p2();
    void thread_v2_address0();
    void thread_v2_ce0();
    void thread_v2_we0();
    void thread_v3_address0();
    void thread_v3_ce0();
    void thread_v3_we0();
    void thread_v_address0();
    void thread_v_ce0();
    void thread_v_we0();
    void thread_weights1_address0();
    void thread_weights1_ce0();
    void thread_weights2_address0();
    void thread_weights2_ce0();
    void thread_weights3_address0();
    void thread_weights3_ce0();
    void thread_word_cnt_5_fu_534_p2();
    void thread_word_cnt_6_fu_587_p2();
    void thread_word_cnt_7_fu_717_p2();
    void thread_word_cnt_8_fu_640_p2();
    void thread_word_cnt_fu_512_p2();
    void thread_x_1_fu_660_p2();
    void thread_x_fu_607_p2();
    void thread_zext_ln48_fu_523_p1();
    void thread_zext_ln53_fu_544_p1();
    void thread_zext_ln54_1_fu_560_p1();
    void thread_zext_ln54_2_fu_576_p1();
    void thread_zext_ln54_fu_540_p1();
    void thread_zext_ln64_fu_597_p1();
    void thread_zext_ln65_1_fu_613_p1();
    void thread_zext_ln65_2_fu_629_p1();
    void thread_zext_ln65_fu_593_p1();
    void thread_zext_ln74_fu_650_p1();
    void thread_zext_ln75_1_fu_666_p1();
    void thread_zext_ln75_2_fu_679_p1();
    void thread_zext_ln75_3_fu_691_p1();
    void thread_zext_ln75_fu_646_p1();
    void thread_zext_ln83_fu_723_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
