# do {C:\Users\AMG_Computers\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit_hdl-4.6.1rc0-py3.10.egg\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_incrementa82ee4b7d3e24fedb8d5a183dae9819031fce818e/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.sub1_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/sub1_tb/runner_cfg="active python runner : true,enabled_test_cases : test_incrementation,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_incrementa82ee4b7d3e24fedb8d5a183dae9819031fce818e/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:25 on Feb 03,2023
# ** Warning: Design size of 23611 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Applaying stimuli (sub1_tb.vhd:89)
#         [22;96;49m10000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Checking incrementation (sub1_tb.vhd:54)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:26 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_decrementac23036d3f9efb686f9bd9ab1f6a7d0e29c98d292/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.sub1_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/sub1_tb/runner_cfg="active python runner : true,enabled_test_cases : test_decrementation,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_decrementac23036d3f9efb686f9bd9ab1f6a7d0e29c98d292/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:26 on Feb 03,2023
# ** Warning: Design size of 23611 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Applaying stimuli (sub1_tb.vhd:94)
#         [22;96;49m10000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Checking decrementation (sub1_tb.vhd:61)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:27 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_addition_3ea30dfc82ce38bba50ad048abd54b9f73f89424/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.sub1_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/sub1_tb/runner_cfg="active python runner : true,enabled_test_cases : test_addition,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_addition_3ea30dfc82ce38bba50ad048abd54b9f73f89424/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:27 on Feb 03,2023
# ** Warning: Design size of 23611 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Applaying stimuli (sub1_tb.vhd:105)
#         [22;96;49m10000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Checking addition (sub1_tb.vhd:68)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:28 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_substracti304cf14f602f76164913dda51749053b34d69ed0/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.sub1_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/sub1_tb/runner_cfg="active python runner : true,enabled_test_cases : test_substraction,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_substracti304cf14f602f76164913dda51749053b34d69ed0/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:28 on Feb 03,2023
# ** Warning: Design size of 23611 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Applaying stimuli (sub1_tb.vhd:99)
#         [22;96;49m10000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Checking substraction (sub1_tb.vhd:74)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:29 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.hold_b66fb35161444c01329055dbf0493fbc58053b6d/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.test_dff(behavior) -L vunit_lib -L design_lib -L tb_lib -g/test_dff/runner_cfg="active python runner : true,enabled_test_cases : hold,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.hold_b66fb35161444c01329055dbf0493fbc58053b6d/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:29 on Feb 03,2023
# ** Warning: Design size of 23581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#         [22;96;49m24000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - na ulazu je dovedena 1 (test_DFF.vhd:59)
#         [22;96;49m24000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Dok ne dodje do aktivne ivice CLK, DFF cuva prethodno stanje na izlazu (test_DFF.vhd:61)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:30 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.input_1e823f02a041d2f2284150dff1a661469368f239/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.test_dff(behavior) -L vunit_lib -L design_lib -L tb_lib -g/test_dff/runner_cfg="active python runner : true,enabled_test_cases : input,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.input_1e823f02a041d2f2284150dff1a661469368f239/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:30 on Feb 03,2023
# ** Warning: Design size of 23581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#         [22;96;49m25000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Nula je upisana na aktivnu ivicu (test_DFF.vhd:70)
#         [22;96;49m42000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Upisana 1 (test_DFF.vhd:75)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:30 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.reset_55632d8b862cfb729feba19f0711ec5be8e9a3a0/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.test_dff(behavior) -L vunit_lib -L design_lib -L tb_lib -g/test_dff/runner_cfg="active python runner : true,enabled_test_cases : reset,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.reset_55632d8b862cfb729feba19f0711ec5be8e9a3a0/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:31 on Feb 03,2023
# ** Warning: Design size of 23581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#         [22;96;49m22000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Izlaz je na 1, slijedi provjera reseta (test_DFF.vhd:84)
#         [22;96;49m24000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Test za reset prolazi (test_DFF.vhd:88)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 12:56:31 on Feb 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
