// Copyright 2024 KU Leuven.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Xiaoling Yi <xiaoling.yi@esat.kuleuven.be>
// This file is generated by Streamer module in hw/chisel to map the CSR address of Streamer automatically, do not modify it manually
// Generated at 2025-10-28T13:49:04.184835146Z

// CSR Map for READER_0
#define BASE_PTR_READER_0_LOW 960
#define BASE_PTR_READER_0_HIGH 961
#define S_STRIDE_BASE_READER_0 962
#define S_STRIDE_NUM_READER_0 1
#define S_STRIDE_READER_0_0 962
#define T_BOUND_BASE_READER_0 963
#define T_BOUND_NUM_READER_0 6
#define T_BOUND_READER_0_0 963
#define T_BOUND_READER_0_1 964
#define T_BOUND_READER_0_2 965
#define T_BOUND_READER_0_3 966
#define T_BOUND_READER_0_4 967
#define T_BOUND_READER_0_5 968
#define T_STRIDE_BASE_READER_0 969
#define T_STRIDE_NUM_READER_0 6
#define T_STRIDE_READER_0_0 969
#define T_STRIDE_READER_0_1 970
#define T_STRIDE_READER_0_2 971
#define T_STRIDE_READER_0_3 972
#define T_STRIDE_READER_0_4 973
#define T_STRIDE_READER_0_5 974
#define ADDR_REMAP_INDEX_READER_0 975
#define ENABLED_CHANNEL_READER_0 976
#define ENABLED_CHANNEL_READER_0_CSR_NUM 1
// CSR Map for READER_1
#define BASE_PTR_READER_1_LOW 977
#define BASE_PTR_READER_1_HIGH 978
#define S_STRIDE_BASE_READER_1 979
#define S_STRIDE_NUM_READER_1 1
#define S_STRIDE_READER_1_0 979
#define T_BOUND_BASE_READER_1 980
#define T_BOUND_NUM_READER_1 3
#define T_BOUND_READER_1_0 980
#define T_BOUND_READER_1_1 981
#define T_BOUND_READER_1_2 982
#define T_STRIDE_BASE_READER_1 983
#define T_STRIDE_NUM_READER_1 3
#define T_STRIDE_READER_1_0 983
#define T_STRIDE_READER_1_1 984
#define T_STRIDE_READER_1_2 985
#define ADDR_REMAP_INDEX_READER_1 986
#define ENABLED_CHANNEL_READER_1 987
#define ENABLED_CHANNEL_READER_1_CSR_NUM 2
// CSR Map for READER_WRITER_0
#define BASE_PTR_READER_WRITER_0_LOW 989
#define BASE_PTR_READER_WRITER_0_HIGH 990
#define S_STRIDE_BASE_READER_WRITER_0 991
#define S_STRIDE_NUM_READER_WRITER_0 1
#define S_STRIDE_READER_WRITER_0_0 991
#define T_BOUND_BASE_READER_WRITER_0 992
#define T_BOUND_NUM_READER_WRITER_0 4
#define T_BOUND_READER_WRITER_0_0 992
#define T_BOUND_READER_WRITER_0_1 993
#define T_BOUND_READER_WRITER_0_2 994
#define T_BOUND_READER_WRITER_0_3 995
#define T_STRIDE_BASE_READER_WRITER_0 996
#define T_STRIDE_NUM_READER_WRITER_0 4
#define T_STRIDE_READER_WRITER_0_0 996
#define T_STRIDE_READER_WRITER_0_1 997
#define T_STRIDE_READER_WRITER_0_2 998
#define T_STRIDE_READER_WRITER_0_3 999
#define ADDR_REMAP_INDEX_READER_WRITER_0 1000
#define ENABLED_CHANNEL_READER_WRITER_0 1001
#define ENABLED_CHANNEL_READER_WRITER_0_CSR_NUM 1
// CSR Map for READER_WRITER_1
#define BASE_PTR_READER_WRITER_1_LOW 1002
#define BASE_PTR_READER_WRITER_1_HIGH 1003
#define S_STRIDE_BASE_READER_WRITER_1 1004
#define S_STRIDE_NUM_READER_WRITER_1 1
#define S_STRIDE_READER_WRITER_1_0 1004
#define T_BOUND_BASE_READER_WRITER_1 1005
#define T_BOUND_NUM_READER_WRITER_1 4
#define T_BOUND_READER_WRITER_1_0 1005
#define T_BOUND_READER_WRITER_1_1 1006
#define T_BOUND_READER_WRITER_1_2 1007
#define T_BOUND_READER_WRITER_1_3 1008
#define T_STRIDE_BASE_READER_WRITER_1 1009
#define T_STRIDE_NUM_READER_WRITER_1 4
#define T_STRIDE_READER_WRITER_1_0 1009
#define T_STRIDE_READER_WRITER_1_1 1010
#define T_STRIDE_READER_WRITER_1_2 1011
#define T_STRIDE_READER_WRITER_1_3 1012
#define ADDR_REMAP_INDEX_READER_WRITER_1 1013
#define ENABLED_CHANNEL_READER_WRITER_1 1014
#define ENABLED_CHANNEL_READER_WRITER_1_CSR_NUM 1
// Datapath extension CSRs
// Other resgiters
// Status register
#define STREAMER_START_CSR 1015
// Read only CSRs
#define STREAMER_BUSY_CSR 1016
#define STREAMER_PERFORMANCE_COUNTER_CSR 1017
