[Inputs]
clk
rst
[Outputs]
ZF
OF
=F[31:0]=
=Mem[31:0]=
=PC[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel MultiSegCPU

