{
  "module_name": "meson_registers.h",
  "hash_id": "9e411ff8c4cf06e58e2aa895756f86318c888e0c854a470082b0eab1b3c209a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/meson/meson_registers.h",
  "human_readable_source": " \n \n\n#ifndef __MESON_REGISTERS_H\n#define __MESON_REGISTERS_H\n\n#include <linux/io.h>\n\n \n#define _REG(reg)\t((reg) << 2)\n\n#define writel_bits_relaxed(mask, val, addr) \\\n\twritel_relaxed((readl_relaxed(addr) & ~(mask)) | ((val) & (mask)), addr)\n\n \n#define VPP2_DUMMY_DATA 0x1900\n#define VPP2_LINE_IN_LENGTH 0x1901\n#define VPP2_PIC_IN_HEIGHT 0x1902\n#define VPP2_SCALE_COEF_IDX 0x1903\n#define VPP2_SCALE_COEF 0x1904\n#define VPP2_VSC_REGION12_STARTP 0x1905\n#define VPP2_VSC_REGION34_STARTP 0x1906\n#define VPP2_VSC_REGION4_ENDP 0x1907\n#define VPP2_VSC_START_PHASE_STEP 0x1908\n#define VPP2_VSC_REGION0_PHASE_SLOPE 0x1909\n#define VPP2_VSC_REGION1_PHASE_SLOPE 0x190a\n#define VPP2_VSC_REGION3_PHASE_SLOPE 0x190b\n#define VPP2_VSC_REGION4_PHASE_SLOPE 0x190c\n#define VPP2_VSC_PHASE_CTRL 0x190d\n#define VPP2_VSC_INI_PHASE 0x190e\n#define VPP2_HSC_REGION12_STARTP 0x1910\n#define VPP2_HSC_REGION34_STARTP 0x1911\n#define VPP2_HSC_REGION4_ENDP 0x1912\n#define VPP2_HSC_START_PHASE_STEP 0x1913\n#define VPP2_HSC_REGION0_PHASE_SLOPE 0x1914\n#define VPP2_HSC_REGION1_PHASE_SLOPE 0x1915\n#define VPP2_HSC_REGION3_PHASE_SLOPE 0x1916\n#define VPP2_HSC_REGION4_PHASE_SLOPE 0x1917\n#define VPP2_HSC_PHASE_CTRL 0x1918\n#define VPP2_SC_MISC 0x1919\n#define VPP2_PREBLEND_VD1_H_START_END 0x191a\n#define VPP2_PREBLEND_VD1_V_START_END 0x191b\n#define VPP2_POSTBLEND_VD1_H_START_END 0x191c\n#define VPP2_POSTBLEND_VD1_V_START_END 0x191d\n#define VPP2_PREBLEND_H_SIZE 0x1920\n#define VPP2_POSTBLEND_H_SIZE 0x1921\n#define VPP2_HOLD_LINES 0x1922\n#define VPP2_BLEND_ONECOLOR_CTRL 0x1923\n#define VPP2_PREBLEND_CURRENT_XY 0x1924\n#define VPP2_POSTBLEND_CURRENT_XY 0x1925\n#define VPP2_MISC 0x1926\n#define VPP2_OFIFO_SIZE 0x1927\n#define VPP2_FIFO_STATUS 0x1928\n#define VPP2_SMOKE_CTRL 0x1929\n#define VPP2_SMOKE1_VAL 0x192a\n#define VPP2_SMOKE2_VAL 0x192b\n#define VPP2_SMOKE1_H_START_END 0x192d\n#define VPP2_SMOKE1_V_START_END 0x192e\n#define VPP2_SMOKE2_H_START_END 0x192f\n#define VPP2_SMOKE2_V_START_END 0x1930\n#define VPP2_SCO_FIFO_CTRL 0x1933\n#define VPP2_HSC_PHASE_CTRL1 0x1934\n#define VPP2_HSC_INI_PAT_CTRL 0x1935\n#define VPP2_VADJ_CTRL 0x1940\n#define VPP2_VADJ1_Y 0x1941\n#define VPP2_VADJ1_MA_MB 0x1942\n#define VPP2_VADJ1_MC_MD 0x1943\n#define VPP2_VADJ2_Y 0x1944\n#define VPP2_VADJ2_MA_MB 0x1945\n#define VPP2_VADJ2_MC_MD 0x1946\n#define VPP2_MATRIX_PROBE_COLOR 0x195c\n#define VPP2_MATRIX_HL_COLOR 0x195d\n#define VPP2_MATRIX_PROBE_POS 0x195e\n#define VPP2_MATRIX_CTRL 0x195f\n#define VPP2_MATRIX_COEF00_01 0x1960\n#define VPP2_MATRIX_COEF02_10 0x1961\n#define VPP2_MATRIX_COEF11_12 0x1962\n#define VPP2_MATRIX_COEF20_21 0x1963\n#define VPP2_MATRIX_COEF22 0x1964\n#define VPP2_MATRIX_OFFSET0_1 0x1965\n#define VPP2_MATRIX_OFFSET2 0x1966\n#define VPP2_MATRIX_PRE_OFFSET0_1 0x1967\n#define VPP2_MATRIX_PRE_OFFSET2 0x1968\n#define VPP2_DUMMY_DATA1 0x1969\n#define VPP2_GAINOFF_CTRL0 0x196a\n#define VPP2_GAINOFF_CTRL1 0x196b\n#define VPP2_GAINOFF_CTRL2 0x196c\n#define VPP2_GAINOFF_CTRL3 0x196d\n#define VPP2_GAINOFF_CTRL4 0x196e\n#define VPP2_CHROMA_ADDR_PORT 0x1970\n#define VPP2_CHROMA_DATA_PORT 0x1971\n#define VPP2_GCLK_CTRL0 0x1972\n#define VPP2_GCLK_CTRL1 0x1973\n#define VPP2_SC_GCLK_CTRL 0x1974\n#define VPP2_MISC1 0x1976\n#define VPP2_DNLP_CTRL_00 0x1981\n#define VPP2_DNLP_CTRL_01 0x1982\n#define VPP2_DNLP_CTRL_02 0x1983\n#define VPP2_DNLP_CTRL_03 0x1984\n#define VPP2_DNLP_CTRL_04 0x1985\n#define VPP2_DNLP_CTRL_05 0x1986\n#define VPP2_DNLP_CTRL_06 0x1987\n#define VPP2_DNLP_CTRL_07 0x1988\n#define VPP2_DNLP_CTRL_08 0x1989\n#define VPP2_DNLP_CTRL_09 0x198a\n#define VPP2_DNLP_CTRL_10 0x198b\n#define VPP2_DNLP_CTRL_11 0x198c\n#define VPP2_DNLP_CTRL_12 0x198d\n#define VPP2_DNLP_CTRL_13 0x198e\n#define VPP2_DNLP_CTRL_14 0x198f\n#define VPP2_DNLP_CTRL_15 0x1990\n#define VPP2_VE_ENABLE_CTRL 0x19a1\n#define VPP2_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x19a2\n#define VPP2_VE_DEMO_CENTER_BAR 0x19a3\n#define VPP2_VE_H_V_SIZE 0x19a4\n#define VPP2_VDO_MEAS_CTRL 0x19a8\n#define VPP2_VDO_MEAS_VS_COUNT_HI 0x19a9\n#define VPP2_VDO_MEAS_VS_COUNT_LO 0x19aa\n#define VPP2_OSD_VSC_PHASE_STEP 0x19c0\n#define VPP2_OSD_VSC_INI_PHASE 0x19c1\n#define VPP2_OSD_VSC_CTRL0 0x19c2\n#define VPP2_OSD_HSC_PHASE_STEP 0x19c3\n#define VPP2_OSD_HSC_INI_PHASE 0x19c4\n#define VPP2_OSD_HSC_CTRL0 0x19c5\n#define VPP2_OSD_HSC_INI_PAT_CTRL 0x19c6\n#define VPP2_OSD_SC_DUMMY_DATA 0x19c7\n#define VPP2_OSD_SC_CTRL0 0x19c8\n#define VPP2_OSD_SCI_WH_M1 0x19c9\n#define VPP2_OSD_SCO_H_START_END 0x19ca\n#define VPP2_OSD_SCO_V_START_END 0x19cb\n#define VPP2_OSD_SCALE_COEF_IDX 0x19cc\n#define VPP2_OSD_SCALE_COEF 0x19cd\n#define VPP2_INT_LINE_NUM 0x19ce\n\n \n#define VIU_ADDR_START 0x1a00\n#define VIU_ADDR_END 0x1aff\n#define VIU_SW_RESET 0x1a01\n#define\t\tVIU_SW_RESET_OSD1_AFBCD\t\tBIT(31)\n#define\t\tVIU_SW_RESET_G12A_OSD1_AFBCD\tBIT(21)\n#define\t\tVIU_SW_RESET_G12A_AFBC_ARB\tBIT(19)\n#define\t\tVIU_SW_RESET_OSD1               BIT(0)\n#define VIU_MISC_CTRL0 0x1a06\n#define\t\tVIU_CTRL0_VD1_AFBC_MASK         0x170000\n#define\t\tVIU_CTRL0_AFBC_TO_VD1\t\tBIT(20)\n#define VIU_MISC_CTRL1 0x1a07\n#define\t\tMALI_AFBC_MISC\t\t\tGENMASK(15, 8)\n#define D2D3_INTF_LENGTH 0x1a08\n#define D2D3_INTF_CTRL0 0x1a09\n#define VD1_AFBCD0_MISC_CTRL 0x1a0a\n#define\t\tVD1_AXI_SEL_AFBC\t\t(1 << 12)\n#define\t\tAFBC_VD1_SEL\t\t\t(1 << 10)\n#define VD2_AFBCD1_MISC_CTRL 0x1a0b\n#define VIU_OSD1_CTRL_STAT 0x1a10\n#define\t\tVIU_OSD1_OSD_BLK_ENABLE         BIT(0)\n#define\t\tVIU_OSD1_OSD_MEM_MODE_LINEAR\tBIT(2)\n#define\t\tVIU_OSD1_POSTBLD_SRC_VD1        (1 << 8)\n#define\t\tVIU_OSD1_POSTBLD_SRC_VD2        (2 << 8)\n#define\t\tVIU_OSD1_POSTBLD_SRC_OSD1       (3 << 8)\n#define\t\tVIU_OSD1_POSTBLD_SRC_OSD2       (4 << 8)\n#define\t\tVIU_OSD1_OSD_ENABLE             BIT(21)\n#define\t\tVIU_OSD1_CFG_SYN_EN             BIT(31)\n#define VIU_OSD1_CTRL_STAT2 0x1a2d\n#define VIU_OSD1_COLOR_ADDR 0x1a11\n#define VIU_OSD1_COLOR 0x1a12\n#define VIU_OSD1_TCOLOR_AG0 0x1a17\n#define VIU_OSD1_TCOLOR_AG1 0x1a18\n#define VIU_OSD1_TCOLOR_AG2 0x1a19\n#define VIU_OSD1_TCOLOR_AG3 0x1a1a\n#define VIU_OSD1_BLK0_CFG_W0 0x1a1b\n#define VIU_OSD1_BLK1_CFG_W0 0x1a1f\n#define VIU_OSD1_BLK2_CFG_W0 0x1a23\n#define VIU_OSD1_BLK3_CFG_W0 0x1a27\n#define VIU_OSD1_BLK0_CFG_W1 0x1a1c\n#define VIU_OSD1_BLK1_CFG_W1 0x1a20\n#define VIU_OSD1_BLK2_CFG_W1 0x1a24\n#define VIU_OSD1_BLK3_CFG_W1 0x1a28\n#define VIU_OSD1_BLK0_CFG_W2 0x1a1d\n#define VIU_OSD1_BLK1_CFG_W2 0x1a21\n#define VIU_OSD1_BLK2_CFG_W2 0x1a25\n#define VIU_OSD1_BLK3_CFG_W2 0x1a29\n#define VIU_OSD1_BLK0_CFG_W3 0x1a1e\n#define VIU_OSD1_BLK1_CFG_W3 0x1a22\n#define VIU_OSD1_BLK2_CFG_W3 0x1a26\n#define VIU_OSD1_BLK3_CFG_W3 0x1a2a\n#define VIU_OSD1_BLK0_CFG_W4 0x1a13\n#define VIU_OSD1_BLK1_CFG_W4 0x1a14\n#define VIU_OSD1_BLK2_CFG_W4 0x1a15\n#define VIU_OSD1_BLK3_CFG_W4 0x1a16\n#define VIU_OSD1_FIFO_CTRL_STAT 0x1a2b\n#define VIU_OSD1_TEST_RDDATA 0x1a2c\n#define VIU_OSD1_PROT_CTRL 0x1a2e\n#define VIU_OSD1_MALI_UNPACK_CTRL 0x1a2f\n#define\t\tVIU_OSD1_MALI_UNPACK_EN\t\tBIT(31)\n#define\t\tVIU_OSD1_MALI_AFBCD_R_REORDER\tGENMASK(15, 12)\n#define\t\tVIU_OSD1_MALI_AFBCD_G_REORDER\tGENMASK(11, 8)\n#define\t\tVIU_OSD1_MALI_AFBCD_B_REORDER\tGENMASK(7, 4)\n#define\t\tVIU_OSD1_MALI_AFBCD_A_REORDER\tGENMASK(3, 0)\n#define\t\tVIU_OSD1_MALI_REORDER_R\t\t1\n#define\t\tVIU_OSD1_MALI_REORDER_G\t\t2\n#define\t\tVIU_OSD1_MALI_REORDER_B\t\t3\n#define\t\tVIU_OSD1_MALI_REORDER_A\t\t4\n#define VIU_OSD2_CTRL_STAT 0x1a30\n#define VIU_OSD2_CTRL_STAT2 0x1a4d\n#define VIU_OSD2_COLOR_ADDR 0x1a31\n#define VIU_OSD2_COLOR 0x1a32\n#define VIU_OSD2_HL1_H_START_END 0x1a33\n#define VIU_OSD2_HL1_V_START_END 0x1a34\n#define VIU_OSD2_HL2_H_START_END 0x1a35\n#define VIU_OSD2_HL2_V_START_END 0x1a36\n#define VIU_OSD2_TCOLOR_AG0 0x1a37\n#define VIU_OSD2_TCOLOR_AG1 0x1a38\n#define VIU_OSD2_TCOLOR_AG2 0x1a39\n#define VIU_OSD2_TCOLOR_AG3 0x1a3a\n#define VIU_OSD2_BLK0_CFG_W0 0x1a3b\n#define VIU_OSD2_BLK1_CFG_W0 0x1a3f\n#define VIU_OSD2_BLK2_CFG_W0 0x1a43\n#define VIU_OSD2_BLK3_CFG_W0 0x1a47\n#define VIU_OSD2_BLK0_CFG_W1 0x1a3c\n#define VIU_OSD2_BLK1_CFG_W1 0x1a40\n#define VIU_OSD2_BLK2_CFG_W1 0x1a44\n#define VIU_OSD2_BLK3_CFG_W1 0x1a48\n#define VIU_OSD2_BLK0_CFG_W2 0x1a3d\n#define VIU_OSD2_BLK1_CFG_W2 0x1a41\n#define VIU_OSD2_BLK2_CFG_W2 0x1a45\n#define VIU_OSD2_BLK3_CFG_W2 0x1a49\n#define VIU_OSD2_BLK0_CFG_W3 0x1a3e\n#define VIU_OSD2_BLK1_CFG_W3 0x1a42\n#define VIU_OSD2_BLK2_CFG_W3 0x1a46\n#define VIU_OSD2_BLK3_CFG_W3 0x1a4a\n#define VIU_OSD2_BLK0_CFG_W4 0x1a64\n#define VIU_OSD2_BLK1_CFG_W4 0x1a65\n#define VIU_OSD2_BLK2_CFG_W4 0x1a66\n#define VIU_OSD2_BLK3_CFG_W4 0x1a67\n#define VIU_OSD2_FIFO_CTRL_STAT 0x1a4b\n#define VIU_OSD2_TEST_RDDATA 0x1a4c\n#define VIU_OSD2_PROT_CTRL 0x1a4e\n#define VIU_OSD2_MALI_UNPACK_CTRL 0x1abd\n#define VIU_OSD2_DIMM_CTRL 0x1acf\n\n#define VIU_OSD3_CTRL_STAT 0x3d80\n#define VIU_OSD3_CTRL_STAT2 0x3d81\n#define VIU_OSD3_COLOR_ADDR 0x3d82\n#define VIU_OSD3_COLOR 0x3d83\n#define VIU_OSD3_TCOLOR_AG0 0x3d84\n#define VIU_OSD3_TCOLOR_AG1 0x3d85\n#define VIU_OSD3_TCOLOR_AG2 0x3d86\n#define VIU_OSD3_TCOLOR_AG3 0x3d87\n#define VIU_OSD3_BLK0_CFG_W0 0x3d88\n#define VIU_OSD3_BLK0_CFG_W1 0x3d8c\n#define VIU_OSD3_BLK0_CFG_W2 0x3d90\n#define VIU_OSD3_BLK0_CFG_W3 0x3d94\n#define VIU_OSD3_BLK0_CFG_W4 0x3d98\n#define VIU_OSD3_BLK1_CFG_W4 0x3d99\n#define VIU_OSD3_BLK2_CFG_W4 0x3d9a\n#define VIU_OSD3_FIFO_CTRL_STAT 0x3d9c\n#define VIU_OSD3_TEST_RDDATA 0x3d9d\n#define VIU_OSD3_PROT_CTRL 0x3d9e\n#define VIU_OSD3_MALI_UNPACK_CTRL 0x3d9f\n#define VIU_OSD3_DIMM_CTRL 0x3da0\n\n#define VIU_OSD_DDR_PRIORITY_URGENT      BIT(0)\n#define VIU_OSD_HOLD_FIFO_LINES(lines)   ((lines & 0x1f) << 5)\n#define VIU_OSD_FIFO_DEPTH_VAL(val)      ((val & 0x7f) << 12)\n#define VIU_OSD_WORDS_PER_BURST(words)   (((words & 0x4) >> 1) << 22)\n#define VIU_OSD_FIFO_LIMITS(size)        ((size & 0xf) << 24)\n#define VIU_OSD_BURST_LENGTH_24          (0x0 << 31 | 0x0 << 10)\n#define VIU_OSD_BURST_LENGTH_32          (0x0 << 31 | 0x1 << 10)\n#define VIU_OSD_BURST_LENGTH_48          (0x0 << 31 | 0x2 << 10)\n#define VIU_OSD_BURST_LENGTH_64          (0x0 << 31 | 0x3 << 10)\n#define VIU_OSD_BURST_LENGTH_96          (0x1 << 31 | 0x0 << 10)\n#define VIU_OSD_BURST_LENGTH_128         (0x1 << 31 | 0x1 << 10)\n\n#define VD1_IF0_GEN_REG 0x1a50\n#define VD1_IF0_CANVAS0 0x1a51\n#define VD1_IF0_CANVAS1 0x1a52\n#define VD1_IF0_LUMA_X0 0x1a53\n#define VD1_IF0_LUMA_Y0 0x1a54\n#define VD1_IF0_CHROMA_X0 0x1a55\n#define VD1_IF0_CHROMA_Y0 0x1a56\n#define VD1_IF0_LUMA_X1 0x1a57\n#define VD1_IF0_LUMA_Y1 0x1a58\n#define VD1_IF0_CHROMA_X1 0x1a59\n#define VD1_IF0_CHROMA_Y1 0x1a5a\n#define VD1_IF0_RPT_LOOP 0x1a5b\n#define VD1_IF0_LUMA0_RPT_PAT 0x1a5c\n#define VD1_IF0_CHROMA0_RPT_PAT 0x1a5d\n#define VD1_IF0_LUMA1_RPT_PAT 0x1a5e\n#define VD1_IF0_CHROMA1_RPT_PAT 0x1a5f\n#define VD1_IF0_LUMA_PSEL 0x1a60\n#define VD1_IF0_CHROMA_PSEL 0x1a61\n#define VD1_IF0_DUMMY_PIXEL 0x1a62\n#define VD1_IF0_LUMA_FIFO_SIZE 0x1a63\n#define VD1_IF0_RANGE_MAP_Y 0x1a6a\n#define VD1_IF0_RANGE_MAP_CB 0x1a6b\n#define VD1_IF0_RANGE_MAP_CR 0x1a6c\n#define VD1_IF0_GEN_REG2 0x1a6d\n#define VD1_IF0_PROT_CNTL 0x1a6e\n#define VIU_VD1_FMT_CTRL 0x1a68\n#define VIU_VD1_FMT_W 0x1a69\n#define VD2_IF0_GEN_REG 0x1a70\n#define VD2_IF0_CANVAS0 0x1a71\n#define VD2_IF0_CANVAS1 0x1a72\n#define VD2_IF0_LUMA_X0 0x1a73\n#define VD2_IF0_LUMA_Y0 0x1a74\n#define VD2_IF0_CHROMA_X0 0x1a75\n#define VD2_IF0_CHROMA_Y0 0x1a76\n#define VD2_IF0_LUMA_X1 0x1a77\n#define VD2_IF0_LUMA_Y1 0x1a78\n#define VD2_IF0_CHROMA_X1 0x1a79\n#define VD2_IF0_CHROMA_Y1 0x1a7a\n#define VD2_IF0_RPT_LOOP 0x1a7b\n#define VD2_IF0_LUMA0_RPT_PAT 0x1a7c\n#define VD2_IF0_CHROMA0_RPT_PAT 0x1a7d\n#define VD2_IF0_LUMA1_RPT_PAT 0x1a7e\n#define VD2_IF0_CHROMA1_RPT_PAT 0x1a7f\n#define VD2_IF0_LUMA_PSEL 0x1a80\n#define VD2_IF0_CHROMA_PSEL 0x1a81\n#define VD2_IF0_DUMMY_PIXEL 0x1a82\n#define VD2_IF0_LUMA_FIFO_SIZE 0x1a83\n#define VD2_IF0_RANGE_MAP_Y 0x1a8a\n#define VD2_IF0_RANGE_MAP_CB 0x1a8b\n#define VD2_IF0_RANGE_MAP_CR 0x1a8c\n#define VD2_IF0_GEN_REG2 0x1a8d\n#define VD2_IF0_PROT_CNTL 0x1a8e\n#define VIU_VD2_FMT_CTRL 0x1a88\n#define VIU_VD2_FMT_W 0x1a89\n\n \n#define VIU_OSD1_MATRIX_CTRL 0x1a90\n#define VIU_OSD1_MATRIX_COEF00_01 0x1a91\n#define VIU_OSD1_MATRIX_COEF02_10 0x1a92\n#define VIU_OSD1_MATRIX_COEF11_12 0x1a93\n#define VIU_OSD1_MATRIX_COEF20_21 0x1a94\n#define VIU_OSD1_MATRIX_COLMOD_COEF42 0x1a95\n#define VIU_OSD1_MATRIX_OFFSET0_1 0x1a96\n#define VIU_OSD1_MATRIX_OFFSET2 0x1a97\n#define VIU_OSD1_MATRIX_PRE_OFFSET0_1 0x1a98\n#define VIU_OSD1_MATRIX_PRE_OFFSET2 0x1a99\n#define VIU_OSD1_MATRIX_COEF22_30 0x1a9d\n#define VIU_OSD1_MATRIX_COEF31_32 0x1a9e\n#define VIU_OSD1_MATRIX_COEF40_41 0x1a9f\n#define VD1_IF0_GEN_REG3 0x1aa7\n\n#define VIU_OSD_BLENDO_H_START_END 0x1aa9\n#define VIU_OSD_BLENDO_V_START_END 0x1aaa\n#define VIU_OSD_BLEND_GEN_CTRL0 0x1aab\n#define VIU_OSD_BLEND_GEN_CTRL1 0x1aac\n#define VIU_OSD_BLEND_DUMMY_DATA 0x1aad\n#define VIU_OSD_BLEND_CURRENT_XY 0x1aae\n\n#define VIU_OSD2_MATRIX_CTRL 0x1ab0\n#define VIU_OSD2_MATRIX_COEF00_01 0x1ab1\n#define VIU_OSD2_MATRIX_COEF02_10 0x1ab2\n#define VIU_OSD2_MATRIX_COEF11_12 0x1ab3\n#define VIU_OSD2_MATRIX_COEF20_21 0x1ab4\n#define VIU_OSD2_MATRIX_COEF22 0x1ab5\n#define VIU_OSD2_MATRIX_OFFSET0_1 0x1ab6\n#define VIU_OSD2_MATRIX_OFFSET2 0x1ab7\n#define VIU_OSD2_MATRIX_PRE_OFFSET0_1 0x1ab8\n#define VIU_OSD2_MATRIX_PRE_OFFSET2 0x1ab9\n#define VIU_OSD2_MATRIX_PROBE_COLOR 0x1aba\n#define VIU_OSD2_MATRIX_HL_COLOR 0x1abb\n#define VIU_OSD2_MATRIX_PROBE_POS 0x1abc\n#define VIU_OSD1_EOTF_CTL 0x1ad4\n#define VIU_OSD1_EOTF_COEF00_01 0x1ad5\n#define VIU_OSD1_EOTF_COEF02_10 0x1ad6\n#define VIU_OSD1_EOTF_COEF11_12 0x1ad7\n#define VIU_OSD1_EOTF_COEF20_21 0x1ad8\n#define VIU_OSD1_EOTF_COEF22_RS 0x1ad9\n#define VIU_OSD1_EOTF_LUT_ADDR_PORT 0x1ada\n#define VIU_OSD1_EOTF_LUT_DATA_PORT 0x1adb\n#define VIU_OSD1_OETF_CTL 0x1adc\n#define VIU_OSD1_OETF_LUT_ADDR_PORT 0x1add\n#define VIU_OSD1_OETF_LUT_DATA_PORT 0x1ade\n#define AFBC_ENABLE 0x1ae0\n#define AFBC_MODE 0x1ae1\n#define AFBC_SIZE_IN 0x1ae2\n#define AFBC_DEC_DEF_COLOR 0x1ae3\n#define AFBC_CONV_CTRL 0x1ae4\n#define AFBC_LBUF_DEPTH 0x1ae5\n#define AFBC_HEAD_BADDR 0x1ae6\n#define AFBC_BODY_BADDR 0x1ae7\n#define AFBC_SIZE_OUT 0x1ae8\n#define AFBC_OUT_YSCOPE 0x1ae9\n#define AFBC_STAT 0x1aea\n#define AFBC_VD_CFMT_CTRL 0x1aeb\n#define AFBC_VD_CFMT_W 0x1aec\n#define AFBC_MIF_HOR_SCOPE 0x1aed\n#define AFBC_MIF_VER_SCOPE 0x1aee\n#define AFBC_PIXEL_HOR_SCOPE 0x1aef\n#define AFBC_PIXEL_VER_SCOPE 0x1af0\n#define AFBC_VD_CFMT_H 0x1af1\n\n \n#define VPP_DUMMY_DATA 0x1d00\n#define VPP_LINE_IN_LENGTH 0x1d01\n#define VPP_PIC_IN_HEIGHT 0x1d02\n#define VPP_SCALE_COEF_IDX 0x1d03\n#define\t\tVPP_SCALE_HORIZONTAL_COEF       BIT(8)\n#define VPP_SCALE_COEF 0x1d04\n#define VPP_VSC_REGION12_STARTP 0x1d05\n#define VPP_VSC_REGION34_STARTP 0x1d06\n#define VPP_VSC_REGION4_ENDP 0x1d07\n#define VPP_VSC_START_PHASE_STEP 0x1d08\n#define VPP_VSC_REGION0_PHASE_SLOPE 0x1d09\n#define VPP_VSC_REGION1_PHASE_SLOPE 0x1d0a\n#define VPP_VSC_REGION3_PHASE_SLOPE 0x1d0b\n#define VPP_VSC_REGION4_PHASE_SLOPE 0x1d0c\n#define VPP_VSC_PHASE_CTRL 0x1d0d\n#define VPP_VSC_INI_PHASE 0x1d0e\n#define VPP_HSC_REGION12_STARTP 0x1d10\n#define VPP_HSC_REGION34_STARTP 0x1d11\n#define VPP_HSC_REGION4_ENDP 0x1d12\n#define VPP_HSC_START_PHASE_STEP 0x1d13\n#define VPP_HSC_REGION0_PHASE_SLOPE 0x1d14\n#define VPP_HSC_REGION1_PHASE_SLOPE 0x1d15\n#define VPP_HSC_REGION3_PHASE_SLOPE 0x1d16\n#define VPP_HSC_REGION4_PHASE_SLOPE 0x1d17\n#define VPP_HSC_PHASE_CTRL 0x1d18\n#define VPP_SC_MISC 0x1d19\n#define\t\tVPP_SC_VD_EN_ENABLE             BIT(15)\n#define\t\tVPP_SC_TOP_EN_ENABLE            BIT(16)\n#define\t\tVPP_SC_HSC_EN_ENABLE            BIT(17)\n#define\t\tVPP_SC_VSC_EN_ENABLE            BIT(18)\n#define\t\tVPP_VSC_BANK_LENGTH(length)     (length & 0x7)\n#define\t\tVPP_HSC_BANK_LENGTH(length)     ((length & 0x7) << 8)\n#define VPP_PREBLEND_VD1_H_START_END 0x1d1a\n#define VPP_PREBLEND_VD1_V_START_END 0x1d1b\n#define VPP_POSTBLEND_VD1_H_START_END 0x1d1c\n#define VPP_POSTBLEND_VD1_V_START_END 0x1d1d\n#define VPP_BLEND_VD2_H_START_END 0x1d1e\n#define VPP_BLEND_VD2_V_START_END 0x1d1f\n#define VPP_PREBLEND_H_SIZE 0x1d20\n#define VPP_POSTBLEND_H_SIZE 0x1d21\n#define VPP_HOLD_LINES 0x1d22\n#define\t\tVPP_POSTBLEND_HOLD_LINES(lines) (lines & 0xf)\n#define\t\tVPP_PREBLEND_HOLD_LINES(lines)  ((lines & 0xf) << 8)\n#define VPP_BLEND_ONECOLOR_CTRL 0x1d23\n#define VPP_PREBLEND_CURRENT_XY 0x1d24\n#define VPP_POSTBLEND_CURRENT_XY 0x1d25\n#define VPP_MISC 0x1d26\n#define\t\tVPP_PREBLEND_ENABLE             BIT(6)\n#define\t\tVPP_POSTBLEND_ENABLE            BIT(7)\n#define\t\tVPP_OSD2_ALPHA_PREMULT          BIT(8)\n#define\t\tVPP_OSD1_ALPHA_PREMULT          BIT(9)\n#define\t\tVPP_VD1_POSTBLEND               BIT(10)\n#define\t\tVPP_VD2_POSTBLEND               BIT(11)\n#define\t\tVPP_OSD1_POSTBLEND              BIT(12)\n#define\t\tVPP_OSD2_POSTBLEND              BIT(13)\n#define\t\tVPP_VD1_PREBLEND                BIT(14)\n#define\t\tVPP_VD2_PREBLEND                BIT(15)\n#define\t\tVPP_OSD1_PREBLEND               BIT(16)\n#define\t\tVPP_OSD2_PREBLEND               BIT(17)\n#define\t\tVPP_COLOR_MNG_ENABLE            BIT(28)\n#define VPP_OFIFO_SIZE 0x1d27\n#define\t\tVPP_OFIFO_SIZE_MASK             GENMASK(13, 0)\n#define\t\tVPP_OFIFO_SIZE_DEFAULT          (0xfff << 20 | 0x1000)\n#define VPP_FIFO_STATUS 0x1d28\n#define VPP_SMOKE_CTRL 0x1d29\n#define VPP_SMOKE1_VAL 0x1d2a\n#define VPP_SMOKE2_VAL 0x1d2b\n#define VPP_SMOKE3_VAL 0x1d2c\n#define VPP_SMOKE1_H_START_END 0x1d2d\n#define VPP_SMOKE1_V_START_END 0x1d2e\n#define VPP_SMOKE2_H_START_END 0x1d2f\n#define VPP_SMOKE2_V_START_END 0x1d30\n#define VPP_SMOKE3_H_START_END 0x1d31\n#define VPP_SMOKE3_V_START_END 0x1d32\n#define VPP_SCO_FIFO_CTRL 0x1d33\n#define VPP_HSC_PHASE_CTRL1 0x1d34\n#define VPP_HSC_INI_PAT_CTRL 0x1d35\n#define VPP_VADJ_CTRL 0x1d40\n#define\t\tVPP_MINUS_BLACK_LVL_VADJ1_ENABLE BIT(1)\n\n#define VPP_VADJ1_Y 0x1d41\n#define VPP_VADJ1_MA_MB 0x1d42\n#define VPP_VADJ1_MC_MD 0x1d43\n#define VPP_VADJ2_Y 0x1d44\n#define VPP_VADJ2_MA_MB 0x1d45\n#define VPP_VADJ2_MC_MD 0x1d46\n#define VPP_HSHARP_CTRL 0x1d50\n#define VPP_HSHARP_LUMA_THRESH01 0x1d51\n#define VPP_HSHARP_LUMA_THRESH23 0x1d52\n#define VPP_HSHARP_CHROMA_THRESH01 0x1d53\n#define VPP_HSHARP_CHROMA_THRESH23 0x1d54\n#define VPP_HSHARP_LUMA_GAIN 0x1d55\n#define VPP_HSHARP_CHROMA_GAIN 0x1d56\n#define VPP_MATRIX_PROBE_COLOR 0x1d5c\n#define VPP_MATRIX_HL_COLOR 0x1d5d\n#define VPP_MATRIX_PROBE_POS 0x1d5e\n#define VPP_MATRIX_CTRL 0x1d5f\n#define VPP_MATRIX_COEF00_01 0x1d60\n#define VPP_MATRIX_COEF02_10 0x1d61\n#define VPP_MATRIX_COEF11_12 0x1d62\n#define VPP_MATRIX_COEF20_21 0x1d63\n#define VPP_MATRIX_COEF22 0x1d64\n#define VPP_MATRIX_OFFSET0_1 0x1d65\n#define VPP_MATRIX_OFFSET2 0x1d66\n#define VPP_MATRIX_PRE_OFFSET0_1 0x1d67\n#define VPP_MATRIX_PRE_OFFSET2 0x1d68\n#define VPP_DUMMY_DATA1 0x1d69\n#define VPP_GAINOFF_CTRL0 0x1d6a\n#define VPP_GAINOFF_CTRL1 0x1d6b\n#define VPP_GAINOFF_CTRL2 0x1d6c\n#define VPP_GAINOFF_CTRL3 0x1d6d\n#define VPP_GAINOFF_CTRL4 0x1d6e\n#define VPP_CHROMA_ADDR_PORT 0x1d70\n#define VPP_CHROMA_DATA_PORT 0x1d71\n#define VPP_GCLK_CTRL0 0x1d72\n#define VPP_GCLK_CTRL1 0x1d73\n#define VPP_SC_GCLK_CTRL 0x1d74\n#define VPP_MISC1 0x1d76\n#define VPP_BLACKEXT_CTRL 0x1d80\n#define VPP_DNLP_CTRL_00 0x1d81\n#define VPP_DNLP_CTRL_01 0x1d82\n#define VPP_DNLP_CTRL_02 0x1d83\n#define VPP_DNLP_CTRL_03 0x1d84\n#define VPP_DNLP_CTRL_04 0x1d85\n#define VPP_DNLP_CTRL_05 0x1d86\n#define VPP_DNLP_CTRL_06 0x1d87\n#define VPP_DNLP_CTRL_07 0x1d88\n#define VPP_DNLP_CTRL_08 0x1d89\n#define VPP_DNLP_CTRL_09 0x1d8a\n#define VPP_DNLP_CTRL_10 0x1d8b\n#define VPP_DNLP_CTRL_11 0x1d8c\n#define VPP_DNLP_CTRL_12 0x1d8d\n#define VPP_DNLP_CTRL_13 0x1d8e\n#define VPP_DNLP_CTRL_14 0x1d8f\n#define VPP_DNLP_CTRL_15 0x1d90\n#define VPP_PEAKING_HGAIN 0x1d91\n#define VPP_PEAKING_VGAIN 0x1d92\n#define VPP_PEAKING_NLP_1 0x1d93\n#define VPP_DOLBY_CTRL 0x1d93\n#define VPP_PPS_DUMMY_DATA_MODE (1 << 17)\n#define VPP_PEAKING_NLP_2 0x1d94\n#define VPP_PEAKING_NLP_3 0x1d95\n#define VPP_PEAKING_NLP_4 0x1d96\n#define VPP_PEAKING_NLP_5 0x1d97\n#define VPP_SHARP_LIMIT 0x1d98\n#define VPP_VLTI_CTRL 0x1d99\n#define VPP_HLTI_CTRL 0x1d9a\n#define VPP_CTI_CTRL 0x1d9b\n#define VPP_BLUE_STRETCH_1 0x1d9c\n#define VPP_BLUE_STRETCH_2 0x1d9d\n#define VPP_BLUE_STRETCH_3 0x1d9e\n#define VPP_CCORING_CTRL 0x1da0\n#define VPP_VE_ENABLE_CTRL 0x1da1\n#define VPP_VE_DEMO_LEFT_TOP_SCREEN_WIDTH 0x1da2\n#define VPP_VE_DEMO_CENTER_BAR 0x1da3\n#define VPP_VE_H_V_SIZE 0x1da4\n#define VPP_VDO_MEAS_CTRL 0x1da8\n#define VPP_VDO_MEAS_VS_COUNT_HI 0x1da9\n#define VPP_VDO_MEAS_VS_COUNT_LO 0x1daa\n#define VPP_INPUT_CTRL 0x1dab\n#define VPP_CTI_CTRL2 0x1dac\n#define VPP_PEAKING_SAT_THD1 0x1dad\n#define VPP_PEAKING_SAT_THD2 0x1dae\n#define VPP_PEAKING_SAT_THD3 0x1daf\n#define VPP_PEAKING_SAT_THD4 0x1db0\n#define VPP_PEAKING_SAT_THD5 0x1db1\n#define VPP_PEAKING_SAT_THD6 0x1db2\n#define VPP_PEAKING_SAT_THD7 0x1db3\n#define VPP_PEAKING_SAT_THD8 0x1db4\n#define VPP_PEAKING_SAT_THD9 0x1db5\n#define VPP_PEAKING_GAIN_ADD1 0x1db6\n#define VPP_PEAKING_GAIN_ADD2 0x1db7\n#define VPP_PEAKING_DNLP 0x1db8\n#define VPP_SHARP_DEMO_WIN_CTRL1 0x1db9\n#define VPP_SHARP_DEMO_WIN_CTRL2 0x1dba\n#define VPP_FRONT_HLTI_CTRL 0x1dbb\n#define VPP_FRONT_CTI_CTRL 0x1dbc\n#define VPP_FRONT_CTI_CTRL2 0x1dbd\n#define VPP_OSD_VSC_PHASE_STEP 0x1dc0\n#define VPP_OSD_VSC_INI_PHASE 0x1dc1\n#define VPP_OSD_VSC_CTRL0 0x1dc2\n#define VPP_OSD_HSC_PHASE_STEP 0x1dc3\n#define VPP_OSD_HSC_INI_PHASE 0x1dc4\n#define VPP_OSD_HSC_CTRL0 0x1dc5\n#define VPP_OSD_HSC_INI_PAT_CTRL 0x1dc6\n#define VPP_OSD_SC_DUMMY_DATA 0x1dc7\n#define VPP_OSD_SC_CTRL0 0x1dc8\n#define VPP_OSD_SCI_WH_M1 0x1dc9\n#define VPP_OSD_SCO_H_START_END 0x1dca\n#define VPP_OSD_SCO_V_START_END 0x1dcb\n#define VPP_OSD_SCALE_COEF_IDX 0x1dcc\n#define VPP_OSD_SCALE_COEF 0x1dcd\n#define VPP_INT_LINE_NUM 0x1dce\n\n#define VPP_WRAP_OSD1_MATRIX_COEF00_01 0x3d60\n#define VPP_WRAP_OSD1_MATRIX_COEF02_10 0x3d61\n#define VPP_WRAP_OSD1_MATRIX_COEF11_12 0x3d62\n#define VPP_WRAP_OSD1_MATRIX_COEF20_21 0x3d63\n#define VPP_WRAP_OSD1_MATRIX_COEF22 0x3d64\n#define VPP_WRAP_OSD1_MATRIX_COEF13_14 0x3d65\n#define VPP_WRAP_OSD1_MATRIX_COEF23_24 0x3d66\n#define VPP_WRAP_OSD1_MATRIX_COEF15_25 0x3d67\n#define VPP_WRAP_OSD1_MATRIX_CLIP 0x3d68\n#define VPP_WRAP_OSD1_MATRIX_OFFSET0_1 0x3d69\n#define VPP_WRAP_OSD1_MATRIX_OFFSET2 0x3d6a\n#define VPP_WRAP_OSD1_MATRIX_PRE_OFFSET0_1 0x3d6b\n#define VPP_WRAP_OSD1_MATRIX_PRE_OFFSET2 0x3d6c\n#define VPP_WRAP_OSD1_MATRIX_EN_CTRL 0x3d6d\n\n#define VPP_WRAP_OSD2_MATRIX_COEF00_01 0x3d70\n#define VPP_WRAP_OSD2_MATRIX_COEF02_10 0x3d71\n#define VPP_WRAP_OSD2_MATRIX_COEF11_12 0x3d72\n#define VPP_WRAP_OSD2_MATRIX_COEF20_21 0x3d73\n#define VPP_WRAP_OSD2_MATRIX_COEF22 0x3d74\n#define VPP_WRAP_OSD2_MATRIX_COEF13_14 0x3d75\n#define VPP_WRAP_OSD2_MATRIX_COEF23_24 0x3d76\n#define VPP_WRAP_OSD2_MATRIX_COEF15_25 0x3d77\n#define VPP_WRAP_OSD2_MATRIX_CLIP 0x3d78\n#define VPP_WRAP_OSD2_MATRIX_OFFSET0_1 0x3d79\n#define VPP_WRAP_OSD2_MATRIX_OFFSET2 0x3d7a\n#define VPP_WRAP_OSD2_MATRIX_PRE_OFFSET0_1 0x3d7b\n#define VPP_WRAP_OSD2_MATRIX_PRE_OFFSET2 0x3d7c\n#define VPP_WRAP_OSD2_MATRIX_EN_CTRL 0x3d7d\n\n#define VPP_WRAP_OSD3_MATRIX_COEF00_01 0x3db0\n#define VPP_WRAP_OSD3_MATRIX_COEF02_10 0x3db1\n#define VPP_WRAP_OSD3_MATRIX_COEF11_12 0x3db2\n#define VPP_WRAP_OSD3_MATRIX_COEF20_21 0x3db3\n#define VPP_WRAP_OSD3_MATRIX_COEF22 0x3db4\n#define VPP_WRAP_OSD3_MATRIX_COEF13_14 0x3db5\n#define VPP_WRAP_OSD3_MATRIX_COEF23_24 0x3db6\n#define VPP_WRAP_OSD3_MATRIX_COEF15_25 0x3db7\n#define VPP_WRAP_OSD3_MATRIX_CLIP 0x3db8\n#define VPP_WRAP_OSD3_MATRIX_OFFSET0_1 0x3db9\n#define VPP_WRAP_OSD3_MATRIX_OFFSET2 0x3dba\n#define VPP_WRAP_OSD3_MATRIX_PRE_OFFSET0_1 0x3dbb\n#define VPP_WRAP_OSD3_MATRIX_PRE_OFFSET2 0x3dbc\n#define VPP_WRAP_OSD3_MATRIX_EN_CTRL 0x3dbd\n\n \n#define OSD1_HDR2_CTRL 0x38a0\n#define OSD1_HDR2_CTRL_VDIN0_HDR2_TOP_EN       BIT(13)\n#define OSD1_HDR2_CTRL_REG_ONLY_MAT            BIT(16)\n\n \n#define OSD2_VSC_PHASE_STEP 0x3d00\n#define OSD2_VSC_INI_PHASE 0x3d01\n#define OSD2_VSC_CTRL0 0x3d02\n#define OSD2_HSC_PHASE_STEP 0x3d03\n#define OSD2_HSC_INI_PHASE 0x3d04\n#define OSD2_HSC_CTRL0 0x3d05\n#define OSD2_HSC_INI_PAT_CTRL 0x3d06\n#define OSD2_SC_DUMMY_DATA 0x3d07\n#define OSD2_SC_CTRL0 0x3d08\n#define OSD2_SCI_WH_M1 0x3d09\n#define OSD2_SCO_H_START_END 0x3d0a\n#define OSD2_SCO_V_START_END 0x3d0b\n#define OSD2_SCALE_COEF_IDX 0x3d18\n#define OSD2_SCALE_COEF 0x3d19\n\n \n#define OSD34_SCALE_COEF_IDX 0x3d1e\n#define OSD34_SCALE_COEF 0x3d1f\n#define OSD34_VSC_PHASE_STEP 0x3d20\n#define OSD34_VSC_INI_PHASE 0x3d21\n#define OSD34_VSC_CTRL0 0x3d22\n#define OSD34_HSC_PHASE_STEP 0x3d23\n#define OSD34_HSC_INI_PHASE 0x3d24\n#define OSD34_HSC_CTRL0 0x3d25\n#define OSD34_HSC_INI_PAT_CTRL 0x3d26\n#define OSD34_SC_DUMMY_DATA 0x3d27\n#define OSD34_SC_CTRL0 0x3d28\n#define OSD34_SCI_WH_M1 0x3d29\n#define OSD34_SCO_H_START_END 0x3d2a\n#define OSD34_SCO_V_START_END 0x3d2b\n\n \n#define VIU2_ADDR_START 0x1e00\n#define VIU2_ADDR_END 0x1eff\n#define VIU2_SW_RESET 0x1e01\n#define VIU2_OSD1_CTRL_STAT 0x1e10\n#define VIU2_OSD1_CTRL_STAT2 0x1e2d\n#define VIU2_OSD1_COLOR_ADDR 0x1e11\n#define VIU2_OSD1_COLOR 0x1e12\n#define VIU2_OSD1_TCOLOR_AG0 0x1e17\n#define VIU2_OSD1_TCOLOR_AG1 0x1e18\n#define VIU2_OSD1_TCOLOR_AG2 0x1e19\n#define VIU2_OSD1_TCOLOR_AG3 0x1e1a\n#define VIU2_OSD1_BLK0_CFG_W0 0x1e1b\n#define VIU2_OSD1_BLK1_CFG_W0 0x1e1f\n#define VIU2_OSD1_BLK2_CFG_W0 0x1e23\n#define VIU2_OSD1_BLK3_CFG_W0 0x1e27\n#define VIU2_OSD1_BLK0_CFG_W1 0x1e1c\n#define VIU2_OSD1_BLK1_CFG_W1 0x1e20\n#define VIU2_OSD1_BLK2_CFG_W1 0x1e24\n#define VIU2_OSD1_BLK3_CFG_W1 0x1e28\n#define VIU2_OSD1_BLK0_CFG_W2 0x1e1d\n#define VIU2_OSD1_BLK1_CFG_W2 0x1e21\n#define VIU2_OSD1_BLK2_CFG_W2 0x1e25\n#define VIU2_OSD1_BLK3_CFG_W2 0x1e29\n#define VIU2_OSD1_BLK0_CFG_W3 0x1e1e\n#define VIU2_OSD1_BLK1_CFG_W3 0x1e22\n#define VIU2_OSD1_BLK2_CFG_W3 0x1e26\n#define VIU2_OSD1_BLK3_CFG_W3 0x1e2a\n#define VIU2_OSD1_BLK0_CFG_W4 0x1e13\n#define VIU2_OSD1_BLK1_CFG_W4 0x1e14\n#define VIU2_OSD1_BLK2_CFG_W4 0x1e15\n#define VIU2_OSD1_BLK3_CFG_W4 0x1e16\n#define VIU2_OSD1_FIFO_CTRL_STAT 0x1e2b\n#define VIU2_OSD1_TEST_RDDATA 0x1e2c\n#define VIU2_OSD1_PROT_CTRL 0x1e2e\n#define VIU2_OSD2_CTRL_STAT 0x1e30\n#define VIU2_OSD2_CTRL_STAT2 0x1e4d\n#define VIU2_OSD2_COLOR_ADDR 0x1e31\n#define VIU2_OSD2_COLOR 0x1e32\n#define VIU2_OSD2_HL1_H_START_END 0x1e33\n#define VIU2_OSD2_HL1_V_START_END 0x1e34\n#define VIU2_OSD2_HL2_H_START_END 0x1e35\n#define VIU2_OSD2_HL2_V_START_END 0x1e36\n#define VIU2_OSD2_TCOLOR_AG0 0x1e37\n#define VIU2_OSD2_TCOLOR_AG1 0x1e38\n#define VIU2_OSD2_TCOLOR_AG2 0x1e39\n#define VIU2_OSD2_TCOLOR_AG3 0x1e3a\n#define VIU2_OSD2_BLK0_CFG_W0 0x1e3b\n#define VIU2_OSD2_BLK1_CFG_W0 0x1e3f\n#define VIU2_OSD2_BLK2_CFG_W0 0x1e43\n#define VIU2_OSD2_BLK3_CFG_W0 0x1e47\n#define VIU2_OSD2_BLK0_CFG_W1 0x1e3c\n#define VIU2_OSD2_BLK1_CFG_W1 0x1e40\n#define VIU2_OSD2_BLK2_CFG_W1 0x1e44\n#define VIU2_OSD2_BLK3_CFG_W1 0x1e48\n#define VIU2_OSD2_BLK0_CFG_W2 0x1e3d\n#define VIU2_OSD2_BLK1_CFG_W2 0x1e41\n#define VIU2_OSD2_BLK2_CFG_W2 0x1e45\n#define VIU2_OSD2_BLK3_CFG_W2 0x1e49\n#define VIU2_OSD2_BLK0_CFG_W3 0x1e3e\n#define VIU2_OSD2_BLK1_CFG_W3 0x1e42\n#define VIU2_OSD2_BLK2_CFG_W3 0x1e46\n#define VIU2_OSD2_BLK3_CFG_W3 0x1e4a\n#define VIU2_OSD2_BLK0_CFG_W4 0x1e64\n#define VIU2_OSD2_BLK1_CFG_W4 0x1e65\n#define VIU2_OSD2_BLK2_CFG_W4 0x1e66\n#define VIU2_OSD2_BLK3_CFG_W4 0x1e67\n#define VIU2_OSD2_FIFO_CTRL_STAT 0x1e4b\n#define VIU2_OSD2_TEST_RDDATA 0x1e4c\n#define VIU2_OSD2_PROT_CTRL 0x1e4e\n#define VIU2_VD1_IF0_GEN_REG 0x1e50\n#define VIU2_VD1_IF0_CANVAS0 0x1e51\n#define VIU2_VD1_IF0_CANVAS1 0x1e52\n#define VIU2_VD1_IF0_LUMA_X0 0x1e53\n#define VIU2_VD1_IF0_LUMA_Y0 0x1e54\n#define VIU2_VD1_IF0_CHROMA_X0 0x1e55\n#define VIU2_VD1_IF0_CHROMA_Y0 0x1e56\n#define VIU2_VD1_IF0_LUMA_X1 0x1e57\n#define VIU2_VD1_IF0_LUMA_Y1 0x1e58\n#define VIU2_VD1_IF0_CHROMA_X1 0x1e59\n#define VIU2_VD1_IF0_CHROMA_Y1 0x1e5a\n#define VIU2_VD1_IF0_RPT_LOOP 0x1e5b\n#define VIU2_VD1_IF0_LUMA0_RPT_PAT 0x1e5c\n#define VIU2_VD1_IF0_CHROMA0_RPT_PAT 0x1e5d\n#define VIU2_VD1_IF0_LUMA1_RPT_PAT 0x1e5e\n#define VIU2_VD1_IF0_CHROMA1_RPT_PAT 0x1e5f\n#define VIU2_VD1_IF0_LUMA_PSEL 0x1e60\n#define VIU2_VD1_IF0_CHROMA_PSEL 0x1e61\n#define VIU2_VD1_IF0_DUMMY_PIXEL 0x1e62\n#define VIU2_VD1_IF0_LUMA_FIFO_SIZE 0x1e63\n#define VIU2_VD1_IF0_RANGE_MAP_Y 0x1e6a\n#define VIU2_VD1_IF0_RANGE_MAP_CB 0x1e6b\n#define VIU2_VD1_IF0_RANGE_MAP_CR 0x1e6c\n#define VIU2_VD1_IF0_GEN_REG2 0x1e6d\n#define VIU2_VD1_IF0_PROT_CNTL 0x1e6e\n#define VIU2_VD1_FMT_CTRL 0x1e68\n#define VIU2_VD1_FMT_W 0x1e69\n\n \n#define ENCP_VFIFO2VD_CTL 0x1b58\n#define ENCP_VFIFO2VD_PIXEL_START 0x1b59\n#define ENCP_VFIFO2VD_PIXEL_END 0x1b5a\n#define ENCP_VFIFO2VD_LINE_TOP_START 0x1b5b\n#define ENCP_VFIFO2VD_LINE_TOP_END 0x1b5c\n#define ENCP_VFIFO2VD_LINE_BOT_START 0x1b5d\n#define ENCP_VFIFO2VD_LINE_BOT_END 0x1b5e\n#define VENC_SYNC_ROUTE 0x1b60\n#define VENC_VIDEO_EXSRC 0x1b61\n#define VENC_DVI_SETTING 0x1b62\n#define VENC_C656_CTRL 0x1b63\n#define VENC_UPSAMPLE_CTRL0 0x1b64\n#define VENC_UPSAMPLE_CTRL1 0x1b65\n#define VENC_UPSAMPLE_CTRL2 0x1b66\n#define\t\tVENC_UPSAMPLE_CTRL_F0_2_CLK_RATIO        BIT(0)\n#define\t\tVENC_UPSAMPLE_CTRL_F1_EN                 BIT(5)\n#define\t\tVENC_UPSAMPLE_CTRL_F1_UPSAMPLE_EN        BIT(6)\n#define\t\tVENC_UPSAMPLE_CTRL_INTERLACE_HIGH_LUMA   (0x0 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_CVBS                  (0x1 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_S_VIDEO_LUMA          (0x2 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_S_VIDEO_CHROMA        (0x3 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_INTERLACE_PB          (0x4 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_INTERLACE_PR          (0x5 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_INTERLACE_R           (0x6 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_INTERLACE_G           (0x7 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_INTERLACE_B           (0x8 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_PROGRESSIVE_Y         (0x9 << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_PROGRESSIVE_PB        (0xa << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_PROGRESSIVE_PR        (0xb << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_PROGRESSIVE_R         (0xc << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_PROGRESSIVE_G         (0xd << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_PROGRESSIVE_B         (0xe << 12)\n#define\t\tVENC_UPSAMPLE_CTRL_VDAC_TEST_VALUE       (0xf << 12)\n#define TCON_INVERT_CTL 0x1b67\n#define VENC_VIDEO_PROG_MODE 0x1b68\n#define VENC_ENCI_LINE 0x1b69\n#define VENC_ENCI_PIXEL 0x1b6a\n#define VENC_ENCP_LINE 0x1b6b\n#define VENC_ENCP_PIXEL 0x1b6c\n#define VENC_STATA 0x1b6d\n#define VENC_INTCTRL 0x1b6e\n#define\t\tVENC_INTCTRL_ENCI_LNRST_INT_EN  BIT(1)\n#define\t\tVENC_INTCTRL_ENCP_LNRST_INT_EN  BIT(9)\n#define VENC_INTFLAG 0x1b6f\n#define VENC_VIDEO_TST_EN 0x1b70\n#define VENC_VIDEO_TST_MDSEL 0x1b71\n#define VENC_VIDEO_TST_Y 0x1b72\n#define VENC_VIDEO_TST_CB 0x1b73\n#define VENC_VIDEO_TST_CR 0x1b74\n#define VENC_VIDEO_TST_CLRBAR_STRT 0x1b75\n#define VENC_VIDEO_TST_CLRBAR_WIDTH 0x1b76\n#define VENC_VIDEO_TST_VDCNT_STSET 0x1b77\n#define VENC_VDAC_DACSEL0 0x1b78\n#define\t\tVENC_VDAC_SEL_ATV_DMD           BIT(5)\n#define VENC_VDAC_DACSEL1 0x1b79\n#define VENC_VDAC_DACSEL2 0x1b7a\n#define VENC_VDAC_DACSEL3 0x1b7b\n#define VENC_VDAC_DACSEL4 0x1b7c\n#define VENC_VDAC_DACSEL5 0x1b7d\n#define VENC_VDAC_SETTING 0x1b7e\n#define VENC_VDAC_TST_VAL 0x1b7f\n#define VENC_VDAC_DAC0_GAINCTRL 0x1bf0\n#define VENC_VDAC_DAC0_OFFSET 0x1bf1\n#define VENC_VDAC_DAC1_GAINCTRL 0x1bf2\n#define VENC_VDAC_DAC1_OFFSET 0x1bf3\n#define VENC_VDAC_DAC2_GAINCTRL 0x1bf4\n#define VENC_VDAC_DAC2_OFFSET 0x1bf5\n#define VENC_VDAC_DAC3_GAINCTRL 0x1bf6\n#define VENC_VDAC_DAC3_OFFSET 0x1bf7\n#define VENC_VDAC_DAC4_GAINCTRL 0x1bf8\n#define VENC_VDAC_DAC4_OFFSET 0x1bf9\n#define VENC_VDAC_DAC5_GAINCTRL 0x1bfa\n#define VENC_VDAC_DAC5_OFFSET 0x1bfb\n#define VENC_VDAC_FIFO_CTRL 0x1bfc\n#define\t\tVENC_VDAC_FIFO_EN_ENCI_ENABLE   BIT(13)\n#define ENCL_TCON_INVERT_CTL 0x1bfd\n#define ENCP_VIDEO_EN 0x1b80\n#define ENCP_VIDEO_SYNC_MODE 0x1b81\n#define ENCP_MACV_EN 0x1b82\n#define ENCP_VIDEO_Y_SCL 0x1b83\n#define ENCP_VIDEO_PB_SCL 0x1b84\n#define ENCP_VIDEO_PR_SCL 0x1b85\n#define ENCP_VIDEO_SYNC_SCL 0x1b86\n#define ENCP_VIDEO_MACV_SCL 0x1b87\n#define ENCP_VIDEO_Y_OFFST 0x1b88\n#define ENCP_VIDEO_PB_OFFST 0x1b89\n#define ENCP_VIDEO_PR_OFFST 0x1b8a\n#define ENCP_VIDEO_SYNC_OFFST 0x1b8b\n#define ENCP_VIDEO_MACV_OFFST 0x1b8c\n#define ENCP_VIDEO_MODE 0x1b8d\n#define\t\tENCP_VIDEO_MODE_DE_V_HIGH       BIT(14)\n#define ENCP_VIDEO_MODE_ADV 0x1b8e\n#define ENCP_DBG_PX_RST 0x1b90\n#define ENCP_DBG_LN_RST 0x1b91\n#define ENCP_DBG_PX_INT 0x1b92\n#define ENCP_DBG_LN_INT 0x1b93\n#define ENCP_VIDEO_YFP1_HTIME 0x1b94\n#define ENCP_VIDEO_YFP2_HTIME 0x1b95\n#define ENCP_VIDEO_YC_DLY 0x1b96\n#define ENCP_VIDEO_MAX_PXCNT 0x1b97\n#define ENCP_VIDEO_HSPULS_BEGIN 0x1b98\n#define ENCP_VIDEO_HSPULS_END 0x1b99\n#define ENCP_VIDEO_HSPULS_SWITCH 0x1b9a\n#define ENCP_VIDEO_VSPULS_BEGIN 0x1b9b\n#define ENCP_VIDEO_VSPULS_END 0x1b9c\n#define ENCP_VIDEO_VSPULS_BLINE 0x1b9d\n#define ENCP_VIDEO_VSPULS_ELINE 0x1b9e\n#define ENCP_VIDEO_EQPULS_BEGIN 0x1b9f\n#define ENCP_VIDEO_EQPULS_END 0x1ba0\n#define ENCP_VIDEO_EQPULS_BLINE 0x1ba1\n#define ENCP_VIDEO_EQPULS_ELINE 0x1ba2\n#define ENCP_VIDEO_HAVON_END 0x1ba3\n#define ENCP_VIDEO_HAVON_BEGIN 0x1ba4\n#define ENCP_VIDEO_VAVON_ELINE 0x1baf\n#define ENCP_VIDEO_VAVON_BLINE 0x1ba6\n#define ENCP_VIDEO_HSO_BEGIN 0x1ba7\n#define ENCP_VIDEO_HSO_END 0x1ba8\n#define ENCP_VIDEO_VSO_BEGIN 0x1ba9\n#define ENCP_VIDEO_VSO_END 0x1baa\n#define ENCP_VIDEO_VSO_BLINE 0x1bab\n#define ENCP_VIDEO_VSO_ELINE 0x1bac\n#define ENCP_VIDEO_SYNC_WAVE_CURVE 0x1bad\n#define ENCP_VIDEO_MAX_LNCNT 0x1bae\n#define ENCP_VIDEO_SY_VAL 0x1bb0\n#define ENCP_VIDEO_SY2_VAL 0x1bb1\n#define ENCP_VIDEO_BLANKY_VAL 0x1bb2\n#define ENCP_VIDEO_BLANKPB_VAL 0x1bb3\n#define ENCP_VIDEO_BLANKPR_VAL 0x1bb4\n#define ENCP_VIDEO_HOFFST 0x1bb5\n#define ENCP_VIDEO_VOFFST 0x1bb6\n#define ENCP_VIDEO_RGB_CTRL 0x1bb7\n#define ENCP_VIDEO_FILT_CTRL 0x1bb8\n#define ENCP_VIDEO_OFLD_VPEQ_OFST 0x1bb9\n#define ENCP_VIDEO_OFLD_VOAV_OFST 0x1bba\n#define ENCP_VIDEO_MATRIX_CB 0x1bbb\n#define ENCP_VIDEO_MATRIX_CR 0x1bbc\n#define ENCP_VIDEO_RGBIN_CTRL 0x1bbd\n#define ENCP_MACV_BLANKY_VAL 0x1bc0\n#define ENCP_MACV_MAXY_VAL 0x1bc1\n#define ENCP_MACV_1ST_PSSYNC_STRT 0x1bc2\n#define ENCP_MACV_PSSYNC_STRT 0x1bc3\n#define ENCP_MACV_AGC_STRT 0x1bc4\n#define ENCP_MACV_AGC_END 0x1bc5\n#define ENCP_MACV_WAVE_END 0x1bc6\n#define ENCP_MACV_STRTLINE 0x1bc7\n#define ENCP_MACV_ENDLINE 0x1bc8\n#define ENCP_MACV_TS_CNT_MAX_L 0x1bc9\n#define ENCP_MACV_TS_CNT_MAX_H 0x1bca\n#define ENCP_MACV_TIME_DOWN 0x1bcb\n#define ENCP_MACV_TIME_LO 0x1bcc\n#define ENCP_MACV_TIME_UP 0x1bcd\n#define ENCP_MACV_TIME_RST 0x1bce\n#define ENCP_VBI_CTRL 0x1bd0\n#define ENCP_VBI_SETTING 0x1bd1\n#define ENCP_VBI_BEGIN 0x1bd2\n#define ENCP_VBI_WIDTH 0x1bd3\n#define ENCP_VBI_HVAL 0x1bd4\n#define ENCP_VBI_DATA0 0x1bd5\n#define ENCP_VBI_DATA1 0x1bd6\n#define C656_HS_ST 0x1be0\n#define C656_HS_ED 0x1be1\n#define C656_VS_LNST_E 0x1be2\n#define C656_VS_LNST_O 0x1be3\n#define C656_VS_LNED_E 0x1be4\n#define C656_VS_LNED_O 0x1be5\n#define C656_FS_LNST 0x1be6\n#define C656_FS_LNED 0x1be7\n#define ENCI_VIDEO_MODE 0x1b00\n#define ENCI_VIDEO_MODE_ADV 0x1b01\n#define\t\tENCI_VIDEO_MODE_ADV_DMXMD(val)          (val & 0x3)\n#define\t\tENCI_VIDEO_MODE_ADV_VBICTL_LINE_17_22   BIT(2)\n#define\t\tENCI_VIDEO_MODE_ADV_YBW_MEDIUM          (0 << 4)\n#define\t\tENCI_VIDEO_MODE_ADV_YBW_LOW             (0x1 << 4)\n#define\t\tENCI_VIDEO_MODE_ADV_YBW_HIGH            (0x2 << 4)\n#define ENCI_VIDEO_FSC_ADJ 0x1b02\n#define ENCI_VIDEO_BRIGHT 0x1b03\n#define ENCI_VIDEO_CONT 0x1b04\n#define ENCI_VIDEO_SAT 0x1b05\n#define ENCI_VIDEO_HUE 0x1b06\n#define ENCI_VIDEO_SCH 0x1b07\n#define ENCI_SYNC_MODE 0x1b08\n#define ENCI_SYNC_CTRL 0x1b09\n#define ENCI_SYNC_HSO_BEGIN 0x1b0a\n#define ENCI_SYNC_HSO_END 0x1b0b\n#define ENCI_SYNC_VSO_EVN 0x1b0c\n#define ENCI_SYNC_VSO_ODD 0x1b0d\n#define ENCI_SYNC_VSO_EVNLN 0x1b0e\n#define ENCI_SYNC_VSO_ODDLN 0x1b0f\n#define ENCI_SYNC_HOFFST 0x1b10\n#define ENCI_SYNC_VOFFST 0x1b11\n#define ENCI_SYNC_ADJ 0x1b12\n#define ENCI_RGB_SETTING 0x1b13\n#define ENCI_DE_H_BEGIN 0x1b16\n#define ENCI_DE_H_END 0x1b17\n#define ENCI_DE_V_BEGIN_EVEN 0x1b18\n#define ENCI_DE_V_END_EVEN 0x1b19\n#define ENCI_DE_V_BEGIN_ODD 0x1b1a\n#define ENCI_DE_V_END_ODD 0x1b1b\n#define ENCI_VBI_SETTING 0x1b20\n#define ENCI_VBI_CCDT_EVN 0x1b21\n#define ENCI_VBI_CCDT_ODD 0x1b22\n#define ENCI_VBI_CC525_LN 0x1b23\n#define ENCI_VBI_CC625_LN 0x1b24\n#define ENCI_VBI_WSSDT 0x1b25\n#define ENCI_VBI_WSS_LN 0x1b26\n#define ENCI_VBI_CGMSDT_L 0x1b27\n#define ENCI_VBI_CGMSDT_H 0x1b28\n#define ENCI_VBI_CGMS_LN 0x1b29\n#define ENCI_VBI_TTX_HTIME 0x1b2a\n#define ENCI_VBI_TTX_LN 0x1b2b\n#define ENCI_VBI_TTXDT0 0x1b2c\n#define ENCI_VBI_TTXDT1 0x1b2d\n#define ENCI_VBI_TTXDT2 0x1b2e\n#define ENCI_VBI_TTXDT3 0x1b2f\n#define ENCI_MACV_N0 0x1b30\n#define ENCI_MACV_N1 0x1b31\n#define ENCI_MACV_N2 0x1b32\n#define ENCI_MACV_N3 0x1b33\n#define ENCI_MACV_N4 0x1b34\n#define ENCI_MACV_N5 0x1b35\n#define ENCI_MACV_N6 0x1b36\n#define ENCI_MACV_N7 0x1b37\n#define ENCI_MACV_N8 0x1b38\n#define ENCI_MACV_N9 0x1b39\n#define ENCI_MACV_N10 0x1b3a\n#define ENCI_MACV_N11 0x1b3b\n#define ENCI_MACV_N12 0x1b3c\n#define ENCI_MACV_N13 0x1b3d\n#define ENCI_MACV_N14 0x1b3e\n#define ENCI_MACV_N15 0x1b3f\n#define ENCI_MACV_N16 0x1b40\n#define ENCI_MACV_N17 0x1b41\n#define ENCI_MACV_N18 0x1b42\n#define ENCI_MACV_N19 0x1b43\n#define ENCI_MACV_N20 0x1b44\n#define ENCI_MACV_N21 0x1b45\n#define ENCI_MACV_N22 0x1b46\n#define ENCI_DBG_PX_RST 0x1b48\n#define ENCI_DBG_FLDLN_RST 0x1b49\n#define ENCI_DBG_PX_INT 0x1b4a\n#define ENCI_DBG_FLDLN_INT 0x1b4b\n#define ENCI_DBG_MAXPX 0x1b4c\n#define ENCI_DBG_MAXLN 0x1b4d\n#define ENCI_MACV_MAX_AMP 0x1b50\n#define\t\tENCI_MACV_MAX_AMP_ENABLE_CHANGE BIT(15)\n#define\t\tENCI_MACV_MAX_AMP_VAL(val)      (val & 0x83ff)\n#define ENCI_MACV_PULSE_LO 0x1b51\n#define ENCI_MACV_PULSE_HI 0x1b52\n#define ENCI_MACV_BKP_MAX 0x1b53\n#define ENCI_CFILT_CTRL 0x1b54\n#define\t\tENCI_CFILT_CMPT_SEL_HIGH        BIT(1)\n#define ENCI_CFILT7 0x1b55\n#define ENCI_YC_DELAY 0x1b56\n#define ENCI_VIDEO_EN 0x1b57\n#define\t\tENCI_VIDEO_EN_ENABLE            BIT(0)\n#define ENCI_DVI_HSO_BEGIN 0x1c00\n#define ENCI_DVI_HSO_END 0x1c01\n#define ENCI_DVI_VSO_BLINE_EVN 0x1c02\n#define ENCI_DVI_VSO_BLINE_ODD 0x1c03\n#define ENCI_DVI_VSO_ELINE_EVN 0x1c04\n#define ENCI_DVI_VSO_ELINE_ODD 0x1c05\n#define ENCI_DVI_VSO_BEGIN_EVN 0x1c06\n#define ENCI_DVI_VSO_BEGIN_ODD 0x1c07\n#define ENCI_DVI_VSO_END_EVN 0x1c08\n#define ENCI_DVI_VSO_END_ODD 0x1c09\n#define ENCI_CFILT_CTRL2 0x1c0a\n#define\t\tENCI_CFILT_CMPT_CR_DLY(delay)   (delay & 0xf)\n#define\t\tENCI_CFILT_CMPT_CB_DLY(delay)   ((delay & 0xf) << 4)\n#define\t\tENCI_CFILT_CVBS_CR_DLY(delay)   ((delay & 0xf) << 8)\n#define\t\tENCI_CFILT_CVBS_CB_DLY(delay)   ((delay & 0xf) << 12)\n#define ENCI_DACSEL_0 0x1c0b\n#define ENCI_DACSEL_1 0x1c0c\n#define ENCP_DACSEL_0 0x1c0d\n#define ENCP_DACSEL_1 0x1c0e\n#define ENCP_MAX_LINE_SWITCH_POINT 0x1c0f\n#define ENCI_TST_EN 0x1c10\n#define ENCI_TST_MDSEL 0x1c11\n#define ENCI_TST_Y 0x1c12\n#define ENCI_TST_CB 0x1c13\n#define ENCI_TST_CR 0x1c14\n#define ENCI_TST_CLRBAR_STRT 0x1c15\n#define ENCI_TST_CLRBAR_WIDTH 0x1c16\n#define ENCI_TST_VDCNT_STSET 0x1c17\n#define ENCI_VFIFO2VD_CTL 0x1c18\n#define\t\tENCI_VFIFO2VD_CTL_ENABLE        BIT(0)\n#define\t\tENCI_VFIFO2VD_CTL_VD_SEL(val)   ((val & 0xff) << 8)\n#define ENCI_VFIFO2VD_PIXEL_START 0x1c19\n#define ENCI_VFIFO2VD_PIXEL_END 0x1c1a\n#define ENCI_VFIFO2VD_LINE_TOP_START 0x1c1b\n#define ENCI_VFIFO2VD_LINE_TOP_END 0x1c1c\n#define ENCI_VFIFO2VD_LINE_BOT_START 0x1c1d\n#define ENCI_VFIFO2VD_LINE_BOT_END 0x1c1e\n#define ENCI_VFIFO2VD_CTL2 0x1c1f\n#define ENCT_VFIFO2VD_CTL 0x1c20\n#define ENCT_VFIFO2VD_PIXEL_START 0x1c21\n#define ENCT_VFIFO2VD_PIXEL_END 0x1c22\n#define ENCT_VFIFO2VD_LINE_TOP_START 0x1c23\n#define ENCT_VFIFO2VD_LINE_TOP_END 0x1c24\n#define ENCT_VFIFO2VD_LINE_BOT_START 0x1c25\n#define ENCT_VFIFO2VD_LINE_BOT_END 0x1c26\n#define ENCT_VFIFO2VD_CTL2 0x1c27\n#define ENCT_TST_EN 0x1c28\n#define ENCT_TST_MDSEL 0x1c29\n#define ENCT_TST_Y 0x1c2a\n#define ENCT_TST_CB 0x1c2b\n#define ENCT_TST_CR 0x1c2c\n#define ENCT_TST_CLRBAR_STRT 0x1c2d\n#define ENCT_TST_CLRBAR_WIDTH 0x1c2e\n#define ENCT_TST_VDCNT_STSET 0x1c2f\n#define ENCP_DVI_HSO_BEGIN 0x1c30\n#define ENCP_DVI_HSO_END 0x1c31\n#define ENCP_DVI_VSO_BLINE_EVN 0x1c32\n#define ENCP_DVI_VSO_BLINE_ODD 0x1c33\n#define ENCP_DVI_VSO_ELINE_EVN 0x1c34\n#define ENCP_DVI_VSO_ELINE_ODD 0x1c35\n#define ENCP_DVI_VSO_BEGIN_EVN 0x1c36\n#define ENCP_DVI_VSO_BEGIN_ODD 0x1c37\n#define ENCP_DVI_VSO_END_EVN 0x1c38\n#define ENCP_DVI_VSO_END_ODD 0x1c39\n#define ENCP_DE_H_BEGIN 0x1c3a\n#define ENCP_DE_H_END 0x1c3b\n#define ENCP_DE_V_BEGIN_EVEN 0x1c3c\n#define ENCP_DE_V_END_EVEN 0x1c3d\n#define ENCP_DE_V_BEGIN_ODD 0x1c3e\n#define ENCP_DE_V_END_ODD 0x1c3f\n#define ENCI_SYNC_LINE_LENGTH 0x1c40\n#define ENCI_SYNC_PIXEL_EN 0x1c41\n#define ENCI_SYNC_TO_LINE_EN 0x1c42\n#define ENCI_SYNC_TO_PIXEL 0x1c43\n#define ENCP_SYNC_LINE_LENGTH 0x1c44\n#define ENCP_SYNC_PIXEL_EN 0x1c45\n#define ENCP_SYNC_TO_LINE_EN 0x1c46\n#define ENCP_SYNC_TO_PIXEL 0x1c47\n#define ENCT_SYNC_LINE_LENGTH 0x1c48\n#define ENCT_SYNC_PIXEL_EN 0x1c49\n#define ENCT_SYNC_TO_LINE_EN 0x1c4a\n#define ENCT_SYNC_TO_PIXEL 0x1c4b\n#define ENCL_SYNC_LINE_LENGTH 0x1c4c\n#define ENCL_SYNC_PIXEL_EN 0x1c4d\n#define ENCL_SYNC_TO_LINE_EN 0x1c4e\n#define ENCL_SYNC_TO_PIXEL 0x1c4f\n#define ENCP_VFIFO2VD_CTL2 0x1c50\n#define VENC_DVI_SETTING_MORE 0x1c51\n#define VENC_VDAC_DAC4_FILT_CTRL0 0x1c54\n#define VENC_VDAC_DAC4_FILT_CTRL1 0x1c55\n#define VENC_VDAC_DAC5_FILT_CTRL0 0x1c56\n#define VENC_VDAC_DAC5_FILT_CTRL1 0x1c57\n#define VENC_VDAC_DAC0_FILT_CTRL0 0x1c58\n#define\t\tVENC_VDAC_DAC0_FILT_CTRL0_EN    BIT(0)\n#define VENC_VDAC_DAC0_FILT_CTRL1 0x1c59\n#define VENC_VDAC_DAC1_FILT_CTRL0 0x1c5a\n#define VENC_VDAC_DAC1_FILT_CTRL1 0x1c5b\n#define VENC_VDAC_DAC2_FILT_CTRL0 0x1c5c\n#define VENC_VDAC_DAC2_FILT_CTRL1 0x1c5d\n#define VENC_VDAC_DAC3_FILT_CTRL0 0x1c5e\n#define VENC_VDAC_DAC3_FILT_CTRL1 0x1c5f\n#define ENCT_VIDEO_EN 0x1c60\n#define ENCT_VIDEO_Y_SCL 0x1c61\n#define ENCT_VIDEO_PB_SCL 0x1c62\n#define ENCT_VIDEO_PR_SCL 0x1c63\n#define ENCT_VIDEO_Y_OFFST 0x1c64\n#define ENCT_VIDEO_PB_OFFST 0x1c65\n#define ENCT_VIDEO_PR_OFFST 0x1c66\n#define ENCT_VIDEO_MODE 0x1c67\n#define ENCT_VIDEO_MODE_ADV 0x1c68\n#define ENCT_DBG_PX_RST 0x1c69\n#define ENCT_DBG_LN_RST 0x1c6a\n#define ENCT_DBG_PX_INT 0x1c6b\n#define ENCT_DBG_LN_INT 0x1c6c\n#define ENCT_VIDEO_YFP1_HTIME 0x1c6d\n#define ENCT_VIDEO_YFP2_HTIME 0x1c6e\n#define ENCT_VIDEO_YC_DLY 0x1c6f\n#define ENCT_VIDEO_MAX_PXCNT 0x1c70\n#define ENCT_VIDEO_HAVON_END 0x1c71\n#define ENCT_VIDEO_HAVON_BEGIN 0x1c72\n#define ENCT_VIDEO_VAVON_ELINE 0x1c73\n#define ENCT_VIDEO_VAVON_BLINE 0x1c74\n#define ENCT_VIDEO_HSO_BEGIN 0x1c75\n#define ENCT_VIDEO_HSO_END 0x1c76\n#define ENCT_VIDEO_VSO_BEGIN 0x1c77\n#define ENCT_VIDEO_VSO_END 0x1c78\n#define ENCT_VIDEO_VSO_BLINE 0x1c79\n#define ENCT_VIDEO_VSO_ELINE 0x1c7a\n#define ENCT_VIDEO_MAX_LNCNT 0x1c7b\n#define ENCT_VIDEO_BLANKY_VAL 0x1c7c\n#define ENCT_VIDEO_BLANKPB_VAL 0x1c7d\n#define ENCT_VIDEO_BLANKPR_VAL 0x1c7e\n#define ENCT_VIDEO_HOFFST 0x1c7f\n#define ENCT_VIDEO_VOFFST 0x1c80\n#define ENCT_VIDEO_RGB_CTRL 0x1c81\n#define ENCT_VIDEO_FILT_CTRL 0x1c82\n#define ENCT_VIDEO_OFLD_VPEQ_OFST 0x1c83\n#define ENCT_VIDEO_OFLD_VOAV_OFST 0x1c84\n#define ENCT_VIDEO_MATRIX_CB 0x1c85\n#define ENCT_VIDEO_MATRIX_CR 0x1c86\n#define ENCT_VIDEO_RGBIN_CTRL 0x1c87\n#define ENCT_MAX_LINE_SWITCH_POINT 0x1c88\n#define ENCT_DACSEL_0 0x1c89\n#define ENCT_DACSEL_1 0x1c8a\n#define ENCL_VFIFO2VD_CTL 0x1c90\n#define ENCL_VFIFO2VD_PIXEL_START 0x1c91\n#define ENCL_VFIFO2VD_PIXEL_END 0x1c92\n#define ENCL_VFIFO2VD_LINE_TOP_START 0x1c93\n#define ENCL_VFIFO2VD_LINE_TOP_END 0x1c94\n#define ENCL_VFIFO2VD_LINE_BOT_START 0x1c95\n#define ENCL_VFIFO2VD_LINE_BOT_END 0x1c96\n#define ENCL_VFIFO2VD_CTL2 0x1c97\n#define ENCL_TST_EN 0x1c98\n#define ENCL_TST_MDSEL 0x1c99\n#define ENCL_TST_Y 0x1c9a\n#define ENCL_TST_CB 0x1c9b\n#define ENCL_TST_CR 0x1c9c\n#define ENCL_TST_CLRBAR_STRT 0x1c9d\n#define ENCL_TST_CLRBAR_WIDTH 0x1c9e\n#define ENCL_TST_VDCNT_STSET 0x1c9f\n#define ENCL_VIDEO_EN 0x1ca0\n#define ENCL_VIDEO_Y_SCL 0x1ca1\n#define ENCL_VIDEO_PB_SCL 0x1ca2\n#define ENCL_VIDEO_PR_SCL 0x1ca3\n#define ENCL_VIDEO_Y_OFFST 0x1ca4\n#define ENCL_VIDEO_PB_OFFST 0x1ca5\n#define ENCL_VIDEO_PR_OFFST 0x1ca6\n#define ENCL_VIDEO_MODE 0x1ca7\n#define\t\tENCL_PX_LN_CNT_SHADOW_EN\tBIT(15)\n#define ENCL_VIDEO_MODE_ADV 0x1ca8\n#define\t\tENCL_VIDEO_MODE_ADV_VFIFO_EN\tBIT(3)\n#define\t\tENCL_VIDEO_MODE_ADV_GAIN_HDTV\tBIT(4)\n#define\t\tENCL_SEL_GAMMA_RGB_IN\t\tBIT(10)\n#define ENCL_DBG_PX_RST 0x1ca9\n#define ENCL_DBG_LN_RST 0x1caa\n#define ENCL_DBG_PX_INT 0x1cab\n#define ENCL_DBG_LN_INT 0x1cac\n#define ENCL_VIDEO_YFP1_HTIME 0x1cad\n#define ENCL_VIDEO_YFP2_HTIME 0x1cae\n#define ENCL_VIDEO_YC_DLY 0x1caf\n#define ENCL_VIDEO_MAX_PXCNT 0x1cb0\n#define ENCL_VIDEO_HAVON_END 0x1cb1\n#define ENCL_VIDEO_HAVON_BEGIN 0x1cb2\n#define ENCL_VIDEO_VAVON_ELINE 0x1cb3\n#define ENCL_VIDEO_VAVON_BLINE 0x1cb4\n#define ENCL_VIDEO_HSO_BEGIN 0x1cb5\n#define ENCL_VIDEO_HSO_END 0x1cb6\n#define ENCL_VIDEO_VSO_BEGIN 0x1cb7\n#define ENCL_VIDEO_VSO_END 0x1cb8\n#define ENCL_VIDEO_VSO_BLINE 0x1cb9\n#define ENCL_VIDEO_VSO_ELINE 0x1cba\n#define ENCL_VIDEO_MAX_LNCNT 0x1cbb\n#define ENCL_VIDEO_BLANKY_VAL 0x1cbc\n#define ENCL_VIDEO_BLANKPB_VAL 0x1cbd\n#define ENCL_VIDEO_BLANKPR_VAL 0x1cbe\n#define ENCL_VIDEO_HOFFST 0x1cbf\n#define ENCL_VIDEO_VOFFST 0x1cc0\n#define ENCL_VIDEO_RGB_CTRL 0x1cc1\n#define ENCL_VIDEO_FILT_CTRL 0x1cc2\n#define\t\tENCL_VIDEO_FILT_CTRL_BYPASS_FILTER\tBIT(12)\n#define ENCL_VIDEO_OFLD_VPEQ_OFST 0x1cc3\n#define ENCL_VIDEO_OFLD_VOAV_OFST 0x1cc4\n#define ENCL_VIDEO_MATRIX_CB 0x1cc5\n#define ENCL_VIDEO_MATRIX_CR 0x1cc6\n#define ENCL_VIDEO_RGBIN_CTRL 0x1cc7\n#define\t\tENCL_VIDEO_RGBIN_RGB\tBIT(0)\n#define\t\tENCL_VIDEO_RGBIN_ZBLK\tBIT(1)\n#define ENCL_MAX_LINE_SWITCH_POINT 0x1cc8\n#define ENCL_DACSEL_0 0x1cc9\n#define ENCL_DACSEL_1 0x1cca\n#define RDMA_AHB_START_ADDR_MAN 0x1100\n#define RDMA_AHB_END_ADDR_MAN 0x1101\n#define RDMA_AHB_START_ADDR_1 0x1102\n#define RDMA_AHB_END_ADDR_1 0x1103\n#define RDMA_AHB_START_ADDR_2 0x1104\n#define RDMA_AHB_END_ADDR_2 0x1105\n#define RDMA_AHB_START_ADDR_3 0x1106\n#define RDMA_AHB_END_ADDR_3 0x1107\n#define RDMA_AHB_START_ADDR_4 0x1108\n#define RDMA_AHB_END_ADDR_4 0x1109\n#define RDMA_AHB_START_ADDR_5 0x110a\n#define RDMA_AHB_END_ADDR_5 0x110b\n#define RDMA_AHB_START_ADDR_6 0x110c\n#define RDMA_AHB_END_ADDR_6 0x110d\n#define RDMA_AHB_START_ADDR_7 0x110e\n#define RDMA_AHB_END_ADDR_7 0x110f\n#define RDMA_ACCESS_AUTO 0x1110\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN3\tGENMASK(31, 24)\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN2\tGENMASK(23, 16)\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN1\tGENMASK(15, 8)\n#define\t\tRDMA_ACCESS_TRIGGER_STOP\t0\n#define\t\tRDMA_ACCESS_TRIGGER_VSYNC\t1\n#define\t\tRDMA_ACCESS_TRIGGER_LINE\t32\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN3\tBIT(7)\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN2\tBIT(6)\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN1\tBIT(5)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN3\tBIT(3)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN2\tBIT(2)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN1\tBIT(1)\n#define RDMA_ACCESS_AUTO2 0x1111\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN7\tBIT(7)\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN6\tBIT(6)\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN5\tBIT(5)\n#define\t\tRDMA_ACCESS_RW_FLAG_CHAN4\tBIT(4)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN7\tBIT(3)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN6\tBIT(2)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN5\tBIT(1)\n#define\t\tRDMA_ACCESS_ADDR_INC_CHAN4\tBIT(0)\n#define RDMA_ACCESS_AUTO3 0x1112\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN7\tGENMASK(31, 24)\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN6\tGENMASK(23, 16)\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN5\tGENMASK(15, 8)\n#define\t\tRDMA_ACCESS_TRIGGER_CHAN4\tGENMASK(7, 0)\n#define RDMA_ACCESS_MAN 0x1113\n#define\t\tRDMA_ACCESS_MAN_RW_FLAG\t\tBIT(2)\n#define\t\tRDMA_ACCESS_MAN_ADDR_INC\tBIT(1)\n#define\t\tRDMA_ACCESS_MAN_START\t\tBIT(0)\n#define RDMA_CTRL 0x1114\n#define\t\tRDMA_IRQ_CLEAR_CHAN7\tBIT(31)\n#define\t\tRDMA_IRQ_CLEAR_CHAN6\tBIT(30)\n#define\t\tRDMA_IRQ_CLEAR_CHAN5\tBIT(29)\n#define\t\tRDMA_IRQ_CLEAR_CHAN4\tBIT(28)\n#define\t\tRDMA_IRQ_CLEAR_CHAN3\tBIT(27)\n#define\t\tRDMA_IRQ_CLEAR_CHAN2\tBIT(26)\n#define\t\tRDMA_IRQ_CLEAR_CHAN1\tBIT(25)\n#define\t\tRDMA_IRQ_CLEAR_CHAN_MAN\tBIT(24)\n#define\t\tRDMA_DEFAULT_CONFIG\t(BIT(7) | BIT(6))\n#define\t\tRDMA_CTRL_AHB_WR_BURST\tGENMASK(5, 4)\n#define\t\tRDMA_CTRL_AHB_RD_BURST\tGENMASK(3, 2)\n#define\t\tRDMA_CTRL_SW_RESET\tBIT(1)\n#define\t\tRDMA_CTRL_FREE_CLK_EN\tBIT(0)\n#define RDMA_STATUS 0x1115\n#define\t\tRDMA_IRQ_STAT_CHAN7\tBIT(31)\n#define\t\tRDMA_IRQ_STAT_CHAN6\tBIT(30)\n#define\t\tRDMA_IRQ_STAT_CHAN5\tBIT(29)\n#define\t\tRDMA_IRQ_STAT_CHAN4\tBIT(28)\n#define\t\tRDMA_IRQ_STAT_CHAN3\tBIT(27)\n#define\t\tRDMA_IRQ_STAT_CHAN2\tBIT(26)\n#define\t\tRDMA_IRQ_STAT_CHAN1\tBIT(25)\n#define\t\tRDMA_IRQ_STAT_CHAN_MAN\tBIT(24)\n#define RDMA_STATUS2 0x1116\n#define RDMA_STATUS3 0x1117\n#define L_GAMMA_CNTL_PORT 0x1400\n#define\t\tL_GAMMA_CNTL_PORT_VCOM_POL\tBIT(7)\t \n#define\t\tL_GAMMA_CNTL_PORT_RVS_OUT\tBIT(6)\t \n#define\t\tL_GAMMA_CNTL_PORT_ADR_RDY\tBIT(5)\t \n#define\t\tL_GAMMA_CNTL_PORT_WR_RDY\tBIT(4)\t \n#define\t\tL_GAMMA_CNTL_PORT_RD_RDY\tBIT(3)\t \n#define\t\tL_GAMMA_CNTL_PORT_TR\t\tBIT(2)\t \n#define\t\tL_GAMMA_CNTL_PORT_SET\t\tBIT(1)\t \n#define\t\tL_GAMMA_CNTL_PORT_EN\t\tBIT(0)\t \n#define L_GAMMA_DATA_PORT 0x1401\n#define L_GAMMA_ADDR_PORT 0x1402\n#define\t\tL_GAMMA_ADDR_PORT_RD\t\tBIT(12)\n#define\t\tL_GAMMA_ADDR_PORT_AUTO_INC\tBIT(11)\n#define\t\tL_GAMMA_ADDR_PORT_SEL_R\t\tBIT(10)\n#define\t\tL_GAMMA_ADDR_PORT_SEL_G\t\tBIT(9)\n#define\t\tL_GAMMA_ADDR_PORT_SEL_B\t\tBIT(8)\n#define\t\tL_GAMMA_ADDR_PORT_ADDR\t\tGENMASK(7, 0)\n#define L_GAMMA_VCOM_HSWITCH_ADDR 0x1403\n#define L_RGB_BASE_ADDR 0x1405\n#define L_RGB_COEFF_ADDR 0x1406\n#define L_POL_CNTL_ADDR 0x1407\n#define L_DITH_CNTL_ADDR 0x1408\n#define\t\tL_DITH_CNTL_DITH10_EN\tBIT(10)\n#define L_GAMMA_PROBE_CTRL 0x1409\n#define L_GAMMA_PROBE_COLOR_L 0x140a\n#define L_GAMMA_PROBE_COLOR_H 0x140b\n#define L_GAMMA_PROBE_HL_COLOR 0x140c\n#define L_GAMMA_PROBE_POS_X 0x140d\n#define L_GAMMA_PROBE_POS_Y 0x140e\n#define L_STH1_HS_ADDR 0x1410\n#define L_STH1_HE_ADDR 0x1411\n#define L_STH1_VS_ADDR 0x1412\n#define L_STH1_VE_ADDR 0x1413\n#define L_STH2_HS_ADDR 0x1414\n#define L_STH2_HE_ADDR 0x1415\n#define L_STH2_VS_ADDR 0x1416\n#define L_STH2_VE_ADDR 0x1417\n#define L_OEH_HS_ADDR 0x1418\n#define L_OEH_HE_ADDR 0x1419\n#define L_OEH_VS_ADDR 0x141a\n#define L_OEH_VE_ADDR 0x141b\n#define L_VCOM_HSWITCH_ADDR 0x141c\n#define L_VCOM_VS_ADDR 0x141d\n#define L_VCOM_VE_ADDR 0x141e\n#define L_CPV1_HS_ADDR 0x141f\n#define L_CPV1_HE_ADDR 0x1420\n#define L_CPV1_VS_ADDR 0x1421\n#define L_CPV1_VE_ADDR 0x1422\n#define L_CPV2_HS_ADDR 0x1423\n#define L_CPV2_HE_ADDR 0x1424\n#define L_CPV2_VS_ADDR 0x1425\n#define L_CPV2_VE_ADDR 0x1426\n#define L_STV1_HS_ADDR 0x1427\n#define L_STV1_HE_ADDR 0x1428\n#define L_STV1_VS_ADDR 0x1429\n#define L_STV1_VE_ADDR 0x142a\n#define L_STV2_HS_ADDR 0x142b\n#define L_STV2_HE_ADDR 0x142c\n#define L_STV2_VS_ADDR 0x142d\n#define L_STV2_VE_ADDR 0x142e\n#define L_OEV1_HS_ADDR 0x142f\n#define L_OEV1_HE_ADDR 0x1430\n#define L_OEV1_VS_ADDR 0x1431\n#define L_OEV1_VE_ADDR 0x1432\n#define L_OEV2_HS_ADDR 0x1433\n#define L_OEV2_HE_ADDR 0x1434\n#define L_OEV2_VS_ADDR 0x1435\n#define L_OEV2_VE_ADDR 0x1436\n#define L_OEV3_HS_ADDR 0x1437\n#define L_OEV3_HE_ADDR 0x1438\n#define L_OEV3_VS_ADDR 0x1439\n#define L_OEV3_VE_ADDR 0x143a\n#define L_LCD_PWR_ADDR 0x143b\n#define L_LCD_PWM0_LO_ADDR 0x143c\n#define L_LCD_PWM0_HI_ADDR 0x143d\n#define L_LCD_PWM1_LO_ADDR 0x143e\n#define L_LCD_PWM1_HI_ADDR 0x143f\n#define L_INV_CNT_ADDR 0x1440\n#define L_TCON_MISC_SEL_ADDR 0x1441\n#define\t\tL_TCON_MISC_SEL_STV1\tBIT(4)\n#define\t\tL_TCON_MISC_SEL_STV2\tBIT(5)\n#define L_DUAL_PORT_CNTL_ADDR 0x1442\n#define MLVDS_CLK_CTL1_HI 0x1443\n#define MLVDS_CLK_CTL1_LO 0x1444\n#define L_TCON_DOUBLE_CTL 0x1449\n#define L_TCON_PATTERN_HI 0x144a\n#define L_TCON_PATTERN_LO 0x144b\n#define LDIM_BL_ADDR_PORT 0x144e\n#define LDIM_BL_DATA_PORT 0x144f\n#define L_DE_HS_ADDR 0x1451\n#define L_DE_HE_ADDR 0x1452\n#define L_DE_VS_ADDR 0x1453\n#define L_DE_VE_ADDR 0x1454\n#define L_HSYNC_HS_ADDR 0x1455\n#define L_HSYNC_HE_ADDR 0x1456\n#define L_HSYNC_VS_ADDR 0x1457\n#define L_HSYNC_VE_ADDR 0x1458\n#define L_VSYNC_HS_ADDR 0x1459\n#define L_VSYNC_HE_ADDR 0x145a\n#define L_VSYNC_VS_ADDR 0x145b\n#define L_VSYNC_VE_ADDR 0x145c\n#define L_LCD_MCU_CTL 0x145d\n#define DUAL_MLVDS_CTL 0x1460\n#define DUAL_MLVDS_LINE_START 0x1461\n#define DUAL_MLVDS_LINE_END 0x1462\n#define DUAL_MLVDS_PIXEL_W_START_L 0x1463\n#define DUAL_MLVDS_PIXEL_W_END_L 0x1464\n#define DUAL_MLVDS_PIXEL_W_START_R 0x1465\n#define DUAL_MLVDS_PIXEL_W_END_R 0x1466\n#define DUAL_MLVDS_PIXEL_R_START_L 0x1467\n#define DUAL_MLVDS_PIXEL_R_CNT_L 0x1468\n#define DUAL_MLVDS_PIXEL_R_START_R 0x1469\n#define DUAL_MLVDS_PIXEL_R_CNT_R 0x146a\n#define V_INVERSION_PIXEL 0x1470\n#define V_INVERSION_LINE 0x1471\n#define V_INVERSION_CONTROL 0x1472\n#define MLVDS2_CONTROL 0x1474\n#define MLVDS2_CONFIG_HI 0x1475\n#define MLVDS2_CONFIG_LO 0x1476\n#define MLVDS2_DUAL_GATE_WR_START 0x1477\n#define MLVDS2_DUAL_GATE_WR_END 0x1478\n#define MLVDS2_DUAL_GATE_RD_START 0x1479\n#define MLVDS2_DUAL_GATE_RD_END 0x147a\n#define MLVDS2_SECOND_RESET_CTL 0x147b\n#define MLVDS2_DUAL_GATE_CTL_HI 0x147c\n#define MLVDS2_DUAL_GATE_CTL_LO 0x147d\n#define MLVDS2_RESET_CONFIG_HI 0x147e\n#define MLVDS2_RESET_CONFIG_LO 0x147f\n#define GAMMA_CNTL_PORT 0x1480\n#define GAMMA_DATA_PORT 0x1481\n#define GAMMA_ADDR_PORT 0x1482\n#define GAMMA_VCOM_HSWITCH_ADDR 0x1483\n#define RGB_BASE_ADDR 0x1485\n#define RGB_COEFF_ADDR 0x1486\n#define POL_CNTL_ADDR 0x1487\n#define DITH_CNTL_ADDR 0x1488\n#define GAMMA_PROBE_CTRL 0x1489\n#define GAMMA_PROBE_COLOR_L 0x148a\n#define GAMMA_PROBE_COLOR_H 0x148b\n#define GAMMA_PROBE_HL_COLOR 0x148c\n#define GAMMA_PROBE_POS_X 0x148d\n#define GAMMA_PROBE_POS_Y 0x148e\n#define STH1_HS_ADDR 0x1490\n#define STH1_HE_ADDR 0x1491\n#define STH1_VS_ADDR 0x1492\n#define STH1_VE_ADDR 0x1493\n#define STH2_HS_ADDR 0x1494\n#define STH2_HE_ADDR 0x1495\n#define STH2_VS_ADDR 0x1496\n#define STH2_VE_ADDR 0x1497\n#define OEH_HS_ADDR 0x1498\n#define OEH_HE_ADDR 0x1499\n#define OEH_VS_ADDR 0x149a\n#define OEH_VE_ADDR 0x149b\n#define VCOM_HSWITCH_ADDR 0x149c\n#define VCOM_VS_ADDR 0x149d\n#define VCOM_VE_ADDR 0x149e\n#define CPV1_HS_ADDR 0x149f\n#define CPV1_HE_ADDR 0x14a0\n#define CPV1_VS_ADDR 0x14a1\n#define CPV1_VE_ADDR 0x14a2\n#define CPV2_HS_ADDR 0x14a3\n#define CPV2_HE_ADDR 0x14a4\n#define CPV2_VS_ADDR 0x14a5\n#define CPV2_VE_ADDR 0x14a6\n#define STV1_HS_ADDR 0x14a7\n#define STV1_HE_ADDR 0x14a8\n#define STV1_VS_ADDR 0x14a9\n#define STV1_VE_ADDR 0x14aa\n#define STV2_HS_ADDR 0x14ab\n#define STV2_HE_ADDR 0x14ac\n#define STV2_VS_ADDR 0x14ad\n#define STV2_VE_ADDR 0x14ae\n#define OEV1_HS_ADDR 0x14af\n#define OEV1_HE_ADDR 0x14b0\n#define OEV1_VS_ADDR 0x14b1\n#define OEV1_VE_ADDR 0x14b2\n#define OEV2_HS_ADDR 0x14b3\n#define OEV2_HE_ADDR 0x14b4\n#define OEV2_VS_ADDR 0x14b5\n#define OEV2_VE_ADDR 0x14b6\n#define OEV3_HS_ADDR 0x14b7\n#define OEV3_HE_ADDR 0x14b8\n#define OEV3_VS_ADDR 0x14b9\n#define OEV3_VE_ADDR 0x14ba\n#define LCD_PWR_ADDR 0x14bb\n#define LCD_PWM0_LO_ADDR 0x14bc\n#define LCD_PWM0_HI_ADDR 0x14bd\n#define LCD_PWM1_LO_ADDR 0x14be\n#define LCD_PWM1_HI_ADDR 0x14bf\n#define INV_CNT_ADDR 0x14c0\n#define TCON_MISC_SEL_ADDR 0x14c1\n#define DUAL_PORT_CNTL_ADDR 0x14c2\n#define MLVDS_CONTROL 0x14c3\n#define MLVDS_RESET_PATTERN_HI 0x14c4\n#define MLVDS_RESET_PATTERN_LO 0x14c5\n#define MLVDS_RESET_PATTERN_EXT 0x14c6\n#define MLVDS_CONFIG_HI 0x14c7\n#define MLVDS_CONFIG_LO 0x14c8\n#define TCON_DOUBLE_CTL 0x14c9\n#define TCON_PATTERN_HI 0x14ca\n#define TCON_PATTERN_LO 0x14cb\n#define TCON_CONTROL_HI 0x14cc\n#define TCON_CONTROL_LO 0x14cd\n#define LVDS_BLANK_DATA_HI 0x14ce\n#define LVDS_BLANK_DATA_LO 0x14cf\n#define LVDS_PACK_CNTL_ADDR 0x14d0\n#define DE_HS_ADDR 0x14d1\n#define DE_HE_ADDR 0x14d2\n#define DE_VS_ADDR 0x14d3\n#define DE_VE_ADDR 0x14d4\n#define HSYNC_HS_ADDR 0x14d5\n#define HSYNC_HE_ADDR 0x14d6\n#define HSYNC_VS_ADDR 0x14d7\n#define HSYNC_VE_ADDR 0x14d8\n#define VSYNC_HS_ADDR 0x14d9\n#define VSYNC_HE_ADDR 0x14da\n#define VSYNC_VS_ADDR 0x14db\n#define VSYNC_VE_ADDR 0x14dc\n#define LCD_MCU_CTL 0x14dd\n#define LCD_MCU_DATA_0 0x14de\n#define LCD_MCU_DATA_1 0x14df\n#define LVDS_GEN_CNTL 0x14e0\n#define LVDS_PHY_CNTL0 0x14e1\n#define LVDS_PHY_CNTL1 0x14e2\n#define LVDS_PHY_CNTL2 0x14e3\n#define LVDS_PHY_CNTL3 0x14e4\n#define LVDS_PHY_CNTL4 0x14e5\n#define LVDS_PHY_CNTL5 0x14e6\n#define LVDS_SRG_TEST 0x14e8\n#define LVDS_BIST_MUX0 0x14e9\n#define LVDS_BIST_MUX1 0x14ea\n#define LVDS_BIST_FIXED0 0x14eb\n#define LVDS_BIST_FIXED1 0x14ec\n#define LVDS_BIST_CNTL0 0x14ed\n#define LVDS_CLKB_CLKA 0x14ee\n#define LVDS_PHY_CLK_CNTL 0x14ef\n#define LVDS_SER_EN 0x14f0\n#define LVDS_PHY_CNTL6 0x14f1\n#define LVDS_PHY_CNTL7 0x14f2\n#define LVDS_PHY_CNTL8 0x14f3\n#define MLVDS_CLK_CTL0_HI 0x14f4\n#define MLVDS_CLK_CTL0_LO 0x14f5\n#define MLVDS_DUAL_GATE_WR_START 0x14f6\n#define MLVDS_DUAL_GATE_WR_END 0x14f7\n#define MLVDS_DUAL_GATE_RD_START 0x14f8\n#define MLVDS_DUAL_GATE_RD_END 0x14f9\n#define MLVDS_SECOND_RESET_CTL 0x14fa\n#define MLVDS_DUAL_GATE_CTL_HI 0x14fb\n#define MLVDS_DUAL_GATE_CTL_LO 0x14fc\n#define MLVDS_RESET_CONFIG_HI 0x14fd\n#define MLVDS_RESET_CONFIG_LO 0x14fe\n#define VPU_OSD1_MMC_CTRL 0x2701\n#define VPU_OSD2_MMC_CTRL 0x2702\n#define VPU_VD1_MMC_CTRL 0x2703\n#define VPU_VD2_MMC_CTRL 0x2704\n#define VPU_DI_IF1_MMC_CTRL 0x2705\n#define VPU_DI_MEM_MMC_CTRL 0x2706\n#define VPU_DI_INP_MMC_CTRL 0x2707\n#define VPU_DI_MTNRD_MMC_CTRL 0x2708\n#define VPU_DI_CHAN2_MMC_CTRL 0x2709\n#define VPU_DI_MTNWR_MMC_CTRL 0x270a\n#define VPU_DI_NRWR_MMC_CTRL 0x270b\n#define VPU_DI_DIWR_MMC_CTRL 0x270c\n#define VPU_VDIN0_MMC_CTRL 0x270d\n#define VPU_VDIN1_MMC_CTRL 0x270e\n#define VPU_BT656_MMC_CTRL 0x270f\n#define VPU_TVD3D_MMC_CTRL 0x2710\n#define VPU_TVDVBI_MMC_CTRL 0x2711\n#define VPU_TVDVBI_VSLATCH_ADDR 0x2712\n#define VPU_TVDVBI_WRRSP_ADDR 0x2713\n#define VPU_VDIN_PRE_ARB_CTRL 0x2714\n#define VPU_VDISP_PRE_ARB_CTRL 0x2715\n#define VPU_VPUARB2_PRE_ARB_CTRL 0x2716\n#define VPU_OSD3_MMC_CTRL 0x2717\n#define VPU_OSD4_MMC_CTRL 0x2718\n#define VPU_VD3_MMC_CTRL 0x2719\n#define VPU_VIU_VENC_MUX_CTRL 0x271a\n#define\t\tVIU1_SEL_VENC_MASK\t0x3\n#define\t\tVIU1_SEL_VENC_ENCL\t0\n#define\t\tVIU1_SEL_VENC_ENCI\t1\n#define\t\tVIU1_SEL_VENC_ENCP\t2\n#define\t\tVIU1_SEL_VENC_ENCT\t3\n#define\t\tVIU2_SEL_VENC_MASK\t0xc\n#define\t\tVIU2_SEL_VENC_ENCL\t0\n#define\t\tVIU2_SEL_VENC_ENCI\t(1 << 2)\n#define\t\tVIU2_SEL_VENC_ENCP\t(2 << 2)\n#define\t\tVIU2_SEL_VENC_ENCT\t(3 << 2)\n#define VPU_HDMI_SETTING 0x271b\n#define\t\tVPU_HDMI_ENCI_DATA_TO_HDMI      BIT(0)\n#define\t\tVPU_HDMI_ENCP_DATA_TO_HDMI      BIT(1)\n#define\t\tVPU_HDMI_INV_HSYNC              BIT(2)\n#define\t\tVPU_HDMI_INV_VSYNC              BIT(3)\n#define\t\tVPU_HDMI_OUTPUT_CRYCB           (0 << 5)\n#define\t\tVPU_HDMI_OUTPUT_YCBCR           (1 << 5)\n#define\t\tVPU_HDMI_OUTPUT_YCRCB           (2 << 5)\n#define\t\tVPU_HDMI_OUTPUT_CBCRY           (3 << 5)\n#define\t\tVPU_HDMI_OUTPUT_CBYCR           (4 << 5)\n#define\t\tVPU_HDMI_OUTPUT_CRCBY           (5 << 5)\n#define\t\tVPU_HDMI_WR_RATE(rate)          (((rate & 0x1f) - 1) << 8)\n#define\t\tVPU_HDMI_RD_RATE(rate)          (((rate & 0x1f) - 1) << 12)\n#define ENCI_INFO_READ 0x271c\n#define ENCP_INFO_READ 0x271d\n#define ENCT_INFO_READ 0x271e\n#define ENCL_INFO_READ 0x271f\n#define VPU_SW_RESET 0x2720\n#define VPU_D2D3_MMC_CTRL 0x2721\n#define VPU_CONT_MMC_CTRL 0x2722\n#define VPU_CLK_GATE 0x2723\n#define VPU_RDMA_MMC_CTRL 0x2724\n#define VPU_MEM_PD_REG0 0x2725\n#define VPU_MEM_PD_REG1 0x2726\n#define VPU_HDMI_DATA_OVR 0x2727\n#define VPU_PROT1_MMC_CTRL 0x2728\n#define VPU_PROT2_MMC_CTRL 0x2729\n#define VPU_PROT3_MMC_CTRL 0x272a\n#define VPU_ARB4_V1_MMC_CTRL 0x272b\n#define VPU_ARB4_V2_MMC_CTRL 0x272c\n#define VPU_VPU_PWM_V0 0x2730\n#define VPU_VPU_PWM_V1 0x2731\n#define VPU_VPU_PWM_V2 0x2732\n#define VPU_VPU_PWM_V3 0x2733\n#define VPU_VPU_PWM_H0 0x2734\n#define VPU_VPU_PWM_H1 0x2735\n#define VPU_VPU_PWM_H2 0x2736\n#define VPU_VPU_PWM_H3 0x2737\n#define VPU_MISC_CTRL 0x2740\n#define VPU_ISP_GCLK_CTRL0 0x2741\n#define VPU_ISP_GCLK_CTRL1 0x2742\n#define VPU_HDMI_FMT_CTRL 0x2743\n#define VPU_VDIN_ASYNC_HOLD_CTRL 0x2743\n#define VPU_VDISP_ASYNC_HOLD_CTRL 0x2744\n#define VPU_VPUARB2_ASYNC_HOLD_CTRL 0x2745\n\n#define VPU_PROT1_CLK_GATE 0x2750\n#define VPU_PROT1_GEN_CNTL 0x2751\n#define VPU_PROT1_X_START_END 0x2752\n#define VPU_PROT1_Y_START_END 0x2753\n#define VPU_PROT1_Y_LEN_STEP 0x2754\n#define VPU_PROT1_RPT_LOOP 0x2755\n#define VPU_PROT1_RPT_PAT 0x2756\n#define VPU_PROT1_DDR 0x2757\n#define VPU_PROT1_RBUF_ROOM 0x2758\n#define VPU_PROT1_STAT_0 0x2759\n#define VPU_PROT1_STAT_1 0x275a\n#define VPU_PROT1_STAT_2 0x275b\n#define VPU_PROT1_REQ_ONOFF 0x275c\n#define VPU_PROT2_CLK_GATE 0x2760\n#define VPU_PROT2_GEN_CNTL 0x2761\n#define VPU_PROT2_X_START_END 0x2762\n#define VPU_PROT2_Y_START_END 0x2763\n#define VPU_PROT2_Y_LEN_STEP 0x2764\n#define VPU_PROT2_RPT_LOOP 0x2765\n#define VPU_PROT2_RPT_PAT 0x2766\n#define VPU_PROT2_DDR 0x2767\n#define VPU_PROT2_RBUF_ROOM 0x2768\n#define VPU_PROT2_STAT_0 0x2769\n#define VPU_PROT2_STAT_1 0x276a\n#define VPU_PROT2_STAT_2 0x276b\n#define VPU_PROT2_REQ_ONOFF 0x276c\n#define VPU_PROT3_CLK_GATE 0x2770\n#define VPU_PROT3_GEN_CNTL 0x2771\n#define VPU_PROT3_X_START_END 0x2772\n#define VPU_PROT3_Y_START_END 0x2773\n#define VPU_PROT3_Y_LEN_STEP 0x2774\n#define VPU_PROT3_RPT_LOOP 0x2775\n#define VPU_PROT3_RPT_PAT 0x2776\n#define VPU_PROT3_DDR 0x2777\n#define VPU_PROT3_RBUF_ROOM 0x2778\n#define VPU_PROT3_STAT_0 0x2779\n#define VPU_PROT3_STAT_1 0x277a\n#define VPU_PROT3_STAT_2 0x277b\n#define VPU_PROT3_REQ_ONOFF 0x277c\n#define VPU_RDARB_MODE_L1C1 0x2790\n#define VPU_RDARB_MODE_L1C2 0x2799\n#define VPU_RDARB_MODE_L2C1 0x279d\n#define VPU_WRARB_MODE_L2C1 0x27a2\n#define\t\tVPU_RDARB_SLAVE_TO_MASTER_PORT(dc, port) (port << (16 + dc))\n\n \n#define OSDSR_HV_SIZEIN 0x3130\n#define OSDSR_CTRL_MODE 0x3131\n#define OSDSR_ABIC_HCOEF 0x3132\n#define OSDSR_YBIC_HCOEF 0x3133\n#define OSDSR_CBIC_HCOEF 0x3134\n#define OSDSR_ABIC_VCOEF 0x3135\n#define OSDSR_YBIC_VCOEF 0x3136\n#define OSDSR_CBIC_VCOEF 0x3137\n#define OSDSR_VAR_PARA 0x3138\n#define OSDSR_CONST_PARA 0x3139\n#define OSDSR_RKE_EXTWIN 0x313a\n#define OSDSR_UK_GRAD2DDIAG_TH_RATE 0x313b\n#define OSDSR_UK_GRAD2DDIAG_LIMIT 0x313c\n#define OSDSR_UK_GRAD2DADJA_TH_RATE 0x313d\n#define OSDSR_UK_GRAD2DADJA_LIMIT 0x313e\n#define OSDSR_UK_BST_GAIN 0x313f\n#define OSDSR_HVBLEND_TH 0x3140\n#define OSDSR_DEMO_WIND_TB 0x3141\n#define OSDSR_DEMO_WIND_LR 0x3142\n#define OSDSR_INT_BLANK_NUM 0x3143\n#define OSDSR_FRM_END_STAT 0x3144\n#define OSDSR_ABIC_HCOEF0 0x3145\n#define OSDSR_YBIC_HCOEF0 0x3146\n#define OSDSR_CBIC_HCOEF0 0x3147\n#define OSDSR_ABIC_VCOEF0 0x3148\n#define OSDSR_YBIC_VCOEF0 0x3149\n#define OSDSR_CBIC_VCOEF0 0x314a\n\n \n#define OSD1_AFBCD_ENABLE 0x31a0\n#define\t\tOSD1_AFBCD_ID_FIFO_THRD\t\t\tGENMASK(15, 9)\n#define\t\tOSD1_AFBCD_DEC_ENABLE\t\t\tBIT(8)\n#define\t\tOSD1_AFBCD_FRM_START\t\t\tBIT(0)\n#define OSD1_AFBCD_MODE 0x31a1\n#define\t\tOSD1_AFBCD_SOFT_RESET\t\t\tBIT(31)\n#define\t\tOSD1_AFBCD_AXI_REORDER_MODE\t\tBIT(28)\n#define\t\tOSD1_AFBCD_MIF_URGENT\t\t\tGENMASK(25, 24)\n#define\t\tOSD1_AFBCD_HOLD_LINE_NUM\t\tGENMASK(22, 16)\n#define\t\tOSD1_AFBCD_RGBA_EXCHAN_CTRL\t\tGENMASK(15, 8)\n#define\t\tOSD1_AFBCD_HREG_BLOCK_SPLIT\t\tBIT(6)\n#define\t\tOSD1_AFBCD_HREG_HALF_BLOCK\t\tBIT(5)\n#define\t\tOSD1_AFBCD_HREG_PIXEL_PACKING_FMT\tGENMASK(4, 0)\n#define OSD1_AFBCD_SIZE_IN 0x31a2\n#define\t\tOSD1_AFBCD_HREG_VSIZE_IN\t\tGENMASK(31, 16)\n#define\t\tOSD1_AFBCD_HREG_HSIZE_IN\t\tGENMASK(15, 0)\n#define OSD1_AFBCD_HDR_PTR 0x31a3\n#define OSD1_AFBCD_FRAME_PTR 0x31a4\n#define OSD1_AFBCD_CHROMA_PTR 0x31a5\n#define OSD1_AFBCD_CONV_CTRL 0x31a6\n#define\t\tOSD1_AFBCD_CONV_LBUF_LEN\t\tGENMASK(15, 0)\n#define OSD1_AFBCD_STATUS 0x31a8\n#define OSD1_AFBCD_PIXEL_HSCOPE 0x31a9\n#define\t\tOSD1_AFBCD_DEC_PIXEL_BGN_H\t\tGENMASK(31, 16)\n#define\t\tOSD1_AFBCD_DEC_PIXEL_END_H\t\tGENMASK(15, 0)\n#define OSD1_AFBCD_PIXEL_VSCOPE 0x31aa\n#define\t\tOSD1_AFBCD_DEC_PIXEL_BGN_V\t\tGENMASK(31, 16)\n#define\t\tOSD1_AFBCD_DEC_PIXEL_END_V\t\tGENMASK(15, 0)\n\n \n#define DOLBY_CORE2A_SWAP_CTRL1\t0x3434\n#define DOLBY_CORE2A_SWAP_CTRL2\t0x3435\n\n \n#define VPU_MAFBC_BLOCK_ID 0x3a00\n#define VPU_MAFBC_IRQ_RAW_STATUS 0x3a01\n#define VPU_MAFBC_IRQ_CLEAR 0x3a02\n#define VPU_MAFBC_IRQ_MASK 0x3a03\n#define VPU_MAFBC_IRQ_STATUS 0x3a04\n#define\t\tVPU_MAFBC_IRQ_SECURE_ID_ERROR\t\tBIT(5)\n#define\t\tVPU_MAFBC_IRQ_AXI_ERROR\t\t\tBIT(4)\n#define\t\tVPU_MAFBC_IRQ_DETILING_ERROR\t\tBIT(3)\n#define\t\tVPU_MAFBC_IRQ_DECODE_ERROR\t\tBIT(2)\n#define\t\tVPU_MAFBC_IRQ_CONFIGURATION_SWAPPED\tBIT(1)\n#define\t\tVPU_MAFBC_IRQ_SURFACES_COMPLETED\tBIT(0)\n#define VPU_MAFBC_COMMAND 0x3a05\n#define\t\tVPU_MAFBC_PENDING_SWAP\tBIT(1)\n#define\t\tVPU_MAFBC_DIRECT_SWAP\tBIT(0)\n#define VPU_MAFBC_STATUS 0x3a06\n#define\t\tVPU_MAFBC_ERROR\t\tBIT(2)\n#define\t\tVPU_MAFBC_SWAPPING\tBIT(1)\n#define\t\tVPU_MAFBC_ACTIVE\tBIT(0)\n#define VPU_MAFBC_SURFACE_CFG 0x3a07\n#define\t\tVPU_MAFBC_CONTINUOUS_DECODING_ENABLE\tBIT(16)\n#define\t\tVPU_MAFBC_S3_ENABLE\t\t\tBIT(3)\n#define\t\tVPU_MAFBC_S2_ENABLE\t\t\tBIT(2)\n#define\t\tVPU_MAFBC_S1_ENABLE\t\t\tBIT(1)\n#define\t\tVPU_MAFBC_S0_ENABLE\t\t\tBIT(0)\n#define VPU_MAFBC_HEADER_BUF_ADDR_LOW_S0 0x3a10\n#define VPU_MAFBC_HEADER_BUF_ADDR_HIGH_S0 0x3a11\n#define VPU_MAFBC_FORMAT_SPECIFIER_S0 0x3a12\n#define\t\tVPU_MAFBC_PAYLOAD_LIMIT_EN\tBIT(19)\n#define\t\tVPU_MAFBC_TILED_HEADER_EN\tBIT(18)\n#define\t\tVPU_MAFBC_SUPER_BLOCK_ASPECT\tGENMASK(17, 16)\n#define\t\tVPU_MAFBC_BLOCK_SPLIT\t\tBIT(9)\n#define\t\tVPU_MAFBC_YUV_TRANSFORM\t\tBIT(8)\n#define\t\tVPU_MAFBC_PIXEL_FORMAT\t\tGENMASK(3, 0)\n#define VPU_MAFBC_BUFFER_WIDTH_S0 0x3a13\n#define VPU_MAFBC_BUFFER_HEIGHT_S0 0x3a14\n#define VPU_MAFBC_BOUNDING_BOX_X_START_S0 0x3a15\n#define VPU_MAFBC_BOUNDING_BOX_X_END_S0 0x3a16\n#define VPU_MAFBC_BOUNDING_BOX_Y_START_S0 0x3a17\n#define VPU_MAFBC_BOUNDING_BOX_Y_END_S0 0x3a18\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_LOW_S0 0x3a19\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_HIGH_S0 0x3a1a\n#define VPU_MAFBC_OUTPUT_BUF_STRIDE_S0 0x3a1b\n#define VPU_MAFBC_PREFETCH_CFG_S0 0x3a1c\n#define\t\tVPU_MAFBC_PREFETCH_READ_DIRECTION_Y\tBIT(1)\n#define\t\tVPU_MAFBC_PREFETCH_READ_DIRECTION_X\tBIT(0)\n\n#define VPU_MAFBC_HEADER_BUF_ADDR_LOW_S1 0x3a30\n#define VPU_MAFBC_HEADER_BUF_ADDR_HIGH_S1 0x3a31\n#define VPU_MAFBC_FORMAT_SPECIFIER_S1 0x3a32\n#define VPU_MAFBC_BUFFER_WIDTH_S1 0x3a33\n#define VPU_MAFBC_BUFFER_HEIGHT_S1 0x3a34\n#define VPU_MAFBC_BOUNDING_BOX_X_START_S1 0x3a35\n#define VPU_MAFBC_BOUNDING_BOX_X_END_S1 0x3a36\n#define VPU_MAFBC_BOUNDING_BOX_Y_START_S1 0x3a37\n#define VPU_MAFBC_BOUNDING_BOX_Y_END_S1 0x3a38\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_LOW_S1 0x3a39\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_HIGH_S1 0x3a3a\n#define VPU_MAFBC_OUTPUT_BUF_STRIDE_S1 0x3a3b\n#define VPU_MAFBC_PREFETCH_CFG_S1 0x3a3c\n\n#define VPU_MAFBC_HEADER_BUF_ADDR_LOW_S2 0x3a50\n#define VPU_MAFBC_HEADER_BUF_ADDR_HIGH_S2 0x3a51\n#define VPU_MAFBC_FORMAT_SPECIFIER_S2 0x3a52\n#define VPU_MAFBC_BUFFER_WIDTH_S2 0x3a53\n#define VPU_MAFBC_BUFFER_HEIGHT_S2 0x3a54\n#define VPU_MAFBC_BOUNDING_BOX_X_START_S2 0x3a55\n#define VPU_MAFBC_BOUNDING_BOX_X_END_S2 0x3a56\n#define VPU_MAFBC_BOUNDING_BOX_Y_START_S2 0x3a57\n#define VPU_MAFBC_BOUNDING_BOX_Y_END_S2 0x3a58\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_LOW_S2 0x3a59\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_HIGH_S2 0x3a5a\n#define VPU_MAFBC_OUTPUT_BUF_STRIDE_S2 0x3a5b\n#define VPU_MAFBC_PREFETCH_CFG_S2 0x3a5c\n\n#define VPU_MAFBC_HEADER_BUF_ADDR_LOW_S3 0x3a70\n#define VPU_MAFBC_HEADER_BUF_ADDR_HIGH_S3 0x3a71\n#define VPU_MAFBC_FORMAT_SPECIFIER_S3 0x3a72\n#define VPU_MAFBC_BUFFER_WIDTH_S3 0x3a73\n#define VPU_MAFBC_BUFFER_HEIGHT_S3 0x3a74\n#define VPU_MAFBC_BOUNDING_BOX_X_START_S3 0x3a75\n#define VPU_MAFBC_BOUNDING_BOX_X_END_S3 0x3a76\n#define VPU_MAFBC_BOUNDING_BOX_Y_START_S3 0x3a77\n#define VPU_MAFBC_BOUNDING_BOX_Y_END_S3 0x3a78\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_LOW_S3 0x3a79\n#define VPU_MAFBC_OUTPUT_BUF_ADDR_HIGH_S3 0x3a7a\n#define VPU_MAFBC_OUTPUT_BUF_STRIDE_S3 0x3a7b\n#define VPU_MAFBC_PREFETCH_CFG_S3 0x3a7c\n\n#define DOLBY_PATH_CTRL 0x1a0c\n#define\t\tDOLBY_BYPASS_EN(val)            (val & 0xf)\n#define OSD_PATH_MISC_CTRL 0x1a0e\n#define\t\tOSD_PATH_OSD_AXI_SEL_OSD1_AFBCD\tBIT(4)\n#define\t\tOSD_PATH_OSD_AXI_SEL_OSD2_AFBCD\tBIT(5)\n#define\t\tOSD_PATH_OSD_AXI_SEL_OSD3_AFBCD\tBIT(6)\n#define MALI_AFBCD_TOP_CTRL 0x1a0f\n#define\t\tMALI_AFBCD_MANUAL_RESET\t\tBIT(23)\n\n#define VIU_OSD_BLEND_CTRL 0x39b0\n#define\t\tVIU_OSD_BLEND_REORDER(dest, src)      ((src) << (dest * 4))\n#define\t\tVIU_OSD_BLEND_DIN_EN(bits)            ((bits & 0xf) << 20)\n#define\t\tVIU_OSD_BLEND1_DIN3_BYPASS_TO_DOUT1   BIT(24)\n#define\t\tVIU_OSD_BLEND1_DOUT_BYPASS_TO_BLEND2  BIT(25)\n#define\t\tVIU_OSD_BLEND_DIN0_BYPASS_TO_DOUT0    BIT(26)\n#define\t\tVIU_OSD_BLEND_BLEN2_PREMULT_EN(input) ((input & 0x3) << 27)\n#define\t\tVIU_OSD_BLEND_HOLD_LINES(lines)       ((lines & 0x7) << 29)\n#define VIU_OSD_BLEND_CTRL1 0x39c0\n#define VIU_OSD_BLEND_DIN0_SCOPE_H 0x39b1\n#define VIU_OSD_BLEND_DIN0_SCOPE_V 0x39b2\n#define VIU_OSD_BLEND_DIN1_SCOPE_H 0x39b3\n#define VIU_OSD_BLEND_DIN1_SCOPE_V 0x39b4\n#define VIU_OSD_BLEND_DIN2_SCOPE_H 0x39b5\n#define VIU_OSD_BLEND_DIN2_SCOPE_V 0x39b6\n#define VIU_OSD_BLEND_DIN3_SCOPE_H 0x39b7\n#define VIU_OSD_BLEND_DIN3_SCOPE_V 0x39b8\n#define VIU_OSD_BLEND_DUMMY_DATA0 0x39b9\n#define VIU_OSD_BLEND_DUMMY_ALPHA 0x39ba\n#define VIU_OSD_BLEND_BLEND0_SIZE 0x39bb\n#define VIU_OSD_BLEND_BLEND1_SIZE 0x39bc\n#define VIU_OSD_BLEND_RO_CURRENT_XY 0x39bf\n\n#define VPP_OUT_H_V_SIZE 0x1da5\n\n#define VPP_VD2_HDR_IN_SIZE 0x1df0\n#define VPP_OSD1_IN_SIZE 0x1df1\n#define VPP_GCLK_CTRL2 0x1df2\n#define VD2_PPS_DUMMY_DATA 0x1df4\n#define VPP_OSD1_BLD_H_SCOPE 0x1df5\n#define VPP_OSD1_BLD_V_SCOPE 0x1df6\n#define VPP_OSD2_BLD_H_SCOPE 0x1df7\n#define VPP_OSD2_BLD_V_SCOPE 0x1df8\n#define VPP_WRBAK_CTRL 0x1df9\n#define VPP_SLEEP_CTRL 0x1dfa\n#define VD1_BLEND_SRC_CTRL 0x1dfb\n#define VD2_BLEND_SRC_CTRL 0x1dfc\n#define\t\tVD_BLEND_PREBLD_SRC_VD1         (1 << 0)\n#define\t\tVD_BLEND_PREBLD_SRC_VD2         (2 << 0)\n#define\t\tVD_BLEND_PREBLD_SRC_OSD1        (3 << 0)\n#define\t\tVD_BLEND_PREBLD_SRC_OSD2        (4 << 0)\n#define\t\tVD_BLEND_PREBLD_PREMULT_EN      BIT(4)\n#define\t\tVD_BLEND_POSTBLD_SRC_VD1        (1 << 8)\n#define\t\tVD_BLEND_POSTBLD_SRC_VD2        (2 << 8)\n#define\t\tVD_BLEND_POSTBLD_SRC_OSD1       (3 << 8)\n#define\t\tVD_BLEND_POSTBLD_SRC_OSD2       (4 << 8)\n#define\t\tVD_BLEND_POSTBLD_PREMULT_EN     BIT(16)\n#define OSD1_BLEND_SRC_CTRL 0x1dfd\n#define OSD2_BLEND_SRC_CTRL 0x1dfe\n#define\t\tOSD_BLEND_POSTBLD_SRC_VD1       (1 << 8)\n#define\t\tOSD_BLEND_POSTBLD_SRC_VD2       (2 << 8)\n#define\t\tOSD_BLEND_POSTBLD_SRC_OSD1      (3 << 8)\n#define\t\tOSD_BLEND_POSTBLD_SRC_OSD2      (4 << 8)\n#define\t\tOSD_BLEND_PATH_SEL_ENABLE       BIT(20)\n\n#define VPP_POST_BLEND_BLEND_DUMMY_DATA 0x3968\n#define VPP_POST_BLEND_DUMMY_ALPHA 0x3969\n#define VPP_RDARB_MODE 0x3978\n#define VPP_RDARB_REQEN_SLV 0x3979\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}