{
  "design": {
    "design_info": {
      "boundary_crc": "0xEF4F5F5BEF4F5F5B",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/top2",
      "name": "top2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "and_g_0": "",
      "or_g_0": ""
    },
    "ports": {
      "in1": {
        "direction": "I"
      },
      "in2": {
        "direction": "I"
      },
      "in3": {
        "direction": "I"
      },
      "out1": {
        "direction": "O"
      }
    },
    "components": {
      "and_g_0": {
        "vlnv": "xilinx.com:module_ref:and_g:1.0",
        "xci_name": "top2_and_g_0_0",
        "xci_path": "ip\\top2_and_g_0_0\\top2_and_g_0_0.xci",
        "inst_hier_path": "and_g_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "and_g",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c": {
            "direction": "O"
          }
        }
      },
      "or_g_0": {
        "vlnv": "xilinx.com:module_ref:or_g:1.0",
        "xci_name": "top2_or_g_0_0",
        "xci_path": "ip\\top2_or_g_0_0\\top2_or_g_0_0.xci",
        "inst_hier_path": "or_g_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "or_g",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d": {
            "direction": "I"
          },
          "e": {
            "direction": "I"
          },
          "f": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "and_g_0_c": {
        "ports": [
          "and_g_0/c",
          "or_g_0/d"
        ]
      },
      "a_0_1": {
        "ports": [
          "in1",
          "and_g_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "in2",
          "and_g_0/b"
        ]
      },
      "e_0_1": {
        "ports": [
          "in3",
          "or_g_0/e"
        ]
      },
      "or_g_0_f": {
        "ports": [
          "or_g_0/f",
          "out1"
        ]
      }
    }
  }
}