Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Oct  7 22:55:21 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                106         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (637)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (637)
--------------------------------------------------
 There are 637 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.307        0.000                      0                    1        0.483        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.307        0.000                      0                    1        0.483        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.580ns (34.392%)  route 1.106ns (65.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.566     5.087    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.106     6.650    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.774 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.774    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.446    14.787    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029    15.081    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  8.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.378%)  route 0.388ns (67.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.447    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.388     1.977    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.022 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     2.022    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.833     1.960    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.538    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.483    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           648 Endpoints
Min Delay           648 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.585ns  (logic 4.836ns (41.741%)  route 6.749ns (58.259%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[1]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stack/addr_reg[1]/Q
                         net (fo=117, routed)         2.784     3.240    stack/addr_reg_n_0_[1]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.150     3.390 r  stack/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.973     4.363    stack/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I5_O)        0.332     4.695 r  stack/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.695    stack/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X31Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     4.907 r  stack/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.992     7.899    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686    11.585 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.585    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.069ns  (logic 4.620ns (41.738%)  route 6.449ns (58.262%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[1]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stack/addr_reg[1]/Q
                         net (fo=117, routed)         2.784     3.240    stack/addr_reg_n_0_[1]
    SLICE_X32Y12         LUT4 (Prop_lut4_I2_O)        0.124     3.364 r  stack/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     4.031    stack/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I5_O)        0.124     4.155 r  stack/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.155    stack/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X32Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     4.367 r  stack/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.998     7.365    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704    11.069 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.069    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.606ns  (logic 4.823ns (45.477%)  route 5.783ns (54.523%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stack/addr_reg[3]/Q
                         net (fo=113, routed)         2.317     2.773    stack/addr_reg_n_0_[3]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.150     2.923 r  stack/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.716     3.639    stack/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X35Y13         LUT6 (Prop_lut6_I5_O)        0.326     3.965 r  stack/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.965    stack/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X35Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     4.177 r  stack/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.750     6.927    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    10.606 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.606    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.446ns  (logic 4.879ns (46.713%)  route 5.566ns (53.287%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[1]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stack/addr_reg[1]/Q
                         net (fo=117, routed)         2.416     2.872    stack/addr_reg_n_0_[1]
    SLICE_X33Y13         LUT4 (Prop_lut4_I3_O)        0.153     3.025 r  stack/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.581     3.606    stack/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.327     3.933 r  stack/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.933    stack/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X35Y12         MUXF7 (Prop_muxf7_I0_O)      0.238     4.171 r  stack/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.569     6.740    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    10.446 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.446    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.627ns (44.441%)  route 5.784ns (55.559%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stack/addr_reg[3]/Q
                         net (fo=113, routed)         2.317     2.773    stack/addr_reg_n_0_[3]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.897 r  stack/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.706     3.603    stack/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.727 r  stack/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.727    stack/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.939 r  stack/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.761     6.700    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.711    10.411 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.411    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.626ns (45.615%)  route 5.516ns (54.385%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[1]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  stack/addr_reg[1]/Q
                         net (fo=117, routed)         2.416     2.872    stack/addr_reg_n_0_[1]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.996 r  stack/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.151     3.147    stack/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X33Y13         LUT6 (Prop_lut6_I5_O)        0.124     3.271 r  stack/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.271    stack/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     3.483 r  stack/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.948     6.432    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    10.142 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.142    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 4.611ns (47.519%)  route 5.092ns (52.481%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[1]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  stack/addr_reg[1]/Q
                         net (fo=117, routed)         1.504     1.960    stack/addr_reg_n_0_[1]
    SLICE_X35Y11         LUT4 (Prop_lut4_I1_O)        0.124     2.084 r  stack/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.808     2.892    stack/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.016 r  stack/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.016    stack/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X35Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     3.228 r  stack/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.780     6.008    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695     9.703 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.703    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.070ns  (logic 4.371ns (54.165%)  route 3.699ns (45.835%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=19, routed)          0.695     1.213    q7seg/Q[1]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.146     1.359 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.003     4.363    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     8.070 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.070    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.388ns (54.565%)  route 3.654ns (45.435%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=13, routed)          0.831     1.349    q7seg/Q[0]
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.153     1.502 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.824     4.325    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.717     8.042 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.042    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 4.141ns (53.045%)  route 3.666ns (46.955%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=19, routed)          0.695     1.213    q7seg/Q[1]
    SLICE_X38Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.337 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.970     4.308    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.807 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.807    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/DP.HIGH/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[4]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[4]/Q
                         net (fo=111, routed)         0.127     0.268    stack/elements_reg_0_127_4_4/A4
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/DP.LOW/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[4]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[4]/Q
                         net (fo=111, routed)         0.127     0.268    stack/elements_reg_0_127_4_4/A4
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/SP.HIGH/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[4]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[4]/Q
                         net (fo=111, routed)         0.127     0.268    stack/elements_reg_0_127_4_4/A4
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/SP.LOW/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.694%)  route 0.127ns (47.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[4]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[4]/Q
                         net (fo=111, routed)         0.127     0.268    stack/elements_reg_0_127_4_4/A4
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line49/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line49/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE                         0.000     0.000 r  nolabel_line49/state_reg/C
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line49/state_reg/Q
                         net (fo=2, routed)           0.108     0.249    nolabel_line49/p_0_in[0]
    SLICE_X28Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  nolabel_line49/d_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    nolabel_line49/d_i_1__0_n_0
    SLICE_X28Y7          FDRE                                         r  nolabel_line49/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/DP.HIGH/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[3]/Q
                         net (fo=113, routed)         0.180     0.321    stack/elements_reg_0_127_4_4/A3
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/DP.LOW/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[3]/Q
                         net (fo=113, routed)         0.180     0.321    stack/elements_reg_0_127_4_4/A3
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/SP.HIGH/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[3]/Q
                         net (fo=113, routed)         0.180     0.321    stack/elements_reg_0_127_4_4/A3
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_4_4/SP.LOW/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[3]/Q
                         net (fo=113, routed)         0.180     0.321    stack/elements_reg_0_127_4_4/A3
    SLICE_X30Y7          RAMD64E                                      r  stack/elements_reg_0_127_4_4/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/elements_reg_0_127_6_6/DP.HIGH/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.284%)  route 0.201ns (58.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  stack/addr_reg[4]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/addr_reg[4]/Q
                         net (fo=111, routed)         0.201     0.342    stack/elements_reg_0_127_6_6/A4
    SLICE_X30Y8          RAMD64E                                      r  stack/elements_reg_0_127_6_6/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------





