Analysis & Synthesis report for processeur_multi_cycles
Wed May 17 16:32:18 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed May 17 16:32:18 2023           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; processeur_multi_cycles                     ;
; Top-level Entity Name              ; DE0_TOP                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                     ; Setting            ; Default Value           ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                         ;
; Top-level entity name                                                      ; DE0_TOP            ; processeur_multi_cycles ;
; Family name                                                                ; MAX 10             ; Cyclone V               ;
; Use smart compilation                                                      ; Off                ; Off                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                      ;
; Enable compact report table                                                ; Off                ; Off                     ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                    ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                     ;
; Preserve fewer node names                                                  ; On                 ; On                      ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable                  ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                   ; Auto               ; Auto                    ;
; Safe State Machine                                                         ; Off                ; Off                     ;
; Extract Verilog State Machines                                             ; On                 ; On                      ;
; Extract VHDL State Machines                                                ; On                 ; On                      ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                      ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                      ;
; Parallel Synthesis                                                         ; On                 ; On                      ;
; DSP Block Balancing                                                        ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                         ; On                 ; On                      ;
; Power-Up Don't Care                                                        ; On                 ; On                      ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                     ;
; Remove Duplicate Registers                                                 ; On                 ; On                      ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                     ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                        ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                     ;
; Optimization Technique                                                     ; Balanced           ; Balanced                ;
; Carry Chain Length                                                         ; 70                 ; 70                      ;
; Auto Carry Chains                                                          ; On                 ; On                      ;
; Auto Open-Drain Pins                                                       ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                     ;
; Auto ROM Replacement                                                       ; On                 ; On                      ;
; Auto RAM Replacement                                                       ; On                 ; On                      ;
; Auto DSP Block Replacement                                                 ; On                 ; On                      ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                              ; On                 ; On                      ;
; Strict RAM Replacement                                                     ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                          ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                     ;
; Auto RAM Block Balancing                                                   ; On                 ; On                      ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                     ;
; Auto Resource Sharing                                                      ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                    ; On                 ; On                      ;
; Report Parameter Settings                                                  ; On                 ; On                      ;
; Report Source Assignments                                                  ; On                 ; On                      ;
; Report Connectivity Checks                                                 ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                     ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                       ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation      ;
; HDL message level                                                          ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                     ;
; Clock MUX Protection                                                       ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                     ;
; Block Design Naming                                                        ; Auto               ; Auto                    ;
; SDC constraint protection                                                  ; Off                ; Off                     ;
; Synthesis Effort                                                           ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                      ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                     ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                      ;
+----------------------------------------------------------------------------+--------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 17 16:32:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processeur_multi_cycles -c processeur_multi_cycles
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file numeric_std.vhd
    Info (12022): Found design unit 1: numeric_std File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/numeric_std.vhd Line: 35
    Info (12022): Found design unit 2: numeric_std-body File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/numeric_std.vhd Line: 757
Info (12021): Found 2 design units, including 1 entities, in source file de0_top.vhd
    Info (12022): Found design unit 1: DE0_TOP-ARCHI File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DE0_TOP.vhd Line: 25
    Info (12023): Found entity 1: DE0_TOP File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DE0_TOP.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-archi File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 62
    Info (12023): Found entity 1: DataPath File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file arm.vhd
    Info (12022): Found design unit 1: arm-arc_arm File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/arm.vhd Line: 21
    Info (12023): Found entity 1: arm File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/arm.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vectorized_interrupt_controller.vhd
    Info (12022): Found design unit 1: Vectorized_interrupt_controller-arch_Vectorized_interrupt_controller File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/Vectorized_interrupt_controller.vhd Line: 13
    Info (12023): Found entity 1: Vectorized_interrupt_controller File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/Vectorized_interrupt_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-arch_ALU File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 12
    Info (12023): Found entity 1: ALU File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_pc.vhd
    Info (12022): Found design unit 1: MUX_PC-arch_MUX_PC File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/MUX_PC.vhd Line: 11
    Info (12023): Found entity 1: MUX_PC File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/MUX_PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-arch_PC File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/PC.vhd Line: 12
    Info (12023): Found entity 1: PC File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_mem.vhd
    Info (12022): Found design unit 1: MUX_MEM-arch_MUX_MEM File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/MUX_MEM.vhd Line: 12
    Info (12023): Found entity 1: MUX_MEM File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/MUX_MEM.vhd Line: 5
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm_1" File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DE0_TOP.vhd Line: 49
Info (12128): Elaborating entity "DataPath" for hierarchy "arm:arm_1|DataPath:DataPath1" File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/arm.vhd Line: 169
Info (12128): Elaborating entity "ALU" for hierarchy "arm:arm_1|DataPath:DataPath1|ALU:ALU0" File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 369
Info (10041): Inferred latch for "S[0]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[1]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[2]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[3]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[4]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[5]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[6]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[7]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[8]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[9]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[10]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[11]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[12]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[13]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[14]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[15]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[16]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[17]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[18]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[19]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[20]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[21]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[22]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[23]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[24]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[25]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[26]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[27]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[28]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[29]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[30]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Info (10041): Inferred latch for "S[31]" at ALU.vhd(17) File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/ALU.vhd Line: 17
Error (12006): Node instance "MAE1" instantiates undefined entity "MAE". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/arm.vhd Line: 144
Error (12006): Node instance "VIC0" instantiates undefined entity "VIC". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 232
Error (12006): Node instance "MuxPC" instantiates undefined entity "mux4v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 242
Error (12006): Node instance "RegPC" instantiates undefined entity "RegLd". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 251
Error (12006): Node instance "LR0" instantiates undefined entity "RegLd". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 259
Error (12006): Node instance "MuxMem" instantiates undefined entity "mux2v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 266
Error (12006): Node instance "Memoire" instantiates undefined entity "intern_memory". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 273
Error (12006): Node instance "RegistreInstr" instantiates undefined entity "RegLd". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 283
Error (12006): Node instance "RegistreData" instantiates undefined entity "Reg". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 291
Error (12006): Node instance "MuxW0" instantiates undefined entity "mux2v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 298
Error (12006): Node instance "MuxRB0" instantiates undefined entity "mux2v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 308
Error (12006): Node instance "BancReg" instantiates undefined entity "RegBank". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 315
Error (12006): Node instance "RegA0" instantiates undefined entity "Reg". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 326
Error (12006): Node instance "RegB0" instantiates undefined entity "Reg". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 333
Error (12006): Node instance "Ext8_32" instantiates undefined entity "ext32". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 340
Error (12006): Node instance "Ext24_32" instantiates undefined entity "ext32". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 345
Error (12006): Node instance "MuxAluA" instantiates undefined entity "mux2v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 350
Error (12006): Node instance "MuxAluB" instantiates undefined entity "mux4v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 360
Error (12006): Node instance "RegALU0" instantiates undefined entity "Reg". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 377
Error (12006): Node instance "cpsrmux" instantiates undefined entity "mux2v1". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 386
Error (12006): Node instance "CPSR0" instantiates undefined entity "RegLd". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 393
Error (12006): Node instance "SPSR0" instantiates undefined entity "RegLd". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 401
Error (12006): Node instance "RegRes" instantiates undefined entity "RegLd". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/titi8/OneDrive/Bureau/processeur-multi-cycles/DataPath.vhd Line: 409
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 23 errors, 1 warning
    Error: Peak virtual memory: 4781 megabytes
    Error: Processing ended: Wed May 17 16:32:18 2023
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:22


