// Seed: 2407448842
module module_0 (
    output supply1 id_0
);
  assign id_0 = -1;
endmodule
module module_1 (
    inout supply0 id_0
    , id_3,
    output tri id_1
);
  wire id_4;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wand id_2;
  inout supply1 id_1;
  assign id_2 = 1;
  assign id_1 = 1;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    input tri1 id_5
);
  always_ff id_3 <= id_5;
  parameter id_7 = 1;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
