export const projects = [
    {
        id: 1,
        date: "2021",
        spent: "14",
        title: "RISC-V Core",
        language: "Verilog",
        description: "Core written in RISC-V ISA for FPGA",
        Progress: "on progress",
        link: "",
        api: "",
        highlight: "",
        details:
            "The core is written in Verilog and VHDL.The reason I used VHDL was due to it being more verbose, which helped me write more clear implementation. I started focusing on RISC-V instruction set architecutre for its open-source license. I will be futher adding from RISC-V manual specification as I progress. I'm planning to implements the load-store architecture in its specification and other new extended feature. Also, working on the operating system supported on risc-v for broadening my kernels knowledge.",
    },
    {
        id: 2,
        spent: "2",
        date: "2021",
        title: "Fun",
        language: "Julia",
        description:
            "A toy implementation of Simulatenous Localization and Mapping(SLAM)",
        Progress: "on progress",
        link: "",
        api: "",
        details: "",
    },
    {
        id: 3,
        spent: "2",
        date: "2021",
        title: "Small-World",
        language: "C#",
        description: "Procedural generation of landscape using Wave Collapse Function",
        Progress: "",
        link: "",
        api: "",
        details: "",
    },
    // {
    //     id: 4,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 5,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 6,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 7,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 8,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 9,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 10,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 11,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
    // {
    //     id: 12,
    //     spent: "",
    //     date: "",
    //     title: "",
    //     language: "",
    //     description: "",
    //     Progress: "",
    //     link: "",
    //     api: "",
    //     details: "",
    // },
];
