if exists('b:current_syntax')
  finish
endif
runtime! syntax/tcl.vim
let b:current_syntax = 'xdc'

syntax case match
" generated by scripts/update-vim-plugin.vim
syntax keyword xdcKeyword add_bd_user_parameter add_bp add_cells_to_pblock add_condition add_custom_timing_model add_design_id add_drc_checks add_example_design_repo add_files add_force add_hw_hbm_pc add_hw_probe_enum add_hw_probe_enum_dict add_hw_probe_enum_nodict add_module_instance add_peripheral_interface add_to_power_rail add_wave add_wave_divider add_wave_group add_wave_marker add_wave_virtual_bus after all_clocks all_cpus all_dsps all_fanin all_fanout all_ffs all_hsios all_inputs all_latches all_outputs all_rams all_registers append apply apply_bd_automation apply_board_connection apply_hw_ila_trigger archive_project array assign_bd_address auto_detect_xpm auto_execok auto_import auto_load auto_load_index auto_qualify binary boot_hw_device break calc_config_time can_resolve_reference case catch cd chan change_qor_suggestion_property check_integrity check_ip_cache check_syntax check_timing checkpoint_vcd clock close close_bd_design close_design close_hw close_hw_manager close_hw_target close_msg_db close_project close_saif close_sim close_vcd close_wave_config combine_hw_platforms commit_hw_hbm commit_hw_mig commit_hw_sio commit_hw_sysmon commit_hw_vio compile_c compile_simlib concat config_compile_simlib config_design_analysis config_flows config_hw_sio_gts config_implementation config_ip_cache config_run config_simmodel config_timing_analysis config_timing_corners config_timing_pessimism config_webtalk connect_bd_intf_net connect_bd_net connect_debug_cores connect_debug_port connect_hw_server connect_net continue convert_ips convert_ngc copy_bd_objs copy_constraints copy_ip copy_run create_bd_addr_seg create_bd_cell create_bd_design create_bd_intf_net create_bd_intf_pin create_bd_intf_port create_bd_intf_tlm_port create_bd_net create_bd_pin create_bd_port create_bd_tlm_port create_cell create_clock create_cluster_configuration create_dashboard create_dashboard_gadget create_debug_core create_debug_port create_drc_check create_drc_ruledeck create_drc_violation create_fileset create_generated_clock create_gui_custom_command create_gui_custom_command_arg create_hw_axi_txn create_hw_bitstream create_hw_cfgmem create_hw_device create_hw_event create_hw_interface create_hw_probe create_hw_propset create_hw_sio_link create_hw_sio_linkgroup create_hw_sio_scan create_hw_sio_sweep create_hw_target create_interface create_ip create_ip_run create_macro create_msg_db create_net create_partition_def create_pblock create_peripheral create_pin create_port create_port_on_reconfigurable_module create_power_rail create_pr_configuration create_project create_property create_reconfig_module create_report_config create_rqs_runs create_run create_single_pass_run create_slack_histogram create_sysgen create_testbench create_waiver create_wave_config create_xps current_bd_design current_bd_instance current_board current_board_part current_dashboard current_design current_fileset current_frame current_hw_cfgmem current_hw_core current_hw_device current_hw_ila current_hw_ila_data current_hw_server current_hw_target current_instance current_pr_configuration current_project current_run current_scope current_sim current_time current_vcd current_vivado_preferences current_wave_config customize_kernel decrypt_bitstream delete_bd_objs delete_bd_user_parameter delete_clock_networks_results delete_dashboard delete_dashboard_gadgets delete_debug_core delete_debug_port delete_drc_check delete_drc_ruledeck delete_fileset delete_hw_axi_txn delete_hw_bitstream delete_hw_bitstream_regression delete_hw_cfgmem delete_hw_event delete_hw_interface delete_hw_probe delete_hw_target delete_interface delete_ip_run delete_macros delete_partition_defs delete_pblocks delete_port delete_power_rails delete_power_results delete_pr_configurations delete_property delete_qor_suggestions delete_reconfig_modules delete_report_configs delete_rpm delete_runs delete_timing_results delete_utilization_results delete_waivers describe destroy_hw_propset detect_hw_sio_links device_enable dict diff_board disconnect_bd_intf_net disconnect_bd_net disconnect_debug_port disconnect_hw_server disconnect_net display_hw_ila_data display_hw_sio_scan enable_beta_device encoding encrypt encrypt_package endgroup eof error eval eval_xsdb_tcl exclude_bd_addr_seg exec execute_hw_svf exit export_as_example_design export_bd_design export_bd_synth export_ip_user_files export_simulation export_xsim_coverage expr extract_files fblocked fconfigure fcopy file fileevent filter find_bd_objs find_next_wave_value find_routing_path find_top flow_viz flush flush_vcd for foreach format generate_base_platform generate_dsa_emu generate_hier_access generate_hw_emu_dir generate_hwh generate_mem_files generate_ml_strategies generate_pblock generate_peripheral generate_qor_suggestions generate_reports generate_rl_platform generate_shx_platform generate_switch_network_for_noc generate_target generate_vcd_ports genkey_customer genkey_ipprovider get_assessment_score get_attribute get_bd_addr_segs get_bd_addr_spaces get_bd_cells get_bd_designs get_bd_files get_bd_intf_nets get_bd_intf_pins get_bd_intf_ports get_bd_nets get_bd_pins get_bd_ports get_bd_regs get_bd_user_parameters get_bel_pins get_bels get_board_bus_nets get_board_buses get_board_component_interfaces get_board_component_modes get_board_component_pins get_board_components get_board_interface_ports get_board_ip_preferences get_board_jumpers get_board_parameters get_board_part_interfaces get_board_part_pins get_board_parts get_boards get_cdc_violations get_cells get_cfgmem_parts get_clock_regions get_clocks get_cluster_configurations get_constant_paths get_dashboard_gadgets get_dashboards get_dataflow_paths get_debug_cores get_debug_ports get_designs get_dfx_footprint get_drc_checks get_drc_ruledecks get_drc_violations get_drc_vios get_example_designs get_file_path get_files get_filesets get_gcc_versions get_generated_clocks get_gtbanks get_gui_custom_command_args get_gui_custom_commands get_hierarchy_separator get_highlighted_objects get_hw_axi_txns get_hw_axis get_hw_cfgmems get_hw_cores get_hw_ddrmcs get_hw_devices get_hw_events get_hw_hbmmcs get_hw_hbms get_hw_ila_datas get_hw_ilas get_hw_interfaces get_hw_migs get_hw_param get_hw_param_choices get_hw_pcies get_hw_probes get_hw_propsets get_hw_reg get_hw_reg_and_param get_hw_servers get_hw_sio_commons get_hw_sio_gtgroups get_hw_sio_gts get_hw_sio_iberts get_hw_sio_linkgroups get_hw_sio_links get_hw_sio_plls get_hw_sio_rxs get_hw_sio_scans get_hw_sio_sweeps get_hw_sio_txs get_hw_softmcs get_hw_sysmon_reg get_hw_sysmons get_hw_targets get_hw_vios get_interfaces get_io_standards get_iobanks get_ip_upgrade_results get_ipdefs get_ips get_kernels get_lib_cells get_lib_pins get_libs get_macros get_marked_objects get_methodology_checks get_methodology_violations get_msg_config get_nearest_site get_net_delays get_nets get_next_transition get_noc_channels get_noc_components get_noc_logical_instances get_noc_logical_nets get_noc_logical_paths get_noc_model get_noc_net_routes get_nodes get_objects get_oracle_feature_specs get_package_pins get_param get_partition_defs get_parts get_path_groups get_pblocks get_pins get_pips get_pkgpin_bytegroups get_pkgpin_nibbles get_ports get_power_rails get_pplocs get_pr_configurations get_previous_transition get_primitives get_projects get_property get_qor_checks get_qor_suggestions get_reconfig_modules get_report_configs get_runs get_scopes get_selected_objects get_sim_versions get_simulators get_site_pins get_site_pips get_sites get_slrs get_speed_models get_stacks get_template_bd_designs get_tiles get_timing_arcs get_timing_paths get_transitions get_utilization get_value get_value_database get_waivers get_wave_configs get_waves get_wires gets glob global group_bd_cells group_path help highlight_objects history if implement_debug_core implement_mig_cores implement_xphy_cores import_files import_ip import_synplify import_xise import_xst improve_timing include_bd_addr_seg incr infer_diff_pairs info install install_encrypted_package instantiate_example_design instantiate_template_bd_design interp iphys_opt_design join lappend lassign launch_chipscope_analyzer launch_impact launch_runs launch_sdk launch_simulation limit_vcd lindex link_design linsert lint_files list list_attribute list_attribute_value list_board_parameters list_features list_hierarchical_cells list_hw_samples list_param list_property list_property_value list_repo_boards list_targets llength load load_features load_msg_db lock_design log_saif log_vcd log_wave lrange lrepeat lreplace lreverse lsearch lset lsort ltrace make_bd_intf_pins_external make_bd_pins_external make_diff_pair_ports make_wrapper mark_objects modify_debug_ports move_bd_cells move_dashboard_gadget move_files move_wave namespace nlopt_child_process now open open_bd_design open_checkpoint open_dsa open_example_project open_hw open_hw_manager open_hw_platform open_hw_target open_impl_design open_io_design open_netlist_design open_placer_checkpoint open_project open_report open_rtl_design open_run open_saif open_vcd open_wave_config open_wave_database opt_design package package_xo pause_hw_hbm_amon phys_opt_design pid pkg_mkIndex place_cell place_design place_partpins place_pblocks place_ports platform_verify power_opt_design pr_recombine pr_subdivide pr_verify precompile_kernel proc program_hw_cfgmem program_hw_devices proto_synth_design ptrace puts pwd quit read read_aie_intf_solution read_bd read_bxn read_checkpoint read_chipscope_cdc read_csv read_design_id read_edif read_hw read_hw_core read_hw_ila_data read_hw_probes read_hw_sio_scan read_hw_sio_sweep read_ip read_iphys_opt_tcl read_mem read_noc_solution read_qor_suggestions read_saif read_schematic read_twx read_ucf read_vcd read_verilog read_vhdl read_waivers read_xdc read_xdef readback_hw_cfgmem readback_hw_device redo refresh_design refresh_hw_axi refresh_hw_ddrmc refresh_hw_device refresh_hw_hbm refresh_hw_hbmmc refresh_hw_mig refresh_hw_pcie refresh_hw_server refresh_hw_sio refresh_hw_softmc refresh_hw_sysmon refresh_hw_target refresh_hw_vio refresh_meminit refresh_repo_catalog regenerate_bd_layout regexp register_proc register_simulator regsub reimport_files relaunch_sim relaunch_xsim_kernel remove_annotated_delay remove_bps remove_cell remove_cells_from_pblock remove_cluster_configurations remove_conditions remove_custom_timing_model remove_drc_checks remove_files remove_forces remove_from_power_rail remove_gui_custom_command_args remove_gui_custom_commands remove_hw_hbm_pc remove_hw_probe_enum remove_hw_sio_link remove_hw_sio_linkgroup remove_hw_sio_scan remove_hw_sio_sweep remove_net remove_pin remove_port remove_wave rename rename_cell rename_net rename_pin rename_port rename_ref reopen_sim reorder_files replace_bd_cell report_accelerator_utilization report_attribute report_bd_diffs report_bps report_bus_skew report_carry_chains report_cdc report_clock report_clock_interaction report_clock_networks report_clock_tree_status report_clock_utilization report_clocks report_compile_order report_conditions report_config_implementation report_config_timing report_constant_paths report_control_sets report_datasheet report_debug_core report_delay_model report_design_analysis report_disable_timing report_drc report_drivers report_environment report_exceptions report_fit report_frames report_high_fanout_nets report_hw_axi_txn report_hw_ddrmc report_hw_mig report_hw_pcie report_hw_softmc report_hw_targets report_incremental_reuse report_io report_ip_status report_methodology report_min_pulse_width report_objects report_operating_conditions report_param report_phys_opt report_pipeline_analysis report_place_status report_power report_power_opt report_pr_configuration_analysis report_property report_pulse_width report_qor_assessment report_qor_suggestions report_ram_utilization report_route_status report_run_status report_scopes report_sdx_utilization report_seu report_sim_device report_sim_version report_simlib_info report_ssn report_stacks report_switching_activity report_synchronizer_mtbf report_timing report_timing_summary report_transformed_primitives report_ucf_timing report_utilization report_values report_waivers report_wave_props reset_attribute reset_drc reset_drc_check reset_hw_axi reset_hw_ila reset_hw_pcie reset_hw_vio_activity reset_hw_vio_outputs reset_methodology reset_methodology_check reset_msg_config reset_msg_count reset_operating_conditions reset_param reset_project reset_property reset_runs reset_simulation reset_ssn reset_switching_activity reset_target reset_timing reset_ucf resize_net_bus resize_pblock resize_pin_bus resize_port_bus restart resume_hw_hbm_amon resume_wave_config_updates resynth_module return route_design run run_hw_axi run_hw_ddrmc_poll run_hw_hbm_amon run_hw_ila run_hw_mig_polling run_hw_sio_scan run_hw_sio_sweep run_hw_sysmon_command_sequence run_state_hw_jtag runtest_hw_jtag save_bd_design save_bd_design_as save_constraints save_constraints_as save_design save_design_as save_project_as save_waivers save_wave_config scan scan_dr_hw_jtag scan_ir_hw_jtag seek select_objects select_wave_objects send_gid_msg send_msg_id set set_annotated_delay set_attribute set_bus_skew set_case_analysis set_clock_groups set_clock_latency set_clock_sense set_clock_uncertainty set_data_check set_delay_model set_disable_timing set_external_delay set_false_path set_hierarchy_separator set_hw_param set_hw_reg set_hw_samples set_hw_sysmon_reg set_input_delay set_input_jitter set_ip_msg_config set_load set_logic_dc set_logic_one set_logic_unconnected set_logic_zero set_max_delay set_max_time_borrow set_min_delay set_msg_config set_multicycle_path set_noc_frequency set_operating_conditions set_output_delay set_package_pin_val set_param set_part set_power_opt set_propagated_clock set_property set_speed_grade set_switching_activity set_system_jitter set_units set_value set_wave_prop setup_pr_configurations show_objects show_schematic sim_wait_for_processing socket source split split_diff_pair_ports start_gui start_ip_gui start_vcd startgroup step stop stop_gui stop_hw_ddrmc_poll stop_hw_hbm_amon stop_hw_mig_polling stop_hw_sio_scan stop_hw_sio_sweep stop_vcd string strip_logic_functions structured_placement subst suspend_sim suspend_wave_config_updates swap_locs switch synth_design synth_ip tandem_verify tclLog tclPkgSetup tclPkgUnknown tell terminate_runs tie_unused_pins time trace undo ungroup_bd_cells unhighlight_objects uninstall unknown unload unmark_objects unplace_cell unregister_proc unselect_objects unset update update_bd_boundaries update_calibration_scheme update_clock_routing update_compile_order update_design update_files update_hw_firmware update_hw_gpio update_ip_catalog update_macro update_module_reference update_noc_qos update_sw_parameters update_timing upgrade_bd_cells upgrade_ip upgrade_project uplevel upload_hw_ila_data upvar validate_bd_design validate_bd_design_performance validate_board_files validate_cluster_configurations validate_dsa validate_hw_platform validate_ip variable verify_hw_devices version vwait wait_on_hw_ila wait_on_hw_sio_scan wait_on_hw_sio_sweep wait_on_runs webserver webtalk_add_data webtalk_dump_data webtalk_init webtalk_register_client webtalk_terminate webtalk_transmit while write_abstract_shell write_aie_intf_constraints write_bd_layout write_bd_tcl write_bitstream write_bmm write_bsdl write_bxn write_cfgmem write_checkpoint write_chipscope_archive write_chipscope_cdc write_csv write_debug_probes write_device_image write_device_support_archive write_dsa write_edf write_edif write_fdts write_hw write_hw_core write_hw_emu_dir write_hw_ila_data write_hw_platform write_hw_platform_metadata write_hw_probes write_hw_sio_scan write_hw_sio_sweep write_hw_stapl write_hw_svf write_hwdef write_hwx write_ibis write_inferred_xdc write_ip_tcl write_iphys_opt_tcl write_mem_info write_ncd write_noc_solution write_pcf write_peripheral write_placer_checkpoint write_project_tcl write_qor_suggestions write_schematic write_sdf write_sysdef write_ucf write_verilog write_vhdl write_waivers write_xdc write_xdef write_xsim_coverage writeback_frames wvext_dump_converters wvext_log_events xsim xterm

highlight default link xdcKeyword Keyword
" ex: nowrap
