Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:07:45 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_mul/post_synth_timing_summary.rpt
| Design       : fpu_mul
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u5/prod_reg__0/P[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.924      -53.675                     36                  279        0.248        0.000                      0                  279        4.500        0.000                       0                   213  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.924      -53.675                     36                  279        0.248        0.000                      0                  279        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           36  Failing Endpoints,  Worst Slack       -2.924ns,  Total Violation      -53.675ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.924ns  (required time - arrival time)
  Source:                 u5/prod_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ine_o1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.922ns  (logic 4.319ns (33.424%)  route 8.603ns (66.576%))
  Logic Levels:           29  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=13)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=212, unset)          0.704     0.704    u5/clk
                         FDRE                                         r  u5/prod_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 f  u5/prod_reg[5]/Q
                         net (fo=14, unplaced)        0.746     1.843    u5/fract_denorm[5]
                         LUT6 (Prop_lut6_I0_O)        0.199     2.042 f  u5/shift_out_reg[47]_i_77/O
                         net (fo=1, unplaced)         0.301     2.343    u5/shift_out_reg[47]_i_77_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097     2.440 f  u5/shift_out_reg[47]_i_74/O
                         net (fo=1, unplaced)         0.301     2.741    u5/shift_out_reg[47]_i_74_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097     2.838 f  u5/shift_out_reg[47]_i_69/O
                         net (fo=1, unplaced)         0.301     3.139    u5/shift_out_reg[47]_i_69_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097     3.236 f  u5/shift_out_reg[47]_i_62/O
                         net (fo=1, unplaced)         0.301     3.537    u5/shift_out_reg[47]_i_62_n_0
                         LUT6 (Prop_lut6_I3_O)        0.097     3.634 f  u5/shift_out_reg[47]_i_57/O
                         net (fo=1, unplaced)         0.301     3.935    u5/shift_out_reg[47]_i_57_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097     4.032 f  u5/shift_out_reg[47]_i_42/O
                         net (fo=1, unplaced)         0.301     4.333    u5/shift_out_reg[47]_i_42_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097     4.430 f  u5/shift_out_reg[47]_i_29/O
                         net (fo=5, unplaced)         0.313     4.743    u5/shift_out_reg[47]_i_29_n_0
                         LUT4 (Prop_lut4_I2_O)        0.097     4.840 r  u5/out_o1[23]_i_13/O
                         net (fo=4, unplaced)         0.325     5.165    u5/out_o1[23]_i_13_n_0
                         LUT2 (Prop_lut2_I0_O)        0.097     5.262 r  u5/out_o1[29]_i_19/O
                         net (fo=5, unplaced)         0.329     5.591    u5/out_o1[29]_i_19_n_0
                         LUT3 (Prop_lut3_I1_O)        0.097     5.688 r  u5/out_o1[29]_i_14/O
                         net (fo=2, unplaced)         0.312     6.000    u5/out_o1[29]_i_14_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097     6.097 r  u5/out_o1[29]_i_18/O
                         net (fo=1, unplaced)         0.000     6.097    u5/out_o1[29]_i_18_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.476 r  u5/out_o1_reg[29]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     6.476    u5/out_o1_reg[29]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167     6.643 f  u5/out_o1_reg[29]_i_6/O[0]
                         net (fo=11, unplaced)        0.254     6.897    u5/u4/exp_next_mi[8]
                         LUT6 (Prop_lut6_I0_O)        0.209     7.106 r  u5/out_o1[30]_i_3/O
                         net (fo=3, unplaced)         0.529     7.635    u5/out_o1[30]_i_3_n_0
                         LUT4 (Prop_lut4_I1_O)        0.097     7.732 r  u5/shift_out_reg[47]_i_37/O
                         net (fo=6, unplaced)         0.333     8.065    u5/shift_out_reg[47]_i_37_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     8.162 r  u5/out_o1[22]_i_18/O
                         net (fo=25, unplaced)        0.366     8.528    u4/u7/out_o1_reg[0]
                         LUT5 (Prop_lut5_I0_O)        0.097     8.625 f  u4/u7/out_o1[0]_i_2/O
                         net (fo=4, unplaced)         0.325     8.950    u4/u7/exp_ovf_r_reg[1]_1
                         LUT1 (Prop_lut1_I0_O)        0.097     9.047 r  u4/u7/out_o1[4]_i_4/O
                         net (fo=1, unplaced)         0.222     9.269    u4/u1/out_o1_reg[4]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     9.713 r  u4/u1/out_o1_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     9.720    u4/u1/out_o1_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.812 r  u4/u1/out_o1_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.812    u4/u1/out_o1_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.904 r  u4/u1/out_o1_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.904    u4/u1/out_o1_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.996 r  u4/u1/out_o1_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.996    u4/u1/out_o1_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.088 r  u4/u1/out_o1_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.088    u4/u1/out_o1_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.279 r  u4/u1/out_o1_reg[22]_i_3/CO[2]
                         net (fo=12, unplaced)        0.350    10.629    u5/fract_out_pl1[22]
                         LUT6 (Prop_lut6_I1_O)        0.223    10.852 f  u5/out_o1[22]_i_6/O
                         net (fo=2, unplaced)         0.851    11.703    u5/out_o1[22]_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097    11.800 f  u5/out_o1[22]_i_2/O
                         net (fo=29, unplaced)        0.370    12.170    u4/u1/zero_o1_i_2_2
                         LUT5 (Prop_lut5_I2_O)        0.097    12.267 r  u4/u1/zero_o1_i_6/O
                         net (fo=1, unplaced)         0.840    13.107    u4/u1/zero_o1_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097    13.204 r  u4/u1/zero_o1_i_2/O
                         net (fo=4, unplaced)         0.325    13.529    u0/ine_o1_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.097    13.626 r  u0/ine_o1_i_1/O
                         net (fo=1, unplaced)         0.000    13.626    ine_mul
                         FDRE                                         r  ine_o1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=212, unset)          0.669    10.669    clk
                         FDRE                                         r  ine_o1_reg/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    ine_o1_reg
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 -2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 opa_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/sign_exe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.262ns (67.219%)  route 0.128ns (32.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=212, unset)          0.411     0.411    clk
                         FDRE                                         r  opa_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  opa_r_reg[31]/Q
                         net (fo=2, unplaced)         0.128     0.702    u2/Q[31]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.800 r  u2/sign_exe_i_1/O
                         net (fo=1, unplaced)         0.000     0.800    u2/sign_exe0
                         FDRE                                         r  u2/sign_exe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=212, unset)          0.432     0.432    u2/clk
                         FDRE                                         r  u2/sign_exe_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    u2/sign_exe_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.723         10.000      7.277                u5/prod1_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                exp_ovf_r_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                exp_ovf_r_reg[0]/C



