<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='204' ll='206' type='llvm::LaneBitmask llvm::TargetRegisterClass::getLaneMask() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='201'>/// Returns the combination of all lane masks of register in this class.
  /// The lane masks of the registers are the combination of all lane masks
  /// of their subregisters. Returns 1 if there are no subregisters.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='497' u='c' c='_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3472' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3490' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='378' u='c' c='_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE'/>
