Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 16:18:32 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_filter2D_hls_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_filter2D_hls_0_0 (xilinx.com:hls:filter2D_hls:1.0 (Rev. 1806251512)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 16:18:32 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_filter2D_f_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_filter2D_f_0_0 (xilinx.com:hls:filter2D_f:1.0 (Rev. 1806251837)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 16:18:32 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_erode_hls_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_erode_hls_0_0 (xilinx.com:hls:erode_hls:1.0 (Rev. 1806251502)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 16:18:32 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dilate_hls_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_dilate_hls_0_0 (xilinx.com:hls:dilate_hls:1.0 (Rev. 1806251451)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 16:18:32 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canny_edge_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_canny_edge_0_0 (xilinx.com:hls:canny_edge:1.0 (Rev. 1807261236)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jul 26 12:40:39 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_canny_edge_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_canny_edge_0_0 (xilinx.com:hls:canny_edge:1.0) from (Rev. 1806251438) to (Rev. 1807261236)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun 29 13:59:50 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_filter2D_hls_5_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_filter2D_hls_5_0_0 (xilinx.com:hls:filter2D_hls_5:1.0) from (Rev. 1806251506) to (Rev. 1806261651)

