// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_Loop_VITIS_LOOP_955_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        logn_dout,
        logn_num_data_valid,
        logn_fifo_cap,
        logn_empty_n,
        logn_read,
        f_dout,
        f_num_data_valid,
        f_fifo_cap,
        f_empty_n,
        f_read,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        p_read1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [62:0] p_read;
input  [31:0] logn_dout;
input  [1:0] logn_num_data_valid;
input  [1:0] logn_fifo_cap;
input   logn_empty_n;
output   logn_read;
input  [63:0] f_dout;
input  [2:0] f_num_data_valid;
input  [2:0] f_fifo_cap;
input   f_empty_n;
output   f_read;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [63:0] m_axi_gmem0_WDATA;
output  [7:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [63:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] p_read1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg logn_read;
reg f_read;
reg m_axi_gmem0_AWVALID;
reg m_axi_gmem0_WVALID;
reg m_axi_gmem0_ARVALID;
reg m_axi_gmem0_RREADY;
reg m_axi_gmem0_BREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [10:0] fpr_gm_tab_address0;
reg    fpr_gm_tab_ce0;
wire   [63:0] fpr_gm_tab_q0;
wire   [10:0] fpr_gm_tab_address1;
reg    fpr_gm_tab_ce1;
wire   [63:0] fpr_gm_tab_q1;
reg    logn_blk_n;
reg    f_blk_n;
reg   [31:0] logn_read_reg_384;
reg   [63:0] f_read_reg_389;
wire   [60:0] trunc_ln977_fu_208_p1;
reg   [60:0] trunc_ln977_reg_394;
wire   [63:0] zext_ln937_fu_238_p1;
reg   [63:0] zext_ln937_reg_405;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln955_fu_230_p2;
wire   [62:0] zext_ln959_fu_252_p1;
reg   [62:0] zext_ln959_reg_411;
wire   [63:0] zext_ln957_fu_256_p1;
reg   [62:0] trunc_ln1_reg_421;
wire   [9:0] trunc_ln967_fu_270_p1;
reg   [9:0] trunc_ln967_reg_426;
reg   [60:0] trunc_ln3_reg_431;
wire   [62:0] i1_1_fu_289_p2;
reg   [62:0] i1_1_reg_439;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln961_fu_284_p2;
wire   [63:0] j1_fu_328_p2;
reg   [63:0] j1_reg_454;
wire   [63:0] add_ln961_fu_333_p2;
reg   [63:0] add_ln961_reg_459;
reg   [63:0] s_re_reg_464;
wire    ap_CS_fsm_state4;
reg   [63:0] s_im_reg_469;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_idle;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_ready;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWADDR;
wire   [0:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWID;
wire   [31:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWLEN;
wire   [2:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWBURST;
wire   [1:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWPROT;
wire   [3:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWQOS;
wire   [3:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWREGION;
wire   [0:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWUSER;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WDATA;
wire   [7:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WSTRB;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WLAST;
wire   [0:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WID;
wire   [0:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WUSER;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARVALID;
wire   [63:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARADDR;
wire   [0:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARID;
wire   [31:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARLEN;
wire   [2:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARBURST;
wire   [1:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARPROT;
wire   [3:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARQOS;
wire   [3:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARREGION;
wire   [0:0] grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARUSER;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_RREADY;
wire    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_BREADY;
reg   [63:0] indvars_iv_i_reg_155;
wire    ap_CS_fsm_state5;
reg   [63:0] j1_2_reg_165;
reg   [62:0] i1_reg_177;
reg    grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start_reg;
wire   [63:0] zext_ln967_fu_312_p1;
wire   [63:0] zext_ln968_fu_323_p1;
reg   [31:0] u_fu_94;
wire   [31:0] u_3_fu_338_p2;
reg    ap_block_state1;
reg   [62:0] t_fu_98;
reg   [63:0] m_fu_102;
wire   [63:0] m_1_fu_343_p2;
wire   [61:0] t_1_fu_242_p4;
wire   [9:0] trunc_ln967_1_fu_295_p1;
wire   [9:0] add_ln967_fu_299_p2;
wire   [10:0] shl_ln_fu_304_p3;
wire   [10:0] or_ln968_fu_317_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start_reg = 1'b0;
end

FFT_Loop_VITIS_LOOP_955_1_proc_fpr_gm_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
fpr_gm_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fpr_gm_tab_address0),
    .ce0(fpr_gm_tab_ce0),
    .q0(fpr_gm_tab_q0),
    .address1(fpr_gm_tab_address1),
    .ce1(fpr_gm_tab_ce1),
    .q1(fpr_gm_tab_q1)
);

FFT_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3 grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start),
    .ap_done(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done),
    .ap_idle(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_idle),
    .ap_ready(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_ready),
    .m_axi_gmem0_AWVALID(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
    .m_axi_gmem0_BID(m_axi_gmem0_BID),
    .m_axi_gmem0_BUSER(m_axi_gmem0_BUSER),
    .j1_2(j1_2_reg_165),
    .indvars_iv_i(indvars_iv_i_reg_155),
    .f_load(f_read_reg_389),
    .trunc_ln(trunc_ln977_reg_394),
    .trunc_ln3(trunc_ln3_reg_431),
    .s_re(s_re_reg_464),
    .s_im(s_im_reg_469)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start_reg <= 1'b1;
        end else if ((grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_ready == 1'b1)) begin
            grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd1))) begin
        i1_reg_177 <= 63'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done == 1'b1))) begin
        i1_reg_177 <= i1_1_reg_439;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd1))) begin
        indvars_iv_i_reg_155 <= zext_ln957_fu_256_p1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done == 1'b1))) begin
        indvars_iv_i_reg_155 <= add_ln961_reg_459;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd1))) begin
        j1_2_reg_165 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done == 1'b1))) begin
        j1_2_reg_165 <= j1_reg_454;
    end
end

always @ (posedge ap_clk) begin
    if ((~((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                m_fu_102[1] <= 1'b1;
        m_fu_102[2] <= 1'b0;
        m_fu_102[3] <= 1'b0;
        m_fu_102[4] <= 1'b0;
        m_fu_102[5] <= 1'b0;
        m_fu_102[6] <= 1'b0;
        m_fu_102[7] <= 1'b0;
        m_fu_102[8] <= 1'b0;
        m_fu_102[9] <= 1'b0;
        m_fu_102[10] <= 1'b0;
        m_fu_102[11] <= 1'b0;
        m_fu_102[12] <= 1'b0;
        m_fu_102[13] <= 1'b0;
        m_fu_102[14] <= 1'b0;
        m_fu_102[15] <= 1'b0;
        m_fu_102[16] <= 1'b0;
        m_fu_102[17] <= 1'b0;
        m_fu_102[18] <= 1'b0;
        m_fu_102[19] <= 1'b0;
        m_fu_102[20] <= 1'b0;
        m_fu_102[21] <= 1'b0;
        m_fu_102[22] <= 1'b0;
        m_fu_102[23] <= 1'b0;
        m_fu_102[24] <= 1'b0;
        m_fu_102[25] <= 1'b0;
        m_fu_102[26] <= 1'b0;
        m_fu_102[27] <= 1'b0;
        m_fu_102[28] <= 1'b0;
        m_fu_102[29] <= 1'b0;
        m_fu_102[30] <= 1'b0;
        m_fu_102[31] <= 1'b0;
        m_fu_102[32] <= 1'b0;
        m_fu_102[33] <= 1'b0;
        m_fu_102[34] <= 1'b0;
        m_fu_102[35] <= 1'b0;
        m_fu_102[36] <= 1'b0;
        m_fu_102[37] <= 1'b0;
        m_fu_102[38] <= 1'b0;
        m_fu_102[39] <= 1'b0;
        m_fu_102[40] <= 1'b0;
        m_fu_102[41] <= 1'b0;
        m_fu_102[42] <= 1'b0;
        m_fu_102[43] <= 1'b0;
        m_fu_102[44] <= 1'b0;
        m_fu_102[45] <= 1'b0;
        m_fu_102[46] <= 1'b0;
        m_fu_102[47] <= 1'b0;
        m_fu_102[48] <= 1'b0;
        m_fu_102[49] <= 1'b0;
        m_fu_102[50] <= 1'b0;
        m_fu_102[51] <= 1'b0;
        m_fu_102[52] <= 1'b0;
        m_fu_102[53] <= 1'b0;
        m_fu_102[54] <= 1'b0;
        m_fu_102[55] <= 1'b0;
        m_fu_102[56] <= 1'b0;
        m_fu_102[57] <= 1'b0;
        m_fu_102[58] <= 1'b0;
        m_fu_102[59] <= 1'b0;
        m_fu_102[60] <= 1'b0;
        m_fu_102[61] <= 1'b0;
        m_fu_102[62] <= 1'b0;
        m_fu_102[63] <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln961_fu_284_p2 == 1'd1))) begin
                m_fu_102[63 : 1] <= m_1_fu_343_p2[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((~((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_fu_98 <= p_read;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln961_fu_284_p2 == 1'd1))) begin
        t_fu_98 <= zext_ln959_reg_411;
    end
end

always @ (posedge ap_clk) begin
    if ((~((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        u_fu_94 <= 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln961_fu_284_p2 == 1'd1))) begin
        u_fu_94 <= u_3_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln961_fu_284_p2 == 1'd0))) begin
        add_ln961_reg_459 <= add_ln961_fu_333_p2;
        j1_reg_454 <= j1_fu_328_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        f_read_reg_389 <= f_dout;
        logn_read_reg_384 <= logn_dout;
        trunc_ln977_reg_394 <= trunc_ln977_fu_208_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i1_1_reg_439 <= i1_1_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        s_im_reg_469 <= fpr_gm_tab_q0;
        s_re_reg_464 <= fpr_gm_tab_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd1))) begin
        trunc_ln1_reg_421 <= {{m_fu_102[63:1]}};
        trunc_ln3_reg_431 <= {{t_fu_98[61:1]}};
        trunc_ln967_reg_426[9 : 1] <= trunc_ln967_fu_270_p1[9 : 1];
        zext_ln937_reg_405[62 : 0] <= zext_ln937_fu_238_p1[62 : 0];
        zext_ln959_reg_411[61 : 0] <= zext_ln959_fu_252_p1[61 : 0];
    end
end

always @ (*) begin
    if (((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        f_blk_n = f_empty_n;
    end else begin
        f_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        f_read = 1'b1;
    end else begin
        f_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fpr_gm_tab_ce0 = 1'b1;
    end else begin
        fpr_gm_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fpr_gm_tab_ce1 = 1'b1;
    end else begin
        fpr_gm_tab_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        logn_blk_n = logn_empty_n;
    end else begin
        logn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        logn_read = 1'b1;
    end else begin
        logn_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem0_ARVALID = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARVALID;
    end else begin
        m_axi_gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem0_AWVALID = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWVALID;
    end else begin
        m_axi_gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem0_BREADY = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_BREADY;
    end else begin
        m_axi_gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem0_RREADY = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_RREADY;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        m_axi_gmem0_WVALID = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WVALID;
    end else begin
        m_axi_gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln955_fu_230_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln961_fu_284_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln961_fu_333_p2 = (zext_ln937_reg_405 + indvars_iv_i_reg_155);

assign add_ln967_fu_299_p2 = (trunc_ln967_1_fu_295_p1 + trunc_ln967_reg_426);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((f_empty_n == 1'b0) | (logn_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign fpr_gm_tab_address0 = zext_ln968_fu_323_p1;

assign fpr_gm_tab_address1 = zext_ln967_fu_312_p1;

assign grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_ap_start_reg;

assign i1_1_fu_289_p2 = (i1_reg_177 + 63'd1);

assign icmp_ln955_fu_230_p2 = ((u_fu_94 < logn_read_reg_384) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_284_p2 = ((i1_reg_177 == trunc_ln1_reg_421) ? 1'b1 : 1'b0);

assign j1_fu_328_p2 = (zext_ln937_reg_405 + j1_2_reg_165);

assign m_1_fu_343_p2 = m_fu_102 << 64'd1;

assign m_axi_gmem0_ARADDR = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARADDR;

assign m_axi_gmem0_ARBURST = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARBURST;

assign m_axi_gmem0_ARCACHE = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARCACHE;

assign m_axi_gmem0_ARID = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARID;

assign m_axi_gmem0_ARLEN = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARLEN;

assign m_axi_gmem0_ARLOCK = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARLOCK;

assign m_axi_gmem0_ARPROT = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARPROT;

assign m_axi_gmem0_ARQOS = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARQOS;

assign m_axi_gmem0_ARREGION = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARREGION;

assign m_axi_gmem0_ARSIZE = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARSIZE;

assign m_axi_gmem0_ARUSER = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_ARUSER;

assign m_axi_gmem0_AWADDR = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWADDR;

assign m_axi_gmem0_AWBURST = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWBURST;

assign m_axi_gmem0_AWCACHE = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWCACHE;

assign m_axi_gmem0_AWID = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWID;

assign m_axi_gmem0_AWLEN = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWLEN;

assign m_axi_gmem0_AWLOCK = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWLOCK;

assign m_axi_gmem0_AWPROT = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWPROT;

assign m_axi_gmem0_AWQOS = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWQOS;

assign m_axi_gmem0_AWREGION = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWREGION;

assign m_axi_gmem0_AWSIZE = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWSIZE;

assign m_axi_gmem0_AWUSER = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_AWUSER;

assign m_axi_gmem0_WDATA = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WDATA;

assign m_axi_gmem0_WID = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WID;

assign m_axi_gmem0_WLAST = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WLAST;

assign m_axi_gmem0_WSTRB = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WSTRB;

assign m_axi_gmem0_WUSER = grp_Loop_VITIS_LOOP_955_1_proc_Pipeline_VITIS_LOOP_970_3_fu_188_m_axi_gmem0_WUSER;

assign or_ln968_fu_317_p2 = (shl_ln_fu_304_p3 | 11'd1);

assign shl_ln_fu_304_p3 = {{add_ln967_fu_299_p2}, {1'd0}};

assign t_1_fu_242_p4 = {{t_fu_98[62:1]}};

assign trunc_ln967_1_fu_295_p1 = i1_reg_177[9:0];

assign trunc_ln967_fu_270_p1 = m_fu_102[9:0];

assign trunc_ln977_fu_208_p1 = p_read1[60:0];

assign u_3_fu_338_p2 = (u_fu_94 + 32'd1);

assign zext_ln937_fu_238_p1 = t_fu_98;

assign zext_ln957_fu_256_p1 = t_1_fu_242_p4;

assign zext_ln959_fu_252_p1 = t_1_fu_242_p4;

assign zext_ln967_fu_312_p1 = shl_ln_fu_304_p3;

assign zext_ln968_fu_323_p1 = or_ln968_fu_317_p2;

always @ (posedge ap_clk) begin
    zext_ln937_reg_405[63] <= 1'b0;
    zext_ln959_reg_411[62] <= 1'b0;
    trunc_ln967_reg_426[0] <= 1'b0;
    m_fu_102[0] <= 1'b0;
end

endmodule //FFT_Loop_VITIS_LOOP_955_1_proc
