
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>spectre_v2 module &#8212; CHIPSEC 1.5.8 documentation</title>
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="secureboot package" href="chipsec.modules.common.secureboot.html" />
    <link rel="prev" title="ia_untrusted module" href="chipsec.modules.common.cpu.ia_untrusted.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="chipsec.modules.common.secureboot.html" title="secureboot package"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="chipsec.modules.common.cpu.ia_untrusted.html" title="ia_untrusted module"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">CHIPSEC 1.5.8 documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../Home.html" >CHIPSEC</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="../Vulnerabilities-and-CHIPSEC-Modules.html" >CHIPSEC Modules</a> &#187;</li>
          <li class="nav-item nav-item-3"><a href="chipsec.modules.html" >modules package</a> &#187;</li>
          <li class="nav-item nav-item-4"><a href="chipsec.modules.common.html" >common package</a> &#187;</li>
          <li class="nav-item nav-item-5"><a href="chipsec.modules.common.cpu.html" accesskey="U">cpu package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">spectre_v2 module</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="module-chipsec.modules.common.cpu.spectre_v2">
<span id="spectre-v2-module"></span><h1>spectre_v2 module<a class="headerlink" href="#module-chipsec.modules.common.cpu.spectre_v2" title="Permalink to this headline">¶</a></h1>
<p>The module checks if system includes hardware mitigations for Speculative Execution Side Channel.
Specifically, it verifies that the system supports CPU mitigations for
Branch Target Injection vulnerability a.k.a. Spectre Variant 2 (CVE-2017-5715)</p>
<p>The module checks if the following hardware mitigations are supported by the CPU
and enabled by the OS/software:</p>
<ol class="arabic simple">
<li><p>Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Predictor Barrier (IBPB):
CPUID.(EAX=7H,ECX=0):EDX[26] == 1</p></li>
<li><p>Single Thread Indirect Branch Predictors (STIBP):
CPUID.(EAX=7H,ECX=0):EDX[27] == 1
IA32_SPEC_CTRL[STIBP] == 1</p></li>
<li><p>Enhanced IBRS:
CPUID.(EAX=7H,ECX=0):EDX[29] == 1
IA32_ARCH_CAPABILITIES[IBRS_ALL] == 1
IA32_SPEC_CTRL[IBRS] == 1</p></li>
<li><p>&#64;TODO: Mitigation for Rogue Data Cache Load (RDCL):
CPUID.(EAX=7H,ECX=0):EDX[29] == 1
IA32_ARCH_CAPABILITIES[RDCL_NO] == 1</p></li>
</ol>
<p>In addition to checking if CPU supports and OS enables all mitigations, we need to check
that relevant MSR bits are set consistently on all logical processors (CPU threads).</p>
<p>The module returns the following results:</p>
<dl>
<dt>FAILED:</dt><dd><p>IBRS/IBPB is not supported</p>
</dd>
<dt>WARNING:</dt><dd><p>IBRS/IBPB is supported</p>
<p>Enhanced IBRS is not supported</p>
</dd>
<dt>WARNING:</dt><dd><p>IBRS/IBPB is supported</p>
<p>Enhanced IBRS is supported</p>
<p>Enhanced IBRS is not enabled by the OS</p>
</dd>
<dt>WARNING:</dt><dd><p>IBRS/IBPB is supported</p>
<p>STIBP is not supported or not enabled by the OS</p>
</dd>
<dt>PASSED:</dt><dd><p>IBRS/IBPB is supported</p>
<p>Enhanced IBRS is supported</p>
<p>Enhanced IBRS is enabled by the OS</p>
<p>STIBP is supported</p>
</dd>
</dl>
<p>Notes:</p>
<ul class="simple">
<li><p>The module returns WARNING when CPU doesn’t support enhanced IBRS
Even though OS/software may use basic IBRS by setting IA32_SPEC_CTRL[IBRS] when necessary,
we have no way to verify this</p></li>
<li><p>The module returns WARNING when CPU supports enhanced IBRS but OS doesn’t set IA32_SPEC_CTRL[IBRS]
Under enhanced IBRS, OS can set IA32_SPEC_CTRL[IBRS] once to take advantage of IBRS protection</p></li>
<li><p>The module returns WARNING when CPU doesn’t support STIBP or OS doesn’t enable it
Per Speculative Execution Side Channel Mitigations:
“enabling IBRS prevents software operating on one logical processor from controlling
the predicted targets of indirect branches executed on another logical processor.
For that reason, it is not necessary to enable STIBP when IBRS is enabled”</p></li>
<li><p>OS/software may implement “retpoline” mitigation for Spectre variant 2
instead of using CPU hardware IBRS/IBPB</p></li>
</ul>
<p>&#64;TODO: we should verify CPUID.07H:EDX on all logical CPUs as well
because it may differ if ucode update wasn’t loaded on all CPU cores</p>
<p>Hardware registers used:</p>
<ul class="simple">
<li><p>CPUID.(EAX=7H,ECX=0):EDX[26]     - enumerates support for IBRS and IBPB</p></li>
<li><p>CPUID.(EAX=7H,ECX=0):EDX[27]     - enumerates support for STIBP</p></li>
<li><p>CPUID.(EAX=7H,ECX=0):EDX[29]     - enumerates support for the IA32_ARCH_CAPABILITIES MSR</p></li>
<li><p>IA32_ARCH_CAPABILITIES[IBRS_ALL] - enumerates support for enhanced IBRS</p></li>
<li><p>IA32_ARCH_CAPABILITIES[RCDL_NO]  - enumerates support RCDL mitigation</p></li>
<li><p>IA32_SPEC_CTRL[IBRS]             - enable control for enhanced IBRS by the software/OS</p></li>
<li><p>IA32_SPEC_CTRL[STIBP]            - enable control for STIBP by the software/OS</p></li>
</ul>
<p>References:</p>
<ul class="simple">
<li><p>Reading privileged memory with a side-channel by Jann Horn, Google Project Zero:
<a class="reference external" href="https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html">https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html</a></p></li>
<li><p>Spectre:
<a class="reference external" href="https://spectreattack.com/spectre.pdf">https://spectreattack.com/spectre.pdf</a></p></li>
<li><p>Meltdown:
<a class="reference external" href="https://meltdownattack.com/meltdown.pdf">https://meltdownattack.com/meltdown.pdf</a></p></li>
<li><p>Speculative Execution Side Channel Mitigations:
<a class="reference external" href="https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf">https://software.intel.com/sites/default/files/managed/c5/63/336996-Speculative-Execution-Side-Channel-Mitigations.pdf</a></p></li>
<li><p>Retpoline: a software construct for preventing branch-target-injection:
<a class="reference external" href="https://support.google.com/faqs/answer/7625886">https://support.google.com/faqs/answer/7625886</a></p></li>
</ul>
<dl class="py class">
<dt id="chipsec.modules.common.cpu.spectre_v2.spectre_v2">
<em class="property">class </em><code class="sig-name descname">spectre_v2</code><a class="reference internal" href="../_modules/chipsec/modules/common/cpu/spectre_v2.html#spectre_v2"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.modules.common.cpu.spectre_v2.spectre_v2" title="Permalink to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">chipsec.module_common.BaseModule</span></code></p>
<dl class="py method">
<dt id="chipsec.modules.common.cpu.spectre_v2.spectre_v2.check_spectre_mitigations">
<code class="sig-name descname">check_spectre_mitigations</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/modules/common/cpu/spectre_v2.html#spectre_v2.check_spectre_mitigations"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.modules.common.cpu.spectre_v2.spectre_v2.check_spectre_mitigations" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt id="chipsec.modules.common.cpu.spectre_v2.spectre_v2.is_supported">
<code class="sig-name descname">is_supported</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/modules/common/cpu/spectre_v2.html#spectre_v2.is_supported"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.modules.common.cpu.spectre_v2.spectre_v2.is_supported" title="Permalink to this definition">¶</a></dt>
<dd><p>This method should be overwritten by the module returning True or False
depending whether or not this module is supported in the currently running
platform.
To access the currently running platform use</p>
</dd></dl>

<dl class="py method">
<dt id="chipsec.modules.common.cpu.spectre_v2.spectre_v2.run">
<code class="sig-name descname">run</code><span class="sig-paren">(</span><em class="sig-param"><span class="n">module_argv</span></em><span class="sig-paren">)</span><a class="reference internal" href="../_modules/chipsec/modules/common/cpu/spectre_v2.html#spectre_v2.run"><span class="viewcode-link">[source]</span></a><a class="headerlink" href="#chipsec.modules.common.cpu.spectre_v2.spectre_v2.run" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</div>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../index.html">
              <img class="logo" src="../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
  <h4>Previous topic</h4>
  <p class="topless"><a href="chipsec.modules.common.cpu.ia_untrusted.html"
                        title="previous chapter">ia_untrusted module</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="chipsec.modules.common.secureboot.html"
                        title="next chapter">secureboot package</a></p>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="chipsec.modules.common.secureboot.html" title="secureboot package"
             >next</a> |</li>
        <li class="right" >
          <a href="chipsec.modules.common.cpu.ia_untrusted.html" title="ia_untrusted module"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">CHIPSEC 1.5.8 documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../Home.html" >CHIPSEC</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="../Vulnerabilities-and-CHIPSEC-Modules.html" >CHIPSEC Modules</a> &#187;</li>
          <li class="nav-item nav-item-3"><a href="chipsec.modules.html" >modules package</a> &#187;</li>
          <li class="nav-item nav-item-4"><a href="chipsec.modules.common.html" >common package</a> &#187;</li>
          <li class="nav-item nav-item-5"><a href="chipsec.modules.common.cpu.html" >cpu package</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">spectre_v2 module</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Jan 27, 2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>