git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/UART.git f:/verilog_sva_gh_scraper/data/full_repos/639120663
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Dual_Address_ROM-Day-026-.git f:/verilog_sva_gh_scraper/data/full_repos/636734586
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/MOD-N-Counter-Day-022-.git f:/verilog_sva_gh_scraper/data/full_repos/634814189
git clone --depth 1 --no-tags https://github.com/ysba/verilog-loba.git f:/verilog_sva_gh_scraper/data/full_repos/636018939
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-asimkhan8107.git f:/verilog_sva_gh_scraper/data/full_repos/641780819
git clone --depth 1 --no-tags https://github.com/wonderfulnx/Leggiero.git f:/verilog_sva_gh_scraper/data/full_repos/637644150
git clone --depth 1 --no-tags https://github.com/leviathanch/KnightMCU.git f:/verilog_sva_gh_scraper/data/full_repos/641474375
git clone --depth 1 --no-tags https://github.com/wxjHits/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/640720672
git clone --depth 1 --no-tags https://github.com/ushasrialla/Pipelined-Processor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/636878699
git clone --depth 1 --no-tags https://github.com/indu-77/dual_port_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/639556447
git clone --depth 1 --no-tags https://github.com/Dbyisshit/IIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/638748255
git clone --depth 1 --no-tags https://github.com/Arkaeriit/reflet-GPU.git f:/verilog_sva_gh_scraper/data/full_repos/635345074
git clone --depth 1 --no-tags https://github.com/aidn628/FPGA-Robot-Arm.git f:/verilog_sva_gh_scraper/data/full_repos/635475075
git clone --depth 1 --no-tags https://github.com/Aman-Lachhiramka/32-bit-ALU-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/636714844
git clone --depth 1 --no-tags https://github.com/cwang360/vortex-gpushield.git f:/verilog_sva_gh_scraper/data/full_repos/640128590
git clone --depth 1 --no-tags https://github.com/calint/zen-x.git f:/verilog_sva_gh_scraper/data/full_repos/637556284
git clone --depth 1 --no-tags https://github.com/GVTK7/Systolic_Matrix_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/641282026
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2023_Laser-Treatment.git f:/verilog_sva_gh_scraper/data/full_repos/641949749
git clone --depth 1 --no-tags https://github.com/highgroundmaster/ASCON.git f:/verilog_sva_gh_scraper/data/full_repos/635149560
git clone --depth 1 --no-tags https://github.com/bjonnh/carl-blinky.git f:/verilog_sva_gh_scraper/data/full_repos/636842675
git clone --depth 1 --no-tags https://github.com/WickedStereo/SRAM-BIST.git f:/verilog_sva_gh_scraper/data/full_repos/640744883
git clone --depth 1 --no-tags https://github.com/Sweeneyliu114514/Simple-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/641657161
git clone --depth 1 --no-tags https://github.com/KennethAlvarez27/ASIC-Implementation-UART.git f:/verilog_sva_gh_scraper/data/full_repos/639282848
git clone --depth 1 --no-tags https://github.com/aryangupta0405/morsecode.git f:/verilog_sva_gh_scraper/data/full_repos/638714014
git clone --depth 1 --no-tags https://github.com/Dhruv146/Risc-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/637781441
git clone --depth 1 --no-tags https://github.com/ayandeephazra/CISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/640063337
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Single_Port_RAM-Day-023-.git f:/verilog_sva_gh_scraper/data/full_repos/635408337
git clone --depth 1 --no-tags https://github.com/biswa2025/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/639752848
git clone --depth 1 --no-tags https://github.com/eymay/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/636709061
git clone --depth 1 --no-tags https://github.com/minsheng0503/ICDC2023_grad.git f:/verilog_sva_gh_scraper/data/full_repos/639434189
git clone --depth 1 --no-tags https://github.com/Dbyisshit/BPSK_Gold.git f:/verilog_sva_gh_scraper/data/full_repos/638756068
git clone --depth 1 --no-tags https://github.com/bushbecky/FPGA-stereo-Camera-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/637986801
git clone --depth 1 --no-tags https://github.com/w1kd1n/AI5073.git f:/verilog_sva_gh_scraper/data/full_repos/635458177
git clone --depth 1 --no-tags https://github.com/GitHubPlanB/HDLGen.git f:/verilog_sva_gh_scraper/data/full_repos/639296425
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Signed_Serial_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/639268549
git clone --depth 1 --no-tags https://github.com/gejingquan/PumpChannel.git f:/verilog_sva_gh_scraper/data/full_repos/639859271
git clone --depth 1 --no-tags https://github.com/guruprasadhpv/test.git f:/verilog_sva_gh_scraper/data/full_repos/638191114
git clone --depth 1 --no-tags https://github.com/Marcox385/practica_3_pre.git f:/verilog_sva_gh_scraper/data/full_repos/640792709
git clone --depth 1 --no-tags https://github.com/01fe21bec087/Digital-System-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/637417573
git clone --depth 1 --no-tags https://github.com/MayurKandalkar/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/637698835
git clone --depth 1 --no-tags https://github.com/GarikGhazaryan/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/639044778
git clone --depth 1 --no-tags https://github.com/tebina/Chipwhisperer-AES128-CW308-S6LX9-target.git f:/verilog_sva_gh_scraper/data/full_repos/638940376
git clone --depth 1 --no-tags https://github.com/ncicek/FT601-FPGA-interface-board.git f:/verilog_sva_gh_scraper/data/full_repos/639664702
git clone --depth 1 --no-tags https://github.com/zeeshan0772/MIPS-Pipeline-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/638762265
git clone --depth 1 --no-tags https://github.com/suleymankoramaz/331-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/638485927
git clone --depth 1 --no-tags https://github.com/TarunkumarKondala/single-port-ram.git f:/verilog_sva_gh_scraper/data/full_repos/636568342
git clone --depth 1 --no-tags https://github.com/bear917/my_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/636130345
git clone --depth 1 --no-tags https://github.com/nadinehisham/Bank-Management-System-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635982330
git clone --depth 1 --no-tags https://github.com/Benisonpin/Open-Source-Xilink.git f:/verilog_sva_gh_scraper/data/full_repos/636055436
git clone --depth 1 --no-tags https://github.com/azure-123/Electronic-clock-with-VGA-and-bluetooth.git f:/verilog_sva_gh_scraper/data/full_repos/634879091
git clone --depth 1 --no-tags https://github.com/Junqing54/SRAM_BIST.git f:/verilog_sva_gh_scraper/data/full_repos/636928505
git clone --depth 1 --no-tags https://github.com/Lucas-Pasin/MIPS-Multiciclo.git f:/verilog_sva_gh_scraper/data/full_repos/636858366
git clone --depth 1 --no-tags https://github.com/Adsol24/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635043927
git clone --depth 1 --no-tags https://github.com/adel6-ahmed/rum.git f:/verilog_sva_gh_scraper/data/full_repos/634946832
git clone --depth 1 --no-tags https://github.com/RISCO-5bola/datapath-temporario-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/637812835
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/635634149
git clone --depth 1 --no-tags https://github.com/arshahtsham/vsdflow.git f:/verilog_sva_gh_scraper/data/full_repos/641545051
git clone --depth 1 --no-tags https://github.com/meison-lee/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/641769701
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Carry-Select-Adder-Day-036-.git f:/verilog_sva_gh_scraper/data/full_repos/641041648
git clone --depth 1 --no-tags https://github.com/jchin2/caravel_user_project_analog.git f:/verilog_sva_gh_scraper/data/full_repos/635897249
git clone --depth 1 --no-tags https://github.com/jhlee25/EE-371.git f:/verilog_sva_gh_scraper/data/full_repos/637252567
git clone --depth 1 --no-tags https://github.com/o0w0v/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/641729027
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/System-project.git f:/verilog_sva_gh_scraper/data/full_repos/641841696
git clone --depth 1 --no-tags https://github.com/ushikawa93/lockin_coherent_average.git f:/verilog_sva_gh_scraper/data/full_repos/639143993
git clone --depth 1 --no-tags https://github.com/a2ke5e1/COA-labs.git f:/verilog_sva_gh_scraper/data/full_repos/641061419
git clone --depth 1 --no-tags https://github.com/22aronl/PipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/635063398
git clone --depth 1 --no-tags https://github.com/chaithanya739/Vesprisc.git f:/verilog_sva_gh_scraper/data/full_repos/640048539
git clone --depth 1 --no-tags https://github.com/FelixTsubame/DigitalCircuitDesign.git f:/verilog_sva_gh_scraper/data/full_repos/641814062
git clone --depth 1 --no-tags https://github.com/nouranh02/MIPS_processor.git f:/verilog_sva_gh_scraper/data/full_repos/640671857
git clone --depth 1 --no-tags https://github.com/parmissud/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/640894727
git clone --depth 1 --no-tags https://github.com/abdallahabdelaziz1/user_proj_mul32.git f:/verilog_sva_gh_scraper/data/full_repos/641465566
git clone --depth 1 --no-tags https://github.com/hienthunguyen/donghotk.git f:/verilog_sva_gh_scraper/data/full_repos/640098803
git clone --depth 1 --no-tags https://github.com/emirhantopcu/bbm233.git f:/verilog_sva_gh_scraper/data/full_repos/639009796
git clone --depth 1 --no-tags https://github.com/ranawai/cmpe630_project_tb.git f:/verilog_sva_gh_scraper/data/full_repos/638566447
git clone --depth 1 --no-tags https://github.com/HPS-1/RISC-VProcessorProject-ECE320.git f:/verilog_sva_gh_scraper/data/full_repos/638002366
git clone --depth 1 --no-tags https://github.com/baddogxx/HDMI-Colorbar.git f:/verilog_sva_gh_scraper/data/full_repos/637888664
git clone --depth 1 --no-tags https://github.com/Adil-j/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/641858873
git clone --depth 1 --no-tags https://github.com/afan2023/vcpu1.git f:/verilog_sva_gh_scraper/data/full_repos/636742620
git clone --depth 1 --no-tags https://github.com/mireavmis/UART.git f:/verilog_sva_gh_scraper/data/full_repos/636867097
git clone --depth 1 --no-tags https://github.com/JBedichek/CNN-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635128287
git clone --depth 1 --no-tags https://github.com/owtlaw6/LD-Xilinx-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/634909448
git clone --depth 1 --no-tags https://github.com/gentlefr0g/LearnVerilogfromZero.git f:/verilog_sva_gh_scraper/data/full_repos/636490971
git clone --depth 1 --no-tags https://github.com/mehrzadian/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/634866029
git clone --depth 1 --no-tags https://github.com/jtsuchiyama/COEN-122.git f:/verilog_sva_gh_scraper/data/full_repos/634698886
git clone --depth 1 --no-tags https://github.com/Khubaib2002/Computer_Architecture_project.git f:/verilog_sva_gh_scraper/data/full_repos/637669156
git clone --depth 1 --no-tags https://github.com/du6293/IDEC.git f:/verilog_sva_gh_scraper/data/full_repos/637501248
git clone --depth 1 --no-tags https://github.com/vasyavasilevs/6sem_fpga_lab.git f:/verilog_sva_gh_scraper/data/full_repos/637868143
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Ram_Design.git f:/verilog_sva_gh_scraper/data/full_repos/639259230
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/bidir_io_example.git f:/verilog_sva_gh_scraper/data/full_repos/640513044
git clone --depth 1 --no-tags https://github.com/MysticaLee/SoundDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/637930944
git clone --depth 1 --no-tags https://github.com/aa08453/FPGA-Space_Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/639723320
git clone --depth 1 --no-tags https://github.com/tkulhane/Digitizer_vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/638672286
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/get_boolean_from_netlist.git f:/verilog_sva_gh_scraper/data/full_repos/636203949
git clone --depth 1 --no-tags https://github.com/luizeduardoreis/FPGACalculator.git f:/verilog_sva_gh_scraper/data/full_repos/636732834
git clone --depth 1 --no-tags https://github.com/Nekkit6/7lab.git f:/verilog_sva_gh_scraper/data/full_repos/637838902
git clone --depth 1 --no-tags https://github.com/LaibaZehra/Computer_Architecture_RISC_V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/634897984
git clone --depth 1 --no-tags https://github.com/azure-123/CPU-31-instructions.git f:/verilog_sva_gh_scraper/data/full_repos/634893074
git clone --depth 1 --no-tags https://github.com/Kaisadale/FPGA-common-module-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/635432621
git clone --depth 1 --no-tags https://github.com/howru0321/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/635664996
git clone --depth 1 --no-tags https://github.com/SeunOjuoko/AdvancedDigitalElectronics.git f:/verilog_sva_gh_scraper/data/full_repos/636242879
