
*** Running ngdbuild
    with args -intstyle ise -p xc6vlx240tff1156-1 -dd _ngo -uc "config_1.ucf" "config_1.edf"


Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -p xc6vlx240tff1156-1 -dd _ngo -uc config_1.ucf config_1.edf

Executing edif2ngd -quiet "config_1.edf" "_ngo\config_1.ngo"
Release 14.7 - edif2ngd P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/Users/meise/ise_projects/styx_new/styx_new.runs/config_1/_ngo/config_1.ngo"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "config_1.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...
Checking Partitions ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[24].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[29].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[25].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[30].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[26].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[31].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[27].PLBv46_rdBus_FDRE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'dut_monitor_ins/U0/Debug.mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DF
   F[28].PLBv46_rdBus_FDRE' has unconnected output pin

Partition Implementation Status
-------------------------------

  Preserved Partitions:


  Implemented Partitions:

    Partition "/main":
Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_0_ins" (Reconfigurable Module "heater_0_on"):
Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_1_ins" (Reconfigurable Module "heater_1_on"):
Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_2_ins" (Reconfigurable Module "heater_2_on"):
Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_3_ins" (Reconfigurable Module "heater_3_on"):
Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_4_ins" (Reconfigurable Module "heater_4_on"):
Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_5_ins" (Reconfigurable Module "heater_5_on"):
Attribute STATE set to IMPLEMENT.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Writing NGD file "config_1.ngd" ...
Total REAL time to NGDBUILD completion:  52 sec
Total CPU time to NGDBUILD completion:   29 sec

Writing NGDBUILD log file "config_1.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w "config_1.ngd"

Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
WARNING:MapLib:933 - Input port "enable" on Partition "/main/heater_3_ins" is
   driven by constant signal "counter_ins/Mcompar_n0001_lut[4]".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition "/main/heater_3_ins" is removed.
WARNING:MapLib:933 - Input port "enable" on Partition "/main/heater_4_ins" is
   driven by constant signal "counter_ins/Mcompar_n0001_lut[4]".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition "/main/heater_4_ins" is removed.
WARNING:MapLib:933 - Input port "enable" on Partition "/main/heater_0_ins" is
   driven by constant signal "counter_ins/Mcompar_n0001_lut[4]".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition "/main/heater_0_ins" is removed.
WARNING:MapLib:933 - Input port "enable" on Partition "/main/heater_5_ins" is
   driven by constant signal "counter_ins/Mcompar_n0001_lut[4]".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition "/main/heater_5_ins" is removed.
WARNING:MapLib:933 - Input port "enable" on Partition "/main/heater_1_ins" is
   driven by constant signal "counter_ins/Mcompar_n0001_lut[4]".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition "/main/heater_1_ins" is removed.
WARNING:MapLib:933 - Input port "enable" on Partition "/main/heater_2_ins" is
   driven by constant signal "counter_ins/Mcompar_n0001_lut[4]".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition "/main/heater_2_ins" is removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 2 secs 
Total CPU  time at the beginning of Placer: 1 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:38dd7feb) REAL time: 2 mins 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:38dd7feb) REAL time: 2 mins 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7cef3155) REAL time: 2 mins 22 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7cef3155) REAL time: 2 mins 22 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

Phase 5.2  Initial Placement for Architecture Specific Features
(Checksum:5fb54923) REAL time: 2 mins 29 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:5fb54923) REAL time: 2 mins 29 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:5fb54923) REAL time: 2 mins 29 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:5fb54923) REAL time: 2 mins 30 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:5fb54923) REAL time: 2 mins 30 secs 

Phase 10.8  Global Placement
.......................................................................................................................................................................
.............................................................................................................................................
...................................................................................................................................................
........................................................................................................................................................
Phase 10.8  Global Placement (Checksum:bf8c5a7) REAL time: 3 mins 10 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:bf8c5a7) REAL time: 3 mins 10 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:30309e2f) REAL time: 3 mins 56 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:30309e2f) REAL time: 3 mins 56 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:7f07a394) REAL time: 3 mins 57 secs 

Total REAL time to Placer completion: 4 mins 2 secs 
Total CPU  time to Placer completion: 4 mins 2 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   12
Slice Logic Utilization:
  Number of Slice Registers:                 2,394 out of 301,440    1%
    Number used as Flip Flops:               2,390
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     11,980 out of 150,720    7%
    Number used as logic:                   11,718 out of 150,720    7%
      Number using O6 output only:          11,438
      Number using O5 output only:              48
      Number using O5 and O6:                  232
      Number used as ROM:                        0
    Number used as Memory:                     230 out of  58,400    1%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:           101
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     32
      Number with same-slice register load:     29
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,889 out of  37,680   10%
  Number of LUT Flip Flop pairs used:       13,049
    Number with an unused Flip Flop:        10,725 out of  13,049   82%
    Number with an unused LUT:               1,069 out of  13,049    8%
    Number of fully used LUT-FF pairs:       1,255 out of  13,049    9%
    Number of unique control sets:             131
    Number of slice register sites lost
      to control set restrictions:             530 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        11 out of     600    1%
    Number of LOCed IOBs:                       11 out of      11  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     416    3%
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                2.12

Peak Memory Usage:  976 MB
Total REAL time to MAP completion:  4 mins 13 secs 
Total CPU time to MAP completion:   4 mins 12 secs 

Mapping completed.
See MAP report file "config_1.mrp" for details.

*** Running par
    with args -intstyle pa "config_1.ncd" -w "config_1_routed.ncd"




Constraints file: config_1.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "main" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:ConstraintSystem:64 - Constraint <COMP "test_circuit_ins/reg[513].reg_middle_p.InverterElem_middle_p/q_temp"    
       LOCATE = SITE "SLICE_X53Y159" LEVEL 1;> [config_1.pcf(22)] overrides constraint <COMPGRP "test_circuit.SLICE"
   LOCATE = SITE "SLICE_X30Y81:SLICE_X53Y159" LEVEL         4;> [config_1.pcf(847)] on the design object
   'test_circuit_ins/reg[513].reg_middle_p.InverterElem_middle_p/q_temp'.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,394 out of 301,440    1%
    Number used as Flip Flops:               2,390
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     11,980 out of 150,720    7%
    Number used as logic:                   11,718 out of 150,720    7%
      Number using O6 output only:          11,438
      Number using O5 output only:              48
      Number using O5 and O6:                  232
      Number used as ROM:                        0
    Number used as Memory:                     230 out of  58,400    1%
      Number used as Dual Port RAM:            128
        Number using O6 output only:           128
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           102
        Number using O6 output only:           101
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     32
      Number with same-slice register load:     29
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,889 out of  37,680   10%
  Number of LUT Flip Flop pairs used:       13,049
    Number with an unused Flip Flop:        10,725 out of  13,049   82%
    Number with an unused LUT:               1,069 out of  13,049    8%
    Number of fully used LUT-FF pairs:       1,255 out of  13,049    9%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        11 out of     600    1%
    Number of LOCed IOBs:                       11 out of      11  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     416    3%
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 0 out of     720    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               0 out of      36    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of     768    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      18    0%
  Number of IODELAYE1s:                          0 out of     720    0%
  Number of MMCM_ADVs:                           2 out of      12   16%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

Starting Router


Phase  1  : 45727 unrouted;      REAL time: 1 mins 44 secs 

Phase  2  : 33797 unrouted;      REAL time: 1 mins 47 secs 

Phase  3  : 9552 unrouted;      REAL time: 2 mins 17 secs 

Phase  4  : 9599 unrouted; (Par is working to improve performance)     REAL time: 2 mins 26 secs 

Updating file: config_1_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 40 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 42 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 42 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 42 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 43 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 2 mins 44 secs 
Total REAL time to Router completion: 2 mins 44 secs 
Total CPU time to Router completion: 2 mins 44 secs 

Partition Implementation Status
-------------------------------

  Preserved Partitions:


  Implemented Partitions:

    Partition "/main"

Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_0_ins" (Reconfigurable Module "heater_0_on")

Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_1_ins" (Reconfigurable Module "heater_1_on")

Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_2_ins" (Reconfigurable Module "heater_2_on")

Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_3_ins" (Reconfigurable Module "heater_3_on")

Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_4_ins" (Reconfigurable Module "heater_4_on")

Attribute STATE set to IMPLEMENT.

    Partition "/main/heater_5_ins" (Reconfigurable Module "heater_5_on")

Attribute STATE set to IMPLEMENT.

-------------------------------

Generating "PAR" statistics.
INFO:Par:459 - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 52894 (Setup: 52894, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|     8.411ns|     N/A|         649
  _out_mcs                                  | HOLD        |     0.059ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net dut | SETUP       |         N/A|     9.652ns|     N/A|       18499
  _monitor_ins/U0/Debug.mdm_0/drck          | HOLD        |     0.120ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net dut | SETUP       |         N/A|    18.822ns|     N/A|       33746
  _monitor_ins/U0/Debug.mdm_0/update        | HOLD        |     0.125ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|     5.451ns|     N/A|           0
  _out_tc                                   | HOLD        |     0.108ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 mins 52 secs 
Total CPU time to PAR completion: 2 mins 52 secs 

Peak Memory Usage:  1004 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 2

Writing design to file config_1_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "config_1.twr" -v 30 -l 30 "config_1_routed.ncd" "config_1.pcf"

Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "main" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:ConstraintSystem:64 - Constraint <COMP
   "test_circuit_ins/reg[513].reg_middle_p.InverterElem_middle_p/q_temp"        
   LOCATE = SITE "SLICE_X53Y159" LEVEL 1;> [config_1.pcf(22)] overrides
   constraint <COMPGRP "test_circuit.SLICE" LOCATE = SITE
   "SLICE_X30Y81:SLICE_X53Y159" LEVEL         4;> [config_1.pcf(847)] on the
   design object
   'test_circuit_ins/reg[513].reg_middle_p.InverterElem_middle_p/q_temp'.


Analysis completed Thu May 15 13:34:44 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Total time: 16 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "config_1_routed.ncd" "config_1_routed.xdl"

Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "main" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Successfully converted design 'config_1_routed.ncd' to 'config_1_routed.xdl'.

*** Running bitgen
    with args "config_1_routed.ncd" "config_1.bit" "config_1.pcf" -w -intstyle pa

