{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509957423489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509957423489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 06 00:36:48 2017 " "Processing started: Mon Nov 06 00:36:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509957423489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1509957423489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1509957423489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1509957423940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1509957423940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclecpu_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclecpu_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleCPU_testbench " "Found entity 1: SingleCycleCPU_testbench" {  } { { "SingleCycleCPU_testbench.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU_testbench.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434353 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434356 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434358 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitALU " "Found entity 2: bitALU" {  } { { "alu.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434358 ""} { "Info" "ISGN_ENTITY_NAME" "3 Addr_64bit " "Found entity 3: Addr_64bit" {  } { { "alu.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434358 ""} { "Info" "ISGN_ENTITY_NAME" "4 FullAdder " "Found entity 4: FullAdder" {  } { { "alu.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 3 3 " "Found 3 design units, including 3 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434360 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64 " "Found entity 2: register64" {  } { { "regfile.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/regfile.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434360 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF " "Found entity 3: D_FF" {  } { { "regfile.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/regfile.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1_32.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1_32 " "Found entity 1: decoder1_32" {  } { { "decoder1_32.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434362 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder1_16 " "Found entity 2: decoder1_16" {  } { { "decoder1_32.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434362 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder1_4 " "Found entity 3: decoder1_4" {  } { { "decoder1_32.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434362 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder1_2 " "Found entity 4: decoder1_2" {  } { { "decoder1_32.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/decoder1_32.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 9 9 " "Found 9 design units, including 9 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexor " "Found entity 1: Multiplexor" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1 " "Found entity 2: mux32_1" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16_1 " "Found entity 3: mux16_1" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8_1 " "Found entity 4: mux8_1" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux4_1 " "Found entity 5: mux4_1" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2_1 " "Found entity 6: mux2_1" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2_1_5bit " "Found entity 7: mux2_1_5bit" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux2_1_64bit " "Found entity 8: mux2_1_64bit" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux4_1_64bit " "Found entity 9: mux4_1_64bit" {  } { { "Multiplexor.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/Multiplexor.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SingleCycleCPU.sv(188) " "Verilog HDL warning at SingleCycleCPU.sv(188): extended using \"x\" or \"z\"" {  } { { "SingleCycleCPU.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1509957434368 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SingleCycleCPU.sv(202) " "Verilog HDL warning at SingleCycleCPU.sv(202): extended using \"x\" or \"z\"" {  } { { "SingleCycleCPU.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 202 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1509957434368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclecpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclecpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleCPU " "Found entity 1: SingleCycleCPU" {  } { { "SingleCycleCPU.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 4 4 " "Found 4 design units, including 4 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE26 " "Found entity 1: SE26" {  } { { "SE.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434370 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE19 " "Found entity 2: SE19" {  } { { "SE.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434370 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE9 " "Found entity 3: SE9" {  } { { "SE.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434370 ""} { "Info" "ISGN_ENTITY_NAME" "4 SE12 " "Found entity 4: SE12" {  } { { "SE.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SE.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434372 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434372 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434372 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509957434372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1509957434372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleCPU " "Elaborating entity \"SingleCycleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1509957434407 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SingleCycleCPU.sv(101) " "Verilog HDL Case Statement warning at SingleCycleCPU.sv(101): case item expression covers a value already covered by a previous case item" {  } { { "SingleCycleCPU.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 101 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1509957434413 "|SingleCycleCPU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SingleCycleCPU.sv(123) " "Verilog HDL Case Statement warning at SingleCycleCPU.sv(123): case item expression covers a value already covered by a previous case item" {  } { { "SingleCycleCPU.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 123 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1509957434413 "|SingleCycleCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:zeromux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:zeromux\"" {  } { { "SingleCycleCPU.sv" "zeromux" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:zeroDff " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:zeroDff\"" {  } { { "SingleCycleCPU.sv" "zeroDff" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "SingleCycleCPU.sv" "PC" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE26 ProgramCounter:PC\|SE26:se26 " "Elaborating entity \"SE26\" for hierarchy \"ProgramCounter:PC\|SE26:se26\"" {  } { { "ProgramCounter.sv" "se26" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE19 ProgramCounter:PC\|SE19:se19 " "Elaborating entity \"SE19\" for hierarchy \"ProgramCounter:PC\|SE19:se19\"" {  } { { "ProgramCounter.sv" "se19" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_64bit ProgramCounter:PC\|mux2_1_64bit:x64 " "Elaborating entity \"mux2_1_64bit\" for hierarchy \"ProgramCounter:PC\|mux2_1_64bit:x64\"" {  } { { "ProgramCounter.sv" "x64" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_64bit ProgramCounter:PC\|Addr_64bit:Brad64 " "Elaborating entity \"Addr_64bit\" for hierarchy \"ProgramCounter:PC\|Addr_64bit:Brad64\"" {  } { { "ProgramCounter.sv" "Brad64" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/ProgramCounter.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ProgramCounter:PC\|Addr_64bit:Brad64\|FullAdder:eachFA\[1\].fas " "Elaborating entity \"FullAdder\" for hierarchy \"ProgramCounter:PC\|Addr_64bit:Brad64\|FullAdder:eachFA\[1\].fas\"" {  } { { "alu.sv" "eachFA\[1\].fas" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/alu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:im " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:im\"" {  } { { "SingleCycleCPU.sv" "im" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1509957434524 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1509957434527 "|SingleCycleCPU|instructmem:im"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../benchmarks/test02_AddsSubs.arm instructmem.sv(42) " "Verilog HDL File I/O error at instructmem.sv(42): can't open Verilog Design File \"../benchmarks/test02_AddsSubs.arm\"" {  } { { "instructmem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1509957434528 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1509957434528 "|SingleCycleCPU|instructmem:im"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:im " "Can't elaborate user hierarchy \"instructmem:im\"" {  } { { "SingleCycleCPU.sv" "im" { Text "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/SingleCycleCPU.sv" 57 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1509957434529 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/wssrcok/Desktop/Lab3_Sam_1671836/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1509957434563 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509957434593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 06 00:37:14 2017 " "Processing ended: Mon Nov 06 00:37:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509957434593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509957434593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509957434593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1509957434593 ""}
