// Seed: 2532175571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  assign module_1.id_8 = 0;
  inout tri1 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1 ? id_5 | 1 - id_5 : -1 ? -1 : -1 == -1 ? id_5 : id_6;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    output wire id_5,
    input supply0 id_6
);
  bit id_8;
  always id_8 <= #id_8 -1'b0;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
