{
   "version": "0.1",
    "iter": "1",
    "plusargs": {
	"+UVM_MAX_QUIT_COUNT": "1",
	"+UVM_VERBOSITY": "UVM_NONE",
    "+RDY_NOT_ASSERTED_TIMEOUT": "5000000",
	"+UVM_TIMEOUT": "200000000000",
     "+axi_sys_enable_domain_based_addr_gen" : "1",
     "+enable_populate_addrq" : "1",
	"+k_targ_src_id_chk_en": "1",
	"+chiaiu_scb_en": "1",
	"+ioaiu_scb_en": "1",
	"+dce_scb_en": "1",
	"+dmi_scb_en": "1",
	"+dii_scb_en": "1",
	"+dve_scb_en": "1",
	"+legato_scb_dis": "1",
    "+EN_FSYS_SCB": "1",
	"+is_dve_dtwdbg_reader": "0",
	"+k_ace_slave_read_data_interleave_dis": "1",
	"+k_timeout": "1500000",
	"+wt_expected_end_state": "70",
	"+wt_legal_end_state_with_sf": "30",
	"+wt_legal_end_state_without_sf": "0",
	"+k_enable_domain_based_addr_gen":"1",
    "+FSYS_TIME_DECAY": "2000000000",
        "+svt_chi_delay_en":"0",
	"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"
    },
    "defines": "ASSERT_ON,INHOUSE_APB_VIP,DATA_ADEPT,FSYS_COVER_ON,FSYS_SCB_COVER_ON,RESILIENCY_TESTING",
    "tbTopTachl": "$WORK_TOP/../hw-lib/rtl/lib/src/gen_wrapper.tachl",
    "pkgPath" : "full_sys/tb/dvPkg.json",
    "configlist": {
		"hw_cfg_perf_snps": {
			"purpose": " 2 CHI-B, ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
			"tcl_lib": "hw_config_perf",
			"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_perf",
			"defines": "USE_VIP_SNPS_CHI,CHI_B2B_INTF",
			"compile_args": ""
		},
		"hw_cfg_ultrarisc_mpf": {
			"purpose": "nightly regression: Ultrarisc mpf config",
			"tcl_lib": "hw_config_ultrarisc_mpf",
			"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ultrarisc_mpf",
			"label"  : [ "fregr_inhousevip" ],
			"compile_args": ""
		},
		"hw_cfg_DVMv8": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_DVMv8",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv8",
	        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,,USE_VIP_SNPS_AXI_MASTERS",
			"label"  : [ "fregr", "fmonthly" ],
            "compile_args": ""
        },
        "hw_cfg_DVMv81": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_DVMv81",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv81",
	        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,,USE_VIP_SNPS_AXI_MASTERS",
			"label"  : [ "fregr", "fmonthly" ],
            "compile_args": ""
        },
        "hw_cfg_DVMv84": {
            "purpose": "bringup",
            "tcl_lib": "hw_config_DVMv84",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv84",
	        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,,USE_VIP_SNPS_AXI_MASTERS",
			"label"  : [ "fregr", "fmonthly" ],
            "compile_args": ""
        }, 
	"hw_cfg_DVMv8_x": {
            "purpose": "bringup. Copy of hw_cfg_DVMv8 except it has ACELITE with DVM disabled",
            "tcl_lib": "hw_config_DVMv8_x",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv8_x",
	        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,FSYS_COV_INCL_DVM_BINS",
			"label"  : [ "fregr", "fmonthly" ],
            "compile_args": ""
        },
        "hw_cfg_DVMv81_x": {
            "purpose": "bringup.  Copy of hw_cfg_DVMv81 except it has ACELITE with DVM disabled",
            "tcl_lib": "hw_config_DVMv81_x",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv81_x",
	        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,FSYS_COV_INCL_DVM_BINS",
			"label"  : [ "fregr", "fmonthly" ],
            "compile_args": ""
        },
        "hw_cfg_DVMv84_x": {
            "purpose": "bringup.  Copy of hw_cfg_DVMv84 except it has ACELITE with DVM disabled",
            "tcl_lib": "hw_config_DVMv84_x",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_DVMv84_x",
	        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,FSYS_COV_INCL_DVM_BINS",
			"label"  : [ "fregr", "fmonthly" ],
            "compile_args": ""
        }, 
	"hw_cfg_2": {
	    "purpose": "nightly regression: 2 CHIB, ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2",
	    "label"  : [ "fregr", "fmonthly" ],
	    "compile_args": ""
	},
	"hw_cfg_2_slow_sram": {
	    "purpose": "nightly regression: 2 CHIB, ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_02_slow_sram",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2",
	    "defines": "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr", "fmonthly" ],
	    "compile_args": "-deraceclockdata"
	},
	"hw_cfg_2_e": {
	    "purpose": "nightly regression: 2 CHIE, ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_02_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
		"defines": "USE_VIP_SNPS_CHI,FSYS_COV_INCL_FSC_BINS",
	    "compile_args": "-deraceclockdata"
	},
	"hw_cfg_2_e_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression: 2 CHIE, ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_02_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2",
	    "label"  : [ "fregr", "fmonthly"],
            "defines" : "USE_VIP_SNPS_CHI,FSYS_COV_INCL_FSC_BINS,USE_VIP_SNPS_AXI_MASTERS",
	    "compile_args": ""
	},
	"hw_cfg_2_xb": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_xb",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_2_rng": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rng",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_3": {
	    "purpose": "nightly regression: 1 CHI-B, 1 ACE, 1 ACE-Lite-E w/ DVM, 2 AXI4 w/ PC",
	    "tcl_lib": "hw_config_03",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_3",
        "defines": "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr", "comp" ],
	    "compile_args": ""
	},
        "hw_cfg_04_grouping": {
    	    "purpose": "Config with resiliency enabled and grouping",
    	    "tcl_lib": "hw_config_04_grouping",
    	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_04_grouping_mpf",
            "defines": "USE_VIP_SNPS_CHI",
    	    "compile_args": ""
    	},
	"hw_cfg_6": {
	    "purpose": "nightly regression: 8 ACE, 8 ACE-Lite-E; 5 w/ DVM, 1 AXI4",
	    "tcl_lib": "hw_config_06",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_6",
	    "label"  : [ "weekly" ],
	    "compile_args": ""
	},
	"hw_cfg_7_e": {
	    "purpose": "nightly regression: 8 CHI-E, 8 ACE-Lit w 1 DVM, 1 AXI4",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "enCover": "0",
	    "defines" : "USE_VIP_SNPS_CHI",
	    "compile_args": ""
	},
	"hw_cfg_7_xb": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_xb",
	    "label"  : [ "cfg_test" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rng": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rng",
	    "label"  : [ "cfg_test" ],
	    "compile_args": ""
	},
	"hw_cfg_7_ecc": {
	    "purpose": "nightly regression: adding: SRAM with SECDEC, Resilience: SECDEC",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_ecc",
	    "label"  : [ "fregr", "fmonthly","weekly" ],
	    "compile_args": "",
	    "defines" : "USE_VIP_SNPS_CHI,ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_ecc": {
	    "purpose": "nightly regression: adding: SRAM with SECDEC, Resilience: UnitDuplication, PlaceHolder",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "compile_args": "-deraceclockdata",
	    "defines" : "USE_VIP_SNPS_CHI,ASSERT_OFF,OVL_ASSERT_OFF,FSYS_COV_INCL_FSC_BINS"
	},
	"hw_cfg_7_all_ecc_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression: adding: SRAM with SECDEC, Resilience: UnitDuplication, PlaceHolder",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "fregr", "fmonthly"],
	    "compile_args": "",
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,ASSERT_OFF,OVL_ASSERT_OFF,USE_VIP_SNPS_AXI_MASTERS,FSYS_COV_INCL_FSC_BINS"
	},
	"hw_cfg_7_parity": {
	    "purpose": "parity test adding: SRAM with SECDEC, Resilience: Placeholder, Parity",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_parity",
	    "label"  : [ "fregr", "fmonthly","weekly" ],
	    "compile_args": "",
	    "defines" : "USE_VIP_SNPS_CHI,ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_parity": {
	    "purpose": "nightly regression: Memory SRAM parity. Resilience: PARITY, UnitDuplication no PlaceHolder",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_parity",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "compile_args": "",
	    "defines" : "USE_VIP_SNPS_CHI,ASSERT_OFF,OVL_ASSERT_OFF,FSYS_COV_INCL_FSC_BINS"
	},
	"hw_cfg_7_all_parity_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression: Memory SRAM parity. Resilience: PARITY, UnitDuplication no PlaceHolder",
	    "tcl_lib": "hw_config_07_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_parity",
	    "label"  : [ "fregr", "fmonthly"],
	    "compile_args": "",
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,ASSERT_OFF,OVL_ASSERT_OFF,USE_VIP_SNPS_AXI_MASTERS,FSYS_COV_INCL_FSC_BINS"
	},
	"hw_cfg_8": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_08",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_8",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_10": {
	    "purpose": "CHI-B 9 DMI",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_10_e": {
	    "purpose": "CHI-E 8 DMI",
	    "tcl_lib": "hw_config_10_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10_e",
	    "label"  : [ "fregr","fregr_inhousevip"],
		"defines" : "USE_VIP_SNPS_CHI",
	    "compile_args": ""
	},
	"hw_cfg_11": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_11",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_11",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_14": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_14",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_14",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
        "hw_cfg_17_mesh_mpf": {
            "purpose": "nightly regression: hw_config_17 mesh config",
            "tcl_lib": "hw_config_17_mesh",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_17_mesh",
            "label"  : [ "fregr" ],
            "defines": "USE_VIP_SNPS_CHI",
            "compile_args": ""
        },
        "hw_cfg_42_mix": {
            "purpose": "nightly regression",
            "tcl_lib": "hw_config_42_mix",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_mix",
            "label": [
                "regr", "weekly", "regr_cov"
            ],
            "defines": "USE_VIP_SNPS_CHI",
            "compile_args": ""
        },
	"hw_cfg_async_int": {
            "purpose": "regression: Config from product team with async adaptor enabled on all the interfaces",
            "tcl_lib": "hw_config_async_interface",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_config_async_interface",
            "label"  : ["bringup","hw_cfg_async_int","lregr"],
            "defines": "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": "-deraceclockdata"
        },
	"hw_cfg_async_int_snps": {
            "purpose": "regression: Config from product team with async adaptor enabled on all the interfaces",
            "tcl_lib": "hw_config_async_interface",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_config_async_interface",
            "label"  : ["bringup","hw_cfg_async_int","lregr"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR,FSYS_COV_INCL_DVM_BINS",
            "compile_args": "-deraceclockdata"
        },
        "hw_cfg_ncore37": {
            "purpose": "regression: Config from product team with all Ncore37 features enabled (except intf parity check enabled on IOAIU i/f)",
            "tcl_lib": "hw_config_ncore37allfeature",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature",
            "label"  : [ "fregr_error","fregr_random","fregr", "fregr_cov","fregr_ioaiup"],
            "defines": "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR,FSYS_COV_INCL_FSC_BINS",
            "compile_args": "-deraceclockdata"
        },
        "hw_cfg_ncore37_IO_DisableRdInterleave": {
            "purpose": "regression: Config from product team with all Ncore37 features enabled (except intf parity check enabled on IOAIU i/f) with FnDisableRdInterleave==true on IOAIU on ACELITE-E : ncaiu2, ncaiu3; ACE-LITE with OWO 256b : PCIe_socket; ACE-LITE with OWO 512b : PCIe_socket_0; AXI5 with OWO 256b : PCIe_socket_1; AXI5 with OWO 512b : PCIe_socket_2; Normal ACE-LITE : ACE_lite_default; Multiport axi4 without proxy cache: ncaiu4",
            "tcl_lib": "hw_config_ncore37allfeature_IO_DisableRdInterleave",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature",
            "label"  : [ "fregr","fregr_IO_DisableRdInterleave"],
            "defines": "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": "-deraceclockdata"
        },
        "hw_cfg_ncore37_IO_DisableRdInterleave_snps": {
            "purpose": "Synopsys vip stimulus on all native i/f types. Config from product team with all Ncore37 features enabled (except intf parity check enabled on IOAIU i/f) with FnDisableRdInterleave==true on IOAIU on ACELITE-E : ncaiu2, ncaiu3; ACE-LITE with OWO 256b : PCIe_socket; ACE-LITE with OWO 512b : PCIe_socket_0; AXI5 with OWO 256b : PCIe_socket_1; AXI5 with OWO 512b : PCIe_socket_2; Normal ACE-LITE : ACE_lite_default; Multiport axi4 without proxy cache: ncaiu4",
            "tcl_lib": "hw_config_ncore37allfeature_IO_DisableRdInterleave",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature",
            "label"  : [ "fregr","fregr_IO_DisableRdInterleave"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": "-deraceclockdata"
        },

	"hw_cfg_ncore37_no_owo": {
            "purpose": "nightly regression: Config from product team with all Ncore37 features enabled (no OWO)",
            "tcl_lib": "hw_config_ncore37allfeature_no_owo",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature_no_owo",
            "label"  : [ "fregr", "fregr_cov"],
            "defines": "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": ""
        },
        "hw_cfg_ncore37_snps": {
            "purpose": "Synopsys vip stimulus on all native i/f types. Config from product team with all Ncore37 features enabled (except intf parity check enabled on IOAIU i/f)",
            "tcl_lib": "hw_config_ncore37allfeature",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature",
            "label"  : [  "fregr_directed","fregr_error","fregr_random","fregr", "fregr_cov","fregr_snps","fregr_ioaiup" ],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR,FSYS_COV_INCL_DVM_BINS",
            "compile_args": "-deraceclockdata"
        },
	"hw_cfg_ncore37_no_owo_snps": {
            "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression: Config from product team with all Ncore37 features enabled (no OWO)",
            "tcl_lib": "hw_config_ncore37allfeature_no_owo",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature_no_owo",
            "label"  : [ "fregr", "fregr_cov","fregr_snps" ],
            "defines": "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": ""
        },
        "hw_cfg_ncore37_with_if_parity_chk": {
            "purpose": "Synopsys vip stimulus on all native i/f types. Config from product team with all Ncore37 features enabled with intf parity check enabled on IOAIU i/f.",
            "tcl_lib": "hw_config_ncore37allfeature_with_if_parity_chk",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37allfeature",
            "label"  : ["fregr"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR,FSYS_COV_INCL_FSC_BINS,SVT_AXI_DISABLE_BEAT_LEVEL_PARITY",
            "compile_args": "-deraceclockdata"
        },
	"hw_cfg_ncore37_with_tile": {
            "purpose": "nightly regression: Config from product team with tiling",
            "tcl_lib": "hw_config_ncore37_with_tile",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37_with_tile",
            "label"  : [ "fregr_bringup" ],
            "defines": "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": ""
        },
        "hw_cfg_ncore37_no_tile": {
            "purpose": "nightly regression: Config from product team with no tile",
            "tcl_lib": "hw_config_ncore37_no_tile",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ncore37_no_tile",
            "label"  : [ "fregr_bringup" ],
            "defines": "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
            "compile_args": ""
        },
        "hw_cfg_ventana_mesh5x5_mpf": {
            "purpose": "nightly regression: Ventana 5x5 mesh config",
            "tcl_lib": "hw_config_ventana_mesh5x5",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ventana_mesh5x5",
            "label"  : [ "fregr" ],
            "defines": "USE_VIP_SNPS_CHI",
            "compile_args": ""
        },
        "hw_cfg_ventana_mesh6x4_mpf": {
            "purpose": "nightly regression: Ventana 6x4 mesh config",
            "tcl_lib": "hw_config_ventana_mesh6x4",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ventana_mesh6x4",
            "label"  : [ "fregr" ],
            "defines": "USE_VIP_SNPS_CHI",
            "compile_args": ""
        },
        "hw_cfg_ventana_mesh8x3_mpf": {
            "purpose": "nightly regression: Ventana 8x3 mesh config",
            "tcl_lib": "hw_config_ventana_mesh8x3",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ventana_mesh8x3",
            "label"  : [ "fregr" ],
            "defines": "USE_VIP_SNPS_CHI",
            "compile_args": ""
        },
        "hw_cfg_rvsilicon_mpf": { 
            "purpose": "nightly regression: rvsilicon config",
            "tcl_lib": "hw_config_rvsilicon",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rvsilicon",
            "label" : [ "fregr" ],
            "defines": "",
            "compile_args": ""
        },
	"hw_cfg_20": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20",
	    "label"  : [ "weekly" ],
	    "compile_args": ""
	},
	"hw_cfg_20_dii_boot": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_dii_boot",
	    "label"  : [ "fregr_inhousevip" ],
	    "enCover": "0",
	    "compile_args": ""
	},
	"hw_cfg_20_xb": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_xb",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_20_rng": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_20",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_rng",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_22": {
	    "purpose": "Samsung AP",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_22",
	    "label"  : [ "weekly" ],
	    "compile_args": ""
	},
	"hw_cfg_23": {
	    "purpose": "Samsung AP",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_23_topo_0": {
	    "purpose": "Samsung AP random routing topology",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_23_topo_1": {
	    "purpose": "Samsung AP aandom routing topology",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_24": {
	    "purpose": "Emulation Samsung AP",
	    "tcl_lib": "hw_config_24",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_24",
	    "label"  : [ "weekly" ],
	    "compile_args": ""
	},
	"hw_cfg_30": {
	    "purpose": "Samsung Network",
	    "tcl_lib": "hw_config_30",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_30_topo_0": {
	    "purpose": "Samsung Network",
	    "tcl_lib": "hw_config_30",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_31": {
	    "purpose": "Samsung Network AXI4",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_32": {
	    "purpose": "Samsung Network with AceLite",
	    "tcl_lib": "hw_config_32",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32",
	    "label"  : [ "fregr","fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_32_topo_0": {
	    "purpose": "Samsung Network with AceLite and random topology",
	    "tcl_lib": "hw_config_32",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_bitmain_3x3": {
	    "purpose": "Bitmain small network for experimenting",
	    "tcl_lib": "hw_config_bitmain_3x3",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_bitmain_3x3",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_38": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_03",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_38",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_40": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_40_mdii_skid": {
           "purpose": "nightly regression",
           "tcl_lib": "hw_config_40",
           "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_mdii_skid",
           "label"  : [ "fregr_inhousevip" ],
           "compile_args": ""
       },
	"hw_cfg_40_topo_0": {
	    "purpose": "nightly regression random routing topology",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_41": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_41",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41",
	    "label"  : [ "weekly" ],
	    "compile_args": ""
	},
	"hw_cfg_41_topo_0": {
	    "purpose": "nightly regression random routing topology",
	    "tcl_lib": "hw_config_41",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_42": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_42",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_42_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_42_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
		"defines" : "USE_VIP_SNPS_CHI"
	},
	"hw_cfg_42_e_snps": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_42_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
		"defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES"
	},
	"hw_cfg_42_topo_0": {
	    "purpose": "nightly regression random routing topology",
	    "tcl_lib": "hw_config_42",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_topology",
	    "label"  : [ "cfg_test",
                         "weekly"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_43": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_43",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_43",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "defines" : "USE_VIP_SNPS_AXI_MASTERS",
	    "compile_args": ""
	},
	"hw_cfg_54": {
		"purpose": "bringup regression with CMC+Atomic Resilency+Place+TI+unit with 64RTT",
		"tcl_lib": "hw_config_54b",
		"tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_54b/hw_config_54b.tcl",
	    "label"  : [ "", "fmonthly","fregr_inhousevip" ],
		"compile_args": ""
	},
	"hw_cfg_55": {
		"purpose": "bringup regression with CMC+ScratchPad Resilency+Native+TI",
		"tcl_lib": "hw_config_55",
		"tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_55/hw_config_55.tcl",
	    "label"  : [ "", "fmonthly","fregr_inhousevip" ],
		"compile_args": ""
	},
	"hw_cfg_56": {
		"purpose": "bringup regression with CMC+wayParti+AddrTrans",
		"tcl_lib": "hw_config_56",
		"tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_56/hw_config_56.tcl",
	    "label"  : [ "", "fmonthly","fregr_inhousevip" ],
		"compile_args": ""
	},
	"hw_cfg_57": {
		"purpose": "bringup regression with CMC+Scractch+atomic+wayPartition",
		"tcl_lib": "hw_config_57",
		"tcl_dir": "$MAESTRO_EXAMPLES/../base_configs/hw_config_57/hw_config_57.tcl ",
	    "label"  : [ "", "fmonthly","fregr_inhousevip" ],
		"compile_args": "-deraceclockdata"
	},
	"hw_cfg_meye_emu_lite": {
	    "purpose": " Basic Config for Single ARM DSU Bringup.",
	    "tcl_lib": "hw_config_meye_emu_lite",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_emu_lite",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpdsu_gic": {
	    "purpose": " Basic Config for Single ARM DSU Bringup.",
	    "tcl_lib": "hw_cfg_nxpdsu_gic",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpdsu_gic",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu_mmu": {
	    "purpose": "4Hayes DSU, A65AE+SMMU700 on Ace-Lite-E AIU",
	    "tcl_lib": "hw_cfg_4dsu_mmu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu_mmu",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu_ace": {
	    "purpose": "4 A65AE DSUs on ACE AIU",
	    "tcl_lib": "hw_cfg_4dsu_ace",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu_ace",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu": {
	    "purpose": "4Hayes CHI DSU",
	    "tcl_lib": "hw_cfg_4dsu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu_axi": {
	    "purpose": "4Hayes CHI DSU + 1A65AE AXI DSU",
	    "tcl_lib": "hw_cfg_4dsu_axi",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu_axi",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_ace_dsu": {
	    "purpose": "6 DSU config with 4 CHI and 2 ACE.",
	    "tcl_lib": "hw_cfg_ace_dsu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace_dsu",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu_gic": {
	    "purpose": " Basic Config for 4 DSU Bringup.",
	    "tcl_lib": "hw_cfg_4dsu_gic",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu_gic",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4dsu_gic_mmu": {
	    "purpose": " 4DSU config with ncaiu ports for MMU integration.",
	    "tcl_lib": "hw_cfg_4dsu_gic_mmu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4dsu_gic_mmu",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_44": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_44",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_44",
	    "defines": "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_45": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_45",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr", "fmonthly" ],
	    "compile_args": ""
	},
	"hw_cfg_45_slow_sram": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_45_slow_sram",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "defines": "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr", "fmonthly" ],
	    "compile_args": "-deraceclockdata"
	},
	"hw_cfg_45_e": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_45_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr","fregr_inhousevip","fregr_cov" ],
		"defines" : "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
        "hw_cfg_45_e_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types.nightly regression",
	    "tcl_lib": "hw_config_45_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr","fregr_snps"],
		"defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
        "hw_cfg_45_e_IOAIUp": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_45_e_IOAIUp",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "ace5lite_owo_fregr"],
	    "defines" : "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
        "hw_cfg_45_e_snps_IOAIUp": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression. Created for IOAIUp bringup with cfg based on hw_cfg_45",
	    "tcl_lib": "hw_config_45_e_IOAIUp",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "ace5lite_owo_fregr"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_snps_if_parity_chk": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression.",
	    "tcl_lib": "hw_config_45_e_if_parity_chk",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_axi5_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. nightly regression. ncaiu0 & ncaiu3 axi5 with proxy cache enabled, ncaiu4 & ncaiu5 axi5 with atomic disabled. Created for axi5 bringup with cfg based on hw_cfg_45",
	    "tcl_lib": "hw_config_45_e_axi5",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_e_axi5_snps",
	    "label"  : [ "fregr","fregr_snps"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_axi5": {
	    "purpose": "regression. ncaiu0 & ncaiu3 axi5 with proxy cache enabled, ncaiu4 & ncaiu5 axi5 with atomic disabled",
	    "tcl_lib": "hw_config_45_e_axi5",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_e_axi5",
	    "label"  : [ "fregr","fregr_inhousevip"],
	    "defines" : "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_axi5_and_Acelite_owo": {
	    "purpose": "regression. ncaiu0 & ncaiu3 axi5 with proxy cache enabled, ncaiu1 is ACELite- OWO(256b), ncaiu4 is axi5 OWO(256b) with atomic enabled, ncaiu5 is axi5 with atomic eanbled. FnDisableRdInterleave==true on AXI4 with proxy cache : ncaiu3 ; AXI5 without proxy cache : ncaiu5",
	    "tcl_lib": "hw_config_45_e_axi5_owo",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_e_axi5_owo",
	    "label"  : [ "fregr_error","fregr_random","fregr_cov","fregr","fregr_IO_DisableRdInterleave"],
	    "defines" : "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_axi5_and_Acelite_owo_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. Using this cfg for ncore37 features verification (no if parity check) with cfg based on hw_cfg_45. ncaiu0 & ncaiu3 axi5 with proxy cache enabled, ncaiu1 is ACELite- OWO(256b), ncaiu4 is axi5 OWO(256b) with atomic enabled, ncaiu5 is axi5 with atomic eanbled",
	    "tcl_lib": "hw_config_45_e_axi5_owo",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_e_axi5_owo_snps",
	    "label"  : [ "fregr_directed","fregr_error","fregr_random","fregr_cov","fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_axi5_and_Acelite_owo_if_parity_chk": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. Using this cfg for ncore37 features verification (with if parity check) with cfg based on hw_cfg_45. ncaiu0 & ncaiu3 axi5 with proxy cache enabled(owo), ncaiu1 is ACELite- OWO(256b), ncaiu4 is axi5 OWO(256b) with atomic enabled, ncaiu5 is axi5 with atomic eanbled. Having if parity check enabled on IOAIU",
	    "tcl_lib": "hw_config_45_e_axi5_owo_if_parity_chk",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_e_axi5_owo",
	    "label"  : [ "fregr"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
        "hw_cfg_45_e_ace5": {
	    "purpose": "caiu2 & caiu3 : ACE5. Created cfg for ace5 bringup with cfg based on hw_cfg_45",
	    "tcl_lib": "hw_config_45_e_ace5",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr","fregr_inhousevip"],
	    "defines" : "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_e_ace5_snps": {
	    "purpose": "Synopsys vip stimulus on all native i/f types. caiu2 & caiu3 : ACE5. Created cfg for ace5 bringup with cfg based on hw_cfg_45",
	    "tcl_lib": "hw_config_45_e_ace5",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45",
	    "label"  : [ "fregr","fregr_snps"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps": {
	    "purpose": "regression with snps. Synopsys vip stimulus on all native i/f types. caiu2/3 of ace5 type, ncaiu0 & ncaiu3 axi5 with proxy cache enabled, ncaiu4 & ncaiu5 axi5 with atomic enabled, caiu0 & caiu1 chib with interface parity check. Used this cfg for ncore37 new interface verification with cfg based on hw_cfg_45",
	    "tcl_lib": "hw_config_45_axi5_ace5_chib_w_if_parity_chk",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps",
	    "label"  : [ "fregr","fregr_snps"],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk": {
	    "purpose": "regression with inhouse vip. caiu2/3 of ace5 type, ncaiu0 & ncaiu3 axi5 with proxy cache enabled, ncaiu4 & ncaiu5 axi5 with atomic enabled, caiu0 & caiu1 chib with interface parity check.  Used this cfg for ncore37 new interface verification with cfg based on hw_cfg_45",
	    "tcl_lib": "hw_config_45_axi5_ace5_chib_w_if_parity_chk",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_45_axi5_ace5_chib_w_if_parity_chk",
	    "label"  : [ "fregr","fregr_inhousevip"],
	    "defines" : "USE_VIP_SNPS_CHI,EN_DMI_MEM_ACCESS_TO_INJECT_ERR,EN_IOAIU_MEM_ACCESS_TO_INJECT_ERR,EN_DCE_MEM_ACCESS_TO_INJECT_ERR",
	    "compile_args": ""
	},
	"hw_cfg_46": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_46",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_46",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_47": {
	    "purpose": "nightly regression: 2 CHI-B, 2 ACE",
	    "tcl_lib": "hw_config_47",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_47",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_49": {
	    "purpose": "nightly regression: 32 CHI-B, 32 ACE. 16 DMI, 16 DII, 16 DCE",
	    "tcl_lib": "hw_config_49",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_49",
	    "label"  : [ "weekly" ],
	    "compile_args": ""
	},
	"hw_cfg_60_2": {
	    "purpose": "nightly regression: a small configuration with 2 cluster and 2NCAIUs in each cluster",
	    "tcl_lib": "hw_config_60",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_2",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_60_4": {
	    "purpose": "nightly regression: a small configuration with 2 cluster and 4NCAIUs in each cluster",
	    "tcl_lib": "hw_config_60",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_4",
	    "label"  : [ "fregr","fregr_inhousevip","fregr_cov" ],
	    "defines" : "USE_VIP_SNPS_CHI,FSYS_COV_INCL_FSC_BINS",
	    "compile_args": "-deraceclockdata"
	},
	"hw_cfg_60_4_snps": {
	    "purpose": "nightly regression: a small configuration with 2 cluster and 4NCAIUs in each cluster",
	    "tcl_lib": "hw_config_60",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_4",
	    "label"  : [ "fregr","fregr_inhousevip","fregr_cov" ],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,FSYS_COV_INCL_FSC_BINS",
	    "compile_args": "-deraceclockdata"
	},
        "hw_cfg_60_4_IO_DisableRdInterleave": {
	    "purpose": "nightly regression: a small configuration with 2 cluster and 4NCAIUs in each cluster. FnDisableRdInterleave==true on Multiport axi4 with proxy cache:acc00, acc10",
	    "tcl_lib": "hw_config_60_IO_DisableRdInterleave",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_60_4",
	    "label"  : [ "fregr","fregr_IO_DisableRdInterleave" ],
	    "defines" : "USE_VIP_SNPS_CHI,FSYS_COV_INCL_FSC_BINS",
	    "compile_args": "-deraceclockdata"
	},

	"hw_config_qos": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_9",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_config_atomic": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_atomic",
		"defines" : "USE_VIP_SNPS_CHI,FSYS_COVER_ONLY_ATOMIC",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_config_e_atomic": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_02_e",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_atomic",
	    "label"  : [ "fregr","fregr_inhousevip","fregr_cov" ],
		"defines" : "USE_VIP_SNPS_CHI",
	    "compile_args": ""
	},
	"hw_config_atomic_1": {
	    "purpose": "Created for directed test in CONC-11504. Other jira CONC-11624",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_config_atomic_1",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
		"defines" : "USE_VIP_SNPS_CHI,FSYS_COVER_ONLY_ATOMIC",
	    "compile_args": ""
	},
	"hw_cfg_12": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_12",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_12",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_ace32": {
	    "purpose": "nightly regression: configuration with 32 ACE cluster",
	    "tcl_lib": "hw_config_ace32",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace32",
	    "label"  : [ "fregr_inhousevip" ],
	    "enCover": "0",
	    "compile_args": ""
	},
	"hw_cfg_oppo": {
	    "purpose": "nightly regression: configuration with 32 ACE cluster",
	    "tcl_lib": "hw_config_oppo",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_oppo",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_ipsg": {
	    "purpose": "nightly regression: Intel config",
	    "tcl_lib": "hw_config_ipsg",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ipsg",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_ipsg_mpf": {
	    "purpose": "nightly regression: Intel config",
	    "tcl_lib": "hw_config_ipsg_mpf",
		"defines" : "USE_VIP_SNPS_CHI",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ipsg_mpf",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4ndn_mpf": {
	    "purpose": "nightly regression: generic 4NDN config",
	    "tcl_lib": "hw_config_4ndn_mpf",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4ndn_mpf",
	    "label"  : [ "perf_test_reg"],
	    "compile_args": ""
	},
	"hw_cfg_ipsg_1ca": {
	    "purpose": "nightly regression: Intel config with 1 caching agent",
	    "tcl_lib": "hw_config_ipsg_1caiu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ipsg",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_codasip": {
	    "purpose": "nightly regression: Codasip config",
	    "tcl_lib": "hw_config_codasip",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_codasip",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_rydx": {
	    "purpose": "nightly regression: RYDX config",
	    "tcl_lib": "hw_config_rydx",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rydx",
		 "defines" : "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr", "fmonthly"],
	    "compile_args": ""
	},
        "hw_config_semidynamics": {
    	    "purpose": "semidynamics config",
    	    "tcl_lib": "hw_config_semidynamics",
    	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_semidynamics",
	    "defines" : "USE_VIP_SNPS_CHI",
    	    "compile_args": ""
    	},
	"hw_cfg_tenstorrent_4cn": {
	    "purpose": "nightly regression: Tenstorrent config",
	    "tcl_lib": "hw_config_tenstorrent",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_tenstorrent",
            "defines" : "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr","fregr_inhousevip","fregr_cov","tachl_cover" ],
	    "compile_args": ""
	},
	"hw_cfg_tenstorrent_4cn_perf": {
	    "purpose": "nightly regression: Tenstorrent config",
	    "tcl_lib": "hw_config_tenstorrent",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_tenstorrent",
	    "label"  : [ "fregr","fregr_inhousevip","fregr_cov" ],
	    "compile_args": ""
	},
	"hw_cfg_tenstorrent_3cn": {
	    "purpose": "nightly regression: Tenstorrent config",
	    "tcl_lib": "hw_config_tenstorrent_3cn",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_tenstorrent",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_wave": {
	    "purpose": "nightly regression: Wave config",
	    "tcl_lib": "hw_config_wave",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_wave",
	    "label"  : [ "fregr" ],
	    "compile_args": ""
	},
	"hw_cfg_wave_snps": {
	    "purpose": "nightly regression: Wave config",
	    "tcl_lib": "hw_config_wave",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_wave",
	    "label"  : [ "fregr" ],
	    "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,FSYS_COV_INCL_FSC_BINS",
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_legacy":{
		"purpose": "Nxp test case:1CHI (96 OTT) datawidth 256 & 4 IO(32OTT) + 1 IO(16 OTT) Freq1.3Ghz datawidth 128 // all IOs ACE-LITE-E(with stash), 2 DCE 10 way 2K sets for snoopfilter ,1 DMI SMC size 1MB: 1K sets of 16 ways, 4 data banks & 2 tag banks, 64 RTT & 32 WTT DMI datawidth 256 // 2DII  1.3Ghz",
		"tcl_lib": "hw_config_nxpauto_legacy",
		"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto_legacy",
		"compile_args": "",
		"_comment": "legacy means simulate with same credit as Ncore3.2"
	},
	"hw_cfg_nxpauto": {
	    "purpose": "nightly regression: NXP auto config",
	    "tcl_lib": "hw_config_nxpauto_mpf",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
		"defines" : "USE_VIP_SNPS_CHI",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip",
                         "lregr"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_snps": {
	    "purpose": "nightly regression: NXP auto config",
	    "tcl_lib": "hw_config_nxpauto_mpf",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
		"defines" : "USE_VIP_SNPS_CHI",
		"defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI,USE_VIP_SNPS_AXI_MASTERS,USE_VIP_SNPS_AXI_SLAVES,FSYS_COV_INCL_DVM_BINS",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip",
                         "lregr"
                       ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_v11": {
	    "purpose": "nightly regression: NXP auto config version",
	    "tcl_lib": "hw_config_nxpauto_v11",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_p1": {
	    "purpose": "nightly regression: NXP auto performance config 1",
	    "tcl_lib": "hw_config_nxpauto_perf_cfg1",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_p2": {
	    "purpose": "nightly regression: NXP auto performance config 2",
	    "tcl_lib": "hw_config_nxpauto_perf_cfg2",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpauto_p3": {
	    "purpose": "nightly regression: NXP auto performance config 3",
	    "tcl_lib": "hw_config_nxpauto_perf_cfg3",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpauto",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_flc": {
	    "purpose": "nightly regression: configuration for FLC configuration",
	    "tcl_lib": "hw_config_flc",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_flc",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_nxpemu": {
	    "purpose": "nightly regression: NXP auto config",
	    "tcl_lib": "hw_config_nxpemu",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_nxpemu",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
	},
	"hw_cfg_4ace_sifive_mpf": {
	    "purpose": "SiFive 4ACE config",
	    "tcl_lib": "hw_config_4ace_sifive_mpf",
		"defines" : "USE_VIP_SNPS_CHI",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_4ace_sifive_mpf",
	    "label"  : [ "emu" ],
	    "compile_args": ""
	},
	"hw_cfg_1_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_01_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_1_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_1_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_01_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_1_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_2": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_2_rand_3": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_02_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_2_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_3_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_03_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_3_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_randomizer_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters from randomizer (no tcl control)",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_randomizer",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_2": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_3": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_4": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_rand_5": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_07_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_10_e_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_10_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10_e_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_11_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_11_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_11_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_12_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_12_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_12_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_14_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_14_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_14_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_20_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_20_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_20_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_22_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_22_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_22_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_22_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_22_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_22_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_30_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_30_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_30_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_30_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_30_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_32_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_32_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_32_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_ace32_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_ace32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace32_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_ace32_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_ace32_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_ace32_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_40_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_40_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_40_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_40_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_41_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_41_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_42_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_42_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_41_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_42_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_43_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_43_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_43_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_43_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_44_rand_0": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_44_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_44_rand_1": {
	    "purpose": "with randomly generated pre-map and post-map parameters",
	    "tcl_lib": "hw_config_44_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_41_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_0": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_1": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_2": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_3": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_rand_4": {
	    "purpose": "with randomly generated AIUs, pre-map and post-map parameters",
	    "tcl_lib": "hw_config_rand",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_rand",
	    "label"  : [ "rand", "lregr" ],
	    "compile_args": ""
	},
	"hw_cfg_7_all_ecc_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_ecc_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_7_all_ecc_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_07",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_7_all_ecc",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_10_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_10_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_10_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_10",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_10",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_23_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_23_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_23_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_22",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_23",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_31_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_31_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_31_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_31",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_31",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_40_xprop_xtrap": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "xtrap",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_40_xprop_resolve": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "resolve",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
	"hw_cfg_40_xprop_pass": {
	    "purpose": "nightly regression",
	    "tcl_lib": "hw_config_40",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_40",
	    "label"  : [ "weekly" ],
	    "compile_args": "",
	    "xprop_mode": "pass",
	    "defines" : "ASSERT_OFF,OVL_ASSERT_OFF"
	},
        "hw_cfg_meye_q7": {
            "purpose": "no mulitheaded IOAIU. For trials with ME",
            "tcl_lib": "hw_config_meye_q7",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_randomizer_config": {
            "purpose": "Random config",
            "tcl_lib": "hw_randomizer_config",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_randomizer_config",
	    "label"  : [ "randomizer" ],
        "defines" : "USE_VIP_SNPS,USE_VIP_SNPS_CHI",
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_dii": {
            "purpose": "no mulitheaded IOAIU. For trials with ME",
            "tcl_lib": "hw_config_meye_q7_dii",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave": {
            "purpose": "no mulitheaded IOAIU. For trials with ME",
            "tcl_lib": "hw_config_meye_q7_interleave",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_beta715": {
            "purpose": "ME Beta7.15 V3 release",
            "tcl_lib": "hw_config_meye_q7_interleave_beta715",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_beta3": {
            "purpose": "ME Beta9.1 V4 release",
            "tcl_lib": "hw_config_meye_q7_interleave_beta3",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_latest": {
            "purpose": "ME latest release",
            "tcl_lib": "hw_config_meye_q7_latest",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_rc": {
            "purpose": "ME Beta9.29 V2 release",
            "tcl_lib": "hw_config_meye_q7_interleave_rc",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr_inhousevip" ],
	    "compile_args": ""
        },
        "hw_cfg_meye_q7_interleave_fr": {
            "purpose": "ME RC V7_12.19 release",
            "tcl_lib": "hw_config_meye_q7_interleave_fr",
	    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_meye_q7",
	    "label"  : [ "fregr", "fmonthly","fregr_inhousevip" ],
	    "compile_args": ""
        },
	"hw_cfg_resiltech_connectivity_3_fix": {
            "purpose": "Connectivity interleaving feature verification",
            "tcl_lib": "hw_config_resiltech",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech",
            "label": [ "fregr_inhousevip" ],
            "compile_args": ""
	},
	"hw_cfg_resiltech_connectivity_e": {
		"purpose": "Connectivity interleaving feature verification with CHI-E",
		"tcl_lib": "hw_config_resiltech_e",
		"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech",
		"label": [ "fregr","fregr_cov","fregr_inhousevip" ],
	    "defines" : "USE_VIP_SNPS_CHI,FSYS_PRED_OFF,FSYS_COV_INCL_FSC_BINS",
	    "compile_args": "-deraceclockdata"
        },
        "hw_cfg_resiltech_connectivity_mix": {
		"purpose": "Connectivity interleaving feature verification with CHI-E and CHI-B",
		"tcl_lib": "hw_config_resiltech_mix",
		"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech",
		"label": [ "fregr","fmonthly", "fregr_inhousevip"],
	    "defines" : "USE_VIP_SNPS_CHI"
        },
        "hw_cfg_resiltech_mesh_mpf": {
                    "purpose": "nightly regression: Resiltech mesh config",
                    "tcl_lib": "hw_config_resiltech_mesh",
                    "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech_mesh",
                    "label"  : [ "fregr" ],
                    "defines" : "USE_VIP_SNPS_CHI,FSYS_PRED_OFF,FSYS_COV_INCL_FSC_BINS",
                    "compile_args": ""
        },
	"hw_cfg_resiltech_connectivity_3_fix_unconn_dii": {
            "purpose": "Connectivity interleaving feature verification",
            "tcl_lib": "hw_config_resiltech_unconn_dii",
            "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech_unconn_dii",
            "label": [ "fregr_inhousevip" ],
            "compile_args": ""
	},
	"hw_cfg_resiltech_connectivity_3_fix_mpu": {
		"purpose": "Connectivity interleaving feature verification with mpu",
		"tcl_lib": "hw_config_resiltech_mpioaiu",
		"tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech_mpioaiu",
		"label": [ "fregr_inhousevip" ],
		"compile_args": ""
	},
	"hw_cfg_resiltech_final": {
	"purpose": "BIST Debug pin",
	"tcl_lib": "hw_config_resiltech_debug",
        "tcl_dir": "$MAESTRO_EXAMPLES/../fsys_config/hw_cfg_resiltech",
	"label": [ "fregr", "fmonthly","fregr_inhousevip" ],
	"compile_args": ""
	},
	"hw_cfg_meye_q7_mpf": {
            "purpose": "no mulitheaded IOAIU. For trials with ME. Using AE supplied mpf",
            "tcl_lib": "hw_config_meye_q7_mpf",
	    "tcl":     "$MAESTRO_EXAMPLES/hw_config_meye_q7_mpf/hw_config_meye_q7_mpf.tcl",
	    "label"  : [ "me_trial" ],
	    "compile_args": ""
        } 
    },
    "testlist": {
	"ioaiu_decode_err_illegal_acc_format_csr_unsupported_size": {
	    "name": "concerto_fullsys_test_ioaiu_csr",
	    "purpose": "fsys ioaiu testcase to verify illegal CSR access format, txn greater than 4 bytes case",
	    "config": {
		"hw_cfg_2":{},
		"hw_cfg_2_e":{"label": ["fregr_uvm_test_sanity"]},
		"hw_cfg_3":{},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": [""]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1","+credit_limit_sys_dii_access_aiu" : "30000"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_codasip":{}
	    },
	    "iter": 1,
	    "plusargs": {
                "+sysco_disable": "1",
                "+FSYS_PRED_OFF" : "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "1",
		"+k_csr_access_only": "1",
		"+disable_boot_tasks":"1",
		"+k_decode_err_illegal_acc_format_test_unsupported_size":"1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"csr",
		"io_csr"
	    ]
	},
	"chiaiu_decode_err_illegal_acc_format_csr_unsupported_size": {
	    "name": "concerto_fullsys_test_chiaiu_csr",
	    "purpose": "fsys chiaiu testcase to verify illegal CSR access format, txn greater than 4 bytes case",
	    "config": {
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
        "hw_cfg_45_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_45_e_snps":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
        "hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item","chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": [""]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_2_e":{"label": ["fregr_uvm_test_sanity"]},
		"hw_cfg_3":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_42_e":{},
		"hw_cfg_codasip":{}

	    },
	    "iter": 1,
            "flavors"                      : {
                    "16bytes": {"plusargs": {"datasize_8bytes": "0"}}
            },
	    "plusargs": {
                "datasize_8bytes": "1",
                "+sysco_disable": "1",
                "+FSYS_PRED_OFF" : "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "1",
		"+k_csr_access_only": "1",
		"+k_decode_err_illegal_acc_format_test_unsupported_size":"1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"chi_csr",
		"csr"
	    ]
	},
	"concerto_nrs_reg_test_from_ioaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "",
	    "config": {
                "hw_cfg_43":{ "label": ["vcs_migr"]},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45_e":{"plusargs":{}, "label": ["vcs_migr"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+program_nrs_base": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"concerto_nrs_reg_test_from_chiaiu": {
	    "name": "concerto_fullsys_test",
	    "purpose": "",
	    "config": {
                "hw_cfg_flc":{ "label": ["vcs_migr"]},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45_e":{"plusargs":{}, "label": ["vcs_migr"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+program_nrs_base": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"concerto_reg_bit_bash_test_from_ioaiu": {
	    "name": "concerto_fullsys_reg_bash_test",
	    "purpose": "bit bash seq, parsing through all ncore registers",
		"_hashtag": "#Stimulus.FSYS.csr.bit_bash",
	    "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_43":{ "label": ["vcs_migr"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+csr_test_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_reg_bit_bash_seq":"1",
		"+k_sim_timeout": "25",
	        "+dii_scb_en": "0",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"concerto_reg_reset_value_test_from_ioaiu": {
	    "name": "concerto_fullsys_reg_bash_test",
	    "purpose": "reset value seq, parsing through all ncore registers",
		"_hashtag": "#Stimulus.FSYS.csr.reset_val",
		"_hashtag2": "#Check.FSYS.csr.reset_val",
	    "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
                "hw_cfg_43":{ "label": ["vcs_migr"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+csr_test_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_reg_reset_value_seq":"1",
		"+k_sim_timeout": "25",
	        "+k_timeout": "5000000",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
        "concerto_reg_bit_bash_test_from_chiaiu": {
	    "name": "concerto_fullsys_reg_bash_test",
	    "purpose": "bit bash seq, parsing through all ncore registers",
	    "config": {
                "hw_cfg_flc":{ "label": ["vcs_migr"]},
                "hw_cfg_2":{"plusargs":{}},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+addr_mgr_dummy_addr": null,
		"+k_csr_access_only": "1",
		"+use_fsys_reg_bit_bash_seq":"1",
		"+k_sim_timeout": "10",
	        "+dii_scb_en": "0",
	        "+k_timeout": "15000000",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"concerto_reg_reset_value_test_from_chiaiu": {
	    "name": "concerto_fullsys_reg_bash_test",
	    "purpose": "reset value seq, parsing through all ncore registers",
	    "config": {
                "hw_cfg_flc":{ "label": ["vcs_migr"]},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+addr_mgr_dummy_addr": null,
		"+k_csr_access_only": "1",
		"+use_fsys_reg_reset_value_seq":"1",
		"+k_sim_timeout": "10",
	        "+k_timeout": "5000000",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"sw_crdt_mgmt_sanity_chiaiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + chiaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+chiaiu_test": "0",
		
                "+boot_from_ioaiu": "1",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu0_num_trans":"100",
		"+chiaiu1_num_trans":"100",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_chiaiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + chiaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
      },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
		"+chi_num_trans": "100",
                "+chiaiu0_num_trans":"100",
		"+chiaiu1_num_trans":"100",
		"+chiaiu_test": "1",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_en":"0n1",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+ioaiu_en":"0n1",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+rand_crdt_en":"0",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+noncoherent_test" : "1",
                "+force_single_txn" : "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1",
                "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_rand_crdt": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
                "hw_cfg_codasip":{},
                "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		        "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		        "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+rand_crdt_en":"1",
		"+k_sim_timeout": "25",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity",
		"fregr_inhousevip"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_rand_dynamic": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity rand with dynamic testing",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_codasip":{},
        "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
        "hw_cfg_resiltech_connectivity_e":{"plusargs":{}, "label": ["vcs_migr"]},
        "hw_cfg_resiltech_mesh_mpf":{"plusargs":{}, "label": ["vcs_migr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+chi_num_trans":"0",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test" : "1",
        "+force_single_txn" : "1",
        "+chiaiu_timeout_val":"64",
        "+ioaiu_timeout_val":"64",
        "+use_burst_incr" : "1" 
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_rand_dynamic"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_rand_illegale_filed_value": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "test to check that counterstate filed of CCR reg don't have illegale value of 5 and 6  ",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "50",
		"+chi_num_trans":"50",
		"rand_crdt_en":"1",
		"check_illegale_cntstate":null,
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test" : "1",
        "+force_single_txn" : "1",
        "+chiaiu_timeout_val":"64",
        "+ioaiu_timeout_val":"64",
        "+use_burst_incr" : "1" 
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_rand_illegale_filed_value"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_non_coh_with_ioaiu_boot_max_credit": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans":"100",
		"+ioaiu_test": "0",
		"+use_sw_crdt_mgr_cls":"1",
		"+rand_crdt_en":"1",
		"+max_crdt_test":"1",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test" : "1",
        "+force_single_txn" : "0",
        "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
        "+chiaiu_timeout_val":"64",
        "+ioaiu_timeout_val":"64",
        "+chiaiu_en":"0n1",
        "+ioaiu_en":"0n1",
		"+use_burst_incr" : "1",
		"+k_ace_slave_read_data_chnl_delay_max":"200",
		"+k_ace_slave_write_resp_chnl_delay_max":"200"
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_rand"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. chiaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_ioaiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity/Bringup test with Maestro default skid buf size=4. ioaiu boot + ioaiu txn.",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+ioaiu_test": "0",
		
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+ioaiu0_num_trans":"100",
		"+ioaiu1_num_trans":"100",
                "+chiaiu_timeout_val":"64",
                "+ioaiu_timeout_val":"64",
                "+chiaiu_en":"0n1",
                "+ioaiu_en":"0n1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_chiaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_20":{},
                "hw_cfg_20_dii_boot":{}, 
                "hw_cfg_24":{},
                "hw_cfg_60_2":{"plusargs":{}}, 
                "hw_cfg_60_4":{"plusargs":{}}, 
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_nxpauto":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_11":{"plusargs":{}},
                "hw_cfg_12":{},
                "hw_cfg_14":{},
                "hw_cfg_22":{},
                "hw_cfg_23":{},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_40_topo_0":{},
                "hw_cfg_42":{},
                "hw_cfg_42_topo_0":{},
                "hw_cfg_43":{},
                "hw_cfg_44":{},
                "hw_cfg_45_e":{},
                "hw_cfg_46":{},
                "hw_cfg_ace32":{},
                "hw_cfg_30":{},
                "hw_cfg_30_topo_0":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_32_topo_0":{},
                "hw_cfg_codasip":{},
                "hw_cfg_flc":{},
                "hw_cfg_oppo":{},
                "hw_cfg_ipsg":{},
                "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}},
                "hw_cfg_resiltech_connectivity_e":{},
                "hw_cfg_resiltech_mesh_mpf":{},
                "hw_cfg_rydx":{}  
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity",
		"sw_crdt_mgmt_sanity_all_cfg"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_20":{},
                "hw_cfg_20_dii_boot":{}, 
                "hw_cfg_24":{},
                "hw_cfg_60_2":{"plusargs":{}}, 
                "hw_cfg_60_4":{"plusargs":{}}, 
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_nxpauto":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_11":{"plusargs":{}},
                "hw_cfg_12":{},
                "hw_cfg_14":{},
                "hw_cfg_22":{},
                "hw_cfg_23":{},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_40_topo_0":{},
                "hw_cfg_42":{},
                "hw_cfg_42_topo_0":{},
                "hw_cfg_43":{},
                "hw_cfg_44":{},
                "hw_cfg_45_e":{},
                "hw_cfg_46":{},
                "hw_cfg_ace32":{},
                "hw_cfg_30":{},
                "hw_cfg_30_topo_0":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_32_topo_0":{},
                "hw_cfg_codasip":{},
                "hw_cfg_flc":{},
                "hw_cfg_oppo":{},
                "hw_cfg_ipsg":{},
                "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}},
                "hw_cfg_resiltech_connectivity_e":{},
                "hw_cfg_resiltech_mesh_mpf":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_rydx":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "25",
		"+ioaiu_num_trans": "25",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity",
		"sw_crdt_mgmt_sanity_all_cfg"
	    ]
	},
	"sw_crdt_mgr_aiu_random_ioaiu_Decerr": {
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "name": "concerto_fullsys_test",
	    "purpose": "error testing All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {
				"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},       	
		        "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		        "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
				"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
				"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
				"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fregr"]},
                "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
                "hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}}
	    },
		"flavors":{"read"                   : {"plusargs": { "+num_read":"1","num_write":"0","dis_all_txn_wts":"1","rdnosnp":"1"}}},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "10",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+prob_ace_snp_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+ioaiu_zero_credit": null,
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_decerr"
	    ]
	},
	"sw_crdt_mgr_aiu_random_chiaiu_Decerr": {
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "name": "concerto_fullsys_test",
	    "purpose": "erro testing. All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {       	
		        "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+EN_FSYS_SCB" : "1","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
				"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
				"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fregr"]},
                "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
                "hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "10",
		"+ioaiu_num_trans": "0",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+noncoherent_test": "1",
		"+error_test": "1",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+prob_ace_snp_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chiaiu_zero_credit": null,
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_decerr"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_mrd_zero_cdrt_0": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read. Same as aiu_random with less transactions test dec error for zero credit",
	    "config": {
			"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},  
		    	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		    	"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
                	"hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1","+ioaiu_num_trans": "2","+chi_num_trans": "0"},"label": ["fregr", "fmonthly","fregr_cov"]},
		        "hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		        "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
			"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1","+ioaiu_num_trans": "2"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_num_trans": "2"}, "label": ["fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+ioaiu_num_trans": "2"}, "label": ["fregr_error","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_num_trans": "2"}, "label": ["fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+no_way_partitioning" : "1","+en_all_txn_wts"	: null,"+ioaiu_num_trans": "2"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_num_trans": "2"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+ioaiu_num_trans": "2"}, "label": ["fregr"]},
			"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1","+ioaiu_num_trans": "2"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
                        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+ioaiu_num_trans": "2","+en_all_txn_wts"	: null}, "label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "2",
		"+ioaiu_num_trans": "0",
		"+coherent_test": "1",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+decerr_crdt_mrd_zero_crdt": null,
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"sw_crdt_mgmt_sanity_decerr",
		"sw_crdt_mgmt_sanity_mrd"
	    ]
	},
	"sw_crdt_mgmt_sanity_aiu_random_with_ioaiu_boot_dynamic": {
	    "name": "concerto_fullsys_sw_crdt_mgr_test",
	    "purpose": "IOAIU random write/read. sw_crdt_mgmt Sanity rand with dynamic testing",
	    "config": {
				"hw_cfg_2_e":{"plusargs":{}},
				"hw_cfg_codasip":{},
				"hw_cfg_resiltech_connectivity_3_fix_mpu":{},
				"hw_cfg_resiltech_connectivity_e":{},
				"hw_cfg_resiltech_mesh_mpf":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+use_sw_crdt_mgr_cls":"1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"sw_crdt_mgmt_sanity_dynamic"
	    ]
	},
	"aiu_random_tcl_migration": {
	    "name": "concerto_fullsys_test",
	    "purpose": "tcl_migration. All Aius random write/read. Same as aiu_random with less transactions",
	    "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_6":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_11":{"plusargs":{}},
                "hw_cfg_12":{},
                "hw_cfg_14":{},
                "hw_cfg_20":{},
                "hw_cfg_22":{},
                "hw_cfg_24":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_42":{},
                "hw_cfg_43":{},
                "hw_cfg_44":{},
                "hw_cfg_45_e":{},
                "hw_cfg_46":{},
                "hw_cfg_47":{},
                "hw_cfg_49":{},
                "hw_cfg_ace32":{},
                "hw_cfg_bitmain_3x3":{},
                "hw_cfg_codasip":{},
                "hw_cfg_flc":{},
                "hw_cfg_ipsg":{},
                "hw_cfg_ipsg_1ca":{},
                "hw_cfg_ipsg_mpf":{},
				"hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_meye_q7_mpf":{},
                "hw_cfg_nxpauto":{},
                "hw_cfg_nxpemu":{},
                "hw_cfg_oppo":{},
                "hw_cfg_rydx":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "250",
		"+ioaiu_num_trans": "250",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "label": [
		"tcl_migration"
	    ]
	},
	"ioaiu_csr_tcl_migration": {
	    "name": "concerto_fullsys_ioaiu_csr_test",
	    "purpose": "IOAIU csr access. Same as ioaiu_csr. Tests tcl_migration",
	    "config": {
		"hw_cfg_23":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_60_2":{"plusargs":{}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
		"+use_large_memregion": "1"
	    },
	    "label": [
		"tcl_migration"
	    ]
	},
	"chiaiu_random_corr_err_tcl_migration": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with correctable error injection. Tests tcl migration",
	    "config": [
		"hw_cfg_7_all_ecc",
		"hw_cfg_7_all_parity"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",

		"+chi_num_trans": "100",
		"+error_test": "1",
		"+inject_correctable_error": "1",
		"+k_sim_timeout": "10",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"tcl_migration"
	    ]
	},
        "qchannel_sanity_test_tcl_migration": {
            "name": "concerto_fullsys_qchannel_test",
            "purpose": "PMA test. Tests tcl_migration",
            "config": [
                "hw_cfg_20_dii_boot"
            ],
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "50",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
		"tcl_migration"
            ]
        },
	"chiaiu_csr": {
	    "name": "concerto_fullsys_test_chiaiu_csr",
	    "purpose": "CHIAIU csr access",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_41_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2_e":{"label": ["fregr_uvm_test_sanity", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_e":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
            "hw_cfg_04_grouping":{},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_ipsg_mpf":{"label": ["", "fmonthly"]},
		"hw_cfg_codasip":{},
	    "hw_cfg_rydx": {"plusargs":{},"label": ["", "fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_nxpauto":{},
		"hw_cfg_nxpdsu_gic":{},
        "hw_cfg_4dsu_mmu":{},
        "hw_cfg_4dsu":{},
		"hw_cfg_4dsu_gic":{},
		"hw_cfg_4dsu_gic_mmu":{}
		},
	    "iter": 1,
	    "plusargs": {
			"+k_sim_timeout": "1",
			"+sysco_disable": "1",
			"+k_csr_access_only": "1",
			"+ioaiu_scb_en": "0",
		    "+chi_txn_seq_name": "chi_subsys_base_item"
		 },
            "flavors": {
              "non_secure_access"                   : {"plusargs": {
                "+chi_csr_ns_access": "1"
              },
	      "purpose": "CHIAIU non-secure write/read",	
	      "label": ["chiaiu_nonsec"]
              },
			  "chi1"                   : {"plusargs": {
                "+chi_csr_nbr": "1"
              },
	         "purpose": "CHIAIU csr CHI1 to reach bins CHI1 to SYS_DII"	
            },
			"chi2"                   : {"plusargs": {
                "+chi_csr_nbr": "2"
              },
	         "purpose": "CHIAIU csr CHI2 to reach bins CHI2 to SYS_DII"	
            },
			"chi3"                   : {"plusargs": {
                "+chi_csr_nbr": "3"
              },
	         "purpose": "CHIAIU csr CHI3 to reach bins CHI3 to SYS_DII"	
            },
			"chi4"                   : {"plusargs": {
                "+chi_csr_nbr": "4"
              },
	         "purpose": "CHIAIU csr CHI4 to reach bins CHI4 to SYS_DII"	
            },
			"chi5"                   : {"plusargs": {
                "+chi_csr_nbr": "5"
              },
	         "purpose": "CHIAIU csr CHI5 to reach bins CHI5 to SYS_DII"	
            },
			"chi6"                   : {"plusargs": {
                "+chi_csr_nbr": "6"
              },
	         "purpose": "CHIAIU csr CHI6 to reach bins CHI6 to SYS_DII"	
            },
			"chi7"                   : {"plusargs": {
                "+chi_csr_nbr": "7"
              },
	         "purpose": "CHIAIU csr CHI7 to reach bins CHI7 to SYS_DII"	
            },
			"chi8"                   : {"plusargs": {
                "+chi_csr_nbr": "8"
              },
	         "purpose": "CHIAIU csr CHI8 to reach bins CHI8 to SYS_DII"	
            },
			"chi9"                   : {"plusargs": {
                "+chi_csr_nbr": "9"
              },
	         "purpose": "CHIAIU csr CHI9 to reach bins CHI9 to SYS_DII"	
            },
			"chi10"                   : {"plusargs": {
                "+chi_csr_nbr": "10"
              },
	         "purpose": "CHIAIU csr CHI10 to reach bins CHI10 to SYS_DII"	
            },
			"chi11"                   : {"plusargs": {
                "+chi_csr_nbr": "11"
              },
	         "purpose": "CHIAIU csr CHI11 to reach bins CHI11 to SYS_DII"	
            },
			"chi12"                   : {"plusargs": {
                "+chi_csr_nbr": "12"
              },
	         "purpose": "CHIAIU csr CHI12 to reach bins CHI12 to SYS_DII"	
            },
			"chi13"                   : {"plusargs": {
                "+chi_csr_nbr": "13"
              },
	         "purpose": "CHIAIU csr CHI13 to reach bins CHI13 to SYS_DII"	
            },
			"chi14"                   : {"plusargs": {
                "+chi_csr_nbr": "14"
              },
	         "purpose": "CHIAIU csr CHI14 to reach bins CHI14 to SYS_DII"	
            },
			"chi15"                   : {"plusargs": {
                "+chi_csr_nbr": "15"
              },
	         "purpose": "CHIAIU csr CHI15 to reach bins CHI15 to SYS_DII"	
            }
		},
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "weekly",
		"fregr_inhousevip",
		"sanity_fregr",
		"cfg_test",
		"chi_csr",
		"csr"
	    ]
	},
	"ioaiu_csr": {
	    "name": "concerto_fullsys_test_ioaiu_csr",
	    "purpose": "IOAIU csr access",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb":{},
		"hw_cfg_20":{},
		"hw_cfg_22":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2_e":{"label": ["fregr_uvm_test_sanity", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
        "hw_cfg_7_e":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["", "fmonthly","fregr_cov","vcs_migr"]},
                "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{}, "label": ["fregr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_46":{},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["", "fmonthly","vcs_migr"]},
		"hw_cfg_meye_q7_dii":{ "label": ["", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["", "fmonthly"]},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_mpf":{"label": ["", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
	    "hw_cfg_wave": {"label": ["fregr", "fmonthly"],"plusargs":{}},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["", "fmonthly","fregr_cov"]},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
            "hw_cfg_04_grouping":{},
		"hw_cfg_60_2":{"plusargs":{}},
		"hw_cfg_nxpauto":{},
        "hw_cfg_4dsu_ace":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1",
                "+disable_boot_tasks": "1", 
		"+use_large_memregion": "1",
                "+sysco_disable": "1",
                "+use_sw_crdt_mgr_cls": "1"
	    },
            "flavors": {
              "non_secure_access"                   : {"plusargs": {
                "+ioaiu_csr_ns_access": "1"
              },
	      "purpose": "IOAIU non-secure write/read",	
              "config": {
                 "hw_cfg_meye_q7_interleave_fr":"ignore",
                 "hw_cfg_meye_q7_dii":"ignore"
              },
	      "label": ["ioaiu_nonsec"]
              }
            },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "weekly",
		"fregr_inhousevip",
		"sanity_fregr",
		"cfg_test",
		"io_csr",
		"csr"
	    ]
	},
	"ioaiu_NRSAR_csr": {
	    "name": "concerto_fullsys_test_ioaiu_csr",
	    "purpose": "IOAIU csr access",
	    "config": {
		"hw_cfg_2_e":{ "label": ["fregr_cov","fregr_uvm_test_sanity"],"plusargs":{}},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]}

	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+disable_boot_tasks": 1,
		"+k_csr_access_only":1,
		"+k_nrsar_test":"1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+use_large_memregion": "1",
                "+sysco_disable": "1",
                "+use_sw_crdt_mgr_cls": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"io_csr",
		"csr"
	    ]
	},
	"corr_interrupt_check_through_alias_reg_write": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Cehck the corr ErrInt functionality by writing alias register",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "1",
		"+check_corr_interrupt": null,
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_csr_access_only": "1"
	    },
	    "label": [
                "weekly",
		"fregr_inhousevip",
		"cfg_test",
		"csr"
	    ]
	},
	"ioaiu_dii_bootregion": {
	    "name": "concerto_bootregion_test",
	    "purpose": "IOAIU boot region access",
	    "config": {
		"hw_cfg_7_e":{"label": ["fregr", "fmonthly","fregr_uvm_test_sanity"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"use_dmi_MIG2AIFId": "0"},"label": ["fregr", "fmonthly","fregr_uvm_test_sanity"]},
	    "hw_cfg_wave": {"label": ["fregr", "fmonthly"],"plusargs":{}},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
            "hw_cfg_04_grouping":{},
		"hw_cfg_20_dii_boot":{"label": ["fregr", "fmonthly"]}
		},
	    "iter": 1,
	    "plusargs": {
		"+noncoherent_test": null,
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "5",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_axcache_0_to_dii": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect",
		"+k_access_boot_region": 1,
		"+use_dmi_ig_id": "0",
      "+FSYS_TIME_DECAY": "2500000000",
		"+sysco_disable": 1
	    },
	    "label": [
		"sanity_fregr",
		"bootmem_regr",
		"fregr_inhousevip"
			]
		},
	"ioaiu_bootregion": {
	    "name": "concerto_ioaiu_bootregion_test",
	    "purpose": "IOAIU boot region access",
	    "config": {
		"hw_cfg_2_xb":{},
		"hw_cfg_7_xb":{},
		"hw_cfg_20_xb":{},
		"hw_cfg_23_topo_0":{},
		"hw_cfg_23_topo_1":{},
		"hw_cfg_30_topo_0":{},
		"hw_cfg_32_topo_0":{},
		"hw_cfg_40_topo_0":{},
		"hw_cfg_42_topo_0":{},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly","fregr_uvm_test_sanity"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_23":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"12n13n14"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"12n13n14"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+ioaiu_en":"0n1n2n3n4n5n6n7n8n9n10n11n14n15"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_meye_q7_dii":{"plusargs":{"+ioaiu_en":"0n1n2n3n4n5n6n7n8n9n10n11n14n15"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
            "hw_cfg_04_grouping":{},
		"hw_cfg_nxpauto":{"plusargs":{"+ioaiu_en":"0n2n3n4n6n7n8"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+noncoherent_test": null,
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "5",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_axcache_0_to_dii": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect",
		"+k_access_boot_region":1,
		"+use_dmi_ig_id": "0",
      "+FSYS_TIME_DECAY": "2500000000",
		"+sysco_disable": 1
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"cfg_test",
                "weekly",
		"bootmem_regr",
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
	},

	"chiaiu_bootregion_coh": {
	    "name": "concerto_bootregion_test",
	    "purpose": "CHIAIU boot region access use sysco signla to connect to DCE",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"}},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "5",
		"+use_dmi_ig_id": "0",
		"+k_access_boot_region":1
	    },
		"label": [
				   "not_supported_CONC-12236"
		         ]
	    },

	"chiaiu_bootregion_noncoh": {
	    "name": "concerto_bootregion_test",
	    "purpose": "CHIAIU boot region access noncoh due to disable_sysco",
	    "config": {
                "hw_cfg_7_all_ecc":{"label": ["fregr","chiaiu_boot_region","fregr_uvm_test_sanity"]},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label": ["fregr", "fmonthly"]},
                "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_20_dii_boot":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
                "hw_cfg_04_grouping":{},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
	        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+chi_num_trans": "100",
	        "+sysco_disable": 1,
		"+k_sim_timeout": "5",
		"+use_dmi_ig_id": "0",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect",
		"+k_chiaiu_access_boot_region":1,
		"+k_access_boot_region":1
	    },
            "label": [
            		   "sanity_fregr",
            		   "bootmem_regr",
            		   "fregr_inhousevip"
            ]
	    },
	"chiaiu_bootregion_noncoh_with_fsc_bist_auto_seq_triggerred_by_dce_corr_err": {
	    "name": "concerto_bootregion_test",
	    "purpose": "CHIAIU boot region access noncoh due to disable_sysco",
	    "config": {
                "hw_cfg_7_all_ecc":{"label": ["fregr","chiaiu_boot_region","fregr_uvm_test_sanity"]}
	    },
            "flavors": {
                        "reduce_addr_area" : {
                                "plusargs": {
                                         "+reduce_addr_area":"8"
				}
			}
            },
	    "iter": 1,
	    "plusargs": {
                "+error_test": "1",
                "+prob_ace_snp_resp_error": "0",
                "+prob_ace_slave_rd_resp_error": "0", 
                "+prob_ace_slave_wr_resp_error": "0",
                "+SNPrsp_with_non_data_error":  "0",
                "+SNPrsp_with_data_error":              "0",
                "+chi_data_flit_non_data_err":  "0",
                "+chi_data_flit_data_err":              "0",
                "+fsc_inject_correctable_err":"1",
                "+wait_for_fsc_test_done":null,
                "+dce_corr_err_inj": "1",
                "+bist_auto": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+chi_num_trans": "100",
	        "+sysco_disable": 1,
		"+k_sim_timeout": "5",
		"+use_dmi_ig_id": "0",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect",
		"+k_chiaiu_access_boot_region":1,
		"+k_access_boot_region":1
	    },
            "label": [
            		   "sanity_fregr",
            		   "bootmem_regr",
            		   "fregr_inhousevip"
            ]
	},
	"chiaiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_all_ecc":{},
		"hw_cfg_7_all_parity":{},
		"hw_cfg_10_e":{"plusargs":{},"label": ["chi_fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42_e":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
                "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["chi_fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_nxpdsu_gic":{},
        "hw_cfg_4dsu_mmu":{},
        "hw_cfg_4dsu":{},
		"hw_cfg_4dsu_gic":{},
		"hw_cfg_4dsu_gic_mmu":{},
		"hw_cfg_ace_dsu":{}
	    },
		"iter": 1,
		"qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "10",
        "+EN_MEM_CHECK" : "1",
        "+EN_COH_CHECK" : "1"
	    },
            "flavors": {
			"reduce_addr_area_chi"                   : {"plusargs": { "reduce_addr_area":"1"}},
            "noncoh"                   : {"plusargs": {
                "+noncoherent_test": "1"
              },
	      "purpose": "CHIAIU non-coherent write/read",	
	      "label": ["chiaiu_noncoh"]
              },
              "noncoh_writes"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+write_test": "1"
              },
	      "purpose": "CHIAIU non-coherent write",	
	      "label": ["chiaiu_noncoh"]
              },
			  "dmiusmc_policy"                   : {"plusargs": {
                "+dmiusmc_policy": "0",
				"+dmiusmc_policy_chiaiu_test": "1"
              },
			  "purpose": "CHIAIU random with dmiusmc policy   write/read write/read",	
			  "label": ["chiaiu_dmiusmc_policy"]
				  },			  
              "noncoh_reads"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+read_test": "1"
              },
	      "purpose": "CHIAIU non-coherent read",	
	      "label": ["chiaiu_noncoh"]
              },
			  "noncoh_dii_cmo"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+use_nondata": "1",
				"+use_dii_intrlv_grp":"1",
				"+dii_mem_order":"B",
				"dii_cmo_test":"1"
              },
         "purpose": "CHIAIU non-coherent & dataless",	
	      "label": ["chiaiu_noncoh_dii_cmo"]
            },
            "noncoh_nondata"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+use_nondata": "1"
              },
         "purpose": "CHIAIU non-coherent & dataless",	
	      "label": ["chiaiu_noncoh_nondata"]
            }
            },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
     "chiaiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["chi_fregr","fregr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 1,
		"flavors": {
		"reduce_addr_area_chi"                   : {"plusargs": { "reduce_addr_area":"1"}},
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0",
		                                    "+chi_txn_seq_name": "chi_subsys_regular_item",
		                                    "+connectivity_testing": "1",
											"+error_test": "1", 
											"+prob_ace_snp_resp_error": "0",
											"+prob_ace_slave_rd_resp_error": "0",
											"+prob_ace_slave_wr_resp_error": "0",
											"+SNPrsp_with_non_data_error": 	"0",
											"+SNPrsp_with_data_error": 		"0",
											"+chi_data_flit_non_data_err": 	"0",
											"+chi_data_flit_data_err": 		"0",
											"+FSYS_PRED_OFF" : "1"},
							  "_hashtag":"#Stimulus.FSYS.address_dec_error.unconnectedDMI",
							  "_hashtag1":"#Stimulus.FSYS.address_dec_error.unconnectedDII",
							  "_hashtag2":"#Stimulus.FSYS.address_dec_error.unconnectedDCE"
										}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item_connect",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"fregr_inhousevip",
		"connectivity"
	    ]
	},
	"chiaiu_random_noncoh_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random NONCOH write/read with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["chi_fregr","fregr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 1,
		"flavors": {
		"reduce_addr_area_chi"                   : {"plusargs": { "reduce_addr_area":"1"}},
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0",
		                                    "+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
											"+error_test": "1", 
											"+prob_ace_snp_resp_error": "0",
											"+prob_ace_slave_rd_resp_error": "0",
											"+prob_ace_slave_wr_resp_error": "0",
											"+SNPrsp_with_non_data_error": 	"0",
											"+SNPrsp_with_data_error": 		"0",
											"+chi_data_flit_non_data_err": 	"0",
											"+chi_data_flit_data_err": 		"0",
											"+FSYS_PRED_OFF" : "1"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
        "+noncoherent_test": "1",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"fregr_inhousevip",
		"connectivity"
	    ]
	},
	"chiaiu_random_coherent_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random COHERENT write/read only coherent with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["chi_fregr","fregr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 1,
		"flavors": {
		"reduce_addr_area_chi"                   : {"plusargs": { "reduce_addr_area":"1"}},
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0",
										  "+error_test": "1", 
		                                  "+chi_txn_seq_name": "chi_subsys_regular_item",
		                                  "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0",
										  "+prob_ace_slave_wr_resp_error": "0", "+FSYS_PRED_OFF" : "1"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+connectivity_testing":"1",
		"+coherent_test": "1", 
		"+chi_txn_seq_name": "chi_subsys_regular_item_connect",
		"+connectivity_dce_cross_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"connectivity"
	    ]
	},

	"chiaiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_7_all_ecc":{},
		"hw_cfg_7_all_parity":{},
		"hw_cfg_8":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{},
		"hw_config_semidynamics":{"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",

		"+chi_num_trans": "100",
		"+error_test": "1",
		"+inject_correctable_error": "1",
		"+k_sim_timeout": "10",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"concerto_fsc_reg_bit_bash_test": {
	    "name": "concerto_fsc_test",
	    "_hashtag":"#Stimulus.FSYS.FSC_ral_bit_bash",
	    "purpose": "FSC register bit bash test",
	    "config": ["hw_cfg_resiltech_connectivity_e",
	        "hw_cfg_resiltech_mesh_mpf",
                "hw_cfg_7_all_ecc",
		"hw_cfg_7_all_parity"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sysco_disable": null,
		"+error_test": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_fsc_reg_bit_bash_seq":"1",
		"+k_sim_timeout": "10",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"fregr", "fmonthly"
	    ]
	},
	"concerto_fsc_reg_hw_reset_test": {
	    "name": "concerto_fsc_test",
	    "_hashtag":"#Stimulus.FSYS.FSC_ral_rst",
	    "purpose": "FSC register hw reset test",
	    "config": {
                "hw_cfg_resiltech_connectivity_e":{},
                "hw_cfg_resiltech_mesh_mpf":{},
                "hw_cfg_7_all_ecc":{"label": ["fregr_uvm_test_sanity"]},
		"hw_cfg_7_all_parity":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+sysco_disable": null,
		"+error_test": "1",
		"+k_csr_access_only": "1",
		"+use_fsys_fsc_reg_hw_reset_seq":"1",
		"+k_sim_timeout": "10",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"concerto_apb_debug_test": {
	    "name": "concerto_apb_debug_test",
	    "purpose": "Check Ncore APB debug port can access to all units",
	    "config": {
		    "hw_cfg_7_all_ecc":{"label": ["fregr_uvm_test_sanity"]},
			"hw_cfg_resiltech_final":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
			"+disable_boot_tasks":1
		},
		"flavors": {
                        "bist_disable" : {
				"plusargs": {
					"+disable_bist": "1"
				},
                                "label": [
		                        "fregr", "fmonthly",
		                        "apb_debug"
	                        ]
			},
                        "non_secure_access" : {
				"plusargs": {
					"+apb4_csr_nonsecure": "1"
				},
                                "label": [
		                   "fregr", "fmonthly",
		                   "apb_debug"
	                        ]
			}
		},
	    "label": [
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"apb_csr",
		"csr",
		"apb_debug"
	    ]
	},

        "concerto_dmi_cmc_single_bit_error_to_datamem": {
	    "name": "concerto_secded_parity_err_test",
	    "purpose": "dmi cmc datamem single bit error. Trigger dmiucesr - Cache Correctable Error. ErrorType=0x1 and ErrorInfo=0x1=Data Array And verify interrupt gen/clear gen_wrapper.dmi0_irq_c",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
        "hw_cfg_45_e":{"plusargs":{},"label": ["fregr","fmonthly","fregr_uvm_test_sanity"]},
        "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+all_gpra_cmode": null,
                "+coherent_test": null, 
                "+all_ways_for_cache":"1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+error_test": "1",
		"+concerto_dmi_cmc_single_bit_error_to_datamem": "1",
                "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
                "dmi_interrupt_check",
		"fregr_inhousevip"
	    ]
	},

        "concerto_dmi_cmc_double_bit_error_to_datamem": {
	    "name": "concerto_secded_parity_err_test",
	    "purpose": "dmi cmc datamem single bit error. Trigger dmiuuesr - Cache UnCorrectable Error. ErrorType=0x1 and ErrorInfo=0x1=Data Array And verify interrupt gen/clear gen_wrapper.dmi0_irq_uc",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
        "hw_cfg_45_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
        "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
                "+all_gpra_cmode": null,
                "+coherent_test": null, 
                "+all_ways_for_cache":"1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+error_test": "1",
		"+concerto_dmi_cmc_double_bit_error_to_datamem": "1",
                "+ccp_double_bit_data_direct_error_test":null,
                "+disable_mnt_op_set_word_tag_and_data_methods":null,
                "+uncorr_error_test": null,
                "+uncorr_mem_err_en":null,
                "+uncorr_error_inj_test":null,
                "+data_error_test":null,
                "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
                "dmi_interrupt_check",
		"fregr_inhousevip"
	    ]
	},

        "concerto_ioaiu_cache_single_bit_error_to_datamem": {
	    "name": "concerto_secded_parity_err_test",
	    "purpose": "ioaiu_cache datamem single bit error. Trigger dmiucesr - Cache Correctable Error. ErrorType=0x1 and ErrorInfo=0x1=Data Array And verify interrupt gen/clear gen_wrapper.dmi0_irq_c",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
        "hw_cfg_45_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
        "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "200",
		"+error_test": "1",
		"+concerto_ioaiu_cache_single_bit_error_to_datamem": "1",
                "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
                "ioaiu_interrupt_check",
		"fregr_inhousevip"
	    ]
	},

        "concerto_ioaiu_cache_double_bit_error_to_datamem": {
	    "name": "concerto_secded_parity_err_test",
	    "purpose": "ioaiu_cache datamem single bit error. Trigger xaiuuesr - Cache UnCorrectable Error. ErrorType=0x1 and ErrorInfo=0x1=Data Array And verify interrupt gen/clear gen_wrapper.irq_uc",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
        "hw_cfg_45_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
        "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "200",
		"+error_test": "1",
		"+concerto_ioaiu_cache_double_bit_error_to_datamem": "1",
                "+ccp_double_bit_data_direct_error_test":null,
                "+disable_mnt_op_set_word_tag_and_data_methods":null,
                "+double_bit_error_test":null,
                "+data_error_test":null,
                "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
                "ioaiu_interrupt_check",
		"fregr_inhousevip"
	    ]
	},

        "concerto_dce_single_bit_error_to_tagmem": {
	    "name": "concerto_secded_parity_err_test",
	    "purpose": "dce_tag datamem single bit error. Trigger dceucesr - Cache Correctable Error. ErrorType=0x1 and ErrorInfo=0x1=Data Array And verify interrupt gen/clear gen_wrapper.irq_c",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
        "hw_cfg_45_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
        "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+error_test": "1",
                "+concerto_dce_single_bit_error_to_tagmem":null,
                "+init_mem_with_rand_data":null,
                "+k_no_addr_conflicts": "1",
                "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
                "dce_interrupt_check",
		"fregr_inhousevip"
	    ]
	},

        "concerto_dce_double_bit_error_to_tagmem": {
	    "name": "concerto_fullsys_test",
	    "purpose": "dce_tag datamem single bit error. Trigger dceuuesr - Cache UnCorrectable Error. ErrorType=0x1 and ErrorInfo=0x1=Data Array And verify interrupt gen/clear gen_wrapper.irq_uc",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
        "hw_cfg_45_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
        "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+error_test": "1",
                "+concerto_dce_double_bit_error_to_tagmem":null,
                "+strreq_cmstatus_with_error":null,
                "+init_mem_with_rand_data":null,
                "+k_no_addr_conflicts": "1",
                "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
                "ioaiu_interrupt_check",
		"fregr_inhousevip"
	    ]
	},

        "concerto_dii_backpressure_test": {
	    "name": "concerto_dii_backpressure_test",
	    "purpose": "dii backpressure test as per CONC-15253. Applying backpressure through dii0. Ensure that dii0 native i/f is fully blocked and dii0 should be able to accept nNcCmdInFlightToDii without smi's port ready deasserting. Disabled credit allocation to chiaiu by passing +chiaiu_en==null.",

	    "config": {
        "hw_cfg_45_e":{"plusargs":{"+ioaiu_en":"0n1n2n3n4n5n6n7"},"label": ["fregr","fmonthly"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"0n1n2n3n4n5n6n7"}, "label": ["fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
            "flavors": {
              "noncoh_writes_to_dii"                   : {"plusargs": {
		"+GEN_SEL_TARG_ADDR": "1",
		"+ioaiu_num_trans": "400",
                "+write_test": "1"
              }},
              "noncoh_reads_to_dii"                   : {"plusargs": {
		"+GEN_SEL_TARG_ADDR": "1",
		"+ioaiu_num_trans": "400",
                "+read_test": "1",
                "+dii_backpressure_test": "1",
                "+use_burst_incr": "1",
                "+chi_rn_excl_dis": "1"
              }},
              "noncoh_wr_rd_cmo_to_dii"                   : {"plusargs": {
		"+GEN_SEL_TARG_ADDR": "1",
		"+ioaiu_num_trans": "400",
		"+chi_num_trans": "0",
		"dii_cmo_test":"1"
              }}
            },
	    "plusargs": {
		"+ioaiu_num_trans": "0",
		"+chi_num_trans": "0",
		"+prob_of_dmi_dii_addr":"0",
                "+chiaiu_en":"none",
                "+noncoherent_test": "1",
		"+force_single_beat": null,
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+k_sim_timeout": "20",
		"+k_timeout": "200000",
                "+FSYS_TIME_DECAY": "10000000000"
		},
	    "label": [
            "dii_backpressure_regr"
	    ]
	},


        "concerto_fsc_csr_parity_prot_check_test": {
	    "_hashtag":"#Stimulus.FSYS.FSC_CSR_Check_parity",
	    "name": "concerto_fsc_test",
	    "purpose": "Corrupt the flot inside apb_csr & check mission fault. mission fault should be cleared by bist seq",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
        "hw_cfg_2_e":{"plusargs":{},"label": ["fregr_uvm_test_sanity"]},
        "hw_cfg_7_all_ecc":{"plusargs":{},"label": [""]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+error_test": "1",
		"+fsc_csr_parity_prot_check_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
                	"bist_auto" : {
				"plusargs": {
					"+bist_auto": "1"
				},
                                "label": [
                                         "fregr_uvm_test_sanity",
		                         "fsc_sanity"
	                        ]
			}
                },
	    "label": [
		"fsc",
		"fsc_corr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"bist"
	    ]
	},


        "concerto_corr_error_disable_bist_test": {
	    "name": "concerto_fsc_test",
	    "purpose": "Inject corr error test and verify FSC",
	    "config": {
                "hw_cfg_7_all_ecc":{"plusargs":{},"label": ["fregr_uvm_test_sanity"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		 "+chi_num_trans": "0",
		 "+ioaiu_num_trans": "0",
		 "+dmi_corr_err_inj": "1",
		 "+disable_bist": "1",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
	    "label": [
		"dmi_fsc",
		"fsc_sanity",
		"fsc",
		"fsc_corr",
		"fregr", "fmonthly",
		"bist"
	    ]
	},

        "concerto_ceth_fault_test": {
	    "name": "concerto_fsc_test",
	    "purpose": "Inject corr error test and verify FSC",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
        "hw_cfg_2_e":{},
	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_7_all_ecc":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"dmi_bist_auto" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_corr",
                                         "fregr_uvm_test_sanity",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_bist_manual" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dce_bist_auto" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dce_bist_manual" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dve_bist_manual" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dve_bist_auto" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dii_bist_manual" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"dii_bist_auto" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_bist_manual" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_bist_auto" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_bist_manual" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_bist_auto" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			}
                 },
	    "label": [
		"fsc",
		"fsc_corr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"bist"
	    ]
	},

        "concerto_latent_fault_test": {
	    "name": "concerto_fsc_test",
            "_hastag":"#Stimulus.FSYS.v370.FSC_Latent_Fault",
            "_hastag2":"#Cover.FSYS.v370.FSC_Latent_Fault",
	    "purpose": "Trigger latent fault xor tree and verify FSC",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
        "hw_cfg_2_e":{},
	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_7_all_ecc":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "25",
		"+ioaiu_num_trans": "25",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1",
		"+LATENT_FAULT_CHK_XOR_TREE" : "1"
		},
		"flavors": {
			"bist_auto" : {
				"plusargs": {
					"+bist_auto": "1"
				},
                                "label": [
                                         "fregr_uvm_test_sanity",
		                         "fsc_sanity"
	                        ]
			},
			"bist_manual" : {
				"plusargs": {
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity"
	                        ]
			}
                 },
	    "label": [
		"fsc",
		"fsc_latent_fault",
		"fsc_uncorr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"bist"
	    ]
	},

        "concerto_corr_error_test_more_than_8_dmis": {
	    "name": "concerto_fsc_test",
	    "purpose": "It is same as test concerto_uncorr_error_test & its flavors. Since we don't want to run all flavors with this config. I have added separate test. Inject corr error test and verify FSC.  ncore3.7 FSC enhancement for 16 DMIs. MAES-6781",
	    "config": {
        "hw_cfg_32":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"dmi_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_corr",
                                         "fregr_uvm_test_sanity",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dce_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dve_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dii_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+chiaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			}
                 },
	    "label": [
		"fsc",
		"fsc_corr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"bist"
	    ]
	},

	"concerto_fsc_bist_timeout_error_test": {
	    "name": "concerto_fsc_test",
	    "_hashtag":"#Stimulus.FSYS.FSC_unit_timeout_error_Step5",
	    "_hashtag1":"#Cover.FSYS.FSC_unit_timeout_error_Step5",
	    "purpose": "bist step-5 timeout error test on different units using bist auto & manual. There should be timeout error registered in BISTAR",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
                "hw_cfg_2_e":{"label": [""]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov","vcs_migr"]}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+bypass_fsys_fault_inject_reg_check_error": "0",
		"+bypass_fsys_fault_check_with_uce_signals": "1",
		"+error_test": "1",
		"+k_csr_access_only": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_uncorrectable_error":"1",
		"+exp_bist_timeout_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"on_dce_with_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
                                         "fregr_uvm_test_sanity",
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"on_dce_with_bist_manual" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"on_ioaiu_with_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"on_ioaiu_with_bist_manual" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			},
			"on_chiaiu_with_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"on_chiaiu_with_bist_manual" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			}
		},
             "label": [
		"fregr",
		"fmonthly",
		"fregr_inhousevip",
		"tempo",
		"fsc",
		"fsc_bist_timeout_err",
		"bist"
	    ]
	},

	"concerto_uncorr_error_test_more_than_8_dmis": {
	    "name": "concerto_fsc_test",
	    "purpose": "It is same as test concerto_uncorr_error_test & its flavors. Since we don't want to run all flavors with this config. I have added separate test. Inject uncorr error test and verify FSC. useResiliency==1, ResilienceInfo.enableUnitDuplication==1. ncore3.7 FSC enhancement for 16 DMIs. MAES-6781",
	    "config": {
        "hw_cfg_32":{}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+bypass_fsys_fault_inject_reg_check_error": "0",
		"+error_test": "1",
		"+k_csr_access_only": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_uncorrectable_error":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"dce_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				}
			},
			"dmi_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			}
		},
	    "label": [
		"fsc_uncorr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"fsc",
		"bist"
	    ]
	},

	"concerto_uncorr_error_test": {
	    "name": "concerto_fsc_test",
	    "purpose": "Inject uncorr error test and verify FSC. useResiliency==1, ResilienceInfo.enableUnitDuplication==1",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
        "hw_cfg_2_e":{},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_7_all_ecc":{}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+bypass_fsys_fault_inject_reg_check_error": "0",
		"+error_test": "1",
		"+k_csr_access_only": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_uncorrectable_error":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"dce_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dce_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				}
			},
			"dmi_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "dmi_fsc"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dve_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"dii_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+kickoff_bist_sequence_after_reset": "1",
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
                                         "fregr_uvm_test_sanity",
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_dup_unit_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_dup_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_dup_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_disable_bist" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+disable_bist": "1"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_both_units_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+dup_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			}
		},
	    "label": [
		"fsc_uncorr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"fsc",
		"bist"
	    ]
	},

	"concerto_uncorr_error_test_no_dup_unit": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Inject uncorr error test and verify FSC. useResiliency==1, ResilienceInfo.enableUnitDuplication==0",
	    "config": {
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+bypass_fsys_fault_inject_reg_check_error": "0",
		"+error_test": "1",
		"+k_csr_access_only": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_uncorrectable_error":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"dce_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dce_fsc_uncorr",
		                         "dce_fsc"
	                        ]
			},
			"dce_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dce_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_uncorr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_uncorr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dve_fsc_uncorr",
		                         "dve_fsc"
	                        ]
			},
			"dve_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dve_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_uncorr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dii_fsc_uncorr",
		                         "dii_fsc"
	                        ]
			},
			"dii_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+dii_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_uncorr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "chiaiu_fsc_uncorr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_uncorr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "ioaiu_fsc_uncorr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_uncorr_err_inj_bist_manual" : {
				"plusargs": {
					"+ioaiu_uncorr_err_inj": "1",
					"+func_unit_uncorr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_uncorr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			}
		},
	    "label": [
		"fsc_uncorr",
		"fregr","fmonthly",
		"fregr_inhousevip",
		"tempo",
		"fsc",
		"bist"
	    ]
	},

	"concerto_corr_error_test_no_dup_unit": {
	    "name": "concerto_fsc_test",
	    "purpose": "Inject corr error test and verify FSC. useResiliency==1, ResilienceInfo.enableUnitDuplication==0",
	    "config": {
        "hw_cfg_60_4_IO_DisableRdInterleave":{"label": ["fregr_IO_DisableRdInterleave"]},
        "hw_cfg_60_4":{}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+fsc_inject_correctable_err":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+k_sim_timeout": "20",
	        "+k_timeout": "10000000",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"dce_func_unit_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dce_fsc_corr",
		                         "dce_fsc"
	                        ]
			},
			"dce_func_unit_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dce_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dce_fsc_corr",
		                         "fsc_sanity",
		                         "dce_fsc"
	                        ]
			},
			"dmi_func_unit_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dmi_func_unit_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dmi_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dmi_fsc_corr",
		                         "fsc_sanity",
		                         "dmi_fsc"
	                        ]
			},
			"dve_func_unit_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dve_fsc_corr",
		                         "dve_fsc"
	                        ]
			},
			"dve_func_unit_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dve_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dve_fsc_corr",
		                         "fsc_sanity",
		                         "dve_fsc"
	                        ]
			},
			"dii_func_unit_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "dii_fsc_corr",
		                         "dii_fsc"
	                        ]
			},
			"dii_func_unit_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+dii_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "dii_fsc_corr",
		                         "fsc_sanity",
		                         "dii_fsc"
	                        ]
			},
			"chiaiu_func_unit_corr_err_inj_bist_auto" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "chiaiu_fsc_corr",
		                         "chiaiu_fsc"
	                        ]
			},
			"chiaiu_func_unit_corr_err_inj_bist_manual" : {
				"plusargs": {
		                        "+boot_from_ioaiu": "1",
					"+chiaiu_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "chiaiu_fsc_corr",
		                         "fsc_sanity",
		                         "chiaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_corr_err_inj_bist_auto" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "1"
				},
                                "label": [
		                         "fsc_sanity",
		                         "ioaiu_fsc_corr",
		                         "ioaiu_fsc"
	                        ]
			},
			"ioaiu_func_unit_corr_err_inj_bist_manual" : {
				"plusargs": {
					"+ioaiu_corr_err_inj": "1",
					"+func_unit_corr_err_inj": "1",
					"+bist_auto": "0"
				},
                                "label": [
		                         "ioaiu_fsc_corr",
		                         "fsc_sanity",
		                         "ioaiu_fsc"
	                        ]
			}
		},
	    "label": [
		"fsc_corr",
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"fsc",
		"bist"
	    ]
	},


	"placeholder_test": {
	    "name": "concerto_placeholder_test",
	    "purpose": "CHIAIU random write/read",
	    "config": [
		"hw_cfg_7_parity"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+error_test": "1",
		"+k_csr_access_only": "1",
		"test_placeholder_connectivity": "1",
		"+k_sim_timeout": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"chiaiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with clean/make",
	    "config": {
		"hw_cfg_2_e":{ "label": ["chi_fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["chi_fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_60_2":{"plusargs":{}},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect"}},
		"hw_config_semidynamics":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect"},"label": ["fmonthly"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["chi_fregr","fregr"]}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
		"flavors":{"reduce_addr_area_chi"                   : {"iter": 3,"plusargs": { "reduce_addr_area":"1"}}},
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+chi_txn_seq_name": "chi_subsys_nondata_item",
		"+use_nondata": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"chiaiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with copyback",
	    "config": {
        "hw_cfg_54":{"label": ["chi_fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_55":{"label": ["chi_fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_56":{"label": ["chi_fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_57":{"label": ["chi_fregr", "fmonthly"],"plusargs":{}},	
		"hw_cfg_2_e":{"label": ["chi_fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit": "1"},"label": ["chi_fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{"label": ["chi_fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect"}},
		"hw_config_semidynamics":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect"},"label": ["fmonthly"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1"}, "label": ["chi_fregr","fregr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
		"flavors":{"reduce_addr_area_chi"                   : {"iter": 3,"plusargs": { "reduce_addr_area":"128"}}},
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
		"+coherent_test": "1",
		"+use_nondata": "1",
		"+chi_txn_seq_name": "chi_subsys_copyback_item",
		"+use_copyback": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
				"copyback_regr",
		"fregr_inhousevip"
	    ]
	},
	"chiaiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with stash",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["chi_fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_stash_item_connect"}},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_stash_item_connect","chi_snps_fcov_en": "1"}, "label": ["chi_fregr","fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{"reduce_addr_area_chi"                   : {"iter": 2,"plusargs": { "reduce_addr_area":"1"}}},
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
		"+chi_txn_seq_name": "chi_subsys_stash_item",
		"+use_genuce": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip"
	    ]
	},
	"chiaiu_random_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f",
	    "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label": ["chi_fregr","fregr"]},
		"hw_cfg_DVMv8_x":{"plusargs":{}},
		"hw_cfg_DVMv81_x":{"plusargs":{}},
		"hw_cfg_DVMv84_x":{"plusargs":{}},
		"hw_config_semidynamics":{"label": ["fmonthly"]}

	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
               "+disable_override_svt_chi_txn": "1",
		"+end_of_sim_fault_check": "1",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+svt_ace_auto_gen_dvm_complete_enable": "1",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"chiaiu_dvm_fregr_snps",
		"fregr_inhousevip"
	    ]
	},
	    "chi_random_coherency": {
            "name": "concerto_fullsys_test",
            "purpose": "transaction to send all coherent commands to the same address",
            "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["chi_fregr","fregr"]},
                "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr", "fmonthly", "fregr_cov"]},
                "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr", "fmonthly", "fregr_cov"]},
                "hw_config_e_atomic":{"label": ["fregr", "fmonthly", "fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup", "fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr", "fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_45_e":{"label": ["fregr", "fmonthly", "fregr_cov"]}
            },
            "iter": 2,
            "plusargs": {
		"+chi_subsys_vseq_name": "chi_subsys_random_coherency_vseq",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
                "+chi_num_trans": "200"
            },
            "label": [
            ]
        },
	"chiaiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random access without DVM ops",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["chi_fregr","fregr"]},
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_20":{},
		"hw_cfg_22":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
      "hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{},
		"hw_config_semidynamics":{"label": ["fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
                "weekly",
		"fregr_inhousevip"
	    ]
	},
	"chiaiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random access",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_12":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"}, "label": ["chi_fregr","fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{"reduce_addr_area_chi"                   : {"iter": 1,"plusargs": { "reduce_addr_area":"1"}}},
	    "plusargs": {
		"+chi_num_trans": "200",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_chiaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip"
	    ]
	},
	"chiaiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU random write/read with atomic",
	    "config": {
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["fmonthly"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_cfg_10_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_cfg_17_mesh_mpf":{ "plusargs": {},"label": ["vcs_migr"]},
		"hw_cfg_02_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_cfg_3":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_config_atomic_1":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["chi_fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["chi_fregr", "fmonthly","fregr_cov"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
		"flavors":{"reduce_addr_area_chi"                   : {"iter": 3,"plusargs": { "reduce_addr_area":"1"}}},
	    "plusargs": {
		"+chi_num_trans": "200",
	    "+chi_txn_seq_name": "chi_subsys_atomic_item_connect",
		"+use_atomic": "1",
		"+mixed_atomics": "1",
		"+k_sim_timeout": "25"
	    },
	    "label": [
                "atomic",
                "fsys_scb_regr",
		"fregr_inhousevip"
	    ]
	},
	"chiaiu_dvm_hang": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHIAIU dvm hang scenario",
	    "config": [
		"hw_cfg_nxpauto",
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "1",
		"+chiaiu_en": "0n1",
		"+snprsp_skip_chiaiu_id": "1",
		"+dvm_hang_test": "1",
		"+use_dvm": "1",
		"+no_delay": "1",
		"+k_sim_timeout": "1"
	    },
	    "label": [
		"dvm_hang"
	    ]
	},
	"ioaiu_random_dii_cmo_noncoh": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU non-coherent write/read with CMOs msg to DII/ only strictreq order",
	    "config": {
		"hw_cfg_40":{},
	        "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"+ioaiu_num_trans": "100","chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+ioaiu_num_trans": "100","chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"+ioaiu_num_trans": "100","chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"+ioaiu_num_trans": "100","chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+ioaiu_num_trans": "100","chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+ioaiu_num_trans": "100","chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
	        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
                "hw_cfg_meye_q7_interleave_fr":{ "plusargs":{"+ioaiu_num_trans": "100","+FSYS_TIME_DECAY": "10000000000","+k_sim_timeout": "30"}, "label": ["fregr", "fmonthly","vcs_migr"]},
                "hw_cfg_rvsilicon_mpf":{ "label": ["fregr", "fmonthly","vcs_migr"]},
                "hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+noncoherent_test": "1",
		"+dii_cmo_test": "1",
		"+prob_of_dmi_dii_addr":"0",
		"+dii_mem_order":"B",
		"+use_dii_intrlv_grp":"1",
		"+exclusive_weight":"0",
		"+ioaiu_num_trans": "300",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
                "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"dii_cmo"
	    ]
	},
        "ioaiu_random_coh_dii_err": {
	    "name": "concerto_fullsys_test",
		"_hashtag":"#Stimulus.FSYS.address_dec_error.illegalDII.access",
	    "purpose": "IOAIU illegal coherent write/read  to DII",
	    "config": {

	    	"hw_cfg_ventana_mesh8x3_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr","fmonthly","fregr_cov","vcs_migr"]},
	    	"hw_cfg_ventana_mesh6x4_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr","fmonthly","fregr_cov","vcs_migr"]},
	    	"hw_cfg_ventana_mesh5x5_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr","fmonthly","fregr_cov","vcs_migr"]},
                "hw_cfg_meye_q7_interleave_fr":{ "label": ["fregr", "fmonthly","vcs_migr"]},       	
		"hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},       	
	    	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","fmonthly","fregr_cov","vcs_migr"]},
	    	"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr", "fmonthly","fmonthly","fregr_cov","vcs_migr"]},
	        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
	        "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		    "hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs":{}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		    "hw_cfg_60_4":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_error","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
			"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
			"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
			"hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr","fregr_cov","vcs_migr"]},
			"hw_cfg_3":{"plusargs":{},"label": ["fregr", "fmonthly","fregr_cov"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
			"+ioaiu_num_trans": "100",
			"+k_sim_timeout": "15",
			"+boot_from_ioaiu": "1",
			"+coherent_dii":"1",
			"+prob_of_dmi_dii_addr":"0",
			"+error_test":"1",
			"+prob_ace_snp_resp_error": "0",
			"+prob_ace_slave_rd_resp_error": "0", 
			"+prob_ace_slave_wr_resp_error": "0",
			"+SNPrsp_with_non_data_error": 	"0",
			"+SNPrsp_with_data_error": 		"0",
			"+chi_data_flit_non_data_err": 	"0",
			"+chi_data_flit_data_err": 		"0",
			"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
        "chiaiu_random_coh_dii_err": {
	    "name": "concerto_fullsys_test",
		"_hashtag":"#Stimulus.FSYS.address_dec_error.illegalDII.access // only strictreq order",
	    "purpose": "IOAIU illegal coherent write/read  to DII",
	    "config": {       	
	    	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
	    	"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
	        "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1","+chi_num_trans": "50"},"label": ["fregr_cov"]},
	        "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		    "hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
			"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
			"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
			"hw_cfg_2_e":{},
		"hw_config_semidynamics":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
			"+chi_num_trans": "100",
			"+ioaiu_num_trans": "0",
			"+k_sim_timeout": "15",
			"+noncoherent_test": "1",
			"+use_nondata": "1",
			"+reduce_addr_area":"1",
			"+use_dii_intrlv_grp":"1",
			"+dii_mem_order":"B",
			"dii_cmo_test":"1",
			"chi_coh_dii_test_err":"1",
			"chi_coh_dii_test":"1",
			"+prob_ace_snp_resp_error": "0",
			"+prob_ace_slave_rd_resp_error": "0", 
			"+prob_ace_slave_wr_resp_error": "0",
			"+SNPrsp_with_non_data_error": 	"0",
			"+SNPrsp_with_data_error": 		"0",
			"+chi_data_flit_non_data_err": 	"0",
			"+chi_data_flit_data_err": 		"0",			
		  	"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
	"ioaiu_random_smc_proxy_mntop": {
	    "name": "concerto_fullsys_smc_mntop_test",
	    "purpose": "IOAIU non-coherent write/read with proxy cache MntOp",
		"_hashtag":"#Stimulus.FSYS.cache.PC.maintenance_without_tx",
		"config": {
		"hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+dmi_cmc_mntop_test": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
	"ioaiu_random_smc_cmc_mntop": {
	    "name": "concerto_fullsys_smc_mntop_test",
		"_hashtag":"#Stimulus.FSYS.cache.SMC.maintenance_without_tx", 
	    "purpose": "IOAIU non-coherent write/read with dmi cmc MntOp",
	    "config": {
		"hw_cfg_3":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
		"+dmi_cmc_mntop_test": "1",
		"+FSYS_TIME_DECAY": "750000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"smcmntop"
	    ]
	},
	"ioaiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_40_mdii_skid":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_oppo":{},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_meye_q7_dii":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_nxpauto":{},
        "hw_cfg_ace_dsu":{},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{}},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{}},
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label":[]},
        "hw_cfg_4dsu_ace":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "15",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
            "flavors": {
              "noncoh"                   : {"plusargs": {
                "+noncoherent_test": "1"
              },
	      "purpose": "IOAIU non-coherent write/read",	
	      "label": ["ioaiu_noncoh"]
			  },
	      "noncoh_dii_cmo"                   : {"plusargs": {
		        "+ace_transorder_mode": "3",
				"+dii_cmo_test": "1",
				"+prob_of_dmi_dii_addr":"0",
				"+use_dii_intrlv_grp":"1",
				"+dii_mem_order": "B",
				"+exclusive_weight":"0"
              },
			  "purpose": "IOAIU non-coherent write/read",	
			  "label": ["ioaiu_noncoh"]
				  },
			  "dmiusmc_policy"                   : {"plusargs": {
                "+dmiusmc_policy": "0",
				"+FSYS_PRED_OFF" : "1",
				"+dmiusmc_policy_test": "1"
              },
			  "purpose": "IOAIU IOAIU random with dmiusmc policy   write/read write/read",	
			  "label": ["ioaiu_dmiusmc_policy"]
				  },
				  "dmiusmc_policyrdallocdis"                   : {"plusargs": {
					"+dmiusmc_policy": "8",
					"+dmi_rdalloc_dis":"1"

				  },
				  "purpose": "IOAIU IOAIU random with dmiusmc policy RdAllocDisable  write/read write/read",	
				  "label": ["ioaiu_dmiusmc_policy"]
					  },
				  "dmiusmc_policywrallocdis"                   : {"plusargs": {
					"+dmiusmc_policy": "16",
					"dmi_wralloc_dis":"1"

				  },
				  "purpose": "IOAIU IOAIU random with dmiusmc policy WrAllocDisable  write/read write/read",	
				  "label": ["ioaiu_dmiusmc_policy"]
					  },			  					  			  
			  "proxy_updatedis"                   : {"plusargs": {
                "+update_cmd_disable": "1"
              },
	      "purpose": "IOAIU random with disables sending update commands for evictions  write/read",	
	      "label": ["ioaiu_proxy_updatedis"]
              },
              "noncoh_writes"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+write_test": "1"
              },
	      "purpose": "IOAIU non-coherent write",	
	      "label": ["ioaiu_noncoh"]
              },
                "noncoh_reads"                   : {"plusargs": {
                "+noncoherent_test": "1",
                "+read_test": "1"
              },
	      "purpose": "IOAIU coherent read",	
	      "label": ["ioaiu_noncoh"]
              },
              "coh_reads"                   : {"plusargs": {
                "+read_test": "1"
              },
	      "purpose": "IOAIU coherent rw",	
	      "label": ["ioaiu_coh"]
              }
            },
            
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
                "fsys_scb_regr",
		"mini_regr",
		"tempo"
	    ]
	},
	"ioaiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_meye_q7_dii":{"plusargs":{}, "label": ["vcs_migr"]}
	    },
	    "iter": 1,
		"flavors": {
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
        "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0", "+prob_ace_slave_wr_resp_error": "0", "+FSYS_PRED_OFF" : "1"}}
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "550000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"connectivity",
		"tempo"
	    ]
	},
    "ioaiu_random_coherent_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read coherency with connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
       "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	   "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
	   "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
	   "hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr"]}
	    },
	    "iter": 1,
		"flavors": {      
		"unconnected_addr": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
                                           "+prob_ace_snp_resp_error": "0",
										  "+prob_ace_slave_rd_resp_error": "0",
										  "+SNPrsp_with_non_data_error": 	"0",
										  "+SNPrsp_with_data_error": 		"0",
										  "+chi_data_flit_non_data_err": 	"0",
										  "+chi_data_flit_data_err": 		"0", "+prob_ace_slave_wr_resp_error": "0", "+FSYS_PRED_OFF" : "1"}}
		},
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+use_large_memregion": "1",
		"+coherent_test": "1",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"connectivity",
		"june_rel",
		"tempo"
	    ]
	},
	"ioaiu_random_cohe": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read coherency",
	    "config": {
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_40":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+use_user_addrq": "200",
		"+coherent_test": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"june_rel",
		"tempo"
	    ]
	},
	"ioaiu_random_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read",
	    "config": {
		"hw_cfg_ace32":{},
		"hw_cfg_40":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "15",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "250000000"
	    },
	    "label": [
		"lregr"
	    ]
	},
	"ioaiu_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_IOAIUp":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "15",
		"+error_test": "1",
		"+SNPrsp_with_non_data_error": 	"10",
		"+SNPrsp_with_data_error": 		"10",
		"+prob_ace_snp_resp_error": "10",
		"+prob_ace_slave_rd_resp_error": "10", 
		"+prob_ace_slave_wr_resp_error": "10",
		"+chi_data_flit_non_data_err": 	"10",
		"+chi_data_flit_data_err": 		"10",
	    "+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+boot_from_ioaiu": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"mini_regr",
		"tempo"
	    ]
	},
	"chi_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CHI random write/read with correctable error injection",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_error_item_connect","chi_snps_fcov_en": "1"},"label": ["chi_fregr","fregr"]},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_8_e":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_3":{},
		"hw_cfg_10_e":{},
		"hw_cfg_17_mesh_mpf":{},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{},
		"hw_cfg_40":{},
		"hw_cfg_44":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{ "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_error_item_connect","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_error_item_connect","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_error_item_connect"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "0",
		"+chi_num_trans": "200",
		"+k_sim_timeout": "15",
		"+error_test": "1",
		"+SNPrsp_with_non_data_error": 	"10",
		"+SNPrsp_with_data_error": 		"10",
		"+prob_ace_snp_resp_error": "10",
		"+prob_ace_slave_rd_resp_error": "10", 
		"+prob_ace_slave_wr_resp_error": "10",
		"+chi_data_flit_non_data_err": 	"10",
		"+chi_data_flit_data_err": 		"10",
		"+dtwrsp_cmstatus_with_error": 1,
		"+chi_txn_seq_name": "chi_subsys_error_item",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+boot_from_ioaiu": "1",
		"+FSYS_PRED_OFF" : "1"
		},
		"flavors": {
			"SNPrsp_with_data_error": 		{"iter": 3,"plusargs": {"+coherent_test": "1","+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "40"}},
			"SNPrsp_with_non_data_error": 	{"iter": 2,"plusargs": {"+coherent_test": "1","+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "40","+SNPrsp_with_data_error": "0"}},
			"data_flit_non_data_err": 		{"plusargs": {"+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "40","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0"}},
			"data_flit_data_err":			{"plusargs": {"+chi_data_flit_data_err": "40","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0"}},
			"with_ioaiu_no_err":			{"plusargs": {	"+ioaiu_num_trans": "200",
															"+prob_ace_snp_resp_error": "0",
															"+prob_ace_slave_rd_resp_error": "0", 
															"+prob_ace_slave_wr_resp_error": "0"}},
			"only_on_slv":					{"plusargs": {	"+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0",
															"+prob_ace_slave_rd_resp_error": "60", 
															"+prob_ace_slave_wr_resp_error": "60","+CONC-9000-WORKAROUND": "1"}},
			"only_on_slv_with_excl":		{"plusargs": {	"+chi_data_flit_data_err": "0","+chi_data_flit_non_data_err": "0","+SNPrsp_with_non_data_error": "0","+SNPrsp_with_data_error": "0",
															"+prob_ace_snp_resp_error": "0",
															"+chi_num_trans": "100",
															"+prob_ace_slave_rd_resp_error": "60", 
															"+prob_ace_slave_wr_resp_error": "60",
															"+wt_chi_data_flit_with_poison": "60",
															"+noncoherent_test": "1",
															"+en_excl_noncoh_txn": "1"}}
		},
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"tempo",
		"chi_resp_err"
	    ]
	},
	"ioaiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with correctable error injection",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+CONC-8860-WORKAROUND": "1",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "15",
		"+error_test": "1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_esp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_correctable_error": "1",
		"+boot_from_ioaiu": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"mini_regr",
		"tempo"
	    ]
	},
	"aiu_directed_test_pcieace": {
	    "name": "concerto_fullsys_test",
		"_comment": "100 rdshr + 100 wrback or equivalent",
		"_comment1": "use ioaiux_rw_split to split first read & after write use by default duty_cycle=100 50Rd & 50Wr => use_user_addrq must be 50",
		"_comment2": "and num_trans= 200 mini because 100 read then 100 write",
		"_comment3": "use_seq_user_addrq to be sure to read & write the same address",
	    "purpose": "CONC-9860",
	    "config": {
		"hw_cfg_43":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
    	"+ioaiu_num_trans": "200",
	    "+all_ways_for_cache":1,
          "+k_ace_slave_read_data_interbeatdly_dis":"1",
		  "+k_ace_slave_read_addr_chnl_burst_pct":"100",
		  "+k_ace_slave_read_data_chnl_burst_pct":"0",
		  "+k_ace_slave_write_addr_chnl_burst_pct":"100",
		  "+k_ace_slave_write_data_chnl_burst_pct":"100",
		  "+k_ace_slave_write_resp_chnl_burst_pct":"0",
		  "+k_ace_slave_read_data_chnl_delay_min":"100",
		  "+k_ace_slave_read_data_chnl_delay_max":"150",
		  "+k_ace_slave_write_resp_chnl_delay_min":"100",
		  "+k_ace_slave_write_resp_chnl_delay_max":"150",
		"+FSYS_PRED_OFF" : "1",
		"+cache_model_dbg_en":"1",
	    "+fsys_force_sameaxid":"1",
		  "+ioaiu0_rw_split":1,
		  "+ioaiu1_rw_split":1,
		"+use_user_addrq": "50",
		"+use_seq_user_addrq":"1",
	   	   "+nouse_unq_invld":"1",
	   	   "+use_copyback":"1",
           "+coherent_test":"1",
        "+prob_of_dmi_dii_addr": "100",
			 "+prob_unq_cln_to_unq_dirt": "100",
			 "+prob_unq_cln_to_invalid": "0",
			 "+total_outstanding_coh_writes": "100",
	    "+dmi_mem_order": "B"
	    },
       "label": [
		"dbg_pcieace"	
	    ]
	},
	"aiu_directed_test_coverage": {
	    "name": "concerto_fullsys_test",
	    "purpose": "AIU random write/read txn",
	    "config": {
		"hw_cfg_44":{},
		"hw_cfg_45_e":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en":"1"}, "label": ["vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en":"1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": []},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["vcs_migr"]}
	    },
	    "iter": 4,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+fsys_coverage":"1",
		"+FSYS_TIME_DECAY": "650000000",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",

		"+no_delay":"0",
		"+k_ace_slave_random_dly_dis":"0",
		"+k_ace_slave_read_data_interbeatdly_dis":"1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "0",
		"+k_ace_slave_read_data_chnl_burst_pct": "0",
		"+k_ace_slave_write_addr_chnl_burst_pct":"0",
		"+k_ace_slave_write_data_chnl_burst_pct":"0",
		"+k_ace_slave_write_resp_chnl_burst_pct":"0",

		"+k_ace_slave_write_addr_chnl_delay_min" : "5",
		"+k_ace_slave_write_addr_chnl_delay_max" : "5",
		"+k_ace_slave_write_data_chnl_delay_min" : "5",
		"+k_ace_slave_write_data_chnl_delay_max" : "5",
		"+k_ace_slave_write_resp_chnl_delay_min" : "5",
		"+k_ace_slave_write_resp_chnl_delay_max" : "5",
		"+k_ace_slave_read_addr_chnl_delay_min"  : "5",
		"+k_ace_slave_read_addr_chnl_delay_max"  : "5",
		"+k_ace_slave_read_data_chnl_delay_min"  : "5",
		"+k_ace_slave_read_data_chnl_delay_max"  : "5",
		"+k_txreq_hld_dly" : "1",
		"+k_txrsp_hld_dly" : "1",
		"+k_txdat_hld_dly" : "1",
		"+k_txreq_dly_min" : "5",
		"+k_txreq_dly_max" : "5",
		"+k_txrsp_dly_min" : "5",
		"+k_txrsp_dly_max" : "5",
		"+k_txdat_dly_min" : "5",
		"+k_txdat_dly_max" : "5",

		
        "+m_uc_to_ix_st_ch_pct":"0",
        "+m_sd_to_ix_st_ch_pct":"0",
        "+m_ud_to_ix_st_ch_pct":"0",
        "+m_sc_to_ix_st_ch_pct":"0",
        "+m_uce_to_ix_st_ch_pct":"0",
        "+m_udp_to_ix_st_ch_pct":"0",

        "+m_sd_to_sc_st_ch_pct":"0",

        "+m_uc_to_ud_st_ch_pct":"0",
        "+m_uc_to_udp_st_ch_pct":"0",
        "+m_uc_to_sc_st_ch_pct":"0",

        "+m_ud_to_sd_st_ch_pct":"0",
        "+m_ud_to_sc_st_ch_pct":"0",
        "+m_ud_to_uc_st_ch_pct":"0",

		"+start_ix":"1",

		"+ioaiu_num_trans": "3000",
		"+chi_num_trans": "3000",
		"+use_user_addrq": "500",

		"+wt_expected_end_state": "10",
		"+wt_legal_end_state_with_sf": "90",
		"+wt_legal_end_state_without_sf": "0",

        "+prob_ace_wr_ix_start_state":"100",
        "+prob_ace_rd_ix_start_state":"100",

		"+wt_expected_start_state": "100",
		"+wt_legal_start_state": "0",

		"+prob_of_dmi_dii_addr": "100",
		"+k_device_type_mem_pct": "0",
		"+prob_of_new_addr":"90",
		"+k_new_addr_pct":"90",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item"
                },
		"flavors": {
			"stash": {"plusargs": {"+use_stash": "1","+k_stashing_datapull_pct":"100"}},
			"copyback": {"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","+use_copyback": "1"}},
			"nondata" : {"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect","+use_nondata": "1"}},
			"dvm" : {"plusargs": {"+use_dvm": "1", "+ioaiu_num_trans": "300", "+chi_num_trans": "300"}},
			"coherent" : {"plusargs": {"+coherent_test": "1"}},
			"all_ops_without_dvm" : {"plusargs": {"+coherent_test": "1", "+use_copyback": "1","+use_nondata": "1","+use_stash": "1"}},
			"en_excl_txn" : {"plusargs": {"+en_excl_txn": "1"}},
			"targeting_dmi" : {"plusargs": {"+coherent_test": "1", "+prob_of_dmi_dii_addr": "100", "+k_device_type_mem_pct": "0","+k_coh_addr_pct": "100","+k_noncoh_addr_pct": "0","+force_allocate_txn": "1", "+force_cacheable_txn": "1", "+force_chi_snoopable_txn": "1", "+force_chi_ewa_txn": "1"}},
			"targeting_dii" : {"plusargs": {"+noncoherent_test": "1","+dii_cmo_test": "0","+prob_of_dmi_dii_addr": "0", "+k_device_type_mem_pct": "100","+k_coh_addr_pct": "0","+k_noncoh_addr_pct": "100","+ioaiu_num_trans": "400","+chi_num_trans": "400"}} 
		},
	    "label": [
		"dbg_cov",	
		"fregr_inhousevip"
	    ]
	},

	"ioaiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with make/clean",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+coherent_test": "1",
		"+use_user_addrq": "100",
		"+use_nondata": "1",
      "+FSYS_TIME_DECAY": "1000000000"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr",
		"tempo"
	    ]
	},
	"ioaiu_random_nondata_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with make/clean",
	    "config": [
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_nondata": "1"
	    },
	    "label": [
		"lregr"
	    ]
	},
	"ioaiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with copyback",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_user_addrq": "100",
      "+FSYS_TIME_DECAY": "1550000000"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_copyback_wrcln": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with copyback to cover wrcln",
	    "config": {
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"0n1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"0n1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"0n1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1","+ioaiu_en":"0n1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+ioaiu_en":"0n1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
      "+FSYS_TIME_DECAY": "1550000000"
	    },
	    "label": [
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with stash",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_45_e":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null}, "label": ["fmonthly"]}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_stashing_datapull_pct":"100",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+use_stash": "1",
		"+FSYS_TIME_DECAY": "2500000000"
	    },
	    "label": [
		"fregr_inhousevip",
                "fsys_scb_regr",
		"mini_regr"
	    ]
	},
	"ioaiu_random_stash_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with stash",
	    "config": [
		"hw_cfg_nxpauto"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "10",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+use_stash": "1"
	    },
	    "label": [
		"lregr"
	    ]
	},
	"ioaiu_random_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f.",
	    "config": {
		"hw_cfg_DVMv8_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv81_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv84_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label": ["fregr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "0",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "200",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "10"
	    },
	    "flavors": {
		"with_delay": {"iter": 1,"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1","+chi_num_trans": "0","+ioaiu_num_trans": "50"}}
            },
	    "label": [
		"dvm_fregr_snps",
		"ioaiu_dvm_fregr_snps",
		"fregr_inhousevip"
	    ]
	},
	"ioaiu_random_two_part_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f.",
	    "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label": ["fregr"]},
		"hw_cfg_DVMv8_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv81_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv84_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "200",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "200",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "10"
	    },
	    "flavors": {
		"with_delay": {"iter": 1,"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1","+chi_num_trans": "0","+ioaiu_num_trans": "50"}}
            },
	    "label": [
		"dvm_fregr_snps",
		"ioaiu_dvm_fregr_snps",
		"fregr_inhousevip"
	    ]
	},
	"ioaiu_random_dvm_long": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated ioaiu_num_trans for io native i/f.",
	    "config": [
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+wt_multipart_dvm": "0",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "1000",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+k_sim_timeout": "25"
	    },
	    "label": [
		"lregr"
	    ]
	},
	"aiu_random_dvm_short": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f.",
	    "config": {
		"hw_cfg_DVMv8_x":{"label": ["fregr_nightly","fregr_uvm_test_sanity"],"plusargs":{}},
		"hw_cfg_DVMv81_x":{"label": ["fregr_nightly","fregr_uvm_test_sanity"],"plusargs":{}},
		"hw_cfg_DVMv84_x":{"label": ["fregr_nightly","fregr_uvm_test_sanity"],"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+disable_override_svt_chi_txn": "1",
		"+wt_multipart_dvm": "0",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "10"
	    },
	    "label": [
		"fregr_nightly"
	    ]
	},
	"aiu_random_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f.",
	    "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label": ["fregr"]},
		"hw_cfg_DVMv8_x":{
			"flavors"                      : {
			"removed_checkin": {"iter":1, "label":["", "","removed_checkin"], "plusargs":{"+ioaiu_num_trans": "50","+chi_num_trans": "50","+svt_chi_delay_en":"0"}}
		}
	},
		"hw_cfg_DVMv81_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv84_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr_random","fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_async_int_snps":{"iter": 1,"plusargs":{}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"iter":1,"plusargs":{"+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr","if_parity_chk_cfg_random_stimul"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+disable_override_svt_chi_txn": "1",
		"+end_of_sim_fault_check": "1",
		"+wt_multipart_dvm": "0",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "10"
	    },
	    "flavors": {
		"with_delay": {"iter": 1,"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1","+chi_num_trans": "50","+ioaiu_num_trans": "50"}}
            },
	    "label": [
		"dvm_v8_fregr_snps",
		"dvm_fregr_snps"
	    ]
	},
	"aiu_random_dvm_with_io_two_part_dvm": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f.",
	    "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label": ["fregr"]},
		"hw_cfg_DVMv8_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv81_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv84_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_random","fregr","fregr_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr_random","fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_async_int_snps":{"iter": 1,"plusargs":{}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"+ace_parity_chk_conc16918_wa": "null"}, "label": ["if_parity_chk_cfg_random_stimul"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr"]},
        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+disable_override_svt_chi_txn": "1",
		"+end_of_sim_fault_check": "1",
		"+wt_multipart_dvm": "100",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "10"
	    },
	    "flavors": {
		"with_delay": {"iter": 1,"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1","+chi_num_trans": "50","+ioaiu_num_trans": "50"}}
            },
	    "label": [
		"dvm_v8_fregr_snps",
		"dvm_fregr_snps"
	    ]
	},
	"aiu_random_dvm_snp_resp_err": {
	    "name": "concerto_fullsys_random_dvm_test",
	    "_hash_tag": "#Stimulus.FSYS.DVM_SnpRespErr",
	    "purpose": "generate a random number of DVMOP Non-Sync transcations before or after a DVMOP sync. This is repeated chi_num_trans for chi native i/f & ioaiu_num_trans for io native i/f. Randomly inject error on snp resp.",
	    "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"},"label": ["fregr"]},
		"hw_cfg_DVMv8_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv81_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_DVMv84_x":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr_random","fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_async_int_snps":{"iter": 1,"plusargs":{}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"+ace_parity_chk_conc16918_wa": "null"}, "label": ["if_parity_chk_cfg_random_stimul"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
        "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+disable_override_svt_chi_txn": "1",
		"+wt_multipart_dvm": "0",
		"+FSYS_PRED_OFF" : "1",
		"+error_test": "1",
		"+prob_ace_snp_resp_error": "10",
		"+SNPrsp_with_non_data_error": 	"25",
		"+SNPrsp_with_data_error": "25",
		"+exp_cmp_rsp_cmstatus_error_in_chi":"1",
		"+sample_dvm_func_cov": "1",
		"+check_dvm_version": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+svt_ace_auto_gen_dvm_complete_enable": "0",
		"+chi_txn_seq_name": "conc_base_svt_chi_rn_transaction",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
                "+axi_snp_seq_name":"cust_svt_axi_snoop_err_transaction",
                "+k_dvm_message_id_max":"31",
                "+use_dvm": null,
                "+svt_chi_delay_en":"0",
	        "+k_timeout": "500000",
		"+k_sim_timeout": "10"
	    },
	    "flavors": {
		"reduce_addr_area" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"with_delay": {"iter": 1,"plusargs": {"+use_dvm": "1","+svt_chi_delay_en":"1","+chi_num_trans": "50","+ioaiu_num_trans": "50"}}
            },
	    "label": [
		"dvm_v8_fregr_snps",
		"dvm_fregr_snps"
	    ]
	},
	"ioaiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access without DVM ops",
	    "config": {
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{ "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "1500000000",
      "+EN_MEM_CHECK" : "1",
      "+EN_COH_CHECK" : "1"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
                "fsys_scb_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_all_ops_long_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access without DVM ops",
	    "config": {
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_stash": "1"
	    },
	    "label": [
		"lregr"
	    ]
	},
	"ioaiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_12":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_46":{},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_codasip":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
 		"+start_ix" : "1",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_chi_dvm": "1",
      "+FSYS_TIME_DECAY": "3000000000",
		"+use_stash": "1"
	    },
	    "label": [
                "sw_crdt_mgmt_ioaiu_mini_regr",
                "sw_crdt_mgmt_mini_regr",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"ioaiu_random_all_ops_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random access",
	    "config": {
                "hw_cfg_ace32":{},
                "hw_cfg_43":{},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
 		"+start_ix" : "1",
 		"+use_large_memregion" : "1",
		"+boot_from_ioaiu": "1",
		"+use_copyback": "1",
		"+use_nondata": "1",
		"+use_dvm": "1",
		"+use_stash": "1"
	    },
	    "label": [
		"lregr"
	    ]
	},
	"aiu_random_atomic_compare": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with atomic",
	    "config": {
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr"]},
	    "hw_cfg_45_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null},"label": ["fregr","vcs_migr"]},
	    "hw_cfg_45_e_snps":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null,"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_10_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_cfg_17_mesh_mpf":{ "plusargs": {},"label": ["vcs_migr"]},
		"hw_cfg_02_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_cfg_3":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_config_atomic_1":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]}
		},
		"iter": 10,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": {"+chi_num_trans": "50", "+ioaiu_num_trans": "100", "reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "40",
	    "+chi_txn_seq_name": "chi_subsys_atomic_compare_item",
		"+prob_of_dmi_dii_addr":"100",
      "+FSYS_TIME_DECAY": "2000000000",
		"+use_atomic_compare": "1"
	    },
	    "label": [
		    "atomic", 
		    "io_atomic",
			"f_atom_cmp"
	    ]
	},
	"ioaiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "IOAIU random write/read with atomic",
	    "config": {
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr"]},
	    "hw_cfg_45_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null},"label": ["fregr","vcs_migr"]},
	    "hw_cfg_45_e_snps":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null,"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_10_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect" ,"+all_ways_for_cache":null},"label": ["vcs_migr"]},
		"hw_cfg_17_mesh_mpf":{ "plusargs": {},"label": ["vcs_migr"]},
		"hw_cfg_02_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_cfg_3":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["vcs_migr"]},
		"hw_config_atomic_1":{  "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr_cov","vcs_migr"]},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]}
		},
		"iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "40",
		"+prob_of_dmi_dii_addr":"100",
	    "+chi_txn_seq_name": "chi_subsys_atomic_item",
		"+use_atomic": "1",
		"+mixed_atomics": "1",
      "+FSYS_TIME_DECAY": "2500000000",
		"+boot_from_ioaiu": "1"
	    },
       "flavors"                      : {
       "addr_constrained": {"plusargs":{"+aiu_atomic_addr":"1"}}
                    },
	    "label": [
                "atomic",
		    "io_atomic",
		"fregr_inhousevip",
		"mini_regr"
	    ]
	},
	"aiu_random_2nditer_cachelookuponly": {
	    "name": "concerto_fullsys_2ndIter_cachelookuponly",
	    "purpose": "1st iteration (50 txn) with cache enable 2nd iteration (50txn) with lookupen only",
		"_hastag":"#Stimulus.FSYS.PxC.lookupen_noallocen",
		"_hastag2":"#Stimulus.FSYS.SMC.lookupen_noallocen",
	    "config": {
		"hw_cfg_45_e":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null}, "label": ["fmonthly"]}
	    },
	    "iter":1,
		"plusargs": {
			"+chi_num_trans": "50",
			"+ioaiu_num_trans": "50",
			"+k_sim_timeout": "25",
			"+boot_from_ioaiu": "1",
			"+FSYS_PRED_OFF" : "1",
		    "+FSYS_TIME_DECAY": "610000000"
			},
			"label": [
			"fregr_conc_11795_9149"
			]
	},
	"aiu_random": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
        "hw_cfg_45_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
        "hw_randomizer_config":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_2_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_2_e":{"label":["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{
                    "plusargs":{},
                    "flavors"                      : {
                        "checkin_removed": {"iter":1, "label":["fregr", "fmonthly","checkin_removed"], "plusargs":{"+ioaiu_num_trans": "50","+chi_num_trans": "50"}}
                    }
                 },
        "hw_cfg_54":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_55":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_56":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_57":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
		"hw_cfg_6":{},
		"hw_cfg_7_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_8_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{"label":["fregr", "fmonthly"]},
                "hw_cfg_7_all_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{
                    "flavors"                      : {
                        "checkin_removed": {"iter":1, "label":["fregr", "fmonthly","checkin_removed"], "plusargs":{"+ioaiu_num_trans": "50","+chi_num_trans": "50"}}
                    }
                },
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
		"hw_cfg_46":{},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_oppo":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_45_e":{"plusargs":{}, "label": ["fregr_cov","fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
                "hw_cfg_04_grouping":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["fregr", "fmonthly","vcs_migr"]},
        "hw_cfg_meye_q7_dii":{"plusargs":{}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]},
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr_sanity","fregr", "fmonthly"]},
        "hw_cfg_4dsu_axi":{}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
		"flavors":{
		           "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50","+k_coh_noncoh_collision":"1","+FSYS_TIME_DECAY": "4000000000"}},
		           "delay_axi_slave"                   : {"iter": 1,"plusargs": { 
					"+k_ace_slave_read_addr_chnl_burst_pct":"0",
					"+k_ace_slave_read_data_chnl_burst_pct":"0",
					"+k_ace_slave_write_addr_chnl_burst_pct":"0",
					"+k_ace_slave_write_data_chnl_burst_pct":"0",
					"+k_ace_slave_write_resp_chnl_burst_pct":"0",
					"+k_ace_slave_read_data_chnl_delay_max":"200",
					"+k_ace_slave_write_resp_chnl_delay_max":"200",
				    "+k_ace_slave_random_dly_dis":"1"}		  }
	               },
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
		"+dmi_qos_threshold":"3n3n3n3n3n3n3n3n3n3",
		"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2",
		"+dmi_qos_rsved":"10000202",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
        "+FSYS_TIME_DECAY": "3000000000",
        "+EN_MEM_CHECK" : "1"
	    },
	    "label": [
		"sanity_fregr",
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_scratchpad": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e":{"plusargs":{}, "label": ["fregr_cov","fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
		"+dmi_qos_threshold":"3n3n3n3n3n3n3n3n3n3",
		"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2",
		"+dmi_qos_rsved":"10000202",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+prob_of_dmi_dii_addr": "100",
		"+all_ways_for_sp": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
        "+FSYS_TIME_DECAY": "1750000000",
        "+EN_MEM_CHECK" : "1"
	    },
	    "label": [
		"scratchpad"
	    ]
	},
	"aiu_dmi_scratchpad": {
	    "name": "concerto_fullsys_performance_test",
	    "purpose": "test for read/write on DMI scratchpad",
	    "config": {
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e":{"plusargs":{}, "label": ["fregr_cov","fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["fregr_cov","fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs":{},"label":["fregr", "fmonthly"]}
	    },
	    "iter": 1,
		"flavors":{
			"write_test" : {"plusargs": { 
				"+write_test": "1"}
			},
			"wr_rd_test" : {"plusargs": { 
			 "+read_test":"1",
			 "+write_test":"1"}		 
			 },
			 "small_sp_test" : {"plusargs": { 
				"+read_test":"1",
				"+write_test":"1",
				"+full_small_sp":"1"}		 
				}		 
			},
	    "plusargs": {
			"+FSYS_TIME_DECAY"	: "9_000_000_000",

			"+k_targ_src_id_chk_en"		: "1",
			"+k_sim_timeout"			: "5",
			"+k_timeout"				: "1_500_000",
				
			"+EN_FSYS_SCB"		: "0",
			
			"+k_enable_domain_based_addr_gen"			: "0",
		
			"+k_ace_master_write_addr_chnl_burst_pct"	: "100",
			"+k_ace_master_write_data_chnl_burst_pct"	: "100",
			"+k_ace_master_write_resp_chnl_burst_pct"	: "100",
		
			"+k_ace_master_read_addr_chnl_burst_pct"	: "100",
			"+k_ace_master_read_data_chnl_burst_pct"	: "100",
		
		
			"+k_ace_slave_read_data_reorder_size"		: "1",
			"+k_ace_slave_read_data_interbeatdly_dis"	: "1",
		
			"+k_ace_slave_write_addr_chnl_wait_for_vld"	: "0",
			"+k_ace_slave_write_data_chnl_wait_for_vld"	: "0",
		
			"+k_ace_slave_write_addr_chnl_burst_pct"	: "100",
			"+k_ace_slave_write_data_chnl_burst_pct"	: "100",
			"+k_ace_slave_write_resp_chnl_burst_pct"	: "100",
			"+k_ace_slave_read_addr_chnl_burst_pct"		: "100",
			"+k_ace_slave_read_data_chnl_burst_pct"		: "100",
		
			"+k_ace_slave_write_addr_chnl_delay_min" 	: 0,
			"+k_ace_slave_write_addr_chnl_delay_max" 	: 0,
			"+k_ace_slave_write_data_chnl_delay_min" 	: 0,
			"+k_ace_slave_write_data_chnl_delay_max" 	: 0,
			"+k_ace_slave_write_resp_chnl_delay_min" 	: 0,
			"+k_ace_slave_write_resp_chnl_delay_max" 	: 0,
			"+k_ace_slave_read_addr_chnl_delay_min"  	: 0,
			"+k_ace_slave_read_addr_chnl_delay_max"  	: 0,
			"+k_ace_slave_read_data_chnl_delay_min"  	: 0,
			"+k_ace_slave_read_data_chnl_delay_max"  	: 0,
		
			"+no_bfm_delays":"1",		
		
			"+aiu_qos"				: 0,				
			"+qos_threshold"		: 0,
			"+aiu_qos_threshold"	: 0,
			"+dce_qos_threshold"	: 0,
			"+dmi_qos_threshold"	: 0,
				
			"force_dii_min_credit" 	: "1",
		
			"+chi_num_trans"		: "500",
			"+ioaiu_num_trans"		: "0",
			
			"+use_large_memregion"	: "1",
		
			"+all_gpra_cmode"		: "1",
			"+noncoh_region_pct"	: "0",
			
			"+no_way_partitioning"	: "1",
			"+dmi_mem_order": "B",
		
			"+chi_txn_seq_name"		: "chi_subsys_regular_perf_item",
			"+chi_subsys_vseq_name"	: "chi_subsys_perf_vseq",		
			
			"+perf_test_tens":"1",
			"+perf_test":"1",		

			"+force_perf_test_coherent_txn": "0",	
			"+coherent_test":"1",

			"+perf_txn_size": "64",

			"+use_seq_user_addrq":"1",
			"+use_user_addrq":"8000",

			"+force_perf_test_mem_attr_ewa": "0",
			"+force_perf_test_non_exclusive": "1",

			"+prob_of_dmi_dii_addr": "100",
			"+sequential": "1",
			"+all_ways_for_sp": "1",
			"+debug_print_rf": "1",
			"+sp_ns_0":"1",
					
			"+force_perf_test_mem_attr_allocate": "0",
			"+force_non_allocate_txn": "1",

			"+write_test": "1"			
	    },
	    "label": [
		"scratchpad"
	    ]
	},
	"aiu_perf_checkin": {
		"name": "concerto_fullsys_performance_test",
			"purpose": "Performance test with customer configurations to test BW",
			"config": {
				"hw_cfg_perf_snps":{"plusargs":{}}
			},
			"iter": 1,
			"plusargs": {
				"+k_ace_slave_read_data_interleave_dis": "1",
			
				"+wt_expected_end_state"					: "70",
				"+wt_legal_end_state_with_sf"				: "30",
				"+wt_legal_end_state_without_sf"			: "0",
			
				"+k_enable_domain_based_addr_gen"			: "0",
			
				"+k_ace_master_write_addr_chnl_burst_pct"	: "100",
				"+k_ace_master_write_data_chnl_burst_pct"	: "100",
				"+k_ace_master_write_resp_chnl_burst_pct"	: "100",
			
				"+k_ace_master_read_addr_chnl_burst_pct"	: "100",
				"+k_ace_master_read_data_chnl_burst_pct"	: "100",
			
				"+k_ace_slave_read_data_reorder_size"		: "1",
				"+k_ace_slave_read_data_interbeatdly_dis"	: "1",
			
				"+k_ace_slave_write_addr_chnl_wait_for_vld"	: "0",
				"+k_ace_slave_write_data_chnl_wait_for_vld"	: "0",
			
				"+k_ace_slave_write_addr_chnl_burst_pct"	: "100",
				"+k_ace_slave_write_data_chnl_burst_pct"	: "100",
				"+k_ace_slave_write_resp_chnl_burst_pct"	: "100",
				"+k_ace_slave_read_addr_chnl_burst_pct"		: "100",
				"+k_ace_slave_read_data_chnl_burst_pct"		: "100",
			
				"+k_ace_slave_write_addr_chnl_delay_min" 	: 0,
				"+k_ace_slave_write_addr_chnl_delay_max" 	: 0,
				"+k_ace_slave_write_data_chnl_delay_min" 	: 0,
				"+k_ace_slave_write_data_chnl_delay_max" 	: 0,
				"+k_ace_slave_write_resp_chnl_delay_min" 	: 0,
				"+k_ace_slave_write_resp_chnl_delay_max" 	: 0,
				"+k_ace_slave_read_addr_chnl_delay_min"  	: 0,
				"+k_ace_slave_read_addr_chnl_delay_max"  	: 0,
				"+k_ace_slave_read_data_chnl_delay_min"  	: 0,
				"+k_ace_slave_read_data_chnl_delay_max"  	: 0,
			
				"+no_bfm_delays":"1",		
		        "+EN_FSYS_SCB":"1",

				"+aiu_qos"				: 0,				
				"+qos_threshold"		: 0,
				"+aiu_qos_threshold"	: 0,
				"+dce_qos_threshold"	: 0,
				"+dmi_qos_threshold"	: 0,
			
				"+newperf_test_scb"			: 1,
				
				"+use_large_memregion"	: "1",
				"+use_dmi_ig_id"		: "0",
			
				"+all_gpra_cmode"		: "1",
				"+noncoh_region_pct"	: "0",
				
				"+no_way_partitioning"	: "1",
				"+all_ways_for_cache"	: 1,
				"+dmi_mem_order": "B",
			
				"+chi_txn_seq_name"		: "chi_subsys_regular_perf_item",
				"+chi_subsys_vseq_name"	: "chi_subsys_perf_vseq",
				"+perf_test":"1",		

				"+force_perf_test_coherent_txn": "0",
				"+noncoherent_test":"1",
				"+sp_ns_0":1,

				"+perf_txn_size": "64",

				"+use_seq_user_addrq":"1",
				"+use_user_addrq":"10000",

				"+force_perf_test_mem_attr_ewa": "0",
				"+force_perf_test_non_exclusive": "1",
				"+force_size": "6",

				"+prob_of_dmi_dii_addr": "100",
				"+sequential": "1",
				"+individual_initiator_addrq": "1",

				"+force_perf_test_mem_attr_allocate": "0",
				"+force_non_allocate_txn": "1",
				
				"+chi_num_trans"		: "10",
				"+ioaiu_num_trans"		: "10",
				"+duty_cycle_enable_perf_test": "1"
			},
		"label": [
				"checkin"
				]	
	},
	"aiu_perf_with_cache_checkin": {
		"name": "concerto_fullsys_performance_test",
			"purpose": "Performance test with customer configurations to test BW",
			"config": {
				"hw_cfg_perf_snps":{"plusargs":{}}
			},
			"iter": 1,
			"plusargs": {
				"+k_ace_slave_read_data_interleave_dis": "1",
			
				"+wt_expected_end_state"					: "70",
				"+wt_legal_end_state_with_sf"				: "30",
				"+wt_legal_end_state_without_sf"			: "0",
			
				"+k_enable_domain_based_addr_gen"			: "0",
			
				"+k_ace_master_write_addr_chnl_burst_pct"	: "100",
				"+k_ace_master_write_data_chnl_burst_pct"	: "100",
				"+k_ace_master_write_resp_chnl_burst_pct"	: "100",
			
				"+k_ace_master_read_addr_chnl_burst_pct"	: "100",
				"+k_ace_master_read_data_chnl_burst_pct"	: "100",
			
				"+k_ace_slave_read_data_reorder_size"		: "1",
				"+k_ace_slave_read_data_interbeatdly_dis"	: "1",
			
				"+k_ace_slave_write_addr_chnl_wait_for_vld"	: "0",
				"+k_ace_slave_write_data_chnl_wait_for_vld"	: "0",
			
				"+k_ace_slave_write_addr_chnl_burst_pct"	: "100",
				"+k_ace_slave_write_data_chnl_burst_pct"	: "100",
				"+k_ace_slave_write_resp_chnl_burst_pct"	: "100",
				"+k_ace_slave_read_addr_chnl_burst_pct"		: "100",
				"+k_ace_slave_read_data_chnl_burst_pct"		: "100",
			
				"+k_ace_slave_write_addr_chnl_delay_min" 	: 0,
				"+k_ace_slave_write_addr_chnl_delay_max" 	: 0,
				"+k_ace_slave_write_data_chnl_delay_min" 	: 0,
				"+k_ace_slave_write_data_chnl_delay_max" 	: 0,
				"+k_ace_slave_write_resp_chnl_delay_min" 	: 0,
				"+k_ace_slave_write_resp_chnl_delay_max" 	: 0,
				"+k_ace_slave_read_addr_chnl_delay_min"  	: 0,
				"+k_ace_slave_read_addr_chnl_delay_max"  	: 0,
				"+k_ace_slave_read_data_chnl_delay_min"  	: 0,
				"+k_ace_slave_read_data_chnl_delay_max"  	: 0,
			
				"+no_bfm_delays":"1",		
		        "+EN_FSYS_SCB":"0",

				"+aiu_qos"				: 0,				
				"+qos_threshold"		: 0,
				"+aiu_qos_threshold"	: 0,
				"+dce_qos_threshold"	: 0,
				"+dmi_qos_threshold"	: 0,
			
				"+newperf_test_scb"			: 1,
				
				"+use_large_memregion"	: "1",
				"+use_dmi_ig_id"		: "0",
			
				"+all_gpra_cmode"		: "1",
				"+noncoh_region_pct"	: "0",
				
				"+no_way_partitioning"	: "1",
				"+all_ways_for_cache"	: 1,
				"+dmi_mem_order": "B",
			
				"+chi_txn_seq_name"		: "chi_subsys_regular_perf_item",
				"+chi_subsys_vseq_name"	: "chi_subsys_perf_vseq",
				"+perf_test":"1",		

				"+force_perf_test_coherent_txn": "0",
				"+noncoherent_test":"1",
				"+sp_ns_0":1,

				"+perf_txn_size": "64",

				"+use_seq_user_addrq":"1",
				"+use_user_addrq":"1000",

				"+force_perf_test_non_exclusive": "1",
				"+force_size": "6",

				"+prob_of_dmi_dii_addr": "100",
				
				"+chi_num_trans"		: "10",
				"+ioaiu_num_trans"		: "10",

				"+label":"perf_test_flav_rw_nc_seq_0ns_0",
				"+sequential": "1",
				"+individual_initiator_addrq": "1",

				"+init_all_cache"   : "1",
				
				"+force_perf_test_mem_attr_allocate": "1",
				"+force_perf_test_mem_attr_cacheable": "1",
				"+force_perf_test_mem_attr_ewa": "1",

				"+force_allocate_txn": "1",
				"+force_cacheable_txn": "1",
				
				"+duty_cycle_enable_perf_test": "1"

			},
		"label": [
				"checkin"
				]	
	},

	"aiu_random_checkin": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2_slow_sram":{"label":["checkin"]},
		"hw_cfg_2_e":{"label":["checkin"]},
		"hw_cfg_31":{"label":["checkin"]},
		"hw_cfg_60_4":{"label":["checkin"]},
	    "hw_config_e_atomic":{"label":["removed_checkin"]},
	    "hw_cfg_tenstorrent_4cn": {"label":["removed_checkin"],"plusargs": {"force_dii_min_credit" : "1"}},
		"hw_cfg_45_e":{"label":["removed_checkin"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}}
		},
	    "iter": 1,
	    "plusargs": {
		"+use_large_memregion": "1",
		"+dmi_qos_threshold":"3n3n3n3n3n3n3n3n3n3",
		"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2",
		"+dmi_qos_rsved":"10000202",
		"+chi_num_trans": "30",
		"+ioaiu_num_trans": "30",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
        "+FSYS_TIME_DECAY": "1750000000",
        "+EN_MEM_CHECK" : "1"
	    },
	    "label": [
		"checkin"
	    ]
	},
        "aiu_random_noncoh": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
        "hw_cfg_45_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_2_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_2":{"plusargs":{}},
		"hw_cfg_2_e":{"label":["fregr", "fmonthly"],"plusargs":{}},
		"hw_config_e_atomic":{"label":["fregr", "fmonthly"],"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}},
		"hw_cfg_3":{
                    "plusargs":{},
                    "flavors"                      : {
                        "checkin_removed": {"iter":1, "label":["fregr", "fmonthly","checkin_removed"], "plusargs":{"+ioaiu_num_trans": "50","+chi_num_trans": "50"}}
                    }
                 },
        "hw_cfg_54":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_55":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_56":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_57":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
		"hw_cfg_6":{},
		"hw_cfg_7_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_8_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{"label":["fregr", "fmonthly"]},
                "hw_cfg_7_all_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{
                    "flavors"                      : {
                        "checkin": {"iter":1, "label":["fregr", "fmonthly","checkin"], "plusargs":{"+ioaiu_num_trans": "50","+chi_num_trans": "50"}}
                    }
                },
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
		"hw_cfg_46":{},
		"hw_cfg_60_4":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_oppo":{},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item","chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup", "fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr", "fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr", "fregr_cov"]},
		"hw_cfg_45_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item","chi_snps_fcov_en": "1"}, "label": ["fregr", "fregr_cov", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
                "hw_cfg_04_grouping":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["fregr", "fmonthly","vcs_migr"]},
        "hw_cfg_meye_q7_dii":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect"},"label":["fregr_sanity","fregr", "fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		           "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "+chi_num_trans": "50","+ioaiu_num_trans": "50","reduce_addr_area":"1","+use_user_addrq": "1"}},
		           "delay_axi_slave"                   : {"iter": 1,"plusargs": { 
					"+k_ace_slave_read_addr_chnl_burst_pct":"0",
					"+k_ace_slave_read_data_chnl_burst_pct":"0",
					"+k_ace_slave_write_addr_chnl_burst_pct":"0",
					"+k_ace_slave_write_data_chnl_burst_pct":"0",
					"+k_ace_slave_write_resp_chnl_burst_pct":"0",
					"+k_ace_slave_read_data_chnl_delay_max":"200",
					"+k_ace_slave_write_resp_chnl_delay_max":"200",
				    "+k_ace_slave_random_dly_dis":"1"}		  }
	               },
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
                "+dmi_qos_threshold":"3n3n3n3n3n3n3n3n3n3",
		"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2",
		"+dmi_qos_rsved":"20000202",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "40",
		"+boot_from_ioaiu": "1",
                "+k_coh_addr_pct": "0",
		"+k_noncoh_addr_pct": "100",
		"+noncoherent_test": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
        "+FSYS_TIME_DECAY": "1750000000"
	    },
	    "label": [
		"sanity_fregr",
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_alloc_lkup": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with random ",
	    "config": {
		"hw_cfg_rydx":{}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+rand_alloc_lookup":"1",
		"+boot_from_ioaiu": "1",
       "+FSYS_TIME_DECAY": "610000000"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_gpra_nsx": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read GPRA are randomly configured secure/non-secure, so addresses secure should be send only to the secure region ",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_7_parity":{},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1","+ioaiu_en":"2n3n4n5"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_error","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"chi_snps_fcov_en": "1","+ioaiu_en":"2n3n4n5"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"chi_snps_fcov_en": "1","+ioaiu_en":"2n3n4n5","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs":{}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_nxpauto":{"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+random_gpra_nsx":1,
		"+random_gpra_secure":1,
		"+FSYS_PRED_OFF" : "1",
	    "+chi_txn_seq_name": "chi_subsys_noatomic_item",
        "+FSYS_TIME_DECAY": "1000000000"
		},
	   "flavors": {
		
	    "reduce_addr_area_aius" : {"iter": 2,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+use_seq_user_addrq": "1"}}
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"ioaiu_random_gpra_nsx_error": {
	    "name": "concerto_fullsys_test",
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "purpose": "GPRA are randomly configured secure/non-secure, so addresses with NS=1 that hit a NSX=0 region should be terminated with an address error ",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_44":{},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs":{}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},       	
     	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
     	"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+random_gpra_secure":"1",
		"+gpra_secure_uncorr_err":"1",
		"+error_test": "1",
	    "+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"error_test"
	    ]
	},
	"chiaiu_random_gpra_nsx_error": {
	    "name": "concerto_fullsys_test",
		"defines":"AXI4_XCHECK_OFF,ASSERT_OFF,OVL_ASSERT_OFF,AXI4PC_EOS_OFF",
	    "purpose": "GPRA are randomly configured secure/non-secure, so addresses with NS=1 that hit a NSX=0 region should be terminated with an address error ",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1","+chi_num_trans": "50"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr_cov","vcs_migr"]},   	
		"hw_cfg_45_e_snps":{ "plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},"label": ["fmonthly"]},   	
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
     	"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
     	"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1","+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fmonthly","fregr_cov","vcs_migr"]},
		"hw_config_semidynamics":{"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "25",
		"+random_gpra_secure":"1",
		"+gpra_secure_uncorr_err":"1",
		"+error_test": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"error_test"
	    ]
	},
	"chiaiu_unconnected_addr_dii": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All CHI random write/read with stach and connectivity",
		"note":"using specific config with unconneted DII from CAIUs to cover undonnected_dii feature",
	    "config": {
			"hw_cfg_resiltech_connectivity_3_fix_unconn_dii":{}
	    },
		"iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "25",
		"+connectivity_testing":"1",
		"+connectivity_dce_cross_check":"1",
       	"+boot_from_ioaiu": "0",
		"+unmapped_add_access": "0"
		,"+error_test": "1", 
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+prob_ace_slave_wr_resp_error": "0",
		"+enable_dii_atomic": null,
		"+atomic_txn_test": null,							
		"+prob_of_dmi_dii_addr": "0", 
		"+k_device_type_mem_pct": "100",
		"+use_dii_intrlv_grp":"1",
		"+k_coh_addr_pct": "0",
		"+k_noncoh_addr_pct": "100",
		"+noncoherent_test": "1",
		"+use_stash": "ignore",
		"+use_nondata": "ignore",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
		"+use_copyback": "ignore",
		"+FSYS_PRED_OFF" : "1",
		"+FSYS_TIME_DECAY": "2500000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"mini_regr",
		"connectivity",
		"error_test"
	    ]
	},
	
	"aiu_random_conn": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with stach and connectivity",
		"note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
	    "config": {
			"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
	        "hw_cfg_resiltech_connectivity_e":{ "plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	        "hw_cfg_ventana_mesh5x5_mpf":{ "plusargs": {"+ioaiu_num_trans": "20", "chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	        "hw_cfg_ventana_mesh6x4_mpf":{ "plusargs": {"+ioaiu_num_trans": "20", "chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	        "hw_cfg_ventana_mesh8x3_mpf":{ "plusargs": {"+ioaiu_num_trans": "20", "chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	        "hw_cfg_resiltech_mesh_mpf":{ "plusargs": {"chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
			"hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["vcs_migr"]},
			"hw_cfg_meye_q7_dii":{"plusargs":{}, "label": ["vcs_migr"]}
	    },
		"iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_stash": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+connectivity_testing":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item_connect",
		"+connectivity_dce_cross_check":"1",
       	"+boot_from_ioaiu": "1",
		"+FSYS_TIME_DECAY": "2500000000"
	    },
		"flavors": {
		"reduce_addr_area_chi"                   : {"iter": 1,"plusargs": { "+end_of_sim_fault_check": "1","reduce_addr_area":"1"}},
	    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "+end_of_sim_fault_check": "1","reduce_addr_area":"1","+use_user_addrq": "1"}},
		"unconnected_addr": {"plusargs": { "+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
		                                   "+chi_txn_seq_name": "chi_subsys_regular_item",
		                                   "+prob_ace_snp_resp_error": "0",
										   "+prob_ace_slave_rd_resp_error": "0",
										   "+SNPrsp_with_non_data_error": 	"0",
										   "+SNPrsp_with_data_error": 		"0",
										   "+chi_data_flit_non_data_err": 	"0",
										   "+chi_data_flit_data_err": 		"0",
										   "+prob_ace_slave_wr_resp_error": "0", "+FSYS_PRED_OFF" : "1"}
							},
		"unconnected_addr_dii": {"plusargs": {"+unmapped_add_access": "0","+connectivity_testing": "1","+error_test": "1", 
		                        "+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
								"+prob_ace_snp_resp_error": "0",
								"+prob_ace_slave_rd_resp_error": "0",
								"+SNPrsp_with_non_data_error": 	"0",
								"+SNPrsp_with_data_error": 		"0",
								"+chi_data_flit_non_data_err": 	"0",
								"+chi_data_flit_data_err": 		"0",
								"+prob_ace_slave_wr_resp_error": "0",
								"+prob_of_dmi_dii_addr": "0", "+k_device_type_mem_pct": "100",
								"+k_coh_addr_pct": "0", "+k_noncoh_addr_pct": "100",
								"+ioaiu_num_trans": "100", "+chi_num_trans": "100",
								"+noncoherent_test": "1","+use_stash": "ignore", "+use_nondata": "ignore", "+use_copyback": "ignore",
								"+FSYS_PRED_OFF" : "1"}
							}
		},
	    "label": [
		"fregr", "fmonthly",
		"fregr_inhousevip",
		"tempo",
		"connectivity",
		"mini_regr"
	    ]
	},
	"aiu_random_trace_capture_test": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{ "plusargs": {},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_oppo":{},
         "hw_cfg_meye_q7_interleave_fr":{ "label": ["fregr", "fmonthly","vcs_migr"]},
         "hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]},
		"hw_cfg_rydx":{},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+trace_capture_en": "1",
		"+native_trace_weight": "50",
        "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
      "+FSYS_TIME_DECAY": "1000000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_pcie_order": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
        "hw_cfg_6":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"chi_snps_fcov_en": "1","+FSYS_TIME_DECAY":"3500000000"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+FSYS_TIME_DECAY":"3500000000"},"label": ["fmonthly"]},
		"hw_cfg_oppo":{},
        "hw_cfg_meye_q7_interleave_fr":{ "plusargs": {"+FSYS_TIME_DECAY":"3500000000"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_regular_item_connect", "+FSYS_TIME_DECAY":"3500000000"},"label":["fregr", "fmonthly"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_regular_item_connect", "+FSYS_TIME_DECAY":"3500000000"},"label":["fregr", "fmonthly"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_regular_item_connect", "+FSYS_TIME_DECAY":"3500000000"},"label":["fregr", "fmonthly"]},
        "hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label":["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+FSYS_TIME_DECAY": "5000000000"}}
			
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+ace_transorder_mode": "2",
      "+FSYS_TIME_DECAY": "1500000000"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr"]},	
		"hw_cfg_45_e_IOAIUp":{ "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs": {"+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs": {"+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs": {"+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{ "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37":{ "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{ "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs": {"+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{ "label": ["fregr"]},
		"hw_cfg_45_e":{"label": ["fregr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"+en_all_txn_wts"	: null,"+all_ways_for_cache":null},"label": ["fregr"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"label": ["fregr"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr"]},
		"hw_cfg_nxpauto":{"label": ["fregr"]}
	    },
	    "iter": 4,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}}
	    },
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
			"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
			"+k_ace_slave_read_data_chnl_burst_pct":  "70",
			"+k_ace_slave_write_addr_chnl_burst_pct": "70",
			"+k_ace_slave_write_data_chnl_burst_pct": "70",
			"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+chi_num_trans": "500",
		"+ioaiu_num_trans": "500",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
      "+FSYS_TIME_DECAY": "3000000000",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1"
	    },
	    "label": [
                "weekly",
		"fmonthly",
		"lregr"
	    ]
	},
	"aiu_random_short": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_42_mix":{"label":["fregr_nightly"],"plusargs":{}},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{},"label": ["fregr_nightly"]},
		"hw_cfg_wave":{"label": ["fregr_nightly", "fweekly"],"plusargs":{"+chi_num_trans": "20","+ioaiu_num_trans": "20"}},
		"hw_cfg_45_slow_sram":{"label": ["fregr_nightly", "fweekly"],"plusargs":{"+chi_num_trans": "20","+ioaiu_num_trans": "20"}},
		"hw_cfg_44":{"label": ["fregr_nightly", "fweekly"],"plusargs":{"+chi_num_trans": "20","+ioaiu_num_trans": "20"}},
		"hw_cfg_2_slow_sram":{"label": ["fregr_nightly", "fweekly"],"plusargs":{"+chi_num_trans": "20","+ioaiu_num_trans": "20"}},
		"hw_cfg_2_e":{"label":["fregr_nightly", "fweekly"],"plusargs":{}},
		"hw_cfg_3":{"label":["fregr_nightly", "fweekly","checkin_removed"], "plusargs":{}},
        "hw_cfg_54":{"label": ["fregr_nightly", "fweekly"],"plusargs":{}},	
        "hw_cfg_55":{"label": ["fregr_nightly", "fweekly"],"plusargs":{}},	
        "hw_cfg_56":{"label": ["fregr_nightly", "fweekly"],"plusargs":{}},	
        "hw_cfg_57":{"label": ["fregr_nightly", "fweekly"],"plusargs":{}},	
		"hw_cfg_7_e":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_8_e":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_10_e":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_17_mesh_mpf":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_7_all_ecc":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_7_ecc":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_7_parity":{"label":["fregr_nightly", "fweekly"]},
        "hw_cfg_7_all_parity":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_31":{"label":["fregr_nightly", "fweekly","checkin"], "plusargs":{}},
		"hw_cfg_32":{"label":["fregr_nightly"], "plusargs":{}},
		"hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_nightly"]},
                "hw_cfg_04_grouping":{"label": ["fregr_nightly"]},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_config_atomic_1":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr_nightly","fweekly","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_nightly", "fweekly",""]},
		"hw_cfg_45_e":{"plusargs":{}, "label": ["","fregr_nightly", "fweekly","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly","fregr_ioaiup_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_async_int":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}},
		"hw_cfg_async_int_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly","fregr_ioaiup_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr_ioaiup_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly", "fweekly","","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_nightly"]},
                "hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{}, "label": ["fregr_nightly"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_if_parity_chk":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly"]},
		"hw_cfg_45_e_axi5_snps":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly"]},
                "hw_cfg_45_e_axi5":{"plusargs":{}, "label": ["fregr_nightly"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly"]},
                "hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{}, "label": ["fregr_nightly"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{}, "label": ["fregr_nightly","fregr_ioaiup_nightly", "fweekly","vcs_migr"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly","fregr_ioaiup_nightly", "fweekly","vcs_migr"]},
		"hw_cfg_45_e_snps_if_parity_chk":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["","fregr_ioaiup_nightly", "fweekly","vcs_migr"]},
		"hw_cfg_45_e_ace5_snps":{"plusargs":{"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1"}, "label": ["fregr_nightly"]},
		"hw_cfg_45_e_ace5":{"plusargs":{}, "label": ["","fregr_nightly", "fweekly","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{}, "label": ["fregr_nightly", "fweekly","vcs_migr"]},
        "hw_cfg_meye_q7_dii":{"plusargs":{}, "label": ["fregr_nightly", "fweekly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr_nightly", "fweekly"]},
		"hw_cfg_ipsg_mpf":{"label":["fregr_nightly", "fweekly"]},
		"hw_cfg_flc":{ "label": ["fregr_nightly","vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr_nightly", "fmonthly"]},
		"hw_config_semidynamics":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr_nightly"]}
		},
	    "iter": 1,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
        "+FSYS_TIME_DECAY": "2500000000",
		"+k_sim_timeout": "25",
        "+EN_MEM_CHECK" : "1",
        "+EN_COH_CHECK" : "1"
	    },
	    "label": [
		"cfg_test",
        "weekly",
		"sanity_fregr",
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_no_delay": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_6":{},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e":{ "plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1"},"label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":null,"+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0","+SYNPS_AXI_SLV_ZERO_DELAY_EN":"1","+def_ready_one_val_at_target_native_if":"null"}, "label": ["fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":null,"+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0","+SYNPS_AXI_SLV_ZERO_DELAY_EN":"1","+def_ready_one_val_at_target_native_if":"null"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":null,"+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0","+SYNPS_AXI_SLV_ZERO_DELAY_EN":"1","+def_ready_one_val_at_target_native_if":"null"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":null,"+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0","+SYNPS_AXI_SLV_ZERO_DELAY_EN":"1","+def_ready_one_val_at_target_native_if":"null"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":null,"+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0","+SYNPS_AXI_SLV_ZERO_DELAY_EN":"1","+def_ready_one_val_at_target_native_if":"null"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"20000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "30"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+no_delay": "1",
		"+boot_from_ioaiu": "1",
      "+FSYS_TIME_DECAY": "1000000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_xprop": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read",
	    "config": [
		"hw_cfg_7_all_ecc_xprop_xtrap",
		"hw_cfg_7_all_ecc_xprop_resolve",
		"hw_cfg_7_all_ecc_xprop_pass",
		"hw_cfg_10_e_xprop_xtrap",
		"hw_cfg_10_e_xprop_resolve",
		"hw_cfg_10_e_xprop_pass",
		"hw_cfg_23_xprop_xtrap",
		"hw_cfg_23_xprop_resolve",
		"hw_cfg_23_xprop_pass",
		"hw_cfg_31_xprop_xtrap",
		"hw_cfg_31_xprop_resolve",
		"hw_cfg_31_xprop_pass",
		"hw_cfg_40_xprop_xtrap",
		"hw_cfg_40_xprop_resolve",
		"hw_cfg_40_xprop_pass"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
	    },
	    "xpropargs": {
		"xprop_init_disable_time": "100ns"
	    },
	    "label": [
                "weekly",
		"regr_xprop"
	    ]
	},
	"aiu_random_reset": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with hard reset",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+chi_num_trans": "20",
		"+ioaiu_num_trans": "20",
		"+hard_reset_en": "null",
		"+k_sim_timeout": "5"
	    },
	    "label": [
		"fregr_reset"
	    ]
	},
	"aiu_random_tempo_neg_test_dmi_smc": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with Data integrity error injected in DMI SMC for Tempo sanity test",
	    "config": [
		"hw_cfg_23",
		"hw_cfg_12",
		"hw_cfg_14",
		"hw_cfg_30"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+inject_error_all_dmi_smc":null,
		"+chiaiu_scb_en": "0",
		"+ioaiu_scb_en": "0",
		"+dce_scb_en": "0",
		"+dmi_scb_en": "0",
		"+disable_pri_check":"1",
		"+disable_qos_check":"1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_tempo_neg_test_chi_snp_dat": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with Data integrity error injected in CHI Snp Data Resp for Tempo sanity test",
	    "config": [
		"hw_cfg_23",
		"hw_cfg_12",
		"hw_cfg_14",
		"hw_cfg_30"
	    ],
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+inject_error_all_chi_snp_data_rsp":null,
		"+chiaiu_scb_en": "0",
		"+ioaiu_scb_en": "0",
		"+dce_scb_en": "0",
		"+dmi_scb_en": "0",
		"+disable_pri_check":"1",
		"+disable_qos_check":"1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_resp_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with rd , wr or snoop resp error",
	    "config": {
		"hw_cfg_2_e":{"label":["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{"label":["fregr", "fmonthly"]},
        "hw_cfg_7_all_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_error_item_connect","+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2","+dmi_qos_rsved":"20000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_error_item_connect","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_error_item_connect","chi_snps_fcov_en": "1","+EN_FSYS_SCB" : "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_60_4":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_error_item_connect"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 2,"plusargs": { "+chi_num_trans": "50","reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}}
			
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
		"+SNPrsp_with_non_data_error": 	"20",
		"+SNPrsp_with_data_error": 		"20",
		"+prob_ace_snp_resp_error": "20",
		"+prob_ace_slave_rd_resp_error": "20", 
		"+prob_ace_slave_wr_resp_error": "20",
		"+chi_data_flit_non_data_err": 	"20",
		"+chi_data_flit_data_err": 		"20",
		"+dtwrsp_cmstatus_with_error": 1,
		"+chi_txn_seq_name": "chi_subsys_regular_error_item",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	   },

	"aiu_random_all_ops_no_dvm_resp_err": {
	    "name": "concerto_fullsys_test",
	"_hash_tag_1": "#Stimulus.FSYS.prev371_all_chiaiu_and_ioaiu_native_intf",
	"_hash_tag_2": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_axi5_256b",
	"_hash_tag_3": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_axi5_512b",
	"_hash_tag_4": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACElite_256b",
	"_hash_tag_5": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACElite_512b",
	"_hash_tag_6": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACE5lite_256b",
	"_hash_tag_7": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACE5lite_512b",
	    "purpose": "All Aius random write/read with rd , wr or snoop resp error",
	    "config": {
		"hw_cfg_2_e":{"label":["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37":{"iter": 7,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_error","fregr","fregr_cov","fregr_ioaiup","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_snps":{"iter": 7,"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr_error","fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1","+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr","if_parity_chk_cfg_random_stimul"]},
		"hw_cfg_async_int_snps":{"iter": 1,"plusargs":{"+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_async_int":{"iter": 1,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"iter": 7,"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr_error","fregr","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"iter": 7,"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_error","fregr_cov","fregr_ioaiup","fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_IOAIUp":{"iter": 7,"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_e_snps_IOAIUp":{"iter": 7,"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"iter": 5,"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_error_item_connect","+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"20000202","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{ "plusargs":{"+chi_txn_seq_name": "chi_subsys_error_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{ "plusargs":{"+chi_txn_seq_name": "chi_subsys_error_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs":{}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["fregr_cov","fregr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_error_item_connect","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0"},"label": ["fregr_sanity","fregr", "fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_error_item_connect"},"label": ["fregr", "fmonthly"]}
      },
	    "iter": 3,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		          "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50","+k_coh_noncoh_collision":"1"}},
                          "stress_starv" : {"iter":2,  "plusargs":{"+stress_starv" :null, "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50","+k_coh_noncoh_collision":"1"}},
		           "delay_axi_slave"                   : {"iter": 1,"plusargs": { 
					"+k_ace_slave_read_addr_chnl_burst_pct":"0",
					"+k_ace_slave_read_data_chnl_burst_pct":"0",
					"+k_ace_slave_write_addr_chnl_burst_pct":"0",
					"+k_ace_slave_write_data_chnl_burst_pct":"0",
					"+k_ace_slave_write_resp_chnl_burst_pct":"0",
					"+k_ace_slave_read_data_chnl_delay_max":"200",
					"+k_ace_slave_write_resp_chnl_delay_max":"200",
				    "+k_ace_slave_random_dly_dis":"1"}		  }
	               },
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
		"+exp_cmp_rsp_cmstatus_error_in_chi":"1",
        "+use_nondata": "1",
        "+use_copyback": "1",
        "+use_stash": "1",
		"+SNPrsp_with_non_data_error": 	"20",
		"+SNPrsp_with_data_error": 		"20",
		"+prob_ace_snp_resp_error": "20",
		"+prob_ace_slave_rd_resp_error": "20", 
		"+prob_ace_slave_wr_resp_error": "20",
		"+chi_data_flit_non_data_err": 	"20",
		"+chi_data_flit_data_err": 		"20",
		"+dtwrsp_cmstatus_with_error": 1,
		"+chi_txn_seq_name": "chi_subsys_error_item",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},	
	"aiu_random_all_ops_no_dvm_resp_err_slv_reordering_en": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with rd , wr or snoop resp error. Slave reordering enalbed in synopsys vip slave. Valid only when stimulus from synopsys vip is enabled.",
	    "config": {
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]},
		"hw_cfg_ncore37_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]},
		"hw_cfg_nxpauto_snps":{"plusargs": {"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_error_item_connect","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0"},"label": ["fregr","fregr_slv_reordering_en"]}
      },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		          "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50","+k_coh_noncoh_collision":"1"}},
                          "stress_starv" : {"iter":1,  "plusargs":{"+stress_starv" :null, "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50","+k_coh_noncoh_collision":"1"}}
	               },
	    "plusargs": {
                "+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+use_large_memregion": "1",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
		"+exp_cmp_rsp_cmstatus_error_in_chi":"1",
        "+use_nondata": "1",
        "+use_copyback": "1",
        "+use_stash": "1",
		"+SNPrsp_with_non_data_error": 	"20",
		"+SNPrsp_with_data_error": 		"20",
		"+prob_ace_snp_resp_error": "20",
		"+prob_ace_slave_rd_resp_error": "20", 
		"+prob_ace_slave_wr_resp_error": "20",
		"+chi_data_flit_non_data_err": 	"20",
		"+chi_data_flit_data_err": 		"20",
		"+dtwrsp_cmstatus_with_error": 1,
		"+chi_txn_seq_name": "chi_subsys_error_item",
		"+chi_snp_seq_name": "chi_subsys_snoop_error_item",
		"+FSYS_PRED_OFF" : "1",
      "+SYNPS_AXI_SLV_DII_RANDMIZE_REORDERING": "1","+val_dii_read_data_reordering_depth": "4","+SYNPS_AXI_SLV_ZERO_DELAY_wt": "0","+SYNPS_AXI_SLV_SHORT_DELAY_wt": "0","+SYNPS_AXI_SLV_LONG_DELAY_wt": "100","+SYNPS_AXI_SLV_DMI_RANDMIZE_REORDERING": "1","+val_dmi_read_data_reordering_depth": "4"
	    },
	    "label": [
	    ]
	},	
	"aiu_random_corr_err": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with correctable error injection & check resp error",
	    "config": {
		"hw_cfg_2_e":{"label":["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_ecc":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_all_parity":{"label":["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
	    "hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0"}, "label": ["fmonthly"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{ "plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{ "plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly"]}
      },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		     "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "+chi_num_trans": "50","reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}}
			
		},
	    "plusargs": {
		"+use_large_memregion": "1",
		"+CONC-8860-WORKAROUND": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+error_test":"1",
        "+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",
		"+inject_correctable_error": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+boot_from_ioaiu": "1",
		"+FSYS_PRED_OFF" : "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo",
		"mini_regr"
	    ]
	},
	"aiu_random_dce_fix_index": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dce snoop filter",
		"_comment": "Removed nxpauto from regressions because CONC-14087. Addr Mgr fails trying to generate NONCOH addr for AIU5(not connected to any DII, all DMIs are COH",
	    "config": {
		"hw_cfg_2_e":{"plusargs": {"+ioaiu_num_trans": "0"},"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": [ "fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs": {}, "label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]}
	    },
	    "iter": 2,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "10",
		"+k_sim_timeout": "40",
		"+boot_from_ioaiu": "1",
		"+dce_fix_index": null,
		"+coherent_test": "1",
		"+prob_of_dmi_dii_addr": "100",
		"+k_device_type_mem_pct": "0",
		"+use_large_memregion": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "2500000000",
		"+use_user_addrq": "400"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_dce_fix_index_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dce snoop filter",
		"_comment": "Removed nxpauto from regressions because CONC-14087. Addr Mgr fails trying to generate NONCOH addr for AIU5(not connected to any DII, all DMIs are COH",
	    "config": {
		        "hw_cfg_ncore37":{"label": ["fregr","fregr_ioaiup"]},
		        "hw_cfg_ncore37_no_owo":{"label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		        "hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"label": ["fregr"]},
			"hw_cfg_2_e":{"label": ["fregr"]},
			"hw_cfg_45_e":{"label": ["fregr"]},
			"hw_cfg_ipsg_mpf":{"label": ["fregr"]}
		},
	    "iter": 2,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "500",
		"+ioaiu_num_trans": "500",
		"+k_sim_timeout": "40",
		"+dce_fix_index": null,
		"+coherent_test": "1",
		"+prob_of_dmi_dii_addr": "100",
		"+k_device_type_mem_pct": "0",
		"+use_large_memregion": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "2500000000",
		"+use_user_addrq": "400"
	    },
	    "label": [
		"fmonthly",
		"lregr"
	    ]
	},
	"aiu_random_dmi_fix_index": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dmi smc",
	    "config": {
		"hw_cfg_2_e":{"label":["fregr", "fmonthly"]},
		"hw_cfg_7_parity":{},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_ipsg_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"label":["fregr", "fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"label":["fregr", "fmonthly"]}	
	    },
	    "iter": 1,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "40",
		"+boot_from_ioaiu": "1",
		"+dmi_fix_index": null,
		"+use_large_memregion": "1",
		"+use_user_addrq": "400",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
                "+FSYS_TIME_DECAY": "1100000000"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_dmi_fix_index_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read to same index in dmi smc",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr"]},
		"hw_cfg_ncore37":{"label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"label": ["fregr"]},
		"hw_cfg_45_e":{"label": ["fregr"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr"]},
	   "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr"]},
		"hw_cfg_nxpauto":{"label": ["fregr"]}
	    },
	    "iter": 2,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "500",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "40",
		"+dmi_fix_index": null,
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+use_large_memregion": "1",
      "+FSYS_TIME_DECAY": "2500000000",
		"+use_user_addrq": "400"
	    },
	    "label": [
		 "fmonthly",
		"lregr"
	    ]
	},
	"chiaiu_random_excl_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All chi Aius random write(clnunq)/read(rdshd) to same address and exclusive txn",
	    "config": {
        "hw_cfg_2":{"label": ["chi_fregr", "fmonthly"]},
		"hw_cfg_2_e":{"label": ["chi_fregr", "fmonthly"]},
		"hw_cfg_3":{"plusargs":{"+use_user_addrq": "5","+chiaiu_en":"0n1","+min_use_user_addrq":"5"}},
		"hw_cfg_10_e":{"plusargs":{"label": ["chi_fregr", "fmonthly"]}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{"label": ["chi_fregr", "fmonthly"]}},
		"hw_cfg_14":{"label": ["chi_fregr", "fmonthly"]},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_11":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e":{"label": ["chi_fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"+use_user_addrq": "1","+min_use_user_addrq":"1","+chiaiu_en":"0","force_dii_min_credit" : "1"},"label": ["chi_fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["chi_fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["chi_fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["chi_fregr", "fmonthly"]},
		"hw_config_semidynamics":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "0",
		"+coherent_test": "1",
		"+en_excl_txn": "1",
		"+use_large_memregion": "1",
		"+use_user_addrq": "20",
		"+EN_SYS_EVENT_CHECK":"1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
		"+EN_FSYS_SCB": "1"
	    },
	    "label": [
		"fregr_inhousevip",
		"exclusive_regr",
		"chiaiu_exclusive_regr",
		"coh_exclusive_regr",
		"chiaiu_sys_event_regr"
	    ]
	},
	"chiaiu_random_excl_noncoh_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All chi Aius random readnosnp and writenosnp to same address and exclusive txn",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"label": ["fregr_cov"]},
		"hw_cfg_45_e":{"label": ["fregr_cov"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr_cov"]},		
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["fregr_cov"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"}, "label": ["fregr_cov"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect"},"label": ["fmonthly"]},
		"hw_config_semidynamics":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10"},"label": ["fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "0",
		"+use_large_memregion": "1",
		"+en_excl_noncoh_txn": "1",
        "+noncoherent_test": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
		"+EN_SYS_EVENT_CHECK":"1",
		"+use_user_addrq": "10"
	    },
	    "label": [
		"fregr_inhousevip",
		"exclusive_regr",
		"chiaiu_exclusive_regr",
		"noncoh_exclusive_regr",
		"chiaiu_sys_event_regr"
	    ]
	},
	"ioaiu_random_excl_noncoh_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All IOAius random readnosnp and writenosnp to same address and exclusive txn",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_60_4":{"label": ["fregr_cov"]},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"label": ["fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"label": ["fregr_cov"]},
		"hw_cfg_45_e":{"label": ["fregr_cov"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_resiltech_connectivity_e":{ "plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{ "plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+ioaiu_num_trans": "50",
		"+axi4_none_exclusive": "0",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test": "1",
		"+en_excl_noncoh_txn": "1",
	    "+exclusive_weight": "90",
        "+alloc_rd_en":"0",
        "+alloc_wr_en":"0",
		"+EN_SYS_EVENT_CHECK":"1",
		"+use_user_addrq": "100"
	    },
	    "label": [
		"exclusive_regr",
		"coh_exclusive_regr",
		"ioaiu_exclusive_regr",
		"noncoh_exclusive_regr",
		"fregr_inhousevip",
      	"fsys_scb_regr",
		"ioaiu_sys_event_regr"
	    ]
	},


	"ioaiu_random_excl_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All IOAius random write(clnunq)/read(rdshd) to same address and exclusive txn",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{}},
		"hw_cfg_17_mesh_mpf":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"label": ["fregr","fregr_IO_DisableRdInterleave"],"plusargs": {"fsys_force_sameaxid": "1","+use_user_addrq": "50","min_use_user_addrq":"40"}},
		"hw_cfg_60_4":{"label": ["fregr","fregr_cov", "fmonthly"],"plusargs": {"fsys_force_sameaxid": "1","+use_user_addrq": "50","min_use_user_addrq":"40"}},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"+min_use_user_addrq":"18"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"+min_use_user_addrq":"12"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"label": ["fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"label": ["fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr", "fmonthly"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr", "fmonthly"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+ioaiu_num_trans": "100",
		"+axi4_none_exclusive": "0",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+en_excl_txn": "1",
		"+coherent_test": "1",
		"+use_large_memregion": "1",
        "+FSYS_TIME_DECAY": "1500000000",
        "+exclusive_weight": "90",
        "+alloc_rd_en":"0",
        "+alloc_wr_en":"0",
		"+EN_SYS_EVENT_CHECK":"1",
		"+use_user_addrq": "20"
	    },
	    "label": [
		"exclusive_regr",
		"coh_exclusive_regr",
		"ioaiu_exclusive_regr",
		"fregr_inhousevip",
      	"fsys_scb_regr",
		"ioaiu_sys_event_regr"
	    ]
	},
	"aiu_random_noncoh_excl_dii_dmi": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All IOAius  random noncoh with exclusive txn to dii & dmi to test new exclusif monitor",
		"_hash_tag_1": "#Stimulus.FSYS.noncoh.ExFail",
		"_hash_tag_2": "#Stimulus.FSYS.noncoh.ExPass",
	    "config": {
		"hw_cfg_40":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_14":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"},"label": ["fregr"]},
		"hw_cfg_42":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"}},
		"hw_cfg_46":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"}},
		"hw_cfg_11":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"}},
		"hw_cfg_12":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"}},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"},"label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"},"label": ["fregr","fregr_cov"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1"},"label": ["fregr","fregr_cov"]},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1","+chi_num_trans": "0"},"label": ["fregr","fregr_cov", "fmonthly"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+prob_of_dmi_dii_addr":"0","+use_dii_intrlv_grp":"1","+chi_num_trans": "0","+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},			
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr_cov"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"}, "label": ["fregr_cov"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"+k_directed_excl": "1","+en_excl_txn": "1","axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1","+process_cmdline_args_snps":"1"},"label": ["fregr_sanity","fregr"]}
	    },
	    "iter": 5,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+ioaiu_num_trans": "100",
		"+chi_num_trans": "100",
		"+axi4_none_exclusive": "0",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
        "+noncoherent_test": "1",
		"+en_excl_noncoh_txn": "1",
	    "+exclusive_weight": "90",
		"+EN_FSYS_SCB":"1",
        "+alloc_rd_en":"0",
        "+alloc_wr_en":"0",
		"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
		"+EN_SYS_EVENT_CHECK":"1",
		"dii_sys_event_disable":"0",
		"dmi_sys_event_disable":"0"
	    },
	    "label": [
		"exclusive_regr",
		"ioaiu_exclusive_regr",
		"noncoh_exclusive_regr",
		"fregr_inhousevip",
      	"fsys_scb_regr",
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr"
	    ]
	},

	"aiu_random_excl_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write(clnunq)/read(rdshd) to same address and exclusive txn",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_3":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{"+min_use_user_addrq":"20"},"label": ["fregr", "fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_14":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"18"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"12"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"60"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"60"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["fregr", "fmonthly"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["fregr", "fmonthly"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["vcs_migr"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr","fmonthly"]},
		"hw_cfg_nxpauto_snps":{"iter": 2,"plusargs": {"+k_directed_excl": "1","+en_excl_txn": "1","axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_cohexcl_item","chi_snps_fcov_en": "1","reduce_addr_area":"4","+process_cmdline_args_snps":"1"},"label": ["fregr_sanity","fregr"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "0",
		"+en_excl_txn": "1",
		"+use_large_memregion": "1",
		"+axi4_none_exclusive": "0",
	    "+exclusive_weight": "90",
        "+alloc_rd_en":"0",
        "+alloc_wr_en":"0",
		"+coherent_test": "1",
		"+chi_txn_seq_name": "chi_subsys_regular_item",
      	"+FSYS_TIME_DECAY": "2500000000",
		"+use_user_addrq": "20"
	    },
	    "label": [
		"fregr_inhousevip",
		"exclusive_regr",
		"chiaiu_exclusive_regr",
		"ioaiu_exclusive_regr",
		"coh_exclusive_regr",
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr"
	    ]
	},
	"aiu_random_sys_event_en_dis": {
	    "name": "concerto_fullsys_evt_en_dis_test",
	    "purpose": "All Aius random write(clnunq)/read(rdshd) to same address and exclusive txn with enabling disabling system event receivers",
	    "config": {
			"hw_cfg_2_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
			"hw_cfg_3":{"plusargs":{},"label": ["fregr", "fmonthly"]},
			"hw_cfg_10_e":{"plusargs":{"+min_use_user_addrq":"20"},"label": ["fregr", "fmonthly"]},
			"hw_cfg_rvsilicon_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
			"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
			"hw_cfg_14":{"label": ["fregr", "fmonthly"]},
			"hw_cfg_23":{},
			"hw_cfg_12":{},
			"hw_cfg_30":{},
			"hw_cfg_31":{},
			"hw_cfg_38":{"plusargs":{}},
			"hw_cfg_44":{},
			"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		        "hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+ioaiu_en":"2n3n4n5"}, "label": ["fregr_cov"]},
		        "hw_cfg_45_e_IOAIUp":{"plusargs":{"+ioaiu_en":"2n3n4n5"}, "label": ["ace5lite_owo_fregr"]},
		        "hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"18"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		        "hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"12"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"60"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"chi_snps_fcov_en": "1","+min_use_user_addrq":"60"}, "label": ["fregr_tile"]},
		        "hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
			"hw_cfg_45_e":{"label": ["fregr", "fmonthly","fregr_cov"],"plusargs":{"+ioaiu_en":"2n3n4n5"}},
			"hw_cfg_45_e_snps":{"label": ["fmonthly"],"plusargs":{"+ioaiu_en":"2n3n4n5","+en_all_txn_wts"	: null}},
			"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["fregr", "fmonthly"]},
			"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect","+use_user_addrq": "10","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["fregr", "fmonthly"]},
			"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{"+use_user_addrq": "20","+chiaiu_en":"0","+min_use_user_addrq":"10","+ioaiu_en": "0"}, "label": ["vcs_migr"]},			
		    "hw_cfg_2":{"plusargs":{},"label": ["", "fmonthly"]}
	    },
	    "iter": 1,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+en_excl_txn": "1",
		"+use_large_memregion": "1",
		"+axi4_none_exclusive": "0",
	    "+exclusive_weight": "90",
        "+alloc_rd_en":"0",
        "+alloc_wr_en":"0",
		"+coherent_test": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      	"+FSYS_TIME_DECAY": "2500000000",
		"+use_user_addrq": "20"
	    },
	    "label": [
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr"
	    ]
	},
	
	"aiu_random_sys_event": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with AIU to AIU sys_event",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_2":{"plusargs":{},"label": ["", "fmonthly"]},
		"hw_cfg_3":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_14":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_11":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{},
		"hw_cfg_43":{},
		"hw_cfg_44":{},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
                "hw_cfg_04_grouping":{},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},		
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"+coherent_test": "1","+k_directed_excl": "1","+en_excl_txn": "1","axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_cohexcl_item","chi_snps_fcov_en": "1","reduce_addr_area":"4","+use_user_addrq": "1"},"label": ["fregr_sanity","fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+en_sys_event_master":"1",
		"+EN_SYS_EVENT_CHECK":"1",
        "+FSYS_TIME_DECAY": "1500000000"
	    },
	    "label": [
		"sanity_fregr",
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr"
	    ]
	},
	"aiu_random_sys_event_hds_timeout": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with AIU to AIU sys_event force not sending ack to issue hadshak timeout error",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"+coherent_test": "1","+k_directed_excl": "1","+en_excl_txn": "1","axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_cohexcl_item","chi_snps_fcov_en": "1","reduce_addr_area":"4","+use_user_addrq": "1"},"label": ["fregr"]},
		"hw_cfg_2_e":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_60_4_IO_DisableRdInterleave":{"label": ["fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_60_4":{"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_rvsilicon_mpf":{"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_error","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
                "hw_cfg_04_grouping":{},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},		
		"hw_cfg_resiltech_connectivity_e":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly","fregr_cov"]},	
		"hw_cfg_resiltech_mesh_mpf":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_regular_item_connect"},"label": ["fregr", "fmonthly","fregr_cov"]}	
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+en_sys_event_hds_timeout":"1",
		"+sys_event_errdeten":"1",
		"+error_test":"1",
		"+EN_SYS_EVENT_CHECK":"1",
		"+prob_ace_snp_resp_error": "0",
		"+prob_ace_slave_rd_resp_error": "0", 
		"+prob_ace_slave_wr_resp_error": "0",
		"+SNPrsp_with_non_data_error": 	"0",
		"+SNPrsp_with_data_error": 		"0",
		"+chi_data_flit_non_data_err": 	"0",
		"+chi_data_flit_data_err": 		"0",		
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+EN_FSYS_SCB": "0",
        "+FSYS_TIME_DECAY": "1500000000"
	    },
	    "label": [
		"sanity_fregr",
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr"
	    ]
	},

	"aiu_random_excl_noncoh_fix_addr": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random readnosnp and writenosnp to same address and exclusive txn",
	    "config": {
		"hw_cfg_2_e":{"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_44":{},
		"hw_cfg_resiltech_connectivity_e":{ "label": ["vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{ "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"+k_directed_excl": "1","+en_excl_txn": "1","axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"4"},"label": ["fregr_sanity","fregr"]},
		"hw_cfg_nxpauto":{}
	    },
	    "iter": 1,
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "50",
		"+ioaiu_num_trans": "50",
		"+k_sim_timeout": "25",
		"+use_large_memregion": "1",
		"+boot_from_ioaiu": "0",
		"+en_excl_noncoh_txn": "1",
        "+noncoherent_test": "1",
		"+axi4_none_exclusive": "0",
	    "+exclusive_weight": "90",
        "+alloc_rd_en":"0",
        "+alloc_wr_en":"0",
		"+EN_SYS_EVENT_CHECK":"1",
		"+use_user_addrq": "100"
	    },
	    "label": [
		"fregr_inhousevip",
		"exclusive_regr",
		"chiaiu_exclusive_regr",
		"ioaiu_exclusive_regr",
		"noncoh_exclusive_regr",
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr"
	    ]
	},

	"aiu_random_nondata": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with make/clean",
	    "config": {
        "hw_cfg_45_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_2_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
        "hw_cfg_54":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_55":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_56":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
        "hw_cfg_57":{"label": ["fregr", "fmonthly"],"plusargs":{}},	
		"hw_cfg_6":{},
		"hw_cfg_2_e":{ "label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_7_e":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
        "hw_cfg_11":{"plusargs":{}},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_40":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_43":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_cov"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_ace5":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_ace5","vcs_migr"]},
		"hw_cfg_45_e_axi5":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_axi5","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_oppo":{},
		"hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs": {"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs": {"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs": {"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["fregr", "fmonthly","vcs_migr"]},
        "hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"},"label": ["fregr_sanity","fregr","fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect"},"label": ["fregr","fmonthly"]}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "30","+FSYS_TIME_DECAY": "4000000000"}},
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+chi_num_trans": "30","+FSYS_TIME_DECAY": "4000000000","+disable_axi_watchdog_timeout":"1"}}
			
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+use_large_memregion": "1",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+chi_txn_seq_name": "chi_subsys_nondata_item",
      "+FSYS_TIME_DECAY": "3000000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"copyback_regr",
		"tempo"
	    ]
	},
	"aiu_random_dtrudty_cov": {
	    "name": "concerto_fullsys_test",
	    "purpose": "generate dtrudyt",  
	    "_comment1": "1-    AIU0-CHI does a ClnUnq, so IX -> UCE, followed by silent cache state transition UCE -> UDP",
		"_comment2": "2-   AIU1-IOAIU does a RdUnq, SnpInvDtr to CHI,  CHI flushes Data to DMI using a DtwMergeMrdUDty",
		"_comment3": "3- DMI sends data to AIU1-IOAIU with a DtrDataUDty",
		"config": {
		"hw_cfg_nxpauto_snps":{"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1"},"label": ["fregr","fmonthly"]},
		"hw_cfg_2_e":{ "label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":null,"+ioaiu_en": "0","+dis_all_txn_wts":"1","+rdunq":"100","+wrnosnp":"100","+num_read":"1","+num_write":"1"}, "label": ["fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": [ "fmonthly"]},
		"hw_cfg_60_4":{"plusargs":{"+exclusive_weight":"0"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{"+exclusive_weight":"0"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1","+chi_num_trans": "50"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_nondata_item_connect","chi_snps_fcov_en": "1","+chi_num_trans": "50"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]}
	    },
	    "iter": 10,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+dtrudty_case":"1",	
		"+reduce_addr_area":"1",
		"+en_ext_silent_txn":"1",
                "+coherent_test": "1",
                "+use_user_addrq": "1",
                "+use_seq_user_addrq": "1",
		"+chi_num_trans": "150",
		"+ioaiu_num_trans": "50",
		"+use_large_memregion": "1",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+chi_txn_seq_name": "chi_subsys_nondata_item",
                "+FSYS_TIME_DECAY": "1550000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"copyback_regr",
		"tempo"
	    ]
	},
	"aiu_random_stash": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All AIUs random write/read with stash",
	    "config": {
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_cov"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_tenstorrent_4cn": {"plusargs":{"+use_single_memregion": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
                "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_num_trans": "0","+chiaiu_en":"none","+chi_txn_seq_name":"chi_subsys_base_item"}, "label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_nxpauto_snps":{"iter":5,"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_stash_item_connect"}, "label": ["fregr_sanity","fregr"]},
		"hw_cfg_codasip":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+process_cmdline_args_snps":"1","+disable_axi_watchdog_timeout":"1"}},
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1"}}
			
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+coherent_test": "1",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+chi_txn_seq_name": "chi_subsys_stash_item",
		"+use_stash": "1",
		"+FSYS_TIME_DECAY": "2500000000"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_stash_forbidden_stashnid": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All AIUs random write/read with stash",
	    "config": {
		"hw_cfg_2_e":{"label": [""],"plusargs":{}},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_tenstorrent_4cn": {"plusargs":{"+use_single_memregion": "1","force_dii_min_credit" : "1"},"label": []},
		"hw_cfg_codasip":{}
	    },
	    "iter": 3,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1"}}
			
		},
	    "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+forbidden_stashnid": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "20",
		"+boot_from_ioaiu": "1",
		"+use_genuce": "1",
		"+chi_txn_seq_name": "chi_subsys_stash_item",
	    "+EN_FSYS_SCB": "0",
		"+use_stash": "1",
		"+FSYS_TIME_DECAY": "2500000000"
	    },
	    "label": [
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_copyback": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random write/read with make/clean",
	    "config": {
		"hw_cfg_2_e":{ "label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_7_e":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_cov"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_ace5":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_ace5","vcs_migr"]},
		"hw_cfg_45_e_axi5":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_axi5","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		"hw_cfg_60_4":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"512"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"512"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"512"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"512"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"512"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1","reduce_addr_area":"512"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
        "hw_cfg_meye_q7_interleave_fr":{ "label": ["fregr", "fmonthly","vcs_migr"]},
        "hw_cfg_meye_q7_dii":{ "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_nxpauto_snps":{"iter": 3,"plusargs": {"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_copyback_item_connect","chi_snps_fcov_en": "1"},"label": ["fregr_sanity","fregr","fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_copyback_item_connect"},"label": ["fregr","fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 2,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "30","+k_coh_noncoh_collision":"1"}},
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+chi_num_trans": "30","+process_cmdline_args_snps":"1"}}
			
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+use_large_memregion": "1",
		"+k_sim_timeout": "20",
		"+use_copyback": "1",
		"+chi_txn_seq_name": "chi_subsys_copyback_item",
      "+FSYS_TIME_DECAY": "1750000000"
	    },
	    "label": [
		"fregr_inhousevip",
		"tempo"
	    ]
	},
	"aiu_random_all_ops_no_dvm": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
        "hw_cfg_45_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_sanity","fregr"]},
		"hw_cfg_2_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
        "hw_cfg_54":{"label": ["fregr", "fmonthly"],"plusargs":{}},
        "hw_cfg_55":{"label": ["fregr", "fmonthly"],"plusargs":{}},
        "hw_cfg_56":{"label": ["fregr", "fmonthly"],"plusargs":{}},
        "hw_cfg_57":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly","fregr_uvm_test_sanity"],"plusargs":{}, "label": ["fregr_uvm_test_sanity"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_10_e":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr"]},
		"hw_cfg_14":{},
		"hw_cfg_23":{},
		"hw_cfg_12":{},
		"hw_cfg_30":{},
		"hw_cfg_31":{},
		"hw_cfg_32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
                "hw_cfg_43":{},
		"hw_cfg_44":{},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_async_int_snps":{"iter": 1,"plusargs":{"+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_async_int":{"iter": 1,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1","+use_large_memregion": "1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1","+use_large_memregion": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1","+use_large_memregion": "1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_ace5":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_ace5","vcs_migr"]},
		"hw_cfg_45_e_axi5":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_axi5","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
                "hw_cfg_04_grouping":{},
		"hw_cfg_oppo":{},
	        "hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr","fregr_IO_DisableRdInterleave"]},
	        "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
	        "hw_cfg_rvsilicon_mpf":{"plusargs": {},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
		"hw_cfg_rydx":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_mpf":{},
		"hw_cfg_ipsg_1ca":{},
		"hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr","fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50","+k_coh_noncoh_collision":"1"}},
                    "stress_starv" : {"iter":2,  "plusargs":{"+stress_starv" :null, "+chi_num_trans": "50","reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}},
			"dtw_no_data"                   : {"iter": 1,"plusargs": { "+k_writedatacancel_pct":"100","+chi_wr_dat_cancel_pct":"100","+wr_dat_cancel_pct":"100"}},
			
		    "reduce_addr_area_silent_ext" : {"iter": 2,"plusargs": { "+en_ext_silent_txn":"1","reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "50"}}
		
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
                "+prob_ace_snp_resp_error": "0",
                "+prob_ace_slave_rd_resp_error": "0",
                "+prob_ace_slave_wr_resp_error": "0",
                "+SNPrsp_with_non_data_error":  "0",
                "+SNPrsp_with_data_error":      "0",
                "+chi_data_flit_non_data_err":  "0",
                "+chi_data_flit_data_err":      "0", 
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
        "+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "2500000000",
               "+num_txns": "1"
	    },
	    "label": [
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_all_ops_no_dvm_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter": 5,"plusargs": {"axi_snps_master_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly","fmonthly"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0"}, "label": ["fregr_random","fregr","fregr_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en":"1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_ace5":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en":"1"}, "label": ["fregr_ace5","vcs_migr"]},
		"hw_cfg_45_e_axi5":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en":"1"}, "label": ["fregr_axi5","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en":"1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"dvmsync": "0","dvmnonsync": "0"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly","fmonthly"]},
		"hw_cfg_resiltech_connectivity_mix":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
	    	"hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1","sys_event_disable":"1"},"label": ["fregr","fregr_IO_DisableRdInterleave"]},
	    	"hw_cfg_60_4":{"plusargs": {"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202","chi_snps_fcov_en": "1","sys_event_disable":"1"},"label": ["fregr", "fmonthly","fregr_cov"]},
       	        "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["fregr", "fmonthly","vcs_migr"]},
       	        "hw_cfg_meye_q7_dii":{"plusargs":{"+aiu_qos_threshold":"2n2n2n2n2n2n2n2n2n2n2n2n2n2n2n2", "+dmi_qos_rsved":"10000202"}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr", "fmonthly","fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+chi_num_trans": "75","+ioaiu_num_trans": "30"}},
                    "stress_starv" : {"iter":2,  "plusargs":{"+stress_starv" :null, "+chi_num_trans": "75","+ioaiu_num_trans": "30","reduce_addr_area":"1","+use_user_addrq": "1"}}
			
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
			"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
			"+k_ace_slave_read_data_chnl_burst_pct":  "0",
			"+k_ace_slave_write_addr_chnl_burst_pct": "70",
			"+k_ace_slave_write_data_chnl_burst_pct": "70",
			"+k_ace_slave_write_resp_chnl_burst_pct": "0",
		"+chi_num_trans": "300",
		"+ioaiu_num_trans": "300",
		"+k_sim_timeout": "50",
		"+use_large_memregion": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+use_nondata": "1",
		"+use_copyback": "1",
      "+FSYS_TIME_DECAY": "3900000000",
		"+use_stash": "1"
	    },
	    "label": [
                "weekly",
		"lregr"
	    ]
	},
	"aiu_random_all_ops": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter":5,"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_sanity","fregr"]},
        "hw_cfg_45_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50","+all_ways_for_cache":"1"}},
		"hw_cfg_2_slow_sram":{"label": ["fregr", "fmonthly"],"plusargs":{"+chi_num_trans": "50","+ioaiu_num_trans": "50"}},
		"hw_cfg_2_e":{"label": ["fregr", "fmonthly"],"plusargs":{}},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_12":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_10_e":{"plusargs":{"+end_of_sim_fault_check": "1","+all_ways_for_cache":"1"},"label": ["fregr", "fmonthly"]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_ventana_mesh5x5_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr"]},
		"hw_cfg_ventana_mesh6x4_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr"]},
		"hw_cfg_ventana_mesh8x3_mpf":{"plusargs":{"+ioaiu_num_trans": "20", "+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr"]},
		"hw_cfg_rvsilicon_mpf":{"plusargs":{},"label": ["fregr"]},
        "hw_cfg_11":{"plusargs":{},"label": ["fregr", "fmonthly"]},
		"hw_cfg_14":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_41":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"iter":1,"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1","+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr","if_parity_chk_cfg_random_stimul"]},
		"hw_cfg_async_int_snps":{"iter":1,"plusargs":{"+en_all_txn_wts"	: null}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_async_int":{"iter":1,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{
                    "plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, 
                    "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"],
                    "flavors"                      : {
                        "checkin": {"iter":1, "label":["checkin"], "plusargs":{"+ioaiu_num_trans": "50","+chi_num_trans": "50"}}
                    }
                },
		"hw_cfg_45_e_ace5":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_ace5","vcs_migr"]},
		"hw_cfg_45_e_axi5":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_axi5","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ipsg_mpf":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_ipsg_1ca":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_codasip":{"label": ["fregr", "fmonthly"]},
		"hw_cfg_flc":{ "label": ["vcs_migr","fregr", "fmonthly"]},
		"hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"},"label": ["fregr","fmonthly"]},
		"hw_cfg_ace_dsu":{"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}},
                    "stress_starv" : {"iter":2,  "plusargs":{"+stress_starv" :null,"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}},
			
		    "reduce_addr_area_silent_ext" : {"iter": 2,"plusargs": { "+en_ext_silent_txn":"1","reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
		 "fmonthly",
      	"all_aiu_sys_event_regr",
		"chiaiu_sys_event_regr",
		"ioaiu_sys_event_regr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_all_ops_slv_reordering_en": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access. All ops enabled. Slave reordering enalbed in synopsys vip slave. Valid only when stimulus from synopsys vip is enabled.",
	    "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]},
		"hw_cfg_45_e_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_slv_reordering_en"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_delay": {"iter": 1,"plusargs": {"+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "with_delay_reduce_addr_area_aius": {"iter": 1,"plusargs": {"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+svt_chi_delay_en":"1","+disable_axi_watchdog_timeout":"1"}},
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}},
                    "stress_starv" : {"iter":1,  "plusargs":{"+stress_starv" :null,"reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}},
			
		    "reduce_addr_area_silent_ext" : {"iter": 1,"plusargs": { "+en_ext_silent_txn":"1","reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "5000000000",
      "+SYNPS_AXI_SLV_DII_RANDMIZE_REORDERING": "1","+val_dii_read_data_reordering_depth": "4","+SYNPS_AXI_SLV_ZERO_DELAY_wt": "0","+SYNPS_AXI_SLV_SHORT_DELAY_wt": "0","+SYNPS_AXI_SLV_LONG_DELAY_wt": "100","+SYNPS_AXI_SLV_DMI_RANDMIZE_REORDERING": "1","+val_dmi_read_data_reordering_depth": "4"
	    },
	    "label": [
	    ]
	},
	"axid_collision_IoaiuP_write": {
	    "name": "concerto_fullsys_test",
	    "purpose": "CONC-17376. IoaiuP write access. only writes on IOAIUp. all writes with same awid. writes go to all targets - multiple DMIs and multiple DIIs.",
	    "config": {
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1","+ioaiu_en":"6","+axid_collision" :"1"}, "label": ["fregr_cov","fregr","fregr_ioaiup"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "with_chi_reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1","+chi_num_trans": "200","+use_nondata": "1","+use_copyback": "1","+use_chi_dvm": "1","+use_stash": "1","+multi_ACE_DVM_agents": "2","+chi_txn_seq_name": "chi_subsys_noatomic_item"}},
		    "dii_only" : {"iter": 1,"plusargs": {"+restrict_addr_to_specific_domain":"1", "+addr_in_dii":"1", "+addr_in_dmi_nc":"0", "+addr_in_dmi_c":"0", "+atmstr":"0", "+atmld":"0", "+atmcmp":"0", "+atmswp":"0", "+wrnosnp":"1", "+wrunq":"0"}},
		    "dmi_nc_only" : {"iter": 1,"plusargs": {"+restrict_addr_to_specific_domain":"1", "+addr_in_dii":"0", "+addr_in_dmi_nc":"1", "+addr_in_dmi_c":"0", "+atmstr":"0", "+atmld":"0", "+atmcmp":"0", "+atmswp":"0", "+wrnosnp":"1", "+wrunq":"0"}},
		    "dmi_c_only" : {"iter": 1,"plusargs": {"+restrict_addr_to_specific_domain":"1", "+addr_in_dii":"0", "+addr_in_dmi_nc":"0", "+addr_in_dmi_c":"1", "+atmstr":"0", "+atmld":"0", "+atmcmp":"0", "+atmswp":"0", "+wrnosnp":"0", "+wrunq":"1"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
                "+num_read":"0","+num_write":"1",
		"+chi_num_trans": "0",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
            "CONC-17376"
	    ]
	},
	"axi_if_parity_chk_aiu_random_all_ops": {
	    "name": "concerto_fullsys_axi_if_parity_chk_test",
	    "purpose": "axi5 interface parity check error case. All AIU traffic is enabled. See comment1,2,3.",
	    "_comment1": "To focus on axi5 only, Disabled other IOAIUs with ACE5 & ACELITE-E native i/f & with checkType=ODD_PARITY_BYTE_ALL",
	    "_comment2": "Inject parity and verify error reporting through registers & fault. Let random sequence run.",
	    "_comment3": "Disabled AIU0 to bypass synopsys ticket CONC-16918",
	    "_comment4": "Confirm as commented in jira CONC-15517, missing logic is added as per the requirements to verify parity error inject in native i/f ACE5, ACE5lite-DVM and AXI5",
	    "config": {
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1","dvmsync": "0","dvmnonsync": "0","+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr"]}
	    },
		"flavors":{
		    "wr_addr_chnl_wdata512b" : {"iter": 3,"plusargs": { "inject_parity_err_aw_chnl":"AXI5","+ioaiu_en":"2n3n5n6n7n9n10n11n12","+ioaiu_unit":"PCIe_socket_2","+num_read":"0","+num_write":"1","+atmstr":"1","+atmld":"1","+atmcmp":"1","+atmswp":"1"}},
		    "rd_addr_chnl_wdata512b" : {"iter": 3,"plusargs": { "inject_parity_err_ar_chnl":"AXI5","+ioaiu_en":"2n3n5n6n7n9n10n11n12","+ioaiu_unit":"PCIe_socket_2","+num_read":"1","+num_write":"0"}},
		    "wr_data_chnl_wdata512b" : {"iter": 3,"plusargs": { "inject_parity_err_w_chnl":"AXI5","+ioaiu_en":"2n3n5n6n7n9n10n11n12","+ioaiu_unit":"PCIe_socket_2","+num_read":"0","+num_write":"1"}},
		    "wr_addr_chnl_wdata256b" : {"iter": 3,"plusargs": { "inject_parity_err_aw_chnl":"AXI5","+ioaiu_en":"2n3n5n6n7n8n10n11n12","+ioaiu_unit":"PCIe_socket_1","+num_read":"0","+num_write":"1","+atmstr":"1","+atmld":"1","+atmcmp":"1","+atmswp":"1"}},
		    "rd_addr_chnl_wdata256b" : {"iter": 3,"plusargs": { "inject_parity_err_ar_chnl":"AXI5","+ioaiu_en":"2n3n5n6n7n8n10n11n12","+ioaiu_unit":"PCIe_socket_1","+num_read":"1","+num_write":"0"}},
		    "wr_data_chnl_wdata256b" : {"iter": 3,"plusargs": { "inject_parity_err_w_chnl":"AXI5","+ioaiu_en":"2n3n5n6n7n8n10n11n12","+ioaiu_unit":"PCIe_socket_1","+num_read":"0","+num_write":"1"}},
		    "cb_wr_addr_chnl_wdata512b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_aw_chnl":"AXI5","+ioaiu_en":"9","+ioaiu_unit":"PCIe_socket_2","+num_read":"0","+num_write":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_wr_data_chnl_wdata512b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_w_chnl":"AXI5","+ioaiu_en":"9","+ioaiu_unit":"PCIe_socket_2","+num_read":"0","+num_write":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_wr_resp_chnl_wdata512b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_b_chnl":"AXI5","+ioaiu_en":"9","+ioaiu_unit":"PCIe_socket_2","+num_read":"0","+num_write":"1","+def_ready_zero_val_at_ioaiu_native_if":"null","+axi5_parity_chk_conc17350":"null"}},
		    "cb_rd_addr_chnl_wdata512b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ar_chnl":"AXI5","+ioaiu_en":"9","+ioaiu_unit":"PCIe_socket_2","+num_read":"1","+num_write":"0","+axi5_parity_chk_conc17350":"null"}},
		    "cb_rd_data_chnl_wdata512b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_r_chnl":"AXI5","+ioaiu_en":"9","+ioaiu_unit":"PCIe_socket_2","+num_read":"1","+num_write":"0","+def_ready_zero_val_at_ioaiu_native_if":"null","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null","+end_of_sim_fault_check": "0","+axi5_parity_chk_conc17350":"null"}},
		    "cb_wr_addr_chnl_wdata256b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_aw_chnl":"AXI5","+ioaiu_en":"8","+ioaiu_unit":"PCIe_socket_1","+num_read":"0","+num_write":"1"}},
		    "cb_wr_data_chnl_wdata256b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_w_chnl":"AXI5","+ioaiu_en":"8","+ioaiu_unit":"PCIe_socket_1","+num_read":"0","+num_write":"1"}},
		    "cb_wr_resp_chnl_wdata256b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_b_chnl":"AXI5","+ioaiu_en":"8","+ioaiu_unit":"PCIe_socket_1","+num_read":"0","+num_write":"1","+def_ready_zero_val_at_ioaiu_native_if":"null"}},
		    "cb_rd_addr_chnl_wdata256b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ar_chnl":"AXI5","+ioaiu_en":"8","+ioaiu_unit":"PCIe_socket_1","+num_read":"1","+num_write":"0"}},
		    "cb_rd_data_chnl_wdata256b" : {"iter": 1,"plusargs": { "cb_inject_parity_err_r_chnl":"AXI5","+ioaiu_en":"8","+ioaiu_unit":"PCIe_socket_1","+num_read":"1","+num_write":"0","+def_ready_zero_val_at_ioaiu_native_if":"null","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null","+end_of_sim_fault_check": "0"}}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
	        "+disable_bresp_watchdog_timeout": "1",
                "+verify_interrupt_resiliency":"null",
                "+ioaiu_en":"2n3",
                "+atmstr":"0","+atmld":"0","+atmcmp":"0","+atmswp":"0",
		"+error_test": "1",
	        "+axi_intf_parity_check_test": "1",
	        "+native_if_type": "AXI5",
		"+FSYS_PRED_OFF" : "1",
		"+end_of_sim_fault_check": "1",
	        "+k_timeout": "200000",
		"+chi_num_trans": "25",
		"+ioaiu_num_trans": "25",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
            "axi5_if_parity_chk",
            "ace_if_parity_chk"
	    ]
	},
        "ace5lite_if_parity_chk_aiu_random_all_ops": {
	    "name": "concerto_fullsys_axi_if_parity_chk_test",
	    "purpose": "ace5lite interface parity check error case. All AIU traffic is enabled. See comment1,2,3.",
	    "_comment2": "Inject parity and verify error reporting through registers & fault Let the random test finish.",
	    "_comment3": "Disabled AIU0 to bypass synopsys ticket CONC-16918",
	    "_comment4": "Confirm as commented in jira CONC-15517, missing logic is added as per the requirements to verify parity error inject in native i/f ACE5, ACE5lite-DVM and AXI5",
	    "config": {
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1","+ace_parity_chk_conc16918_wa": "null","+ace_parity_chk_err_inj_w_user": "null"}, "label": ["fregr"]}
	    },
		"flavors":{
		    "wr_addr_chnl" : {"iter": 4,"plusargs": { "inject_parity_err_aw_chnl":"ACE5LITE","+ioaiu_en":"2n3n4n5n10n11n12","+ioaiu_unit":"ncaiu2","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+wrbk":"0","+wrcln":"0","+wrevct":"0","+evct":"0","+dis_all_txn_wts":"1","+stshonceshrd":"0","+stshonceunq":"0","+wrunqptlstsh":"0","+wrunqfullstsh":"0"}},
		    "wr_addr_chnl_stash" : {"iter": 2,"plusargs": { "inject_parity_err_aw_chnl":"AWSTASH","+ioaiu_en":"4","+ioaiu_unit":"ncaiu2","+num_read":"0","+num_write":"1","+wrnosnp":"0","+wrunq":"0","+wrlnunq":"0","+wrbk":"0","+wrcln":"0","+wrevct":"0","+evct":"0","+dis_all_txn_wts":"1","+stshonceshrd":"1","+stshonceunq":"1","+wrunqptlstsh":"1","+wrunqfullstsh":"1"}},
		    "wr_data_chnl" : {"iter": 3,"plusargs": { "inject_parity_err_w_chnl":"ACE5LITE","+ioaiu_en":"2n3n4n5n10n11n12","+ioaiu_unit":"ncaiu2","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+wrbk":"0","+wrcln":"0","+wrevct":"0","+evct":"0","+dis_all_txn_wts":"1","+stshonceshrd":"1","+stshonceunq":"1","+wrunqptlstsh":"1","+wrunqfullstsh":"1"}},
		    "rd_addr_chnl" : {"iter": 4,"plusargs": { "inject_parity_err_ar_chnl":"ACE5LITE","+ioaiu_en":"2n3n4n5n10n11n12","+ioaiu_unit":"ncaiu2","+num_read":"1","+num_write":"0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"","+clnshardpersist":"1","+rdoncemakeinvld":"1","+rdonceclinvld":"1","+dis_all_txn_wts":"1"}},
		    "cr_chnl" : {"iter": 5,"plusargs": { "inject_parity_err_cr_chnl":"ACE5LITE","+ioaiu_en":"0","+ioaiu_unit":"ncaiu2","+reduce_addr_area":"1","+use_user_addrq": "1","dvmsync": "1","+chi_num_trans": "0","+ioaiu_num_trans": "1","+dis_all_txn_wts":"1"}},
		    "ac_chnl" : {"iter": 5,"plusargs": { "cb_inject_parity_err_ac_chnl":"ACE5LITE","+ioaiu_en":"0","+ioaiu_unit":"ncaiu2","+reduce_addr_area":"1","+use_user_addrq": "1","+def_ready_zero_val_at_ioaiu_native_if":"null","dvmsync": "1","+chi_num_trans": "0","+ioaiu_num_trans": "1","+dis_all_txn_wts":"1"}},
		    "cb_wr_addr_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_aw_chnl":"ACE5LITE","+ioaiu_en":"4","+ioaiu_unit":"ncaiu2","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+wrbk":"0","+wrcln":"0","+wrevct":"0","+evct":"0","+dis_all_txn_wts":"1","+stshonceshrd":"1","+stshonceunq":"1","+wrunqptlstsh":"1","+wrunqfullstsh":"1"}},
		    "cb_wr_data_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_w_chnl":"ACE5LITE","+ioaiu_en":"4","+ioaiu_unit":"ncaiu2","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+wrbk":"0","+wrcln":"0","+wrevct":"0","+evct":"0","+dis_all_txn_wts":"1","+stshonceshrd":"1","+stshonceunq":"1","+wrunqptlstsh":"1","+wrunqfullstsh":"1"}},
		    "cb_wr_resp_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_b_chnl":"ACE5LITE","+ioaiu_en":"4","+ioaiu_unit":"ncaiu2","+num_read":"0","+num_write":"1","+def_ready_zero_val_at_ioaiu_native_if":"null","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+wrbk":"0","+wrcln":"0","+wrevct":"0","+evct":"0","+dis_all_txn_wts":"1","+stshonceshrd":"1","+stshonceunq":"1","+wrunqptlstsh":"1","+wrunqfullstsh":"1"}},
		    "cb_rd_addr_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ar_chnl":"ACE5LITE","+ioaiu_en":"4","+ioaiu_unit":"ncaiu2","+num_read":"1","+num_write":"0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"","+clnshardpersist":"1","+rdoncemakeinvld":"1","+rdonceclinvld":"1","+dis_all_txn_wts":"1"}},
		    "cb_rd_data_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_r_chnl":"ACE5LITE","+ioaiu_en":"4","+ioaiu_unit":"ncaiu2","+num_read":"1","+num_write":"0","+def_ready_zero_val_at_ioaiu_native_if":"null","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null","+end_of_sim_fault_check": "0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"","+clnshardpersist":"1","+rdoncemakeinvld":"1","+rdonceclinvld":"1","+dis_all_txn_wts":"1"}}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
	        "+disable_bresp_watchdog_timeout": "1",
                "dvmsync": "0","dvmnonsync": "0",
                "+verify_interrupt_resiliency":"null",
                "+ioaiu_en":"2n3",
                "+atmstr":"0","+atmld":"0","+atmcmp":"0","+atmswp":"0",
		"+error_test": "1",
	        "+native_if_type": "ACELITE-E",
	        "+ioaiu_scb_en": "0",
		"+FSYS_PRED_OFF" : "1",
	        "+k_timeout": "200000",
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
            "ace_if_parity_chk",
            "ace5lite_if_parity_chk"
	    ]
	},

        "ace5_if_parity_chk_aiu_random_all_ops": {
	    "name": "concerto_fullsys_axi_if_parity_chk_test",
	    "purpose": "ace5 interface parity check error case. All AIU traffic is enabled. See comment1,2,3.",
	    "_comment2": "Inject parity and verify error reporting through registers & fault Let the random test finish.",
	    "_comment3": "Disabled AIU0 to bypass synopsys ticket CONC-16918",
	    "_comment4": "Confirm as commented in jira CONC-15517, missing logic is added as per the requirements to verify parity error inject in native i/f ACE5, ACE5lite-DVM and AXI5",
	    "config": {
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1","dvmsync": "0","dvmnonsync": "0","+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr"]}
	    },
		"flavors":{
		    "wr_addr_chnl" : {"iter": 4,"plusargs": { "inject_parity_err_aw_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "wr_data_chnl" : {"iter": 3,"plusargs": { "inject_parity_err_w_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "rd_addr_chnl" : {"iter": 4,"plusargs": { "inject_parity_err_ar_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+num_read":"1","+num_write":"0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"1","+dis_all_txn_wts":"1"}},
		    "ac_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ac_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+reduce_addr_area":"1","+use_user_addrq": "1","+def_ready_zero_val_at_ioaiu_native_if":"null"}},
		    "cr_chnl" : {"iter": 2,"plusargs": { "inject_parity_err_cr_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "cd_chnl" : {"iter": 2,"plusargs": { "inject_parity_err_cd_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+reduce_addr_area":"1","+use_user_addrq": "1","+ace_parity_chk_err_inj_cd_last": "1","+ace_parity_chk_err_inj_cd_data": "1","+end_of_sim_fault_check": "0","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null"}},
		    "cb_wr_addr_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_aw_chnl":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "cb_wr_data_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_w_chnl":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "cb_wr_resp_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_b_chnl":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+num_read":"0","+num_write":"1","+def_ready_zero_val_at_ioaiu_native_if":"null","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "cb_rd_addr_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ar_chnl":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+num_read":"1","+num_write":"0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"1","+dis_all_txn_wts":"1"}},
		    "cb_rd_data_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_r_chnl":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+num_read":"1","+num_write":"0","+def_ready_zero_val_at_ioaiu_native_if":"null","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null","+end_of_sim_fault_check": "0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"1","+dis_all_txn_wts":"1"}},
		    "cb_cr_chnl" : {"iter": 2,"plusargs": { "cb_inject_parity_err_cr_chnl":"ACE5","+ioaiu_en":"0n2n3n5n10n11n12","+ioaiu_unit":"ACE5_wAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "rack_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_rack":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "wack_chnl" : {"iter": 1,"plusargs": { "cb_inject_parity_err_wack":"ACE5","+ioaiu_en":"0","+ioaiu_unit":"ACE5_wAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "wr_addr_chnl_async_adapter" : {"iter": 4,"plusargs": { "inject_parity_err_aw_chnl":"ACE5","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "wr_data_chnl_async_adapter" : {"iter": 3,"plusargs": { "inject_parity_err_w_chnl":"ACE5","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1"}},
		    "rd_addr_chnl_async_adapter" : {"iter": 4,"plusargs": { "inject_parity_err_ar_chnl":"ACE5","+use_large_memregion": "1","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+num_read":"1","+num_write":"0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"1","+dis_all_txn_wts":"1"}},
		    "ac_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ac_chnl":"ACE5","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+reduce_addr_area":"1","+use_user_addrq": "1","+def_ready_zero_val_at_ioaiu_native_if":"null","+axi5_parity_chk_conc17350":"null"}},
		    "cr_chnl_async_adapter" : {"iter": 2,"plusargs": { "inject_parity_err_cr_chnl":"ACE5","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "cd_chnl_async_adapter" : {"iter": 2,"plusargs": { "inject_parity_err_cd_chnl":"ACE5","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+reduce_addr_area":"1","+use_user_addrq": "1","+ace_parity_chk_err_inj_cd_last": "1","+ace_parity_chk_err_inj_cd_data": "1","+end_of_sim_fault_check": "0","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null","+axi5_parity_chk_conc17350":"null"}},
		    "cb_wr_addr_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_aw_chnl":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_wr_data_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_w_chnl":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+num_read":"0","+num_write":"1","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_wr_resp_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_b_chnl":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+num_read":"0","+num_write":"1","+def_ready_zero_val_at_ioaiu_native_if":"null","+wrnosnp":"1","+wrunq":"1","+wrlnunq":"1","+dis_all_txn_wts":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_rd_addr_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_ar_chnl":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+num_read":"1","+num_write":"0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"1","+dis_all_txn_wts":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_rd_data_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_r_chnl":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+num_read":"1","+num_write":"0","+def_ready_zero_val_at_ioaiu_native_if":"null","+if_parity_chk_test_bypass_intr_chk":"null","+if_parity_chk_test_bypass_bist_seq":"null","+end_of_sim_fault_check": "0","+rdnosnp":"1","+rdonce":"1","+rdcln":"1","+rdshrd":"1","+rdnotshrddty":"1","+rdunq":"1","+clnunq":"1","+clnshrd":"1","+clninvld":"1","+mkinvld":"1","+mkunq":"1","+dis_all_txn_wts":"1","+axi5_parity_chk_conc17350":"null"}},
		    "cb_cr_chnl_async_adapter" : {"iter": 2,"plusargs": { "cb_inject_parity_err_cr_chnl":"ACE5","+ioaiu_en":"1n2n3n5n10n11n12","+ioaiu_unit":"ACE5_noAtomic","+reduce_addr_area":"1","+use_user_addrq": "1","+axi5_parity_chk_conc17350":"null"}},
		    "rack_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_rack":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "wack_chnl_async_adapter" : {"iter": 1,"plusargs": { "cb_inject_parity_err_wack":"ACE5","+ioaiu_en":"1","+ioaiu_unit":"ACE5_noAtomic","+reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "iter": 1,
	    "qrsimoptions": "-P",
	    "plusargs": {
	        "+disable_bresp_watchdog_timeout": "1",
                "+verify_interrupt_resiliency":"null",
                "+ioaiu_en":"2n3",
                "+atmstr":"0","+atmld":"0","+atmcmp":"0","+atmswp":"0",
		"+error_test": "1",
	        "+native_if_type": "ACE5",
	        "+ioaiu_scb_en": "0",
		"+FSYS_PRED_OFF" : "1",
	        "+k_timeout": "200000",
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
            "ace_if_parity_chk",
            "ace5_if_parity_chk"
	    ]
	},
	"aiu_random_all_ops_en_chiaiu_coherency_via_reg": {
	    "name": "concerto_fullsys_test",
            "_hastag":"#Stimulus.FSYS.misc.CHI_B.CAIUTCR.SysCoAttach",
            "_hastag2":"#Stimulus.FSYS.misc.CHI_E.CAIUTCR.SysCoAttach",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1","+k_coh_noncoh_collision":"1"}},
			
		    "reduce_addr_area_silent_ext" : {"iter": 2,"plusargs": { "+en_ext_silent_txn":"1","reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "plusargs": {
		"+en_chiaiu_coherency_via_reg": "1",
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "5000000000"
	    },
	    "label": [
		 "fmonthly"
	    ]
	},
	"aiu_random_all_ops_short": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
	    "hw_cfg_wave": {"plusargs":{}},
	    "hw_cfg_tenstorrent_4cn": {"plusargs":{"force_dii_min_credit" : "1"},"label": ["", "fmonthly"]},
            "hw_cfg_04_grouping":{},
		"hw_cfg_10_e":{"plusargs":{},"label": [""]},
		"hw_cfg_17_mesh_mpf":{"plusargs":{},"label": [""]}
	    },
	    "iter": 2,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
      "+FSYS_TIME_DECAY": "2500000000",
		"+multi_ACE_DVM_agents": "1"
	    },
	    "label": [
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
	},
	"aiu_random_all_ops_long": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter":2,"plusargs":{"axi_snps_master_fcov_en": "1","+chi_txn_seq_name": "chi_subsys_noatomic_item_connect","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_3":{"plusargs":{}},
		"hw_cfg_ace32":{},
		"hw_cfg_38":{"plusargs":{}},
		"hw_cfg_41":{},
		"hw_cfg_42":{ "label": ["vcs_migr"]},
		"hw_cfg_44":{},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_async_int_snps":{"iter": 1,"plusargs":{"+en_all_txn_wts"	: null}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_async_int":{"iter": 1,"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_ncore37_with_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_no_tile":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr_tile","fregr"]},
		"hw_cfg_ncore37_snps":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs":{}, "label": ["fregr","fregr_cov", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_ace5":{"plusargs":{}, "label": ["fregr_ace5","vcs_migr"]},
		"hw_cfg_45_e_axi5":{"plusargs":{}, "label": ["fregr_axi5","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_snps_IOAIUp":{"iter": 5,"plusargs":{"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs": {"chi_snps_fcov_en": "1","+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		    "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "+chi_num_trans": "300","+ioaiu_num_trans": "300","reduce_addr_area":"1","+use_user_addrq": "1"}},
		    "reduce_addr_area_silent_ext" : {"iter": 2,"plusargs": {  "+chi_num_trans": "300","+ioaiu_num_trans": "300","+en_ext_silent_txn":"1","reduce_addr_area":"1","+use_user_addrq": "1"}},
                    "stress_starv" : {"iter":2,  "plusargs":{"+stress_starv" :null, "+chi_num_trans": "300","+ioaiu_num_trans": "300","reduce_addr_area":"1","+use_user_addrq": "1"}}
		},
	    "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "700",
		"+ioaiu_num_trans": "700",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
         "+FSYS_TIME_DECAY": "2500000000",
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+k_sim_timeout": "250",
		"+use_large_memregion": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+start_ix" : "1"
	    },
	    "label": [
		"lregr"
	    ]
	},
	 "atomic_DecErr": {
	    "name": "concerto_fullsys_test_atomicDecErr",
	    "purpose": "All AIUs random write/read with atomic",
	    "config": {
                "hw_cfg_2_e":{"label":["atom_decerr","fregr_cov","fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"label":["atom_decerr","fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"label":["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"label":["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"label":["fregr_error","atom_decerr","fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"label":["atom_decerr","fregr_cov","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"label":["atom_decerr","fregr_cov","fregr"]},
                "hw_cfg_45_e":{"label":["atom_decerr","fregr_cov","fregr"]},
                "hw_cfg_resiltech_connectivity_e":{ "plusargs": {"chi_txn_seq_name":"chi_subsys_atomic_item_connect"},"label":["atom_decerr","fregr_cov","fregr"]},
                "hw_cfg_resiltech_mesh_mpf":{ "plusargs": {"chi_txn_seq_name":"chi_subsys_atomic_item_connect"},"label":["atom_decerr","fregr_cov","fregr"]}
			},
			"iter": 1,
		    "flavors":{"chis"                   : {"plusargs": { "+chi_num_trans": "300"}  },
		               "ioaius"                :  {"plusargs": { "+ioaiu_num_trans": "400"}}
					 },
            "plusargs": {
            "+chi_num_trans": "300",
            "+ioaiu_num_trans": "300",
	        "+k_sim_timeout": "20",
			"+dmi_scb_en":"0",
	        "+chi_txn_seq_name": "chi_subsys_atomic_item",
			"+disable_atomic_checker":1,
			"+unmapped_add_access": "0",
               "+dmi_atomicDecErr": "1",
	        "+use_atomic": "1",
            "+FSYS_TIME_DECAY": "2500000000",
		    "+FSYS_PRED_OFF" : "1",
		    "+error_test": "1",
		    "+all_ways_for_cache": "1",
	        "+mixed_atomics": "1"
            },
            "label": [
                "use_flavors_label"
            ]
        },
	"aiu_random_atomic": {
	    "name": "concerto_fullsys_test",
	    "purpose": "All AIUs random write/read with atomic",
	    "config": {
		"hw_cfg_ncore37_IO_DisableRdInterleave":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr","fregr_cov","fregr_ioaiup"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":null}, "label": ["fregr"]},
		"hw_cfg_45_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_axi5":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null},"label": ["fregr_ioaiup_nightly", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null,"+en_all_txn_wts"	: null},"label": ["fmonthly"]},
		"hw_cfg_45_e_axi5_snps":{"plusargs":{"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null,"+en_all_txn_wts"	: null,"+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+axi_seq":"io_subsys_axi_atomic_seq"}, "label": [""]},
		"hw_cfg_10_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect","+all_ways_for_cache":null},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_02_e":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_3":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_17_mesh_mpf":{ "plusargs": {"+chi_txn_seq_name": "chi_subsys_atomic_item_connect"},"label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_config_atomic_1":{ "label": ["fregr", "fmonthly","vcs_migr"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		"hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]}
			},
			"iter": 5,
            "qrsimoptions": "-P",
		    "flavors":{
		        "reduce_addr_area_aius" : {"iter": 1,"plusargs": { "reduce_addr_area":"1","+use_user_addrq": "1"}}
			
			},
            "plusargs": {
		"+end_of_sim_fault_check": "1",
	        "+chi_num_trans": "100",
	        "+ioaiu_num_trans": "100",
	        "+k_sim_timeout": "20",
	        "+chi_txn_seq_name": "chi_subsys_atomic_item",
	        "+use_atomic": "1",
           "+FSYS_TIME_DECAY": "2500000000",
	        "+mixed_atomics": "1"
            },
            "label": [
				"atomic",
		    "io_atomic",
                "fregr_inhousevip"
            ]
        },
	"ioaiu_random_atomic_snps": {
	    "name": "concerto_fullsys_test",
	    "purpose": "ioaiu random atomic for axi5 and random write-read for other i/f with snps stimulus",
	    "config": {
		"hw_cfg_nxpauto_snps":{"iter":7,"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1","+en_all_txn_wts"	: null,"+all_ways_for_cache":"1","+ace_seq":"io_subsys_atomic_seq"}, "label": ["fregr_sanity","fregr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1","+axi_seq":"io_subsys_axi_atomic_seq","+ioaiu_en":"6n7"}, "label": ["fregr_random","fregr_cov"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_45_e_axi5_snps":{"plusargs":{"+all_ways_for_cache":null,"+axi_seq":"io_subsys_axi_atomic_seq"}, "label": [""]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1","+axi_seq":"io_subsys_axi_atomic_seq"}, "label": ["fregr_random","fregr_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_with_if_parity_chk":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1","+ace_parity_chk_conc16918_wa": "null"}, "label": ["fregr","if_parity_chk_cfg_random_stimul"]},
		"hw_cfg_async_int_snps":{"iter":1,"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1"}, "label": ["hw_cfg_async_int","lregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave_snps":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1","+axi_seq":"io_subsys_axi_atomic_seq"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1","+axi_seq":"io_subsys_axi_atomic_seq"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"+all_ways_for_cache":null,"chi_snps_fcov_en": "1","+axi_seq":"io_subsys_axi_atomic_seq"}, "label": ["fregr"]}
			},
			"iter": 5,
            "qrsimoptions": "-P",
		    "flavors":{
		        "atmstr" : {"iter": 1,"plusargs": { "+atmstr":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+dis_all_txn_wts":"1"}},
		        "atmld" : {"iter": 1,"plusargs": { "+atmld":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+dis_all_txn_wts":"1"}},
		        "atmcmp" : {"iter": 1,"plusargs": { "+atmcmp":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+dis_all_txn_wts":"1"}},
		        "atmswp" : {"iter": 1,"plusargs": { "+atmswp":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+dis_all_txn_wts":"1"}},
		        "atm_all_ops" : {"iter": 1,"plusargs": { "+atmstr":"1","+atmld":"1","+atmcmp":"1","+atmswp":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+dis_all_txn_wts":"1"}},
                        "stress_starv" : {"iter":5,  "plusargs":{"+stress_starv" :null,"+atmstr":"1","+atmld":"1","+atmcmp":"1","+atmswp":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1","+dis_all_txn_wts":"1" }}
			},
            "plusargs": {
		"+end_of_sim_fault_check": "1",
	        "+chi_num_trans": "0",
	        "+ioaiu_num_trans": "200",
					"+use_large_memregion": "1",
                "+atmstr":"1","+atmld":"1","+atmcmp":"1","+atmswp":"1","+rdnosnp":"1","+wrnosnp":"1","+rdonce":"1","+wrunq":"1",
	        "+k_sim_timeout": "20",	        
           "+FSYS_TIME_DECAY": "2500000000",
	        "+mixed_atomics": "1"
            },
            "label": [
		    "io_atomic"
            ]
        },
        "aiu_random_qos_base": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: randomize QOS values",
            "config": [
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "250000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_inhousevip"
            ]
        },
        "aiu_random_qos_0": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0",
            "config": [
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+aiu_qos": "0",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
      "+FSYS_TIME_DECAY": "350000000",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_inhousevip"
            ]
        },
        "aiu_random_qos_ncaiu0_7": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0 except ncaiu0 has 7",
            "config": [
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+ioaiu_qos": "7",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "225000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_inhousevip"
            ]
        },
        "aiu_random_qos_caiu1_7": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access: All AIUs have QOS values 0 except caiu1 has 7",
            "config": [
                "hw_cfg_23"
            ],
            "iter": 1,
            "plusargs": {
                "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
                "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
                "+k_burst_pct": "100",
                "+chiaiu_qos": "0n7",
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
      "+FSYS_TIME_DECAY": "250000000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "fregr_inhousevip"
            ]
        },
        "ace_random": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_40":{"plusargs":{}},
                "hw_cfg_43":{ "label": ["vcs_migr"]},
                "hw_cfg_44":{},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
                "hw_cfg_rydx":{},
                "hw_cfg_codasip":{}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "200",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
		"+multi_ACE_DVM_agents": "1",
      "+FSYS_TIME_DECAY": "900000000"
            },
            "label": [
                "fregr_inhousevip",
                "tempo",
		"mini_regr"
            ]
        },
        "ace_random_all_ops_no_dvm": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access without DVM ops",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_43":{ "label": ["vcs_migr"]},
                "hw_cfg_44":{},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
                "hw_cfg_rydx":{},
                "hw_cfg_codasip":{}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1",
      "+FSYS_TIME_DECAY": "900000000"
            },
            "label": [
                "fregr_inhousevip"
            ]
        },
        "ace_random_all_ops_no_dvm_long": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access without DVM ops",
            "config": {
                "hw_cfg_ace32":{},
                "hw_cfg_41":{},
                "hw_cfg_40":{"plusargs":{}}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
            },
            "label": [
                "lregr"
            ]
        },
		"dtwmrgmrd_directed_cov_test": {
		   	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr_ioaiup_cov","fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
	    "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr_cov"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr_cov"]}
	    },
	    "iter": 5,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
        "+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+chi_subsys_vseq_name": "chi_subsys_random_coherency_vseq",
		"+chi_num_trans": "1000",
      "+ioaiu_num_trans": "20","+force_snpdataptl":"1",
	   "+chi_snp_seq_name": "chi_subsys_snoop_ptl_resp_item",
	   "+aiu_addr_contraint_en":"1",
		"+FSYS_TIME_DECAY": "2800000000"
	    },
	    "label": [
	    ]
        },

		"dtwmrgmrd_directed_test": {
		   	    "name": "concerto_fullsys_test",
	    "purpose": "All Aius random access without DVM ops",
	    "config": {
		"hw_cfg_ncore37":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_ioaiup"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{"chi_snps_fcov_en": "1","+use_large_memregion": "1"}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{"chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","vcs_migr"]},
		"hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
	    "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly"]},
	    "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly"]}
	    },
	    "iter": 10,
	    "qrsimoptions": "-P",
	    "plusargs": {
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
        "+use_stash": "1",
		"+chi_txn_seq_name": "chi_subsys_noatomic_item",
		"+chi_subsys_vseq_name": "chi_subsys_random_coherency_vseq",
		"+chi_num_trans": "100",
      "+ioaiu_num_trans": "20","+force_snpdataptl":"1",
	   "+chi_snp_seq_name": "chi_subsys_snoop_ptl_resp_item",
	   "+aiu_addr_contraint_en":"1",
		"+FSYS_TIME_DECAY": "2800000000"
	    },
	    "label": [
		"sanity_fregr",
		"fregr_inhousevip"
	    ]
        },

        "ace_random_all_ops": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_44":{},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
                "hw_cfg_rydx":{},
                "hw_cfg_codasip":{}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
        "+use_ace_dvmsync": "1",
      "+FSYS_TIME_DECAY": "1500000000",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "fsys_scb_regr",
                "fregr_inhousevip"
            ]
        },
        "ace_random_all_ops_long": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_ace32":{},
                "hw_cfg_40":{"plusargs":{}}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+k_ace_slave_read_addr_chnl_burst_pct":  "70",
		"+k_ace_slave_read_data_chnl_burst_pct":  "70",
		"+k_ace_slave_write_addr_chnl_burst_pct": "70",
		"+k_ace_slave_write_data_chnl_burst_pct": "70",
		"+k_ace_slave_write_resp_chnl_burst_pct": "70",		
		"+chi_num_trans": "500",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_large_memregion": "1",
 		"+start_ix" : "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1",
                "+use_ace_dvmsync": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "lregr"
            ]
        },
        "directed_wr_rd": {
            "name": "concerto_fullsys_direct_legacy_test",
            "purpose": "All Aius random access",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_32":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{ "label": ["vcs_migr"]},
                "hw_cfg_43":{ "label": ["vcs_migr"]},
                "hw_cfg_44":{},
                "hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"},  "label": ["vcs_migr"]},
                "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_oppo":{},
		        "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]},
                "hw_cfg_rydx":{},
                "hw_cfg_ipsg_mpf":{},
                "hw_cfg_ipsg_1ca":{},
                "hw_cfg_codasip":{},
		"hw_cfg_flc":{ "label": ["vcs_migr"]},
                "hw_cfg_nxpauto":{}
            },
            "iter": 1,
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+use_single_memregion": "1",
		        "+boot_from_ioaiu": "1",
                "+use_large_memregion": "1",
                "+k_directed_64B_aligned": null, 
      "+FSYS_TIME_DECAY": "250000000"
            },
            "label": [
		"directed",
                "fregr_inhousevip"
            ]
		},
		"master_cnt_enable": {
			"name": "concerto_fullsys_perfmon_test",
			"purpose": "performance master enable in DVE register testing",
			 "_comment1": "4 iterations in the same simulation on CHI txn // All agents DIV16 events",
			 "_comment2": "1st iterations: use count enable// 2nd local count enable //3rd &4th master enable",
			 "config": {
				"hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_resiltech_connectivity_e":{ "label": ["vcs_migr"]},
                "hw_cfg_resiltech_mesh_mpf":{ "label": ["vcs_migr"]},
                "hw_cfg_38":{"plusargs":{}}
            },
            "iter": 1,
            "plusargs": {
					 "+chi_num_trans": "100",
					 "+ioaiu_num_trans": "0",
					 "+noncoherent_test" : 1,
					 "+event_first":"30",
					 "+event_second": "0",
					 "+use_large_memregion": "1",
					 "tolerance_pct":"3",
					 "counter_control": "0",
					 "+min_stall_period": "0",
					 "+filter_select": "0",
					 "+ssr_count": "1",
					 "+interrupt_enable" :"0",
					 "+k_ace_slave_read_addr_chnl_burst_pct" : "100",
					 "+k_ace_slave_read_data_chnl_burst_pct" : "100",
					 "+k_ace_slave_write_addr_chnl_burst_pct" : "100",
					 "+k_ace_slave_write_data_chnl_burst_pct" : "100",
					 "+k_ace_slave_write_resp_chnl_burst_pct" : "100",
					 "+k_ace_slave_read_data_interleave_dis" :"1", 
                "+FSYS_TIME_DECAY": "300000000"
			},
			 "label": [
                "fregr", "fmonthly","fregr_inhousevip","perfmon_master_en"
            ]
	     },

        "perf_monitor_test": {
            "name": "concerto_fullsys_perfmon_legacy_test",
            "purpose": "performance monitor testing IRQ legacy 3.2",
            "config": {
                "hw_cfg_2_e":{"plusargs":{},"label": ["fregr_uvm_test_sanity"]}
            },
            "iter": 1,
            "plusargs": {
		"+chi_num_trans": "1",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "0",
                "+k_ace_slave_read_data_chnl_burst_pct": "0",
                "+k_directed_test": "1",
				"+use_rw_csr_snps":"1",
				"+use_csr_memregion":"1",
                "+use_user_addrq": null,
                "+use_seq_user_addrq": null,
                "+use_single_memregion": "1",
                "+use_large_memregion": "1",
		        "+chi_txn_seq_name": "chi_subsys_regular_item",
                "+k_directed_64B_aligned": null 
            },
            "label": [
                "fregr", "fmonthly","fregr_inhousevip"
            ]
        },
        "directed_wr_rd_same_aiu_ver1": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		        "directed",
                "data_chk",
                "tempo"
            ]
        },
        "directed_wr_rd_same_aiu_all_aius_ver1": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk",
		        "directed",
                "tempo"
            ]
        },
	"chiaiu_reads_from_one_chiaiu_to_one_dii": {
	    "name": "concerto_fullsys_test",
	    "purpose": "Stimulus as per CONC-17552 & CONC-17560. Default all reads are with NS=1. In secure flavor, all reads are with NS=0",
	    "config": {
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"label": ["fregr"]}
	    },
	    "iter": 1,
	    "qrsimoptions": "-P",
		"flavors":{
		           "secure" : {"iter": 1,"plusargs": { "+force_is_non_secure_access":"0", "+all_gpra_secure":"1"}},
		           "size_64bytes" : {"iter": 1,"plusargs": { "+force_is_non_secure_access":"0", "+all_gpra_secure":"1","+force_size": "6"}},
		           "size_32bytes" : {"iter": 1,"plusargs": { "+force_is_non_secure_access":"0", "+all_gpra_secure":"1","+force_size": "5"}}
	               },
	    "plusargs": {
		"+force_is_non_secure_access": "1",
		"+force_order": "3",
		"+force_test_mem_attr_cacheable": "0",
		"+force_test_mem_attr_allocate": "0",
		"+force_test_mem_attr_device": "1",
		"+force_test_mem_attr_ewa": "0",
		"+force_size_less_than_or_eq": "5",
		"+chiaiu_en": "0",
		"+ioaiu_en": "none",
		"+dont_divide_nonsnoopable_region_among_CHIs": "1",
		"+SYNPS_AXI_SLV_DII_RANDMIZE_REORDERING": "1",
		"+val_dii_read_data_reordering_depth": "4",
		"+SYNPS_AXI_SLV_ZERO_DELAY_wt": "0",
		"+SYNPS_AXI_SLV_SHORT_DELAY_wt": "0",
		"+SYNPS_AXI_SLV_LONG_DELAY_wt": "100",
		"+GEN_SEL_TARG_ADDR": "1",
		"+read_test": "1",
		"+end_of_sim_fault_check": "1",
		"+use_large_memregion": "1",
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "0",
		"+k_sim_timeout": "25",
                "+chi_txn_seq_name": "chi_subsys_regular_noncoh_item",
        "+FSYS_TIME_DECAY": "3000000000",
        "+EN_MEM_CHECK" : "1"
	    },
	    "label": [
                "CONC-17560"
	    ]
	},
        "directed_atomic_all_chiaius_to_all_targets": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test atomic",
            "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"}, "label": ["fregr"]},
		"hw_cfg_42_e_snps":{"plusargs": {"chi_snps_fcov_en": "1"},  "label": ["fregr"]},
		"hw_config_e_atomic":{"plusargs": {"chi_snps_fcov_en": "1"},  "label": ["vcs_migr"]},
                "hw_config_atomic_1":{"plusargs":{}, "label": ["vcs_migr"]},
		"hw_cfg_ncore37_snps":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{"+all_ways_for_cache":"1"}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e_snps":{ "plusargs": {"+all_ways_for_cache":null},"label": ["vcs_migr","fregr","fregr_cov"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{ "plusargs": {"+all_ways_for_cache":null},"label": ["fregr_cov"]}
            },
            "iter": 1,
            "flavors": {
              "AtomicStore_ADD"                   : {"plusargs": {"+AtomicStore_ADD": "1"},  "label": ["atomic_sanity","atomic_store"]},
              "AtomicStore_CLR"                   : {"plusargs": {"+AtomicStore_CLR": "1"}, "label": ["atomic_store"]},
              "AtomicStore_OR"                    : {"plusargs": {"+AtomicStore_OR": "1"}, "label": ["atomic_store"]},
              "AtomicStore_SET"                   : {"plusargs": {"+AtomicStore_SET": "1"}, "label": ["atomic_store"]},
              "AtomicStore_MAX"                   : {"plusargs": {"+AtomicStore_MAX": "1"}, "label": ["atomic_store"]},
              "AtomicStore_MIN"                   : {"plusargs": {"+AtomicStore_MIN": "1"}, "label": ["atomic_store"]},
              "AtomicStore_UMAX"                  : {"plusargs": {"+AtomicStore_UMAX": "1"}, "label": ["atomic_store"]},
              "AtomicStore_UMIN"                  : {"plusargs": {"+AtomicStore_UMIN": "1"}, "label": ["atomic_store"]},
              "AtomicLoad_ADD"                    : {"plusargs": {"+AtomicLoad_ADD": "1"},  "label": ["atomic_sanity","atomic_load"]},
              "AtomicLoad_CLR"                    : {"plusargs": {"+AtomicLoad_CLR": "1"}, "label": ["atomic_load"]},
              "AtomicLoad_OR"                     : {"plusargs": {"+AtomicLoad_OR": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_SET"                    : {"plusargs": {"+AtomicLoad_SET": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_MAX"                    : {"plusargs": {"+AtomicLoad_MAX": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_MIN"                    : {"plusargs": {"+AtomicLoad_MIN": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_UMAX"                   : {"plusargs": {"+AtomicLoad_UMAX": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_UMIN"                   : {"plusargs": {"+AtomicLoad_UMIN": "1"},  "label": ["atomic_load"]},
              "AtomicSwap"                        : {"plusargs": {"+AtomicSwap": "1"},  "label": ["atomic_sanity","atomic_swap"]},
              "AtomicCompare_case1"               : {"plusargs": {"+AtomicCompare": "1","AtomicCompare_case1":null},  "label": ["atomic_sanity","atomic_compare"]},
              "AtomicCompare_case2"               : {"plusargs": {"+AtomicCompare": "1","AtomicCompare_case2":null},  "label": ["atomic_sanity","atomic_compare"]}
            },
            "qrsimoptions": "-P",
            "plusargs": {
		"+all_gpra_secure"	: "1",
		"+en_all_txn_wts"	: null,
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_atomic_self_check_vseq",
	        "+k_enable_domain_based_addr_gen":"0",
                "+k_device_type_mem_pct": "0",
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "0", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_all_non_coh": "1",
                "+k_directed_test_atomic_all_aius": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "fregr_inhousevip",
		        "directed",
		        "directed_atomic",
                "CONC_11504_CHI",
                "CONC_11133"
            ]
        },
        "directed_wr_rd_all_chiaius_to_all_targets_noncoh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"}, "label": ["fregr"]},
                "hw_cfg_42":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_flc":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_3":{"plusargs":{}, "label": [""]},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_cov"]},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","CONC_17504","fregr_cov"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov"]}
            },
            "iter": 1,
            "flavors": {
              "device_memory"                   : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE"}},
              "normal_memory"                   : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL"}, "label": ["fregr_uvm_test_sanity"]}
            },
            "qrsimoptions": "-P",
            "plusargs": {
            	"+all_gpra_secure"	: "1",
		"+en_all_txn_wts"	: null,
	        "+k_enable_domain_based_addr_gen":"0",
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_rn_arg_mem_attr_mem_type": "NORMAL",
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "0", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "CONC_11133",
                "fregr_inhousevip"
            ]
        },
        "directed_wr_rd_all_chiaius_to_all_targets_coh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all coherent",
            "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"}, "label": ["fregr"]},
                "hw_cfg_42":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_flc":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_3":{"plusargs":{}},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","fregr_cov"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+all_gpra_secure": "1", 
	        "+en_all_txn_wts": null,
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_coh_wr_rd_check_vseq",
                "+chi_num_trans": "1", 
                "+ioaiu_num_trans": "0", 
                "+k_enable_domain_based_addr_gen":"0",
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_coh": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "CONC_11133",
		        "directed",
                "fregr_inhousevip"
            ]
        },
        "directed_wr_rd_all_chiaius_to_noncoh_dii": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","CONC_17504","fregr_cov"]},
		"hw_cfg_42":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_flc":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_3":{"plusargs":{}, "label": [""]},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_cov"]},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","CONC_17504","fregr_cov"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov"]}
            },
            "iter": 1,
            "flavors": {
              "wr_rd_or00_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_rd_or10_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_rd_or00_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_rd_or10_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_rd_or11_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "1"}},
              "wr_or10_rd_or00_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_or00_rd_or10_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_or11_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_or11_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_or10_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "1"}},
              "wr_or10_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_or00_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_or00_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "1"}},
              "wr_rd_or00_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "0"}},
              "wr_rd_or10_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "0"}},
              "wr_rd_or11_device_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "0"}},
              "wr_or10_rd_or00_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "0"}},
              "wr_or00_rd_or10_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "0"}},
              "wr_or11_rd_or10_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "0"}},
              "wr_or11_rd_or00_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "0"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+all_gpra_secure"	: "1",
		"+en_all_txn_wts"	: null,
	        "+k_enable_domain_based_addr_gen":"0",
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_rn_arg_mem_attr_mem_type": "NORMAL",
                "+chi_num_trans": "1",
                "+ioaiu_num_trans": "0",
                "+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_ace_slave_write_resp_chnl_delay_min": "2000",
                "+k_ace_slave_write_resp_chnl_delay_max": "2500",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_single_mem_region_in_test": "1",
                "+use_user_addrq": "5",
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null
            },
            "label": [
                "directed_self_checking",
                "nxp_eco",
                "CONC_11133",
                "fregr_inhousevip"
            ]
        },
        "directed_wr_rd_all_chiaius_to_noncoh_dmi": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","CONC_17504","fregr_cov"]},
		"hw_cfg_42":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_flc":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_3":{"plusargs":{}, "label": [""]},
		"hw_cfg_ncore37_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","CONC_17504","fregr_cov"]},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","CONC_17504","fregr_cov"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov"]}
            },
            "iter": 1,
            "flavors": {
              "wr_rd_or00_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_rd_or10_normal_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_rd_or00_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_rd_or10_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_rd_or11_device_ewa"           : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "1"}},
              "wr_or10_rd_or00_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_or00_rd_or10_normal_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_or11_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_or11_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_or10_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "1"}},
              "wr_or10_rd_or00_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "1"}},
              "wr_or00_rd_or10_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "1"}},
              "wr_or00_rd_or11_device_ewa"      : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "1"}},
              "wr_rd_or00_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "0"}},
              "wr_rd_or10_normal_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "0"}},
              "wr_rd_or11_device_noewa"         : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_EP_ORDERING_REQUIRED", "+set_ewa": "0"}},
              "wr_or10_rd_or00_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "REQ_ORDERING_REQUIRED",    "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "0"}},
              "wr_or00_rd_or10_normal_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "NORMAL", "+chi_rn_arg_wr_order_type": "NO_ORDERING_REQUIRED",     "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "0"}},
              "wr_or11_rd_or10_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "REQ_ORDERING_REQUIRED",    "+set_ewa": "0"}},
              "wr_or11_rd_or00_device_noewa"    : {"plusargs": {"+chi_rn_arg_mem_attr_mem_type": "DEVICE", "+chi_rn_arg_wr_order_type": "REQ_EP_ORDERING_REQUIRED", "+chi_rn_arg_rd_order_type": "NO_ORDERING_REQUIRED",     "+set_ewa": "0"}}
            },
            "qrsimoptions": "-P",
            "plusargs": {
                "+all_gpra_secure"	: "1",
		"+en_all_txn_wts"	: null,
	        "+k_enable_domain_based_addr_gen":"0",
		"+chi_subsys_vseq_name"	: "chi_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_rn_arg_mem_attr_mem_type": "NORMAL",
                "+chi_num_trans": "1",
                "+ioaiu_num_trans": "0",
                "+k_sim_timeout": "20",
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_ace_slave_write_resp_chnl_delay_min": "2000",
                "+k_ace_slave_write_resp_chnl_delay_max": "2500",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_wr_rd_all_chiaius_to_all_targets_noncoh": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_single_mem_region_in_test": "1",
                "+use_user_addrq": "5",
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null
            },
            "label": [
                "directed_self_checking",
                "nxp_eco",
                "CONC_11133",
                "fregr_inhousevip"
            ]
        },
        "directed_wr_rd_all_ioaius_to_all_targets_noncoh_owo": {
            "name": "concerto_fullsys_test",
		"_hash_tag_1": "#Stimulus.FSYS.prev371_intf",
		"_hash_tag_2": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_axi_256",
		"_hash_tag_3": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_axi_512",
		"_hash_tag_4": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACElite_256",
		"_hash_tag_5": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACElite_512",
		"_hash_tag_6": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACE5lite_256",
		"_hash_tag_7": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACE5lite_512",
            "purpose": "Directed test all non coherent",
            "config": {
		"hw_cfg_ncore37_IO_DisableRdInterleave_snps":{"iter": 3,"plusargs":{"+ioaiu_seq_en":"480","+use_large_memregion": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_45_e_snps_IOAIUp":{"iter": 3,"plusargs":{"+ioaiu_seq_en":"264","+use_large_memregion": "1"}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37_snps":{"iter": 5,"plusargs":{"+ioaiu_seq_en":"2016","+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{
                    "iter": 15,"plusargs":{"+ioaiu_seq_en":"72"}, "label": ["fregr_directed","fregr_cov","fregr","fregr_ioaiup","axi_sys_enable_domain_based_addr_gen_0"],
                    "flavors"                      : {
                        "checkin": {"iter":1, "label":["checkin"], "plusargs":{"+ioaiu_seq_en":"72"}}
                    }
                 }
            },
            "iter": 1,
            "flavors": {
              "two_writes"        : {"plusargs": {"+back_to_back_writes_and_then_read": "1"}, "label": [""]}
            },
            "qrsimoptions": "-P",
            "plusargs": {
		"+no_delay": "1",
		"+en_all_txn_wts"	: null,
                "+all_gpra_secure": "1", 
	        "+k_enable_domain_based_addr_gen":"0",
	        "+axi_sys_enable_domain_based_addr_gen":"0",
                 "+enable_populate_addrq" : "0",
		"+io_subsys_vseq_name"	: "io_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "5", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_owo_directed_test_2k_4k_wr_rd_to_all_dmi": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "CONC_11133",
		        "directed"
            ]
        },
        "directed_wr_rd_all_ioaius_to_all_targets_noncoh": {
            "name": "concerto_fullsys_test",
	    "_hash_tag": "#Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5  #Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_ACE5  #Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5_w_proxy_cache #Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5_w_atomics",
            "purpose": "Directed test all non coherent",
            "config": {
		"hw_cfg_nxpauto_snps":{"iter":3,"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"}, "label": ["fregr"]},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["vcs_migr","fregr","fregr_cov"]},
                "hw_cfg_codasip":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","fregr_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr"]},
		"hw_cfg_ncore37_IO_DisableRdInterleave_snps":{"iter": 3,"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr","fregr_ioaiup","fregr_IO_DisableRdInterleave"]},
		"hw_cfg_ncore37_snps":{"iter": 5,"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov","axi_sys_enable_domain_based_addr_gen_0"]},
		"hw_cfg_45_e_snps_IOAIUp":{"iter": 3,"plusargs":{"+use_large_memregion": "1"}, "label": ["ace5lite_owo_fregr"]},
                "hw_cfg_45_e_axi5_snps":{"plusargs":{}, "label": [""]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{
                    "iter": 5,"plusargs":{}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"],
                    "flavors"                      : {
                        "checkin": {"iter":1, "label":["checkin"], "plusargs":{}}
                    }
                 }
            },
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+no_delay": "1",
		"+en_all_txn_wts"	: null,
		"+dii_no_relaxed_order"	: null,
                "+all_gpra_secure": "1", 
	        "+k_enable_domain_based_addr_gen":"0",
	        "+axi_sys_enable_domain_based_addr_gen":"0",
                "+enable_populate_addrq" : "0",
		"+io_subsys_vseq_name"	: "io_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "CONC_11133",
		        "directed",
                "fregr_inhousevip"
            ]
        },
       "directed_ioaius_test_dii_selfchk_test":{
            "name": "concerto_fullsys_test",
            "purpose": "Write back to back ull cacheline, followed by reads for all values of axcache and all values of GPRAR.Order with WriteID=0",            
            "config": {
                "hw_cfg_60_4_snps":{ "iter": 1,"plusargs":{"+conc_17519" : null}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_wave_snps":{ "iter": 1,"plusargs":{"+conc_17605" : null}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{ "iter": 1,"plusargs":{}, "label": ["fregr_directed","axi_sys_enable_domain_based_addr_gen_0"]}
            },
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+use_large_memregion" : "1",
                "+EN_MEM_CHECK" : "1",
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",
                "+axi_seq":"wr_ordering_selfchk_seq",
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
            },
	   "flavors"   : {
            "random_axcache_policy_relaxed_rd_after_b2b_wr_w_same_id_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_relaxed_rd_after_b2b_wr_w_same_id_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_endpoint_rd_after_b2b_wr_w_same_id":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null}},
            "policy_relaxed_rd_after_b2b_wr_w_same_id_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2"}},
            "policy_relaxed_rd_after_b2b_wr_w_same_id_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2"}},
            "policy_endpoint_rd_after_b2b_wr_w_same_id":{"iter":1,"plusargs":{"+response_order":"3"}},

            "random_axcache_policy_relaxed_rd_after_2wr_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2", "+random_axcache":null,"+unique_id":null}},
            "random_axcache_policy_relaxed_rd_after_2wr_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2", "+random_axcache":null,"+unique_id":null}},
            "random_axcache_policy_endpoint_rd_after_2wr":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null,"+unique_id":null}},
            "policy_relaxed_rd_after_2wr_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+unique_id":null}},
            "policy_relaxed_rd_after_2wr_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+unique_id":null}},
            "policy_endpoint_rd_after_2wr":{"iter":1,"plusargs":{"+response_order":"3","+unique_id":null}}

            },
                        "label": [
                "CONC-17504_b2b_selfchk_test",
                "directed_self_checking",
		        "directed"
            ]

        },
        "directed_ioaius_test_rd_after_wr_to_dii_selfchk_test":{
            "name": "concerto_fullsys_test",
            "purpose": "Write to the full cacheline, followed by reads for all values of axcache and all values of GPRAR.Order",
            "config": {
                "hw_cfg_60_4_snps":{ "iter": 1,"plusargs":{"+conc_17519" : null}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_wave_snps":{ "iter": 1,"plusargs":{"+conc_17605" : null}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{ "iter": 1,"plusargs":{}, "label": ["fregr_directed","axi_sys_enable_domain_based_addr_gen_0"]}
            },
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+use_large_memregion" : "1",
                "+EN_MEM_CHECK" : "1",
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",
                "+axi_seq":"svt_rd_after_wr_seq",
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
            },
           "flavors"   : {
            "random_axcache_policy_relaxed_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_relaxed_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2","+random_axcache":null}},
            "random_axcache_policy_endpoint":{"iter":1,"plusargs":{"+response_order":"3","+random_axcache":null}},
            "policy_relaxed_reqId0":{"iter":1,"plusargs":{"+request_order": "0","+response_order":"2"}},
            "policy_relaxed_reqId1":{"iter":1,"plusargs":{"+request_order": "3","+response_order":"2"}},
            "policy_endpoint":{"iter":1,"plusargs":{"+response_order":"3"}}
            },
            "label": [
                "CONC-17504_dii_selfchk_test",
                "directed_self_checking",
		        "directed"
            ]
        },
        "directed_ioaius_test_rd_after_wr_to_dmi_selfchk_test":{
            "name": "concerto_fullsys_test",
            "purpose": "Write to the full cacheline, followed by reads for all values of axcache and all values of GPRAR.Order",
            "config": {
                "hw_cfg_60_4_snps":{ "iter": 1,"plusargs":{"+conc_17519" : null}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_wave_snps":{ "iter": 1,"plusargs":{"+conc_17605" : null}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]}
            },
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+use_large_memregion" : "1",
                "+EN_MEM_CHECK" : "1",
                "+ccp_lookupen":"0", 
                "+ccp_allocen":"0",	
                "+SYNPS_AXI_SLV_ZERO_DELAY_EN" : "0"
            },
            "label": [
                "CONC-17504_dmi_selfchk_test",
                "directed_self_checking",
		        "directed"
            ],
					  "flavors"   : {
	   			  "random_axcache_non_coh_dmi_target":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"svt_rd_after_wr_seq"}},
	   			  "non_coh_dmi_target":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"svt_rd_after_wr_seq"}},
	   			  "random_axcache_coh_dmi_target":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+axi_seq":"svt_rd_after_wr_seq"}},
	   			  "coh_dmi_target":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+axi_seq":"svt_rd_after_wr_seq"}},

     			  "random_axcache_non_coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+use_user_addrq": "1","+reduce_addr_area": "1","+en_all_txn_wts": null}},
		 			  "non_coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+use_user_addrq": "1","+reduce_addr_area": "1","+en_all_txn_wts": null}},
     			  "random_axcache_coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+reduce_addr_area": "1","+use_user_addrq": "1","+en_all_txn_wts": null}},
		 			  "coh_dmi_target_with_loaded_traffic":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+ioaiu_num_trans": "50","+svt_rd_after_wr_to_dii_with_loaded_traffic":null,"+reduce_addr_area": "1","+use_user_addrq": "1","+en_all_txn_wts": null}},

		 			  "random_axcache_non_coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq"}},
     			  "non_coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq"}},
		 			  "random_axcache_coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq"}},
	   			  "coh_dmi_target_with_b2b_write_same_id":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq"}},

						"random_axcache_non_coh_dmi_target_with_b2b_write":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+random_axcache":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}},
     			  "non_coh_dmi_target_with_b2b_write":{"iter":1,"plusargs":{"+non_coh_dmi_target":null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}},
		 			  "random_axcache_coh_dmi_target_with_b2b_write":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+random_axcache":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}},
	   			  "coh_dmi_target_with_b2b_write":{"iter":1,"plusargs":{"+coh_dmi_target":null,"+all_gpra_cmode":null,"+axi_seq":"wr_ordering_selfchk_seq","+unique_id":null}}

	   			  }
	},
        "directed_ioaius_test_svt_rd_after_wr_wrap": {
            "name": "concerto_fullsys_test",
	"_hash_tag_1": "#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_AXI5",
	"_hash_tag_2": "#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_ACE5",
	"_hash_tag_3": "#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_AXI5_w_proxy_cache",
	"_hash_tag_4": "#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_AXI5_w_atomics",
	"_hash_tag_5": "#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_ACE5Lite",
	"_hash_tag_6": "#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_ACELite",
            "purpose": "Directed test read after write wrap",
            "config": {
		"hw_cfg_ncore37_snps":{"iter": 2,"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{ "iter": 2,"plusargs":{}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+EN_MEM_CHECK" : "1"
            },
           "flavors"   : { 
                "dii" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+dii_target":null}},
                "noncoh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+noncoh_dmi": null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null}},
                "coh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+coh_dmi": null}},
                "dii_dev_mem" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+dii_target":null,"+mem_type":"dev"}},
                "dii_nor_mem" : {"iter":1, "plusargs":{"+axi_seq":"svt_rd_after_wr_wrap_seq", "+dii_target":null,"+mem_type":"nor"}}

            },
            "label": [
                "CONC-17301",
                "directed_self_checking",
		        "directed"
            ]
        },
	"directed_test":{
            "name": "concerto_fullsys_test",
            "purpose": "Write to a full cacheline, followed by reads of different start_addr and transfer_size within the same cacheline",
            "config": {
		"hw_cfg_ncore37_snps":{"iter": 2,"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov","axi_sys_enable_domain_based_addr_gen_0"]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{ "iter": 2,"plusargs":{}, "label": ["fregr_directed","fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]}
            },
	    "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {                           
                "+EN_MEM_CHECK" : "1"
            },
           "label": ["fregr"],
           "flavors"   : {
                "narrow_single_beat_rd_dii" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+dii_target":null}},
                "narrow_single_beat_rd_noncoh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+noncoh_dmi": null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null}},
                "narrow_single_beat_rd_coh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+coh_dmi": null}},
                "narrow_single_beat_rd_dii_dev_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+dii_target":null,"+mem_type":"dev"}},
                "narrow_single_beat_rd_dii_nor_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_rd_seq", "+dii_target":null,"+mem_type":"nor"}},
                "narrow_single_beat_wr_dii" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+dii_target":null}},
                "narrow_single_beat_wr_noncoh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+noncoh_dmi": null,"+all_gpra_ncmode":null,"+en_all_axlen_for_noncoh_txns":null}},
                "narrow_single_beat_wr_coh_dmi" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+coh_dmi": null}},
                "narrow_single_beat_wr_dii_dev_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+dii_target":null,"+mem_type":"dev"}},
                "narrow_single_beat_wr_dii_nor_mem" : {"iter":1, "plusargs":{"+axi_seq":"narrow_single_beat_wr_seq", "+dii_target":null,"+mem_type":"nor"}}
            }
        },
        "directed_atomic_all_ioaius_to_all_targets": {
            "name": "concerto_fullsys_test",
	"_hash_tag_1": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_atomic_ACElite_256",
	"_hash_tag_2": "#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_atomic_ACElite_512",
            "purpose": "Directed self checking atomic test",
            "config": {
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"iter": 2,"plusargs":{"+ioaiu_seq_en":"192"}, "label": ["fregr_cov","fregr","fregr_ioaiup","axi_sys_enable_domain_based_addr_gen_0"]},
		"hw_cfg_ncore37_snps":{"iter": 2,"plusargs":{"+ioaiu_seq_en":"1945","+use_large_memregion": "1"}, "label": ["fregr_directed","fregr_cov","fregr","fregr_ioaiup","axi_sys_enable_domain_based_addr_gen_0"]}
            },
            "iter": 1,
            "flavors": {
              "AtomicStore_ADD"                   : {"plusargs": {"+AtomicStore_ADD": "1"},  "label": ["atomic_sanity","atomic_store"]},
              "AtomicStore_CLR"                   : {"plusargs": {"+AtomicStore_CLR": "1"}, "label": ["atomic_store"]},
              "AtomicStore_OR"                    : {"plusargs": {"+AtomicStore_OR": "1"}, "label": ["atomic_store"]},
              "AtomicStore_SET"                   : {"plusargs": {"+AtomicStore_SET": "1"}, "label": ["atomic_store"]},
              "AtomicStore_MAX"                   : {"plusargs": {"+AtomicStore_MAX": "1"}, "label": ["atomic_store"]},
              "AtomicStore_MIN"                   : {"plusargs": {"+AtomicStore_MIN": "1"}, "label": ["atomic_store"]},
              "AtomicStore_UMAX"                  : {"plusargs": {"+AtomicStore_UMAX": "1"}, "label": ["atomic_store"]},
              "AtomicStore_UMIN"                  : {"plusargs": {"+AtomicStore_UMIN": "1"}, "label": ["atomic_store"]},
              "AtomicLoad_ADD"                    : {"plusargs": {"+AtomicLoad_ADD": "1"},  "label": ["atomic_sanity","atomic_load"]},
              "AtomicLoad_CLR"                    : {"plusargs": {"+AtomicLoad_CLR": "1"}, "label": ["atomic_load"]},
              "AtomicLoad_OR"                     : {"plusargs": {"+AtomicLoad_OR": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_SET"                    : {"plusargs": {"+AtomicLoad_SET": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_MAX"                    : {"plusargs": {"+AtomicLoad_MAX": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_MIN"                    : {"plusargs": {"+AtomicLoad_MIN": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_UMAX"                   : {"plusargs": {"+AtomicLoad_UMAX": "1"},  "label": ["atomic_load"]},
              "AtomicLoad_UMIN"                   : {"plusargs": {"+AtomicLoad_UMIN": "1"},  "label": ["atomic_load"]},
              "AtomicSwap"                        : {"plusargs": {"+AtomicSwap": "1"},  "label": ["atomic_sanity","atomic_swap"]},
              "AtomicCompare_case1"               : {"plusargs": {"+AtomicCompare": "1","AtomicCompare_case1":null},  "label": ["atomic_sanity","atomic_compare"]},
              "AtomicCompare_case2"               : {"plusargs": {"+AtomicCompare": "1","AtomicCompare_case2":null},  "label": ["atomic_sanity","atomic_compare"]},
              "WrapAtomicCompare_case1"               : {"plusargs": {"+WrapAtomicCompare": "1","AtomicCompare_case1":null},  "label": ["atomic_sanity","atomic_compare"]},
              "WrapAtomicCompare_case2"               : {"plusargs": {"+WrapAtomicCompare": "1","AtomicCompare_case2":null},  "label": ["atomic_sanity","atomic_compare"]}
            },
            "qrsimoptions": "-P",
            "plusargs": {
		"+no_delay": "1",
		"+en_all_txn_wts"	: null,
                "+all_gpra_secure": "1", 
	        "+k_enable_domain_based_addr_gen":"0",
	        "+axi_sys_enable_domain_based_addr_gen":"0",
                "+enable_populate_addrq" : "0",
		"+io_subsys_vseq_name"	: "io_subsys_directed_atomic_self_check_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+en_all_f_wstrb": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_11504_IO",
                "CONC_11133",
                "directed_self_checking",
		        "directed",
                "fregr_inhousevip"
            ]
        },
        "directed_wr_rd_all_ioaius_to_all_targets_coh": {
            "name": "concerto_fullsys_test",
	    "_hash_tag": "#Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5  #Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_ACE5  #Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5_w_proxy_cache #Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5_w_atomics",
            "purpose": "Directed test all coherent",
            "config": {
		"hw_cfg_nxpauto_snps":{"plusargs":{"axi_snps_master_fcov_en": "1","chi_snps_fcov_en": "1"}, "label": ["fregr"]},
                "hw_cfg_45_e_axi5_snps":{"plusargs":{}, "label": [""]},
                "hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_directed","fregr","fregr_cov"]},
                "hw_cfg_45_e_snps_IOAIUp":{"plusargs":{}, "label": ["ace5lite_owo_fregr"]},
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_rvsilicon_mpf":{"plusargs":{}, "label": ["vcs_migr","fregr","fregr_cov"]},
                "hw_cfg_codasip":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
		"hw_cfg_ncore37_snps":{"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","fregr_cov"]}
            },
            "iter": 3,
            "qrsimoptions": "-P",
            "plusargs": {
		"+no_delay": "1",
		"+io_subsys_vseq_name"	: "io_subsys_directed_coh_wr_rd_check_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+all_gpra_secure": "1", 
		"+en_all_txn_wts"	: null,
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_owo_directed_test_2k_4k_wr_rd_to_all_dmi": "1",
                "+k_directed_wr_rd_all_ioaius_to_all_targets_coh": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "CONC_11133",
                "fregr_inhousevip"
            ]
        },
        "directed_rd_ncaiu_to_all_dmis_noncoh_stress_test": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e_snps":{"plusargs":{}},
		"hw_cfg_ncore37_snps":{"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","fregr_ioaiup","fregr_cov","fregr_ioaiup_cov","axi_sys_enable_domain_based_addr_gen_0"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo_snps":{"plusargs":{}, "label": ["fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
		"hw_cfg_ncore37_no_owo_snps":{"plusargs":{}, "label": ["fregr","fregr_cov","axi_sys_enable_domain_based_addr_gen_0"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk_snps":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
                "hw_cfg_45_e_snps":{"plusargs":{}, "label": ["vcs_migr","fregr","fregr_cov"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+no_delay": "1",
	        "+k_enable_domain_based_addr_gen":"0",
	        "+axi_sys_enable_domain_based_addr_gen":"0",
                 "+enable_populate_addrq" : "0",
		"+io_subsys_vseq_name"	: "io_subsys_directed_rd_ncaiu_to_all_dmis_noncoh_stress_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "200", 
                "+all_gpra_cmode": null, 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "CONC_12572",
		"directed"
            ]
        },
        "directed_pcie_producer_consumer": {
            "name": "concerto_fullsys_test",
		"_hashtag": "#Stimulus.FSYS.371.IOAIUp_producer_and_other_IntfType_consumer",
            "purpose": "Producer consumer test. Config must have at least single IOAIU wiht OWO enabled, at least two IOAIU, single CHIAIU",
            "config": {
		"hw_cfg_ncore37_snps":{"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr_directed","fregr","axi_sys_enable_domain_based_addr_gen_0"]},
		"hw_cfg_45_e_snps_IOAIUp":{"plusargs":{"+use_large_memregion": "1"}, "label": ["ace5lite_owo_fregr"]}
            },
            "iter": 10,
            "qrsimoptions": "-P",
            "plusargs": {
		"+fsys_vseq_name"	: "fsys_snps_pcie_producer_consumer_vseq",
                "+chi_num_trans": "50", 
                "+ioaiu_num_trans": "50", 
                "+skip_multiport_axi": "null",
                "+dont_wait_all_seq_trigger": "null",
                "+SYNPS_AXI_SLV_ZERO_DELAY_wt":"100","+SYNPS_AXI_SLV_SHORT_DELAY_wt":"0","+SYNPS_AXI_SLV_LONG_DELAY_wt":"0","+SYNPS_AXI_SLV_ZERO_DELAY_EN":"1","+def_ready_one_val_at_target_native_if":"null",
                "+axi_sys_enable_domain_based_addr_gen" : "0",
                "+k_sim_timeout": "20"
            },
            "flavors"   : {
                "checkin"       : {"iter":1, "plusargs":{"+num_buffers": "1", "+buffer_itr": "2"}, "label":["checkin"], "seed": 0},
                "prod_cons_64B" : {"iter":5, "plusargs":{"+prod_cons_64B":null}, "label":["CONC_16921"]},
                "prod_cons_32B" : {"iter":5, "plusargs":{"+prod_cons_32B":null}, "label":["CONC_16921"]},
                "prod_cons_64B_burst_size_4K" : {"iter":1, "plusargs":{"+prod_cons_64B":null,"+num_buffers": "1", "+buffer_itr": "1","+set_owo_burst_size": "4096"}, "label":["CONC_17186","CONC_16921"]},
                "prod_cons_32B_burst_size_4K" : {"iter":1, "plusargs":{"+prod_cons_32B":null,"+num_buffers": "1", "+buffer_itr": "1","+set_owo_burst_size": "4096"}, "label":["CONC_17186","CONC_16921"]},
                "prod_cons_64B_burst_size_512" : {"iter":1, "plusargs":{"+prod_cons_64B":null,"+num_buffers": "1", "+buffer_itr": "1","+set_owo_burst_size": "512"}, "label":["CONC_17186","CONC_16921"]},
                "prod_cons_32B_burst_size_512" : {"iter":1, "plusargs":{"+prod_cons_32B":null,"+num_buffers": "1", "+buffer_itr": "1","+set_owo_burst_size": "512"}, "label":["CONC_17186","CONC_16921"]},
                "prod_cons_64B_burst_size_256" : {"iter":1, "plusargs":{"+prod_cons_64B":null,"+num_buffers": "1", "+buffer_itr": "1","+set_owo_burst_size": "256"}, "label":["CONC_17186","CONC_16921"]},
                "prod_cons_32B_burst_size_256" : {"iter":1, "plusargs":{"+prod_cons_32B":null,"+num_buffers": "1", "+buffer_itr": "1","+set_owo_burst_size": "256"}, "label":["CONC_17186","CONC_16921"]},
                "cons_ace"      : {"iter":5, "plusargs":{"+cons_ace":null}, "label":["CONC_16921"]},
                "cons_chi_cohdmi_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "dii","+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_cohdmi_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "coh_dmi","+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_cohdmi_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "noncoh_dmi","+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_noncohdmi_bufmem_dii_flagmem"  : {"iter":2, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "dii", "+en_all_axlen_for_noncoh_txns" : 1,"+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_noncohdmi_bufmem_cohdmi_flagmem"  : {"iter":2, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "coh_dmi", "+en_all_axlen_for_noncoh_txns" : 1,"+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_noncohdmi_bufmem_noncohdmi_flagmem"  : {"iter":2, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "noncoh_dmi", "+en_all_axlen_for_noncoh_txns" : 1,"+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_dii_bufmem_dii_flagmem"  : {"iter":2, "plusargs":{"+buf_mem": "dii", "+flag_mem": "dii", "+en_all_axlen_for_noncoh_txns" : 1,"+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_dii_bufmem_cohdmi_flagmem"  : {"iter":2, "plusargs":{"+buf_mem": "dii", "+flag_mem": "coh_dmi", "+en_all_axlen_for_noncoh_txns" : 1,"+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cons_chi_dii_bufmem_noncohdmi_flagmem"  : {"iter":2, "plusargs":{"+buf_mem": "dii", "+flag_mem": "noncoh_dmi", "+en_all_axlen_for_noncoh_txns" : 1,"+cons_chi":null}, "label":["CONC_17139_CONS_CHI","CONC_17139","CONC_16921"]},
                "cohdmi_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "dii"}, "label":["CONC_17139","CONC_16921"]},
                "cohdmi_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "coh_dmi"}, "label":["CONC_17139","CONC_16921"]},
                "cohdmi_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "coh_dmi", "+flag_mem": "noncoh_dmi"}, "label":["CONC_17139","CONC_16921"]},
                "noncohdmi_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "dii", "+en_all_axlen_for_noncoh_txns" : 1}, "label":["CONC_17139","CONC_16921"]},
                "noncohdmi_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "coh_dmi", "+en_all_axlen_for_noncoh_txns" : 1}, "label":["CONC_17139","CONC_16921"]},
                "noncohdmi_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "noncoh_dmi", "+flag_mem": "noncoh_dmi", "+en_all_axlen_for_noncoh_txns" : 1}, "label":["CONC_17139","CONC_16921"]},
                "dii_bufmem_dii_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "dii", "+flag_mem": "dii", "+en_all_axlen_for_noncoh_txns" : 1}, "label":["CONC_17139","CONC_16921"]},
                "dii_bufmem_cohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "dii", "+flag_mem": "coh_dmi", "+en_all_axlen_for_noncoh_txns" : 1}, "label":["CONC_17139","CONC_16921"]},
                "dii_bufmem_noncohdmi_flagmem"  : {"iter":5, "plusargs":{"+buf_mem": "dii", "+flag_mem": "noncoh_dmi", "+en_all_axlen_for_noncoh_txns" : 1}, "label":["CONC_17139","CONC_16921"]}
            },
            "label": [
		"directed"
            ]
        },
        "directed_wr_rd_axi_if_parity_enabled_ioaiu_to_all_targets_noncoh": {
            "name": "concerto_fullsys_axi_if_parity_chk_test",
	    "_hash_tag": "#Stimulus.FSYS.v371.if_parity_chk_err.two_writes",
            "purpose": "Directed test all non coherent",
            "config": {
		"hw_cfg_ncore37":{"plusargs":{"+use_large_memregion": "1"}, "label": [""]}
            },
	    "flavors":{
		    "wr_addr_chnl_wdata512b" : {"iter": 2,"plusargs": { "inject_parity_err_aw_chnl":"AXI5","+ioaiu_seq_en":"256","+ioaiu_unit":"PCIe_socket_2"}},
		    "wr_data_chnl_wdata512b" : {"iter": 2,"plusargs": { "inject_parity_err_w_chnl":"AXI5","+ioaiu_seq_en":"256","+ioaiu_unit":"PCIe_socket_2"}},
		    "wr_addr_chnl_wdata256b" : {"iter": 2,"plusargs": { "inject_parity_err_aw_chnl":"AXI5","+ioaiu_seq_en":"128","+ioaiu_unit":"PCIe_socket_1"}},
		    "wr_data_chnl_wdata256b" : {"iter": 2,"plusargs": { "inject_parity_err_w_chnl":"AXI5","+ioaiu_seq_en":"128","+ioaiu_unit":"PCIe_socket_1"}}
	    },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+error_test": "1",
                "+ioaiu_seq_en":"0",
                "+ioaiu_en":"0",
                "+max_iteration":"1",
		"+no_delay": "1",
		"+en_all_txn_wts"	: null,
		"+dii_no_relaxed_order"	: null,
                "+all_gpra_secure": "1", 
	        "+k_enable_domain_based_addr_gen":"0",
	        "+inject_interface_parity_error":"1",
	        "+axi_sys_enable_domain_based_addr_gen":"0",
                 "+enable_populate_addrq" : "0",
		"+io_subsys_vseq_name"	: "io_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
            "ace_if_parity_chk"
            ]
        },
        "directed_wr_rd_resp_err_test_all_ioaius_to_all_targets_noncoh": {
            "name": "concerto_fullsys_test",
	"_hash_tag_1": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dmi_to_axi",
	"_hash_tag_2": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dmi_to_ACElite",
	"_hash_tag_3": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dmi_to_ACE5lite",
	"_hash_tag_4": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dii_to_axi",
	"_hash_tag_5": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dii_to_ACElite",
	"_hash_tag_6": "#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dii_to_ACE5lite",
            "purpose": "Directed test all non coherent. Error injection from DMI or DII slave targets or from Initiator. Error should propagate from slave target to IOAIUp native i/f.",
            "config": {
		"hw_cfg_ncore37_snps":{"iter": 3,"plusargs":{"+use_large_memregion": "1"}, "label": ["fregr","axi_sys_enable_domain_based_addr_gen_0"]}
            },
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+test_arg_inject_slv_error": "null",
		"+io_mstr_exclusive_access_enable": "0",
		"+no_delay": "1",
		"+en_all_txn_wts"	: null,
		"+dii_no_relaxed_order"	: null,
                "+all_gpra_secure": "1", 
	        "+k_enable_domain_based_addr_gen":"0",
	        "+axi_sys_enable_domain_based_addr_gen":"0",
                 "+enable_populate_addrq" : "0",
		"+io_subsys_vseq_name"	: "io_subsys_directed_noncoh_wr_rd_check_vseq",
                "+chi_num_trans": "0", 
                "+ioaiu_num_trans": "1", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_wr_rd_addr_bits_5downto_3_cover": "1",
                "+k_directed_test_wr_rd_to_all_dmi": "1",
                "+k_directed_test_wr_rd_to_all_dii": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+en_all_f_wstrb": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "directed_self_checking",
                "CONC_11133",
		        "directed",
                "fregr_inhousevip"
            ]
        },
        "directed_wr_rd_all_aius_random_ver1": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test all non coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+axi_mem_random_non_cacheline_read_dis": "1",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius_random": "1",
                "+k_directed_test_all_non_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "5", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk",
                "tempo"
            ]
        },
        "directed_wr_rd_same_aiu_ver2": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test all coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_60_4":{"plusargs":{}},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		        "directed",
                "data_chk"
            ]
        },
        "directed_wr_rd_same_aiu_all_aius_ver2": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test all coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		        "directed",
                "data_chk"
            ]
        },
        "directed_wr_rd_all_aius_random_ver2": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test all coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_wr_rd_all_aius_random": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		        "directed",
                "data_chk"
            ]
        },
        "directed_wr_rd_same_aiu_coh_noncoh": {
            "name": "concerto_fullsys_test",
            "purpose": "Directed test mix of coherent and coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "k_directed_test_noncoh_addr_pct": "50",
                "k_directed_test_coh_addr_pct": "50",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		        "directed",
                "data_chk"
            ]
        },
        "directed_wr_rd_same_aiu_coh_noncoh_all_aius": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test mix of coherent and coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "k_directed_test_noncoh_addr_pct": "50",
                "k_directed_test_coh_addr_pct": "50",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
		        "directed",
                "data_chk"
            ]
        },
        "directed_wr_rd_coh_noncoh_all_aius_random": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test mix of coherent and coherent",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_basic": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+k_directed_test_wr_rd_all_aius_random": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "k_directed_test_noncoh_addr_pct": "50",
                "k_directed_test_coh_addr_pct": "50",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk"
            ]
        },
        "directed_wr_rd_same_aiu_default": {
            "name": "concerto_fullsys_direct_wr_rd_legacy_test",
            "purpose": "Directed test default Same AIU",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{},
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_same_aiu": "1",
                "+k_directed_test_wr_rd": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk",
                "tempo"
            ]
        },
        "directed_wr_rd_aiu_default": {
            "name": "concerto_fullsys_direct_legacy_test",
            "purpose": "Directed test default Different AIU",
            "config": {
                "hw_cfg_2_e":{"plusargs":{}},
                "hw_cfg_3":{"plusargs":{}},
                "hw_cfg_23":{},
                "hw_cfg_10_e":{"plusargs":{}},
                "hw_cfg_14":{},
                "hw_cfg_12":{},
                "hw_cfg_30":{},
                "hw_cfg_31":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_42":{ },
                "hw_cfg_rydx":{},
		        "hw_cfg_meye_q7_interleave_fr":{},
                "hw_cfg_oppo":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+chi_num_trans": "100", 
                "+ioaiu_num_trans": "100", 
                "+k_sim_timeout": "20", 
                "+k_ace_slave_read_addr_chnl_burst_pct": "100",
                "+k_ace_slave_read_data_chnl_burst_pct": "100",
                "+k_directed_test": "1",
                "+k_directed_test_all_coh": "1",
                "+axi_mem_non_cacheline_write_en": "1",
                "+use_user_addrq": "100", 
                "+use_seq_user_addrq": "1",
                "+use_single_memregion": "1",
                "+k_directed_64B_aligned": null  
            },
            "label": [
                "data_chk",
                "tempo"
            ]
        },
        "qchannel_sanity_test": {
            "name": "concerto_fullsys_qchannel_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "50",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "pma_sanity",
                "pma"
            ]
        },
        "qchannel_req_during_cmd_test": {
            "name": "concerto_fullsys_qchannel_test",
			"_hash_tag": "#Stimulus.FSYS.qchannel.during_cmd_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_req_during_txn" : null,
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "3",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "pma_sanity",
                "pma"
            ]
        },
        "qchannel_req_between_cmd_test": {
            "name": "concerto_fullsys_qchannel_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_req_between_cmd_test" : "1",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "pma_sanity",
                "pma"
            ]
        },
        "qchannel_multiple_request_test": {
            "name": "concerto_fullsys_qchannel_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_multiple_request_test" : "1",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "pma_sanity",
                "pma"
            ]
        },
        "qchannel_reset_test": {
            "name": "concerto_fullsys_qchannel_test",
            "purpose": "PMA test",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_20_dii_boot":{},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
		"+ioaiu_num_trans": "20",
                "+qchannel_reset_test" : "1",
                "+k_access_boot_region" : "1",
                "+boot_from_ioaiu" : "1",
                "+num_qchannel_loop" : "3",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "10",
		"+use_dmi_ig_id": "0",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "pma_sanity",
                "pma"
            ]
        },
        "qchannel_all_aius_coh_read": {
            "name": "concerto_fullsys_qchannel_test",
            "purpose": "All AIUs coherent read with PMA",
			"_hashtag":"#Stimulus.FSYS.qchannel.all_aius_coh_read",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{},
                "hw_cfg_ace32":{}
            },
            "iter": 1,
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "64",
		"+ioaiu_num_trans": "64",
		"+chiaiu_slow_master": "all",
		"+ioaiu_slow_master": "all",
                "+aiu_qos": "0",
		"+dmi_alloc_dis": "1",
                "+qchannel_req_between_cmd_test" : "1",
                "+k_access_boot_region" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "20",
		"+use_dmi_ig_id": "0",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+no_bfm_delays": "1",
		"+perf_test": "1",
		"+read_test": "1",
		"+use_large_memregion": "1",
		"+use_user_addrq": "64",
		"+use_seq_user_addrq": "1",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "pma"
            ]
        },
        "qchannel_all_aius_noncoh_read": {
            "name": "concerto_fullsys_qchannel_test",
			"_hashtag":"#Stimulus.FSYS.qchannel.all_aius_noncoh_read",
            "purpose": "All AIUs non-coherent read with PMA",
            "config": {
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_38":{"plusargs":{}},
                "hw_cfg_41":{}
            },
            "iter": 1,
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chiaiu_en": "0",
		"+ioaiu_en": "0",
		"+chi_num_trans": "64",
		"+ioaiu_num_trans": "64",
		"+chiaiu_slow_master": "all",
		"+ioaiu_slow_master": "all",
                "+aiu_qos": "0",
		"+dmi_alloc_dis": "1",
                "+qchannel_req_between_cmd_test" : "1",
                "+k_access_boot_region" : "1",
		"+link_ctrl_test": "1",
		"+k_sim_timeout": "20",
		"+use_dmi_ig_id": "0",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_read_addr_chnl_burst_pct": "100",
		"+k_ace_slave_read_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+no_bfm_delays": "1",
		"+perf_test": "1",
		"+read_test": "1",
		"+noncoherent_test": "1",
		"+use_dii_intrlv_grp": "1",
		"+k_axcache_0_to_dii": "1",
		"+use_large_memregion": "1",
		"+use_user_addrq": "64",
		"+use_seq_user_addrq": "1",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "pma"
            ]
        },
        "chiaiu_random_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read",
            "config": {
                "hw_cfg_1_rand_0":{},
                "hw_cfg_2_rand_0":{},
                "hw_cfg_2_rand_1":{},
                "hw_cfg_2_rand_2":{},
                "hw_cfg_2_rand_3":{},
                "hw_cfg_3_rand_0":{},
                "hw_cfg_7_rand_0":{},
                "hw_cfg_7_rand_1":{},
                "hw_cfg_7_rand_2":{},
                "hw_cfg_7_rand_3":{},
                "hw_cfg_7_rand_4":{},
                "hw_cfg_7_rand_5":{},
                "hw_cfg_10_e_rand_0":{},
                "hw_cfg_11_rand_0":{},
                "hw_cfg_12_rand_0":{},
                "hw_cfg_14_rand_0":{},
                "hw_cfg_20_rand_0":{},
                "hw_cfg_22_rand_0":{},
                "hw_cfg_22_rand_1":{},
                "hw_cfg_30_rand_0":{},
                "hw_cfg_30_rand_1":{},
                "hw_cfg_32_rand_0":{},
                "hw_cfg_32_rand_1":{},
                "hw_cfg_ace32_rand_0":{},
                "hw_cfg_ace32_rand_1":{},
                "hw_cfg_40_rand_0":{},
                "hw_cfg_40_rand_1":{},
                "hw_cfg_41_rand_0":{},
                "hw_cfg_42_rand_0":{},
                "hw_cfg_43_rand_0":{},
                "hw_cfg_44_rand_0":{},
                "hw_cfg_rand_0":{},
                "hw_cfg_rand_1":{},
                "hw_cfg_rand_2":{},
                "hw_cfg_rand_3":{},
                "hw_cfg_rand_4":{},
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2"
            },
            "label": [
                "rand",
                "tempo"
            ]
        },
        "chiaiu_snoop_tempo": {
            "name": "concerto_fullsys_wrrd_test",
            "purpose": "CHIAIU random write/read with snooping",
            "config": {
                "hw_config_atomic":{},
				"hw_cfg_60_4":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+chiaiu_en": "1",
		"+perf_test": "1",
		"+read_test": "1",
		"+add_makeclean": "1",
		"+use_user_addrq": "100",
		"+use_seq_user_addrq": "1",
		"+k_sim_timeout": "2"
            },
            "label": [
				"tempo"
            ]
        },
        "chiaiu_random_nondata_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with clean/make",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_nondata": "1"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_random_copyback_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with copyback",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+coherent_test": "1",
		"+use_user_addrq": "200",
		"+use_copyback": "1"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_random_stash_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with stash",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
                "+use_genuce": "1",
		"+use_stash": "1"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_random_dvm_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with DVM",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+use_dvm": "1"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_random_all_ops_no_dvm_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random access without DVM ops",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+use_user_addrq": "200",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_stash": "1"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_random_all_ops_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random access",
            "config": {
                "hw_config_atomic":{},
                "hw_cfg_23":{}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+k_sim_timeout": "2",
		"+use_user_addrq": "200",
		"+use_nondata": "1",
		"+use_copyback": "1",
		"+use_dvm": "1",
		"+use_stash": "1"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_atomic_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with atomic",
            "config": {
                "hw_config_atomic":{}},
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chiaiu_en": "0",
		"+chi_num_trans": "4",
		"+use_atomic": "1",
		"+add_atomic": "1",
		"+coherent_atomics": "1",
		"+use_user_addrq": "4",
		"+use_seq_user_addrq": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "2"
            },
            "label": [
                "tempo"
            ]
        },
        "chiaiu_random_atomic_tempo": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read with atomic",
            "config": {
                "hw_config_atomic":{}},
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+chi_num_trans": "100",
		"+use_atomic": "1",
		"+coherent_atomics": "1",
		"+k_sim_timeout": "2"
            },
            "label": [
                "tempo"
            ]
        },
        "aiu0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "ranom traffic with AIU0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+aiu0_trace_capture": "0xff",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_capture"
            ]
        },
        "dmi0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "random traffic with DMI0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+dmi0_trace_capture": "0xff",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_capture"
            ]
        },
        "dii0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "random traffic with DII0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+dii0_trace_capture": "0xff",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_capture"
            ]
        },
        "aiu0_dmi0_dii0_trace_capture_test": {
            "name": "concerto_fullsys_test",
            "purpose": "random traffic with DII0 trace capture enabled",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_7_ecc":{},
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
				"+trace_accum_check":1,
		"+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		"+tcap_scb_en": "1",
		"+trace_capture_en": "1",
		"+aiu0_trace_capture": "0xff",
		"+dii0_trace_capture": "0x0f",
                "+dmi0_trace_capture": "0xf0",
                "+boot_from_ioaiu" : "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_capture"
            ]
        },
        "chi_native_trace_coh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "CHI write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_7_ecc":{},
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
		"+chi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_trigger"
            ]
        },
        "chi_native_trace_noncoh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "CHI write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_7_ecc":{},
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+chi_num_trans":"100",
		"+chi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+noncoherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_trigger"
            ]
        },
        "ace_native_trace_coh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "CHI write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_7_ecc":{},
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+ioaiu_num_trans":"100",
		"+axi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+coherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_trigger"
            ]
        },
        "ace_native_trace_noncoh_test": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU write/read traffic with traceme signal",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_7_ecc":{},
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_nxpauto":{"label": ["fregr", "fregr_cov"]}
            },
            "iter": 1,
            "plusargs": {
                "+ioaiu_num_trans":"100",
		"+axi_trace_weight": "50",
		"+sys_event_dis": "1",
		"+noncoherent_test": "1",
		"+k_sim_timeout": "10"
            },
            "label": [
                "trace",
                "trace_trigger"
            ]
        },
        "ttrig": {
            "name": "concerto_fullsys_test",
            "purpose": "Ncore initiated trigger",
            "config": {
                "hw_cfg_3":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_10_e":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_17_mesh_mpf":{"plusargs":{}, "label": ["fregr", "fregr_cov"]},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
				"hw_cfg_resiltech_connectivity_e":{"label": ["fregr", "fregr_cov"]},
				"hw_cfg_resiltech_mesh_mpf":{"label": ["fregr", "fregr_cov"]},
                "hw_cfg_nxpauto":{"label": ["", ""]}
            },
            "iter": 1,
            "flavors": {
              "ncore_init_addr_match"             : {"plusargs": {"+aiu0_tctrlr0": "0x00000002", "+aiu1_tctrlr0": "0x00000002", "+aiu2_tctrlr0": "0x00000002", "+aiu3_tctrlr0": "0x00000002", "+aiu4_tctrlr0": "0x00000002", "+aiu5_tctrlr0": "0x00000002",  "+aiu6_tctrlr0": "0x00000002", "+aiu7_tctrlr0": "0x00000002", "+aiu8_tctrlr0": "0x00000002", "+aiu9_tctrlr0": "0x00000002", "+aiu10_tctrlr0": "0x00000002",  "+aiu11_tctrlr0": "0x00000002", "+aiu12_tctrlr0": "0x00000002",
                                                                   "+aiu0_tctrlr1": "0x00000002", "+aiu1_tctrlr1": "0x00000002", "+aiu2_tctrlr1": "0x00000002", "+aiu3_tctrlr1": "0x00000002", "+aiu4_tctrlr1": "0x00000002", "+aiu5_tctrlr1": "0x00000002", "+aiu6_tctrlr1": "0x00000002", "+aiu7_tctrlr1": "0x00000002", "+aiu8_tctrlr1": "0x00000002", "+aiu9_tctrlr1": "0x00000002", "+aiu10_tctrlr1": "0x00000002",  "+aiu11_tctrlr1": "0x00000002", "+aiu12_tctrlr1": "0x00000002",
                                                                   "+aiu0_tctrlr2": "0x00000002", "+aiu1_tctrlr2": "0x00000002", "+aiu2_tctrlr2": "0x00000002", "+aiu3_tctrlr2": "0x00000002", "+aiu4_tctrlr2": "0x00000002", "+aiu5_tctrlr2": "0x00000002", "+aiu6_tctrlr2": "0x00000002", "+aiu7_tctrlr2": "0x00000002", "+aiu8_tctrlr2": "0x00000002", "+aiu9_tctrlr2": "0x00000002", "+aiu10_tctrlr2": "0x00000002",  "+aiu11_tctrlr2": "0x00000002", "+aiu12_tctrlr2": "0x00000002",
                                                                   "+aiu0_tctrlr3": "0x00000002", "+aiu1_tctrlr3": "0x00000002", "+aiu2_tctrlr3": "0x00000002", "+aiu3_tctrlr3": "0x00000002", "+aiu4_tctrlr3": "0x00000002", "+aiu5_tctrlr3": "0x00000002", "+aiu6_tctrlr3": "0x00000002", "+aiu7_tctrlr3": "0x00000002", "+aiu8_tctrlr3": "0x00000002", "+aiu9_tctrlr3": "0x00000002", "+aiu10_tctrlr3": "0x00000002",  "+aiu11_tctrlr3": "0x00000002", "+aiu12_tctrlr3": "0x00000002"}},
              "ncore_init_op_code_match"           : {"plusargs": {"+aiu0_tctrlr0": "0x00000004", "+aiu1_tctrlr0": "0x00000004", "+aiu2_tctrlr0": "0x00000004", "+aiu3_tctrlr0": "0x00000004", "+aiu4_tctrlr0": "0x00000004", "+aiu5_tctrlr0": "0x00000004", "+aiu6_tctrlr0": "0x00000004", "+aiu7_tctrlr0": "0x00000004", "+aiu8_tctrlr0": "0x00000004", "+aiu9_tctrlr0": "0x00000004", "+aiu10_tctrlr0": "0x00000004",  "+aiu11_tctrlr0": "0x00000004", "+aiu12_tctrlr0": "0x00000004",
                                                                   "+aiu0_tctrlr1": "0x00000004", "+aiu1_tctrlr1": "0x00000004", "+aiu2_tctrlr1": "0x00000004", "+aiu3_tctrlr1": "0x00000004", "+aiu4_tctrlr1": "0x00000004", "+aiu5_tctrlr1": "0x00000004", "+aiu6_tctrlr1": "0x00000004", "+aiu7_tctrlr1": "0x00000004", "+aiu8_tctrlr1": "0x00000004", "+aiu9_tctrlr1": "0x00000004", "+aiu10_tctrlr1": "0x00000004",  "+aiu11_tctrlr1": "0x00000004", "+aiu12_tctrlr1": "0x00000004",
                                                                   "+aiu0_tctrlr2": "0x00000004", "+aiu1_tctrlr2": "0x00000004", "+aiu2_tctrlr2": "0x00000004", "+aiu3_tctrlr2": "0x00000004", "+aiu4_tctrlr2": "0x00000004", "+aiu5_tctrlr2": "0x00000004", "+aiu6_tctrlr2": "0x00000004", "+aiu7_tctrlr2": "0x00000004", "+aiu8_tctrlr2": "0x00000004", "+aiu9_tctrlr2": "0x00000004", "+aiu10_tctrlr2": "0x00000004",  "+aiu11_tctrlr2": "0x00000004", "+aiu12_tctrlr2": "0x00000004",
                                                                   "+aiu0_tctrlr3": "0x00000004", "+aiu1_tctrlr3": "0x00000004", "+aiu2_tctrlr3": "0x00000004", "+aiu3_tctrlr3": "0x00000004", "+aiu4_tctrlr3": "0x00000004", "+aiu5_tctrlr3": "0x00000004", "+aiu6_tctrlr3": "0x00000004", "+aiu7_tctrlr3": "0x00000004", "+aiu8_tctrlr3": "0x00000004", "+aiu9_tctrlr3": "0x00000004", "+aiu10_tctrlr3": "0x00000004",  "+aiu11_tctrlr3": "0x00000004", "+aiu12_tctrlr3": "0x00000004"}},
              "ncore_init_mem_attr_match"          : {"plusargs": {"+aiu0_tctrlr0": "0x08000008", "+aiu1_tctrlr0": "0x08000008", "+aiu2_tctrlr0": "0x08000008", "+aiu3_tctrlr0": "0x08000008", "+aiu4_tctrlr0": "0x08000008", "+aiu5_tctrlr0": "0x08000008", "+aiu6_tctrlr0": "0x08000008", "+aiu7_tctrlr0": "0x08000008", "+aiu8_tctrlr0": "0x08000008", "+aiu9_tctrlr0": "0x08000008", "+aiu10_tctrlr0": "0x08000008",  "+aiu11_tctrlr0": "0x08000008", "+aiu12_tctrlr0": "0x08000008",
                                                                   "+aiu0_tctrlr1": "0x08000008", "+aiu1_tctrlr1": "0x08000008", "+aiu2_tctrlr1": "0x08000008", "+aiu3_tctrlr1": "0x08000008", "+aiu4_tctrlr1": "0x08000008", "+aiu5_tctrlr1": "0x08000008", "+aiu6_tctrlr1": "0x08000008", "+aiu7_tctrlr1": "0x08000008", "+aiu8_tctrlr1": "0x08000008", "+aiu9_tctrlr1": "0x08000008", "+aiu10_tctrlr1": "0x08000008",  "+aiu11_tctrlr1": "0x08000008", "+aiu12_tctrlr1": "0x08000008",
                                                                   "+aiu0_tctrlr2": "0x08000008", "+aiu1_tctrlr2": "0x08000008", "+aiu2_tctrlr2": "0x08000008", "+aiu3_tctrlr2": "0x08000008", "+aiu4_tctrlr2": "0x08000008", "+aiu5_tctrlr2": "0x08000008", "+aiu6_tctrlr2": "0x08000008", "+aiu7_tctrlr2": "0x08000008", "+aiu8_tctrlr2": "0x08000008", "+aiu9_tctrlr2": "0x08000008", "+aiu10_tctrlr2": "0x08000008",  "+aiu11_tctrlr2": "0x08000008", "+aiu12_tctrlr2": "0x08000008",
                                                                   "+aiu0_tctrlr3": "0x08000008", "+aiu1_tctrlr3": "0x08000008", "+aiu2_tctrlr3": "0x08000008", "+aiu3_tctrlr3": "0x08000008", "+aiu4_tctrlr3": "0x08000008", "+aiu5_tctrlr3": "0x08000008", "+aiu6_tctrlr3": "0x08000008", "+aiu7_tctrlr3": "0x08000008", "+aiu8_tctrlr3": "0x08000008", "+aiu9_tctrlr3": "0x08000008", "+aiu10_tctrlr3": "0x08000008",  "+aiu11_tctrlr3": "0x08000008", "+aiu12_tctrlr3": "0x08000008"}},
              "ncore_init_user_match"              : {"plusargs": {"+aiu0_tctrlr0": "0x00000010", "+aiu1_tctrlr0": "0x00000010", "+aiu2_tctrlr0": "0x00000010", "+aiu3_tctrlr0": "0x00000010", "+aiu4_tctrlr0": "0x00000010", "+aiu5_tctrlr0": "0x00000010", "+aiu6_tctrlr0": "0x00000010", "+aiu7_tctrlr0": "0x00000010", "+aiu8_tctrlr0": "0x00000010", "+aiu9_tctrlr0": "0x00000010", "+aiu10_tctrlr0": "0x00000010",  "+aiu11_tctrlr0": "0x00000010", "+aiu12_tctrlr0": "0x00000010",
                                                                   "+aiu0_tctrlr1": "0x00000010", "+aiu1_tctrlr1": "0x00000010", "+aiu2_tctrlr1": "0x00000010", "+aiu3_tctrlr1": "0x00000010", "+aiu4_tctrlr1": "0x00000010", "+aiu5_tctrlr1": "0x00000010", "+aiu6_tctrlr1": "0x00000010", "+aiu7_tctrlr1": "0x00000010", "+aiu8_tctrlr1": "0x00000010", "+aiu9_tctrlr1": "0x00000010", "+aiu10_tctrlr1": "0x00000010",  "+aiu11_tctrlr1": "0x00000010", "+aiu12_tctrlr1": "0x00000010",
                                                                   "+aiu0_tctrlr2": "0x00000010", "+aiu1_tctrlr2": "0x00000010", "+aiu2_tctrlr2": "0x00000010", "+aiu3_tctrlr2": "0x00000010", "+aiu4_tctrlr2": "0x00000010", "+aiu5_tctrlr2": "0x00000010", "+aiu6_tctrlr2": "0x00000010", "+aiu7_tctrlr2": "0x00000010", "+aiu8_tctrlr2": "0x00000010", "+aiu9_tctrlr2": "0x00000010", "+aiu10_tctrlr2": "0x00000010",  "+aiu11_tctrlr2": "0x00000010", "+aiu12_tctrlr2": "0x00000010",
                                                                   "+aiu0_tctrlr3": "0x00000010", "+aiu1_tctrlr3": "0x00000010", "+aiu2_tctrlr3": "0x00000010", "+aiu3_tctrlr3": "0x00000010", "+aiu4_tctrlr3": "0x00000010", "+aiu5_tctrlr3": "0x00000010", "+aiu6_tctrlr3": "0x00000010", "+aiu7_tctrlr3": "0x00000010", "+aiu8_tctrlr3": "0x00000010", "+aiu9_tctrlr3": "0x00000010", "+aiu10_tctrlr3": "0x00000010",  "+aiu11_tctrlr3": "0x00000010", "+aiu12_tctrlr3": "0x00000010"}},
              "ncore_init_target_type_dmi_match"   : {"plusargs": {"+aiu0_tctrlr0": "0x00000020", "+aiu1_tctrlr0": "0x00000020", "+aiu2_tctrlr0": "0x00000020", "+aiu3_tctrlr0": "0x00000020", "+aiu4_tctrlr0": "0x00000020", "+aiu5_tctrlr0": "0x00000020", "+aiu6_tctrlr0": "0x00000020", "+aiu7_tctrlr0": "0x00000020", "+aiu8_tctrlr0": "0x00000020", "+aiu9_tctrlr0": "0x00000020", "+aiu10_tctrlr0": "0x00000020",  "+aiu11_tctrlr0": "0x00000020", "+aiu12_tctrlr0": "0x00000020",
                                                                   "+aiu0_tctrlr1": "0x00000020", "+aiu1_tctrlr1": "0x00000020", "+aiu2_tctrlr1": "0x00000020", "+aiu3_tctrlr1": "0x00000020", "+aiu4_tctrlr1": "0x00000020", "+aiu5_tctrlr1": "0x00000020", "+aiu6_tctrlr1": "0x00000020", "+aiu7_tctrlr1": "0x00000020", "+aiu8_tctrlr1": "0x00000020", "+aiu9_tctrlr1": "0x00000020", "+aiu10_tctrlr1": "0x00000020",  "+aiu11_tctrlr1": "0x00000020", "+aiu12_tctrlr1": "0x00000020",
                                                                   "+aiu0_tctrlr2": "0x00000020", "+aiu1_tctrlr2": "0x00000020", "+aiu2_tctrlr2": "0x00000020", "+aiu3_tctrlr2": "0x00000020", "+aiu4_tctrlr2": "0x00000020", "+aiu5_tctrlr2": "0x00000020", "+aiu6_tctrlr2": "0x00000020", "+aiu7_tctrlr2": "0x00000020", "+aiu8_tctrlr2": "0x00000020", "+aiu9_tctrlr2": "0x00000020", "+aiu10_tctrlr2": "0x00000020",  "+aiu11_tctrlr2": "0x00000020", "+aiu12_tctrlr2": "0x00000020",
                                                                   "+aiu0_tctrlr3": "0x00000020", "+aiu1_tctrlr3": "0x00000020", "+aiu2_tctrlr3": "0x00000020", "+aiu3_tctrlr3": "0x00000020", "+aiu4_tctrlr3": "0x00000020", "+aiu5_tctrlr3": "0x00000020", "+aiu6_tctrlr3": "0x00000020", "+aiu7_tctrlr3": "0x00000020", "+aiu8_tctrlr3": "0x00000020", "+aiu9_tctrlr3": "0x00000020", "+aiu10_tctrlr3": "0x00000020",  "+aiu11_tctrlr3": "0x00000020", "+aiu12_tctrlr3": "0x00000020"}},
              "ncore_init_target_type_dii_match"   : {"plusargs": {"+aiu0_tctrlr0": "0x00000060", "+aiu1_tctrlr0": "0x00000060", "+aiu2_tctrlr0": "0x00000060", "+aiu3_tctrlr0": "0x00000060", "+aiu4_tctrlr0": "0x00000060", "+aiu5_tctrlr0": "0x00000060", "+aiu5_tctrlr0": "0x00000060", "+aiu6_tctrlr0": "0x00000060", "+aiu8_tctrlr0": "0x00000060", "+aiu9_tctrlr0": "0x00000060", "+aiu10_tctrlr0": "0x00000060",  "+aiu11_tctrlr0": "0x00000060", "+aiu12_tctrlr0": "0x00000060",
                                                                   "+aiu0_tctrlr1": "0x00000060", "+aiu1_tctrlr1": "0x00000060", "+aiu2_tctrlr1": "0x00000060", "+aiu3_tctrlr1": "0x00000060", "+aiu4_tctrlr1": "0x00000060", "+aiu5_tctrlr1": "0x00000060", "+aiu5_tctrlr1": "0x00000060", "+aiu6_tctrlr1": "0x00000060", "+aiu8_tctrlr1": "0x00000060", "+aiu9_tctrlr1": "0x00000060", "+aiu10_tctrlr1": "0x00000060",  "+aiu11_tctrlr1": "0x00000060", "+aiu12_tctrlr1": "0x00000060",
                                                                   "+aiu0_tctrlr2": "0x00000060", "+aiu1_tctrlr2": "0x00000060", "+aiu2_tctrlr2": "0x00000060", "+aiu3_tctrlr2": "0x00000060", "+aiu4_tctrlr2": "0x00000060", "+aiu5_tctrlr2": "0x00000060", "+aiu5_tctrlr2": "0x00000060", "+aiu6_tctrlr2": "0x00000060", "+aiu8_tctrlr2": "0x00000060", "+aiu9_tctrlr2": "0x00000060", "+aiu10_tctrlr2": "0x00000060",  "+aiu11_tctrlr2": "0x00000060", "+aiu12_tctrlr2": "0x00000060",
                                                                   "+aiu0_tctrlr3": "0x00000060", "+aiu1_tctrlr3": "0x00000060", "+aiu2_tctrlr3": "0x00000060", "+aiu3_tctrlr3": "0x00000060", "+aiu4_tctrlr3": "0x00000060", "+aiu5_tctrlr3": "0x00000060", "+aiu5_tctrlr3": "0x00000060", "+aiu6_tctrlr3": "0x00000060", "+aiu8_tctrlr3": "0x00000060", "+aiu9_tctrlr3": "0x00000060", "+aiu10_tctrlr3": "0x00000060",  "+aiu11_tctrlr3": "0x00000060", "+aiu12_tctrlr3": "0x00000060"}}
            },
			"_comment":"by default master_init_only",
            "plusargs": {
				"+aiu0_tctrlr0": "0x00000001", "+aiu1_tctrlr0": "0x00000001", "+aiu2_tctrlr0": "0x00000001", "+aiu3_tctrlr0": "0x00000001", "+aiu4_tctrlr0": "0x00000001", "+aiu5_tctrlr0": "0x00000001", "+aiu6_tctrlr0": "0x00000001", "+aiu7_tctrlr0": "0x00000001",
				"+aiu0_tctrlr1": "0x00000001", "+aiu1_tctrlr1": "0x00000001", "+aiu2_tctrlr1": "0x00000001", "+aiu3_tctrlr1": "0x00000001", "+aiu4_tctrlr1": "0x00000001", "+aiu5_tctrlr1": "0x00000001", "+aiu6_tctrlr1": "0x00000001", "+aiu7_tctrlr1": "0x00000001",
				"+aiu0_tctrlr2": "0x00000001", "+aiu1_tctrlr2": "0x00000001", "+aiu2_tctrlr2": "0x00000001", "+aiu3_tctrlr2": "0x00000001", "+aiu4_tctrlr2": "0x00000001", "+aiu5_tctrlr2": "0x00000001", "+aiu6_tctrlr2": "0x00000001", "+aiu7_tctrlr2": "0x00000001",
				"+aiu0_tctrlr3": "0x00000001", "+aiu1_tctrlr3": "0x00000001", "+aiu2_tctrlr3": "0x00000001", "+aiu3_tctrlr3": "0x00000001", "+aiu4_tctrlr3": "0x00000001", "+aiu5_tctrlr3": "0x00000001", "+aiu6_tctrlr3": "0x00000001", "+aiu7_tctrlr3": "0x00000001",
			    "+chi_num_trans":"100",
                "+ioaiu_num_trans":"100",
				"+trace_accum_check":1,
		        "+native_trace_weight": "100",
                "+disable_pri_check":"1",
                "+disable_qos_check":"1",
		        "+tcap_scb_en": "1",
		        "+trace_capture_en": "1",
                "+trace_trigger_en": "1",
                "+aiu0_trace_capture": "0xff",
                "+aiu1_trace_capture": "0xff",
                "+aiu2_trace_capture": "0xff",
                "+aiu3_trace_capture": "0xff",
                "+aiu4_trace_capture": "0xff",
                "+aiu5_trace_capture": "0xff",
                "+aiu6_trace_capture": "0xff",
                "+aiu7_trace_capture": "0xff",
                "+dii0_trace_capture": "0xff",
                "+dmi0_trace_capture": "0x3ff",
                "+dmi1_trace_capture": "0x3ff",
                "+dmi2_trace_capture": "0x3ff",
                "+dmi3_trace_capture": "0x3ff",
		"+rand_capture": "1",
                "+boot_from_ioaiu" : "1",
      "+FSYS_TIME_DECAY": "2500000000",
		"+k_sim_timeout": "10"
            },
            "label": [
                "fregr_inhousevip",
		"regr_sanity",
                "ttri_tcap",
                "trace",
		"trace_capture",
		"trace_trigger"
            ]
        },
        "chiaiu_csr_rand_cfg": {
            "name": "concerto_fullsys_test_chiaiu_csr",
            "purpose": "CHIAIU csr access",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "plusargs": {
		"+k_sim_timeout": "1",
		"+k_csr_access_only": "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "ioaiu_csr_rand_cfg": {
            "name": "concerto_fullsys_ioaiu_csr_test",
            "purpose": "IOAIU csr access",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "plusargs": {
		"+k_sim_timeout": "1",
		"+boot_from_ioaiu": "1",
		"+k_csr_access_only": "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "chiaiu_random_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "CHIAIU random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+k_sim_timeout": "10",
 		"+start_ix" : "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "ioaiu_random_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+ioaiu_num_trans": "200",
		"+k_sim_timeout": "30",
		"+trace_capture_en": "1",
                "+rand_capture": "1",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "ioaiu_random_long_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "IOAIU random write/read",
            "config": [
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "30",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "lregr"
            ]
        },
        "aiu_random_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "aiu_random_long_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_40_rand_0",
                "hw_cfg_40_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1"
            },
            "label": [
                "lregr"
            ]
        },
        "aiu_random_all_ops_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "aiu_random_all_ops_trace_capture_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_1_rand_0",
                "hw_cfg_2_rand_0",
                "hw_cfg_2_rand_1",
                "hw_cfg_2_rand_2",
                "hw_cfg_2_rand_3",
                "hw_cfg_3_rand_0",
                "hw_cfg_7_rand_0",
                "hw_cfg_7_rand_1",
                "hw_cfg_7_rand_2",
                "hw_cfg_7_rand_3",
                "hw_cfg_7_rand_4",
                "hw_cfg_7_rand_5",
                "hw_cfg_10_e_rand_0",
                "hw_cfg_11_rand_0",
                "hw_cfg_12_rand_0",
                "hw_cfg_14_rand_0",
                "hw_cfg_20_rand_0",
                "hw_cfg_22_rand_0",
                "hw_cfg_22_rand_1",
                "hw_cfg_30_rand_0",
                "hw_cfg_30_rand_1",
                "hw_cfg_32_rand_0",
                "hw_cfg_32_rand_1",
                "hw_cfg_43_rand_0",
                "hw_cfg_44_rand_0"
            ],
            "iter": 2,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "100",
		"+ioaiu_num_trans": "100",
		"+trace_capture_en": "1",
                "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "cfg_test",
                "rand"
            ]
        },
        "aiu_random_all_ops_long_rand_cfg": {
            "name": "concerto_fullsys_test",
            "purpose": "All Aius random write/read",
            "config": [
                "hw_cfg_ace32_rand_0",
                "hw_cfg_ace32_rand_1",
                "hw_cfg_41_rand_0",
                "hw_cfg_41_rand_1",
                "hw_cfg_42_rand_0",
                "hw_cfg_rand_0",
                "hw_cfg_rand_1",
                "hw_cfg_rand_2",
                "hw_cfg_rand_3",
                "hw_cfg_rand_4"
            ],
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+chi_num_trans": "1000",
		"+ioaiu_num_trans": "1000",
		"+trace_capture_en": "1",
                "+rand_capture": "1",
		"+k_sim_timeout": "25",
		"+boot_from_ioaiu": "1",
		"+use_nondata": "1",
		"+use_copyback": "1",
 		"+start_ix" : "1",
		"+use_dvm": "1",
		"+use_stash": "1",
		"+use_large_memregion": "1",
		"+multi_ACE_DVM_agents": "1"
            },
            "label": [
                "lregr"
            ]
        },
        "compile_test": {
            "name": "concerto compile only test",
            "purpose": "to test RTL and DV file generation without running simulation",
            "iter": 0,
            "config": {
               "hw_cfg_60_2":{},
               "hw_cfg_60_4":{ "label": ["vcs_migr"]},
               "hw_cfg_resiltech_connectivity_e":{},
               "hw_cfg_resiltech_mesh_mpf":{},
               "hw_cfg_resiltech_connectivity_mix":{},
     	       "hw_cfg_tenstorrent_4cn":{"plusargs":{"force_dii_min_credit" : "1"}},
               "hw_cfg_ipsg_mpf":{},
               "hw_cfg_nxpauto":{},
			   "hw_config_e_atomic":{},
			   "hw_cfg_2_e":{},
               "hw_cfg_3":{},
			   "hw_cfg_7_e":{},
			   "hw_cfg_7_ecc":{},
			   "hw_cfg_7_all_ecc":{},
			   "hw_cfg_7_all_parity":{},
			   "hw_cfg_7_parity":{},
			   "hw_cfg_DVMv8_x":{},
			   "hw_cfg_DVMv81_x":{},
			   "hw_cfg_DVMv84_x":{},
			   "hw_cfg_10":{},
			   "hw_cfg_10_e":{},
			   "hw_cfg_17_mesh_mpf":{},
			   "hw_cfg_54":{},
			   "hw_cfg_55":{},
			   "hw_cfg_56":{},
			   "hw_cfg_57":{},
		           "hw_cfg_ncore37":{},
		           "hw_cfg_ncore37_snps":{},
			   "hw_cfg_45_e":{},
	           "hw_cfg_flc": {},
	           "hw_cfg_wave": {},
			   "hw_cfg_resiltech_connectivity_3_fix_mpu":{},
               "hw_cfg_resiltech_connectivity_3_fix":{},
               "hw_cfg_meye_q7_interleave_fr":{}
            },
            "label": [
                "comp"
            ]
        },
        "compile": {
            "purpose": "to test RTL and DV file generation & only compilation",
            "config": {
               "hw_cfg_nxpauto":{
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["disable_checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_tenstorrent_4cn":{
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_60_4":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_42":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_43":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_resiltech_connectivity_e":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_resiltech_mesh_mpf":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["disable_checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_45_e":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_config_e_atomic":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["checkin"], "plusargs":{}}
                    }
               },
               "hw_cfg_DVMv8_x":{ 
                    "flavors"                      : {
                        "checkin": {"iter":0, "label":["removed_checkin"], "plusargs":{}}
                    }
               }
            },
            "iter":0,
            "qrsimoptions": "-P",
            "flavors": {},
            "label": [
            ]
        },
        "aiu_random_sysco_detach": {
            "name": "concerto_fullsys_sysco_test",
            "purpose": "AIUs traffic, follow by SysCo Detach, 2 iteration 1st coh & 2nd noncoh because noreattach",
            "config": {
                "hw_cfg_2_e":{},
                "hw_cfg_10_e":{},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_60_2":{},
		        "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		        "hw_cfg_rvsilicon_mpf":{"plusargs": {}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{}, "label": ["fregr_cov"]},
                "hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"},  "label": ["fregr_cov","vcs_migr"]},
                "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null},  "label": ["fmonthly"]},
		        "hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"}},
		        "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		        "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
                "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
                "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]}
            },
        "iter": 1,
        "qrsimoptions": "-P",
        "plusargs": {
		"+end_of_sim_fault_check": "1",
		   "+chi_num_trans": "20",
		   "+ioaiu_num_trans": "20",
           "+update_cmd_disable": "1",
		   "+use_nondata": "1",
		   "+use_large_memregion": "1",
 	   	"+start_ix" : "1",
		   "+use_chi_dvm": "1",
		   "+use_stash": "1",
		   "+multi_ACE_DVM_agents": "1",
		   "+force_single_dvm": "1",
		   "+k_sim_timeout": "25",
		   "+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "fregr_sysco"
            ]
        },
        "aiu_random_sysco_detach_clk_off": {
            "name": "concerto_fullsys_sysco_test",
            "purpose": "1 iteration: AIUs traffic, follow by SysCo Detach, follow by turning off clock",
            "config": {
                "hw_cfg_10_e":{},
                "hw_cfg_45_e":{"plusargs":{}, "label": ["vcs_migr"]},
                "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null}, "label": ["fmonthly"]}
            },
            "iter": 1,
            "qrsimoptions": "-P",
            "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+chi_num_trans": "20",
        "+update_cmd_disable": "1",
		"+ioaiu_num_trans": "20",
		"+use_nondata": "1",
 		"+start_ix" : "1",
		"+link_ctrl_test": "1",
		"+use_chi_dvm": "1",
		"+use_stash": "1",
		"+multi_ACE_DVM_agents": "1",
		"+force_single_dvm": "1",
		"+clk_off_en": "0",
		"+clk_off_time": "5000",
		"+clk_off_chiaiu": "0",
		"+k_sim_timeout": "25",
		"+FSYS_PRED_OFF" : "1"
            },
            "label": [
                "fregr_inhousevip",
                "fregr_sysco"
            ]
        },
        "aiu_random_sysco_reattach": {
            "name": "concerto_fullsys_sysco_test",
            "purpose": "AIUs traffic, follow by SysCo Detach, 2 coh iterations",
            "config": {
                "hw_cfg_2_e":{},
                "hw_cfg_10_e":{},
                "hw_cfg_41":{},
                "hw_cfg_44":{},
                "hw_cfg_60_2":{},
		        "hw_cfg_60_4_IO_DisableRdInterleave":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr","fregr_IO_DisableRdInterleave"]},
		        "hw_cfg_60_4":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_cfg_rvsilicon_mpf":{"plusargs": {}, "label": ["fregr", "fmonthly","fregr_cov","vcs_migr"]},
		        "hw_config_e_atomic":{ "plusargs": {"chi_snps_fcov_en": "1"},"label": ["fregr","fmonthly","fregr_cov","vcs_migr"]},
		"hw_cfg_45_e_axi5_and_Acelite_owo":{"plusargs":{}, "label": ["fregr","fregr_cov"]},
		"hw_cfg_45_e_IOAIUp":{"plusargs":{}, "label": ["ace5lite_owo_fregr"]},
		"hw_cfg_ncore37":{"plusargs":{}, "label": ["fregr","fregr_cov","fregr_ioaiup_cov"]},
		"hw_cfg_ncore37_no_owo":{"plusargs":{}, "label": ["fregr_cov"]},
		"hw_cfg_45_axi5_ace5_chib_w_if_parity_chk":{"plusargs":{}, "label": ["fregr_cov"]},
                "hw_cfg_45_e":{"plusargs": {"chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
                "hw_cfg_45_e_snps":{"plusargs": {"chi_snps_fcov_en": "1","+en_all_txn_wts"	: null}, "label": ["fmonthly"]},
		        "hw_cfg_nxpauto":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_noatomic_item_connect"}},
                "hw_cfg_tenstorrent_4cn": {"plusargs": {"chi_snps_fcov_en": "1","force_dii_min_credit" : "1"},"label": ["fregr", "fmonthly","fregr_cov"]},
		        "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		        "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
                "hw_cfg_meye_q7_interleave_fr":{ "label": ["vcs_migr"]}
			},
            "iter": 1,
            "qrsimoptions": "-P",
 	      
            "plusargs": {
		"+end_of_sim_fault_check": "1",
		"+en_cache_flush" :1, 
		"+chi_num_trans": "20",
		"+ioaiu_num_trans": "20",
		"+use_nondata": "1",
 		"+start_ix" : "1",
		"+use_large_memregion": "1",
		"+use_chi_dvm": "1",
		"+multi_ACE_DVM_agents": "1",
		"+force_single_dvm": "1",
		"+enable_sysco_reattach": "1",
		"+k_sim_timeout": "25",
		"+FSYS_PRED_OFF" : "1",
		"+k_ace_slave_read_data_interleave_dis": "1",
		"+k_ace_slave_read_data_reorder_size": "1",
		"+k_ace_slave_write_addr_chnl_burst_pct": "100",
		"+k_ace_slave_write_data_chnl_burst_pct": "100",
		"+k_ace_slave_write_resp_chnl_burst_pct": "100",
		"+k_ace_master_read_addr_chnl_burst_pct": "100",
		"+k_ace_master_read_data_chnl_burst_pct": "100",
		"+k_ace_master_write_addr_chnl_burst_pct": "100",
		"+k_ace_master_write_data_chnl_burst_pct": "100",
		"+k_ace_master_write_resp_chnl_burst_pct": "100"
            },
            "label": [
                "fregr_inhousevip",
                "fregr_sysco"
            ]
		},

		"perf_test_tens": {
			"name": "concerto_fullsys_test",
			"purpose": "performance test with tenstorrent config to test bw with 4 controle network &3 controle network ",
			"config": {},
			"iter": 1,
			"qrsimoptions": "-P",
			"plusargs": {
			"+chi_num_trans": "1000",
			"+ioaiu_num_trans": "0",
			"+k_sim_timeout": "5",
		    "+FSYS_TIME_DECAY": "1000000",
			"+perf_test_tens":"1",
			"+perf_test":"1",
			"+use_large_memregion":"1",
			"+use_dmi_ig_id":"0", 
			"+no_way_partitioning":"1",
			"+all_ways_for_cache":1,
			"+dmi_mem_order": "B",
			"+force_allocate_txn":"1",
			"+force_cacheable_txn":"1",
			"+no_bfm_delays":"1",		
			"+use_seq_user_addrq":"1",
			"+use_user_addrq":"8000",
			"+k_ace_slave_read_data_reorder_size":"1",
			"+k_ace_slave_write_data_chnl_wait_for_vld":"0",
			"+k_ace_slave_write_addr_chnl_wait_for_vld":"0",
			"+k_ace_slave_read_data_interbeatdly_dis":"1",
			"+k_ace_slave_read_addr_chnl_burst_pct":"100",
			"+k_ace_slave_read_data_chnl_burst_pct":"100",
			"+k_ace_slave_write_addr_chnl_burst_pct":"100",
			"+k_ace_slave_write_data_chnl_burst_pct":"100",
			"+k_ace_slave_write_resp_chnl_burst_pct":"100",
			"+k_ace_slave_read_data_chnl_delay_max":"0",
			"+k_ace_slave_write_resp_chnl_delay_max":"0",	
			"+k_ace_slave_read_data_interleave_dis": "1",
			"+k_ace_master_read_addr_chnl_burst_pct": "100",
			"+k_ace_master_read_data_chnl_burst_pct": "100",
			"+k_ace_master_write_addr_chnl_burst_pct": "100",
			"+k_ace_master_write_data_chnl_burst_pct": "100",
			"+k_ace_master_write_resp_chnl_burst_pct": "100",
			"+aiu_qos": 0,				
			"+qos_threshold": 0,
			"+aiu_qos_threshold": 0,
			"+dce_qos_threshold": 0,
			"+dmi_qos_threshold": 0,	
			"+newperf_test_scb":1,
			"+check_bw":1,
			"+check_bw_tolerance_pct":4,
			"+chiaiu_scb_en": "1",
			"+dmi_scb_en": "1",	
			"+dce_scb_en": "1",	
			"+EN_FSYS_SCB": "1",
			"force_dii_min_credit" : "1",
			"+UVM_VERBOSITY": "UVM_NONE"
			},
		"flavors":{				
			"chi_nc_rd":   {
				"purpose": "1 CHI only noncoh_read & 100% readnosnp",
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":48}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":48}}
				},
				"plusargs":{					
				"+ioaiu_en":"none",			  
				"+noncoherent_test":"1",
				"+read_test":"1",
				"+chiaiu_en":"3"	
				}
			},
			"chi_nc_rd_wr":   {
				"purpose": "1 CHI only 50% coh read (readnosnp) 50°% write coh (writenosnp)",
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":96}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":66}}
				},
				"plusargs":{
				"+ioaiu_en":"none",	
				"+chi_num_trans": "2000",		  
				"+noncoherent_test":"1",
				"+read_write_test":"1",
				"+chiaiu_en":"0",
			    "+use_user_addrq":"2000",
				"+nbr_write_noncoh_in_duty_cycle":"1",
				"+chi_duty_cycle":"2"		
				}
			},
			"chi_c_rd":   {
				"purpose": "1 CHI only coh_read & 100% readuniq",	
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":48}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":48}}
				},
				"plusargs":{
				"+ioaiu_en":"none",			  
				"+coherent_test":"1",
				"+read_test":"1",
				"+chiaiu_en":"3"	
				}
			},			
			"chi_c_rd_wr":   {
				"purpose": "1 CHI only 50% coh read (readuniq) 50°% write coh (writeuniq)",
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":96}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":66}}
				},
				"plusargs":{
				"+ioaiu_en":"none",
				"+chi_num_trans": "2000",				  
				"+coherent_test":"1",
				"read_write_test":"1",
				"+chiaiu_en":"0",
			    "+use_user_addrq":"2000",
				"+nbr_write_coh_in_duty_cycle":"1",
				"+chi_duty_cycle":"2"				
				}
			},
			"chi_c_rd_wr_cache_pipe_dmi0":   {
				"purpose": "1 CHI only 50% coh read (readuniq) 50°% write coh (writeuniq)",
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":96}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":66}}
				},
				"plusargs":{
				"+ioaiu_en":"none",
				"+chi_num_trans": "2000",				  
				"+coherent_test":"1",
				"read_write_test":"1",
				"+chiaiu_en":"0",
			    "+use_user_addrq":"2000",
				"+nbr_write_coh_in_duty_cycle":"1",
				"+chi_duty_cycle":"2",
				"+non_dmi_intlv":"1" 				
				}
			},
			"ioaiu_wo_cache_nc_r":{
			  "purpose":"read from SMC in the second round to avoid BW limitation of DMI interface",
			  "config": {
				"hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":48}},
				"hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":48}}
			  },
			  "plusargs":{
				  "+ioaiu_en":"0",
				  "+noncoherent_test":"1",
				  "+read_test": "1",
				  "+ccp_lookupen":"0", 
				  "+ccp_allocen":"0", 
				  "+ioaiu_num_trans":"2000",
				  "+use_user_addrq":"1000",
				  "+doff_ioaiu3_nbr_rd_tx":"1000",
				  "+wt_axlen_256B":"0",
				  "+chiaiu_en":"none",
				  "+chi_num_trans": "0",
				  "perf_test":"1",
				  "+perf_txn_size":"64",
				  "+k_snprspdata_in_uc_pct":"100",
				  "+k_snprspdata_in_sc_pct":"100",
				  "+k_stashing_datapull_pct":"100"
			  }
			},
			  "ioaiu_wo_cache_nc_w":{
				"purpose":" BW is diveded/2 as limited by DMI0 & the 2 MPU ports are used",
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":48}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":48}}
				},
				"plusargs":{
					"+ioaiu_en":"0",
					"+noncoherent_test":"1",
					"+write_test": "1",
					"+ccp_lookupen":"0", 
					"+ccp_allocen":"0", 
					"+ioaiu_num_trans":"2000",
					"+use_user_addrq":"1000",
					"+doff_ioaiu3_nbr_wr_tx":"1000",
					"+wt_axlen_256B":"0",
					"+chiaiu_en":"none",
					"+chi_num_trans": "0",
					"perf_test":"1",
					"+perf_txn_size":"64",
					"+k_snprspdata_in_uc_pct":"100",
					"+k_snprspdata_in_sc_pct":"100",
					"+k_stashing_datapull_pct":"100"
				}
			  },
			  "ioaiu_wo_cache_nc_rw":{
				"config": {
				  "hw_cfg_tenstorrent_4cn_perf":{"plusargs":{"+max_bw_aim":96}},
				  "hw_cfg_tenstorrent_3cn":{"plusargs":{"+max_bw_aim":66}}
				},
				"plusargs":{
					"+ioaiu_en":"0",
					"+noncoherent_test":"1",
					"+ccp_lookupen":"0", 
					"+ccp_allocen":"0", 
					"+ioaiu_num_trans":"4000",
					"+use_user_addrq":"2000",
					"+doff_ioaiu3_nbr_rd_tx":"1000",
					"+doff_ioaiu3_nbr_wr_tx":"1000",
					"+wt_axlen_256B":"0",
					"+max_bw_aim":96,
					"+chiaiu_en":"none",
					"+chi_num_trans": "0",
					"perf_test":"1",
					"+perf_txn_size":"64",
					"+k_snprspdata_in_uc_pct":"100",
					"+k_snprspdata_in_sc_pct":"100",
					"+k_stashing_datapull_pct":"100"
				}
			  }
			},			
			"label": [
			"perf_tensto","perf_test_all"
			]
		},
		"perf_test":{
			 "name": "concerto_fullsys_test",
			 "note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
			 "config":{},
			 "iter":1,
			 "plusargs":{
				"+chiaiu_en":"none",
				"+perf_test":"1", 
				"+use_large_memregion":"1",			 
				"+use_dmi_ig_id":"0",
				"+no_way_partitioning":"1",
				"+use_burst_incr":1,
				"+all_ways_for_cache":1,
				"+dmi_mem_order": "B",
				"+use_user_addrq":"1200",
				"+use_seq_user_addrq":"1",
				"+perf_txn_size":"64",
				"+force_allocate_txn":"1",
				"+force_cacheable_txn":"1",
				"+ioaiu_num_trans":"1200",
		        "+FSYS_TIME_DECAY": "850000000",
				"+k_snprspdata_in_uc_pct":"100",
				"+k_snprspdata_in_sc_pct":"100",
				"+k_stashing_datapull_pct":"100",
				"+k_ace_slave_read_data_reorder_size":"1",
				"+k_ace_slave_write_data_chnl_wait_for_vld":"0",
				"+k_ace_slave_write_addr_chnl_wait_for_vld":"0",
				"+k_ace_slave_read_data_interbeatdly_dis":"1",
				"+k_ace_slave_read_addr_chnl_burst_pct":"100",
				"+k_ace_slave_read_data_chnl_burst_pct":"100",
				"+k_ace_slave_write_addr_chnl_burst_pct":"100",
				"+k_ace_slave_write_data_chnl_burst_pct":"100",
				"+k_ace_slave_write_resp_chnl_burst_pct":"100",
				"+k_ace_master_read_addr_chnl_burst_pct": "100",
				"+k_ace_master_read_data_chnl_burst_pct": "100",
				"+k_ace_master_write_addr_chnl_burst_pct": "100",
				"+k_ace_master_write_data_chnl_burst_pct": "100",
				"+k_ace_master_write_resp_chnl_burst_pct": "100",
				"+k_ace_slave_read_data_chnl_delay_max":"0",
				"+k_ace_slave_write_resp_chnl_delay_max":"0",
				"+aiu_qos": 0,
				"+newperf_test_scb":"1",
				"+check_bw":1,
				"+check_bw_tolerance_pct":3,
			    "+FSYS_PRED_OFF" : "1"
			 },
			 "flavors":{
				"ioaiu_proxy_ioaiu3_nc_r":{
				  "purpose":" full BW reached when using only cache of proxy cache",
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"3",
					  "+noncoherent_test":"1",
					  "+read_test": "1",
					  "+ioaiu_num_trans":"2000",
					  "+use_user_addrq":"2000",
					  "+doff_ioaiu3_nbr_rd_tx":"1000",
					  "+k_rd_noncoh_pct":"100",
					  "+k_wr_noncoh_pct":"0",
					  "+wt_ace_rdnosnp":"100",      
					  "+wt_ace_wrnosnp":"0",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":68,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_proxy_ioaiu3_wo_cache_nc_r":{
				  "purpose":" BW is diveded/2 as limited by DMI0 & the 2 MPU ports are used, total BW is x2 as acc00 has 2 AXI ports",
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"3",
					  "+noncoherent_test":"1",
					  "+read_test": "1",
					  "+ccp_lookupen":"0", 
					  "+ccp_allocen":"0", 
					  "+dmi_rdalloc_dis":"1", 
					  "+dmi_wralloc_dis":"1",
					  "+ioaiu_num_trans":"1100",
					  "+use_user_addrq":"1100",
					  "+doff_ioaiu3_nbr_rd_tx":"100",
					  "+k_rd_noncoh_pct":"100",
					  "+k_wr_noncoh_pct":"0",
					  "+wt_ace_rdnosnp":"100",      
					  "+wt_ace_wrnosnp":"0",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_proxy_ioaiu3_nc_w":{
				  "purpose":" full BW reached when using only cache of proxy cache",
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"3",
					  "+noncoherent_test":"1",
					  "+write_test": "1",
					  "+ioaiu_num_trans":"2000",
					  "+use_user_addrq":"2000",
					  "+doff_ioaiu3_nbr_wr_tx":"1000",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":68,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_proxy_ioaiu3_wo_cache_nc_w":{
				  "purpose":" BW is diveded/2 as limited by DMI0 & the 2 MPU ports are used",
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"3",
					  "+noncoherent_test":"1",
					  "+write_test": "1",
					  "+ccp_lookupen":"0", 
					  "+ccp_allocen":"0", 
					  "+dmi_rdalloc_dis":"1", 
					  "+dmi_wralloc_dis":"1",
					  "+ioaiu_num_trans":"1100",
					  "+use_user_addrq":"1100",
					  "+doff_ioaiu3_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_proxy_ioaiu3_nc_rw":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"3",
					  "+noncoherent_test":"1",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"2000",
					  "+doff_ioaiu3_nbr_rd_tx":"1000",
					  "+doff_ioaiu3_nbr_wr_tx":"1000",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":136,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_proxy_ioaiu3_wo_cache_nc_rw":{
				  "purpose":" BW is diveded/2 as limited by DMI0 & the 2 MPU ports are used",
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"3",
					  "+noncoherent_test":"1",
					  "+ccp_lookupen":"0", 
					  "+ccp_allocen":"0", 
					  "+dmi_rdalloc_dis":"1", 
					  "+dmi_wralloc_dis":"1",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"8000",
					  "+doff_ioaiu3_nbr_rd_tx":"200",
					  "+doff_ioaiu3_nbr_wr_tx":"200",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":68,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_ace_ioaiu0_nc_r":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}},"hw_cfg_60_4": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"0",
					  "+noncoherent_test":"1",
					  "+read_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu0_nbr_rd_tx":"100",
					  "+k_rd_noncoh_pct":"100",
					  "+k_wr_noncoh_pct":"0",
					  "+wt_ace_rdnosnp":"100",      
					  "+wt_ace_wrnosnp":"0",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_ace_ioaiu0_c_r":{
				  "purpose":" BW is 2/3 max BW",
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}},"hw_cfg_60_4": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"0",
					  "+coherent_test":"1",
					  "+read_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu0_nbr_rd_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_ace_ioaiu0_nc_w":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}},"hw_cfg_60_4": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"0",
					  "+noncoherent_test":"1",
					  "+write_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu0_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_ace_ioaiu0_c_w":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}},"hw_cfg_60_4": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"0",
					  "+coherent_test":"1",
					  "+write_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu0_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_ace_ioaiu0_nc_rw":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}},"hw_cfg_60_4": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"0",
					  "+noncoherent_test":"1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu0_nbr_rd_tx":"100",
					  "+doff_ioaiu0_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":47,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_ace_ioaiu0_c_rw":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}},"hw_cfg_60_4": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"0",
					  "+coherent_test":"1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu0_nbr_rd_tx":"100",
					  "+doff_ioaiu0_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":47,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_acelite_ioaiu12_c_r":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"12",
					  "+coherent_test":"1",
					  "+read_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu12_nbr_rd_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_acelite_ioaiu12_c_w":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"12",
					  "+coherent_test":"1",
					  "+write_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu12_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_acelite_ioaiu12_c_rw":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"12",
					  "+coherent_test":"1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu12_nbr_rd_tx":"100",
					  "+doff_ioaiu12_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":47,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_acelite_ioaiu12_nc_r":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"12",
					  "+noncoherent_test":"1",
					  "+read_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu12_nbr_rd_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_acelite_ioaiu12_nc_w":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"12",
					  "+noncoherent_test":"1",
					  "+write_test": "1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu12_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":34,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_acelite_ioaiu12_nc_rw":{
				  "config":{"hw_cfg_meye_q7_interleave_fr": {"plusargs":{}}},
				  "plusargs":{
					  "+ioaiu_en":"12",
					  "+noncoherent_test":"1",
					  "+ioaiu_num_trans":"2100",
					  "+use_user_addrq":"2100",
					  "+doff_ioaiu12_nbr_rd_tx":"100",
					  "+doff_ioaiu12_nbr_wr_tx":"100",
					  "+wt_axlen_256B":"0",
					  "+max_bw_aim":47,
					  "+check_bw_tolerance_pct":4,			
					  "+qos_threshold": 0,
					  "+aiu_qos_threshold": 0,
					  "+dce_qos_threshold": 0,
					  "+dmi_qos_threshold": 0
				  },
				  "label":["perf_test_ME"]
				},
				"ioaiu_gen_4ndn_ace_nc_r":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{
					  "+chiaiu_en":"none", 				
					  "+ioaiu_en":"0",  
					  "+noncoherent_test":"1",
					  "+read_test": "1",
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu0_nbr_rd_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_ace_nc_w":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none", 					
					  "+ioaiu_en":"0",  
					  "+noncoherent_test":"1",
					  "+write_test": "1",
					  "+wt_axlen_256B":"0",
					  "+ioaiu_num_trans":"1200",
					  "+use_user_addrq":"1200",
					  "+doff_ioaiu0_nbr_wr_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_ace_nc_rw":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none", 					
					  "+ioaiu_en":"0",  
					  "+noncoherent_test":"1",
					  "+wt_axlen_256B":"0",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"2000",
					  "+max_bw_aim":32
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_ace_c_r":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{					  
					  "+chiaiu_en":"none", 	
					  "+ioaiu_en":"0",
					  "+coherent_test":"1",
					  "+read_test": "1",		
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu0_nbr_rd_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_ace_c_w":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none",
					  "+ioaiu_en":"0",
					  "+coherent_test":"1",
					  "+write_test": "1",		
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu0_nbr_wr_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_ace_c_rw":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none",
					  "+ioaiu_en":"0",
					  "+coherent_test":"1",
					  "+wt_axlen_256B":"0",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"2000",
					  "+max_bw_aim":32
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_axi4_nc_r":{
				  "purpose":"Testing BW in AXI",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{		
					  "+chiaiu_en":"none", 				
					  "+ioaiu_en":"1",  
					  "+noncoherent_test":"1",
					  "+read_test": "1",	
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu1_nbr_rd_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_axi4_nc_w":{
				  "purpose":"Testing BW in AXI",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none",					
					  "+ioaiu_en":"1",  
					  "+noncoherent_test":"1",
					  "+write_test": "1",	
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu1_nbr_wr_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_axi4_nc_rw":{
				  "purpose":"Testing BW in AXI",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none",					
					  "+ioaiu_en":"1",  
					  "+noncoherent_test":"1",
					  "+wt_axlen_256B":"0",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"2000",
					  "+max_bw_aim":32
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_acelitee_nc_r":{
				  "purpose":"Testing BW in ACE-Lite-E",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{
					  "+chiaiu_en":"none", 						
					  "+ioaiu_en":"2",  
					  "+noncoherent_test":"1",
					  "+read_test": "1",		
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu2_nbr_rd_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_acelitee_nc_w":{
				  "purpose":"Testing BW in ACE-Lite-E",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{					  	
					  "+chiaiu_en":"none",					
					  "+ioaiu_en":"2",  
					  "+noncoherent_test":"1",
					  "+write_test": "1",		
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu2_nbr_wr_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_acelitee_nc_rw":{
				  "purpose":"Testing BW in ACE-Lite-E",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{					  	
					  "+chiaiu_en":"none",					
					  "+ioaiu_en":"2",  
					  "+noncoherent_test":"1",
					  "+wt_axlen_256B":"0",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"2000",
					  "+max_bw_aim":32
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_acelitee_c_r":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{
					  "+chiaiu_en":"none", 	
					  "+ioaiu_en":"2",
					  "+coherent_test":"1",
					  "+read_test": "1",		
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu2_nbr_rd_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_acelitee_c_w":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none",
					  "+ioaiu_en":"2",
					  "+coherent_test":"1",
					  "+write_test": "1",		
					  "+wt_axlen_256B":"0",
					  "+doff_ioaiu2_nbr_wr_tx":"200",
					  "+max_bw_aim":16
				  },
				  "label":["perf_test_4ndn"]
				},
				"ioaiu_gen_4ndn_acelitee_c_rw":{
				  "purpose":"Testing BW in ACE",
				  "config":{"hw_cfg_4ndn_mpf": {"plusargs":{}}},
				  "plusargs":{	
					  "+chiaiu_en":"none",
					  "+ioaiu_en":"2",
					  "+coherent_test":"1",
					  "+wt_axlen_256B":"0",
					  "+ioaiu_num_trans":"4000",
					  "+use_user_addrq":"2000",
					  "+max_bw_aim":32
				  },
				  "label":["perf_test_4ndn"]
				}
			   },
		       "label":["perf_test_all"]
		},
		"perf_nxp":{
                    "name": "concerto_fullsys_qos_test",
                    "purpose": "performance test with nxp config",
					"config":{"hw_cfg_nxpauto_legacy":{"plusargs":{"+FSYS_PRED_OFF" : "1"}}},
					"label" :["use_flavor_label"],		
					"iter":1,
					"plusargs": {
   						 "+UVM_MAX_QUIT_COUNT": "1",
                         "+UVM_VERBOSITY": "UVM_NONE",
                         "+UVM_TIMEOUT": "200000000000",
                         "+k_targ_src_id_chk_en": "1",
                         "+chiaiu_scb_en": "1",
                         "+ioaiu_scb_en": "1",
                         "+dce_scb_en": "1",
                         "+dmi_scb_en": "1",
                         "+dii_scb_en": "1",
	                     "+legato_scb_dis": "1",
                         "+k_ace_slave_read_data_interleave_dis": "1",
                         "+k_timeout": "500000",
                         "+wt_expected_end_state": "70",
                         "+wt_legal_end_state_with_sf": "30",
                         "+disable_pri_check":"1",
                         "+wt_legal_end_state_without_sf": "0",
	                     "+disable_qos_check":"1",
	                     "+k_sim_timeout":"20",
	                     "+k_ace_slave_read_data_reorder_size":"1",
	                     "+no_bfm_delays":"1",
			             "+m_sc_to_ix_st_ch_pct":"0",
                         "+m_uc_to_ix_st_ch_pct":"0",
                         "+m_uce_to_ix_st_ch_pct":"0",
                         "+m_sd_to_ix_st_ch_pct":"0",
                         "+m_ud_to_ix_st_ch_pct":"0",
                         "+m_udp_to_ix_st_ch_pct":"0",
                         "+m_uc_to_sc_st_ch_pct":"0",
                         "+m_ud_to_sd_st_ch_pct":"0",
                         "+m_sd_to_sc_st_ch_pct":"0",
                         "+m_ud_to_sc_st_ch_pct":"0",
                         "+m_ud_to_uc_st_ch_pct":"0",
                         "+m_uc_to_ud_st_ch_pct":"0",
                         "+m_uc_to_udp_st_ch_pct":"0",
                         "+m_uce_to_ud_st_ch_pct":"0",
                         "+m_uce_to_udp_st_ch_pct":"0",
                         "+m_udp_to_ud_st_ch_pct":"0",
                         "+k_snprspdata_in_uc_pct":"100",
                         "+k_snprspdata_in_sc_pct":"100",
	                     "+k_stashing_datapull_pct":"100",			 
					     "+use_large_memregion":"1",
					     "+use_dmi_ig_id":"0",
					     "+perf_test":"1",
					     "+no_way_partitioning":"1",
					     "+k_ace_slave_read_data_interbeatdly_dis":"1",
					     "+k_ace_slave_read_addr_chnl_burst_pct":"100",
					     "+k_ace_slave_read_data_chnl_burst_pct":"100",
					     "+k_ace_slave_write_addr_chnl_burst_pct":"100",
					     "+k_ace_slave_write_data_chnl_burst_pct":"100",
					     "+k_ace_slave_write_resp_chnl_burst_pct":"100",
					     "+k_ace_slave_read_data_chnl_delay_max":"0",
					     "+k_ace_slave_write_resp_chnl_delay_max":"0",
					     "+k_ace_slave_random_dly_dis":"1",
					     "+aiu_qos_threshold": 0,
					     "+dce_qos_threshold": 0,
					     "+dmi_qos_threshold": 0,
					     "+one_memregion_by_aiu":1,
					     "+use_burst_incr":1,
					     "+all_ways_for_cache":1,
					     "+dmi_mem_order": "B",
					     "+newperf_test_scb":"1",
						 "+ace_transorder_mode":"3",
						 "+use_sw_crdt_mgr_cls":"1",
						 "+use_custom_credit":"1",
						 "+check_bw":1,
     					 "+check_bw_tolerance_pct":10,
                   "+FSYS_TIME_DECAY": "2500000000"
					 },
					"flavors":{
						"caiu0_rw_0ns":   {
							"purpose": "1 CHI (coh) R:80% W:20% 0ns delay on the DMI",	
							"label": ["nxp_fsys_perf","fregr_inhousevip"],
							"plusargs":{
					                  "+max_bw_aim":42,
					                  "+force_allocate_txn":"1",
					                  "+force_cacheable_txn":"1",
					                  "+coherent_test":"1",
					                  "+use_user_addrq":"1000",
					                  "+use_seq_user_addrq":"1",
					                  "+chi_num_trans":"1000",
					                  "+seq_case":"1",
					                  "+chiaiu_en":"0",
					                  "+ioaiu_en":"none",
					                  "+k_rd_rdonce_pct":"80",
					                  "+k_wr_cohunq_pct":"20",
					                  "+chi0_duty_cycle":"5"
							}
						},
	                    "caiu0_rd_0ns":   {
							"label": ["nxp_fsys_perf","fregr_inhousevip"],
							"purpose": "1 CHI (coh) R:100% 0ns delay on the DMI",	
							"plusargs":{
					                  "+force_allocate_txn":"1",
					                  "+force_cacheable_txn":"1",
					                  "+coherent_test":"1",
					                  "+use_user_addrq":"1000",
					                  "+use_seq_user_addrq":"1",
					                  "+chi_num_trans":"1000",
					                  "+seq_case":"1",
					                  "+chiaiu_en":"0",
					                  "+ioaiu_en":"none",
					                  "+k_rd_rdonce_pct":"100",
					                  "+k_wr_cohunq_pct":"0",
					                  "+chi0_duty_cycle":"5"
							}
						},
                       "caiu0_wr_0ns":   {
							"label": ["nxp_fsys_perf","fregr_inhousevip"],
							"purpose": "1 CHI (coh)  W:100% 0ns delay on the DMI",	
							"_comment": "bw aim only 30GB due to DCE credit",
							"plusargs":{
									  "+max_bw_aim":41,
					                  "+force_allocate_txn":"1",
					                  "+force_cacheable_txn":"1",
					                  "+coherent_test":"1",
					                  "+use_user_addrq":"1000",
					                  "+use_seq_user_addrq":"1",
					                  "+chi_num_trans":"1000",
					                  "+seq_case":"1",
					                  "+chiaiu_en":"0",
					                  "+ioaiu_en":"none",
					                  "+k_rd_rdonce_pct":"0",
					                  "+k_wr_cohunq_pct":"100",
					                  "+chi0_duty_cycle":"5"
							}
						},
					  "ncaiu0_256B_rd_0ns":{
                              "purpose": "IO0  ReadNoSnp / unique id /256B",
							  "_comment": "BW=50% DMI MAX because we have a mux 1/2 in the network",
						      "label": ["nxp_fsys_perf","fregr_inhousevip"],
					          "plusargs":{
					            "+max_bw_aim":20,
                                "+force_allocate_txn":"1",
                                "+force_cacheable_txn":"1",
	          				   	"+ioaiu0_noncoherent_test":"1",
	          					"+use_user_addrq":"1000",
	          				   	"+use_seq_user_addrq":"1",
	          				    "+chi_num_trans":"0",
	          				   	"+ioaiu0_num_addr":"1000",
	          				    "+ioaiu_num_trans":"1000",
	          				    "+ioaiu0_seq_case":"1",
	          				   	"+chiaiu_en":"none",
	          				   	"+ioaiu_en":"0",
							    "+read_test":"1",
	          				    "+wt_ace_rdnosnp":"100",      
	          				    "+wt_ace_wrnosnp":"0",   
	          					"+wt_axlen_256B":"100",		
	          				    "+k_duty_cycle_ioaiu0":"5"
	          			}
	          	     },	
					"ncaiu4_256B_rd_0ns":{
                              "purpose": "IO4  ReadNoSnp / unique id /256B",
							  "_comment": "BW=50% DMI MAX because we have a mux 1/2 in the network",
						      "label": ["nxp_fsys_perf","fregr_inhousevip"],
					          "plusargs":{
					            "+max_bw_aim":13,
                                "+force_allocate_txn":"1",
                                "+force_cacheable_txn":"1",
	          				   	"+ioaiu0_noncoherent_test":"1",
	          					"+use_user_addrq":"1000",
	          				   	"+use_seq_user_addrq":"1",
	          				    "+chi_num_trans":"0",
	          				   	"+ioaiu4_num_addr":"1000",
	          				    "+ioaiu_num_trans":"1000",
	          				    "+ioaiu4_seq_case":"1",
	          				   	"+chiaiu_en":"none",
	          				   	"+ioaiu_en":"4",
							    "+read_test":"1",
	          				    "+wt_ace_rdnosnp":"100",      
	          				    "+wt_ace_wrnosnp":"0",   
	          					"+wt_axlen_256B":"100",		
	          				    "+k_duty_cycle_ioaiu4":"5"
	          			}
	          	     },		
   	   
					"caiu0_1ncaiu_rw_0ns":{
						"purpose": "1 CHI (coh) & 1 IO (noncoh) R:80% W:20% 0ns delay on the DMI",	
						"label": ["nxp_fsys_perf","fregr_inhousevip"],
					    "plusargs":{
					        "+max_bw_aim":40,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
						   	"+ioaiu_en":"0",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1"
						}
					},

               	"caiu0_2ncaiu_rw_0ns":{
    				"purpose": "1 CHI (coh) & 2 IO(noncoh) R:80% W:20% 0ns delay on the DMI",	
			    	"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":50,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
						   	"+ioaiu_en":"0n1",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1"
				        	}
					},

			"caiu0_3ncaiu_rd_0ns":{
    				"purpose": "1 CHI(coh) & 3 IO(noncoh) R:80% W:20% 0ns delay on the DMI",	
			    	"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"100",
						    "+k_wr_cohunq_pct":"0",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"100",      
						    "+wt_ace_wrnosnp":"0", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
				        	}
					},
			
			"caiu0_3ncaiu_rw_0ns":{
    				"purpose": "1 CHI(coh) & 3 IO(noncoh) R:80% W:20% 0ns delay on the DMI",	
			    	"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":50,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu1":"5",
							"+ioaiu1_num_addr":"3000",
						   	"+ioaiu1_seq_case":"1",
						   	"ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
						   	"+k_duty_cycle_ioaiu2":"5",
						   	"+ioaiu2_num_addr":"3000",
						   	"+ioaiu2_seq_case":"1",
						   	"ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1"
				        	}
					},
				"caiu0_1ncaiu_rw_200ns":{
						"purpose": "1 CHI (coh) & 1 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf","fregr_inhousevip"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":20,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"3000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
						   	"+ioaiu_en":"0",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"3000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1"
						}
					},
		      "caiu0_4ncaiu_rw_200ns":{
						"purpose": "1 CHI(coh) & 4 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf","fregr_inhousevip"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":20,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"5000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"5000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
							"+ioaiu1_num_addr":"5000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
		                	"+ioaiu2_num_addr":"5000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
                        	"+ioaiu3_num_addr":"5000",
						   	"+ioaiu3_seq_case":"1",
						   	"+ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1"

						}
					},
		 "caiu0_5ncaiu_rd_noncoh_200ns":{
						"purpose": "1 CHI(noncoh) & 5 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf","fregr_inhousevip"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":18,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+noncoherent_test":"1",
							"+read_test":"1",
							"+use_user_addrq":"6000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"6000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
							"+ioaiu1_num_addr":"6000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
		                	"+ioaiu2_num_addr":"5000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
                        	"+ioaiu3_num_addr":"6000",
						   	"+ioaiu3_seq_case":"1",
						   	"+ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
	                        "+ioaiu4_num_addr":"6000",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_addr_idx_offset":"20",
						   	"+ioaiu4_noncoherent_test":"1"
						}
					},				
	     "caiu0_5ncaiu_rw_200ns":{
						"purpose": "1 CHI(coh) & 5 IO(noncoh) R:80% W:20% 200ns delay on the DMI => 50% BW",
						"label": ["nxp_fsys_perf","fregr_inhousevip"],
					    "plusargs":{
					        "+k_ace_slave_read_data_chnl_delay_max":"280",
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":20,
							"+perf_txn_size":64,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+coherent_test":"1",
							"+use_user_addrq":"6000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"1000",
						   	"+chiaiu_en":"0",
							"+seq_case":"1",		
						   	"+chi0_duty_cycle":"5",
							"+k_rd_rdonce_pct":"80",
						    "+k_wr_cohunq_pct":"20",
							"+ioaiu0_num_trans":"1000",
							"+ioaiu1_num_trans":"1000",
							"+ioaiu2_num_trans":"1000",
							"+ioaiu3_num_trans":"1000",
							"+ioaiu4_num_trans":"1000",
						   	"+ioaiu_en":"0n1n2n3n4",
						   	"+wt_ace_rdnosnp":"80",      
						    "+wt_ace_wrnosnp":"20", 
							"+k_duty_cycle_ioaiu0":"5",
						   	"+ioaiu0_num_addr":"6000",
						   	"+ioaiu0_seq_case":"1",
						   	"+ioaiu0_addr_idx_offset":"5",
						   	"+ioaiu0_noncoherent_test":"1",
							"+ioaiu1_num_addr":"6000",
						   	"+ioaiu1_seq_case":"1",
						   	"+ioaiu1_addr_idx_offset":"10",
						   	"+ioaiu1_noncoherent_test":"1",
		                	"+ioaiu2_num_addr":"5000",
						   	"+ioaiu2_seq_case":"1",
						   	"+ioaiu2_addr_idx_offset":"15",
						   	"+ioaiu2_noncoherent_test":"1",
                        	"+ioaiu3_num_addr":"6000",
						   	"+ioaiu3_seq_case":"1",
						   	"+ioaiu3_addr_idx_offset":"20",
						   	"+ioaiu3_noncoherent_test":"1",
	                        "+ioaiu4_num_addr":"6000",
						   	"+ioaiu4_seq_case":"1",
						   	"+ioaiu4_addr_idx_offset":"20",
						   	"+ioaiu4_noncoherent_test":"1"
						}
					},
               "ncaiu0_Write-Through_RW_allocate_NoBuff_200ns":{
                    "purpose": "Write-Through Read and Write Allocate, seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW  / unique id /64B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":20,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
							"+ioaiu0_write_through":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
							"+chiaiu_en":"none",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						   	"+ioaiu_en":"0",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
           "ncaiu0_Write-Back_RW_allocate_200ns":{
                    "purpose": "Write-Through Read and Write Allocate, on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /64B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":20,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
							"+ioaiu_en":"0",
							"+chiaiu_en":"none",
							"+write_test":"1",       
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
            "ncaiu0_write_NoCach_NoBuff_200ns":{
                    "purpose": "Normal, No cacheable,no bufferable,seq duty cycle on 1400 consecutive addresses/ remove 400 first tx to calculate the BW / ReadNoSnp dutycycle:5 with 80R20W / unique id /256B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":8,
							"+check_bw_tolerance_pct":11,
							"+force_unbufferable_txn":"1",
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
            "ncaiu0_write_256B_NoCach_Buff_200ns":{
                    "purpose": "Normal, No cacheable,bufferable,1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /256B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+perf_txn_size":64,
					        "+max_bw_aim":10,
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"1400",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
							"+doff_ioaiu0_nbr_wr_tx":"100",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+wt_axlen_256B":"100",       
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},

    "ncaiu0_write_4K_NoCach_Buff_200ns":{
                    "purpose": "Normal, No cacheable,bufferable,1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /4096B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+k_ace_slave_write_resp_chnl_delay_max":"280",
							"+k_ace_slave_write_addr_chnl_wait_for_vld":"1",
							"+k_ace_slave_write_data_chnl_wait_for_vld":"1",
							"+ace_transorder_mode":"2",
							"+dmi_mem_order": "3",
							"+max_bw_aim":10,
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"22",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"22",
						    "+ioaiu_num_trans":"22",
							"+doff_ioaiu0_nbr_wr_tx":"4",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
							"+perf_txn_size":"4096",
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},
      "ncaiu0_write_1K_NoCach_Buff_200ns":{
                    "purpose": "Normal, No cacheable,bufferable,1400 consecutive addresses/ remove 400 first tx to calculate the BW / unique id /1024B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
						"+k_ace_slave_write_resp_chnl_delay_max":"280",
					        "+max_bw_aim":10,
						   	"+ioaiu0_noncoherent_test":"1",
							"+use_user_addrq":"88",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"88",
						    "+ioaiu_num_trans":"88",
							"+doff_ioaiu0_nbr_wr_tx":"25",
						    "+ioaiu0_seq_case":"1",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
							"+write_test":"1",
                            "+perf_txn_size":"1024",
						    "+k_duty_cycle_ioaiu0":"5"
					}
			},

           "ncaiu0_rd_noncoh_pciedii_order16_0ns":{
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / same ARID=2 /64B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":3.5,
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
                            "+ace_transorder_mode":"2",
						    "+dii_mem_order": "B"
					}
			},
           "ncaiu0_rd_noncoh_pciedii_order18_0ns":{
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / same ARID=2",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":3.5,
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order": "C"
					}
			},
           "ncaiu0_rd_noncoh_pciedii_order10_0ns":{
                    "purpose": "DII seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same ARID=2 /64B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":3.5,
						   	"+ioaiu0_noncoherent_test":"1",
                            "+force_unbufferable_txn":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "64",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+use_dii_intrlv_grp": "1",
                    		"+k_axcache_0_to_dii": "1",
						    "+dii_mem_order": "8"
					}
			},
           "ncaiu0_rd_coh_pciedmi_order10_256B":{
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / readOnce  cacheable / same ARID=2 /256B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":2.7,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_read_test":"1",
							"+ioaiu0_force_axid":"2",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_rd_tx":"400",
						    "+dmi_mem_order": "8"
					}
			},
	 "ncaiu0_wr_coh_pciedmi_order16_256B":{
                    "purpose": "seq duty cycle on 1400 consecutive addresses => remove 400 first tx to calculate the BW / Writeunique cacheable / same AWID=0 /256B",
					"label": ["nxp_fsys_perf","fregr_inhousevip"],
					"plusargs":{
					        "+max_bw_aim":20,
                            "+force_allocate_txn":"1",
                            "+force_cacheable_txn":"1",
						   	"+ioaiu0_coherent_test":"1",
							"+use_user_addrq":"1000",
						   	"+use_seq_user_addrq":"1",
						    "+chi_num_trans":"0",
						   	"+ioaiu0_num_addr":"1400",
						    "+ioaiu_num_trans":"1400",
						    "+ioaiu0_seq_case":"1",
						    "+ioaiu0_write_test":"1",
							"+ioaiu0_force_axid":"0",
							"+chiaiu_en":"none",
						   	"+ioaiu_en":"0",
                            "+ace_transorder_mode":"2",
						    "+perf_txn_size": "256",
							"+doff_ioaiu0_nbr_wr_tx":"400",
						    "+dmi_mem_order": "B"
					}
			}
					}
				},	
			"all_aiu_seq_true_noncoh":{
				"hashtag":"#Stimulus.FSYS.GPRAR.NC.with_proxycache_disable",
				"name": "concerto_fullsys_qos_test",
				"_hashtag":"#Stimulus.FSYS.true_noncoh.PC",
				 "purpose":"all agents noncoh txn + GPRA.NC=1 & proxy cache disable",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]}
            },
				"iter":1,
				"plusargs":{
					"+use_large_memregion":"1",
					"+use_dmi_ig_id":"0",
					"+perf_test":"1",
					"+perf_txn_size":64,
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+one_memregion_by_aiu":1,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order": "B",
					"+ccp_lookupen":0,
					"+ccp_allocen":0,
					"+all_gpra_ncmode":1,
					"+force_allocate_txn":"1",
					"+force_cacheable_txn":"1",
				    "+noncoherent_test":"1",
					"+use_user_addrq":"3000",
					"+use_seq_user_addrq":"1",
					"+chi_num_trans":"100",
					"+seq_case":"1",		
					"+k_duty_cycle":"5",
					"+k_rd_noncoh_pct":"80",
					"+k_wr_noncoh_pct":"20",
					"+ioaiu_num_trans":"100",
					"+wt_ace_rdnosnp":"80",      
					"+wt_ace_wrnosnp":"20" 
				},
			   "label":[ "fregr_inhousevip","MPU_4","mpu_dbg"]
			},
			"all_aiu_seq_true_noncoh_conn":{
				"name": "concerto_fullsys_test",
				 "purpose":"all agents noncoh txn + GPRA.NC=1 & proxy cache disable with connectivity",
				 "note":"TMP single txn is added to avoid multiline and force burst incr to avoid wrap burst",
				"config":{
		           "hw_cfg_resiltech_connectivity_e":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
		           "hw_cfg_resiltech_mesh_mpf":{"plusargs": {"+chi_txn_seq_name": "chi_subsys_regular_noncoh_item_connect","chi_snps_fcov_en": "1"}, "label": ["fregr_cov","vcs_migr"]},
				   "hw_cfg_resiltech_connectivity_3_fix_mpu":{"plusargs":{}, "label": ["vcs_migr"]},
				   "hw_cfg_meye_q7_interleave_fr":{"plusargs":{"+boot_from_ioaiu": "1"}, "label": ["vcs_migr"]}
            },
				"iter":1,
					"plusargs":{
					"+use_large_memregion":"1",
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order": "B",
					"+ccp_lookupen":0,
					"+ccp_allocen":0,
					"+all_gpra_ncmode":1,
				    "+noncoherent_test":"1",
					"+chi_num_trans":"100",
					"+ioaiu_num_trans":"100",
               "+FSYS_TIME_DECAY": "850000000"
				},
			   "label":[ "fregr_inhousevip"]
			},

			"only_ioaiu_seq_true_noncoh":{
				"name": "concerto_fullsys_qos_test",
				 "purpose":"all IO agents noncoh txn + GPRA.NC=1 & proxy cache disable",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]}
            },
				"iter":1,
				"plusargs":{
					"+use_large_memregion":"1",
					"+use_dmi_ig_id":"0",
					"+perf_test":"1",
					"+perf_txn_size":64,
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+one_memregion_by_aiu":1,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order": "B",
					"+ccp_lookupen":0,
					"+ccp_allocen":0,
					"+all_gpra_ncmode":1,
					"+force_allocate_txn":"1",
					"+force_cacheable_txn":"1",
				    "+noncoherent_test":"1",
					"+use_user_addrq":"300",
					"+use_seq_user_addrq":"1",
					"+chi_num_trans":"none",
					"+seq_case":"1",		
					"+k_duty_cycle":"5",
					"+k_rd_noncoh_pct":"80",
					"+k_wr_noncoh_pct":"20",
					"+ioaiu_num_trans":"100",
					"+wt_ace_rdnosnp":"80",      
					"+wt_ace_wrnosnp":"20" 
				},
			   "label":[ "fregr_inhousevip","MPU_4","mpu_dbg"]
			},


			"all_aiu_seq_noncoh":{
				"name": "concerto_fullsys_qos_test",
				"purpose":"all agents noncoh txn + GPRA.NC=0 & proxy cache enable",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]}
            },
				"iter":1,
				"plusargs":{
					"+use_large_memregion":"1",
					"+use_dmi_ig_id":"0",
					"+perf_test":"1",
					"+no_way_partitioning":"1",
					"+qos_threshold": 0,
					"+one_memregion_by_aiu":1,
					"+use_burst_incr":1,
					"+all_ways_for_cache":1,
					"+dmi_mem_order": "B",
					"+force_allocate_txn":"1",
					"+force_cacheable_txn":"1",
					"+noncoherent_test":"1",
					"+use_user_addrq":"3000",
					"+use_seq_user_addrq":"1",
					"+chi_num_trans":"100",
					"+seq_case":"1",		
					"+k_duty_cycle":"5",
					"+k_rd_noncoh_pct":"80",
					"+k_wr_noncoh_pct":"20",
					"+ioaiu_num_trans":"100",
					"+wt_ace_rdnosnp":"80",      
					"+wt_ace_wrnosnp":"20" 
				},
			   "label":[ "fregr_inhousevip","MPU_4","mpu_dbg"]
			},
			"ncaiu1_io_rw_noncoh_dii":{
				"name": "concerto_fullsys_qos_test",
				"purpose": "MPU non coh access to DII",
				"config":{
				   "hw_cfg_60_2":{"plusargs":{}},
				   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]}
            },
				"iter":1,
				"plusargs":{
				        "+use_large_memregion":"1",
				        "+use_dmi_ig_id":"0",
				        "+perf_test":"1",
				        "+qos_threshold": 0,
				        "+one_memregion_by_aiu":1,
				        "+use_burst_incr":1,
					    "+ioaiu0_noncoherent_test":"1",
						"+force_unbufferable_txn":"1",
						"+use_user_addrq":"2000",
					    "+use_seq_user_addrq":"1",
						"+chi_num_trans":"0",
					    "+ioaiu1_num_addr":"1000",
						"+ioaiu_num_trans":"100",
						"+ioaiu1_seq_case":"1",
						"+ioaiu_en":"1",
						"+perf_txn_size": "64",
						"+use_dii_intrlv_grp": "1",
						"+k_axcache_0_to_dii": "1",
						"+wt_ace_rdnosnp":"50",      
						"+wt_ace_wrnosnp":"50",       
						"+k_duty_cycle_ioaiu1":"10",
               "+FSYS_TIME_DECAY": "850000000"
				},
			   "label":[ "fregr_inhousevip","MPU_4","mpu_dbg"]
		},
		"caiu0_5ncaiu_coh_qos_th48_100ns":{
			"name": "concerto_fullsys_qos_test",
			 "purpose":"alternate QOS with no allocate , no adress collision",
			 "iter":1,
			"plusargs":{
			           "+use_large_memregion":"1",
			           "+use_dmi_ig_id":"0",
			           "+perf_test":"1",
			           "+no_way_partitioning":"1",
			           "+k_ace_slave_read_data_interbeatdly_dis":"1",
			           "+k_ace_slave_read_addr_chnl_burst_pct":"100",
			           "+k_ace_slave_read_data_chnl_burst_pct":"100",
			           "+k_ace_slave_write_addr_chnl_burst_pct":"100",
			           "+k_ace_slave_write_data_chnl_burst_pct":"100",
			           "+k_ace_slave_write_resp_chnl_burst_pct":"100",
			           "+use_burst_incr":1,
			           "+one_memregion_by_aiu":1,
			           "+all_ways_for_cache":1,
			           "+dmi_mem_order": "B",
			           "+newperf_test_scb":"1",
				       "+coherent_test":"1",
					   "+use_user_addrq":"50000",
					   "+use_seq_user_addrq":"1",
					   "+chi_num_trans":"500",
					   "+chiaiu_qos":"0",
					   "+chiaiu_en":"0",
					   "+chiaiu0_alt_qos_values":"2",
		               "+chiaiu0_aiu_qos1":"10",
		               "+chiaiu0_aiu_qos2":"2",
		               "+chiaiu0_aiu_qos1_cycle":"20",
					   "+chiaiu0_aiu_qos2_cycle":"10",
					   "+chi_txreq_delay":"12",
					   "+seq_case":"1",		
					   "+chi0_duty_cycle":"10",
					   "+k_rd_rdonce_pct":"80",
					   "+k_wr_cohunq_pct":"20",
					   "+ioaiu0_num_trans":"500",
					   "+ioaiu1_num_trans":"500",
					   "+ioaiu2_num_trans":"500",
					   "+ioaiu3_num_trans":"500",
					   "+ioaiu4_num_trans":"500",
					   "+ioaiu5_num_trans":"500",
					   "+ioaiu_en":"0n1n2n3n4n5",
					   "+ioaiu0_alt_qos_values":"2",
		               "+ioaiu0_aiu_qos1_cycle":"20",
		               "+ioaiu0_aiu_qos2_cycle":"10",
		               "+ioaiu0_aiu_qos1":"15",
		               "+ioaiu0_aiu_qos2":"5",
		               "+ioaiu1_alt_qos_values":"2",
		               "+ioaiu1_aiu_qos1_cycle":"10",
		               "+ioaiu1_aiu_qos2_cycle":"10",
		               "+ioaiu1_aiu_qos1":"7",
		               "+ioaiu1_aiu_qos2":"9",
		               "+ioaiu2_alt_qos_values":"2",
		               "+ioaiu2_aiu_qos1_cycle":"10",
		               "+ioaiu2_aiu_qos2_cycle":"10",
		               "+ioaiu2_aiu_qos1":"4",
		               "+ioaiu2_aiu_qos2":"3",
					   "+ioaiu3_alt_qos_values":"2",
		               "+ioaiu3_aiu_qos1_cycle":"10",
		               "+ioaiu3_aiu_qos2_cycle":"10",
		               "+ioaiu3_aiu_qos1":"10",
		               "+ioaiu3_aiu_qos2":"1",
                       "+ioaiu4_alt_qos_values":"2",
		               "+ioaiu4_aiu_qos1_cycle":"10",
		               "+ioaiu4_aiu_qos2_cycle":"10",
		               "+ioaiu4_aiu_qos1":"15",
		               "+ioaiu4_aiu_qos2":"10",
                       "+ioaiu5_alt_qos_values":"2",
		               "+ioaiu5_aiu_qos1_cycle":"10",
		               "+ioaiu5_aiu_qos2_cycle":"10",
		               "+ioaiu5_aiu_qos1":"6",
		               "+ioaiu5_aiu_qos2":"3",
		               "+ioaiu0_axi_master_delay":"6",
		               "+ioaiu1_axi_master_delay":"9",
		               "+ioaiu2_axi_master_delay":"9",
		               "+ioaiu3_axi_master_delay":"10",
		               "+ioaiu4_axi_master_delay":"20",
		               "+ioaiu5_axi_master_delay":"3",
					   "+wt_ace_rdonce":"50",      
					   "+wt_ace_wrunq":"50", 
					   "+k_duty_cycle_ioaiu0":"10",
					   "+ioaiu0_num_addr":"500",
					   "ioaiu0_addr_idx_offset":"500",
					   "+ioaiu0_coherent_test":"1",
					   "+k_duty_cycle_ioaiu1":"10",
					   "+ioaiu1_num_addr":"5000",
					   "ioaiu1_addr_idx_offset":"2000",
					   "+ioaiu1_coherent_test":"1",
					   "+k_duty_cycle_ioaiu2":"10",
					   "+ioaiu2_num_addr":"500",
					   "ioaiu2_addr_idx_offset":"3000",
					   "+ioaiu2_coherent_test":"1",
					   "+k_duty_cycle_ioaiu3":"10",
					   "+ioaiu3_num_addr":"500",
					   "ioaiu3_addr_idx_offset":"4000",
					   "+ioaiu3_coherent_test":"1",
                       "+k_duty_cycle_ioaiu4":"10",
					   "+ioaiu4_num_addr":"500",
					   "ioaiu4_addr_idx_offset":"5000",
					   "+ioaiu4_coherent_test":"1",
                       "+k_duty_cycle_ioaiu5":"10",
					   "+ioaiu5_num_addr":"500",
					   "ioaiu5_addr_idx_offset":"3000",
					   "+ioaiu5_noncoherent_test":"1",
					   "k_ace_slave_read_data_chnl_delay_max":130,
					   "k_ace_slave_write_resp_chnl_delay_max":130,
					   "k_ace_slave_random_dly_dis":1,
					    "+qos_threshold":"48"
			},
			"config": {
			   "hw_config_meye_q7_interleave_fr":{},
			   "hw_cfg_60_4":{"plusargs":{}, "label": ["vcs_migr"]}
         },
			"label":[ "fregr_inhousevip","MPU_4","mpu_dbg"]
	 },
	"ioaiu_pcie_prod_consu": {
				"name": "concerto_fullsys_pcie_prod_consu_test",
				"purpose": "IOAIU pcie producer consumer stress test",
				"config": {
				    "hw_cfg_2_e":{"plusargs":{"+producer_ncaiu":"1","consumer_ncaiu":"0"},"label": []},
				    "hw_cfg_10_e":{"plusargs":{"+producer_ncaiu":"5n6","consumer_ncaiu":"7n8"}, "label": []},
				    "hw_cfg_45_e":{"plusargs": {"+producer_ncaiu":"0n6","consumer_ncaiu":"3n7"}, "label": []},
				    "hw_cfg_45_e_snps":{"plusargs": {"+producer_ncaiu":"0n6","consumer_ncaiu":"3n7","+en_all_txn_wts"	: null}, "label": ["fmonthly"]}
				},
				"iter": 1,
				"plusargs": {
				"+use_large_memregion": "1",
				"+k_sim_timeout": "25",
			    "+FSYS_TIME_DECAY": "350000000"
				},
				"flavors":{
					"coh_1024":   {
				        "purpose": "IOAIU CONHERENT pcie producer consumer stress test 3*1024Bytes",
						"label": ["pcie_stress_test"],
						"plusargs":{
			              "+axlen_bytes":"1024", 
			              "+ioaiu_num_trans": "3",
				          "+pcie_prod_consu_stress_test":0
						}
					},
					"coh_64":   {
				        "purpose": "IOAIU CONHERENT pcie producer consumer stress test 10*64Bytes",
						"label": ["pcie_stress_test"],
						"plusargs":{
							"+axlen_bytes":"64", 
							"+ioaiu_num_trans": "10",
							"+pcie_prod_consu_stress_test":0
						}
					},
					"noncoh_1024":   {
				        "purpose": "IOAIU NONCONHERENT pcie producer consumer stress test !!! don't allocate in noncoh proxy cache!!!",
						"label": ["pcie_stress_test"],
						"plusargs":{
			              "+alloc_rd_en":"0", 
			              "+alloc_wr_en":"0", 
			              "+axlen_bytes":"1024", 
			              "+ioaiu_num_trans": "3",
				          "+pcie_prod_consu_stress_test":1
						}
					}
				},
				"label": [
				"use_flavor_only"
				]
			},
	"aiu_write_through": {
	            "name": "concerto_fullsys_test",
				"purpose": "Stress test AIU write through & read MISS (start statte = invalid) allocate with delay in the AXI SLV",
				"config": {
				    "hw_cfg_2_e":{"label": []},
				    "hw_cfg_10_e":{"label": []},
				    "hw_cfg_45_e":{"label": []},
				    "hw_cfg_45_e_snps":{"plusargs":{"+en_all_txn_wts"	: null},"label": ["fmonthly"]}
				},
				"iter": 1,
				"plusargs": {
				"+use_large_memregion": "1",
				"+chi_num_trans":"500",
				"+ioaiu_num_trans":"500",
				"+k_sim_timeout": "25",
			    "+alloc_wr_en":"1",
			    "+alloc_rd_en":"1",
			    "+buf_rd_en":"0",
			    "+buf_wr_en":"0",
				"+prob_ace_wr_ix_start_state":"100",
				"+prob_ace_rd_ix_start_state":"100",
				"k_ace_slave_read_data_chnl_delay_max":400,
				"k_ace_slave_write_resp_chnl_delay_max":400,
				"k_ace_slave_random_dly_dis":1,
	            "+chi_txn_seq_name": "chi_subsys_regular_item_connect",
				"+FSYS_TIME_DECAY": "35000000000"
				},
				"label": [
				"writethrough_stress_test"
				]
			}	
    }
}
