Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 23 09:44:27 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/top_timing_routed.rpt
| Design       : top
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 7 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.983        0.000                      0                    3           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          6.983        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        6.983ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 a_V[1]
                            (input port)
  Destination:            ap_return[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.017ns  (logic 1.170ns (38.774%)  route 1.847ns (61.226%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  a_V[1] (IN)
                         net (fo=6, unset)            0.672     0.672    a_V[1]
    SLICE_X59Y124        LUT1 (Prop_lut1_I0_O)        0.053     0.725 r  ap_return[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     0.725    ap_return[0]_INST_0_i_16_n_0
    SLICE_X59Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.049 r  ap_return[0]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.008     1.057    ap_return[0]_INST_0_i_6_n_0
    SLICE_X59Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     1.270 r  ap_return[0]_INST_0_i_5/O[1]
                         net (fo=2, routed)           0.488     1.758    ap_return[0]_INST_0_i_5_n_6
    SLICE_X58Y124        LUT3 (Prop_lut3_I1_O)        0.152     1.910 r  ap_return[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.910    ap_return[0]_INST_0_i_7_n_0
    SLICE_X58Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.126 r  ap_return[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.133    ap_return[0]_INST_0_i_1_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.345 r  ap_return[0]_INST_0/O[1]
                         net (fo=0)                   0.672     3.017    ap_return[0]
                                                                      r  ap_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  6.983    





