0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/fulladder_dataflow_tb.v,1646105335,verilog,,,,fulladder_dataflow_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/lab2_3_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/lab2_3_1.srcs/sources_1/new/full_adder.v,1646105359,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab2/lab2_3_1_fulladder_4bit/fulladder_dataflow_tb.v,,fulladder;fulladder_4bit,,,,,,,,
