
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top top_level -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17424
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1210.316 ; gain = 407.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [E:/ECE385/ECE385_project/project.srcs/sources_1/new/top_level.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:276]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_axi_uartlite_0_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_axi_uartlite_0_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_clk_wiz_1_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_clk_wiz_1_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_mdm_1_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_mdm_1_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_microblaze_0_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_microblaze_0_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_microblaze_0_axi_intc_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_microblaze_0_axi_intc_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_microblaze_0_axi_periph_0' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_V3MNLK' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_V3MNLK' (0#1) [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1ALNGDC' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1ALNGDC' (0#1) [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1SFSJOK' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1286]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1SFSJOK' (0#1) [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1286]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_xbar_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_xbar_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_pacman_xbar_0' is unconnected for instance 'xbar' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1011]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_pacman_xbar_0' is unconnected for instance 'xbar' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1011]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_pacman_xbar_0' has 40 connections declared, but only 38 given [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1011]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_microblaze_0_axi_periph_0' (0#1) [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_EEL00' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1052]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_dlmb_bram_if_cntlr_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_dlmb_bram_if_cntlr_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_dlmb_v10_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_dlmb_v10_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_pacman_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1198]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_pacman_dlmb_v10_0' has 25 connections declared, but only 24 given [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1198]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_ilmb_bram_if_cntlr_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_ilmb_bram_if_cntlr_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_ilmb_v10_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_ilmb_v10_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_pacman_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1244]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_pacman_ilmb_v10_0' has 25 connections declared, but only 24 given [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1244]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_lmb_bram_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_lmb_bram_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_pacman_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1269]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_pacman_lmb_bram_0' is unconnected for instance 'lmb_bram' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1269]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_pacman_lmb_bram_0' has 16 connections declared, but only 14 given [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1269]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_EEL00' (0#1) [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:1052]
INFO: [Synth 8-6157] synthesizing module 'mb_pacman_rst_clk_wiz_1_100M_0' [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman_rst_clk_wiz_1_100M_0' (0#1) [E:/ECE385/ECE385_project/project.runs/synth_1/.Xil/Vivado-29248-G16/realtime/mb_pacman_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_pacman_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:591]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_pacman_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:591]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_pacman_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:591]
INFO: [Synth 8-6155] done synthesizing module 'mb_pacman' (0#1) [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/synth/mb_pacman.v:276]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [E:/ECE385/ECE385_project/project.srcs/sources_1/new/top_level.sv:23]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [E:/ECE385/ECE385_project/project.srcs/sources_1/new/top_level.sv:25]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1SFSJOK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1SFSJOK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_1SFSJOK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_1SFSJOK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1ALNGDC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1ALNGDC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1ALNGDC is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1ALNGDC is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_V3MNLK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_V3MNLK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_V3MNLK is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_V3MNLK is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1306.309 ; gain = 503.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1306.309 ; gain = 503.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1306.309 ; gain = 503.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1306.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_microblaze_0_0/mb_pacman_microblaze_0_0/mb_pacman_microblaze_0_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_microblaze_0_0/mb_pacman_microblaze_0_0/mb_pacman_microblaze_0_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_dlmb_v10_0/mb_pacman_dlmb_v10_0/mb_pacman_dlmb_v10_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_dlmb_v10_0/mb_pacman_dlmb_v10_0/mb_pacman_dlmb_v10_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_ilmb_v10_0/mb_pacman_ilmb_v10_0/mb_pacman_dlmb_v10_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_ilmb_v10_0/mb_pacman_ilmb_v10_0/mb_pacman_dlmb_v10_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_dlmb_bram_if_cntlr_0/mb_pacman_dlmb_bram_if_cntlr_0/mb_pacman_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_dlmb_bram_if_cntlr_0/mb_pacman_dlmb_bram_if_cntlr_0/mb_pacman_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_ilmb_bram_if_cntlr_0/mb_pacman_ilmb_bram_if_cntlr_0/mb_pacman_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_ilmb_bram_if_cntlr_0/mb_pacman_ilmb_bram_if_cntlr_0/mb_pacman_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_lmb_bram_0/mb_pacman_lmb_bram_0/mb_pacman_lmb_bram_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_lmb_bram_0/mb_pacman_lmb_bram_0/mb_pacman_lmb_bram_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_xbar_0/mb_pacman_xbar_0/mb_pacman_xbar_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_xbar_0/mb_pacman_xbar_0/mb_pacman_xbar_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_microblaze_0_axi_intc_0/mb_pacman_microblaze_0_axi_intc_0/mb_pacman_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_axi_intc'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_microblaze_0_axi_intc_0/mb_pacman_microblaze_0_axi_intc_0/mb_pacman_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_pacman_i/microblaze_0_axi_intc'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_mdm_1_0/mb_pacman_mdm_1_0/mb_pacman_mdm_1_0_in_context.xdc] for cell 'mb_pacman_i/mdm_1'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_mdm_1_0/mb_pacman_mdm_1_0/mb_pacman_mdm_1_0_in_context.xdc] for cell 'mb_pacman_i/mdm_1'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0_in_context.xdc] for cell 'mb_pacman_i/clk_wiz_1'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0_in_context.xdc] for cell 'mb_pacman_i/clk_wiz_1'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_rst_clk_wiz_1_100M_0/mb_pacman_rst_clk_wiz_1_100M_0/mb_pacman_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_pacman_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_rst_clk_wiz_1_100M_0/mb_pacman_rst_clk_wiz_1_100M_0/mb_pacman_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_pacman_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_axi_uartlite_0_0/mb_pacman_axi_uartlite_0_0/mb_pacman_axi_uartlite_0_0_in_context.xdc] for cell 'mb_pacman_i/axi_uartlite_0'
Finished Parsing XDC File [e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_axi_uartlite_0_0/mb_pacman_axi_uartlite_0_0/mb_pacman_axi_uartlite_0_0_in_context.xdc] for cell 'mb_pacman_i/axi_uartlite_0'
Parsing XDC File [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl_0'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_clk_n'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_clk_p'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_n[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[0]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[1]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tmds_data_p[2]'. [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:88]
Finished Parsing XDC File [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/ECE385/ECE385_project/project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [E:/ECE385/ECE385_project/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ECE385/ECE385_project/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1323.777 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_pacman_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/ECE385/ECE385_project/project.gen/sources_1/bd/mb_pacman/ip/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0/mb_pacman_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_pacman_i/axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module mb_pacman_microblaze_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.777 ; gain = 520.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |mb_pacman_xbar_0                  |         1|
|2     |mb_pacman_axi_uartlite_0_0        |         1|
|3     |mb_pacman_clk_wiz_1_0             |         1|
|4     |mb_pacman_mdm_1_0                 |         1|
|5     |mb_pacman_microblaze_0_0          |         1|
|6     |mb_pacman_microblaze_0_axi_intc_0 |         1|
|7     |mb_pacman_rst_clk_wiz_1_100M_0    |         1|
|8     |mb_pacman_dlmb_bram_if_cntlr_0    |         1|
|9     |mb_pacman_dlmb_v10_0              |         1|
|10    |mb_pacman_ilmb_bram_if_cntlr_0    |         1|
|11    |mb_pacman_ilmb_v10_0              |         1|
|12    |mb_pacman_lmb_bram_0              |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |mb_pacman_axi_uartlite_0        |     1|
|2     |mb_pacman_clk_wiz_1             |     1|
|3     |mb_pacman_dlmb_bram_if_cntlr    |     1|
|4     |mb_pacman_dlmb_v10              |     1|
|5     |mb_pacman_ilmb_bram_if_cntlr    |     1|
|6     |mb_pacman_ilmb_v10              |     1|
|7     |mb_pacman_lmb_bram              |     1|
|8     |mb_pacman_mdm_1                 |     1|
|9     |mb_pacman_microblaze_0          |     1|
|10    |mb_pacman_microblaze_0_axi_intc |     1|
|11    |mb_pacman_rst_clk_wiz_1_100M    |     1|
|12    |mb_pacman_xbar                  |     1|
|13    |LUT1                            |     1|
|14    |IBUF                            |     2|
|15    |OBUF                            |     1|
|16    |OBUFT                           |    16|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1327.355 ; gain = 506.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1327.355 ; gain = 524.316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1339.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f03a1bc8
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1343.047 ; gain = 930.621
INFO: [Common 17-1381] The checkpoint 'E:/ECE385/ECE385_project/project.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 19:52:20 2023...
