Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Thu Oct 13 21:10:05 2022
| Host             : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command          : report_power -file selectTOP6_power_routed.rpt -pb selectTOP6_power_summary_routed.pb -rpx selectTOP6_power_routed.rpx
| Design           : selectTOP6
| Device           : xc7a200tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 98.068 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 96.394                           |
| Device Static (W)        | 1.674                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    12.656 |     2237 |       --- |             --- |
|   LUT as Logic |    12.559 |     1170 |    133800 |            0.87 |
|   CARRY4       |     0.087 |       47 |     33450 |            0.14 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Register     |     0.004 |      519 |    267600 |            0.19 |
|   Others       |     0.000 |       50 |       --- |             --- |
| Signals        |    15.432 |     1896 |       --- |             --- |
| I/O            |    68.307 |      105 |       400 |           26.25 |
| Static Power   |     1.674 |          |           |                 |
| Total          |    98.068 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    29.354 |      28.143 |      1.210 |
| Vccaux    |       1.800 |     5.793 |       5.587 |      0.206 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    32.335 |      32.330 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.048 |       0.000 |      0.048 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| selectTOP6            |    96.394 |
|   layer1              |     0.113 |
|     genblk1[0].layer1 |     0.056 |
|     genblk1[1].layer1 |     0.058 |
|   main_comparator     |     0.142 |
|     genblk1[0].layer1 |     0.039 |
|     genblk1[1].layer1 |     0.042 |
|     genblk1[2].layer1 |     0.026 |
|     genblk1[3].layer1 |     0.034 |
|   sort_8_groups_1     |     1.930 |
|     comp1             |     0.274 |
|     comp2             |     1.526 |
|     comp3             |     0.044 |
|     comp4             |     0.042 |
|     comp5             |     0.044 |
|   sort_8_groups_2     |     2.435 |
|     comp1             |     0.266 |
|     comp2             |     2.027 |
|     comp3             |     0.046 |
|     comp4             |     0.041 |
|     comp5             |     0.055 |
|   sort_8_groups_3     |     1.890 |
|     comp1             |     0.265 |
|     comp2             |     1.488 |
|     comp3             |     0.047 |
|     comp4             |     0.042 |
|     comp5             |     0.049 |
|   sort_8_groups_4     |     3.014 |
|     comp1             |     0.274 |
|     comp2             |     2.599 |
|     comp3             |     0.046 |
|     comp4             |     0.046 |
|     comp5             |     0.048 |
|   sort_8_groups_5     |     1.852 |
|     comp1             |     0.271 |
|     comp2             |     1.454 |
|     comp3             |     0.036 |
|     comp4             |     0.045 |
|     comp5             |     0.045 |
|   sort_8_groups_6     |     2.531 |
|     comp1             |     0.281 |
|     comp2             |     2.112 |
|     comp3             |     0.041 |
|     comp4             |     0.049 |
|     comp5             |     0.048 |
|   sort_8_groups_7     |     1.983 |
|     comp1             |     0.275 |
|     comp2             |     1.566 |
|     comp3             |     0.045 |
|     comp4             |     0.045 |
|     comp5             |     0.052 |
|   sort_8_groups_8     |     7.099 |
|     comp1             |     0.262 |
|     comp2             |     6.695 |
|     comp3             |     0.041 |
|     comp4             |     0.049 |
|     comp5             |     0.052 |
+-----------------------+-----------+


