$date
	Fri Oct 27 13:01:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CodeReceiver_tb $end
$var wire 8 ! io_output [7:0] $end
$var reg 1 " clock $end
$var reg 1 # io_input $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # io_input $end
$var wire 1 $ reset $end
$var reg 3 % countReg [2:0] $end
$var reg 1 & dataFull $end
$var reg 8 ' dataReg [7:0] $end
$var reg 8 ( dataRegBuffer [7:0] $end
$var reg 8 ) io_output [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
b0 '
1&
b0 %
1$
0#
1"
bx !
$end
#5
0"
#10
0&
b0 !
b0 )
1"
1#
0$
#15
0"
#20
b1 %
1"
0#
#25
0"
#30
b10 %
1"
#35
0"
#40
b1 '
b11 %
1"
1#
#45
0"
#50
b10 '
b100 %
1"
0#
#55
0"
#60
b101 '
b101 %
1"
1#
#65
0"
#70
b1010 '
b110 %
1"
0#
#75
0"
#80
b10101 '
b111 %
1"
1#
#85
0"
#90
1&
b10101 (
b10101 !
b10101 )
b0 %
1"
0#
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
b0 '
0&
1"
1#
#125
0"
#130
b1 %
1"
0#
#135
0"
#140
b1 '
b10 %
1"
1#
#145
0"
#150
b10 '
b11 %
1"
0#
#155
0"
#160
b100 '
b100 %
1"
#165
0"
#170
b1001 '
b101 %
1"
1#
#175
0"
#180
b10011 '
b110 %
1"
#185
0"
#190
b100111 '
b111 %
1"
#195
0"
#200
1&
b100111 (
b100111 !
b100111 )
b0 %
1"
0#
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
b0 '
0&
1"
1#
#235
0"
#240
b1 %
1"
0#
#245
0"
#250
b10 %
1"
#255
0"
#260
b1 '
b11 %
1"
1#
#265
0"
#270
b10 '
b100 %
1"
0#
#275
0"
#280
b101 '
b101 %
1"
1#
#285
0"
#290
b1010 '
b110 %
1"
0#
#295
0"
#300
b10101 '
b111 %
1"
1#
#305
0"
#310
b0 '
b10101 (
b10101 !
b10101 )
b0 %
1"
#315
0"
#320
b1 '
b1 %
1"
#325
0"
#330
b11 '
b10 %
1"
#335
0"
#340
b111 '
b11 %
1"
#345
0"
#350
b1111 '
b100 %
1"
