{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669639266077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669639266077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 18:11:05 2022 " "Processing started: Mon Nov 28 18:11:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669639266077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669639266077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off OOO_SuperScaler -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669639266077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669639266803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669639266803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_jump_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_jump_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_Branch_Jump-beh " "Found design unit 1: alu_Branch_Jump-beh" {  } { { "Branch_Jump_Ex.vhd" "" { Text "E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/Branch_Jump_Ex.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669639278314 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_Branch_Jump " "Found entity 1: alu_Branch_Jump" {  } { { "Branch_Jump_Ex.vhd" "" { Text "E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/Branch_Jump_Ex.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669639278314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669639278314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_ex_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_ex_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_LS-beh " "Found design unit 1: alu_LS-beh" {  } { { "LS_Ex_Unit.vhd" "" { Text "E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/LS_Ex_Unit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669639278314 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_LS " "Found entity 1: alu_LS" {  } { { "LS_Ex_Unit.vhd" "" { Text "E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/LS_Ex_Unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669639278314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669639278314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiple_port_RAM_VHDL-Behavioral " "Found design unit 1: Multiple_port_RAM_VHDL-Behavioral" {  } { { "memory.vhd" "" { Text "E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669639278314 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiple_port_RAM_VHDL " "Found entity 1: Multiple_port_RAM_VHDL" {  } { { "memory.vhd" "" { Text "E:/Fifth Semester/CS 683/Project/OOO-SuperScaler/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669639278314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669639278314 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "DUT " "Top-level design entity \"DUT\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1669639278392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669639278494 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 18:11:18 2022 " "Processing ended: Mon Nov 28 18:11:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669639278494 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669639278494 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669639278494 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669639278494 ""}
