$date
	Thu Nov  3 11:07:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module q2 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1"
#40
0"
1$
#60
1!
1"
1#
0$
#80
