<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>AON_PMCTL</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">AON_PMCTL</a>
</h2>
<P>Instance: AON_PMCTL<BR>
Component: AON_PMCTL<BR>
Base address: 0x40090000</P>
<BR>
<P>This component control the Power Management controller residing in the <A class="mmap_legend_link" href="../legend.html#AON">AON</A> domain.<BR>
<BR>
Note: This module is only supporting 32 bit Read Write access from <A class="mmap_legend_link" href="../legend.html#MCU">MCU</A></P>
 <H3 class="mmapRegisterSummaryTitle"><A name="AON_PMCTL"></A><A href="CPU_MMAP.html"> TOP</A>:<B>AON_PMCTL</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#AUXSCECLK" title="AUX SCE Clock Management">AUXSCECLK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0004</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0004</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RAMCFG" title="RAM Configuration">RAMCFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0001 000F</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0008</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0008</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWRCTL" title="Power Management Control">PWRCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0010</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0010</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#PWRSTAT" title="AON Power and Reset Status">PWRSTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x03C0 0003</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0014</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0014</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SHUTDOWN" title="Shutdown Control">SHUTDOWN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0018</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0018</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RECHARGECFG" title="Recharge Controller Configuration">RECHARGECFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xC000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 001C</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 001C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RECHARGESTAT" title="Recharge Controller Status">RECHARGESTAT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0020</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0020</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#OSCCFG" title="Oscillator Configuration">OSCCFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0024</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0024</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RESETCTL" title="Reset Management">RESETCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 01C0</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#SLEEPCTL" title="Sleep Control">SLEEPCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 002C</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 002C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#JTAGCFG" title="JTAG Configuration">JTAGCFG</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0034</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 0034</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#JTAGUSERCODE" title="JTAG USERCODE">JTAGUSERCODE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0B99 A02F</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 003C</P>
</TD>
<TD class="cellCol5">
  <P>0x4009 003C</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:AON_PMCTL Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="AUXSCECLK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:AUXSCECLK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0004</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0004</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> <A class="mmap_legend_link" href="../legend.html#SCE">SCE</A> Clock Management<BR>
<BR>
This register contains bitfields that are relevant for setting up the clock to the <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> domain.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AUXSCECLK_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AUXSCECLK_PD_SRC">8</a>
</TD>
<TD class="cellBitfieldCol2">PD_SRC</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the clock source for the <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> domain when <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> is in powerdown mode.<BR>
Note: Switching the clock source is guaranteed to be glitch-free<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_CLOCK</TD>
<TD class="cellEnumTableCol3">No clock</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SCLK_LF</TD>
<TD class="cellEnumTableCol3">LF clock (<A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> )</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AUXSCECLK_RESERVED3">7:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="AUXSCECLK_SRC">0</a>
</TD>
<TD class="cellBitfieldCol2">SRC</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects the clock source for the <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> domain when <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> is in active mode.<BR>
Note: Switching the clock source is guaranteed to be glitch-free<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">SCLK_HFDIV2</TD>
<TD class="cellEnumTableCol3">HF Clock divided by 2 (<A class="mmap_legend_link" href="../legend.html#SCLK_HFDIV2">SCLK_HFDIV2</A>)</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SCLK_MF</TD>
<TD class="cellEnumTableCol3">MF Clock (<A class="mmap_legend_link" href="../legend.html#SCLK_MF">SCLK_MF</A>)</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RAMCFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:RAMCFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0008</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0008</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">RAM Configuration<BR>
<BR>
This register contains power management related configuration for the <A class="mmap_legend_link" href="../legend.html#SRAM">SRAM</A>  in the <A class="mmap_legend_link" href="../legend.html#MCU">MCU</A> and <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A>  domain.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMCFG_RESERVED18">31:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED18</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMCFG_AUX_SRAM_PWR_OFF">17</a>
</TD>
<TD class="cellBitfieldCol2">AUX_SRAM_PWR_OFF</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMCFG_AUX_SRAM_RET_EN">16</a>
</TD>
<TD class="cellBitfieldCol2">AUX_SRAM_RET_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMCFG_RESERVED4">15:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RAMCFG_BUS_SRAM_RET_EN">3:0</a>
</TD>
<TD class="cellBitfieldCol2">BUS_SRAM_RET_EN</TD>
<TD class="cellBitfieldCol3" colspan="3"><A class="mmap_legend_link" href="../legend.html#MCU">MCU</A> <A class="mmap_legend_link" href="../legend.html#SRAM">SRAM</A> is partitioned into 5  banks . This register controls which of the banks that has retention during MCU Bus domain power off<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">RET_NONE</TD>
<TD class="cellEnumTableCol3">Retention is disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">RET_LEVEL1</TD>
<TD class="cellEnumTableCol3">Retention on for <A class="xref" href="SRAM.html#BANK0">SRAM:BANK0</A> and  <A class="xref" href="SRAM.html#BANK1">SRAM:BANK1</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">RET_LEVEL2</TD>
<TD class="cellEnumTableCol3">Retention on for <A class="xref" href="SRAM.html#BANK0">SRAM:BANK0</A>, <A class="xref" href="SRAM.html#BANK1">SRAM:BANK1</A> and <A class="xref" href="SRAM.html#BANK2">SRAM:BANK2</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">RET_LEVEL3</TD>
<TD class="cellEnumTableCol3">Retention on for <A class="xref" href="SRAM.html#BANK0">SRAM:BANK0</A>, <A class="xref" href="SRAM.html#BANK1">SRAM:BANK1</A> ,<A class="xref" href="SRAM.html#BANK2">SRAM:BANK2</A> and <A class="xref" href="SRAM.html#BANK3">SRAM:BANK3</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">RET_FULL</TD>
<TD class="cellEnumTableCol3">Retention on for all banks <A class="xref" href="SRAM.html#BANK0">SRAM:BANK0</A>, <A class="xref" href="SRAM.html#BANK1">SRAM:BANK1</A> ,<A class="xref" href="SRAM.html#BANK2">SRAM:BANK2</A>,  <A class="xref" href="SRAM.html#BANK3">SRAM:BANK3</A>  and <A class="xref" href="SRAM.html#BANK4">SRAM:BANK4</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWRCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:PWRCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0010</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0010</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Power Management Control<BR>
<BR>
This register controls bitfields for setting low level power management features such as selection of  regulator for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> supply and control of <A class="mmap_legend_link" href="../legend.html#IO">IO</A> ring where certain segments can be enabled / disabled.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRCTL_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRCTL_DCDC_ACTIVE">2</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_ACTIVE</TD>
<TD class="cellBitfieldCol3" colspan="3">Select to use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> regulator for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> in active mode <BR>
<BR>
0: Use <A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> for regulation of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> in active mode. <BR>
1: Use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> for regulation of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> in active mode. <BR>
<BR>
<A class="xref" href="#PWRCTL_DCDC_EN">DCDC_EN</A> must also be set for <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> to be used as regulator for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> in active mode</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRCTL_EXT_REG_MODE">1</a>
</TD>
<TD class="cellBitfieldCol2">EXT_REG_MODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Status of source for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A>supply:<BR>
<BR>
0: <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> or <A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> are generating <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR>
1: <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> and <A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> are bypassed and an external regulator supplies <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A></TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRCTL_DCDC_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">DCDC_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Select to use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> regulator during recharge of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR>
<BR>
0: Use <A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> for recharge of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR>
1: Use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> for recharge of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR>
<BR>
Note: This bitfield should be set to the same as <A class="xref" href="#PWRCTL_DCDC_ACTIVE">DCDC_ACTIVE</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="PWRSTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:PWRSTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0014</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0014</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#AON">AON</A> Power and Reset Status<BR>
<BR>
This register is used to monitor various power management related signals in <A class="mmap_legend_link" href="../legend.html#AON">AON</A>.  All other signals than <A class="xref" href="#PWRSTAT_JTAG_PD_ON">JTAG_PD_ON</A>, <A class="xref" href="#PWRSTAT_AUX_BUS_RESET_DONE">AUX_BUS_RESET_DONE</A>, and <A class="xref" href="#PWRSTAT_AUX_RESET_DONE">AUX_RESET_DONE</A> are for test, calibration and debug purpose only.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRSTAT_RESERVED3">31:3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED3</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000 0111 1000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRSTAT_JTAG_PD_ON">2</a>
</TD>
<TD class="cellBitfieldCol2">JTAG_PD_ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> power state:<BR>
<BR>
0: <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> is powered off<BR>
1: <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> is powered on</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRSTAT_AUX_BUS_RESET_DONE">1</a>
</TD>
<TD class="cellBitfieldCol2">AUX_BUS_RESET_DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates Reset Done from <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> Bus:<BR>
<BR>
0: <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> Bus is being reset<BR>
1: <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> Bus reset is released</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="PWRSTAT_AUX_RESET_DONE">0</a>
</TD>
<TD class="cellBitfieldCol2">AUX_RESET_DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates Reset Done from <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A>:<BR>
<BR>
0: <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> is being reset<BR>
1: <A class="mmap_legend_link" href="../legend.html#AUX">AUX</A> reset is released</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SHUTDOWN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:SHUTDOWN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0018</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0018</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Shutdown Control<BR>
<BR>
This register contains bitfields required for entering shutdown mode</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHUTDOWN_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SHUTDOWN_EN">0</a>
</TD>
<TD class="cellBitfieldCol2">EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Shutdown control.<BR>
<BR>
0: Do not write 0 to this bit. <BR>
1: Immediately start the process to enter shutdown mode</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RECHARGECFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:RECHARGECFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 001C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 001C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Recharge Controller Configuration<BR>
<BR>
This register sets all relevant parameters for controlling the recharge algorithm.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_MODE">31:30</a>
</TD>
<TD class="cellBitfieldCol2">MODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Selects recharge algorithm for VDDR when the system is running on the uLDO<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">OFF</TD>
<TD class="cellEnumTableCol3">Recharge disabled</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATIC</TD>
<TD class="cellEnumTableCol3">Static timer</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">ADAPTIVE</TD>
<TD class="cellEnumTableCol3">Adaptive timer</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">COMPARATOR</TD>
<TD class="cellEnumTableCol3">External recharge comparator. <BR>
Note that the clock to the recharge comparator must be enabled, [ANATOP_MMAP:ADI_3_REFSYS:CTL_RECHARGE_CMP0:COMP_CLK_DISABLE], before selecting  this recharge algorithm.</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b11</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_RESERVED24">29:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED24</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_C2">23:20</a>
</TD>
<TD class="cellBitfieldCol2">C2</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_C1">19:16</a>
</TD>
<TD class="cellBitfieldCol2">C1</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_MAX_PER_M">15:11</a>
</TD>
<TD class="cellBitfieldCol2">MAX_PER_M</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_MAX_PER_E">10:8</a>
</TD>
<TD class="cellBitfieldCol2">MAX_PER_E</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_PER_M">7:3</a>
</TD>
<TD class="cellBitfieldCol2">PER_M</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGECFG_PER_E">2:0</a>
</TD>
<TD class="cellBitfieldCol2">PER_E</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RECHARGESTAT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:RECHARGESTAT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0020</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0020</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Recharge Controller Status<BR>
<BR>
This register controls various status registers which are updated during recharge.  The register is mostly intended for test and debug.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGESTAT_RESERVED20">31:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGESTAT_VDDR_SMPLS">19:16</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_SMPLS</TD>
<TD class="cellBitfieldCol3" colspan="3">The last 4 <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> samples.<BR>
<BR>
For each bit:<BR>
0: <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> was below VDDR_OK threshold when recharge started<BR>
1: <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> was above VDDR_OK threshold when recharge started<BR>
<BR>
The register is updated prior to every recharge period with a shift left, and bit 0 is updated with the last <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> sample.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RECHARGESTAT_MAX_USED_PER">15:0</a>
</TD>
<TD class="cellBitfieldCol2">MAX_USED_PER</TD>
<TD class="cellBitfieldCol3" colspan="3">Shows the maximum number of 32kHz periods that have separated two recharge cycles and <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> still was above VDDR_OK threshold when the latter recharge started. This register can be used as an indication of the leakage current during standby.<BR>
<BR>
This bitfield is cleared to 0 when writing this register.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="OSCCFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:OSCCFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0024</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0024</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0024</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Oscillator Configuration<BR>
<BR>
This register sets the period for Amplitude compensation requests sent to the oscillator control system. The amplitude compensations is only applicable when <A class="mmap_legend_link" href="../legend.html#XOSC_HF">XOSC_HF</A> is running in low power mode.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCCFG_RESERVED8">31:8</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED8</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCCFG_PER_M">7:3</a>
</TD>
<TD class="cellBitfieldCol2">PER_M</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="OSCCFG_PER_E">2:0</a>
</TD>
<TD class="cellBitfieldCol2">PER_E</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RESETCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:RESETCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Reset Management<BR>
<BR>
This register contains bitfields related to system reset such as reset source and reset request  and control of brown out resets.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_SYSRESET">31</a>
</TD>
<TD class="cellBitfieldCol2">SYSRESET</TD>
<TD class="cellBitfieldCol3" colspan="3">Cold reset register. Writing 1 to this bitfield will reset the entire chip and cause boot code to run again.<BR>
<BR>
0: No effect<BR>
1: Generate system reset. Appears as SYSRESET in <A class="xref" href="#RESETCTL_RESET_SRC">RESET_SRC</A></TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_RESERVED26">30:26</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED26</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_BOOT_DET_1_CLR">25</a>
</TD>
<TD class="cellBitfieldCol2">BOOT_DET_1_CLR</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_BOOT_DET_0_CLR">24</a>
</TD>
<TD class="cellBitfieldCol2">BOOT_DET_0_CLR</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_RESERVED18">23:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED18</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_BOOT_DET_1_SET">17</a>
</TD>
<TD class="cellBitfieldCol2">BOOT_DET_1_SET</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_BOOT_DET_0_SET">16</a>
</TD>
<TD class="cellBitfieldCol2">BOOT_DET_0_SET</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_WU_FROM_SD">15</a>
</TD>
<TD class="cellBitfieldCol2">WU_FROM_SD</TD>
<TD class="cellBitfieldCol3" colspan="3">A Wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> on an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event has occurred, or a wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> has occurred as a result of the debugger being attached.. (<A class="mmap_legend_link" href="../legend.html#TCK">TCK</A> pin being forced low) <BR>
<BR>
Please refer to <A class="xref" href="IOC.html#IOCFG0_WU_CFG">IOC:IOCFGn.WU_CFG</A> for configuring the IO&#39;s as wakeup sources.<BR>
<BR>
0: Wakeup occurred from cold reset or brown out as seen in <A class="xref" href="#RESETCTL_RESET_SRC">RESET_SRC</A><BR>
1: A wakeup has occurred from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A><BR>
<BR>
Note: This flag will be cleared when <A class="xref" href="#SLEEPCTL_IO_PAD_SLEEP_DIS">SLEEPCTL.IO_PAD_SLEEP_DIS</A> is asserted.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_GPIO_WU_FROM_SD">14</a>
</TD>
<TD class="cellBitfieldCol2">GPIO_WU_FROM_SD</TD>
<TD class="cellBitfieldCol3" colspan="3">A wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> on an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event has occurred <BR>
<BR>
Please refer to <A class="xref" href="IOC.html#IOCFG0_WU_CFG">IOC:IOCFGn.WU_CFG</A> for configuring the IO&#39;s as wakeup sources.<BR>
<BR>
0: The wakeup did not occur from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> on an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event<BR>
1: A wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> occurred from an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event<BR>
<BR>
The case where <A class="xref" href="#RESETCTL_WU_FROM_SD">WU_FROM_SD</A> is asserted but this bitfield is not asserted will only occur in a debug session. The boot code will not proceed with wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> procedure until this bitfield is asserted as well.<BR>
<BR>
Note: This flag will be cleared when  <A class="xref" href="#SLEEPCTL_IO_PAD_SLEEP_DIS">SLEEPCTL.IO_PAD_SLEEP_DIS</A> is asserted.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_BOOT_DET_1">13</a>
</TD>
<TD class="cellBitfieldCol2">BOOT_DET_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_BOOT_DET_0">12</a>
</TD>
<TD class="cellBitfieldCol2">BOOT_DET_0</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_RESERVED9">11:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_VDDS_LOSS_EN">8</a>
</TD>
<TD class="cellBitfieldCol2">VDDS_LOSS_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> is lost<BR>
<BR>
0: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> is ignored, unless <A class="xref" href="#RESETCTL_VDDS_LOSS_EN_OVR">VDDS_LOSS_EN_OVR</A>=1<BR>
1: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> generates system reset</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_VDDR_LOSS_EN">7</a>
</TD>
<TD class="cellBitfieldCol2">VDDR_LOSS_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> is lost<BR>
<BR>
0: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> is ignored, unless <A class="xref" href="#RESETCTL_VDDR_LOSS_EN_OVR">VDDR_LOSS_EN_OVR</A>=1<BR>
1: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> generates system reset</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_VDD_LOSS_EN">6</a>
</TD>
<TD class="cellBitfieldCol2">VDD_LOSS_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A> is lost<BR>
<BR>
0: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A> is ignored, unless <A class="xref" href="#RESETCTL_VDD_LOSS_EN_OVR">VDD_LOSS_EN_OVR</A>=1<BR>
1: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A> generates system reset</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_CLK_LOSS_EN">5</a>
</TD>
<TD class="cellBitfieldCol2">CLK_LOSS_EN</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A>, <A class="mmap_legend_link" href="../legend.html#SCLK_MF">SCLK_MF</A> or <A class="mmap_legend_link" href="../legend.html#SCLK_HF">SCLK_HF</A> is lost when clock loss detection is enabled by [ANATOP_MMAP:DDI_0_OSC:CTL0.CLK_LOSS_EN]<BR>
<BR>
0: Clock loss is ignored<BR>
1: Clock loss generates system reset<BR>
<BR>
Note: Clock loss reset generation must be disabled when changing clock source for   <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A>. Failure to do so may result in a spurious system reset. Clock loss reset generation is controlled by [ANATOP_MMAP:DDI_0_OSC:CTL0.CLK_LOSS_EN]</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_MCU_WARM_RESET">4</a>
</TD>
<TD class="cellBitfieldCol2">MCU_WARM_RESET</TD>
<TD class="cellBitfieldCol3" colspan="3">Internal. Only to be used through TI provided API.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_RESET_SRC">3:1</a>
</TD>
<TD class="cellBitfieldCol2">RESET_SRC</TD>
<TD class="cellBitfieldCol3" colspan="3">Shows the root cause of the last system reset. More than the reported reset source can have been active during the last system reset but only the root cause is reported.<BR>
<BR>
The capture feature is not rearmed until all off the possible reset sources have been released and the result has been copied to AON_PMCTL. During the copy and rearm process it is one 2MHz period in which and eventual new system reset will be reported as Power on reset regardless of the root cause.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">PWR_ON</TD>
<TD class="cellEnumTableCol3">Power on reset</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">PIN_RESET</TD>
<TD class="cellEnumTableCol3">Reset pin</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">VDDS_LOSS</TD>
<TD class="cellEnumTableCol3">Brown out detect on <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">VDDR_LOSS</TD>
<TD class="cellEnumTableCol3">Brown out detect on <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CLK_LOSS</TD>
<TD class="cellEnumTableCol3"><A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A>, <A class="mmap_legend_link" href="../legend.html#SCLK_MF">SCLK_MF</A> or <A class="mmap_legend_link" href="../legend.html#SCLK_HF">SCLK_HF</A> clock loss detect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">SYSRESET</TD>
<TD class="cellEnumTableCol3">Software reset via <A class="xref" href="#RESETCTL_SYSRESET">SYSRESET</A> or hardware power management timeout detection.<BR>
<BR>
Note: The hardware power management timeout circuit is always enabled.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">WARMRESET</TD>
<TD class="cellEnumTableCol3">Software reset via <A class="mmap_legend_link" href="../legend.html#PRCM">PRCM</A> warm reset request</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RESETCTL_RESERVED0">0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="SLEEPCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:SLEEPCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 002C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 002C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 002C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Sleep Control<BR>
<BR>
This register is used to unfreeze the <A class="mmap_legend_link" href="../legend.html#IO">IO</A> pad ring after waking up from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A></TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SLEEPCTL_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="SLEEPCTL_IO_PAD_SLEEP_DIS">0</a>
</TD>
<TD class="cellBitfieldCol2">IO_PAD_SLEEP_DIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls the I/O pad sleep mode. The boot code will set this bitfield automatically unless waking up from a <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> ( <A class="xref" href="#RESETCTL_WU_FROM_SD">RESETCTL.WU_FROM_SD</A> is set).  <BR>
<BR>
0: I/O pad sleep mode is enabled, meaning all outputs and pad configurations are latched. Inputs are transparent if pad is configured as input before IO_PAD_SLEEP_DIS is set to 1<BR>
1: I/O pad sleep mode is disabled<BR>
<BR>
Application software must reconfigure the state for all IO&#39;s before setting this bitfield upon waking up from a <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> to avoid glitches on pins.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="JTAGCFG"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:JTAGCFG</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 0034</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 0034</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> Configuration<BR>
<BR>
This register contains control for configuration of the <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> domain. This includes permissions for each <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A>.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="JTAGCFG_RESERVED9">31:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED9</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="JTAGCFG_JTAG_PD_FORCE_ON">8</a>
</TD>
<TD class="cellBitfieldCol2">JTAG_PD_FORCE_ON</TD>
<TD class="cellBitfieldCol3" colspan="3">Controls <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> Power domain power state:<BR>
<BR>
0: Controlled exclusively by debug subsystem. (JTAG Power domain will be powered off unless a debugger is attached)<BR>
1: <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> Power Domain is forced on, independent of debug subsystem.<BR>
<BR>
Note: The reset value causes <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> Power domain to be powered on by default. Software must clear this bit to turn off the <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> Power domain</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="JTAGCFG_RESERVED0">7:0</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED0</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="JTAGUSERCODE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_PMCTL</A>:JTAGUSERCODE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4009 003C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4009 003C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3"><A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> USERCODE<BR>
<BR>
Boot code copies the <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> USERCODE to this register from where it is forwarded to the debug subsystem.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="JTAGUSERCODE_USER_CODE">31:0</a>
</TD>
<TD class="cellBitfieldCol2">USER_CODE</TD>
<TD class="cellBitfieldCol3" colspan="3">32-bit <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> USERCODE register feeding main <A class="mmap_legend_link" href="../legend.html#JTAG">JTAG</A> <A class="mmap_legend_link" href="../legend.html#TAP">TAP</A><BR>
Note: This field can be locked by <A class="xref" href="#LOCKCFG_LOCK">LOCKCFG.LOCK</A></TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0B99 A02F</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
