<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_1_ise.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AISO_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AISO_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CECS460_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CECS460_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CECS460_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CECS460_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CECS460_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CECS460_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CECS460_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CECS460_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CECS460_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CECS460_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CECS460_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CECS460_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CECS460_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CECS460_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CECS460_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CECS460_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CECS460_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CECS460_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CECS460_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CECS460_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CECS460_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CECS460_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CECS460_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CECS460_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CECS460_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CECS460_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CECS460_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CECS460_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CECS460_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CECS460_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CECS460_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CECS460_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CECS460_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CECS460_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CECS460_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CECS460_top_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CECS460_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CECS460_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CECS460_top_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CECS460_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CECS460_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CECS460_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRQ_FLOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cecs460_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cecs460_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cecs460_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tramelBlaze_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tramelblaze_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tramelblaze_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1537231531" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1537231531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538037863" xil_pn:in_ck="4121093166406802921" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1538037863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AISO.v"/>
      <outfile xil_pn:name="CECS460_testbench.v"/>
      <outfile xil_pn:name="CECS460_top.v"/>
      <outfile xil_pn:name="Display_controller.v"/>
      <outfile xil_pn:name="LD_REG.v"/>
      <outfile xil_pn:name="Pixel_clk.v"/>
      <outfile xil_pn:name="Pixel_controller.v"/>
      <outfile xil_pn:name="SRQ_FLOP.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="hex_to_7seg.v"/>
      <outfile xil_pn:name="ped.v"/>
      <outfile xil_pn:name="tramelBlaze_tb.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1537945065" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4982802381941226898" xil_pn:start_ts="1537945065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537945065" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2278463675718492556" xil_pn:start_ts="1537945065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537927709" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8617973980602309511" xil_pn:start_ts="1537927709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1538037863" xil_pn:in_ck="4121093166406802921" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1538037863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AISO.v"/>
      <outfile xil_pn:name="CECS460_testbench.v"/>
      <outfile xil_pn:name="CECS460_top.v"/>
      <outfile xil_pn:name="Display_controller.v"/>
      <outfile xil_pn:name="LD_REG.v"/>
      <outfile xil_pn:name="Pixel_clk.v"/>
      <outfile xil_pn:name="Pixel_controller.v"/>
      <outfile xil_pn:name="SRQ_FLOP.v"/>
      <outfile xil_pn:name="ad_mux.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="hex_to_7seg.v"/>
      <outfile xil_pn:name="ped.v"/>
      <outfile xil_pn:name="tramelBlaze_tb.v"/>
      <outfile xil_pn:name="tramelblaze.v"/>
      <outfile xil_pn:name="tramelblaze_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1538037946" xil_pn:in_ck="5826159023803004865" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5927004909648459093" xil_pn:start_ts="1538037863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CECS460_testbench_beh.prj"/>
      <outfile xil_pn:name="CECS460_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1538038032" xil_pn:in_ck="2670235723993686362" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4548600408666066926" xil_pn:start_ts="1538038031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CECS460_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1537240416" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537240416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537260054" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6996565558388689441" xil_pn:start_ts="1537260054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537943907" xil_pn:in_ck="-2834566926428860428" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8617973980602309511" xil_pn:start_ts="1537943905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/scratch_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/stack_ram.v"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.ngc"/>
      <outfile xil_pn:name="ipcore_dir/tb_rom.v"/>
    </transform>
    <transform xil_pn:end_ts="1537240938" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537240938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537260054" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7081249316268583105" xil_pn:start_ts="1537260054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537260054" xil_pn:in_ck="-6958758172863534559" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1537260054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537260054" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1042804516700694063" xil_pn:start_ts="1537260054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1538038383" xil_pn:in_ck="-4551577399468463526" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3963722020561190172" xil_pn:start_ts="1538038303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CECS460_top.lso"/>
      <outfile xil_pn:name="CECS460_top.ngc"/>
      <outfile xil_pn:name="CECS460_top.ngr"/>
      <outfile xil_pn:name="CECS460_top.prj"/>
      <outfile xil_pn:name="CECS460_top.stx"/>
      <outfile xil_pn:name="CECS460_top.syr"/>
      <outfile xil_pn:name="CECS460_top.xst"/>
      <outfile xil_pn:name="CECS460_top_tb_beh.prj"/>
      <outfile xil_pn:name="CECS460_top_tb_stx_beh.prj"/>
      <outfile xil_pn:name="CECS460_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1537242145" xil_pn:in_ck="-6542939773158478351" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5881287237757485588" xil_pn:start_ts="1537242145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540201625" xil_pn:in_ck="1278406282603737535" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3947962450437368792" xil_pn:start_ts="1540201590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CECS460_top.bld"/>
      <outfile xil_pn:name="CECS460_top.ngd"/>
      <outfile xil_pn:name="CECS460_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540201747" xil_pn:in_ck="-2209237298123834366" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1540201625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CECS460_top.pcf"/>
      <outfile xil_pn:name="CECS460_top_map.map"/>
      <outfile xil_pn:name="CECS460_top_map.mrp"/>
      <outfile xil_pn:name="CECS460_top_map.ncd"/>
      <outfile xil_pn:name="CECS460_top_map.ngm"/>
      <outfile xil_pn:name="CECS460_top_map.xrpt"/>
      <outfile xil_pn:name="CECS460_top_summary.xml"/>
      <outfile xil_pn:name="CECS460_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540201884" xil_pn:in_ck="-2817500770603932421" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1540201747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CECS460_top.ncd"/>
      <outfile xil_pn:name="CECS460_top.pad"/>
      <outfile xil_pn:name="CECS460_top.par"/>
      <outfile xil_pn:name="CECS460_top.ptwx"/>
      <outfile xil_pn:name="CECS460_top.unroutes"/>
      <outfile xil_pn:name="CECS460_top.xpi"/>
      <outfile xil_pn:name="CECS460_top_pad.csv"/>
      <outfile xil_pn:name="CECS460_top_pad.txt"/>
      <outfile xil_pn:name="CECS460_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540201993" xil_pn:in_ck="4152519554786958125" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1540201884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CECS460_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cecs460_top.bgn"/>
      <outfile xil_pn:name="cecs460_top.bit"/>
      <outfile xil_pn:name="cecs460_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1540201884" xil_pn:in_ck="-6754419144187606530" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1540201849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CECS460_top.twr"/>
      <outfile xil_pn:name="CECS460_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
