# Micro-Controller-Architecture
This project is part of computer system architecture course to implement a five stage pipelined RISC processor.
