## ðŸ”¥ Welcome to my Github page!!!

- ðŸ”« A EE student working on microcontroller applications and FPGA, VLSI design
- ðŸ“« Reach out to me: [email](mailto:ryan.hsu06190619@gmail.com)
- ðŸŽ’ 2025 goal: Familiarizing myself with the nitty gritty in digital design and the entire desgin flow
- ðŸ¤¡ Fun fact: Vim >> Emacs
<p align="center"> <img src="https://github-stats-alpha.vercel.app/api?username=KaidenHsu&cc=222&tc=9ab&ic=47d&bc=000" alt="mystats" /></p>

## ðŸ”¨ Skillset
<img alt="verilog" width="40px" src="materials/verlog.svg" />
<img alt="systemverilog" width="40px" src="materials/systemverilog.svg" />
<img alt="xilinx" width="33px" src="materials/xilinx.png" />
<img align="left" alt="STM32" width="33px" src="https://cdn.jsdelivr.net/gh/devicons/devicon@latest/icons/embeddedc/embeddedc-original-wordmark.svg" />
<img align="left" alt="cplusplus" width="26px" src="https://github.com/devicons/devicon/blob/master/icons/cplusplus/cplusplus-original.svg" />
<img align="left" alt="Terminal" width="26px" src="https://github.com/devicons/devicon/blob/master/icons/python/python-original.svg" />
<img align="left" alt="Linix" width="33px" src="https://cdn.jsdelivr.net/gh/devicons/devicon/icons/linux/linux-original.svg" />
<br/>
<br/>

<details>
<summary>ðŸ“ˆ Detail Statistics ðŸ“ˆ</summary>

My Github Stats

![](http://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=KaidenHsu&theme=rose_pine) 

![](http://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=KaidenHsu&theme=rose_pine) 
![](http://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=KaidenHsu&theme=rose_pine)

</details>
