Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 0027b497f38f46a7b40b8158d1351c26 --debug typical --relax --mt 2 -d SEMCO_DEMOD= -d SIMULATE= -d USE_FAKE_LDPC_DECODER= -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ldpcRegs
Compiling module xil_defaultlib.mpy18x18WithCe
Compiling module xil_defaultlib.ldpcDecisionMapper(OUTBITS=7)
Compiling module xil_defaultlib.fourBitCorrelator
Compiling module xil_defaultlib.ldpcFramer
Compiling module xil_defaultlib.ldpc(LDPCBITS=7)
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
