/*
 * dts file for ADRV2CRR-FMC using ADRV9009-ZU11EG System on Module
 *
 * Copyright (C) 2019 Analog Devices Inc.
 *
 * Licensed under the GPL-2.
 */

/*
 * FPGA Signal                GPIO#
 * hmc7044_car_gpio_3,  27    105
 * hmc7044_car_gpio_2,  26    104
 * hmc7044_car_gpio_1,  25    103
 * hmc7044_car_gpio_0,  24    102
 * hmc7044_car_reset,   23    101
 * resetb_ad9545,       22    100
 * fan_tach,            21    99
 * fan_pwrm,            20    98
 * pmod0_d7,            19    97
 * pmod0_d6,            18    96
 * pmod0_d5,            17    95
 * pmod0_d4,            16    94
 * pmod0_d3,            15    93
 * pmod0_d2,            14    92
 * pmod0_d1,            13    91
 * pmod0_d0,            12    90
 * led_gpio_3,          11    89
 * led_gpio_2,          10    88
 * led_gpio_1,          9     87
 * led_gpio_0,          8     86
 * dip_gpio_3,          7     85
 * dip_gpio_2,          6     84
 * dip_gpio_1,          5     83
 * dip_gpio_0,          4     82
 * pb_gpio_3,           3     81
 * pb_gpio_2,           2     80
 * pb_gpio_1,           1     79
 * pb_gpio_0}));        0     78
 */

#include "zynqmp-adrv9009-zu11eg-reva.dts"

/ {
	leds {
		compatible = "gpio-leds";
		led0 {
			label = "led0:green";
			gpios = <&gpio 86 0>;
		};

		led1 {
			label = "led1:green";
			gpios = <&gpio 87 0>;
		};

		led2 {
			label = "led2:green";
			gpios = <&gpio 88 0>;
		};

		led3 {
			label = "led3:green";
			gpios = <&gpio 89 0>;
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;
		autorepeat;

		bt0 {
			label = "BT0";
			linux,code = <KEY_LEFT>;
			gpios = <&gpio 78 0>;
		};

		bt1 {
			label = "BT1";
			linux,code = <KEY_RIGHT>;
			gpios = <&gpio 79 0>;
		};

		bt2 {
			label = "BT2";
			linux,code = <KEY_ENTER>;
			gpios = <&gpio 80 0>;
		};

		bt3 {
			label = "BT3";
			linux,code = <KEY_ESC>;
			gpios = <&gpio 81 0>;
		};

		sw0 {
			label = "SW0";
			linux,input-type = <EV_SW>;
			linux,code = <SW_LID>;
			gpios = <&gpio 82 0>;
		};

		sw1 {
			label = "SW1";
			linux,input-type = <EV_SW>;
			linux,code = <SW_TABLET_MODE>;
			gpios = <&gpio 83 0>;
		};

		sw2 {
			label = "SW2";
			linux,input-type = <EV_SW>;
			linux,code = <SW_HEADPHONE_INSERT>;
			gpios = <&gpio 84 0>;
		};

		sw3 {
			label = "SW3";
			linux,input-type = <EV_SW>;
			linux,code = <SW_RFKILL_ALL>;
			gpios = <&gpio 85 0>;
		};
	};
};

&serdes {
	status = "okay";
};


/*
 * SGMII Ethernet: M1 (PHY1)
 * Using gem0, GTR Lane0
 */

&gem0 {
	status = "okay";
	phy-handle = <&phy1>;
	phy-mode = "sgmii";
	phys = <&lane0 PHY_TYPE_SGMII 0 1 125000000>;
};

&gem3 {
	phy1: phy@1 {
		device_type = "ethernet-phy";
		reg = <1>;
		reset-gpios = <&gpio 31 GPIO_ACTIVE_HIGH>;
	};
};
/*
 * DisplayPort: P2
 * Using: GTR Lane3, Lane2
 */

&zynqmp_dpsub {
	status = "okay";
	phy-names = "dp-phy0", "dp-phy1";
	phys = <&lane3 PHY_TYPE_DP 0 2 27000000>,
		<&lane2 PHY_TYPE_DP 1 2 27000000>;
};

&zynqmp_dp_snd_pcm0 {
	status = "okay";
};

&zynqmp_dp_snd_pcm1 {
	status = "okay";
};

&zynqmp_dp_snd_card0 {
	status = "okay";
};

&zynqmp_dp_snd_codec0 {
	status = "okay";
};

&xlnx_dpdma {
	status = "okay";
};

/*
 * USB 2.0 & 3.0
 * Using: usb0, dwc3_0 on GTR Lane1
 */

&usb0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb0_default>;
};

&dwc3_0 {
	status = "okay";
	dr_mode = "host";
	phy-names = "usb3-phy";
	//snps,usb3_lpm_capable;
	phys = <&lane1 PHY_TYPE_USB3 0 3 26000000>;
	maximum-speed = "super-speed";
};

&gpio {
	phy_reset {
		gpio-hog;
		gpios = <13 0>;
		output-high;
		line-name = "ulpi-phy-reset";
	};
};

&hmc7044 {
	clocks = <&hmc7044_fmc_car 2>;
	clock-names = "clkin1";
};

/*
 * I2C1
 */

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
	pinctrl-names = "gpio";
	pinctrl-0 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio 32 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;

	i2c-mux@70 { /* u19 */
		compatible = "nxp,pca9548"; /* TCA9548 */
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x70>;

		i2c@0 { /* Audio ADAU1761 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;

			/* 3B */

		};
		i2c@1 { /* AD9545 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;

			/* 4A */

		};
		i2c@2 { /* PTN5150 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;

			/* 1D */

		};
		i2c@3 { /* QSFP */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};
		};
		i2c@4 { /* SFP+ */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};

		};
		i2c@5 { /* FMC HPC */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;

// 			ad7291@2f {
// 				compatible = "adi,ad7291";
// 				reg = <0x2f>;
// 			};

			eeprom@50 {
				compatible = "at24,24c02";
				reg = <0x50>;
			};
		};
	};
};

/*
 * SPI0
 */

&spi0 {
	hmc7044_fmc_car: hmc7044-car@3 {
		#address-cells = <1>;
		#size-cells = <0>;
		#clock-cells = <1>;
		compatible = "adi,hmc7044";
		reg = <3>;
		spi-max-frequency = <10000000>;

		adi,pll1-clkin-frequencies = <0 122880000 0 19200000>;

		adi,pll1-loop-bandwidth-hz = <200>;

		adi,vcxo-frequency = <122880000>;

		adi,pll2-output-frequency = <2949120000>;

		adi,sysref-timer-divider = <3840>;
		adi,pulse-generator-mode = <HMC7044_PULSE_GEN_1_PULSE>;

		adi,oscin-buffer-mode = <0x15>;
		adi,clkin1-buffer-mode  = <0x09>;
		adi,clkin3-buffer-mode  = <0x11>;
		adi,sync-pin-mode = <1>;

		adi,gpi-controls = <0x00 0x00 0x00 0x11>;
		adi,gpo-controls = <0x1f 0x2b 0x00 0x00>;

		clock-output-names =
			"hmc7044_c_out0_REFCLK_OUT0", "hmc7044_c_out1",
			"hmc7044_c_out2_REFCLK_OUT2", "hmc7044_c_out3",
			"hmc7044_c_out4", "hmc7044_c_out5_SYNC_OUT1",
			"hmc7044_c_out6_SYNC_OUT2", "hmc7044_c_out7",
			"hmc7044_c_out8_REFCLK_OUT3","hmc7044_c_out9_REFCLK_OUT4",
			"hmc7044_c_out10_REFCLK_QSFP", "hmc7044_c_out11_REFCLK_SFP",
			"hmc7044_c_out12", "hmc7044_c_out13";


		hmc7044_fmc_car_c2: channel@2 {
			reg = <2>;
			adi,extended-name = "REFCLK_OUT2";
			adi,divider = <24>;	// 12288000
			adi,driver-mode = <HMC7044_DRIVER_MODE_LVPECL>;
		};

		hmc7044_fmc_car_c5: channel@5 {
			reg = <5>;
			adi,extended-name = "SYNC_OUT1";
			adi,divider = <3840>;	// 768000
			adi,driver-mode = <3>;
			adi,startup-mode-dynamic-enable;
			adi,high-performance-mode-disable;
			adi,driver-impedance-mode = <3>;
		};
	};
};
