.rtl_screen -top_module {hs_dual_ad} -include_path {<E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj>} -design_files {<E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v|work><E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v|work>}