<html><body><samp><pre>
<!@TC:1580329013>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Wed Jan 29 15:16:49 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1580329013> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1580329013> | Running in 64-bit mode 
@N: : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_system\Sigma_Delta_system.vhd:17:7:17:25:@N::@XP_MSG">Sigma_Delta_system.vhd(17)</a><!@TM:1580329013> | Top entity is set to Sigma_Delta_system.
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1580329013> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\component\work\Sigma_Delta_system\Sigma_Delta_system.vhd:17:7:17:25:@N:CD630:@XP_MSG">Sigma_Delta_system.vhd(17)</a><!@TM:1580329013> | Synthesizing work.sigma_delta_system.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:492:10:492:20:@N:CD630:@XP_MSG">smartfusion2.vhd(492)</a><!@TM:1580329013> | Synthesizing smartfusion2.inbuf_diff.syn_black_box.
Post processing for smartfusion2.inbuf_diff.syn_black_box
Running optimization stage 1 on INBUF_DIFF .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Sigma_Delta_LVDS_ADC.vhd:24:7:24:27:@N:CD630:@XP_MSG">Sigma_Delta_LVDS_ADC.vhd(24)</a><!@TM:1580329013> | Synthesizing work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\timer.vhd:6:7:6:12:@N:CD630:@XP_MSG">timer.vhd(6)</a><!@TM:1580329013> | Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\timer.vhd:32:12:32:14:@W:CL169:@XP_MSG">timer.vhd(32)</a><!@TM:1580329013> | Pruning unused register counter_2(0). Make sure that there are no unused intermediate registers.</font>
Post processing for work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc
Running optimization stage 1 on Sigma_Delta_LVDS_ADC .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Sigma_Delta_LVDS_ADC.vhd:99:8:99:10:@A:CL282:@XP_MSG">Sigma_Delta_LVDS_ADC.vhd(99)</a><!@TM:1580329013> | Feedback mux created for signal sample_CLK_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd:24:7:24:23:@N:CD630:@XP_MSG">Averaging_Filter.vhd(24)</a><!@TM:1580329013> | Synthesizing work.averaging_filter.architecture_averaging_filter.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd:43:16:43:18:@N:CD233:@XP_MSG">Averaging_Filter.vhd(43)</a><!@TM:1580329013> | Using sequential encoding for type states.
Post processing for work.averaging_filter.architecture_averaging_filter
Running optimization stage 1 on Averaging_Filter .......
Post processing for work.sigma_delta_system.rtl
Running optimization stage 1 on Sigma_Delta_system .......
Running optimization stage 2 on Averaging_Filter .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\hdl\Averaging_Filter.vhd:72:8:72:10:@N:CL201:@XP_MSG">Averaging_Filter.vhd(72)</a><!@TM:1580329013> | Trying to extract state machine for register filter_state.
Extracted state machine for register filter_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on timer .......
Running optimization stage 2 on Sigma_Delta_LVDS_ADC .......
Running optimization stage 2 on INBUF_DIFF .......
Running optimization stage 2 on Sigma_Delta_system .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 15:16:50 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1580329013> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 15:16:50 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jan 29 15:16:50 2020

###########################################################]

@A: : <!@TM:1580329013> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synlog\Sigma_Delta_system_multi_srs_gen.srr:@XP_FILE">Sigma_Delta_system_multi_srs_gen.srr</a>
Premap Report

# Wed Jan 29 15:16:50 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_system\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1580329013> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_system_scck.rpt:@XP_FILE">Sigma_Delta_system_scck.rpt</a>
Printing clock  summary report in "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_system_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1580329013> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1580329013> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1580329013> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1580329013> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1580329013> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1580329013> | UMR3 is only supported for HAPS-80. 
syn_allowed_resources : blockrams=21  set on top level netlist Sigma_Delta_system

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                                        Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------
0 -       timer|timer_clock_out_sig_inferred_clock     300.0 MHz     3.333         inferred     Inferred_clkgroup_1     275  
                                                                                                                             
0 -       Sigma_Delta_system|PCLK                      300.0 MHz     3.333         inferred     Inferred_clkgroup_0     122  
=============================================================================================================================



Clock Load Summary
***********************

                                             Clock     Source                                                                     Clock Pin                                    Non-clock Pin                                   Non-clock Pin                                    
Clock                                        Load      Pin                                                                        Seq Example                                  Seq Example                                     Comb Example                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
timer|timer_clock_out_sig_inferred_clock     275       Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig.Q[0](dffr)     Sigma_Delta_LVDS_ADC_0.analog_FF.C           Sigma_Delta_LVDS_ADC_0.sample_CLK_last.D[0]     Sigma_Delta_LVDS_ADC_0.data_ready_sig_1.I[0](inv)
                                                                                                                                                                                                                                                                                
Sigma_Delta_system|PCLK                      122       PCLK(port)                                                                 Sigma_Delta_LVDS_ADC_0.sample_CLK_last.C     -                                               -                                                
================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\averaging_filter.vhd:72:8:72:10:@W:MT530:@XP_MSG">averaging_filter.vhd(72)</a><!@TM:1580329013> | Found inferred clock Sigma_Delta_system|PCLK which controls 122 sequential elements including Averaging_Filter_0.filtered_value[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd:99:8:99:10:@W:MT530:@XP_MSG">sigma_delta_lvds_adc.vhd(99)</a><!@TM:1580329013> | Found inferred clock timer|timer_clock_out_sig_inferred_clock which controls 275 sequential elements including Sigma_Delta_LVDS_ADC_0.pwm_quantized_value[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1580329013> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1580329013> | Writing default property annotation file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_system.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 29 15:16:51 2020

###########################################################]
Map & Optimize Report

# Wed Jan 29 15:16:51 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1580329013> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1580329013> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1580329013> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1580329013> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1580329013> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd:25:46:25:49:@N:BN362:@XP_MSG">timer.vhd(25)</a><!@TM:1580329013> | Removing sequential instance Sample_CLK_timer.timer_indic_sig (in view: work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd:99:8:99:10:@W:FX1172:@XP_MSG">sigma_delta_lvds_adc.vhd(99)</a><!@TM:1580329013> | User-specified initial value defined for instance Sigma_Delta_LVDS_ADC_0.pwm_counter[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\timer.vhd:24:62:24:63:@W:FX1172:@XP_MSG">timer.vhd(24)</a><!@TM:1580329013> | User-specified initial value defined for instance Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig is being ignored due to limitations in architecture. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd:99:8:99:10:@N:MO231:@XP_MSG">sigma_delta_lvds_adc.vhd(99)</a><!@TM:1580329013> | Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance pwm_quantized_accumulator[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\sigma_delta_adc\hdl\sigma_delta_lvds_adc.vhd:99:8:99:10:@N:MO231:@XP_MSG">sigma_delta_lvds_adc.vhd(99)</a><!@TM:1580329013> | Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance pwm_counter[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.51ns		  93 /       121
   2		0h:00m:00s		    -0.51ns		  95 /       121

   3		0h:00m:00s		    -0.51ns		  93 /       121


   4		0h:00m:00s		    -0.51ns		  93 /       121
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1580329013> | Promoting Net PCLK_c on CLKINT  I_21  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1580329013> | Promoting Net RSTn_c on CLKINT  I_22  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 120 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                       
--------------------------------------------------------------------------------------------------------------
<a href="@|S:PCLK@|E:Sigma_Delta_LVDS_ADC_0.pwm_counter[15]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       PCLK                port                   120        Sigma_Delta_LVDS_ADC_0.pwm_counter[15]
==============================================================================================================
==================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element                                                 Drive Element Type     Fanout     Sample Instance                      Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig@|E:Sigma_Delta_LVDS_ADC_0.analog_FF@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig     SLE                    1          Sigma_Delta_LVDS_ADC_0.analog_FF     No generated or derived clock directive on output of sequential instance
=================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 134MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\synwork\Sigma_Delta_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1580329013> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1580329013> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1580329013> | Found inferred clock Sigma_Delta_system|PCLK with period 3.33ns. Please declare a user-defined clock on port PCLK.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1580329013> | Found inferred clock timer|timer_clock_out_sig_inferred_clock with period 3.33ns. Please declare a user-defined clock on net Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.sample_CLK.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Wed Jan 29 15:16:53 2020</a>
#


Top view:               Sigma_Delta_system
Requested Frequency:    300.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\designer\Sigma_Delta_system\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1580329013> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1580329013> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.101

                                             Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system|PCLK                      300.0 MHz     291.2 MHz     3.333         3.434         -0.101     inferred     Inferred_clkgroup_0
timer|timer_clock_out_sig_inferred_clock     300.0 MHz     NA            3.333         NA            NA         inferred     Inferred_clkgroup_1
================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_system|PCLK                   Sigma_Delta_system|PCLK  |  3.333       -0.101  |  No paths    -      |  No paths    -      |  No paths    -    
timer|timer_clock_out_sig_inferred_clock  Sigma_Delta_system|PCLK  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: Sigma_Delta_system|PCLK</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                         Arrival           
Instance                                   Reference                   Type     Pin     Net                 Time        Slack 
                                           Clock                                                                              
------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_counter[0]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[0]      0.108       -0.101
Sigma_Delta_LVDS_ADC_0.pwm_counter[1]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[1]      0.108       -0.022
Sigma_Delta_LVDS_ADC_0.pwm_counter[4]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[4]      0.108       -0.022
Sigma_Delta_LVDS_ADC_0.pwm_counter[2]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[2]      0.108       0.023 
Sigma_Delta_LVDS_ADC_0.pwm_counter[14]     Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[14]     0.108       0.023 
Sigma_Delta_LVDS_ADC_0.pwm_counter[5]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[5]      0.108       0.056 
Sigma_Delta_LVDS_ADC_0.pwm_counter[8]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[8]      0.108       0.100 
Sigma_Delta_LVDS_ADC_0.pwm_counter[15]     Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[15]     0.108       0.100 
Sigma_Delta_LVDS_ADC_0.pwm_counter[3]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[3]      0.108       0.101 
Sigma_Delta_LVDS_ADC_0.pwm_counter[6]      Sigma_Delta_system|PCLK     SLE      Q       pwm_counter[6]      0.108       0.101 
==============================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                                        Starting                                                                         Required           
Instance                                                Reference                   Type     Pin     Net                                 Time         Slack 
                                                        Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[0]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[0]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[1]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[1]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[2]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[2]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[3]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[3]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[4]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[4]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[5]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[5]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[6]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[6]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[7]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[7]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[8]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[8]     3.078        -0.101
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[9]     Sigma_Delta_system|PCLK     SLE      D       pwm_quantized_accumulator_lm[9]     3.078        -0.101
============================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_system.srr:srsfC:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Sigma_Delta_ADC\synthesis\Sigma_Delta_system.srs:fp:32255:33767:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.078

    - Propagation time:                      3.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.101

    Number of logic level(s):                3
    Starting point:                          Sigma_Delta_LVDS_ADC_0.pwm_counter[0] / Q
    Ending point:                            Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[0] / D
    The start point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK
    The end   point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_counter[0]                             SLE      Q        Out     0.108     0.108       -         
pwm_counter[0]                                                    Net      -        -       0.745     -           3         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     D        In      -         0.854       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     Y        Out     0.288     1.141       -         
pwm_quantized_accumulator_0_sqmuxa_x_2                            Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     D        In      -         1.390       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     Y        Out     0.288     1.677       -         
pwm_quantized_accumulator_0_sqmuxa_x                              Net      -        -       1.153     -           17        
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[0]          CFG2     A        In      -         2.830       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[0]          CFG2     Y        Out     0.100     2.930       -         
pwm_quantized_accumulator_lm[0]                                   Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[0]               SLE      D        In      -         3.179       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.434 is 1.039(30.3%) logic and 2.395(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.333
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.078

    - Propagation time:                      3.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.101

    Number of logic level(s):                3
    Starting point:                          Sigma_Delta_LVDS_ADC_0.pwm_counter[0] / Q
    Ending point:                            Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[1] / D
    The start point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK
    The end   point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_counter[0]                             SLE      Q        Out     0.108     0.108       -         
pwm_counter[0]                                                    Net      -        -       0.745     -           3         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     D        In      -         0.854       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     Y        Out     0.288     1.141       -         
pwm_quantized_accumulator_0_sqmuxa_x_2                            Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     D        In      -         1.390       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     Y        Out     0.288     1.677       -         
pwm_quantized_accumulator_0_sqmuxa_x                              Net      -        -       1.153     -           17        
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[1]          CFG2     A        In      -         2.830       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[1]          CFG2     Y        Out     0.100     2.930       -         
pwm_quantized_accumulator_lm[1]                                   Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[1]               SLE      D        In      -         3.179       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.434 is 1.039(30.3%) logic and 2.395(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.333
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.078

    - Propagation time:                      3.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.101

    Number of logic level(s):                3
    Starting point:                          Sigma_Delta_LVDS_ADC_0.pwm_counter[0] / Q
    Ending point:                            Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[2] / D
    The start point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK
    The end   point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_counter[0]                             SLE      Q        Out     0.108     0.108       -         
pwm_counter[0]                                                    Net      -        -       0.745     -           3         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     D        In      -         0.854       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     Y        Out     0.288     1.141       -         
pwm_quantized_accumulator_0_sqmuxa_x_2                            Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     D        In      -         1.390       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     Y        Out     0.288     1.677       -         
pwm_quantized_accumulator_0_sqmuxa_x                              Net      -        -       1.153     -           17        
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[2]          CFG2     A        In      -         2.830       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[2]          CFG2     Y        Out     0.100     2.930       -         
pwm_quantized_accumulator_lm[2]                                   Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[2]               SLE      D        In      -         3.179       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.434 is 1.039(30.3%) logic and 2.395(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.333
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.078

    - Propagation time:                      3.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.101

    Number of logic level(s):                3
    Starting point:                          Sigma_Delta_LVDS_ADC_0.pwm_counter[0] / Q
    Ending point:                            Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[3] / D
    The start point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK
    The end   point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_counter[0]                             SLE      Q        Out     0.108     0.108       -         
pwm_counter[0]                                                    Net      -        -       0.745     -           3         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     D        In      -         0.854       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     Y        Out     0.288     1.141       -         
pwm_quantized_accumulator_0_sqmuxa_x_2                            Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     D        In      -         1.390       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     Y        Out     0.288     1.677       -         
pwm_quantized_accumulator_0_sqmuxa_x                              Net      -        -       1.153     -           17        
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[3]          CFG2     A        In      -         2.830       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[3]          CFG2     Y        Out     0.100     2.930       -         
pwm_quantized_accumulator_lm[3]                                   Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[3]               SLE      D        In      -         3.179       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.434 is 1.039(30.3%) logic and 2.395(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.333
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.078

    - Propagation time:                      3.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.101

    Number of logic level(s):                3
    Starting point:                          Sigma_Delta_LVDS_ADC_0.pwm_counter[0] / Q
    Ending point:                            Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[4] / D
    The start point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK
    The end   point is clocked by            Sigma_Delta_system|PCLK [rising] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
Sigma_Delta_LVDS_ADC_0.pwm_counter[0]                             SLE      Q        Out     0.108     0.108       -         
pwm_counter[0]                                                    Net      -        -       0.745     -           3         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     D        In      -         0.854       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x_2     CFG4     Y        Out     0.288     1.141       -         
pwm_quantized_accumulator_0_sqmuxa_x_2                            Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     D        In      -         1.390       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_0_sqmuxa_x       CFG4     Y        Out     0.288     1.677       -         
pwm_quantized_accumulator_0_sqmuxa_x                              Net      -        -       1.153     -           17        
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[4]          CFG2     A        In      -         2.830       -         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator_lm_0[4]          CFG2     Y        Out     0.100     2.930       -         
pwm_quantized_accumulator_lm[4]                                   Net      -        -       0.248     -           1         
Sigma_Delta_LVDS_ADC_0.pwm_quantized_accumulator[4]               SLE      D        In      -         3.179       -         
============================================================================================================================
Total path delay (propagation time + setup) of 3.434 is 1.039(30.3%) logic and 2.395(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
<a name=resourceUsage18></a>Resource Usage Report for Sigma_Delta_system </a>

Mapping to part: m2s010tq144std
Cell usage:
CLKINT          2 uses
CFG1           1 use
CFG2           20 uses
CFG3           2 uses
CFG4           17 uses

Carry cells:
ARI1            51 uses - used for arithmetic functions


Sequential Cells: 
SLE            121 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 22
I/O primitives: 21
INBUF          2 uses
INBUF_DIFF     1 use
OUTBUF         18 uses


Global Clock Buffers: 2

Total LUTs:    91

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  121 + 0 + 0 + 0 = 121;
Total number of LUTs after P&R:  91 + 0 + 0 + 0 = 91;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jan 29 15:16:53 2020

###########################################################]

</pre></samp></body></html>
